//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// DAG Instruction Selector for the ARM target
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/     OPC_SwitchOpcode /*146 cases */, 52|128,90/*11572*/,  TARGET_VAL(ISD::OR),// ->11577
/*5*/       OPC_Scope, 93|128,62/*8029*/, /*->8037*/ // 15 children in Scope
/*8*/         OPC_MoveChild, 0,
/*10*/        OPC_Scope, 118|128,8/*1142*/, /*->1155*/ // 13 children in Scope
/*13*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*16*/          OPC_MoveChild, 0,
/*18*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*21*/          OPC_RecordChild0, // #0 = $Rm
/*22*/          OPC_MoveChild, 1,
/*24*/          OPC_CheckInteger, 8, 
/*26*/          OPC_CheckType, MVT::i32,
/*28*/          OPC_MoveParent,
/*29*/          OPC_MoveParent,
/*30*/          OPC_MoveParent,
/*31*/          OPC_MoveChild, 1,
/*33*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*36*/          OPC_MoveChild, 0,
/*38*/          OPC_Scope, 16|128,1/*144*/, /*->185*/ // 5 children in Scope
/*41*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*45*/            OPC_MoveChild, 0,
/*47*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*50*/            OPC_MoveChild, 0,
/*52*/            OPC_CheckSame, 0,
/*54*/            OPC_MoveParent,
/*55*/            OPC_MoveChild, 1,
/*57*/            OPC_CheckInteger, 8, 
/*59*/            OPC_CheckType, MVT::i32,
/*61*/            OPC_MoveParent,
/*62*/            OPC_MoveParent,
/*63*/            OPC_MoveParent,
/*64*/            OPC_MoveChild, 1,
/*66*/            OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*69*/            OPC_MoveChild, 0,
/*71*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*76*/            OPC_MoveChild, 0,
/*78*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*81*/            OPC_MoveChild, 0,
/*83*/            OPC_CheckSame, 0,
/*85*/            OPC_MoveParent,
/*86*/            OPC_MoveChild, 1,
/*88*/            OPC_CheckInteger, 8, 
/*90*/            OPC_CheckType, MVT::i32,
/*92*/            OPC_MoveParent,
/*93*/            OPC_MoveParent,
/*94*/            OPC_MoveParent,
/*95*/            OPC_MoveChild, 1,
/*97*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*103*/           OPC_MoveChild, 0,
/*105*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*108*/           OPC_MoveChild, 0,
/*110*/           OPC_CheckSame, 0,
/*112*/           OPC_MoveParent,
/*113*/           OPC_MoveChild, 1,
/*115*/           OPC_CheckInteger, 8, 
/*117*/           OPC_CheckType, MVT::i32,
/*119*/           OPC_MoveParent,
/*120*/           OPC_MoveParent,
/*121*/           OPC_MoveParent,
/*122*/           OPC_MoveParent,
/*123*/           OPC_MoveParent,
/*124*/           OPC_CheckType, MVT::i32,
/*126*/           OPC_Scope, 18, /*->146*/ // 3 children in Scope
/*128*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*130*/             OPC_EmitInteger, MVT::i32, 14, 
/*133*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*136*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*146*/           /*Scope*/ 18, /*->165*/
/*147*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*149*/             OPC_EmitInteger, MVT::i32, 14, 
/*152*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*155*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*165*/           /*Scope*/ 18, /*->184*/
/*166*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*168*/             OPC_EmitInteger, MVT::i32, 14, 
/*171*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*174*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*184*/           0, /*End of Scope*/
/*185*/         /*Scope*/ 118|128,3/*502*/, /*->689*/
/*187*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*190*/           OPC_MoveChild, 0,
/*192*/           OPC_Scope, 98, /*->292*/ // 5 children in Scope
/*194*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*199*/             OPC_MoveChild, 0,
/*201*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*204*/             OPC_MoveChild, 0,
/*206*/             OPC_CheckSame, 0,
/*208*/             OPC_MoveParent,
/*209*/             OPC_MoveChild, 1,
/*211*/             OPC_CheckInteger, 8, 
/*213*/             OPC_CheckType, MVT::i32,
/*215*/             OPC_MoveParent,
/*216*/             OPC_MoveParent,
/*217*/             OPC_MoveParent,
/*218*/             OPC_MoveChild, 1,
/*220*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*224*/             OPC_MoveChild, 0,
/*226*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*229*/             OPC_MoveChild, 0,
/*231*/             OPC_CheckSame, 0,
/*233*/             OPC_MoveParent,
/*234*/             OPC_MoveChild, 1,
/*236*/             OPC_CheckInteger, 8, 
/*238*/             OPC_CheckType, MVT::i32,
/*240*/             OPC_MoveParent,
/*241*/             OPC_MoveParent,
/*242*/             OPC_MoveParent,
/*243*/             OPC_MoveParent,
/*244*/             OPC_MoveChild, 1,
/*246*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*252*/             OPC_MoveChild, 0,
/*254*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*257*/             OPC_MoveChild, 0,
/*259*/             OPC_CheckSame, 0,
/*261*/             OPC_MoveParent,
/*262*/             OPC_MoveChild, 1,
/*264*/             OPC_CheckInteger, 8, 
/*266*/             OPC_CheckType, MVT::i32,
/*268*/             OPC_MoveParent,
/*269*/             OPC_MoveParent,
/*270*/             OPC_MoveParent,
/*271*/             OPC_MoveParent,
/*272*/             OPC_CheckType, MVT::i32,
/*274*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*276*/             OPC_EmitInteger, MVT::i32, 14, 
/*279*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*282*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*292*/           /*Scope*/ 98, /*->391*/
/*293*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*297*/             OPC_MoveChild, 0,
/*299*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*302*/             OPC_MoveChild, 0,
/*304*/             OPC_CheckSame, 0,
/*306*/             OPC_MoveParent,
/*307*/             OPC_MoveChild, 1,
/*309*/             OPC_CheckInteger, 8, 
/*311*/             OPC_CheckType, MVT::i32,
/*313*/             OPC_MoveParent,
/*314*/             OPC_MoveParent,
/*315*/             OPC_MoveParent,
/*316*/             OPC_MoveChild, 1,
/*318*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*324*/             OPC_MoveChild, 0,
/*326*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*329*/             OPC_MoveChild, 0,
/*331*/             OPC_CheckSame, 0,
/*333*/             OPC_MoveParent,
/*334*/             OPC_MoveChild, 1,
/*336*/             OPC_CheckInteger, 8, 
/*338*/             OPC_CheckType, MVT::i32,
/*340*/             OPC_MoveParent,
/*341*/             OPC_MoveParent,
/*342*/             OPC_MoveParent,
/*343*/             OPC_MoveParent,
/*344*/             OPC_MoveChild, 1,
/*346*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*351*/             OPC_MoveChild, 0,
/*353*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*356*/             OPC_MoveChild, 0,
/*358*/             OPC_CheckSame, 0,
/*360*/             OPC_MoveParent,
/*361*/             OPC_MoveChild, 1,
/*363*/             OPC_CheckInteger, 8, 
/*365*/             OPC_CheckType, MVT::i32,
/*367*/             OPC_MoveParent,
/*368*/             OPC_MoveParent,
/*369*/             OPC_MoveParent,
/*370*/             OPC_MoveParent,
/*371*/             OPC_CheckType, MVT::i32,
/*373*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*375*/             OPC_EmitInteger, MVT::i32, 14, 
/*378*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*381*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*391*/           /*Scope*/ 98, /*->490*/
/*392*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*398*/             OPC_MoveChild, 0,
/*400*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*403*/             OPC_MoveChild, 0,
/*405*/             OPC_CheckSame, 0,
/*407*/             OPC_MoveParent,
/*408*/             OPC_MoveChild, 1,
/*410*/             OPC_CheckInteger, 8, 
/*412*/             OPC_CheckType, MVT::i32,
/*414*/             OPC_MoveParent,
/*415*/             OPC_MoveParent,
/*416*/             OPC_MoveParent,
/*417*/             OPC_MoveChild, 1,
/*419*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*423*/             OPC_MoveChild, 0,
/*425*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*428*/             OPC_MoveChild, 0,
/*430*/             OPC_CheckSame, 0,
/*432*/             OPC_MoveParent,
/*433*/             OPC_MoveChild, 1,
/*435*/             OPC_CheckInteger, 8, 
/*437*/             OPC_CheckType, MVT::i32,
/*439*/             OPC_MoveParent,
/*440*/             OPC_MoveParent,
/*441*/             OPC_MoveParent,
/*442*/             OPC_MoveParent,
/*443*/             OPC_MoveChild, 1,
/*445*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*450*/             OPC_MoveChild, 0,
/*452*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*455*/             OPC_MoveChild, 0,
/*457*/             OPC_CheckSame, 0,
/*459*/             OPC_MoveParent,
/*460*/             OPC_MoveChild, 1,
/*462*/             OPC_CheckInteger, 8, 
/*464*/             OPC_CheckType, MVT::i32,
/*466*/             OPC_MoveParent,
/*467*/             OPC_MoveParent,
/*468*/             OPC_MoveParent,
/*469*/             OPC_MoveParent,
/*470*/             OPC_CheckType, MVT::i32,
/*472*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*474*/             OPC_EmitInteger, MVT::i32, 14, 
/*477*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*480*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*490*/           /*Scope*/ 98, /*->589*/
/*491*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*496*/             OPC_MoveChild, 0,
/*498*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*501*/             OPC_MoveChild, 0,
/*503*/             OPC_CheckSame, 0,
/*505*/             OPC_MoveParent,
/*506*/             OPC_MoveChild, 1,
/*508*/             OPC_CheckInteger, 8, 
/*510*/             OPC_CheckType, MVT::i32,
/*512*/             OPC_MoveParent,
/*513*/             OPC_MoveParent,
/*514*/             OPC_MoveParent,
/*515*/             OPC_MoveChild, 1,
/*517*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*523*/             OPC_MoveChild, 0,
/*525*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*528*/             OPC_MoveChild, 0,
/*530*/             OPC_CheckSame, 0,
/*532*/             OPC_MoveParent,
/*533*/             OPC_MoveChild, 1,
/*535*/             OPC_CheckInteger, 8, 
/*537*/             OPC_CheckType, MVT::i32,
/*539*/             OPC_MoveParent,
/*540*/             OPC_MoveParent,
/*541*/             OPC_MoveParent,
/*542*/             OPC_MoveParent,
/*543*/             OPC_MoveChild, 1,
/*545*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*549*/             OPC_MoveChild, 0,
/*551*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*554*/             OPC_MoveChild, 0,
/*556*/             OPC_CheckSame, 0,
/*558*/             OPC_MoveParent,
/*559*/             OPC_MoveChild, 1,
/*561*/             OPC_CheckInteger, 8, 
/*563*/             OPC_CheckType, MVT::i32,
/*565*/             OPC_MoveParent,
/*566*/             OPC_MoveParent,
/*567*/             OPC_MoveParent,
/*568*/             OPC_MoveParent,
/*569*/             OPC_CheckType, MVT::i32,
/*571*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*573*/             OPC_EmitInteger, MVT::i32, 14, 
/*576*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*579*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*589*/           /*Scope*/ 98, /*->688*/
/*590*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*596*/             OPC_MoveChild, 0,
/*598*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*601*/             OPC_MoveChild, 0,
/*603*/             OPC_CheckSame, 0,
/*605*/             OPC_MoveParent,
/*606*/             OPC_MoveChild, 1,
/*608*/             OPC_CheckInteger, 8, 
/*610*/             OPC_CheckType, MVT::i32,
/*612*/             OPC_MoveParent,
/*613*/             OPC_MoveParent,
/*614*/             OPC_MoveParent,
/*615*/             OPC_MoveChild, 1,
/*617*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*622*/             OPC_MoveChild, 0,
/*624*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*627*/             OPC_MoveChild, 0,
/*629*/             OPC_CheckSame, 0,
/*631*/             OPC_MoveParent,
/*632*/             OPC_MoveChild, 1,
/*634*/             OPC_CheckInteger, 8, 
/*636*/             OPC_CheckType, MVT::i32,
/*638*/             OPC_MoveParent,
/*639*/             OPC_MoveParent,
/*640*/             OPC_MoveParent,
/*641*/             OPC_MoveParent,
/*642*/             OPC_MoveChild, 1,
/*644*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*648*/             OPC_MoveChild, 0,
/*650*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*653*/             OPC_MoveChild, 0,
/*655*/             OPC_CheckSame, 0,
/*657*/             OPC_MoveParent,
/*658*/             OPC_MoveChild, 1,
/*660*/             OPC_CheckInteger, 8, 
/*662*/             OPC_CheckType, MVT::i32,
/*664*/             OPC_MoveParent,
/*665*/             OPC_MoveParent,
/*666*/             OPC_MoveParent,
/*667*/             OPC_MoveParent,
/*668*/             OPC_CheckType, MVT::i32,
/*670*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*672*/             OPC_EmitInteger, MVT::i32, 14, 
/*675*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*678*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*688*/           0, /*End of Scope*/
/*689*/         /*Scope*/ 50|128,1/*178*/, /*->869*/
/*691*/           OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*697*/           OPC_MoveChild, 0,
/*699*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*702*/           OPC_MoveChild, 0,
/*704*/           OPC_CheckSame, 0,
/*706*/           OPC_MoveParent,
/*707*/           OPC_MoveChild, 1,
/*709*/           OPC_CheckInteger, 8, 
/*711*/           OPC_CheckType, MVT::i32,
/*713*/           OPC_MoveParent,
/*714*/           OPC_MoveParent,
/*715*/           OPC_MoveParent,
/*716*/           OPC_MoveChild, 1,
/*718*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*721*/           OPC_MoveChild, 0,
/*723*/           OPC_Scope, 71, /*->796*/ // 2 children in Scope
/*725*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*729*/             OPC_MoveChild, 0,
/*731*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*734*/             OPC_MoveChild, 0,
/*736*/             OPC_CheckSame, 0,
/*738*/             OPC_MoveParent,
/*739*/             OPC_MoveChild, 1,
/*741*/             OPC_CheckInteger, 8, 
/*743*/             OPC_CheckType, MVT::i32,
/*745*/             OPC_MoveParent,
/*746*/             OPC_MoveParent,
/*747*/             OPC_MoveParent,
/*748*/             OPC_MoveChild, 1,
/*750*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*755*/             OPC_MoveChild, 0,
/*757*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*760*/             OPC_MoveChild, 0,
/*762*/             OPC_CheckSame, 0,
/*764*/             OPC_MoveParent,
/*765*/             OPC_MoveChild, 1,
/*767*/             OPC_CheckInteger, 8, 
/*769*/             OPC_CheckType, MVT::i32,
/*771*/             OPC_MoveParent,
/*772*/             OPC_MoveParent,
/*773*/             OPC_MoveParent,
/*774*/             OPC_MoveParent,
/*775*/             OPC_MoveParent,
/*776*/             OPC_CheckType, MVT::i32,
/*778*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*780*/             OPC_EmitInteger, MVT::i32, 14, 
/*783*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*786*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32)))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*796*/           /*Scope*/ 71, /*->868*/
/*797*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*802*/             OPC_MoveChild, 0,
/*804*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*807*/             OPC_MoveChild, 0,
/*809*/             OPC_CheckSame, 0,
/*811*/             OPC_MoveParent,
/*812*/             OPC_MoveChild, 1,
/*814*/             OPC_CheckInteger, 8, 
/*816*/             OPC_CheckType, MVT::i32,
/*818*/             OPC_MoveParent,
/*819*/             OPC_MoveParent,
/*820*/             OPC_MoveParent,
/*821*/             OPC_MoveChild, 1,
/*823*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*827*/             OPC_MoveChild, 0,
/*829*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*832*/             OPC_MoveChild, 0,
/*834*/             OPC_CheckSame, 0,
/*836*/             OPC_MoveParent,
/*837*/             OPC_MoveChild, 1,
/*839*/             OPC_CheckInteger, 8, 
/*841*/             OPC_CheckType, MVT::i32,
/*843*/             OPC_MoveParent,
/*844*/             OPC_MoveParent,
/*845*/             OPC_MoveParent,
/*846*/             OPC_MoveParent,
/*847*/             OPC_MoveParent,
/*848*/             OPC_CheckType, MVT::i32,
/*850*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*852*/             OPC_EmitInteger, MVT::i32, 14, 
/*855*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*858*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*868*/           0, /*End of Scope*/
/*869*/         /*Scope*/ 51|128,1/*179*/, /*->1050*/
/*871*/           OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*876*/           OPC_MoveChild, 0,
/*878*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*881*/           OPC_MoveChild, 0,
/*883*/           OPC_CheckSame, 0,
/*885*/           OPC_MoveParent,
/*886*/           OPC_MoveChild, 1,
/*888*/           OPC_CheckInteger, 8, 
/*890*/           OPC_CheckType, MVT::i32,
/*892*/           OPC_MoveParent,
/*893*/           OPC_MoveParent,
/*894*/           OPC_MoveParent,
/*895*/           OPC_MoveChild, 1,
/*897*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*900*/           OPC_MoveChild, 0,
/*902*/           OPC_Scope, 72, /*->976*/ // 2 children in Scope
/*904*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*908*/             OPC_MoveChild, 0,
/*910*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*913*/             OPC_MoveChild, 0,
/*915*/             OPC_CheckSame, 0,
/*917*/             OPC_MoveParent,
/*918*/             OPC_MoveChild, 1,
/*920*/             OPC_CheckInteger, 8, 
/*922*/             OPC_CheckType, MVT::i32,
/*924*/             OPC_MoveParent,
/*925*/             OPC_MoveParent,
/*926*/             OPC_MoveParent,
/*927*/             OPC_MoveChild, 1,
/*929*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*935*/             OPC_MoveChild, 0,
/*937*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*940*/             OPC_MoveChild, 0,
/*942*/             OPC_CheckSame, 0,
/*944*/             OPC_MoveParent,
/*945*/             OPC_MoveChild, 1,
/*947*/             OPC_CheckInteger, 8, 
/*949*/             OPC_CheckType, MVT::i32,
/*951*/             OPC_MoveParent,
/*952*/             OPC_MoveParent,
/*953*/             OPC_MoveParent,
/*954*/             OPC_MoveParent,
/*955*/             OPC_MoveParent,
/*956*/             OPC_CheckType, MVT::i32,
/*958*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*960*/             OPC_EmitInteger, MVT::i32, 14, 
/*963*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*966*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*976*/           /*Scope*/ 72, /*->1049*/
/*977*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*983*/             OPC_MoveChild, 0,
/*985*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*988*/             OPC_MoveChild, 0,
/*990*/             OPC_CheckSame, 0,
/*992*/             OPC_MoveParent,
/*993*/             OPC_MoveChild, 1,
/*995*/             OPC_CheckInteger, 8, 
/*997*/             OPC_CheckType, MVT::i32,
/*999*/             OPC_MoveParent,
/*1000*/            OPC_MoveParent,
/*1001*/            OPC_MoveParent,
/*1002*/            OPC_MoveChild, 1,
/*1004*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1008*/            OPC_MoveChild, 0,
/*1010*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1013*/            OPC_MoveChild, 0,
/*1015*/            OPC_CheckSame, 0,
/*1017*/            OPC_MoveParent,
/*1018*/            OPC_MoveChild, 1,
/*1020*/            OPC_CheckInteger, 8, 
/*1022*/            OPC_CheckType, MVT::i32,
/*1024*/            OPC_MoveParent,
/*1025*/            OPC_MoveParent,
/*1026*/            OPC_MoveParent,
/*1027*/            OPC_MoveParent,
/*1028*/            OPC_MoveParent,
/*1029*/            OPC_CheckType, MVT::i32,
/*1031*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1033*/            OPC_EmitInteger, MVT::i32, 14, 
/*1036*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1039*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*1049*/          0, /*End of Scope*/
/*1050*/        /*Scope*/ 103, /*->1154*/
/*1051*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1055*/          OPC_MoveChild, 0,
/*1057*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1060*/          OPC_MoveChild, 0,
/*1062*/          OPC_CheckSame, 0,
/*1064*/          OPC_MoveParent,
/*1065*/          OPC_MoveChild, 1,
/*1067*/          OPC_CheckInteger, 8, 
/*1069*/          OPC_CheckType, MVT::i32,
/*1071*/          OPC_MoveParent,
/*1072*/          OPC_MoveParent,
/*1073*/          OPC_MoveParent,
/*1074*/          OPC_MoveChild, 1,
/*1076*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*1079*/          OPC_MoveChild, 0,
/*1081*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1087*/          OPC_MoveChild, 0,
/*1089*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1092*/          OPC_MoveChild, 0,
/*1094*/          OPC_CheckSame, 0,
/*1096*/          OPC_MoveParent,
/*1097*/          OPC_MoveChild, 1,
/*1099*/          OPC_CheckInteger, 8, 
/*1101*/          OPC_CheckType, MVT::i32,
/*1103*/          OPC_MoveParent,
/*1104*/          OPC_MoveParent,
/*1105*/          OPC_MoveParent,
/*1106*/          OPC_MoveChild, 1,
/*1108*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1113*/          OPC_MoveChild, 0,
/*1115*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1118*/          OPC_MoveChild, 0,
/*1120*/          OPC_CheckSame, 0,
/*1122*/          OPC_MoveParent,
/*1123*/          OPC_MoveChild, 1,
/*1125*/          OPC_CheckInteger, 8, 
/*1127*/          OPC_CheckType, MVT::i32,
/*1129*/          OPC_MoveParent,
/*1130*/          OPC_MoveParent,
/*1131*/          OPC_MoveParent,
/*1132*/          OPC_MoveParent,
/*1133*/          OPC_MoveParent,
/*1134*/          OPC_CheckType, MVT::i32,
/*1136*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1138*/          OPC_EmitInteger, MVT::i32, 14, 
/*1141*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1144*/          OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32)))) - Complexity = 73
                  // Dst: (REV16:i32 GPR:i32:$Rm)
/*1154*/        0, /*End of Scope*/
/*1155*/      /*Scope*/ 125|128,10/*1405*/, /*->2562*/
/*1157*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*1160*/        OPC_MoveChild, 0,
/*1162*/        OPC_Scope, 81|128,5/*721*/, /*->1886*/ // 4 children in Scope
/*1165*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*1168*/          OPC_MoveChild, 0,
/*1170*/          OPC_Scope, 118, /*->1290*/ // 6 children in Scope
/*1172*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1176*/            OPC_MoveChild, 0,
/*1178*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1181*/            OPC_RecordChild0, // #0 = $Rm
/*1182*/            OPC_MoveChild, 1,
/*1184*/            OPC_CheckInteger, 8, 
/*1186*/            OPC_CheckType, MVT::i32,
/*1188*/            OPC_MoveParent,
/*1189*/            OPC_MoveParent,
/*1190*/            OPC_MoveParent,
/*1191*/            OPC_MoveChild, 1,
/*1193*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1198*/            OPC_MoveChild, 0,
/*1200*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1203*/            OPC_MoveChild, 0,
/*1205*/            OPC_CheckSame, 0,
/*1207*/            OPC_MoveParent,
/*1208*/            OPC_MoveChild, 1,
/*1210*/            OPC_CheckInteger, 8, 
/*1212*/            OPC_CheckType, MVT::i32,
/*1214*/            OPC_MoveParent,
/*1215*/            OPC_MoveParent,
/*1216*/            OPC_MoveParent,
/*1217*/            OPC_MoveParent,
/*1218*/            OPC_MoveChild, 1,
/*1220*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1226*/            OPC_MoveChild, 0,
/*1228*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1231*/            OPC_MoveChild, 0,
/*1233*/            OPC_CheckSame, 0,
/*1235*/            OPC_MoveParent,
/*1236*/            OPC_MoveChild, 1,
/*1238*/            OPC_CheckInteger, 8, 
/*1240*/            OPC_CheckType, MVT::i32,
/*1242*/            OPC_MoveParent,
/*1243*/            OPC_MoveParent,
/*1244*/            OPC_MoveParent,
/*1245*/            OPC_MoveParent,
/*1246*/            OPC_MoveChild, 1,
/*1248*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1251*/            OPC_MoveChild, 0,
/*1253*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1256*/            OPC_MoveChild, 0,
/*1258*/            OPC_CheckSame, 0,
/*1260*/            OPC_MoveParent,
/*1261*/            OPC_MoveChild, 1,
/*1263*/            OPC_CheckInteger, 8, 
/*1265*/            OPC_CheckType, MVT::i32,
/*1267*/            OPC_MoveParent,
/*1268*/            OPC_MoveParent,
/*1269*/            OPC_MoveParent,
/*1270*/            OPC_CheckType, MVT::i32,
/*1272*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1274*/            OPC_EmitInteger, MVT::i32, 14, 
/*1277*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1280*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*1290*/          /*Scope*/ 118, /*->1409*/
/*1291*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1296*/            OPC_MoveChild, 0,
/*1298*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1301*/            OPC_RecordChild0, // #0 = $Rm
/*1302*/            OPC_MoveChild, 1,
/*1304*/            OPC_CheckInteger, 8, 
/*1306*/            OPC_CheckType, MVT::i32,
/*1308*/            OPC_MoveParent,
/*1309*/            OPC_MoveParent,
/*1310*/            OPC_MoveParent,
/*1311*/            OPC_MoveChild, 1,
/*1313*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1317*/            OPC_MoveChild, 0,
/*1319*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1322*/            OPC_MoveChild, 0,
/*1324*/            OPC_CheckSame, 0,
/*1326*/            OPC_MoveParent,
/*1327*/            OPC_MoveChild, 1,
/*1329*/            OPC_CheckInteger, 8, 
/*1331*/            OPC_CheckType, MVT::i32,
/*1333*/            OPC_MoveParent,
/*1334*/            OPC_MoveParent,
/*1335*/            OPC_MoveParent,
/*1336*/            OPC_MoveParent,
/*1337*/            OPC_MoveChild, 1,
/*1339*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1345*/            OPC_MoveChild, 0,
/*1347*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1350*/            OPC_MoveChild, 0,
/*1352*/            OPC_CheckSame, 0,
/*1354*/            OPC_MoveParent,
/*1355*/            OPC_MoveChild, 1,
/*1357*/            OPC_CheckInteger, 8, 
/*1359*/            OPC_CheckType, MVT::i32,
/*1361*/            OPC_MoveParent,
/*1362*/            OPC_MoveParent,
/*1363*/            OPC_MoveParent,
/*1364*/            OPC_MoveParent,
/*1365*/            OPC_MoveChild, 1,
/*1367*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1370*/            OPC_MoveChild, 0,
/*1372*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1375*/            OPC_MoveChild, 0,
/*1377*/            OPC_CheckSame, 0,
/*1379*/            OPC_MoveParent,
/*1380*/            OPC_MoveChild, 1,
/*1382*/            OPC_CheckInteger, 8, 
/*1384*/            OPC_CheckType, MVT::i32,
/*1386*/            OPC_MoveParent,
/*1387*/            OPC_MoveParent,
/*1388*/            OPC_MoveParent,
/*1389*/            OPC_CheckType, MVT::i32,
/*1391*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1393*/            OPC_EmitInteger, MVT::i32, 14, 
/*1396*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1399*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*1409*/          /*Scope*/ 118, /*->1528*/
/*1410*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1414*/            OPC_MoveChild, 0,
/*1416*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1419*/            OPC_RecordChild0, // #0 = $Rm
/*1420*/            OPC_MoveChild, 1,
/*1422*/            OPC_CheckInteger, 8, 
/*1424*/            OPC_CheckType, MVT::i32,
/*1426*/            OPC_MoveParent,
/*1427*/            OPC_MoveParent,
/*1428*/            OPC_MoveParent,
/*1429*/            OPC_MoveChild, 1,
/*1431*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1437*/            OPC_MoveChild, 0,
/*1439*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1442*/            OPC_MoveChild, 0,
/*1444*/            OPC_CheckSame, 0,
/*1446*/            OPC_MoveParent,
/*1447*/            OPC_MoveChild, 1,
/*1449*/            OPC_CheckInteger, 8, 
/*1451*/            OPC_CheckType, MVT::i32,
/*1453*/            OPC_MoveParent,
/*1454*/            OPC_MoveParent,
/*1455*/            OPC_MoveParent,
/*1456*/            OPC_MoveParent,
/*1457*/            OPC_MoveChild, 1,
/*1459*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1464*/            OPC_MoveChild, 0,
/*1466*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1469*/            OPC_MoveChild, 0,
/*1471*/            OPC_CheckSame, 0,
/*1473*/            OPC_MoveParent,
/*1474*/            OPC_MoveChild, 1,
/*1476*/            OPC_CheckInteger, 8, 
/*1478*/            OPC_CheckType, MVT::i32,
/*1480*/            OPC_MoveParent,
/*1481*/            OPC_MoveParent,
/*1482*/            OPC_MoveParent,
/*1483*/            OPC_MoveParent,
/*1484*/            OPC_MoveChild, 1,
/*1486*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1489*/            OPC_MoveChild, 0,
/*1491*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1494*/            OPC_MoveChild, 0,
/*1496*/            OPC_CheckSame, 0,
/*1498*/            OPC_MoveParent,
/*1499*/            OPC_MoveChild, 1,
/*1501*/            OPC_CheckInteger, 8, 
/*1503*/            OPC_CheckType, MVT::i32,
/*1505*/            OPC_MoveParent,
/*1506*/            OPC_MoveParent,
/*1507*/            OPC_MoveParent,
/*1508*/            OPC_CheckType, MVT::i32,
/*1510*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1512*/            OPC_EmitInteger, MVT::i32, 14, 
/*1515*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1518*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*1528*/          /*Scope*/ 118, /*->1647*/
/*1529*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1535*/            OPC_MoveChild, 0,
/*1537*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1540*/            OPC_RecordChild0, // #0 = $Rm
/*1541*/            OPC_MoveChild, 1,
/*1543*/            OPC_CheckInteger, 8, 
/*1545*/            OPC_CheckType, MVT::i32,
/*1547*/            OPC_MoveParent,
/*1548*/            OPC_MoveParent,
/*1549*/            OPC_MoveParent,
/*1550*/            OPC_MoveChild, 1,
/*1552*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1556*/            OPC_MoveChild, 0,
/*1558*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1561*/            OPC_MoveChild, 0,
/*1563*/            OPC_CheckSame, 0,
/*1565*/            OPC_MoveParent,
/*1566*/            OPC_MoveChild, 1,
/*1568*/            OPC_CheckInteger, 8, 
/*1570*/            OPC_CheckType, MVT::i32,
/*1572*/            OPC_MoveParent,
/*1573*/            OPC_MoveParent,
/*1574*/            OPC_MoveParent,
/*1575*/            OPC_MoveParent,
/*1576*/            OPC_MoveChild, 1,
/*1578*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1583*/            OPC_MoveChild, 0,
/*1585*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1588*/            OPC_MoveChild, 0,
/*1590*/            OPC_CheckSame, 0,
/*1592*/            OPC_MoveParent,
/*1593*/            OPC_MoveChild, 1,
/*1595*/            OPC_CheckInteger, 8, 
/*1597*/            OPC_CheckType, MVT::i32,
/*1599*/            OPC_MoveParent,
/*1600*/            OPC_MoveParent,
/*1601*/            OPC_MoveParent,
/*1602*/            OPC_MoveParent,
/*1603*/            OPC_MoveChild, 1,
/*1605*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1608*/            OPC_MoveChild, 0,
/*1610*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1613*/            OPC_MoveChild, 0,
/*1615*/            OPC_CheckSame, 0,
/*1617*/            OPC_MoveParent,
/*1618*/            OPC_MoveChild, 1,
/*1620*/            OPC_CheckInteger, 8, 
/*1622*/            OPC_CheckType, MVT::i32,
/*1624*/            OPC_MoveParent,
/*1625*/            OPC_MoveParent,
/*1626*/            OPC_MoveParent,
/*1627*/            OPC_CheckType, MVT::i32,
/*1629*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1631*/            OPC_EmitInteger, MVT::i32, 14, 
/*1634*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1637*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*1647*/          /*Scope*/ 118, /*->1766*/
/*1648*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1653*/            OPC_MoveChild, 0,
/*1655*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1658*/            OPC_RecordChild0, // #0 = $Rm
/*1659*/            OPC_MoveChild, 1,
/*1661*/            OPC_CheckInteger, 8, 
/*1663*/            OPC_CheckType, MVT::i32,
/*1665*/            OPC_MoveParent,
/*1666*/            OPC_MoveParent,
/*1667*/            OPC_MoveParent,
/*1668*/            OPC_MoveChild, 1,
/*1670*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1676*/            OPC_MoveChild, 0,
/*1678*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1681*/            OPC_MoveChild, 0,
/*1683*/            OPC_CheckSame, 0,
/*1685*/            OPC_MoveParent,
/*1686*/            OPC_MoveChild, 1,
/*1688*/            OPC_CheckInteger, 8, 
/*1690*/            OPC_CheckType, MVT::i32,
/*1692*/            OPC_MoveParent,
/*1693*/            OPC_MoveParent,
/*1694*/            OPC_MoveParent,
/*1695*/            OPC_MoveParent,
/*1696*/            OPC_MoveChild, 1,
/*1698*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1702*/            OPC_MoveChild, 0,
/*1704*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1707*/            OPC_MoveChild, 0,
/*1709*/            OPC_CheckSame, 0,
/*1711*/            OPC_MoveParent,
/*1712*/            OPC_MoveChild, 1,
/*1714*/            OPC_CheckInteger, 8, 
/*1716*/            OPC_CheckType, MVT::i32,
/*1718*/            OPC_MoveParent,
/*1719*/            OPC_MoveParent,
/*1720*/            OPC_MoveParent,
/*1721*/            OPC_MoveParent,
/*1722*/            OPC_MoveChild, 1,
/*1724*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1727*/            OPC_MoveChild, 0,
/*1729*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1732*/            OPC_MoveChild, 0,
/*1734*/            OPC_CheckSame, 0,
/*1736*/            OPC_MoveParent,
/*1737*/            OPC_MoveChild, 1,
/*1739*/            OPC_CheckInteger, 8, 
/*1741*/            OPC_CheckType, MVT::i32,
/*1743*/            OPC_MoveParent,
/*1744*/            OPC_MoveParent,
/*1745*/            OPC_MoveParent,
/*1746*/            OPC_CheckType, MVT::i32,
/*1748*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1750*/            OPC_EmitInteger, MVT::i32, 14, 
/*1753*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1756*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*1766*/          /*Scope*/ 118, /*->1885*/
/*1767*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1773*/            OPC_MoveChild, 0,
/*1775*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1778*/            OPC_RecordChild0, // #0 = $Rm
/*1779*/            OPC_MoveChild, 1,
/*1781*/            OPC_CheckInteger, 8, 
/*1783*/            OPC_CheckType, MVT::i32,
/*1785*/            OPC_MoveParent,
/*1786*/            OPC_MoveParent,
/*1787*/            OPC_MoveParent,
/*1788*/            OPC_MoveChild, 1,
/*1790*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1795*/            OPC_MoveChild, 0,
/*1797*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1800*/            OPC_MoveChild, 0,
/*1802*/            OPC_CheckSame, 0,
/*1804*/            OPC_MoveParent,
/*1805*/            OPC_MoveChild, 1,
/*1807*/            OPC_CheckInteger, 8, 
/*1809*/            OPC_CheckType, MVT::i32,
/*1811*/            OPC_MoveParent,
/*1812*/            OPC_MoveParent,
/*1813*/            OPC_MoveParent,
/*1814*/            OPC_MoveParent,
/*1815*/            OPC_MoveChild, 1,
/*1817*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1821*/            OPC_MoveChild, 0,
/*1823*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1826*/            OPC_MoveChild, 0,
/*1828*/            OPC_CheckSame, 0,
/*1830*/            OPC_MoveParent,
/*1831*/            OPC_MoveChild, 1,
/*1833*/            OPC_CheckInteger, 8, 
/*1835*/            OPC_CheckType, MVT::i32,
/*1837*/            OPC_MoveParent,
/*1838*/            OPC_MoveParent,
/*1839*/            OPC_MoveParent,
/*1840*/            OPC_MoveParent,
/*1841*/            OPC_MoveChild, 1,
/*1843*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1846*/            OPC_MoveChild, 0,
/*1848*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1851*/            OPC_MoveChild, 0,
/*1853*/            OPC_CheckSame, 0,
/*1855*/            OPC_MoveParent,
/*1856*/            OPC_MoveChild, 1,
/*1858*/            OPC_CheckInteger, 8, 
/*1860*/            OPC_CheckType, MVT::i32,
/*1862*/            OPC_MoveParent,
/*1863*/            OPC_MoveParent,
/*1864*/            OPC_MoveParent,
/*1865*/            OPC_CheckType, MVT::i32,
/*1867*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1869*/            OPC_EmitInteger, MVT::i32, 14, 
/*1872*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1875*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*1885*/          0, /*End of Scope*/
/*1886*/        /*Scope*/ 94|128,1/*222*/, /*->2110*/
/*1888*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1894*/          OPC_MoveChild, 0,
/*1896*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1899*/          OPC_RecordChild0, // #0 = $Rm
/*1900*/          OPC_MoveChild, 1,
/*1902*/          OPC_CheckInteger, 8, 
/*1904*/          OPC_CheckType, MVT::i32,
/*1906*/          OPC_MoveParent,
/*1907*/          OPC_MoveParent,
/*1908*/          OPC_MoveParent,
/*1909*/          OPC_MoveChild, 1,
/*1911*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*1914*/          OPC_MoveChild, 0,
/*1916*/          OPC_Scope, 95, /*->2013*/ // 2 children in Scope
/*1918*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1922*/            OPC_MoveChild, 0,
/*1924*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1927*/            OPC_MoveChild, 0,
/*1929*/            OPC_CheckSame, 0,
/*1931*/            OPC_MoveParent,
/*1932*/            OPC_MoveChild, 1,
/*1934*/            OPC_CheckInteger, 8, 
/*1936*/            OPC_CheckType, MVT::i32,
/*1938*/            OPC_MoveParent,
/*1939*/            OPC_MoveParent,
/*1940*/            OPC_MoveParent,
/*1941*/            OPC_MoveChild, 1,
/*1943*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1948*/            OPC_MoveChild, 0,
/*1950*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1953*/            OPC_MoveChild, 0,
/*1955*/            OPC_CheckSame, 0,
/*1957*/            OPC_MoveParent,
/*1958*/            OPC_MoveChild, 1,
/*1960*/            OPC_CheckInteger, 8, 
/*1962*/            OPC_CheckType, MVT::i32,
/*1964*/            OPC_MoveParent,
/*1965*/            OPC_MoveParent,
/*1966*/            OPC_MoveParent,
/*1967*/            OPC_MoveParent,
/*1968*/            OPC_MoveParent,
/*1969*/            OPC_MoveChild, 1,
/*1971*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1974*/            OPC_MoveChild, 0,
/*1976*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1979*/            OPC_MoveChild, 0,
/*1981*/            OPC_CheckSame, 0,
/*1983*/            OPC_MoveParent,
/*1984*/            OPC_MoveChild, 1,
/*1986*/            OPC_CheckInteger, 8, 
/*1988*/            OPC_CheckType, MVT::i32,
/*1990*/            OPC_MoveParent,
/*1991*/            OPC_MoveParent,
/*1992*/            OPC_MoveParent,
/*1993*/            OPC_CheckType, MVT::i32,
/*1995*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1997*/            OPC_EmitInteger, MVT::i32, 14, 
/*2000*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2003*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32))), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*2013*/          /*Scope*/ 95, /*->2109*/
/*2014*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2019*/            OPC_MoveChild, 0,
/*2021*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2024*/            OPC_MoveChild, 0,
/*2026*/            OPC_CheckSame, 0,
/*2028*/            OPC_MoveParent,
/*2029*/            OPC_MoveChild, 1,
/*2031*/            OPC_CheckInteger, 8, 
/*2033*/            OPC_CheckType, MVT::i32,
/*2035*/            OPC_MoveParent,
/*2036*/            OPC_MoveParent,
/*2037*/            OPC_MoveParent,
/*2038*/            OPC_MoveChild, 1,
/*2040*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2044*/            OPC_MoveChild, 0,
/*2046*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2049*/            OPC_MoveChild, 0,
/*2051*/            OPC_CheckSame, 0,
/*2053*/            OPC_MoveParent,
/*2054*/            OPC_MoveChild, 1,
/*2056*/            OPC_CheckInteger, 8, 
/*2058*/            OPC_CheckType, MVT::i32,
/*2060*/            OPC_MoveParent,
/*2061*/            OPC_MoveParent,
/*2062*/            OPC_MoveParent,
/*2063*/            OPC_MoveParent,
/*2064*/            OPC_MoveParent,
/*2065*/            OPC_MoveChild, 1,
/*2067*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*2070*/            OPC_MoveChild, 0,
/*2072*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2075*/            OPC_MoveChild, 0,
/*2077*/            OPC_CheckSame, 0,
/*2079*/            OPC_MoveParent,
/*2080*/            OPC_MoveChild, 1,
/*2082*/            OPC_CheckInteger, 8, 
/*2084*/            OPC_CheckType, MVT::i32,
/*2086*/            OPC_MoveParent,
/*2087*/            OPC_MoveParent,
/*2088*/            OPC_MoveParent,
/*2089*/            OPC_CheckType, MVT::i32,
/*2091*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2093*/            OPC_EmitInteger, MVT::i32, 14, 
/*2096*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2099*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32))), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*2109*/          0, /*End of Scope*/
/*2110*/        /*Scope*/ 95|128,1/*223*/, /*->2335*/
/*2112*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2117*/          OPC_MoveChild, 0,
/*2119*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2122*/          OPC_RecordChild0, // #0 = $Rm
/*2123*/          OPC_MoveChild, 1,
/*2125*/          OPC_CheckInteger, 8, 
/*2127*/          OPC_CheckType, MVT::i32,
/*2129*/          OPC_MoveParent,
/*2130*/          OPC_MoveParent,
/*2131*/          OPC_MoveParent,
/*2132*/          OPC_MoveChild, 1,
/*2134*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*2137*/          OPC_MoveChild, 0,
/*2139*/          OPC_Scope, 96, /*->2237*/ // 2 children in Scope
/*2141*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2145*/            OPC_MoveChild, 0,
/*2147*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2150*/            OPC_MoveChild, 0,
/*2152*/            OPC_CheckSame, 0,
/*2154*/            OPC_MoveParent,
/*2155*/            OPC_MoveChild, 1,
/*2157*/            OPC_CheckInteger, 8, 
/*2159*/            OPC_CheckType, MVT::i32,
/*2161*/            OPC_MoveParent,
/*2162*/            OPC_MoveParent,
/*2163*/            OPC_MoveParent,
/*2164*/            OPC_MoveChild, 1,
/*2166*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2172*/            OPC_MoveChild, 0,
/*2174*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2177*/            OPC_MoveChild, 0,
/*2179*/            OPC_CheckSame, 0,
/*2181*/            OPC_MoveParent,
/*2182*/            OPC_MoveChild, 1,
/*2184*/            OPC_CheckInteger, 8, 
/*2186*/            OPC_CheckType, MVT::i32,
/*2188*/            OPC_MoveParent,
/*2189*/            OPC_MoveParent,
/*2190*/            OPC_MoveParent,
/*2191*/            OPC_MoveParent,
/*2192*/            OPC_MoveParent,
/*2193*/            OPC_MoveChild, 1,
/*2195*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*2198*/            OPC_MoveChild, 0,
/*2200*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2203*/            OPC_MoveChild, 0,
/*2205*/            OPC_CheckSame, 0,
/*2207*/            OPC_MoveParent,
/*2208*/            OPC_MoveChild, 1,
/*2210*/            OPC_CheckInteger, 8, 
/*2212*/            OPC_CheckType, MVT::i32,
/*2214*/            OPC_MoveParent,
/*2215*/            OPC_MoveParent,
/*2216*/            OPC_MoveParent,
/*2217*/            OPC_CheckType, MVT::i32,
/*2219*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2221*/            OPC_EmitInteger, MVT::i32, 14, 
/*2224*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2227*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*2237*/          /*Scope*/ 96, /*->2334*/
/*2238*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2244*/            OPC_MoveChild, 0,
/*2246*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2249*/            OPC_MoveChild, 0,
/*2251*/            OPC_CheckSame, 0,
/*2253*/            OPC_MoveParent,
/*2254*/            OPC_MoveChild, 1,
/*2256*/            OPC_CheckInteger, 8, 
/*2258*/            OPC_CheckType, MVT::i32,
/*2260*/            OPC_MoveParent,
/*2261*/            OPC_MoveParent,
/*2262*/            OPC_MoveParent,
/*2263*/            OPC_MoveChild, 1,
/*2265*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2269*/            OPC_MoveChild, 0,
/*2271*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2274*/            OPC_MoveChild, 0,
/*2276*/            OPC_CheckSame, 0,
/*2278*/            OPC_MoveParent,
/*2279*/            OPC_MoveChild, 1,
/*2281*/            OPC_CheckInteger, 8, 
/*2283*/            OPC_CheckType, MVT::i32,
/*2285*/            OPC_MoveParent,
/*2286*/            OPC_MoveParent,
/*2287*/            OPC_MoveParent,
/*2288*/            OPC_MoveParent,
/*2289*/            OPC_MoveParent,
/*2290*/            OPC_MoveChild, 1,
/*2292*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*2295*/            OPC_MoveChild, 0,
/*2297*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2300*/            OPC_MoveChild, 0,
/*2302*/            OPC_CheckSame, 0,
/*2304*/            OPC_MoveParent,
/*2305*/            OPC_MoveChild, 1,
/*2307*/            OPC_CheckInteger, 8, 
/*2309*/            OPC_CheckType, MVT::i32,
/*2311*/            OPC_MoveParent,
/*2312*/            OPC_MoveParent,
/*2313*/            OPC_MoveParent,
/*2314*/            OPC_CheckType, MVT::i32,
/*2316*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2318*/            OPC_EmitInteger, MVT::i32, 14, 
/*2321*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2324*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32))), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*2334*/          0, /*End of Scope*/
/*2335*/        /*Scope*/ 96|128,1/*224*/, /*->2561*/
/*2337*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2341*/          OPC_MoveChild, 0,
/*2343*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2346*/          OPC_RecordChild0, // #0 = $Rm
/*2347*/          OPC_MoveChild, 1,
/*2349*/          OPC_CheckInteger, 8, 
/*2351*/          OPC_CheckType, MVT::i32,
/*2353*/          OPC_MoveParent,
/*2354*/          OPC_MoveParent,
/*2355*/          OPC_MoveParent,
/*2356*/          OPC_MoveChild, 1,
/*2358*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*2361*/          OPC_MoveChild, 0,
/*2363*/          OPC_Scope, 97, /*->2462*/ // 2 children in Scope
/*2365*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2370*/            OPC_MoveChild, 0,
/*2372*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2375*/            OPC_MoveChild, 0,
/*2377*/            OPC_CheckSame, 0,
/*2379*/            OPC_MoveParent,
/*2380*/            OPC_MoveChild, 1,
/*2382*/            OPC_CheckInteger, 8, 
/*2384*/            OPC_CheckType, MVT::i32,
/*2386*/            OPC_MoveParent,
/*2387*/            OPC_MoveParent,
/*2388*/            OPC_MoveParent,
/*2389*/            OPC_MoveChild, 1,
/*2391*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2397*/            OPC_MoveChild, 0,
/*2399*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2402*/            OPC_MoveChild, 0,
/*2404*/            OPC_CheckSame, 0,
/*2406*/            OPC_MoveParent,
/*2407*/            OPC_MoveChild, 1,
/*2409*/            OPC_CheckInteger, 8, 
/*2411*/            OPC_CheckType, MVT::i32,
/*2413*/            OPC_MoveParent,
/*2414*/            OPC_MoveParent,
/*2415*/            OPC_MoveParent,
/*2416*/            OPC_MoveParent,
/*2417*/            OPC_MoveParent,
/*2418*/            OPC_MoveChild, 1,
/*2420*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*2423*/            OPC_MoveChild, 0,
/*2425*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2428*/            OPC_MoveChild, 0,
/*2430*/            OPC_CheckSame, 0,
/*2432*/            OPC_MoveParent,
/*2433*/            OPC_MoveChild, 1,
/*2435*/            OPC_CheckInteger, 8, 
/*2437*/            OPC_CheckType, MVT::i32,
/*2439*/            OPC_MoveParent,
/*2440*/            OPC_MoveParent,
/*2441*/            OPC_MoveParent,
/*2442*/            OPC_CheckType, MVT::i32,
/*2444*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2446*/            OPC_EmitInteger, MVT::i32, 14, 
/*2449*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2452*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*2462*/          /*Scope*/ 97, /*->2560*/
/*2463*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2469*/            OPC_MoveChild, 0,
/*2471*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2474*/            OPC_MoveChild, 0,
/*2476*/            OPC_CheckSame, 0,
/*2478*/            OPC_MoveParent,
/*2479*/            OPC_MoveChild, 1,
/*2481*/            OPC_CheckInteger, 8, 
/*2483*/            OPC_CheckType, MVT::i32,
/*2485*/            OPC_MoveParent,
/*2486*/            OPC_MoveParent,
/*2487*/            OPC_MoveParent,
/*2488*/            OPC_MoveChild, 1,
/*2490*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2495*/            OPC_MoveChild, 0,
/*2497*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2500*/            OPC_MoveChild, 0,
/*2502*/            OPC_CheckSame, 0,
/*2504*/            OPC_MoveParent,
/*2505*/            OPC_MoveChild, 1,
/*2507*/            OPC_CheckInteger, 8, 
/*2509*/            OPC_CheckType, MVT::i32,
/*2511*/            OPC_MoveParent,
/*2512*/            OPC_MoveParent,
/*2513*/            OPC_MoveParent,
/*2514*/            OPC_MoveParent,
/*2515*/            OPC_MoveParent,
/*2516*/            OPC_MoveChild, 1,
/*2518*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*2521*/            OPC_MoveChild, 0,
/*2523*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2526*/            OPC_MoveChild, 0,
/*2528*/            OPC_CheckSame, 0,
/*2530*/            OPC_MoveParent,
/*2531*/            OPC_MoveChild, 1,
/*2533*/            OPC_CheckInteger, 8, 
/*2535*/            OPC_CheckType, MVT::i32,
/*2537*/            OPC_MoveParent,
/*2538*/            OPC_MoveParent,
/*2539*/            OPC_MoveParent,
/*2540*/            OPC_CheckType, MVT::i32,
/*2542*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2544*/            OPC_EmitInteger, MVT::i32, 14, 
/*2547*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2550*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32))), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*2560*/          0, /*End of Scope*/
/*2561*/        0, /*End of Scope*/
/*2562*/      /*Scope*/ 100|128,7/*996*/, /*->3560*/
/*2564*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*2567*/        OPC_MoveChild, 0,
/*2569*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2572*/        OPC_RecordChild0, // #0 = $Rm
/*2573*/        OPC_MoveChild, 1,
/*2575*/        OPC_CheckInteger, 8, 
/*2577*/        OPC_CheckType, MVT::i32,
/*2579*/        OPC_MoveParent,
/*2580*/        OPC_MoveParent,
/*2581*/        OPC_MoveParent,
/*2582*/        OPC_MoveChild, 1,
/*2584*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*2587*/        OPC_MoveChild, 0,
/*2589*/        OPC_Scope, 118|128,3/*502*/, /*->3094*/ // 4 children in Scope
/*2592*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*2595*/          OPC_MoveChild, 0,
/*2597*/          OPC_Scope, 98, /*->2697*/ // 5 children in Scope
/*2599*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2604*/            OPC_MoveChild, 0,
/*2606*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2609*/            OPC_MoveChild, 0,
/*2611*/            OPC_CheckSame, 0,
/*2613*/            OPC_MoveParent,
/*2614*/            OPC_MoveChild, 1,
/*2616*/            OPC_CheckInteger, 8, 
/*2618*/            OPC_CheckType, MVT::i32,
/*2620*/            OPC_MoveParent,
/*2621*/            OPC_MoveParent,
/*2622*/            OPC_MoveParent,
/*2623*/            OPC_MoveChild, 1,
/*2625*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2629*/            OPC_MoveChild, 0,
/*2631*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2634*/            OPC_MoveChild, 0,
/*2636*/            OPC_CheckSame, 0,
/*2638*/            OPC_MoveParent,
/*2639*/            OPC_MoveChild, 1,
/*2641*/            OPC_CheckInteger, 8, 
/*2643*/            OPC_CheckType, MVT::i32,
/*2645*/            OPC_MoveParent,
/*2646*/            OPC_MoveParent,
/*2647*/            OPC_MoveParent,
/*2648*/            OPC_MoveParent,
/*2649*/            OPC_MoveChild, 1,
/*2651*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2657*/            OPC_MoveChild, 0,
/*2659*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2662*/            OPC_MoveChild, 0,
/*2664*/            OPC_CheckSame, 0,
/*2666*/            OPC_MoveParent,
/*2667*/            OPC_MoveChild, 1,
/*2669*/            OPC_CheckInteger, 8, 
/*2671*/            OPC_CheckType, MVT::i32,
/*2673*/            OPC_MoveParent,
/*2674*/            OPC_MoveParent,
/*2675*/            OPC_MoveParent,
/*2676*/            OPC_MoveParent,
/*2677*/            OPC_CheckType, MVT::i32,
/*2679*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*2681*/            OPC_EmitInteger, MVT::i32, 14, 
/*2684*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2687*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*2697*/          /*Scope*/ 98, /*->2796*/
/*2698*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2702*/            OPC_MoveChild, 0,
/*2704*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2707*/            OPC_MoveChild, 0,
/*2709*/            OPC_CheckSame, 0,
/*2711*/            OPC_MoveParent,
/*2712*/            OPC_MoveChild, 1,
/*2714*/            OPC_CheckInteger, 8, 
/*2716*/            OPC_CheckType, MVT::i32,
/*2718*/            OPC_MoveParent,
/*2719*/            OPC_MoveParent,
/*2720*/            OPC_MoveParent,
/*2721*/            OPC_MoveChild, 1,
/*2723*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2729*/            OPC_MoveChild, 0,
/*2731*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2734*/            OPC_MoveChild, 0,
/*2736*/            OPC_CheckSame, 0,
/*2738*/            OPC_MoveParent,
/*2739*/            OPC_MoveChild, 1,
/*2741*/            OPC_CheckInteger, 8, 
/*2743*/            OPC_CheckType, MVT::i32,
/*2745*/            OPC_MoveParent,
/*2746*/            OPC_MoveParent,
/*2747*/            OPC_MoveParent,
/*2748*/            OPC_MoveParent,
/*2749*/            OPC_MoveChild, 1,
/*2751*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2756*/            OPC_MoveChild, 0,
/*2758*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2761*/            OPC_MoveChild, 0,
/*2763*/            OPC_CheckSame, 0,
/*2765*/            OPC_MoveParent,
/*2766*/            OPC_MoveChild, 1,
/*2768*/            OPC_CheckInteger, 8, 
/*2770*/            OPC_CheckType, MVT::i32,
/*2772*/            OPC_MoveParent,
/*2773*/            OPC_MoveParent,
/*2774*/            OPC_MoveParent,
/*2775*/            OPC_MoveParent,
/*2776*/            OPC_CheckType, MVT::i32,
/*2778*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*2780*/            OPC_EmitInteger, MVT::i32, 14, 
/*2783*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2786*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*2796*/          /*Scope*/ 98, /*->2895*/
/*2797*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2803*/            OPC_MoveChild, 0,
/*2805*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2808*/            OPC_MoveChild, 0,
/*2810*/            OPC_CheckSame, 0,
/*2812*/            OPC_MoveParent,
/*2813*/            OPC_MoveChild, 1,
/*2815*/            OPC_CheckInteger, 8, 
/*2817*/            OPC_CheckType, MVT::i32,
/*2819*/            OPC_MoveParent,
/*2820*/            OPC_MoveParent,
/*2821*/            OPC_MoveParent,
/*2822*/            OPC_MoveChild, 1,
/*2824*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2828*/            OPC_MoveChild, 0,
/*2830*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2833*/            OPC_MoveChild, 0,
/*2835*/            OPC_CheckSame, 0,
/*2837*/            OPC_MoveParent,
/*2838*/            OPC_MoveChild, 1,
/*2840*/            OPC_CheckInteger, 8, 
/*2842*/            OPC_CheckType, MVT::i32,
/*2844*/            OPC_MoveParent,
/*2845*/            OPC_MoveParent,
/*2846*/            OPC_MoveParent,
/*2847*/            OPC_MoveParent,
/*2848*/            OPC_MoveChild, 1,
/*2850*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2855*/            OPC_MoveChild, 0,
/*2857*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2860*/            OPC_MoveChild, 0,
/*2862*/            OPC_CheckSame, 0,
/*2864*/            OPC_MoveParent,
/*2865*/            OPC_MoveChild, 1,
/*2867*/            OPC_CheckInteger, 8, 
/*2869*/            OPC_CheckType, MVT::i32,
/*2871*/            OPC_MoveParent,
/*2872*/            OPC_MoveParent,
/*2873*/            OPC_MoveParent,
/*2874*/            OPC_MoveParent,
/*2875*/            OPC_CheckType, MVT::i32,
/*2877*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*2879*/            OPC_EmitInteger, MVT::i32, 14, 
/*2882*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2885*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*2895*/          /*Scope*/ 98, /*->2994*/
/*2896*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2901*/            OPC_MoveChild, 0,
/*2903*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2906*/            OPC_MoveChild, 0,
/*2908*/            OPC_CheckSame, 0,
/*2910*/            OPC_MoveParent,
/*2911*/            OPC_MoveChild, 1,
/*2913*/            OPC_CheckInteger, 8, 
/*2915*/            OPC_CheckType, MVT::i32,
/*2917*/            OPC_MoveParent,
/*2918*/            OPC_MoveParent,
/*2919*/            OPC_MoveParent,
/*2920*/            OPC_MoveChild, 1,
/*2922*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2928*/            OPC_MoveChild, 0,
/*2930*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2933*/            OPC_MoveChild, 0,
/*2935*/            OPC_CheckSame, 0,
/*2937*/            OPC_MoveParent,
/*2938*/            OPC_MoveChild, 1,
/*2940*/            OPC_CheckInteger, 8, 
/*2942*/            OPC_CheckType, MVT::i32,
/*2944*/            OPC_MoveParent,
/*2945*/            OPC_MoveParent,
/*2946*/            OPC_MoveParent,
/*2947*/            OPC_MoveParent,
/*2948*/            OPC_MoveChild, 1,
/*2950*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2954*/            OPC_MoveChild, 0,
/*2956*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2959*/            OPC_MoveChild, 0,
/*2961*/            OPC_CheckSame, 0,
/*2963*/            OPC_MoveParent,
/*2964*/            OPC_MoveChild, 1,
/*2966*/            OPC_CheckInteger, 8, 
/*2968*/            OPC_CheckType, MVT::i32,
/*2970*/            OPC_MoveParent,
/*2971*/            OPC_MoveParent,
/*2972*/            OPC_MoveParent,
/*2973*/            OPC_MoveParent,
/*2974*/            OPC_CheckType, MVT::i32,
/*2976*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*2978*/            OPC_EmitInteger, MVT::i32, 14, 
/*2981*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2984*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*2994*/          /*Scope*/ 98, /*->3093*/
/*2995*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3001*/            OPC_MoveChild, 0,
/*3003*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3006*/            OPC_MoveChild, 0,
/*3008*/            OPC_CheckSame, 0,
/*3010*/            OPC_MoveParent,
/*3011*/            OPC_MoveChild, 1,
/*3013*/            OPC_CheckInteger, 8, 
/*3015*/            OPC_CheckType, MVT::i32,
/*3017*/            OPC_MoveParent,
/*3018*/            OPC_MoveParent,
/*3019*/            OPC_MoveParent,
/*3020*/            OPC_MoveChild, 1,
/*3022*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3027*/            OPC_MoveChild, 0,
/*3029*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3032*/            OPC_MoveChild, 0,
/*3034*/            OPC_CheckSame, 0,
/*3036*/            OPC_MoveParent,
/*3037*/            OPC_MoveChild, 1,
/*3039*/            OPC_CheckInteger, 8, 
/*3041*/            OPC_CheckType, MVT::i32,
/*3043*/            OPC_MoveParent,
/*3044*/            OPC_MoveParent,
/*3045*/            OPC_MoveParent,
/*3046*/            OPC_MoveParent,
/*3047*/            OPC_MoveChild, 1,
/*3049*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3053*/            OPC_MoveChild, 0,
/*3055*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3058*/            OPC_MoveChild, 0,
/*3060*/            OPC_CheckSame, 0,
/*3062*/            OPC_MoveParent,
/*3063*/            OPC_MoveChild, 1,
/*3065*/            OPC_CheckInteger, 8, 
/*3067*/            OPC_CheckType, MVT::i32,
/*3069*/            OPC_MoveParent,
/*3070*/            OPC_MoveParent,
/*3071*/            OPC_MoveParent,
/*3072*/            OPC_MoveParent,
/*3073*/            OPC_CheckType, MVT::i32,
/*3075*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3077*/            OPC_EmitInteger, MVT::i32, 14, 
/*3080*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3083*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3093*/          0, /*End of Scope*/
/*3094*/        /*Scope*/ 50|128,1/*178*/, /*->3274*/
/*3096*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3102*/          OPC_MoveChild, 0,
/*3104*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3107*/          OPC_MoveChild, 0,
/*3109*/          OPC_CheckSame, 0,
/*3111*/          OPC_MoveParent,
/*3112*/          OPC_MoveChild, 1,
/*3114*/          OPC_CheckInteger, 8, 
/*3116*/          OPC_CheckType, MVT::i32,
/*3118*/          OPC_MoveParent,
/*3119*/          OPC_MoveParent,
/*3120*/          OPC_MoveParent,
/*3121*/          OPC_MoveChild, 1,
/*3123*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*3126*/          OPC_MoveChild, 0,
/*3128*/          OPC_Scope, 71, /*->3201*/ // 2 children in Scope
/*3130*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3134*/            OPC_MoveChild, 0,
/*3136*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3139*/            OPC_MoveChild, 0,
/*3141*/            OPC_CheckSame, 0,
/*3143*/            OPC_MoveParent,
/*3144*/            OPC_MoveChild, 1,
/*3146*/            OPC_CheckInteger, 8, 
/*3148*/            OPC_CheckType, MVT::i32,
/*3150*/            OPC_MoveParent,
/*3151*/            OPC_MoveParent,
/*3152*/            OPC_MoveParent,
/*3153*/            OPC_MoveChild, 1,
/*3155*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3160*/            OPC_MoveChild, 0,
/*3162*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3165*/            OPC_MoveChild, 0,
/*3167*/            OPC_CheckSame, 0,
/*3169*/            OPC_MoveParent,
/*3170*/            OPC_MoveChild, 1,
/*3172*/            OPC_CheckInteger, 8, 
/*3174*/            OPC_CheckType, MVT::i32,
/*3176*/            OPC_MoveParent,
/*3177*/            OPC_MoveParent,
/*3178*/            OPC_MoveParent,
/*3179*/            OPC_MoveParent,
/*3180*/            OPC_MoveParent,
/*3181*/            OPC_CheckType, MVT::i32,
/*3183*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3185*/            OPC_EmitInteger, MVT::i32, 14, 
/*3188*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3191*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32)))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3201*/          /*Scope*/ 71, /*->3273*/
/*3202*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3207*/            OPC_MoveChild, 0,
/*3209*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3212*/            OPC_MoveChild, 0,
/*3214*/            OPC_CheckSame, 0,
/*3216*/            OPC_MoveParent,
/*3217*/            OPC_MoveChild, 1,
/*3219*/            OPC_CheckInteger, 8, 
/*3221*/            OPC_CheckType, MVT::i32,
/*3223*/            OPC_MoveParent,
/*3224*/            OPC_MoveParent,
/*3225*/            OPC_MoveParent,
/*3226*/            OPC_MoveChild, 1,
/*3228*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3232*/            OPC_MoveChild, 0,
/*3234*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3237*/            OPC_MoveChild, 0,
/*3239*/            OPC_CheckSame, 0,
/*3241*/            OPC_MoveParent,
/*3242*/            OPC_MoveChild, 1,
/*3244*/            OPC_CheckInteger, 8, 
/*3246*/            OPC_CheckType, MVT::i32,
/*3248*/            OPC_MoveParent,
/*3249*/            OPC_MoveParent,
/*3250*/            OPC_MoveParent,
/*3251*/            OPC_MoveParent,
/*3252*/            OPC_MoveParent,
/*3253*/            OPC_CheckType, MVT::i32,
/*3255*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3257*/            OPC_EmitInteger, MVT::i32, 14, 
/*3260*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3263*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3273*/          0, /*End of Scope*/
/*3274*/        /*Scope*/ 51|128,1/*179*/, /*->3455*/
/*3276*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3281*/          OPC_MoveChild, 0,
/*3283*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3286*/          OPC_MoveChild, 0,
/*3288*/          OPC_CheckSame, 0,
/*3290*/          OPC_MoveParent,
/*3291*/          OPC_MoveChild, 1,
/*3293*/          OPC_CheckInteger, 8, 
/*3295*/          OPC_CheckType, MVT::i32,
/*3297*/          OPC_MoveParent,
/*3298*/          OPC_MoveParent,
/*3299*/          OPC_MoveParent,
/*3300*/          OPC_MoveChild, 1,
/*3302*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*3305*/          OPC_MoveChild, 0,
/*3307*/          OPC_Scope, 72, /*->3381*/ // 2 children in Scope
/*3309*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3313*/            OPC_MoveChild, 0,
/*3315*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3318*/            OPC_MoveChild, 0,
/*3320*/            OPC_CheckSame, 0,
/*3322*/            OPC_MoveParent,
/*3323*/            OPC_MoveChild, 1,
/*3325*/            OPC_CheckInteger, 8, 
/*3327*/            OPC_CheckType, MVT::i32,
/*3329*/            OPC_MoveParent,
/*3330*/            OPC_MoveParent,
/*3331*/            OPC_MoveParent,
/*3332*/            OPC_MoveChild, 1,
/*3334*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3340*/            OPC_MoveChild, 0,
/*3342*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3345*/            OPC_MoveChild, 0,
/*3347*/            OPC_CheckSame, 0,
/*3349*/            OPC_MoveParent,
/*3350*/            OPC_MoveChild, 1,
/*3352*/            OPC_CheckInteger, 8, 
/*3354*/            OPC_CheckType, MVT::i32,
/*3356*/            OPC_MoveParent,
/*3357*/            OPC_MoveParent,
/*3358*/            OPC_MoveParent,
/*3359*/            OPC_MoveParent,
/*3360*/            OPC_MoveParent,
/*3361*/            OPC_CheckType, MVT::i32,
/*3363*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3365*/            OPC_EmitInteger, MVT::i32, 14, 
/*3368*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3371*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3381*/          /*Scope*/ 72, /*->3454*/
/*3382*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3388*/            OPC_MoveChild, 0,
/*3390*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3393*/            OPC_MoveChild, 0,
/*3395*/            OPC_CheckSame, 0,
/*3397*/            OPC_MoveParent,
/*3398*/            OPC_MoveChild, 1,
/*3400*/            OPC_CheckInteger, 8, 
/*3402*/            OPC_CheckType, MVT::i32,
/*3404*/            OPC_MoveParent,
/*3405*/            OPC_MoveParent,
/*3406*/            OPC_MoveParent,
/*3407*/            OPC_MoveChild, 1,
/*3409*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3413*/            OPC_MoveChild, 0,
/*3415*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3418*/            OPC_MoveChild, 0,
/*3420*/            OPC_CheckSame, 0,
/*3422*/            OPC_MoveParent,
/*3423*/            OPC_MoveChild, 1,
/*3425*/            OPC_CheckInteger, 8, 
/*3427*/            OPC_CheckType, MVT::i32,
/*3429*/            OPC_MoveParent,
/*3430*/            OPC_MoveParent,
/*3431*/            OPC_MoveParent,
/*3432*/            OPC_MoveParent,
/*3433*/            OPC_MoveParent,
/*3434*/            OPC_CheckType, MVT::i32,
/*3436*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3438*/            OPC_EmitInteger, MVT::i32, 14, 
/*3441*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3444*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3454*/          0, /*End of Scope*/
/*3455*/        /*Scope*/ 103, /*->3559*/
/*3456*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3460*/          OPC_MoveChild, 0,
/*3462*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3465*/          OPC_MoveChild, 0,
/*3467*/          OPC_CheckSame, 0,
/*3469*/          OPC_MoveParent,
/*3470*/          OPC_MoveChild, 1,
/*3472*/          OPC_CheckInteger, 8, 
/*3474*/          OPC_CheckType, MVT::i32,
/*3476*/          OPC_MoveParent,
/*3477*/          OPC_MoveParent,
/*3478*/          OPC_MoveParent,
/*3479*/          OPC_MoveChild, 1,
/*3481*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*3484*/          OPC_MoveChild, 0,
/*3486*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3492*/          OPC_MoveChild, 0,
/*3494*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3497*/          OPC_MoveChild, 0,
/*3499*/          OPC_CheckSame, 0,
/*3501*/          OPC_MoveParent,
/*3502*/          OPC_MoveChild, 1,
/*3504*/          OPC_CheckInteger, 8, 
/*3506*/          OPC_CheckType, MVT::i32,
/*3508*/          OPC_MoveParent,
/*3509*/          OPC_MoveParent,
/*3510*/          OPC_MoveParent,
/*3511*/          OPC_MoveChild, 1,
/*3513*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3518*/          OPC_MoveChild, 0,
/*3520*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3523*/          OPC_MoveChild, 0,
/*3525*/          OPC_CheckSame, 0,
/*3527*/          OPC_MoveParent,
/*3528*/          OPC_MoveChild, 1,
/*3530*/          OPC_CheckInteger, 8, 
/*3532*/          OPC_CheckType, MVT::i32,
/*3534*/          OPC_MoveParent,
/*3535*/          OPC_MoveParent,
/*3536*/          OPC_MoveParent,
/*3537*/          OPC_MoveParent,
/*3538*/          OPC_MoveParent,
/*3539*/          OPC_CheckType, MVT::i32,
/*3541*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3543*/          OPC_EmitInteger, MVT::i32, 14, 
/*3546*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3549*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32)))) - Complexity = 73
                  // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3559*/        0, /*End of Scope*/
/*3560*/      /*Scope*/ 125|128,10/*1405*/, /*->4967*/
/*3562*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*3565*/        OPC_MoveChild, 0,
/*3567*/        OPC_Scope, 81|128,5/*721*/, /*->4291*/ // 4 children in Scope
/*3570*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*3573*/          OPC_MoveChild, 0,
/*3575*/          OPC_Scope, 118, /*->3695*/ // 6 children in Scope
/*3577*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3581*/            OPC_MoveChild, 0,
/*3583*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3586*/            OPC_RecordChild0, // #0 = $Rm
/*3587*/            OPC_MoveChild, 1,
/*3589*/            OPC_CheckInteger, 8, 
/*3591*/            OPC_CheckType, MVT::i32,
/*3593*/            OPC_MoveParent,
/*3594*/            OPC_MoveParent,
/*3595*/            OPC_MoveParent,
/*3596*/            OPC_MoveChild, 1,
/*3598*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3603*/            OPC_MoveChild, 0,
/*3605*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3608*/            OPC_MoveChild, 0,
/*3610*/            OPC_CheckSame, 0,
/*3612*/            OPC_MoveParent,
/*3613*/            OPC_MoveChild, 1,
/*3615*/            OPC_CheckInteger, 8, 
/*3617*/            OPC_CheckType, MVT::i32,
/*3619*/            OPC_MoveParent,
/*3620*/            OPC_MoveParent,
/*3621*/            OPC_MoveParent,
/*3622*/            OPC_MoveParent,
/*3623*/            OPC_MoveChild, 1,
/*3625*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3631*/            OPC_MoveChild, 0,
/*3633*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3636*/            OPC_MoveChild, 0,
/*3638*/            OPC_CheckSame, 0,
/*3640*/            OPC_MoveParent,
/*3641*/            OPC_MoveChild, 1,
/*3643*/            OPC_CheckInteger, 8, 
/*3645*/            OPC_CheckType, MVT::i32,
/*3647*/            OPC_MoveParent,
/*3648*/            OPC_MoveParent,
/*3649*/            OPC_MoveParent,
/*3650*/            OPC_MoveParent,
/*3651*/            OPC_MoveChild, 1,
/*3653*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*3656*/            OPC_MoveChild, 0,
/*3658*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3661*/            OPC_MoveChild, 0,
/*3663*/            OPC_CheckSame, 0,
/*3665*/            OPC_MoveParent,
/*3666*/            OPC_MoveChild, 1,
/*3668*/            OPC_CheckInteger, 8, 
/*3670*/            OPC_CheckType, MVT::i32,
/*3672*/            OPC_MoveParent,
/*3673*/            OPC_MoveParent,
/*3674*/            OPC_MoveParent,
/*3675*/            OPC_CheckType, MVT::i32,
/*3677*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3679*/            OPC_EmitInteger, MVT::i32, 14, 
/*3682*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3685*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3695*/          /*Scope*/ 118, /*->3814*/
/*3696*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3701*/            OPC_MoveChild, 0,
/*3703*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3706*/            OPC_RecordChild0, // #0 = $Rm
/*3707*/            OPC_MoveChild, 1,
/*3709*/            OPC_CheckInteger, 8, 
/*3711*/            OPC_CheckType, MVT::i32,
/*3713*/            OPC_MoveParent,
/*3714*/            OPC_MoveParent,
/*3715*/            OPC_MoveParent,
/*3716*/            OPC_MoveChild, 1,
/*3718*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3722*/            OPC_MoveChild, 0,
/*3724*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3727*/            OPC_MoveChild, 0,
/*3729*/            OPC_CheckSame, 0,
/*3731*/            OPC_MoveParent,
/*3732*/            OPC_MoveChild, 1,
/*3734*/            OPC_CheckInteger, 8, 
/*3736*/            OPC_CheckType, MVT::i32,
/*3738*/            OPC_MoveParent,
/*3739*/            OPC_MoveParent,
/*3740*/            OPC_MoveParent,
/*3741*/            OPC_MoveParent,
/*3742*/            OPC_MoveChild, 1,
/*3744*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3750*/            OPC_MoveChild, 0,
/*3752*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3755*/            OPC_MoveChild, 0,
/*3757*/            OPC_CheckSame, 0,
/*3759*/            OPC_MoveParent,
/*3760*/            OPC_MoveChild, 1,
/*3762*/            OPC_CheckInteger, 8, 
/*3764*/            OPC_CheckType, MVT::i32,
/*3766*/            OPC_MoveParent,
/*3767*/            OPC_MoveParent,
/*3768*/            OPC_MoveParent,
/*3769*/            OPC_MoveParent,
/*3770*/            OPC_MoveChild, 1,
/*3772*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*3775*/            OPC_MoveChild, 0,
/*3777*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3780*/            OPC_MoveChild, 0,
/*3782*/            OPC_CheckSame, 0,
/*3784*/            OPC_MoveParent,
/*3785*/            OPC_MoveChild, 1,
/*3787*/            OPC_CheckInteger, 8, 
/*3789*/            OPC_CheckType, MVT::i32,
/*3791*/            OPC_MoveParent,
/*3792*/            OPC_MoveParent,
/*3793*/            OPC_MoveParent,
/*3794*/            OPC_CheckType, MVT::i32,
/*3796*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3798*/            OPC_EmitInteger, MVT::i32, 14, 
/*3801*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3804*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3814*/          /*Scope*/ 118, /*->3933*/
/*3815*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3819*/            OPC_MoveChild, 0,
/*3821*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3824*/            OPC_RecordChild0, // #0 = $Rm
/*3825*/            OPC_MoveChild, 1,
/*3827*/            OPC_CheckInteger, 8, 
/*3829*/            OPC_CheckType, MVT::i32,
/*3831*/            OPC_MoveParent,
/*3832*/            OPC_MoveParent,
/*3833*/            OPC_MoveParent,
/*3834*/            OPC_MoveChild, 1,
/*3836*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3842*/            OPC_MoveChild, 0,
/*3844*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3847*/            OPC_MoveChild, 0,
/*3849*/            OPC_CheckSame, 0,
/*3851*/            OPC_MoveParent,
/*3852*/            OPC_MoveChild, 1,
/*3854*/            OPC_CheckInteger, 8, 
/*3856*/            OPC_CheckType, MVT::i32,
/*3858*/            OPC_MoveParent,
/*3859*/            OPC_MoveParent,
/*3860*/            OPC_MoveParent,
/*3861*/            OPC_MoveParent,
/*3862*/            OPC_MoveChild, 1,
/*3864*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3869*/            OPC_MoveChild, 0,
/*3871*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3874*/            OPC_MoveChild, 0,
/*3876*/            OPC_CheckSame, 0,
/*3878*/            OPC_MoveParent,
/*3879*/            OPC_MoveChild, 1,
/*3881*/            OPC_CheckInteger, 8, 
/*3883*/            OPC_CheckType, MVT::i32,
/*3885*/            OPC_MoveParent,
/*3886*/            OPC_MoveParent,
/*3887*/            OPC_MoveParent,
/*3888*/            OPC_MoveParent,
/*3889*/            OPC_MoveChild, 1,
/*3891*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*3894*/            OPC_MoveChild, 0,
/*3896*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3899*/            OPC_MoveChild, 0,
/*3901*/            OPC_CheckSame, 0,
/*3903*/            OPC_MoveParent,
/*3904*/            OPC_MoveChild, 1,
/*3906*/            OPC_CheckInteger, 8, 
/*3908*/            OPC_CheckType, MVT::i32,
/*3910*/            OPC_MoveParent,
/*3911*/            OPC_MoveParent,
/*3912*/            OPC_MoveParent,
/*3913*/            OPC_CheckType, MVT::i32,
/*3915*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3917*/            OPC_EmitInteger, MVT::i32, 14, 
/*3920*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3923*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3933*/          /*Scope*/ 118, /*->4052*/
/*3934*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3940*/            OPC_MoveChild, 0,
/*3942*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3945*/            OPC_RecordChild0, // #0 = $Rm
/*3946*/            OPC_MoveChild, 1,
/*3948*/            OPC_CheckInteger, 8, 
/*3950*/            OPC_CheckType, MVT::i32,
/*3952*/            OPC_MoveParent,
/*3953*/            OPC_MoveParent,
/*3954*/            OPC_MoveParent,
/*3955*/            OPC_MoveChild, 1,
/*3957*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3961*/            OPC_MoveChild, 0,
/*3963*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3966*/            OPC_MoveChild, 0,
/*3968*/            OPC_CheckSame, 0,
/*3970*/            OPC_MoveParent,
/*3971*/            OPC_MoveChild, 1,
/*3973*/            OPC_CheckInteger, 8, 
/*3975*/            OPC_CheckType, MVT::i32,
/*3977*/            OPC_MoveParent,
/*3978*/            OPC_MoveParent,
/*3979*/            OPC_MoveParent,
/*3980*/            OPC_MoveParent,
/*3981*/            OPC_MoveChild, 1,
/*3983*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3988*/            OPC_MoveChild, 0,
/*3990*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3993*/            OPC_MoveChild, 0,
/*3995*/            OPC_CheckSame, 0,
/*3997*/            OPC_MoveParent,
/*3998*/            OPC_MoveChild, 1,
/*4000*/            OPC_CheckInteger, 8, 
/*4002*/            OPC_CheckType, MVT::i32,
/*4004*/            OPC_MoveParent,
/*4005*/            OPC_MoveParent,
/*4006*/            OPC_MoveParent,
/*4007*/            OPC_MoveParent,
/*4008*/            OPC_MoveChild, 1,
/*4010*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4013*/            OPC_MoveChild, 0,
/*4015*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4018*/            OPC_MoveChild, 0,
/*4020*/            OPC_CheckSame, 0,
/*4022*/            OPC_MoveParent,
/*4023*/            OPC_MoveChild, 1,
/*4025*/            OPC_CheckInteger, 8, 
/*4027*/            OPC_CheckType, MVT::i32,
/*4029*/            OPC_MoveParent,
/*4030*/            OPC_MoveParent,
/*4031*/            OPC_MoveParent,
/*4032*/            OPC_CheckType, MVT::i32,
/*4034*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4036*/            OPC_EmitInteger, MVT::i32, 14, 
/*4039*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4042*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4052*/          /*Scope*/ 118, /*->4171*/
/*4053*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4058*/            OPC_MoveChild, 0,
/*4060*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4063*/            OPC_RecordChild0, // #0 = $Rm
/*4064*/            OPC_MoveChild, 1,
/*4066*/            OPC_CheckInteger, 8, 
/*4068*/            OPC_CheckType, MVT::i32,
/*4070*/            OPC_MoveParent,
/*4071*/            OPC_MoveParent,
/*4072*/            OPC_MoveParent,
/*4073*/            OPC_MoveChild, 1,
/*4075*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4081*/            OPC_MoveChild, 0,
/*4083*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4086*/            OPC_MoveChild, 0,
/*4088*/            OPC_CheckSame, 0,
/*4090*/            OPC_MoveParent,
/*4091*/            OPC_MoveChild, 1,
/*4093*/            OPC_CheckInteger, 8, 
/*4095*/            OPC_CheckType, MVT::i32,
/*4097*/            OPC_MoveParent,
/*4098*/            OPC_MoveParent,
/*4099*/            OPC_MoveParent,
/*4100*/            OPC_MoveParent,
/*4101*/            OPC_MoveChild, 1,
/*4103*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4107*/            OPC_MoveChild, 0,
/*4109*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4112*/            OPC_MoveChild, 0,
/*4114*/            OPC_CheckSame, 0,
/*4116*/            OPC_MoveParent,
/*4117*/            OPC_MoveChild, 1,
/*4119*/            OPC_CheckInteger, 8, 
/*4121*/            OPC_CheckType, MVT::i32,
/*4123*/            OPC_MoveParent,
/*4124*/            OPC_MoveParent,
/*4125*/            OPC_MoveParent,
/*4126*/            OPC_MoveParent,
/*4127*/            OPC_MoveChild, 1,
/*4129*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4132*/            OPC_MoveChild, 0,
/*4134*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4137*/            OPC_MoveChild, 0,
/*4139*/            OPC_CheckSame, 0,
/*4141*/            OPC_MoveParent,
/*4142*/            OPC_MoveChild, 1,
/*4144*/            OPC_CheckInteger, 8, 
/*4146*/            OPC_CheckType, MVT::i32,
/*4148*/            OPC_MoveParent,
/*4149*/            OPC_MoveParent,
/*4150*/            OPC_MoveParent,
/*4151*/            OPC_CheckType, MVT::i32,
/*4153*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4155*/            OPC_EmitInteger, MVT::i32, 14, 
/*4158*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4161*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4171*/          /*Scope*/ 118, /*->4290*/
/*4172*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4178*/            OPC_MoveChild, 0,
/*4180*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4183*/            OPC_RecordChild0, // #0 = $Rm
/*4184*/            OPC_MoveChild, 1,
/*4186*/            OPC_CheckInteger, 8, 
/*4188*/            OPC_CheckType, MVT::i32,
/*4190*/            OPC_MoveParent,
/*4191*/            OPC_MoveParent,
/*4192*/            OPC_MoveParent,
/*4193*/            OPC_MoveChild, 1,
/*4195*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4200*/            OPC_MoveChild, 0,
/*4202*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4205*/            OPC_MoveChild, 0,
/*4207*/            OPC_CheckSame, 0,
/*4209*/            OPC_MoveParent,
/*4210*/            OPC_MoveChild, 1,
/*4212*/            OPC_CheckInteger, 8, 
/*4214*/            OPC_CheckType, MVT::i32,
/*4216*/            OPC_MoveParent,
/*4217*/            OPC_MoveParent,
/*4218*/            OPC_MoveParent,
/*4219*/            OPC_MoveParent,
/*4220*/            OPC_MoveChild, 1,
/*4222*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4226*/            OPC_MoveChild, 0,
/*4228*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4231*/            OPC_MoveChild, 0,
/*4233*/            OPC_CheckSame, 0,
/*4235*/            OPC_MoveParent,
/*4236*/            OPC_MoveChild, 1,
/*4238*/            OPC_CheckInteger, 8, 
/*4240*/            OPC_CheckType, MVT::i32,
/*4242*/            OPC_MoveParent,
/*4243*/            OPC_MoveParent,
/*4244*/            OPC_MoveParent,
/*4245*/            OPC_MoveParent,
/*4246*/            OPC_MoveChild, 1,
/*4248*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4251*/            OPC_MoveChild, 0,
/*4253*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4256*/            OPC_MoveChild, 0,
/*4258*/            OPC_CheckSame, 0,
/*4260*/            OPC_MoveParent,
/*4261*/            OPC_MoveChild, 1,
/*4263*/            OPC_CheckInteger, 8, 
/*4265*/            OPC_CheckType, MVT::i32,
/*4267*/            OPC_MoveParent,
/*4268*/            OPC_MoveParent,
/*4269*/            OPC_MoveParent,
/*4270*/            OPC_CheckType, MVT::i32,
/*4272*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4274*/            OPC_EmitInteger, MVT::i32, 14, 
/*4277*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4280*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4290*/          0, /*End of Scope*/
/*4291*/        /*Scope*/ 94|128,1/*222*/, /*->4515*/
/*4293*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4299*/          OPC_MoveChild, 0,
/*4301*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4304*/          OPC_RecordChild0, // #0 = $Rm
/*4305*/          OPC_MoveChild, 1,
/*4307*/          OPC_CheckInteger, 8, 
/*4309*/          OPC_CheckType, MVT::i32,
/*4311*/          OPC_MoveParent,
/*4312*/          OPC_MoveParent,
/*4313*/          OPC_MoveParent,
/*4314*/          OPC_MoveChild, 1,
/*4316*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*4319*/          OPC_MoveChild, 0,
/*4321*/          OPC_Scope, 95, /*->4418*/ // 2 children in Scope
/*4323*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4327*/            OPC_MoveChild, 0,
/*4329*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4332*/            OPC_MoveChild, 0,
/*4334*/            OPC_CheckSame, 0,
/*4336*/            OPC_MoveParent,
/*4337*/            OPC_MoveChild, 1,
/*4339*/            OPC_CheckInteger, 8, 
/*4341*/            OPC_CheckType, MVT::i32,
/*4343*/            OPC_MoveParent,
/*4344*/            OPC_MoveParent,
/*4345*/            OPC_MoveParent,
/*4346*/            OPC_MoveChild, 1,
/*4348*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4353*/            OPC_MoveChild, 0,
/*4355*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4358*/            OPC_MoveChild, 0,
/*4360*/            OPC_CheckSame, 0,
/*4362*/            OPC_MoveParent,
/*4363*/            OPC_MoveChild, 1,
/*4365*/            OPC_CheckInteger, 8, 
/*4367*/            OPC_CheckType, MVT::i32,
/*4369*/            OPC_MoveParent,
/*4370*/            OPC_MoveParent,
/*4371*/            OPC_MoveParent,
/*4372*/            OPC_MoveParent,
/*4373*/            OPC_MoveParent,
/*4374*/            OPC_MoveChild, 1,
/*4376*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4379*/            OPC_MoveChild, 0,
/*4381*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4384*/            OPC_MoveChild, 0,
/*4386*/            OPC_CheckSame, 0,
/*4388*/            OPC_MoveParent,
/*4389*/            OPC_MoveChild, 1,
/*4391*/            OPC_CheckInteger, 8, 
/*4393*/            OPC_CheckType, MVT::i32,
/*4395*/            OPC_MoveParent,
/*4396*/            OPC_MoveParent,
/*4397*/            OPC_MoveParent,
/*4398*/            OPC_CheckType, MVT::i32,
/*4400*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4402*/            OPC_EmitInteger, MVT::i32, 14, 
/*4405*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4408*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32))), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4418*/          /*Scope*/ 95, /*->4514*/
/*4419*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4424*/            OPC_MoveChild, 0,
/*4426*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4429*/            OPC_MoveChild, 0,
/*4431*/            OPC_CheckSame, 0,
/*4433*/            OPC_MoveParent,
/*4434*/            OPC_MoveChild, 1,
/*4436*/            OPC_CheckInteger, 8, 
/*4438*/            OPC_CheckType, MVT::i32,
/*4440*/            OPC_MoveParent,
/*4441*/            OPC_MoveParent,
/*4442*/            OPC_MoveParent,
/*4443*/            OPC_MoveChild, 1,
/*4445*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4449*/            OPC_MoveChild, 0,
/*4451*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4454*/            OPC_MoveChild, 0,
/*4456*/            OPC_CheckSame, 0,
/*4458*/            OPC_MoveParent,
/*4459*/            OPC_MoveChild, 1,
/*4461*/            OPC_CheckInteger, 8, 
/*4463*/            OPC_CheckType, MVT::i32,
/*4465*/            OPC_MoveParent,
/*4466*/            OPC_MoveParent,
/*4467*/            OPC_MoveParent,
/*4468*/            OPC_MoveParent,
/*4469*/            OPC_MoveParent,
/*4470*/            OPC_MoveChild, 1,
/*4472*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4475*/            OPC_MoveChild, 0,
/*4477*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4480*/            OPC_MoveChild, 0,
/*4482*/            OPC_CheckSame, 0,
/*4484*/            OPC_MoveParent,
/*4485*/            OPC_MoveChild, 1,
/*4487*/            OPC_CheckInteger, 8, 
/*4489*/            OPC_CheckType, MVT::i32,
/*4491*/            OPC_MoveParent,
/*4492*/            OPC_MoveParent,
/*4493*/            OPC_MoveParent,
/*4494*/            OPC_CheckType, MVT::i32,
/*4496*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4498*/            OPC_EmitInteger, MVT::i32, 14, 
/*4501*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4504*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32))), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4514*/          0, /*End of Scope*/
/*4515*/        /*Scope*/ 95|128,1/*223*/, /*->4740*/
/*4517*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4522*/          OPC_MoveChild, 0,
/*4524*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4527*/          OPC_RecordChild0, // #0 = $Rm
/*4528*/          OPC_MoveChild, 1,
/*4530*/          OPC_CheckInteger, 8, 
/*4532*/          OPC_CheckType, MVT::i32,
/*4534*/          OPC_MoveParent,
/*4535*/          OPC_MoveParent,
/*4536*/          OPC_MoveParent,
/*4537*/          OPC_MoveChild, 1,
/*4539*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*4542*/          OPC_MoveChild, 0,
/*4544*/          OPC_Scope, 96, /*->4642*/ // 2 children in Scope
/*4546*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4550*/            OPC_MoveChild, 0,
/*4552*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4555*/            OPC_MoveChild, 0,
/*4557*/            OPC_CheckSame, 0,
/*4559*/            OPC_MoveParent,
/*4560*/            OPC_MoveChild, 1,
/*4562*/            OPC_CheckInteger, 8, 
/*4564*/            OPC_CheckType, MVT::i32,
/*4566*/            OPC_MoveParent,
/*4567*/            OPC_MoveParent,
/*4568*/            OPC_MoveParent,
/*4569*/            OPC_MoveChild, 1,
/*4571*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4577*/            OPC_MoveChild, 0,
/*4579*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4582*/            OPC_MoveChild, 0,
/*4584*/            OPC_CheckSame, 0,
/*4586*/            OPC_MoveParent,
/*4587*/            OPC_MoveChild, 1,
/*4589*/            OPC_CheckInteger, 8, 
/*4591*/            OPC_CheckType, MVT::i32,
/*4593*/            OPC_MoveParent,
/*4594*/            OPC_MoveParent,
/*4595*/            OPC_MoveParent,
/*4596*/            OPC_MoveParent,
/*4597*/            OPC_MoveParent,
/*4598*/            OPC_MoveChild, 1,
/*4600*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4603*/            OPC_MoveChild, 0,
/*4605*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4608*/            OPC_MoveChild, 0,
/*4610*/            OPC_CheckSame, 0,
/*4612*/            OPC_MoveParent,
/*4613*/            OPC_MoveChild, 1,
/*4615*/            OPC_CheckInteger, 8, 
/*4617*/            OPC_CheckType, MVT::i32,
/*4619*/            OPC_MoveParent,
/*4620*/            OPC_MoveParent,
/*4621*/            OPC_MoveParent,
/*4622*/            OPC_CheckType, MVT::i32,
/*4624*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4626*/            OPC_EmitInteger, MVT::i32, 14, 
/*4629*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4632*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4642*/          /*Scope*/ 96, /*->4739*/
/*4643*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4649*/            OPC_MoveChild, 0,
/*4651*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4654*/            OPC_MoveChild, 0,
/*4656*/            OPC_CheckSame, 0,
/*4658*/            OPC_MoveParent,
/*4659*/            OPC_MoveChild, 1,
/*4661*/            OPC_CheckInteger, 8, 
/*4663*/            OPC_CheckType, MVT::i32,
/*4665*/            OPC_MoveParent,
/*4666*/            OPC_MoveParent,
/*4667*/            OPC_MoveParent,
/*4668*/            OPC_MoveChild, 1,
/*4670*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4674*/            OPC_MoveChild, 0,
/*4676*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4679*/            OPC_MoveChild, 0,
/*4681*/            OPC_CheckSame, 0,
/*4683*/            OPC_MoveParent,
/*4684*/            OPC_MoveChild, 1,
/*4686*/            OPC_CheckInteger, 8, 
/*4688*/            OPC_CheckType, MVT::i32,
/*4690*/            OPC_MoveParent,
/*4691*/            OPC_MoveParent,
/*4692*/            OPC_MoveParent,
/*4693*/            OPC_MoveParent,
/*4694*/            OPC_MoveParent,
/*4695*/            OPC_MoveChild, 1,
/*4697*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4700*/            OPC_MoveChild, 0,
/*4702*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4705*/            OPC_MoveChild, 0,
/*4707*/            OPC_CheckSame, 0,
/*4709*/            OPC_MoveParent,
/*4710*/            OPC_MoveChild, 1,
/*4712*/            OPC_CheckInteger, 8, 
/*4714*/            OPC_CheckType, MVT::i32,
/*4716*/            OPC_MoveParent,
/*4717*/            OPC_MoveParent,
/*4718*/            OPC_MoveParent,
/*4719*/            OPC_CheckType, MVT::i32,
/*4721*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4723*/            OPC_EmitInteger, MVT::i32, 14, 
/*4726*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4729*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32))), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4739*/          0, /*End of Scope*/
/*4740*/        /*Scope*/ 96|128,1/*224*/, /*->4966*/
/*4742*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4746*/          OPC_MoveChild, 0,
/*4748*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4751*/          OPC_RecordChild0, // #0 = $Rm
/*4752*/          OPC_MoveChild, 1,
/*4754*/          OPC_CheckInteger, 8, 
/*4756*/          OPC_CheckType, MVT::i32,
/*4758*/          OPC_MoveParent,
/*4759*/          OPC_MoveParent,
/*4760*/          OPC_MoveParent,
/*4761*/          OPC_MoveChild, 1,
/*4763*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*4766*/          OPC_MoveChild, 0,
/*4768*/          OPC_Scope, 97, /*->4867*/ // 2 children in Scope
/*4770*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4775*/            OPC_MoveChild, 0,
/*4777*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4780*/            OPC_MoveChild, 0,
/*4782*/            OPC_CheckSame, 0,
/*4784*/            OPC_MoveParent,
/*4785*/            OPC_MoveChild, 1,
/*4787*/            OPC_CheckInteger, 8, 
/*4789*/            OPC_CheckType, MVT::i32,
/*4791*/            OPC_MoveParent,
/*4792*/            OPC_MoveParent,
/*4793*/            OPC_MoveParent,
/*4794*/            OPC_MoveChild, 1,
/*4796*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4802*/            OPC_MoveChild, 0,
/*4804*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4807*/            OPC_MoveChild, 0,
/*4809*/            OPC_CheckSame, 0,
/*4811*/            OPC_MoveParent,
/*4812*/            OPC_MoveChild, 1,
/*4814*/            OPC_CheckInteger, 8, 
/*4816*/            OPC_CheckType, MVT::i32,
/*4818*/            OPC_MoveParent,
/*4819*/            OPC_MoveParent,
/*4820*/            OPC_MoveParent,
/*4821*/            OPC_MoveParent,
/*4822*/            OPC_MoveParent,
/*4823*/            OPC_MoveChild, 1,
/*4825*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4828*/            OPC_MoveChild, 0,
/*4830*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4833*/            OPC_MoveChild, 0,
/*4835*/            OPC_CheckSame, 0,
/*4837*/            OPC_MoveParent,
/*4838*/            OPC_MoveChild, 1,
/*4840*/            OPC_CheckInteger, 8, 
/*4842*/            OPC_CheckType, MVT::i32,
/*4844*/            OPC_MoveParent,
/*4845*/            OPC_MoveParent,
/*4846*/            OPC_MoveParent,
/*4847*/            OPC_CheckType, MVT::i32,
/*4849*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4851*/            OPC_EmitInteger, MVT::i32, 14, 
/*4854*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4857*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4867*/          /*Scope*/ 97, /*->4965*/
/*4868*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4874*/            OPC_MoveChild, 0,
/*4876*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4879*/            OPC_MoveChild, 0,
/*4881*/            OPC_CheckSame, 0,
/*4883*/            OPC_MoveParent,
/*4884*/            OPC_MoveChild, 1,
/*4886*/            OPC_CheckInteger, 8, 
/*4888*/            OPC_CheckType, MVT::i32,
/*4890*/            OPC_MoveParent,
/*4891*/            OPC_MoveParent,
/*4892*/            OPC_MoveParent,
/*4893*/            OPC_MoveChild, 1,
/*4895*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4900*/            OPC_MoveChild, 0,
/*4902*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4905*/            OPC_MoveChild, 0,
/*4907*/            OPC_CheckSame, 0,
/*4909*/            OPC_MoveParent,
/*4910*/            OPC_MoveChild, 1,
/*4912*/            OPC_CheckInteger, 8, 
/*4914*/            OPC_CheckType, MVT::i32,
/*4916*/            OPC_MoveParent,
/*4917*/            OPC_MoveParent,
/*4918*/            OPC_MoveParent,
/*4919*/            OPC_MoveParent,
/*4920*/            OPC_MoveParent,
/*4921*/            OPC_MoveChild, 1,
/*4923*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4926*/            OPC_MoveChild, 0,
/*4928*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4931*/            OPC_MoveChild, 0,
/*4933*/            OPC_CheckSame, 0,
/*4935*/            OPC_MoveParent,
/*4936*/            OPC_MoveChild, 1,
/*4938*/            OPC_CheckInteger, 8, 
/*4940*/            OPC_CheckType, MVT::i32,
/*4942*/            OPC_MoveParent,
/*4943*/            OPC_MoveParent,
/*4944*/            OPC_MoveParent,
/*4945*/            OPC_CheckType, MVT::i32,
/*4947*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4949*/            OPC_EmitInteger, MVT::i32, 14, 
/*4952*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4955*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32))), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4965*/          0, /*End of Scope*/
/*4966*/        0, /*End of Scope*/
/*4967*/      /*Scope*/ 100|128,7/*996*/, /*->5965*/
/*4969*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*4972*/        OPC_MoveChild, 0,
/*4974*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4977*/        OPC_RecordChild0, // #0 = $Rm
/*4978*/        OPC_MoveChild, 1,
/*4980*/        OPC_CheckInteger, 8, 
/*4982*/        OPC_CheckType, MVT::i32,
/*4984*/        OPC_MoveParent,
/*4985*/        OPC_MoveParent,
/*4986*/        OPC_MoveParent,
/*4987*/        OPC_MoveChild, 1,
/*4989*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*4992*/        OPC_MoveChild, 0,
/*4994*/        OPC_Scope, 118|128,3/*502*/, /*->5499*/ // 4 children in Scope
/*4997*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*5000*/          OPC_MoveChild, 0,
/*5002*/          OPC_Scope, 98, /*->5102*/ // 5 children in Scope
/*5004*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5009*/            OPC_MoveChild, 0,
/*5011*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5014*/            OPC_MoveChild, 0,
/*5016*/            OPC_CheckSame, 0,
/*5018*/            OPC_MoveParent,
/*5019*/            OPC_MoveChild, 1,
/*5021*/            OPC_CheckInteger, 8, 
/*5023*/            OPC_CheckType, MVT::i32,
/*5025*/            OPC_MoveParent,
/*5026*/            OPC_MoveParent,
/*5027*/            OPC_MoveParent,
/*5028*/            OPC_MoveChild, 1,
/*5030*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5034*/            OPC_MoveChild, 0,
/*5036*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5039*/            OPC_MoveChild, 0,
/*5041*/            OPC_CheckSame, 0,
/*5043*/            OPC_MoveParent,
/*5044*/            OPC_MoveChild, 1,
/*5046*/            OPC_CheckInteger, 8, 
/*5048*/            OPC_CheckType, MVT::i32,
/*5050*/            OPC_MoveParent,
/*5051*/            OPC_MoveParent,
/*5052*/            OPC_MoveParent,
/*5053*/            OPC_MoveParent,
/*5054*/            OPC_MoveChild, 1,
/*5056*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5062*/            OPC_MoveChild, 0,
/*5064*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5067*/            OPC_MoveChild, 0,
/*5069*/            OPC_CheckSame, 0,
/*5071*/            OPC_MoveParent,
/*5072*/            OPC_MoveChild, 1,
/*5074*/            OPC_CheckInteger, 8, 
/*5076*/            OPC_CheckType, MVT::i32,
/*5078*/            OPC_MoveParent,
/*5079*/            OPC_MoveParent,
/*5080*/            OPC_MoveParent,
/*5081*/            OPC_MoveParent,
/*5082*/            OPC_CheckType, MVT::i32,
/*5084*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5086*/            OPC_EmitInteger, MVT::i32, 14, 
/*5089*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5092*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5102*/          /*Scope*/ 98, /*->5201*/
/*5103*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5107*/            OPC_MoveChild, 0,
/*5109*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5112*/            OPC_MoveChild, 0,
/*5114*/            OPC_CheckSame, 0,
/*5116*/            OPC_MoveParent,
/*5117*/            OPC_MoveChild, 1,
/*5119*/            OPC_CheckInteger, 8, 
/*5121*/            OPC_CheckType, MVT::i32,
/*5123*/            OPC_MoveParent,
/*5124*/            OPC_MoveParent,
/*5125*/            OPC_MoveParent,
/*5126*/            OPC_MoveChild, 1,
/*5128*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5134*/            OPC_MoveChild, 0,
/*5136*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5139*/            OPC_MoveChild, 0,
/*5141*/            OPC_CheckSame, 0,
/*5143*/            OPC_MoveParent,
/*5144*/            OPC_MoveChild, 1,
/*5146*/            OPC_CheckInteger, 8, 
/*5148*/            OPC_CheckType, MVT::i32,
/*5150*/            OPC_MoveParent,
/*5151*/            OPC_MoveParent,
/*5152*/            OPC_MoveParent,
/*5153*/            OPC_MoveParent,
/*5154*/            OPC_MoveChild, 1,
/*5156*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5161*/            OPC_MoveChild, 0,
/*5163*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5166*/            OPC_MoveChild, 0,
/*5168*/            OPC_CheckSame, 0,
/*5170*/            OPC_MoveParent,
/*5171*/            OPC_MoveChild, 1,
/*5173*/            OPC_CheckInteger, 8, 
/*5175*/            OPC_CheckType, MVT::i32,
/*5177*/            OPC_MoveParent,
/*5178*/            OPC_MoveParent,
/*5179*/            OPC_MoveParent,
/*5180*/            OPC_MoveParent,
/*5181*/            OPC_CheckType, MVT::i32,
/*5183*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5185*/            OPC_EmitInteger, MVT::i32, 14, 
/*5188*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5191*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5201*/          /*Scope*/ 98, /*->5300*/
/*5202*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5208*/            OPC_MoveChild, 0,
/*5210*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5213*/            OPC_MoveChild, 0,
/*5215*/            OPC_CheckSame, 0,
/*5217*/            OPC_MoveParent,
/*5218*/            OPC_MoveChild, 1,
/*5220*/            OPC_CheckInteger, 8, 
/*5222*/            OPC_CheckType, MVT::i32,
/*5224*/            OPC_MoveParent,
/*5225*/            OPC_MoveParent,
/*5226*/            OPC_MoveParent,
/*5227*/            OPC_MoveChild, 1,
/*5229*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5233*/            OPC_MoveChild, 0,
/*5235*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5238*/            OPC_MoveChild, 0,
/*5240*/            OPC_CheckSame, 0,
/*5242*/            OPC_MoveParent,
/*5243*/            OPC_MoveChild, 1,
/*5245*/            OPC_CheckInteger, 8, 
/*5247*/            OPC_CheckType, MVT::i32,
/*5249*/            OPC_MoveParent,
/*5250*/            OPC_MoveParent,
/*5251*/            OPC_MoveParent,
/*5252*/            OPC_MoveParent,
/*5253*/            OPC_MoveChild, 1,
/*5255*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5260*/            OPC_MoveChild, 0,
/*5262*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5265*/            OPC_MoveChild, 0,
/*5267*/            OPC_CheckSame, 0,
/*5269*/            OPC_MoveParent,
/*5270*/            OPC_MoveChild, 1,
/*5272*/            OPC_CheckInteger, 8, 
/*5274*/            OPC_CheckType, MVT::i32,
/*5276*/            OPC_MoveParent,
/*5277*/            OPC_MoveParent,
/*5278*/            OPC_MoveParent,
/*5279*/            OPC_MoveParent,
/*5280*/            OPC_CheckType, MVT::i32,
/*5282*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5284*/            OPC_EmitInteger, MVT::i32, 14, 
/*5287*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5290*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5300*/          /*Scope*/ 98, /*->5399*/
/*5301*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5306*/            OPC_MoveChild, 0,
/*5308*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5311*/            OPC_MoveChild, 0,
/*5313*/            OPC_CheckSame, 0,
/*5315*/            OPC_MoveParent,
/*5316*/            OPC_MoveChild, 1,
/*5318*/            OPC_CheckInteger, 8, 
/*5320*/            OPC_CheckType, MVT::i32,
/*5322*/            OPC_MoveParent,
/*5323*/            OPC_MoveParent,
/*5324*/            OPC_MoveParent,
/*5325*/            OPC_MoveChild, 1,
/*5327*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5333*/            OPC_MoveChild, 0,
/*5335*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5338*/            OPC_MoveChild, 0,
/*5340*/            OPC_CheckSame, 0,
/*5342*/            OPC_MoveParent,
/*5343*/            OPC_MoveChild, 1,
/*5345*/            OPC_CheckInteger, 8, 
/*5347*/            OPC_CheckType, MVT::i32,
/*5349*/            OPC_MoveParent,
/*5350*/            OPC_MoveParent,
/*5351*/            OPC_MoveParent,
/*5352*/            OPC_MoveParent,
/*5353*/            OPC_MoveChild, 1,
/*5355*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5359*/            OPC_MoveChild, 0,
/*5361*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5364*/            OPC_MoveChild, 0,
/*5366*/            OPC_CheckSame, 0,
/*5368*/            OPC_MoveParent,
/*5369*/            OPC_MoveChild, 1,
/*5371*/            OPC_CheckInteger, 8, 
/*5373*/            OPC_CheckType, MVT::i32,
/*5375*/            OPC_MoveParent,
/*5376*/            OPC_MoveParent,
/*5377*/            OPC_MoveParent,
/*5378*/            OPC_MoveParent,
/*5379*/            OPC_CheckType, MVT::i32,
/*5381*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5383*/            OPC_EmitInteger, MVT::i32, 14, 
/*5386*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5389*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5399*/          /*Scope*/ 98, /*->5498*/
/*5400*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5406*/            OPC_MoveChild, 0,
/*5408*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5411*/            OPC_MoveChild, 0,
/*5413*/            OPC_CheckSame, 0,
/*5415*/            OPC_MoveParent,
/*5416*/            OPC_MoveChild, 1,
/*5418*/            OPC_CheckInteger, 8, 
/*5420*/            OPC_CheckType, MVT::i32,
/*5422*/            OPC_MoveParent,
/*5423*/            OPC_MoveParent,
/*5424*/            OPC_MoveParent,
/*5425*/            OPC_MoveChild, 1,
/*5427*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5432*/            OPC_MoveChild, 0,
/*5434*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5437*/            OPC_MoveChild, 0,
/*5439*/            OPC_CheckSame, 0,
/*5441*/            OPC_MoveParent,
/*5442*/            OPC_MoveChild, 1,
/*5444*/            OPC_CheckInteger, 8, 
/*5446*/            OPC_CheckType, MVT::i32,
/*5448*/            OPC_MoveParent,
/*5449*/            OPC_MoveParent,
/*5450*/            OPC_MoveParent,
/*5451*/            OPC_MoveParent,
/*5452*/            OPC_MoveChild, 1,
/*5454*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5458*/            OPC_MoveChild, 0,
/*5460*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5463*/            OPC_MoveChild, 0,
/*5465*/            OPC_CheckSame, 0,
/*5467*/            OPC_MoveParent,
/*5468*/            OPC_MoveChild, 1,
/*5470*/            OPC_CheckInteger, 8, 
/*5472*/            OPC_CheckType, MVT::i32,
/*5474*/            OPC_MoveParent,
/*5475*/            OPC_MoveParent,
/*5476*/            OPC_MoveParent,
/*5477*/            OPC_MoveParent,
/*5478*/            OPC_CheckType, MVT::i32,
/*5480*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5482*/            OPC_EmitInteger, MVT::i32, 14, 
/*5485*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5488*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5498*/          0, /*End of Scope*/
/*5499*/        /*Scope*/ 50|128,1/*178*/, /*->5679*/
/*5501*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5507*/          OPC_MoveChild, 0,
/*5509*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5512*/          OPC_MoveChild, 0,
/*5514*/          OPC_CheckSame, 0,
/*5516*/          OPC_MoveParent,
/*5517*/          OPC_MoveChild, 1,
/*5519*/          OPC_CheckInteger, 8, 
/*5521*/          OPC_CheckType, MVT::i32,
/*5523*/          OPC_MoveParent,
/*5524*/          OPC_MoveParent,
/*5525*/          OPC_MoveParent,
/*5526*/          OPC_MoveChild, 1,
/*5528*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*5531*/          OPC_MoveChild, 0,
/*5533*/          OPC_Scope, 71, /*->5606*/ // 2 children in Scope
/*5535*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5539*/            OPC_MoveChild, 0,
/*5541*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5544*/            OPC_MoveChild, 0,
/*5546*/            OPC_CheckSame, 0,
/*5548*/            OPC_MoveParent,
/*5549*/            OPC_MoveChild, 1,
/*5551*/            OPC_CheckInteger, 8, 
/*5553*/            OPC_CheckType, MVT::i32,
/*5555*/            OPC_MoveParent,
/*5556*/            OPC_MoveParent,
/*5557*/            OPC_MoveParent,
/*5558*/            OPC_MoveChild, 1,
/*5560*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5565*/            OPC_MoveChild, 0,
/*5567*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5570*/            OPC_MoveChild, 0,
/*5572*/            OPC_CheckSame, 0,
/*5574*/            OPC_MoveParent,
/*5575*/            OPC_MoveChild, 1,
/*5577*/            OPC_CheckInteger, 8, 
/*5579*/            OPC_CheckType, MVT::i32,
/*5581*/            OPC_MoveParent,
/*5582*/            OPC_MoveParent,
/*5583*/            OPC_MoveParent,
/*5584*/            OPC_MoveParent,
/*5585*/            OPC_MoveParent,
/*5586*/            OPC_CheckType, MVT::i32,
/*5588*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5590*/            OPC_EmitInteger, MVT::i32, 14, 
/*5593*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5596*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32)))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5606*/          /*Scope*/ 71, /*->5678*/
/*5607*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5612*/            OPC_MoveChild, 0,
/*5614*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5617*/            OPC_MoveChild, 0,
/*5619*/            OPC_CheckSame, 0,
/*5621*/            OPC_MoveParent,
/*5622*/            OPC_MoveChild, 1,
/*5624*/            OPC_CheckInteger, 8, 
/*5626*/            OPC_CheckType, MVT::i32,
/*5628*/            OPC_MoveParent,
/*5629*/            OPC_MoveParent,
/*5630*/            OPC_MoveParent,
/*5631*/            OPC_MoveChild, 1,
/*5633*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5637*/            OPC_MoveChild, 0,
/*5639*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5642*/            OPC_MoveChild, 0,
/*5644*/            OPC_CheckSame, 0,
/*5646*/            OPC_MoveParent,
/*5647*/            OPC_MoveChild, 1,
/*5649*/            OPC_CheckInteger, 8, 
/*5651*/            OPC_CheckType, MVT::i32,
/*5653*/            OPC_MoveParent,
/*5654*/            OPC_MoveParent,
/*5655*/            OPC_MoveParent,
/*5656*/            OPC_MoveParent,
/*5657*/            OPC_MoveParent,
/*5658*/            OPC_CheckType, MVT::i32,
/*5660*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5662*/            OPC_EmitInteger, MVT::i32, 14, 
/*5665*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5668*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5678*/          0, /*End of Scope*/
/*5679*/        /*Scope*/ 51|128,1/*179*/, /*->5860*/
/*5681*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5686*/          OPC_MoveChild, 0,
/*5688*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5691*/          OPC_MoveChild, 0,
/*5693*/          OPC_CheckSame, 0,
/*5695*/          OPC_MoveParent,
/*5696*/          OPC_MoveChild, 1,
/*5698*/          OPC_CheckInteger, 8, 
/*5700*/          OPC_CheckType, MVT::i32,
/*5702*/          OPC_MoveParent,
/*5703*/          OPC_MoveParent,
/*5704*/          OPC_MoveParent,
/*5705*/          OPC_MoveChild, 1,
/*5707*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*5710*/          OPC_MoveChild, 0,
/*5712*/          OPC_Scope, 72, /*->5786*/ // 2 children in Scope
/*5714*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5718*/            OPC_MoveChild, 0,
/*5720*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5723*/            OPC_MoveChild, 0,
/*5725*/            OPC_CheckSame, 0,
/*5727*/            OPC_MoveParent,
/*5728*/            OPC_MoveChild, 1,
/*5730*/            OPC_CheckInteger, 8, 
/*5732*/            OPC_CheckType, MVT::i32,
/*5734*/            OPC_MoveParent,
/*5735*/            OPC_MoveParent,
/*5736*/            OPC_MoveParent,
/*5737*/            OPC_MoveChild, 1,
/*5739*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5745*/            OPC_MoveChild, 0,
/*5747*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5750*/            OPC_MoveChild, 0,
/*5752*/            OPC_CheckSame, 0,
/*5754*/            OPC_MoveParent,
/*5755*/            OPC_MoveChild, 1,
/*5757*/            OPC_CheckInteger, 8, 
/*5759*/            OPC_CheckType, MVT::i32,
/*5761*/            OPC_MoveParent,
/*5762*/            OPC_MoveParent,
/*5763*/            OPC_MoveParent,
/*5764*/            OPC_MoveParent,
/*5765*/            OPC_MoveParent,
/*5766*/            OPC_CheckType, MVT::i32,
/*5768*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5770*/            OPC_EmitInteger, MVT::i32, 14, 
/*5773*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5776*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5786*/          /*Scope*/ 72, /*->5859*/
/*5787*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5793*/            OPC_MoveChild, 0,
/*5795*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5798*/            OPC_MoveChild, 0,
/*5800*/            OPC_CheckSame, 0,
/*5802*/            OPC_MoveParent,
/*5803*/            OPC_MoveChild, 1,
/*5805*/            OPC_CheckInteger, 8, 
/*5807*/            OPC_CheckType, MVT::i32,
/*5809*/            OPC_MoveParent,
/*5810*/            OPC_MoveParent,
/*5811*/            OPC_MoveParent,
/*5812*/            OPC_MoveChild, 1,
/*5814*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5818*/            OPC_MoveChild, 0,
/*5820*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5823*/            OPC_MoveChild, 0,
/*5825*/            OPC_CheckSame, 0,
/*5827*/            OPC_MoveParent,
/*5828*/            OPC_MoveChild, 1,
/*5830*/            OPC_CheckInteger, 8, 
/*5832*/            OPC_CheckType, MVT::i32,
/*5834*/            OPC_MoveParent,
/*5835*/            OPC_MoveParent,
/*5836*/            OPC_MoveParent,
/*5837*/            OPC_MoveParent,
/*5838*/            OPC_MoveParent,
/*5839*/            OPC_CheckType, MVT::i32,
/*5841*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5843*/            OPC_EmitInteger, MVT::i32, 14, 
/*5846*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5849*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5859*/          0, /*End of Scope*/
/*5860*/        /*Scope*/ 103, /*->5964*/
/*5861*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5865*/          OPC_MoveChild, 0,
/*5867*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5870*/          OPC_MoveChild, 0,
/*5872*/          OPC_CheckSame, 0,
/*5874*/          OPC_MoveParent,
/*5875*/          OPC_MoveChild, 1,
/*5877*/          OPC_CheckInteger, 8, 
/*5879*/          OPC_CheckType, MVT::i32,
/*5881*/          OPC_MoveParent,
/*5882*/          OPC_MoveParent,
/*5883*/          OPC_MoveParent,
/*5884*/          OPC_MoveChild, 1,
/*5886*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*5889*/          OPC_MoveChild, 0,
/*5891*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5897*/          OPC_MoveChild, 0,
/*5899*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5902*/          OPC_MoveChild, 0,
/*5904*/          OPC_CheckSame, 0,
/*5906*/          OPC_MoveParent,
/*5907*/          OPC_MoveChild, 1,
/*5909*/          OPC_CheckInteger, 8, 
/*5911*/          OPC_CheckType, MVT::i32,
/*5913*/          OPC_MoveParent,
/*5914*/          OPC_MoveParent,
/*5915*/          OPC_MoveParent,
/*5916*/          OPC_MoveChild, 1,
/*5918*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5923*/          OPC_MoveChild, 0,
/*5925*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5928*/          OPC_MoveChild, 0,
/*5930*/          OPC_CheckSame, 0,
/*5932*/          OPC_MoveParent,
/*5933*/          OPC_MoveChild, 1,
/*5935*/          OPC_CheckInteger, 8, 
/*5937*/          OPC_CheckType, MVT::i32,
/*5939*/          OPC_MoveParent,
/*5940*/          OPC_MoveParent,
/*5941*/          OPC_MoveParent,
/*5942*/          OPC_MoveParent,
/*5943*/          OPC_MoveParent,
/*5944*/          OPC_CheckType, MVT::i32,
/*5946*/          OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5948*/          OPC_EmitInteger, MVT::i32, 14, 
/*5951*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5954*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32)))) - Complexity = 73
                  // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5964*/        0, /*End of Scope*/
/*5965*/      /*Scope*/ 125|128,10/*1405*/, /*->7372*/
/*5967*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*5970*/        OPC_MoveChild, 0,
/*5972*/        OPC_Scope, 81|128,5/*721*/, /*->6696*/ // 4 children in Scope
/*5975*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*5978*/          OPC_MoveChild, 0,
/*5980*/          OPC_Scope, 118, /*->6100*/ // 6 children in Scope
/*5982*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5986*/            OPC_MoveChild, 0,
/*5988*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5991*/            OPC_RecordChild0, // #0 = $Rm
/*5992*/            OPC_MoveChild, 1,
/*5994*/            OPC_CheckInteger, 8, 
/*5996*/            OPC_CheckType, MVT::i32,
/*5998*/            OPC_MoveParent,
/*5999*/            OPC_MoveParent,
/*6000*/            OPC_MoveParent,
/*6001*/            OPC_MoveChild, 1,
/*6003*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6008*/            OPC_MoveChild, 0,
/*6010*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6013*/            OPC_MoveChild, 0,
/*6015*/            OPC_CheckSame, 0,
/*6017*/            OPC_MoveParent,
/*6018*/            OPC_MoveChild, 1,
/*6020*/            OPC_CheckInteger, 8, 
/*6022*/            OPC_CheckType, MVT::i32,
/*6024*/            OPC_MoveParent,
/*6025*/            OPC_MoveParent,
/*6026*/            OPC_MoveParent,
/*6027*/            OPC_MoveParent,
/*6028*/            OPC_MoveChild, 1,
/*6030*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6036*/            OPC_MoveChild, 0,
/*6038*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6041*/            OPC_MoveChild, 0,
/*6043*/            OPC_CheckSame, 0,
/*6045*/            OPC_MoveParent,
/*6046*/            OPC_MoveChild, 1,
/*6048*/            OPC_CheckInteger, 8, 
/*6050*/            OPC_CheckType, MVT::i32,
/*6052*/            OPC_MoveParent,
/*6053*/            OPC_MoveParent,
/*6054*/            OPC_MoveParent,
/*6055*/            OPC_MoveParent,
/*6056*/            OPC_MoveChild, 1,
/*6058*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6061*/            OPC_MoveChild, 0,
/*6063*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6066*/            OPC_MoveChild, 0,
/*6068*/            OPC_CheckSame, 0,
/*6070*/            OPC_MoveParent,
/*6071*/            OPC_MoveChild, 1,
/*6073*/            OPC_CheckInteger, 8, 
/*6075*/            OPC_CheckType, MVT::i32,
/*6077*/            OPC_MoveParent,
/*6078*/            OPC_MoveParent,
/*6079*/            OPC_MoveParent,
/*6080*/            OPC_CheckType, MVT::i32,
/*6082*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6084*/            OPC_EmitInteger, MVT::i32, 14, 
/*6087*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6090*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6100*/          /*Scope*/ 118, /*->6219*/
/*6101*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6106*/            OPC_MoveChild, 0,
/*6108*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6111*/            OPC_RecordChild0, // #0 = $Rm
/*6112*/            OPC_MoveChild, 1,
/*6114*/            OPC_CheckInteger, 8, 
/*6116*/            OPC_CheckType, MVT::i32,
/*6118*/            OPC_MoveParent,
/*6119*/            OPC_MoveParent,
/*6120*/            OPC_MoveParent,
/*6121*/            OPC_MoveChild, 1,
/*6123*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6127*/            OPC_MoveChild, 0,
/*6129*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6132*/            OPC_MoveChild, 0,
/*6134*/            OPC_CheckSame, 0,
/*6136*/            OPC_MoveParent,
/*6137*/            OPC_MoveChild, 1,
/*6139*/            OPC_CheckInteger, 8, 
/*6141*/            OPC_CheckType, MVT::i32,
/*6143*/            OPC_MoveParent,
/*6144*/            OPC_MoveParent,
/*6145*/            OPC_MoveParent,
/*6146*/            OPC_MoveParent,
/*6147*/            OPC_MoveChild, 1,
/*6149*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6155*/            OPC_MoveChild, 0,
/*6157*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6160*/            OPC_MoveChild, 0,
/*6162*/            OPC_CheckSame, 0,
/*6164*/            OPC_MoveParent,
/*6165*/            OPC_MoveChild, 1,
/*6167*/            OPC_CheckInteger, 8, 
/*6169*/            OPC_CheckType, MVT::i32,
/*6171*/            OPC_MoveParent,
/*6172*/            OPC_MoveParent,
/*6173*/            OPC_MoveParent,
/*6174*/            OPC_MoveParent,
/*6175*/            OPC_MoveChild, 1,
/*6177*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6180*/            OPC_MoveChild, 0,
/*6182*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6185*/            OPC_MoveChild, 0,
/*6187*/            OPC_CheckSame, 0,
/*6189*/            OPC_MoveParent,
/*6190*/            OPC_MoveChild, 1,
/*6192*/            OPC_CheckInteger, 8, 
/*6194*/            OPC_CheckType, MVT::i32,
/*6196*/            OPC_MoveParent,
/*6197*/            OPC_MoveParent,
/*6198*/            OPC_MoveParent,
/*6199*/            OPC_CheckType, MVT::i32,
/*6201*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6203*/            OPC_EmitInteger, MVT::i32, 14, 
/*6206*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6209*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6219*/          /*Scope*/ 118, /*->6338*/
/*6220*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6224*/            OPC_MoveChild, 0,
/*6226*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6229*/            OPC_RecordChild0, // #0 = $Rm
/*6230*/            OPC_MoveChild, 1,
/*6232*/            OPC_CheckInteger, 8, 
/*6234*/            OPC_CheckType, MVT::i32,
/*6236*/            OPC_MoveParent,
/*6237*/            OPC_MoveParent,
/*6238*/            OPC_MoveParent,
/*6239*/            OPC_MoveChild, 1,
/*6241*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6247*/            OPC_MoveChild, 0,
/*6249*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6252*/            OPC_MoveChild, 0,
/*6254*/            OPC_CheckSame, 0,
/*6256*/            OPC_MoveParent,
/*6257*/            OPC_MoveChild, 1,
/*6259*/            OPC_CheckInteger, 8, 
/*6261*/            OPC_CheckType, MVT::i32,
/*6263*/            OPC_MoveParent,
/*6264*/            OPC_MoveParent,
/*6265*/            OPC_MoveParent,
/*6266*/            OPC_MoveParent,
/*6267*/            OPC_MoveChild, 1,
/*6269*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6274*/            OPC_MoveChild, 0,
/*6276*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6279*/            OPC_MoveChild, 0,
/*6281*/            OPC_CheckSame, 0,
/*6283*/            OPC_MoveParent,
/*6284*/            OPC_MoveChild, 1,
/*6286*/            OPC_CheckInteger, 8, 
/*6288*/            OPC_CheckType, MVT::i32,
/*6290*/            OPC_MoveParent,
/*6291*/            OPC_MoveParent,
/*6292*/            OPC_MoveParent,
/*6293*/            OPC_MoveParent,
/*6294*/            OPC_MoveChild, 1,
/*6296*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6299*/            OPC_MoveChild, 0,
/*6301*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6304*/            OPC_MoveChild, 0,
/*6306*/            OPC_CheckSame, 0,
/*6308*/            OPC_MoveParent,
/*6309*/            OPC_MoveChild, 1,
/*6311*/            OPC_CheckInteger, 8, 
/*6313*/            OPC_CheckType, MVT::i32,
/*6315*/            OPC_MoveParent,
/*6316*/            OPC_MoveParent,
/*6317*/            OPC_MoveParent,
/*6318*/            OPC_CheckType, MVT::i32,
/*6320*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6322*/            OPC_EmitInteger, MVT::i32, 14, 
/*6325*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6328*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6338*/          /*Scope*/ 118, /*->6457*/
/*6339*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6345*/            OPC_MoveChild, 0,
/*6347*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6350*/            OPC_RecordChild0, // #0 = $Rm
/*6351*/            OPC_MoveChild, 1,
/*6353*/            OPC_CheckInteger, 8, 
/*6355*/            OPC_CheckType, MVT::i32,
/*6357*/            OPC_MoveParent,
/*6358*/            OPC_MoveParent,
/*6359*/            OPC_MoveParent,
/*6360*/            OPC_MoveChild, 1,
/*6362*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6366*/            OPC_MoveChild, 0,
/*6368*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6371*/            OPC_MoveChild, 0,
/*6373*/            OPC_CheckSame, 0,
/*6375*/            OPC_MoveParent,
/*6376*/            OPC_MoveChild, 1,
/*6378*/            OPC_CheckInteger, 8, 
/*6380*/            OPC_CheckType, MVT::i32,
/*6382*/            OPC_MoveParent,
/*6383*/            OPC_MoveParent,
/*6384*/            OPC_MoveParent,
/*6385*/            OPC_MoveParent,
/*6386*/            OPC_MoveChild, 1,
/*6388*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6393*/            OPC_MoveChild, 0,
/*6395*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6398*/            OPC_MoveChild, 0,
/*6400*/            OPC_CheckSame, 0,
/*6402*/            OPC_MoveParent,
/*6403*/            OPC_MoveChild, 1,
/*6405*/            OPC_CheckInteger, 8, 
/*6407*/            OPC_CheckType, MVT::i32,
/*6409*/            OPC_MoveParent,
/*6410*/            OPC_MoveParent,
/*6411*/            OPC_MoveParent,
/*6412*/            OPC_MoveParent,
/*6413*/            OPC_MoveChild, 1,
/*6415*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6418*/            OPC_MoveChild, 0,
/*6420*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6423*/            OPC_MoveChild, 0,
/*6425*/            OPC_CheckSame, 0,
/*6427*/            OPC_MoveParent,
/*6428*/            OPC_MoveChild, 1,
/*6430*/            OPC_CheckInteger, 8, 
/*6432*/            OPC_CheckType, MVT::i32,
/*6434*/            OPC_MoveParent,
/*6435*/            OPC_MoveParent,
/*6436*/            OPC_MoveParent,
/*6437*/            OPC_CheckType, MVT::i32,
/*6439*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6441*/            OPC_EmitInteger, MVT::i32, 14, 
/*6444*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6447*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6457*/          /*Scope*/ 118, /*->6576*/
/*6458*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6463*/            OPC_MoveChild, 0,
/*6465*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6468*/            OPC_RecordChild0, // #0 = $Rm
/*6469*/            OPC_MoveChild, 1,
/*6471*/            OPC_CheckInteger, 8, 
/*6473*/            OPC_CheckType, MVT::i32,
/*6475*/            OPC_MoveParent,
/*6476*/            OPC_MoveParent,
/*6477*/            OPC_MoveParent,
/*6478*/            OPC_MoveChild, 1,
/*6480*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6486*/            OPC_MoveChild, 0,
/*6488*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6491*/            OPC_MoveChild, 0,
/*6493*/            OPC_CheckSame, 0,
/*6495*/            OPC_MoveParent,
/*6496*/            OPC_MoveChild, 1,
/*6498*/            OPC_CheckInteger, 8, 
/*6500*/            OPC_CheckType, MVT::i32,
/*6502*/            OPC_MoveParent,
/*6503*/            OPC_MoveParent,
/*6504*/            OPC_MoveParent,
/*6505*/            OPC_MoveParent,
/*6506*/            OPC_MoveChild, 1,
/*6508*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6512*/            OPC_MoveChild, 0,
/*6514*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6517*/            OPC_MoveChild, 0,
/*6519*/            OPC_CheckSame, 0,
/*6521*/            OPC_MoveParent,
/*6522*/            OPC_MoveChild, 1,
/*6524*/            OPC_CheckInteger, 8, 
/*6526*/            OPC_CheckType, MVT::i32,
/*6528*/            OPC_MoveParent,
/*6529*/            OPC_MoveParent,
/*6530*/            OPC_MoveParent,
/*6531*/            OPC_MoveParent,
/*6532*/            OPC_MoveChild, 1,
/*6534*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6537*/            OPC_MoveChild, 0,
/*6539*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6542*/            OPC_MoveChild, 0,
/*6544*/            OPC_CheckSame, 0,
/*6546*/            OPC_MoveParent,
/*6547*/            OPC_MoveChild, 1,
/*6549*/            OPC_CheckInteger, 8, 
/*6551*/            OPC_CheckType, MVT::i32,
/*6553*/            OPC_MoveParent,
/*6554*/            OPC_MoveParent,
/*6555*/            OPC_MoveParent,
/*6556*/            OPC_CheckType, MVT::i32,
/*6558*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6560*/            OPC_EmitInteger, MVT::i32, 14, 
/*6563*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6566*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6576*/          /*Scope*/ 118, /*->6695*/
/*6577*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6583*/            OPC_MoveChild, 0,
/*6585*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6588*/            OPC_RecordChild0, // #0 = $Rm
/*6589*/            OPC_MoveChild, 1,
/*6591*/            OPC_CheckInteger, 8, 
/*6593*/            OPC_CheckType, MVT::i32,
/*6595*/            OPC_MoveParent,
/*6596*/            OPC_MoveParent,
/*6597*/            OPC_MoveParent,
/*6598*/            OPC_MoveChild, 1,
/*6600*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6605*/            OPC_MoveChild, 0,
/*6607*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6610*/            OPC_MoveChild, 0,
/*6612*/            OPC_CheckSame, 0,
/*6614*/            OPC_MoveParent,
/*6615*/            OPC_MoveChild, 1,
/*6617*/            OPC_CheckInteger, 8, 
/*6619*/            OPC_CheckType, MVT::i32,
/*6621*/            OPC_MoveParent,
/*6622*/            OPC_MoveParent,
/*6623*/            OPC_MoveParent,
/*6624*/            OPC_MoveParent,
/*6625*/            OPC_MoveChild, 1,
/*6627*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6631*/            OPC_MoveChild, 0,
/*6633*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6636*/            OPC_MoveChild, 0,
/*6638*/            OPC_CheckSame, 0,
/*6640*/            OPC_MoveParent,
/*6641*/            OPC_MoveChild, 1,
/*6643*/            OPC_CheckInteger, 8, 
/*6645*/            OPC_CheckType, MVT::i32,
/*6647*/            OPC_MoveParent,
/*6648*/            OPC_MoveParent,
/*6649*/            OPC_MoveParent,
/*6650*/            OPC_MoveParent,
/*6651*/            OPC_MoveChild, 1,
/*6653*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6656*/            OPC_MoveChild, 0,
/*6658*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6661*/            OPC_MoveChild, 0,
/*6663*/            OPC_CheckSame, 0,
/*6665*/            OPC_MoveParent,
/*6666*/            OPC_MoveChild, 1,
/*6668*/            OPC_CheckInteger, 8, 
/*6670*/            OPC_CheckType, MVT::i32,
/*6672*/            OPC_MoveParent,
/*6673*/            OPC_MoveParent,
/*6674*/            OPC_MoveParent,
/*6675*/            OPC_CheckType, MVT::i32,
/*6677*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6679*/            OPC_EmitInteger, MVT::i32, 14, 
/*6682*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6685*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6695*/          0, /*End of Scope*/
/*6696*/        /*Scope*/ 94|128,1/*222*/, /*->6920*/
/*6698*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6704*/          OPC_MoveChild, 0,
/*6706*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6709*/          OPC_RecordChild0, // #0 = $Rm
/*6710*/          OPC_MoveChild, 1,
/*6712*/          OPC_CheckInteger, 8, 
/*6714*/          OPC_CheckType, MVT::i32,
/*6716*/          OPC_MoveParent,
/*6717*/          OPC_MoveParent,
/*6718*/          OPC_MoveParent,
/*6719*/          OPC_MoveChild, 1,
/*6721*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*6724*/          OPC_MoveChild, 0,
/*6726*/          OPC_Scope, 95, /*->6823*/ // 2 children in Scope
/*6728*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6732*/            OPC_MoveChild, 0,
/*6734*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6737*/            OPC_MoveChild, 0,
/*6739*/            OPC_CheckSame, 0,
/*6741*/            OPC_MoveParent,
/*6742*/            OPC_MoveChild, 1,
/*6744*/            OPC_CheckInteger, 8, 
/*6746*/            OPC_CheckType, MVT::i32,
/*6748*/            OPC_MoveParent,
/*6749*/            OPC_MoveParent,
/*6750*/            OPC_MoveParent,
/*6751*/            OPC_MoveChild, 1,
/*6753*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6758*/            OPC_MoveChild, 0,
/*6760*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6763*/            OPC_MoveChild, 0,
/*6765*/            OPC_CheckSame, 0,
/*6767*/            OPC_MoveParent,
/*6768*/            OPC_MoveChild, 1,
/*6770*/            OPC_CheckInteger, 8, 
/*6772*/            OPC_CheckType, MVT::i32,
/*6774*/            OPC_MoveParent,
/*6775*/            OPC_MoveParent,
/*6776*/            OPC_MoveParent,
/*6777*/            OPC_MoveParent,
/*6778*/            OPC_MoveParent,
/*6779*/            OPC_MoveChild, 1,
/*6781*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6784*/            OPC_MoveChild, 0,
/*6786*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6789*/            OPC_MoveChild, 0,
/*6791*/            OPC_CheckSame, 0,
/*6793*/            OPC_MoveParent,
/*6794*/            OPC_MoveChild, 1,
/*6796*/            OPC_CheckInteger, 8, 
/*6798*/            OPC_CheckType, MVT::i32,
/*6800*/            OPC_MoveParent,
/*6801*/            OPC_MoveParent,
/*6802*/            OPC_MoveParent,
/*6803*/            OPC_CheckType, MVT::i32,
/*6805*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6807*/            OPC_EmitInteger, MVT::i32, 14, 
/*6810*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6813*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32))), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6823*/          /*Scope*/ 95, /*->6919*/
/*6824*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6829*/            OPC_MoveChild, 0,
/*6831*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6834*/            OPC_MoveChild, 0,
/*6836*/            OPC_CheckSame, 0,
/*6838*/            OPC_MoveParent,
/*6839*/            OPC_MoveChild, 1,
/*6841*/            OPC_CheckInteger, 8, 
/*6843*/            OPC_CheckType, MVT::i32,
/*6845*/            OPC_MoveParent,
/*6846*/            OPC_MoveParent,
/*6847*/            OPC_MoveParent,
/*6848*/            OPC_MoveChild, 1,
/*6850*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6854*/            OPC_MoveChild, 0,
/*6856*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6859*/            OPC_MoveChild, 0,
/*6861*/            OPC_CheckSame, 0,
/*6863*/            OPC_MoveParent,
/*6864*/            OPC_MoveChild, 1,
/*6866*/            OPC_CheckInteger, 8, 
/*6868*/            OPC_CheckType, MVT::i32,
/*6870*/            OPC_MoveParent,
/*6871*/            OPC_MoveParent,
/*6872*/            OPC_MoveParent,
/*6873*/            OPC_MoveParent,
/*6874*/            OPC_MoveParent,
/*6875*/            OPC_MoveChild, 1,
/*6877*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6880*/            OPC_MoveChild, 0,
/*6882*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6885*/            OPC_MoveChild, 0,
/*6887*/            OPC_CheckSame, 0,
/*6889*/            OPC_MoveParent,
/*6890*/            OPC_MoveChild, 1,
/*6892*/            OPC_CheckInteger, 8, 
/*6894*/            OPC_CheckType, MVT::i32,
/*6896*/            OPC_MoveParent,
/*6897*/            OPC_MoveParent,
/*6898*/            OPC_MoveParent,
/*6899*/            OPC_CheckType, MVT::i32,
/*6901*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6903*/            OPC_EmitInteger, MVT::i32, 14, 
/*6906*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6909*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32))), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6919*/          0, /*End of Scope*/
/*6920*/        /*Scope*/ 95|128,1/*223*/, /*->7145*/
/*6922*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6927*/          OPC_MoveChild, 0,
/*6929*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6932*/          OPC_RecordChild0, // #0 = $Rm
/*6933*/          OPC_MoveChild, 1,
/*6935*/          OPC_CheckInteger, 8, 
/*6937*/          OPC_CheckType, MVT::i32,
/*6939*/          OPC_MoveParent,
/*6940*/          OPC_MoveParent,
/*6941*/          OPC_MoveParent,
/*6942*/          OPC_MoveChild, 1,
/*6944*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*6947*/          OPC_MoveChild, 0,
/*6949*/          OPC_Scope, 96, /*->7047*/ // 2 children in Scope
/*6951*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6955*/            OPC_MoveChild, 0,
/*6957*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6960*/            OPC_MoveChild, 0,
/*6962*/            OPC_CheckSame, 0,
/*6964*/            OPC_MoveParent,
/*6965*/            OPC_MoveChild, 1,
/*6967*/            OPC_CheckInteger, 8, 
/*6969*/            OPC_CheckType, MVT::i32,
/*6971*/            OPC_MoveParent,
/*6972*/            OPC_MoveParent,
/*6973*/            OPC_MoveParent,
/*6974*/            OPC_MoveChild, 1,
/*6976*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6982*/            OPC_MoveChild, 0,
/*6984*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6987*/            OPC_MoveChild, 0,
/*6989*/            OPC_CheckSame, 0,
/*6991*/            OPC_MoveParent,
/*6992*/            OPC_MoveChild, 1,
/*6994*/            OPC_CheckInteger, 8, 
/*6996*/            OPC_CheckType, MVT::i32,
/*6998*/            OPC_MoveParent,
/*6999*/            OPC_MoveParent,
/*7000*/            OPC_MoveParent,
/*7001*/            OPC_MoveParent,
/*7002*/            OPC_MoveParent,
/*7003*/            OPC_MoveChild, 1,
/*7005*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*7008*/            OPC_MoveChild, 0,
/*7010*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*7013*/            OPC_MoveChild, 0,
/*7015*/            OPC_CheckSame, 0,
/*7017*/            OPC_MoveParent,
/*7018*/            OPC_MoveChild, 1,
/*7020*/            OPC_CheckInteger, 8, 
/*7022*/            OPC_CheckType, MVT::i32,
/*7024*/            OPC_MoveParent,
/*7025*/            OPC_MoveParent,
/*7026*/            OPC_MoveParent,
/*7027*/            OPC_CheckType, MVT::i32,
/*7029*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*7031*/            OPC_EmitInteger, MVT::i32, 14, 
/*7034*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7037*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*7047*/          /*Scope*/ 96, /*->7144*/
/*7048*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*7054*/            OPC_MoveChild, 0,
/*7056*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7059*/            OPC_MoveChild, 0,
/*7061*/            OPC_CheckSame, 0,
/*7063*/            OPC_MoveParent,
/*7064*/            OPC_MoveChild, 1,
/*7066*/            OPC_CheckInteger, 8, 
/*7068*/            OPC_CheckType, MVT::i32,
/*7070*/            OPC_MoveParent,
/*7071*/            OPC_MoveParent,
/*7072*/            OPC_MoveParent,
/*7073*/            OPC_MoveChild, 1,
/*7075*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*7079*/            OPC_MoveChild, 0,
/*7081*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7084*/            OPC_MoveChild, 0,
/*7086*/            OPC_CheckSame, 0,
/*7088*/            OPC_MoveParent,
/*7089*/            OPC_MoveChild, 1,
/*7091*/            OPC_CheckInteger, 8, 
/*7093*/            OPC_CheckType, MVT::i32,
/*7095*/            OPC_MoveParent,
/*7096*/            OPC_MoveParent,
/*7097*/            OPC_MoveParent,
/*7098*/            OPC_MoveParent,
/*7099*/            OPC_MoveParent,
/*7100*/            OPC_MoveChild, 1,
/*7102*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*7105*/            OPC_MoveChild, 0,
/*7107*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*7110*/            OPC_MoveChild, 0,
/*7112*/            OPC_CheckSame, 0,
/*7114*/            OPC_MoveParent,
/*7115*/            OPC_MoveChild, 1,
/*7117*/            OPC_CheckInteger, 8, 
/*7119*/            OPC_CheckType, MVT::i32,
/*7121*/            OPC_MoveParent,
/*7122*/            OPC_MoveParent,
/*7123*/            OPC_MoveParent,
/*7124*/            OPC_CheckType, MVT::i32,
/*7126*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*7128*/            OPC_EmitInteger, MVT::i32, 14, 
/*7131*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7134*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32))), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*7144*/          0, /*End of Scope*/
/*7145*/        /*Scope*/ 96|128,1/*224*/, /*->7371*/
/*7147*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*7151*/          OPC_MoveChild, 0,
/*7153*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7156*/          OPC_RecordChild0, // #0 = $Rm
/*7157*/          OPC_MoveChild, 1,
/*7159*/          OPC_CheckInteger, 8, 
/*7161*/          OPC_CheckType, MVT::i32,
/*7163*/          OPC_MoveParent,
/*7164*/          OPC_MoveParent,
/*7165*/          OPC_MoveParent,
/*7166*/          OPC_MoveChild, 1,
/*7168*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*7171*/          OPC_MoveChild, 0,
/*7173*/          OPC_Scope, 97, /*->7272*/ // 2 children in Scope
/*7175*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*7180*/            OPC_MoveChild, 0,
/*7182*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*7185*/            OPC_MoveChild, 0,
/*7187*/            OPC_CheckSame, 0,
/*7189*/            OPC_MoveParent,
/*7190*/            OPC_MoveChild, 1,
/*7192*/            OPC_CheckInteger, 8, 
/*7194*/            OPC_CheckType, MVT::i32,
/*7196*/            OPC_MoveParent,
/*7197*/            OPC_MoveParent,
/*7198*/            OPC_MoveParent,
/*7199*/            OPC_MoveChild, 1,
/*7201*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*7207*/            OPC_MoveChild, 0,
/*7209*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7212*/            OPC_MoveChild, 0,
/*7214*/            OPC_CheckSame, 0,
/*7216*/            OPC_MoveParent,
/*7217*/            OPC_MoveChild, 1,
/*7219*/            OPC_CheckInteger, 8, 
/*7221*/            OPC_CheckType, MVT::i32,
/*7223*/            OPC_MoveParent,
/*7224*/            OPC_MoveParent,
/*7225*/            OPC_MoveParent,
/*7226*/            OPC_MoveParent,
/*7227*/            OPC_MoveParent,
/*7228*/            OPC_MoveChild, 1,
/*7230*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*7233*/            OPC_MoveChild, 0,
/*7235*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*7238*/            OPC_MoveChild, 0,
/*7240*/            OPC_CheckSame, 0,
/*7242*/            OPC_MoveParent,
/*7243*/            OPC_MoveChild, 1,
/*7245*/            OPC_CheckInteger, 8, 
/*7247*/            OPC_CheckType, MVT::i32,
/*7249*/            OPC_MoveParent,
/*7250*/            OPC_MoveParent,
/*7251*/            OPC_MoveParent,
/*7252*/            OPC_CheckType, MVT::i32,
/*7254*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*7256*/            OPC_EmitInteger, MVT::i32, 14, 
/*7259*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7262*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*7272*/          /*Scope*/ 97, /*->7370*/
/*7273*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*7279*/            OPC_MoveChild, 0,
/*7281*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7284*/            OPC_MoveChild, 0,
/*7286*/            OPC_CheckSame, 0,
/*7288*/            OPC_MoveParent,
/*7289*/            OPC_MoveChild, 1,
/*7291*/            OPC_CheckInteger, 8, 
/*7293*/            OPC_CheckType, MVT::i32,
/*7295*/            OPC_MoveParent,
/*7296*/            OPC_MoveParent,
/*7297*/            OPC_MoveParent,
/*7298*/            OPC_MoveChild, 1,
/*7300*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*7305*/            OPC_MoveChild, 0,
/*7307*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*7310*/            OPC_MoveChild, 0,
/*7312*/            OPC_CheckSame, 0,
/*7314*/            OPC_MoveParent,
/*7315*/            OPC_MoveChild, 1,
/*7317*/            OPC_CheckInteger, 8, 
/*7319*/            OPC_CheckType, MVT::i32,
/*7321*/            OPC_MoveParent,
/*7322*/            OPC_MoveParent,
/*7323*/            OPC_MoveParent,
/*7324*/            OPC_MoveParent,
/*7325*/            OPC_MoveParent,
/*7326*/            OPC_MoveChild, 1,
/*7328*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*7331*/            OPC_MoveChild, 0,
/*7333*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*7336*/            OPC_MoveChild, 0,
/*7338*/            OPC_CheckSame, 0,
/*7340*/            OPC_MoveParent,
/*7341*/            OPC_MoveChild, 1,
/*7343*/            OPC_CheckInteger, 8, 
/*7345*/            OPC_CheckType, MVT::i32,
/*7347*/            OPC_MoveParent,
/*7348*/            OPC_MoveParent,
/*7349*/            OPC_MoveParent,
/*7350*/            OPC_CheckType, MVT::i32,
/*7352*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*7354*/            OPC_EmitInteger, MVT::i32, 14, 
/*7357*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7360*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32))), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*7370*/          0, /*End of Scope*/
/*7371*/        0, /*End of Scope*/
/*7372*/      /*Scope*/ 60, /*->7433*/
/*7373*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7377*/        OPC_RecordChild0, // #0 = $Rn
/*7378*/        OPC_MoveParent,
/*7379*/        OPC_MoveChild, 1,
/*7381*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7387*/        OPC_MoveChild, 0,
/*7389*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7392*/        OPC_RecordChild0, // #1 = $Rm
/*7393*/        OPC_RecordChild1, // #2 = $sh
/*7394*/        OPC_MoveChild, 1,
/*7396*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7399*/        OPC_CheckPredicate, 0, // Predicate_lsl_amt
/*7401*/        OPC_CheckType, MVT::i32,
/*7403*/        OPC_MoveParent,
/*7404*/        OPC_MoveParent,
/*7405*/        OPC_MoveParent,
/*7406*/        OPC_CheckType, MVT::i32,
/*7408*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7410*/        OPC_EmitConvertToTarget, 2,
/*7412*/        OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*7415*/        OPC_EmitInteger, MVT::i32, 14, 
/*7418*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7421*/        OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 GPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_lsl_amt>><<X:lsl_shift_imm>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, (lsl_shift_imm:i32 (imm:i32):$sh))
/*7433*/      /*Scope*/ 106, /*->7540*/
/*7434*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7440*/        OPC_RecordChild0, // #0 = $Rn
/*7441*/        OPC_MoveParent,
/*7442*/        OPC_MoveChild, 1,
/*7444*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7448*/        OPC_MoveChild, 0,
/*7450*/        OPC_SwitchOpcode /*2 cases */, 41,  TARGET_VAL(ISD::SRA),// ->7495
/*7454*/          OPC_RecordChild0, // #1 = $Rm
/*7455*/          OPC_RecordChild1, // #2 = $sh
/*7456*/          OPC_MoveChild, 1,
/*7458*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7461*/          OPC_CheckPredicate, 1, // Predicate_asr_amt
/*7463*/          OPC_CheckType, MVT::i32,
/*7465*/          OPC_MoveParent,
/*7466*/          OPC_MoveParent,
/*7467*/          OPC_MoveParent,
/*7468*/          OPC_CheckType, MVT::i32,
/*7470*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7472*/          OPC_EmitConvertToTarget, 2,
/*7474*/          OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7477*/          OPC_EmitInteger, MVT::i32, 14, 
/*7480*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7483*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (or:i32 (and:i32 GPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_asr_amt>><<X:asr_shift_imm>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPR:i32:$Rn, GPR:i32:$Rm, (asr_shift_imm:i32 (imm:i32):$sh))
                /*SwitchOpcode*/ 41,  TARGET_VAL(ISD::SRL),// ->7539
/*7498*/          OPC_RecordChild0, // #1 = $src2
/*7499*/          OPC_RecordChild1, // #2 = $sh
/*7500*/          OPC_MoveChild, 1,
/*7502*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7505*/          OPC_CheckPredicate, 2, // Predicate_imm1_15
/*7507*/          OPC_CheckType, MVT::i32,
/*7509*/          OPC_MoveParent,
/*7510*/          OPC_MoveParent,
/*7511*/          OPC_MoveParent,
/*7512*/          OPC_CheckType, MVT::i32,
/*7514*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7516*/          OPC_EmitConvertToTarget, 2,
/*7518*/          OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7521*/          OPC_EmitInteger, MVT::i32, 14, 
/*7524*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7527*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (or:i32 (and:i32 GPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPR:i32:$src1, GPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm1_15>>:$sh))
                0, // EndSwitchOpcode
/*7540*/      /*Scope*/ 60, /*->7601*/
/*7541*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7545*/        OPC_RecordChild0, // #0 = $Rn
/*7546*/        OPC_MoveParent,
/*7547*/        OPC_MoveChild, 1,
/*7549*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7555*/        OPC_MoveChild, 0,
/*7557*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7560*/        OPC_RecordChild0, // #1 = $Rm
/*7561*/        OPC_RecordChild1, // #2 = $sh
/*7562*/        OPC_MoveChild, 1,
/*7564*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7567*/        OPC_CheckPredicate, 0, // Predicate_lsl_amt
/*7569*/        OPC_CheckType, MVT::i32,
/*7571*/        OPC_MoveParent,
/*7572*/        OPC_MoveParent,
/*7573*/        OPC_MoveParent,
/*7574*/        OPC_CheckType, MVT::i32,
/*7576*/        OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7578*/        OPC_EmitConvertToTarget, 2,
/*7580*/        OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*7583*/        OPC_EmitInteger, MVT::i32, 14, 
/*7586*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7589*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_lsl_amt>><<X:lsl_shift_imm>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (lsl_shift_imm:i32 (imm:i32):$sh))
/*7601*/      /*Scope*/ 36|128,1/*164*/, /*->7767*/
/*7603*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7609*/        OPC_Scope, 100, /*->7711*/ // 2 children in Scope
/*7611*/          OPC_RecordChild0, // #0 = $Rn
/*7612*/          OPC_MoveParent,
/*7613*/          OPC_MoveChild, 1,
/*7615*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7619*/          OPC_MoveChild, 0,
/*7621*/          OPC_SwitchOpcode /*2 cases */, 41,  TARGET_VAL(ISD::SRA),// ->7666
/*7625*/            OPC_RecordChild0, // #1 = $Rm
/*7626*/            OPC_RecordChild1, // #2 = $sh
/*7627*/            OPC_MoveChild, 1,
/*7629*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7632*/            OPC_CheckPredicate, 1, // Predicate_asr_amt
/*7634*/            OPC_CheckType, MVT::i32,
/*7636*/            OPC_MoveParent,
/*7637*/            OPC_MoveParent,
/*7638*/            OPC_MoveParent,
/*7639*/            OPC_CheckType, MVT::i32,
/*7641*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7643*/            OPC_EmitConvertToTarget, 2,
/*7645*/            OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7648*/            OPC_EmitInteger, MVT::i32, 14, 
/*7651*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7654*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_asr_amt>><<X:asr_shift_imm>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (asr_shift_imm:i32 (imm:i32):$sh))
                  /*SwitchOpcode*/ 41,  TARGET_VAL(ISD::SRL),// ->7710
/*7669*/            OPC_RecordChild0, // #1 = $src2
/*7670*/            OPC_RecordChild1, // #2 = $sh
/*7671*/            OPC_MoveChild, 1,
/*7673*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7676*/            OPC_CheckPredicate, 2, // Predicate_imm1_15
/*7678*/            OPC_CheckType, MVT::i32,
/*7680*/            OPC_MoveParent,
/*7681*/            OPC_MoveParent,
/*7682*/            OPC_MoveParent,
/*7683*/            OPC_CheckType, MVT::i32,
/*7685*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7687*/            OPC_EmitConvertToTarget, 2,
/*7689*/            OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7692*/            OPC_EmitInteger, MVT::i32, 14, 
/*7695*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7698*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm1_15>>:$sh))
                  0, // EndSwitchOpcode
/*7711*/        /*Scope*/ 54, /*->7766*/
/*7712*/          OPC_MoveChild, 0,
/*7714*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7717*/          OPC_RecordChild0, // #0 = $Rm
/*7718*/          OPC_RecordChild1, // #1 = $sh
/*7719*/          OPC_MoveChild, 1,
/*7721*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7724*/          OPC_CheckPredicate, 0, // Predicate_lsl_amt
/*7726*/          OPC_CheckType, MVT::i32,
/*7728*/          OPC_MoveParent,
/*7729*/          OPC_MoveParent,
/*7730*/          OPC_MoveParent,
/*7731*/          OPC_MoveChild, 1,
/*7733*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7737*/          OPC_RecordChild0, // #2 = $Rn
/*7738*/          OPC_MoveParent,
/*7739*/          OPC_CheckType, MVT::i32,
/*7741*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7743*/          OPC_EmitConvertToTarget, 1,
/*7745*/          OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*7748*/          OPC_EmitInteger, MVT::i32, 14, 
/*7751*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7754*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_lsl_amt>><<X:lsl_shift_imm>>:$sh), 4294901760:i32), (and:i32 GPR:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, (lsl_shift_imm:i32 (imm:i32):$sh))
/*7766*/        0, /*End of Scope*/
/*7767*/      /*Scope*/ 60, /*->7828*/
/*7768*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7772*/        OPC_MoveChild, 0,
/*7774*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7777*/        OPC_RecordChild0, // #0 = $Rm
/*7778*/        OPC_RecordChild1, // #1 = $sh
/*7779*/        OPC_MoveChild, 1,
/*7781*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7784*/        OPC_CheckPredicate, 1, // Predicate_asr_amt
/*7786*/        OPC_CheckType, MVT::i32,
/*7788*/        OPC_MoveParent,
/*7789*/        OPC_MoveParent,
/*7790*/        OPC_MoveParent,
/*7791*/        OPC_MoveChild, 1,
/*7793*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7799*/        OPC_RecordChild0, // #2 = $Rn
/*7800*/        OPC_MoveParent,
/*7801*/        OPC_CheckType, MVT::i32,
/*7803*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7805*/        OPC_EmitConvertToTarget, 1,
/*7807*/        OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7810*/        OPC_EmitInteger, MVT::i32, 14, 
/*7813*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7816*/        OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (or:i32 (and:i32 (sra:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_asr_amt>><<X:asr_shift_imm>>:$sh), 65535:i32), (and:i32 GPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                // Dst: (PKHTB:i32 GPR:i32:$Rn, GPR:i32:$Rm, (asr_shift_imm:i32 (imm:i32):$sh))
/*7828*/      /*Scope*/ 60, /*->7889*/
/*7829*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7835*/        OPC_MoveChild, 0,
/*7837*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7840*/        OPC_RecordChild0, // #0 = $Rm
/*7841*/        OPC_RecordChild1, // #1 = $sh
/*7842*/        OPC_MoveChild, 1,
/*7844*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7847*/        OPC_CheckPredicate, 0, // Predicate_lsl_amt
/*7849*/        OPC_CheckType, MVT::i32,
/*7851*/        OPC_MoveParent,
/*7852*/        OPC_MoveParent,
/*7853*/        OPC_MoveParent,
/*7854*/        OPC_MoveChild, 1,
/*7856*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7860*/        OPC_RecordChild0, // #2 = $Rn
/*7861*/        OPC_MoveParent,
/*7862*/        OPC_CheckType, MVT::i32,
/*7864*/        OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7866*/        OPC_EmitConvertToTarget, 1,
/*7868*/        OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*7871*/        OPC_EmitInteger, MVT::i32, 14, 
/*7874*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7877*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_lsl_amt>><<X:lsl_shift_imm>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (lsl_shift_imm:i32 (imm:i32):$sh))
/*7889*/      /*Scope*/ 17|128,1/*145*/, /*->8036*/
/*7891*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7895*/        OPC_MoveChild, 0,
/*7897*/        OPC_SwitchOpcode /*2 cases */, 51,  TARGET_VAL(ISD::SRA),// ->7952
/*7901*/          OPC_RecordChild0, // #0 = $Rm
/*7902*/          OPC_RecordChild1, // #1 = $sh
/*7903*/          OPC_MoveChild, 1,
/*7905*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7908*/          OPC_CheckPredicate, 1, // Predicate_asr_amt
/*7910*/          OPC_CheckType, MVT::i32,
/*7912*/          OPC_MoveParent,
/*7913*/          OPC_MoveParent,
/*7914*/          OPC_MoveParent,
/*7915*/          OPC_MoveChild, 1,
/*7917*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7923*/          OPC_RecordChild0, // #2 = $Rn
/*7924*/          OPC_MoveParent,
/*7925*/          OPC_CheckType, MVT::i32,
/*7927*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7929*/          OPC_EmitConvertToTarget, 1,
/*7931*/          OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7934*/          OPC_EmitInteger, MVT::i32, 14, 
/*7937*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7940*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_asr_amt>><<X:asr_shift_imm>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (asr_shift_imm:i32 (imm:i32):$sh))
                /*SwitchOpcode*/ 80,  TARGET_VAL(ISD::SRL),// ->8035
/*7955*/          OPC_RecordChild0, // #0 = $src2
/*7956*/          OPC_RecordChild1, // #1 = $sh
/*7957*/          OPC_MoveChild, 1,
/*7959*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7962*/          OPC_CheckPredicate, 2, // Predicate_imm1_15
/*7964*/          OPC_CheckType, MVT::i32,
/*7966*/          OPC_MoveParent,
/*7967*/          OPC_MoveParent,
/*7968*/          OPC_MoveParent,
/*7969*/          OPC_MoveChild, 1,
/*7971*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7977*/          OPC_RecordChild0, // #2 = $src1
/*7978*/          OPC_MoveParent,
/*7979*/          OPC_CheckType, MVT::i32,
/*7981*/          OPC_Scope, 25, /*->8008*/ // 2 children in Scope
/*7983*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7985*/            OPC_EmitConvertToTarget, 1,
/*7987*/            OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7990*/            OPC_EmitInteger, MVT::i32, 14, 
/*7993*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7996*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm1_15>>:$sh))
/*8008*/          /*Scope*/ 25, /*->8034*/
/*8009*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8011*/            OPC_EmitConvertToTarget, 1,
/*8013*/            OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*8016*/            OPC_EmitInteger, MVT::i32, 14, 
/*8019*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8022*/            OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPR:i32:$src1, GPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm1_15>>:$sh))
/*8034*/          0, /*End of Scope*/
                0, // EndSwitchOpcode
/*8036*/      0, /*End of Scope*/
/*8037*/    /*Scope*/ 51, /*->8089*/
/*8038*/      OPC_RecordChild0, // #0 = $Rn
/*8039*/      OPC_MoveChild, 1,
/*8041*/      OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8044*/      OPC_RecordChild0, // #1 = $ShiftedRm
/*8045*/      OPC_MoveChild, 1,
/*8047*/      OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8058*/      OPC_MoveParent,
/*8059*/      OPC_MoveParent,
/*8060*/      OPC_CheckType, MVT::i32,
/*8062*/      OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8064*/      OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*8067*/      OPC_EmitInteger, MVT::i32, 14, 
/*8070*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8073*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8076*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
              // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*8089*/    /*Scope*/ 98|128,4/*610*/, /*->8701*/
/*8091*/      OPC_MoveChild, 0,
/*8093*/      OPC_Scope, 49, /*->8144*/ // 10 children in Scope
/*8095*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8098*/        OPC_RecordChild0, // #0 = $ShiftedRm
/*8099*/        OPC_MoveChild, 1,
/*8101*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8112*/        OPC_MoveParent,
/*8113*/        OPC_MoveParent,
/*8114*/        OPC_RecordChild1, // #1 = $Rn
/*8115*/        OPC_CheckType, MVT::i32,
/*8117*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8119*/        OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*8122*/        OPC_EmitInteger, MVT::i32, 14, 
/*8125*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8128*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8131*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*8144*/      /*Scope*/ 68, /*->8213*/
/*8145*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8149*/        OPC_RecordChild0, // #0 = $Rn
/*8150*/        OPC_MoveParent,
/*8151*/        OPC_MoveChild, 1,
/*8153*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*8159*/        OPC_RecordChild0, // #1 = $Rm
/*8160*/        OPC_MoveParent,
/*8161*/        OPC_CheckType, MVT::i32,
/*8163*/        OPC_Scope, 23, /*->8188*/ // 2 children in Scope
/*8165*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8167*/          OPC_EmitInteger, MVT::i32, 0, 
/*8170*/          OPC_EmitInteger, MVT::i32, 14, 
/*8173*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8176*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPR:i32:$Rn, 65535:i32), (and:i32 GPR:i32:$Rm, 4294901760:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*8188*/        /*Scope*/ 23, /*->8212*/
/*8189*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8191*/          OPC_EmitInteger, MVT::i32, 0, 
/*8194*/          OPC_EmitInteger, MVT::i32, 14, 
/*8197*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8200*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*8212*/        0, /*End of Scope*/
/*8213*/      /*Scope*/ 68, /*->8282*/
/*8214*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*8220*/        OPC_RecordChild0, // #0 = $src2
/*8221*/        OPC_MoveParent,
/*8222*/        OPC_MoveChild, 1,
/*8224*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8228*/        OPC_RecordChild0, // #1 = $src1
/*8229*/        OPC_MoveParent,
/*8230*/        OPC_CheckType, MVT::i32,
/*8232*/        OPC_Scope, 23, /*->8257*/ // 2 children in Scope
/*8234*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8236*/          OPC_EmitInteger, MVT::i32, 0, 
/*8239*/          OPC_EmitInteger, MVT::i32, 14, 
/*8242*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8245*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*8257*/        /*Scope*/ 23, /*->8281*/
/*8258*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8260*/          OPC_EmitInteger, MVT::i32, 0, 
/*8263*/          OPC_EmitInteger, MVT::i32, 14, 
/*8266*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8269*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPR:i32:$Rm, 4294901760:i32), (and:i32 GPR:i32:$Rn, 65535:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*8281*/        0, /*End of Scope*/
/*8282*/      /*Scope*/ 51, /*->8334*/
/*8283*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8287*/        OPC_RecordChild0, // #0 = $Rn
/*8288*/        OPC_MoveParent,
/*8289*/        OPC_MoveChild, 1,
/*8291*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*8294*/        OPC_RecordChild0, // #1 = $Rm
/*8295*/        OPC_RecordChild1, // #2 = $sh
/*8296*/        OPC_MoveChild, 1,
/*8298*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8301*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8303*/        OPC_CheckType, MVT::i32,
/*8305*/        OPC_MoveParent,
/*8306*/        OPC_MoveParent,
/*8307*/        OPC_CheckType, MVT::i32,
/*8309*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8311*/        OPC_EmitConvertToTarget, 2,
/*8313*/        OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*8316*/        OPC_EmitInteger, MVT::i32, 14, 
/*8319*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8322*/        OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 GPR:i32:$Rn, 65535:i32), (shl:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, (lsl_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8334*/      /*Scope*/ 53, /*->8388*/
/*8335*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*8341*/        OPC_RecordChild0, // #0 = $src1
/*8342*/        OPC_MoveParent,
/*8343*/        OPC_MoveChild, 1,
/*8345*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*8348*/        OPC_RecordChild0, // #1 = $src2
/*8349*/        OPC_RecordChild1, // #2 = $sh
/*8350*/        OPC_MoveChild, 1,
/*8352*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8355*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8357*/        OPC_CheckType, MVT::i32,
/*8359*/        OPC_MoveParent,
/*8360*/        OPC_MoveParent,
/*8361*/        OPC_CheckType, MVT::i32,
/*8363*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8365*/        OPC_EmitConvertToTarget, 2,
/*8367*/        OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*8370*/        OPC_EmitInteger, MVT::i32, 14, 
/*8373*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8376*/        OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 GPR:i32:$src1, 4294901760:i32), (srl:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (PKHTB:i32 GPR:i32:$src1, GPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8388*/      /*Scope*/ 51, /*->8440*/
/*8389*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8393*/        OPC_RecordChild0, // #0 = $src1
/*8394*/        OPC_MoveParent,
/*8395*/        OPC_MoveChild, 1,
/*8397*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*8400*/        OPC_RecordChild0, // #1 = $src2
/*8401*/        OPC_RecordChild1, // #2 = $sh
/*8402*/        OPC_MoveChild, 1,
/*8404*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8407*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8409*/        OPC_CheckType, MVT::i32,
/*8411*/        OPC_MoveParent,
/*8412*/        OPC_MoveParent,
/*8413*/        OPC_CheckType, MVT::i32,
/*8415*/        OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8417*/        OPC_EmitConvertToTarget, 2,
/*8419*/        OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*8422*/        OPC_EmitInteger, MVT::i32, 14, 
/*8425*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8428*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (lsl_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8440*/      /*Scope*/ 53, /*->8494*/
/*8441*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*8447*/        OPC_RecordChild0, // #0 = $src1
/*8448*/        OPC_MoveParent,
/*8449*/        OPC_MoveChild, 1,
/*8451*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*8454*/        OPC_RecordChild0, // #1 = $src2
/*8455*/        OPC_RecordChild1, // #2 = $sh
/*8456*/        OPC_MoveChild, 1,
/*8458*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8461*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8463*/        OPC_CheckType, MVT::i32,
/*8465*/        OPC_MoveParent,
/*8466*/        OPC_MoveParent,
/*8467*/        OPC_CheckType, MVT::i32,
/*8469*/        OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8471*/        OPC_EmitConvertToTarget, 2,
/*8473*/        OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*8476*/        OPC_EmitInteger, MVT::i32, 14, 
/*8479*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8482*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8494*/      /*Scope*/ 80, /*->8575*/
/*8495*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*8498*/        OPC_RecordChild0, // #0 = $src2
/*8499*/        OPC_RecordChild1, // #1 = $sh
/*8500*/        OPC_MoveChild, 1,
/*8502*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8505*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8507*/        OPC_CheckType, MVT::i32,
/*8509*/        OPC_MoveParent,
/*8510*/        OPC_MoveParent,
/*8511*/        OPC_MoveChild, 1,
/*8513*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8517*/        OPC_RecordChild0, // #2 = $src1
/*8518*/        OPC_MoveParent,
/*8519*/        OPC_CheckType, MVT::i32,
/*8521*/        OPC_Scope, 25, /*->8548*/ // 2 children in Scope
/*8523*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8525*/          OPC_EmitConvertToTarget, 1,
/*8527*/          OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*8530*/          OPC_EmitInteger, MVT::i32, 14, 
/*8533*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8536*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (lsl_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8548*/        /*Scope*/ 25, /*->8574*/
/*8549*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8551*/          OPC_EmitConvertToTarget, 1,
/*8553*/          OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*8556*/          OPC_EmitInteger, MVT::i32, 14, 
/*8559*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8562*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (shl:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPR:i32:$Rn, 65535:i32)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, (lsl_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8574*/        0, /*End of Scope*/
/*8575*/      /*Scope*/ 82, /*->8658*/
/*8576*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*8579*/        OPC_RecordChild0, // #0 = $src2
/*8580*/        OPC_RecordChild1, // #1 = $sh
/*8581*/        OPC_MoveChild, 1,
/*8583*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8586*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8588*/        OPC_CheckType, MVT::i32,
/*8590*/        OPC_MoveParent,
/*8591*/        OPC_MoveParent,
/*8592*/        OPC_MoveChild, 1,
/*8594*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*8600*/        OPC_RecordChild0, // #2 = $src1
/*8601*/        OPC_MoveParent,
/*8602*/        OPC_CheckType, MVT::i32,
/*8604*/        OPC_Scope, 25, /*->8631*/ // 2 children in Scope
/*8606*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8608*/          OPC_EmitConvertToTarget, 1,
/*8610*/          OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*8613*/          OPC_EmitInteger, MVT::i32, 14, 
/*8616*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8619*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8631*/        /*Scope*/ 25, /*->8657*/
/*8632*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8634*/          OPC_EmitConvertToTarget, 1,
/*8636*/          OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*8639*/          OPC_EmitInteger, MVT::i32, 14, 
/*8642*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8645*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (srl:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (PKHTB:i32 GPR:i32:$src1, GPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8657*/        0, /*End of Scope*/
/*8658*/      /*Scope*/ 41, /*->8700*/
/*8659*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8663*/        OPC_RecordChild0, // #0 = $src
/*8664*/        OPC_MoveParent,
/*8665*/        OPC_RecordChild1, // #1 = $imm
/*8666*/        OPC_MoveChild, 1,
/*8668*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8671*/        OPC_CheckPredicate, 4, // Predicate_lo16AllZero
/*8673*/        OPC_MoveParent,
/*8674*/        OPC_CheckType, MVT::i32,
/*8676*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*8678*/        OPC_EmitConvertToTarget, 1,
/*8680*/        OPC_EmitNodeXForm, 2, 2, // hi16
/*8683*/        OPC_EmitInteger, MVT::i32, 14, 
/*8686*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8689*/        OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*8700*/      0, /*End of Scope*/
/*8701*/    /*Scope*/ 32, /*->8734*/
/*8702*/      OPC_RecordChild0, // #0 = $Rn
/*8703*/      OPC_RecordChild1, // #1 = $shift
/*8704*/      OPC_CheckType, MVT::i32,
/*8706*/      OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*8708*/      OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*8711*/      OPC_EmitInteger, MVT::i32, 14, 
/*8714*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8717*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8720*/      OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrs), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (or:i32 GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
              // Dst: (ORRrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*8734*/    /*Scope*/ 43, /*->8778*/
/*8735*/      OPC_MoveChild, 0,
/*8737*/      OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8741*/      OPC_RecordChild0, // #0 = $src
/*8742*/      OPC_MoveParent,
/*8743*/      OPC_RecordChild1, // #1 = $imm
/*8744*/      OPC_MoveChild, 1,
/*8746*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8749*/      OPC_CheckPredicate, 4, // Predicate_lo16AllZero
/*8751*/      OPC_MoveParent,
/*8752*/      OPC_CheckType, MVT::i32,
/*8754*/      OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8756*/      OPC_EmitConvertToTarget, 1,
/*8758*/      OPC_EmitNodeXForm, 2, 2, // hi16
/*8761*/      OPC_EmitInteger, MVT::i32, 14, 
/*8764*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8767*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
              // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*8778*/    /*Scope*/ 21|128,1/*149*/, /*->8929*/
/*8780*/      OPC_RecordChild0, // #0 = $Rn
/*8781*/      OPC_Scope, 56, /*->8839*/ // 3 children in Scope
/*8783*/        OPC_MoveChild, 1,
/*8785*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8788*/        OPC_RecordChild0, // #1 = $imm
/*8789*/        OPC_MoveChild, 0,
/*8791*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8794*/        OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*8796*/        OPC_MoveParent,
/*8797*/        OPC_MoveChild, 1,
/*8799*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8810*/        OPC_MoveParent,
/*8811*/        OPC_MoveParent,
/*8812*/        OPC_CheckType, MVT::i32,
/*8814*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8816*/        OPC_EmitConvertToTarget, 1,
/*8818*/        OPC_EmitInteger, MVT::i32, 14, 
/*8821*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8824*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8827*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*8839*/      /*Scope*/ 31, /*->8871*/
/*8840*/        OPC_RecordChild1, // #1 = $Rn
/*8841*/        OPC_CheckType, MVT::i32,
/*8843*/        OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*8845*/        OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*8848*/        OPC_EmitInteger, MVT::i32, 14, 
/*8851*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8854*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8857*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrs), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 so_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ORRrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*8871*/      /*Scope*/ 56, /*->8928*/
/*8872*/        OPC_MoveChild, 1,
/*8874*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8877*/        OPC_MoveChild, 0,
/*8879*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8890*/        OPC_MoveParent,
/*8891*/        OPC_RecordChild1, // #1 = $imm
/*8892*/        OPC_MoveChild, 1,
/*8894*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8897*/        OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*8899*/        OPC_MoveParent,
/*8900*/        OPC_MoveParent,
/*8901*/        OPC_CheckType, MVT::i32,
/*8903*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8905*/        OPC_EmitConvertToTarget, 1,
/*8907*/        OPC_EmitInteger, MVT::i32, 14, 
/*8910*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8913*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8916*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*8928*/      0, /*End of Scope*/
/*8929*/    /*Scope*/ 113, /*->9043*/
/*8930*/      OPC_MoveChild, 0,
/*8932*/      OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8935*/      OPC_Scope, 52, /*->8989*/ // 2 children in Scope
/*8937*/        OPC_RecordChild0, // #0 = $imm
/*8938*/        OPC_MoveChild, 0,
/*8940*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8943*/        OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*8945*/        OPC_MoveParent,
/*8946*/        OPC_MoveChild, 1,
/*8948*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8959*/        OPC_MoveParent,
/*8960*/        OPC_MoveParent,
/*8961*/        OPC_RecordChild1, // #1 = $Rn
/*8962*/        OPC_CheckType, MVT::i32,
/*8964*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8966*/        OPC_EmitConvertToTarget, 0,
/*8968*/        OPC_EmitInteger, MVT::i32, 14, 
/*8971*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8974*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8977*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*8989*/      /*Scope*/ 52, /*->9042*/
/*8990*/        OPC_MoveChild, 0,
/*8992*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9003*/        OPC_MoveParent,
/*9004*/        OPC_RecordChild1, // #0 = $imm
/*9005*/        OPC_MoveChild, 1,
/*9007*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9010*/        OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*9012*/        OPC_MoveParent,
/*9013*/        OPC_MoveParent,
/*9014*/        OPC_RecordChild1, // #1 = $Rn
/*9015*/        OPC_CheckType, MVT::i32,
/*9017*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*9019*/        OPC_EmitConvertToTarget, 0,
/*9021*/        OPC_EmitInteger, MVT::i32, 14, 
/*9024*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9027*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9030*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*9042*/      0, /*End of Scope*/
/*9043*/    /*Scope*/ 110, /*->9154*/
/*9044*/      OPC_RecordChild0, // #0 = $Rn
/*9045*/      OPC_Scope, 59, /*->9106*/ // 2 children in Scope
/*9047*/        OPC_RecordChild1, // #1 = $ShiftedRm
/*9048*/        OPC_CheckType, MVT::i32,
/*9050*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*9052*/        OPC_Scope, 25, /*->9079*/ // 2 children in Scope
/*9054*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*9057*/          OPC_EmitInteger, MVT::i32, 14, 
/*9060*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9063*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9066*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*9079*/        /*Scope*/ 25, /*->9105*/
/*9080*/          OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*9083*/          OPC_EmitInteger, MVT::i32, 14, 
/*9086*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9089*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9092*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*9105*/        0, /*End of Scope*/
/*9106*/      /*Scope*/ 46, /*->9153*/
/*9107*/        OPC_MoveChild, 1,
/*9109*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9112*/        OPC_RecordChild0, // #1 = $Rm
/*9113*/        OPC_MoveChild, 1,
/*9115*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9126*/        OPC_MoveParent,
/*9127*/        OPC_MoveParent,
/*9128*/        OPC_CheckType, MVT::i32,
/*9130*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*9132*/        OPC_EmitInteger, MVT::i32, 14, 
/*9135*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9138*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9141*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*9153*/      0, /*End of Scope*/
/*9154*/    /*Scope*/ 77|128,13/*1741*/, /*->10897*/
/*9156*/      OPC_MoveChild, 0,
/*9158*/      OPC_SwitchOpcode /*2 cases */, 42,  TARGET_VAL(ISD::XOR),// ->9204
/*9162*/        OPC_RecordChild0, // #0 = $Rm
/*9163*/        OPC_MoveChild, 1,
/*9165*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9176*/        OPC_MoveParent,
/*9177*/        OPC_MoveParent,
/*9178*/        OPC_RecordChild1, // #1 = $Rn
/*9179*/        OPC_CheckType, MVT::i32,
/*9181*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*9183*/        OPC_EmitInteger, MVT::i32, 14, 
/*9186*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9189*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9192*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
              /*SwitchOpcode*/ 24|128,13/*1688*/,  TARGET_VAL(ISD::AND),// ->10896
/*9208*/        OPC_Scope, 46|128,5/*686*/, /*->9897*/ // 4 children in Scope
/*9211*/          OPC_RecordChild0, // #0 = $Vn
/*9212*/          OPC_Scope, 102|128,3/*486*/, /*->9701*/ // 2 children in Scope
/*9215*/            OPC_RecordChild1, // #1 = $src1
/*9216*/            OPC_MoveParent,
/*9217*/            OPC_MoveChild, 1,
/*9219*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9222*/            OPC_Scope, 12|128,1/*140*/, /*->9365*/ // 4 children in Scope
/*9225*/              OPC_RecordChild0, // #2 = $Vm
/*9226*/              OPC_MoveChild, 1,
/*9228*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9231*/              OPC_MoveChild, 0,
/*9233*/              OPC_Scope, 79, /*->9314*/ // 2 children in Scope
/*9235*/                OPC_CheckSame, 1,
/*9237*/                OPC_MoveParent,
/*9238*/                OPC_MoveChild, 1,
/*9240*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9243*/                OPC_MoveChild, 0,
/*9245*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9248*/                OPC_MoveChild, 0,
/*9250*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9253*/                OPC_MoveParent,
/*9254*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9256*/                OPC_SwitchType /*2 cases */, 26,  MVT::v8i8,// ->9285
/*9259*/                  OPC_MoveParent,
/*9260*/                  OPC_MoveParent,
/*9261*/                  OPC_MoveParent,
/*9262*/                  OPC_MoveParent,
/*9263*/                  OPC_CheckType, MVT::v2i32,
/*9265*/                  OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9267*/                  OPC_EmitInteger, MVT::i32, 14, 
/*9270*/                  OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9273*/                  OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                              1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                        /*SwitchType*/ 26,  MVT::v16i8,// ->9313
/*9287*/                  OPC_MoveParent,
/*9288*/                  OPC_MoveParent,
/*9289*/                  OPC_MoveParent,
/*9290*/                  OPC_MoveParent,
/*9291*/                  OPC_CheckType, MVT::v4i32,
/*9293*/                  OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9295*/                  OPC_EmitInteger, MVT::i32, 14, 
/*9298*/                  OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9301*/                  OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                              1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                        0, // EndSwitchType
/*9314*/              /*Scope*/ 49, /*->9364*/
/*9315*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9318*/                OPC_MoveChild, 0,
/*9320*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9323*/                OPC_MoveChild, 0,
/*9325*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9328*/                OPC_MoveParent,
/*9329*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9331*/                OPC_CheckType, MVT::v8i8,
/*9333*/                OPC_MoveParent,
/*9334*/                OPC_MoveParent,
/*9335*/                OPC_MoveChild, 1,
/*9337*/                OPC_CheckSame, 1,
/*9339*/                OPC_MoveParent,
/*9340*/                OPC_MoveParent,
/*9341*/                OPC_MoveParent,
/*9342*/                OPC_CheckType, MVT::v2i32,
/*9344*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9346*/                OPC_EmitInteger, MVT::i32, 14, 
/*9349*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9352*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9364*/              0, /*End of Scope*/
/*9365*/            /*Scope*/ 111, /*->9477*/
/*9366*/              OPC_MoveChild, 0,
/*9368*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9371*/              OPC_MoveChild, 0,
/*9373*/              OPC_Scope, 50, /*->9425*/ // 2 children in Scope
/*9375*/                OPC_CheckSame, 1,
/*9377*/                OPC_MoveParent,
/*9378*/                OPC_MoveChild, 1,
/*9380*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9383*/                OPC_MoveChild, 0,
/*9385*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9388*/                OPC_MoveChild, 0,
/*9390*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9393*/                OPC_MoveParent,
/*9394*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9396*/                OPC_CheckType, MVT::v8i8,
/*9398*/                OPC_MoveParent,
/*9399*/                OPC_MoveParent,
/*9400*/                OPC_MoveParent,
/*9401*/                OPC_RecordChild1, // #2 = $Vm
/*9402*/                OPC_MoveParent,
/*9403*/                OPC_CheckType, MVT::v2i32,
/*9405*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9407*/                OPC_EmitInteger, MVT::i32, 14, 
/*9410*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9413*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1), (and:v2i32 (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9425*/              /*Scope*/ 50, /*->9476*/
/*9426*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9429*/                OPC_MoveChild, 0,
/*9431*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9434*/                OPC_MoveChild, 0,
/*9436*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9439*/                OPC_MoveParent,
/*9440*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9442*/                OPC_CheckType, MVT::v8i8,
/*9444*/                OPC_MoveParent,
/*9445*/                OPC_MoveParent,
/*9446*/                OPC_MoveChild, 1,
/*9448*/                OPC_CheckSame, 1,
/*9450*/                OPC_MoveParent,
/*9451*/                OPC_MoveParent,
/*9452*/                OPC_RecordChild1, // #2 = $Vm
/*9453*/                OPC_MoveParent,
/*9454*/                OPC_CheckType, MVT::v2i32,
/*9456*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9458*/                OPC_EmitInteger, MVT::i32, 14, 
/*9461*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9464*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9476*/              0, /*End of Scope*/
/*9477*/            /*Scope*/ 110, /*->9588*/
/*9478*/              OPC_RecordChild0, // #2 = $Vm
/*9479*/              OPC_MoveChild, 1,
/*9481*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9484*/              OPC_MoveChild, 0,
/*9486*/              OPC_Scope, 49, /*->9537*/ // 2 children in Scope
/*9488*/                OPC_CheckSame, 0,
/*9490*/                OPC_MoveParent,
/*9491*/                OPC_MoveChild, 1,
/*9493*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9496*/                OPC_MoveChild, 0,
/*9498*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9501*/                OPC_MoveChild, 0,
/*9503*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9506*/                OPC_MoveParent,
/*9507*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9509*/                OPC_CheckType, MVT::v8i8,
/*9511*/                OPC_MoveParent,
/*9512*/                OPC_MoveParent,
/*9513*/                OPC_MoveParent,
/*9514*/                OPC_MoveParent,
/*9515*/                OPC_CheckType, MVT::v2i32,
/*9517*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9519*/                OPC_EmitInteger, MVT::i32, 14, 
/*9522*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9525*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9537*/              /*Scope*/ 49, /*->9587*/
/*9538*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9541*/                OPC_MoveChild, 0,
/*9543*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9546*/                OPC_MoveChild, 0,
/*9548*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9551*/                OPC_MoveParent,
/*9552*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9554*/                OPC_CheckType, MVT::v8i8,
/*9556*/                OPC_MoveParent,
/*9557*/                OPC_MoveParent,
/*9558*/                OPC_MoveChild, 1,
/*9560*/                OPC_CheckSame, 0,
/*9562*/                OPC_MoveParent,
/*9563*/                OPC_MoveParent,
/*9564*/                OPC_MoveParent,
/*9565*/                OPC_CheckType, MVT::v2i32,
/*9567*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9569*/                OPC_EmitInteger, MVT::i32, 14, 
/*9572*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9575*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9587*/              0, /*End of Scope*/
/*9588*/            /*Scope*/ 111, /*->9700*/
/*9589*/              OPC_MoveChild, 0,
/*9591*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9594*/              OPC_MoveChild, 0,
/*9596*/              OPC_Scope, 50, /*->9648*/ // 2 children in Scope
/*9598*/                OPC_CheckSame, 0,
/*9600*/                OPC_MoveParent,
/*9601*/                OPC_MoveChild, 1,
/*9603*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9606*/                OPC_MoveChild, 0,
/*9608*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9611*/                OPC_MoveChild, 0,
/*9613*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9616*/                OPC_MoveParent,
/*9617*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9619*/                OPC_CheckType, MVT::v8i8,
/*9621*/                OPC_MoveParent,
/*9622*/                OPC_MoveParent,
/*9623*/                OPC_MoveParent,
/*9624*/                OPC_RecordChild1, // #2 = $Vm
/*9625*/                OPC_MoveParent,
/*9626*/                OPC_CheckType, MVT::v2i32,
/*9628*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9630*/                OPC_EmitInteger, MVT::i32, 14, 
/*9633*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9636*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9648*/              /*Scope*/ 50, /*->9699*/
/*9649*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9652*/                OPC_MoveChild, 0,
/*9654*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9657*/                OPC_MoveChild, 0,
/*9659*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9662*/                OPC_MoveParent,
/*9663*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9665*/                OPC_CheckType, MVT::v8i8,
/*9667*/                OPC_MoveParent,
/*9668*/                OPC_MoveParent,
/*9669*/                OPC_MoveChild, 1,
/*9671*/                OPC_CheckSame, 0,
/*9673*/                OPC_MoveParent,
/*9674*/                OPC_MoveParent,
/*9675*/                OPC_RecordChild1, // #2 = $Vm
/*9676*/                OPC_MoveParent,
/*9677*/                OPC_CheckType, MVT::v2i32,
/*9679*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9681*/                OPC_EmitInteger, MVT::i32, 14, 
/*9684*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9687*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9699*/              0, /*End of Scope*/
/*9700*/            0, /*End of Scope*/
/*9701*/          /*Scope*/ 65|128,1/*193*/, /*->9896*/
/*9703*/            OPC_MoveChild, 1,
/*9705*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9708*/            OPC_Scope, 92, /*->9802*/ // 2 children in Scope
/*9710*/              OPC_RecordChild0, // #1 = $src1
/*9711*/              OPC_MoveChild, 1,
/*9713*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9716*/              OPC_MoveChild, 0,
/*9718*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9721*/              OPC_MoveChild, 0,
/*9723*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9726*/              OPC_MoveParent,
/*9727*/              OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9729*/              OPC_CheckType, MVT::v8i8,
/*9731*/              OPC_MoveParent,
/*9732*/              OPC_MoveParent,
/*9733*/              OPC_MoveParent,
/*9734*/              OPC_MoveParent,
/*9735*/              OPC_MoveChild, 1,
/*9737*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9740*/              OPC_Scope, 29, /*->9771*/ // 2 children in Scope
/*9742*/                OPC_RecordChild0, // #2 = $Vn
/*9743*/                OPC_MoveChild, 1,
/*9745*/                OPC_CheckSame, 1,
/*9747*/                OPC_MoveParent,
/*9748*/                OPC_MoveParent,
/*9749*/                OPC_CheckType, MVT::v2i32,
/*9751*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9753*/                OPC_EmitInteger, MVT::i32, 14, 
/*9756*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9759*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9771*/              /*Scope*/ 29, /*->9801*/
/*9772*/                OPC_MoveChild, 0,
/*9774*/                OPC_CheckSame, 1,
/*9776*/                OPC_MoveParent,
/*9777*/                OPC_RecordChild1, // #2 = $Vn
/*9778*/                OPC_MoveParent,
/*9779*/                OPC_CheckType, MVT::v2i32,
/*9781*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9783*/                OPC_EmitInteger, MVT::i32, 14, 
/*9786*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9789*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9801*/              0, /*End of Scope*/
/*9802*/            /*Scope*/ 92, /*->9895*/
/*9803*/              OPC_MoveChild, 0,
/*9805*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9808*/              OPC_MoveChild, 0,
/*9810*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9813*/              OPC_MoveChild, 0,
/*9815*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9818*/              OPC_MoveParent,
/*9819*/              OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9821*/              OPC_CheckType, MVT::v8i8,
/*9823*/              OPC_MoveParent,
/*9824*/              OPC_MoveParent,
/*9825*/              OPC_RecordChild1, // #1 = $src1
/*9826*/              OPC_MoveParent,
/*9827*/              OPC_MoveParent,
/*9828*/              OPC_MoveChild, 1,
/*9830*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9833*/              OPC_Scope, 29, /*->9864*/ // 2 children in Scope
/*9835*/                OPC_RecordChild0, // #2 = $Vn
/*9836*/                OPC_MoveChild, 1,
/*9838*/                OPC_CheckSame, 1,
/*9840*/                OPC_MoveParent,
/*9841*/                OPC_MoveParent,
/*9842*/                OPC_CheckType, MVT::v2i32,
/*9844*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9846*/                OPC_EmitInteger, MVT::i32, 14, 
/*9849*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9852*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9864*/              /*Scope*/ 29, /*->9894*/
/*9865*/                OPC_MoveChild, 0,
/*9867*/                OPC_CheckSame, 1,
/*9869*/                OPC_MoveParent,
/*9870*/                OPC_RecordChild1, // #2 = $Vn
/*9871*/                OPC_MoveParent,
/*9872*/                OPC_CheckType, MVT::v2i32,
/*9874*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9876*/                OPC_EmitInteger, MVT::i32, 14, 
/*9879*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9882*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1)), (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9894*/              0, /*End of Scope*/
/*9895*/            0, /*End of Scope*/
/*9896*/          0, /*End of Scope*/
/*9897*/        /*Scope*/ 67|128,1/*195*/, /*->10094*/
/*9899*/          OPC_MoveChild, 0,
/*9901*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9904*/          OPC_Scope, 93, /*->9999*/ // 2 children in Scope
/*9906*/            OPC_RecordChild0, // #0 = $src1
/*9907*/            OPC_MoveChild, 1,
/*9909*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9912*/            OPC_MoveChild, 0,
/*9914*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9917*/            OPC_MoveChild, 0,
/*9919*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9922*/            OPC_MoveParent,
/*9923*/            OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9925*/            OPC_CheckType, MVT::v8i8,
/*9927*/            OPC_MoveParent,
/*9928*/            OPC_MoveParent,
/*9929*/            OPC_MoveParent,
/*9930*/            OPC_RecordChild1, // #1 = $Vm
/*9931*/            OPC_MoveParent,
/*9932*/            OPC_MoveChild, 1,
/*9934*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9937*/            OPC_Scope, 29, /*->9968*/ // 2 children in Scope
/*9939*/              OPC_RecordChild0, // #2 = $Vn
/*9940*/              OPC_MoveChild, 1,
/*9942*/              OPC_CheckSame, 0,
/*9944*/              OPC_MoveParent,
/*9945*/              OPC_MoveParent,
/*9946*/              OPC_CheckType, MVT::v2i32,
/*9948*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9950*/              OPC_EmitInteger, MVT::i32, 14, 
/*9953*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9956*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9968*/            /*Scope*/ 29, /*->9998*/
/*9969*/              OPC_MoveChild, 0,
/*9971*/              OPC_CheckSame, 0,
/*9973*/              OPC_MoveParent,
/*9974*/              OPC_RecordChild1, // #2 = $Vn
/*9975*/              OPC_MoveParent,
/*9976*/              OPC_CheckType, MVT::v2i32,
/*9978*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9980*/              OPC_EmitInteger, MVT::i32, 14, 
/*9983*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9986*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9998*/            0, /*End of Scope*/
/*9999*/          /*Scope*/ 93, /*->10093*/
/*10000*/           OPC_MoveChild, 0,
/*10002*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10005*/           OPC_MoveChild, 0,
/*10007*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10010*/           OPC_MoveChild, 0,
/*10012*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10015*/           OPC_MoveParent,
/*10016*/           OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10018*/           OPC_CheckType, MVT::v8i8,
/*10020*/           OPC_MoveParent,
/*10021*/           OPC_MoveParent,
/*10022*/           OPC_RecordChild1, // #0 = $src1
/*10023*/           OPC_MoveParent,
/*10024*/           OPC_RecordChild1, // #1 = $Vm
/*10025*/           OPC_MoveParent,
/*10026*/           OPC_MoveChild, 1,
/*10028*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10031*/           OPC_Scope, 29, /*->10062*/ // 2 children in Scope
/*10033*/             OPC_RecordChild0, // #2 = $Vn
/*10034*/             OPC_MoveChild, 1,
/*10036*/             OPC_CheckSame, 0,
/*10038*/             OPC_MoveParent,
/*10039*/             OPC_MoveParent,
/*10040*/             OPC_CheckType, MVT::v2i32,
/*10042*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10044*/             OPC_EmitInteger, MVT::i32, 14, 
/*10047*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10050*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10062*/           /*Scope*/ 29, /*->10092*/
/*10063*/             OPC_MoveChild, 0,
/*10065*/             OPC_CheckSame, 0,
/*10067*/             OPC_MoveParent,
/*10068*/             OPC_RecordChild1, // #2 = $Vn
/*10069*/             OPC_MoveParent,
/*10070*/             OPC_CheckType, MVT::v2i32,
/*10072*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10074*/             OPC_EmitInteger, MVT::i32, 14, 
/*10077*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10080*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10092*/           0, /*End of Scope*/
/*10093*/         0, /*End of Scope*/
/*10094*/       /*Scope*/ 90|128,4/*602*/, /*->10698*/
/*10096*/         OPC_RecordChild0, // #0 = $Vn
/*10097*/         OPC_Scope, 18|128,3/*402*/, /*->10502*/ // 2 children in Scope
/*10100*/           OPC_RecordChild1, // #1 = $src1
/*10101*/           OPC_MoveParent,
/*10102*/           OPC_MoveChild, 1,
/*10104*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10107*/           OPC_Scope, 57, /*->10166*/ // 4 children in Scope
/*10109*/             OPC_RecordChild0, // #2 = $Vm
/*10110*/             OPC_MoveChild, 1,
/*10112*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10115*/             OPC_MoveChild, 0,
/*10117*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10120*/             OPC_MoveChild, 0,
/*10122*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10125*/             OPC_MoveChild, 0,
/*10127*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10130*/             OPC_MoveParent,
/*10131*/             OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10133*/             OPC_CheckType, MVT::v16i8,
/*10135*/             OPC_MoveParent,
/*10136*/             OPC_MoveParent,
/*10137*/             OPC_MoveChild, 1,
/*10139*/             OPC_CheckSame, 1,
/*10141*/             OPC_MoveParent,
/*10142*/             OPC_MoveParent,
/*10143*/             OPC_MoveParent,
/*10144*/             OPC_CheckType, MVT::v4i32,
/*10146*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10148*/             OPC_EmitInteger, MVT::i32, 14, 
/*10151*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10154*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10166*/           /*Scope*/ 111, /*->10278*/
/*10167*/             OPC_MoveChild, 0,
/*10169*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10172*/             OPC_MoveChild, 0,
/*10174*/             OPC_Scope, 50, /*->10226*/ // 2 children in Scope
/*10176*/               OPC_CheckSame, 1,
/*10178*/               OPC_MoveParent,
/*10179*/               OPC_MoveChild, 1,
/*10181*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10184*/               OPC_MoveChild, 0,
/*10186*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10189*/               OPC_MoveChild, 0,
/*10191*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10194*/               OPC_MoveParent,
/*10195*/               OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10197*/               OPC_CheckType, MVT::v16i8,
/*10199*/               OPC_MoveParent,
/*10200*/               OPC_MoveParent,
/*10201*/               OPC_MoveParent,
/*10202*/               OPC_RecordChild1, // #2 = $Vm
/*10203*/               OPC_MoveParent,
/*10204*/               OPC_CheckType, MVT::v4i32,
/*10206*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10208*/               OPC_EmitInteger, MVT::i32, 14, 
/*10211*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10214*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1), (and:v4i32 (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10226*/             /*Scope*/ 50, /*->10277*/
/*10227*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10230*/               OPC_MoveChild, 0,
/*10232*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10235*/               OPC_MoveChild, 0,
/*10237*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10240*/               OPC_MoveParent,
/*10241*/               OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10243*/               OPC_CheckType, MVT::v16i8,
/*10245*/               OPC_MoveParent,
/*10246*/               OPC_MoveParent,
/*10247*/               OPC_MoveChild, 1,
/*10249*/               OPC_CheckSame, 1,
/*10251*/               OPC_MoveParent,
/*10252*/               OPC_MoveParent,
/*10253*/               OPC_RecordChild1, // #2 = $Vm
/*10254*/               OPC_MoveParent,
/*10255*/               OPC_CheckType, MVT::v4i32,
/*10257*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10259*/               OPC_EmitInteger, MVT::i32, 14, 
/*10262*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10265*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10277*/             0, /*End of Scope*/
/*10278*/           /*Scope*/ 110, /*->10389*/
/*10279*/             OPC_RecordChild0, // #2 = $Vm
/*10280*/             OPC_MoveChild, 1,
/*10282*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10285*/             OPC_MoveChild, 0,
/*10287*/             OPC_Scope, 49, /*->10338*/ // 2 children in Scope
/*10289*/               OPC_CheckSame, 0,
/*10291*/               OPC_MoveParent,
/*10292*/               OPC_MoveChild, 1,
/*10294*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10297*/               OPC_MoveChild, 0,
/*10299*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10302*/               OPC_MoveChild, 0,
/*10304*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10307*/               OPC_MoveParent,
/*10308*/               OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10310*/               OPC_CheckType, MVT::v16i8,
/*10312*/               OPC_MoveParent,
/*10313*/               OPC_MoveParent,
/*10314*/               OPC_MoveParent,
/*10315*/               OPC_MoveParent,
/*10316*/               OPC_CheckType, MVT::v4i32,
/*10318*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10320*/               OPC_EmitInteger, MVT::i32, 14, 
/*10323*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10326*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10338*/             /*Scope*/ 49, /*->10388*/
/*10339*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10342*/               OPC_MoveChild, 0,
/*10344*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10347*/               OPC_MoveChild, 0,
/*10349*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10352*/               OPC_MoveParent,
/*10353*/               OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10355*/               OPC_CheckType, MVT::v16i8,
/*10357*/               OPC_MoveParent,
/*10358*/               OPC_MoveParent,
/*10359*/               OPC_MoveChild, 1,
/*10361*/               OPC_CheckSame, 0,
/*10363*/               OPC_MoveParent,
/*10364*/               OPC_MoveParent,
/*10365*/               OPC_MoveParent,
/*10366*/               OPC_CheckType, MVT::v4i32,
/*10368*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10370*/               OPC_EmitInteger, MVT::i32, 14, 
/*10373*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10376*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10388*/             0, /*End of Scope*/
/*10389*/           /*Scope*/ 111, /*->10501*/
/*10390*/             OPC_MoveChild, 0,
/*10392*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10395*/             OPC_MoveChild, 0,
/*10397*/             OPC_Scope, 50, /*->10449*/ // 2 children in Scope
/*10399*/               OPC_CheckSame, 0,
/*10401*/               OPC_MoveParent,
/*10402*/               OPC_MoveChild, 1,
/*10404*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10407*/               OPC_MoveChild, 0,
/*10409*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10412*/               OPC_MoveChild, 0,
/*10414*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10417*/               OPC_MoveParent,
/*10418*/               OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10420*/               OPC_CheckType, MVT::v16i8,
/*10422*/               OPC_MoveParent,
/*10423*/               OPC_MoveParent,
/*10424*/               OPC_MoveParent,
/*10425*/               OPC_RecordChild1, // #2 = $Vm
/*10426*/               OPC_MoveParent,
/*10427*/               OPC_CheckType, MVT::v4i32,
/*10429*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10431*/               OPC_EmitInteger, MVT::i32, 14, 
/*10434*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10437*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10449*/             /*Scope*/ 50, /*->10500*/
/*10450*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10453*/               OPC_MoveChild, 0,
/*10455*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10458*/               OPC_MoveChild, 0,
/*10460*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10463*/               OPC_MoveParent,
/*10464*/               OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10466*/               OPC_CheckType, MVT::v16i8,
/*10468*/               OPC_MoveParent,
/*10469*/               OPC_MoveParent,
/*10470*/               OPC_MoveChild, 1,
/*10472*/               OPC_CheckSame, 0,
/*10474*/               OPC_MoveParent,
/*10475*/               OPC_MoveParent,
/*10476*/               OPC_RecordChild1, // #2 = $Vm
/*10477*/               OPC_MoveParent,
/*10478*/               OPC_CheckType, MVT::v4i32,
/*10480*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10482*/               OPC_EmitInteger, MVT::i32, 14, 
/*10485*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10488*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10500*/             0, /*End of Scope*/
/*10501*/           0, /*End of Scope*/
/*10502*/         /*Scope*/ 65|128,1/*193*/, /*->10697*/
/*10504*/           OPC_MoveChild, 1,
/*10506*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10509*/           OPC_Scope, 92, /*->10603*/ // 2 children in Scope
/*10511*/             OPC_RecordChild0, // #1 = $src1
/*10512*/             OPC_MoveChild, 1,
/*10514*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10517*/             OPC_MoveChild, 0,
/*10519*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10522*/             OPC_MoveChild, 0,
/*10524*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10527*/             OPC_MoveParent,
/*10528*/             OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10530*/             OPC_CheckType, MVT::v16i8,
/*10532*/             OPC_MoveParent,
/*10533*/             OPC_MoveParent,
/*10534*/             OPC_MoveParent,
/*10535*/             OPC_MoveParent,
/*10536*/             OPC_MoveChild, 1,
/*10538*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10541*/             OPC_Scope, 29, /*->10572*/ // 2 children in Scope
/*10543*/               OPC_RecordChild0, // #2 = $Vn
/*10544*/               OPC_MoveChild, 1,
/*10546*/               OPC_CheckSame, 1,
/*10548*/               OPC_MoveParent,
/*10549*/               OPC_MoveParent,
/*10550*/               OPC_CheckType, MVT::v4i32,
/*10552*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10554*/               OPC_EmitInteger, MVT::i32, 14, 
/*10557*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10560*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10572*/             /*Scope*/ 29, /*->10602*/
/*10573*/               OPC_MoveChild, 0,
/*10575*/               OPC_CheckSame, 1,
/*10577*/               OPC_MoveParent,
/*10578*/               OPC_RecordChild1, // #2 = $Vn
/*10579*/               OPC_MoveParent,
/*10580*/               OPC_CheckType, MVT::v4i32,
/*10582*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10584*/               OPC_EmitInteger, MVT::i32, 14, 
/*10587*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10590*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10602*/             0, /*End of Scope*/
/*10603*/           /*Scope*/ 92, /*->10696*/
/*10604*/             OPC_MoveChild, 0,
/*10606*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10609*/             OPC_MoveChild, 0,
/*10611*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10614*/             OPC_MoveChild, 0,
/*10616*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10619*/             OPC_MoveParent,
/*10620*/             OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10622*/             OPC_CheckType, MVT::v16i8,
/*10624*/             OPC_MoveParent,
/*10625*/             OPC_MoveParent,
/*10626*/             OPC_RecordChild1, // #1 = $src1
/*10627*/             OPC_MoveParent,
/*10628*/             OPC_MoveParent,
/*10629*/             OPC_MoveChild, 1,
/*10631*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10634*/             OPC_Scope, 29, /*->10665*/ // 2 children in Scope
/*10636*/               OPC_RecordChild0, // #2 = $Vn
/*10637*/               OPC_MoveChild, 1,
/*10639*/               OPC_CheckSame, 1,
/*10641*/               OPC_MoveParent,
/*10642*/               OPC_MoveParent,
/*10643*/               OPC_CheckType, MVT::v4i32,
/*10645*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10647*/               OPC_EmitInteger, MVT::i32, 14, 
/*10650*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10653*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10665*/             /*Scope*/ 29, /*->10695*/
/*10666*/               OPC_MoveChild, 0,
/*10668*/               OPC_CheckSame, 1,
/*10670*/               OPC_MoveParent,
/*10671*/               OPC_RecordChild1, // #2 = $Vn
/*10672*/               OPC_MoveParent,
/*10673*/               OPC_CheckType, MVT::v4i32,
/*10675*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10677*/               OPC_EmitInteger, MVT::i32, 14, 
/*10680*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10683*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1)), (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10695*/             0, /*End of Scope*/
/*10696*/           0, /*End of Scope*/
/*10697*/         0, /*End of Scope*/
/*10698*/       /*Scope*/ 67|128,1/*195*/, /*->10895*/
/*10700*/         OPC_MoveChild, 0,
/*10702*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10705*/         OPC_Scope, 93, /*->10800*/ // 2 children in Scope
/*10707*/           OPC_RecordChild0, // #0 = $src1
/*10708*/           OPC_MoveChild, 1,
/*10710*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10713*/           OPC_MoveChild, 0,
/*10715*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10718*/           OPC_MoveChild, 0,
/*10720*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10723*/           OPC_MoveParent,
/*10724*/           OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10726*/           OPC_CheckType, MVT::v16i8,
/*10728*/           OPC_MoveParent,
/*10729*/           OPC_MoveParent,
/*10730*/           OPC_MoveParent,
/*10731*/           OPC_RecordChild1, // #1 = $Vm
/*10732*/           OPC_MoveParent,
/*10733*/           OPC_MoveChild, 1,
/*10735*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10738*/           OPC_Scope, 29, /*->10769*/ // 2 children in Scope
/*10740*/             OPC_RecordChild0, // #2 = $Vn
/*10741*/             OPC_MoveChild, 1,
/*10743*/             OPC_CheckSame, 0,
/*10745*/             OPC_MoveParent,
/*10746*/             OPC_MoveParent,
/*10747*/             OPC_CheckType, MVT::v4i32,
/*10749*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10751*/             OPC_EmitInteger, MVT::i32, 14, 
/*10754*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10757*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10769*/           /*Scope*/ 29, /*->10799*/
/*10770*/             OPC_MoveChild, 0,
/*10772*/             OPC_CheckSame, 0,
/*10774*/             OPC_MoveParent,
/*10775*/             OPC_RecordChild1, // #2 = $Vn
/*10776*/             OPC_MoveParent,
/*10777*/             OPC_CheckType, MVT::v4i32,
/*10779*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10781*/             OPC_EmitInteger, MVT::i32, 14, 
/*10784*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10787*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10799*/           0, /*End of Scope*/
/*10800*/         /*Scope*/ 93, /*->10894*/
/*10801*/           OPC_MoveChild, 0,
/*10803*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10806*/           OPC_MoveChild, 0,
/*10808*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10811*/           OPC_MoveChild, 0,
/*10813*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10816*/           OPC_MoveParent,
/*10817*/           OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10819*/           OPC_CheckType, MVT::v16i8,
/*10821*/           OPC_MoveParent,
/*10822*/           OPC_MoveParent,
/*10823*/           OPC_RecordChild1, // #0 = $src1
/*10824*/           OPC_MoveParent,
/*10825*/           OPC_RecordChild1, // #1 = $Vm
/*10826*/           OPC_MoveParent,
/*10827*/           OPC_MoveChild, 1,
/*10829*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10832*/           OPC_Scope, 29, /*->10863*/ // 2 children in Scope
/*10834*/             OPC_RecordChild0, // #2 = $Vn
/*10835*/             OPC_MoveChild, 1,
/*10837*/             OPC_CheckSame, 0,
/*10839*/             OPC_MoveParent,
/*10840*/             OPC_MoveParent,
/*10841*/             OPC_CheckType, MVT::v4i32,
/*10843*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10845*/             OPC_EmitInteger, MVT::i32, 14, 
/*10848*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10851*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10863*/           /*Scope*/ 29, /*->10893*/
/*10864*/             OPC_MoveChild, 0,
/*10866*/             OPC_CheckSame, 0,
/*10868*/             OPC_MoveParent,
/*10869*/             OPC_RecordChild1, // #2 = $Vn
/*10870*/             OPC_MoveParent,
/*10871*/             OPC_CheckType, MVT::v4i32,
/*10873*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10875*/             OPC_EmitInteger, MVT::i32, 14, 
/*10878*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10881*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10893*/           0, /*End of Scope*/
/*10894*/         0, /*End of Scope*/
/*10895*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*10897*/   /*Scope*/ 0|128,1/*128*/, /*->11027*/
/*10899*/     OPC_RecordChild0, // #0 = $Vn
/*10900*/     OPC_MoveChild, 1,
/*10902*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10905*/     OPC_Scope, 73, /*->10980*/ // 2 children in Scope
/*10907*/       OPC_RecordChild0, // #1 = $Vm
/*10908*/       OPC_MoveChild, 1,
/*10910*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10913*/       OPC_MoveChild, 0,
/*10915*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10918*/       OPC_MoveChild, 0,
/*10920*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10923*/       OPC_MoveParent,
/*10924*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10926*/       OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->10953
/*10929*/         OPC_MoveParent,
/*10930*/         OPC_MoveParent,
/*10931*/         OPC_MoveParent,
/*10932*/         OPC_CheckType, MVT::v2i32,
/*10934*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10936*/         OPC_EmitInteger, MVT::i32, 14, 
/*10939*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10942*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v16i8,// ->10979
/*10955*/         OPC_MoveParent,
/*10956*/         OPC_MoveParent,
/*10957*/         OPC_MoveParent,
/*10958*/         OPC_CheckType, MVT::v4i32,
/*10960*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10962*/         OPC_EmitInteger, MVT::i32, 14, 
/*10965*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10968*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*10980*/     /*Scope*/ 45, /*->11026*/
/*10981*/       OPC_MoveChild, 0,
/*10983*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10986*/       OPC_MoveChild, 0,
/*10988*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10991*/       OPC_MoveChild, 0,
/*10993*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10996*/       OPC_MoveParent,
/*10997*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10999*/       OPC_CheckType, MVT::v8i8,
/*11001*/       OPC_MoveParent,
/*11002*/       OPC_MoveParent,
/*11003*/       OPC_RecordChild1, // #1 = $Vm
/*11004*/       OPC_MoveParent,
/*11005*/       OPC_CheckType, MVT::v2i32,
/*11007*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11009*/       OPC_EmitInteger, MVT::i32, 14, 
/*11012*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11015*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11026*/     0, /*End of Scope*/
/*11027*/   /*Scope*/ 101, /*->11129*/
/*11028*/     OPC_MoveChild, 0,
/*11030*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11033*/     OPC_Scope, 46, /*->11081*/ // 2 children in Scope
/*11035*/       OPC_RecordChild0, // #0 = $Vm
/*11036*/       OPC_MoveChild, 1,
/*11038*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11041*/       OPC_MoveChild, 0,
/*11043*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11046*/       OPC_MoveChild, 0,
/*11048*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11051*/       OPC_MoveParent,
/*11052*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*11054*/       OPC_CheckType, MVT::v8i8,
/*11056*/       OPC_MoveParent,
/*11057*/       OPC_MoveParent,
/*11058*/       OPC_MoveParent,
/*11059*/       OPC_RecordChild1, // #1 = $Vn
/*11060*/       OPC_CheckType, MVT::v2i32,
/*11062*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11064*/       OPC_EmitInteger, MVT::i32, 14, 
/*11067*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11070*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11081*/     /*Scope*/ 46, /*->11128*/
/*11082*/       OPC_MoveChild, 0,
/*11084*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11087*/       OPC_MoveChild, 0,
/*11089*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11092*/       OPC_MoveChild, 0,
/*11094*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11097*/       OPC_MoveParent,
/*11098*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*11100*/       OPC_CheckType, MVT::v8i8,
/*11102*/       OPC_MoveParent,
/*11103*/       OPC_MoveParent,
/*11104*/       OPC_RecordChild1, // #0 = $Vm
/*11105*/       OPC_MoveParent,
/*11106*/       OPC_RecordChild1, // #1 = $Vn
/*11107*/       OPC_CheckType, MVT::v2i32,
/*11109*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11111*/       OPC_EmitInteger, MVT::i32, 14, 
/*11114*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11117*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11128*/     0, /*End of Scope*/
/*11129*/   /*Scope*/ 51, /*->11181*/
/*11130*/     OPC_RecordChild0, // #0 = $Vn
/*11131*/     OPC_MoveChild, 1,
/*11133*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11136*/     OPC_MoveChild, 0,
/*11138*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11141*/     OPC_MoveChild, 0,
/*11143*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11146*/     OPC_MoveChild, 0,
/*11148*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11151*/     OPC_MoveParent,
/*11152*/     OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*11154*/     OPC_CheckType, MVT::v16i8,
/*11156*/     OPC_MoveParent,
/*11157*/     OPC_MoveParent,
/*11158*/     OPC_RecordChild1, // #1 = $Vm
/*11159*/     OPC_MoveParent,
/*11160*/     OPC_CheckType, MVT::v4i32,
/*11162*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11164*/     OPC_EmitInteger, MVT::i32, 14, 
/*11167*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11170*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*11181*/   /*Scope*/ 101, /*->11283*/
/*11182*/     OPC_MoveChild, 0,
/*11184*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11187*/     OPC_Scope, 46, /*->11235*/ // 2 children in Scope
/*11189*/       OPC_RecordChild0, // #0 = $Vm
/*11190*/       OPC_MoveChild, 1,
/*11192*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11195*/       OPC_MoveChild, 0,
/*11197*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11200*/       OPC_MoveChild, 0,
/*11202*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11205*/       OPC_MoveParent,
/*11206*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*11208*/       OPC_CheckType, MVT::v16i8,
/*11210*/       OPC_MoveParent,
/*11211*/       OPC_MoveParent,
/*11212*/       OPC_MoveParent,
/*11213*/       OPC_RecordChild1, // #1 = $Vn
/*11214*/       OPC_CheckType, MVT::v4i32,
/*11216*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11218*/       OPC_EmitInteger, MVT::i32, 14, 
/*11221*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11224*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*11235*/     /*Scope*/ 46, /*->11282*/
/*11236*/       OPC_MoveChild, 0,
/*11238*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11241*/       OPC_MoveChild, 0,
/*11243*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11246*/       OPC_MoveChild, 0,
/*11248*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11251*/       OPC_MoveParent,
/*11252*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*11254*/       OPC_CheckType, MVT::v16i8,
/*11256*/       OPC_MoveParent,
/*11257*/       OPC_MoveParent,
/*11258*/       OPC_RecordChild1, // #0 = $Vm
/*11259*/       OPC_MoveParent,
/*11260*/       OPC_RecordChild1, // #1 = $Vn
/*11261*/       OPC_CheckType, MVT::v4i32,
/*11263*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11265*/       OPC_EmitInteger, MVT::i32, 14, 
/*11268*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11271*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*11282*/     0, /*End of Scope*/
/*11283*/   /*Scope*/ 61, /*->11345*/
/*11284*/     OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11290*/     OPC_RecordChild0, // #0 = $src
/*11291*/     OPC_CheckType, MVT::i32,
/*11293*/     OPC_Scope, 24, /*->11319*/ // 2 children in Scope
/*11295*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*11297*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*11302*/       OPC_EmitInteger, MVT::i32, 14, 
/*11305*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11308*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*11319*/     /*Scope*/ 24, /*->11344*/
/*11320*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*11322*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*11327*/       OPC_EmitInteger, MVT::i32, 14, 
/*11330*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11333*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*11344*/     0, /*End of Scope*/
/*11345*/   /*Scope*/ 101|128,1/*229*/, /*->11576*/
/*11347*/     OPC_RecordChild0, // #0 = $Rn
/*11348*/     OPC_RecordChild1, // #1 = $imm
/*11349*/     OPC_Scope, 103, /*->11454*/ // 4 children in Scope
/*11351*/       OPC_MoveChild, 1,
/*11353*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11356*/       OPC_Scope, 30, /*->11388*/ // 3 children in Scope
/*11358*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*11360*/         OPC_MoveParent,
/*11361*/         OPC_CheckType, MVT::i32,
/*11363*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*11365*/         OPC_EmitConvertToTarget, 1,
/*11367*/         OPC_EmitInteger, MVT::i32, 14, 
/*11370*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11373*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11376*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*11388*/       /*Scope*/ 30, /*->11419*/
/*11389*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*11391*/         OPC_MoveParent,
/*11392*/         OPC_CheckType, MVT::i32,
/*11394*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*11396*/         OPC_EmitConvertToTarget, 1,
/*11398*/         OPC_EmitInteger, MVT::i32, 14, 
/*11401*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11404*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11407*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11419*/       /*Scope*/ 33, /*->11453*/
/*11420*/         OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*11422*/         OPC_MoveParent,
/*11423*/         OPC_CheckType, MVT::i32,
/*11425*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*11427*/         OPC_EmitConvertToTarget, 1,
/*11429*/         OPC_EmitNodeXForm, 3, 2, // t2_so_imm_not_XFORM
/*11432*/         OPC_EmitInteger, MVT::i32, 14, 
/*11435*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11438*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11441*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*11453*/       0, /*End of Scope*/
/*11454*/     /*Scope*/ 76, /*->11531*/
/*11455*/       OPC_CheckType, MVT::i32,
/*11457*/       OPC_Scope, 23, /*->11482*/ // 3 children in Scope
/*11459*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*11461*/         OPC_EmitInteger, MVT::i32, 14, 
/*11464*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11470*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*11482*/       /*Scope*/ 23, /*->11506*/
/*11483*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*11485*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*11488*/         OPC_EmitInteger, MVT::i32, 14, 
/*11491*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11494*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tORR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*11506*/       /*Scope*/ 23, /*->11530*/
/*11507*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*11509*/         OPC_EmitInteger, MVT::i32, 14, 
/*11512*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11515*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11518*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*11530*/       0, /*End of Scope*/
/*11531*/     /*Scope*/ 21, /*->11553*/
/*11532*/       OPC_CheckType, MVT::v2i32,
/*11534*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11536*/       OPC_EmitInteger, MVT::i32, 14, 
/*11539*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11542*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11553*/     /*Scope*/ 21, /*->11575*/
/*11554*/       OPC_CheckType, MVT::v4i32,
/*11556*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11558*/       OPC_EmitInteger, MVT::i32, 14, 
/*11561*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11564*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*11575*/     0, /*End of Scope*/
/*11576*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 0|128,91/*11648*/,  TARGET_VAL(ISD::ADD),// ->23229
/*11581*/   OPC_Scope, 99, /*->11682*/ // 75 children in Scope
/*11583*/     OPC_RecordChild0, // #0 = $acc
/*11584*/     OPC_MoveChild, 1,
/*11586*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11589*/     OPC_MoveChild, 0,
/*11591*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11594*/     OPC_MoveChild, 0,
/*11596*/     OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11599*/     OPC_RecordChild0, // #1 = $a
/*11600*/     OPC_MoveChild, 1,
/*11602*/     OPC_CheckInteger, 16, 
/*11604*/     OPC_CheckType, MVT::i32,
/*11606*/     OPC_MoveParent,
/*11607*/     OPC_MoveParent,
/*11608*/     OPC_MoveChild, 1,
/*11610*/     OPC_CheckInteger, 16, 
/*11612*/     OPC_CheckType, MVT::i32,
/*11614*/     OPC_MoveParent,
/*11615*/     OPC_MoveParent,
/*11616*/     OPC_MoveChild, 1,
/*11618*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11621*/     OPC_MoveChild, 0,
/*11623*/     OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11626*/     OPC_RecordChild0, // #2 = $b
/*11627*/     OPC_MoveChild, 1,
/*11629*/     OPC_CheckInteger, 16, 
/*11631*/     OPC_CheckType, MVT::i32,
/*11633*/     OPC_MoveParent,
/*11634*/     OPC_MoveParent,
/*11635*/     OPC_MoveChild, 1,
/*11637*/     OPC_CheckInteger, 16, 
/*11639*/     OPC_CheckType, MVT::i32,
/*11641*/     OPC_MoveParent,
/*11642*/     OPC_MoveParent,
/*11643*/     OPC_MoveParent,
/*11644*/     OPC_CheckType, MVT::i32,
/*11646*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*11648*/     OPC_EmitInteger, MVT::i32, 14, 
/*11651*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11654*/     OPC_Scope, 12, /*->11668*/ // 2 children in Scope
/*11656*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*11668*/     /*Scope*/ 12, /*->11681*/
/*11669*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32))) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*11681*/     0, /*End of Scope*/
/*11682*/   /*Scope*/ 99, /*->11782*/
/*11683*/     OPC_MoveChild, 0,
/*11685*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11688*/     OPC_MoveChild, 0,
/*11690*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11693*/     OPC_MoveChild, 0,
/*11695*/     OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11698*/     OPC_RecordChild0, // #0 = $a
/*11699*/     OPC_MoveChild, 1,
/*11701*/     OPC_CheckInteger, 16, 
/*11703*/     OPC_CheckType, MVT::i32,
/*11705*/     OPC_MoveParent,
/*11706*/     OPC_MoveParent,
/*11707*/     OPC_MoveChild, 1,
/*11709*/     OPC_CheckInteger, 16, 
/*11711*/     OPC_CheckType, MVT::i32,
/*11713*/     OPC_MoveParent,
/*11714*/     OPC_MoveParent,
/*11715*/     OPC_MoveChild, 1,
/*11717*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11720*/     OPC_MoveChild, 0,
/*11722*/     OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11725*/     OPC_RecordChild0, // #1 = $b
/*11726*/     OPC_MoveChild, 1,
/*11728*/     OPC_CheckInteger, 16, 
/*11730*/     OPC_CheckType, MVT::i32,
/*11732*/     OPC_MoveParent,
/*11733*/     OPC_MoveParent,
/*11734*/     OPC_MoveChild, 1,
/*11736*/     OPC_CheckInteger, 16, 
/*11738*/     OPC_CheckType, MVT::i32,
/*11740*/     OPC_MoveParent,
/*11741*/     OPC_MoveParent,
/*11742*/     OPC_MoveParent,
/*11743*/     OPC_RecordChild1, // #2 = $acc
/*11744*/     OPC_CheckType, MVT::i32,
/*11746*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*11748*/     OPC_EmitInteger, MVT::i32, 14, 
/*11751*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11754*/     OPC_Scope, 12, /*->11768*/ // 2 children in Scope
/*11756*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*11768*/     /*Scope*/ 12, /*->11781*/
/*11769*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*11781*/     0, /*End of Scope*/
/*11782*/   /*Scope*/ 67|128,1/*195*/, /*->11979*/
/*11784*/     OPC_RecordChild0, // #0 = $Rn
/*11785*/     OPC_MoveChild, 1,
/*11787*/     OPC_Scope, 46, /*->11835*/ // 4 children in Scope
/*11789*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*11792*/       OPC_MoveChild, 0,
/*11794*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*11797*/       OPC_RecordChild0, // #1 = $Rm
/*11798*/       OPC_RecordChild1, // #2 = $rot
/*11799*/       OPC_MoveChild, 1,
/*11801*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11804*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*11806*/       OPC_CheckType, MVT::i32,
/*11808*/       OPC_MoveParent,
/*11809*/       OPC_MoveParent,
/*11810*/       OPC_MoveParent,
/*11811*/       OPC_CheckType, MVT::i32,
/*11813*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11815*/       OPC_EmitConvertToTarget, 2,
/*11817*/       OPC_EmitInteger, MVT::i32, 14, 
/*11820*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11823*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTABrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (UXTABrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*11835*/     /*Scope*/ 47, /*->11883*/
/*11836*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11840*/       OPC_MoveChild, 0,
/*11842*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*11845*/       OPC_RecordChild0, // #1 = $Rm
/*11846*/       OPC_RecordChild1, // #2 = $rot
/*11847*/       OPC_MoveChild, 1,
/*11849*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11852*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*11854*/       OPC_CheckType, MVT::i32,
/*11856*/       OPC_MoveParent,
/*11857*/       OPC_MoveParent,
/*11858*/       OPC_MoveParent,
/*11859*/       OPC_CheckType, MVT::i32,
/*11861*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11863*/       OPC_EmitConvertToTarget, 2,
/*11865*/       OPC_EmitInteger, MVT::i32, 14, 
/*11868*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11871*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAHrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (UXTAHrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*11883*/     /*Scope*/ 46, /*->11930*/
/*11884*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*11887*/       OPC_MoveChild, 0,
/*11889*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*11892*/       OPC_RecordChild0, // #1 = $Rm
/*11893*/       OPC_RecordChild1, // #2 = $rot
/*11894*/       OPC_MoveChild, 1,
/*11896*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11899*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*11901*/       OPC_CheckType, MVT::i32,
/*11903*/       OPC_MoveParent,
/*11904*/       OPC_MoveParent,
/*11905*/       OPC_MoveParent,
/*11906*/       OPC_CheckType, MVT::i32,
/*11908*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11910*/       OPC_EmitConvertToTarget, 2,
/*11912*/       OPC_EmitInteger, MVT::i32, 14, 
/*11915*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11918*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTABrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (t2UXTABrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*11930*/     /*Scope*/ 47, /*->11978*/
/*11931*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11935*/       OPC_MoveChild, 0,
/*11937*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*11940*/       OPC_RecordChild0, // #1 = $Rm
/*11941*/       OPC_RecordChild1, // #2 = $rot
/*11942*/       OPC_MoveChild, 1,
/*11944*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11947*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*11949*/       OPC_CheckType, MVT::i32,
/*11951*/       OPC_MoveParent,
/*11952*/       OPC_MoveParent,
/*11953*/       OPC_MoveParent,
/*11954*/       OPC_CheckType, MVT::i32,
/*11956*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11958*/       OPC_EmitConvertToTarget, 2,
/*11960*/       OPC_EmitInteger, MVT::i32, 14, 
/*11963*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11966*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAHrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (t2UXTAHrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*11978*/     0, /*End of Scope*/
/*11979*/   /*Scope*/ 70|128,1/*198*/, /*->12179*/
/*11981*/     OPC_MoveChild, 0,
/*11983*/     OPC_Scope, 47, /*->12032*/ // 4 children in Scope
/*11985*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*11988*/       OPC_MoveChild, 0,
/*11990*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*11993*/       OPC_RecordChild0, // #0 = $Rm
/*11994*/       OPC_RecordChild1, // #1 = $rot
/*11995*/       OPC_MoveChild, 1,
/*11997*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12000*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*12002*/       OPC_CheckType, MVT::i32,
/*12004*/       OPC_MoveParent,
/*12005*/       OPC_MoveParent,
/*12006*/       OPC_MoveParent,
/*12007*/       OPC_RecordChild1, // #2 = $Rn
/*12008*/       OPC_CheckType, MVT::i32,
/*12010*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12012*/       OPC_EmitConvertToTarget, 1,
/*12014*/       OPC_EmitInteger, MVT::i32, 14, 
/*12017*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12020*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTABrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTABrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*12032*/     /*Scope*/ 48, /*->12081*/
/*12033*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12037*/       OPC_MoveChild, 0,
/*12039*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*12042*/       OPC_RecordChild0, // #0 = $Rm
/*12043*/       OPC_RecordChild1, // #1 = $rot
/*12044*/       OPC_MoveChild, 1,
/*12046*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12049*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*12051*/       OPC_CheckType, MVT::i32,
/*12053*/       OPC_MoveParent,
/*12054*/       OPC_MoveParent,
/*12055*/       OPC_MoveParent,
/*12056*/       OPC_RecordChild1, // #2 = $Rn
/*12057*/       OPC_CheckType, MVT::i32,
/*12059*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12061*/       OPC_EmitConvertToTarget, 1,
/*12063*/       OPC_EmitInteger, MVT::i32, 14, 
/*12066*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12069*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAHrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTAHrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*12081*/     /*Scope*/ 47, /*->12129*/
/*12082*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*12085*/       OPC_MoveChild, 0,
/*12087*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*12090*/       OPC_RecordChild0, // #0 = $Rm
/*12091*/       OPC_RecordChild1, // #1 = $rot
/*12092*/       OPC_MoveChild, 1,
/*12094*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12097*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*12099*/       OPC_CheckType, MVT::i32,
/*12101*/       OPC_MoveParent,
/*12102*/       OPC_MoveParent,
/*12103*/       OPC_MoveParent,
/*12104*/       OPC_RecordChild1, // #2 = $Rn
/*12105*/       OPC_CheckType, MVT::i32,
/*12107*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12109*/       OPC_EmitConvertToTarget, 1,
/*12111*/       OPC_EmitInteger, MVT::i32, 14, 
/*12114*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12117*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTABrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTABrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*12129*/     /*Scope*/ 48, /*->12178*/
/*12130*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12134*/       OPC_MoveChild, 0,
/*12136*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*12139*/       OPC_RecordChild0, // #0 = $Rm
/*12140*/       OPC_RecordChild1, // #1 = $rot
/*12141*/       OPC_MoveChild, 1,
/*12143*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12146*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*12148*/       OPC_CheckType, MVT::i32,
/*12150*/       OPC_MoveParent,
/*12151*/       OPC_MoveParent,
/*12152*/       OPC_MoveParent,
/*12153*/       OPC_RecordChild1, // #2 = $Rn
/*12154*/       OPC_CheckType, MVT::i32,
/*12156*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12158*/       OPC_EmitConvertToTarget, 1,
/*12160*/       OPC_EmitInteger, MVT::i32, 14, 
/*12163*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12166*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAHrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTAHrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*12178*/     0, /*End of Scope*/
/*12179*/   /*Scope*/ 91|128,1/*219*/, /*->12400*/
/*12181*/     OPC_RecordChild0, // #0 = $acc
/*12182*/     OPC_MoveChild, 1,
/*12184*/     OPC_SwitchOpcode /*2 cases */, 15|128,1/*143*/,  TARGET_VAL(ISD::MUL),// ->12332
/*12189*/       OPC_MoveChild, 0,
/*12191*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12194*/       OPC_Scope, 59, /*->12255*/ // 2 children in Scope
/*12196*/         OPC_MoveChild, 0,
/*12198*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12201*/         OPC_RecordChild0, // #1 = $a
/*12202*/         OPC_MoveChild, 1,
/*12204*/         OPC_CheckInteger, 16, 
/*12206*/         OPC_CheckType, MVT::i32,
/*12208*/         OPC_MoveParent,
/*12209*/         OPC_MoveParent,
/*12210*/         OPC_MoveChild, 1,
/*12212*/         OPC_CheckInteger, 16, 
/*12214*/         OPC_CheckType, MVT::i32,
/*12216*/         OPC_MoveParent,
/*12217*/         OPC_MoveParent,
/*12218*/         OPC_MoveChild, 1,
/*12220*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12223*/         OPC_RecordChild0, // #2 = $b
/*12224*/         OPC_MoveChild, 1,
/*12226*/         OPC_CheckInteger, 16, 
/*12228*/         OPC_CheckType, MVT::i32,
/*12230*/         OPC_MoveParent,
/*12231*/         OPC_MoveParent,
/*12232*/         OPC_MoveParent,
/*12233*/         OPC_CheckType, MVT::i32,
/*12235*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12237*/         OPC_EmitInteger, MVT::i32, 14, 
/*12240*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12243*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12255*/       /*Scope*/ 75, /*->12331*/
/*12256*/         OPC_RecordChild0, // #1 = $a
/*12257*/         OPC_MoveChild, 1,
/*12259*/         OPC_CheckInteger, 16, 
/*12261*/         OPC_CheckType, MVT::i32,
/*12263*/         OPC_MoveParent,
/*12264*/         OPC_MoveParent,
/*12265*/         OPC_MoveChild, 1,
/*12267*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12270*/         OPC_MoveChild, 0,
/*12272*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12275*/         OPC_RecordChild0, // #2 = $b
/*12276*/         OPC_MoveChild, 1,
/*12278*/         OPC_CheckInteger, 16, 
/*12280*/         OPC_CheckType, MVT::i32,
/*12282*/         OPC_MoveParent,
/*12283*/         OPC_MoveParent,
/*12284*/         OPC_MoveChild, 1,
/*12286*/         OPC_CheckInteger, 16, 
/*12288*/         OPC_CheckType, MVT::i32,
/*12290*/         OPC_MoveParent,
/*12291*/         OPC_MoveParent,
/*12292*/         OPC_MoveParent,
/*12293*/         OPC_CheckType, MVT::i32,
/*12295*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12297*/         OPC_EmitInteger, MVT::i32, 14, 
/*12300*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12303*/         OPC_Scope, 12, /*->12317*/ // 2 children in Scope
/*12305*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 30
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12317*/         /*Scope*/ 12, /*->12330*/
/*12318*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32))) - Complexity = 30
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12330*/         0, /*End of Scope*/
/*12331*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 64,  TARGET_VAL(ISD::SRA),// ->12399
/*12335*/       OPC_MoveChild, 0,
/*12337*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*12340*/       OPC_RecordChild0, // #1 = $a
/*12341*/       OPC_MoveChild, 1,
/*12343*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12346*/       OPC_MoveChild, 0,
/*12348*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12351*/       OPC_RecordChild0, // #2 = $b
/*12352*/       OPC_MoveChild, 1,
/*12354*/       OPC_CheckInteger, 16, 
/*12356*/       OPC_CheckType, MVT::i32,
/*12358*/       OPC_MoveParent,
/*12359*/       OPC_MoveParent,
/*12360*/       OPC_MoveChild, 1,
/*12362*/       OPC_CheckInteger, 16, 
/*12364*/       OPC_CheckType, MVT::i32,
/*12366*/       OPC_MoveParent,
/*12367*/       OPC_MoveParent,
/*12368*/       OPC_MoveParent,
/*12369*/       OPC_MoveChild, 1,
/*12371*/       OPC_CheckInteger, 16, 
/*12373*/       OPC_CheckType, MVT::i32,
/*12375*/       OPC_MoveParent,
/*12376*/       OPC_MoveParent,
/*12377*/       OPC_CheckType, MVT::i32,
/*12379*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12381*/       OPC_EmitInteger, MVT::i32, 14, 
/*12384*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12387*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32)) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
              0, // EndSwitchOpcode
/*12400*/   /*Scope*/ 6|128,1/*134*/, /*->12536*/
/*12402*/     OPC_MoveChild, 0,
/*12404*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*12407*/     OPC_MoveChild, 0,
/*12409*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12412*/     OPC_Scope, 60, /*->12474*/ // 2 children in Scope
/*12414*/       OPC_MoveChild, 0,
/*12416*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12419*/       OPC_RecordChild0, // #0 = $a
/*12420*/       OPC_MoveChild, 1,
/*12422*/       OPC_CheckInteger, 16, 
/*12424*/       OPC_CheckType, MVT::i32,
/*12426*/       OPC_MoveParent,
/*12427*/       OPC_MoveParent,
/*12428*/       OPC_MoveChild, 1,
/*12430*/       OPC_CheckInteger, 16, 
/*12432*/       OPC_CheckType, MVT::i32,
/*12434*/       OPC_MoveParent,
/*12435*/       OPC_MoveParent,
/*12436*/       OPC_MoveChild, 1,
/*12438*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12441*/       OPC_RecordChild0, // #1 = $b
/*12442*/       OPC_MoveChild, 1,
/*12444*/       OPC_CheckInteger, 16, 
/*12446*/       OPC_CheckType, MVT::i32,
/*12448*/       OPC_MoveParent,
/*12449*/       OPC_MoveParent,
/*12450*/       OPC_MoveParent,
/*12451*/       OPC_RecordChild1, // #2 = $acc
/*12452*/       OPC_CheckType, MVT::i32,
/*12454*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12456*/       OPC_EmitInteger, MVT::i32, 14, 
/*12459*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12462*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12474*/     /*Scope*/ 60, /*->12535*/
/*12475*/       OPC_RecordChild0, // #0 = $b
/*12476*/       OPC_MoveChild, 1,
/*12478*/       OPC_CheckInteger, 16, 
/*12480*/       OPC_CheckType, MVT::i32,
/*12482*/       OPC_MoveParent,
/*12483*/       OPC_MoveParent,
/*12484*/       OPC_MoveChild, 1,
/*12486*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12489*/       OPC_MoveChild, 0,
/*12491*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12494*/       OPC_RecordChild0, // #1 = $a
/*12495*/       OPC_MoveChild, 1,
/*12497*/       OPC_CheckInteger, 16, 
/*12499*/       OPC_CheckType, MVT::i32,
/*12501*/       OPC_MoveParent,
/*12502*/       OPC_MoveParent,
/*12503*/       OPC_MoveChild, 1,
/*12505*/       OPC_CheckInteger, 16, 
/*12507*/       OPC_CheckType, MVT::i32,
/*12509*/       OPC_MoveParent,
/*12510*/       OPC_MoveParent,
/*12511*/       OPC_MoveParent,
/*12512*/       OPC_RecordChild1, // #2 = $acc
/*12513*/       OPC_CheckType, MVT::i32,
/*12515*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12517*/       OPC_EmitInteger, MVT::i32, 14, 
/*12520*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12523*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12535*/     0, /*End of Scope*/
/*12536*/   /*Scope*/ 70, /*->12607*/
/*12537*/     OPC_RecordChild0, // #0 = $acc
/*12538*/     OPC_MoveChild, 1,
/*12540*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*12543*/     OPC_MoveChild, 0,
/*12545*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12548*/     OPC_MoveChild, 0,
/*12550*/     OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12553*/     OPC_RecordChild0, // #1 = $b
/*12554*/     OPC_MoveChild, 1,
/*12556*/     OPC_CheckInteger, 16, 
/*12558*/     OPC_CheckType, MVT::i32,
/*12560*/     OPC_MoveParent,
/*12561*/     OPC_MoveParent,
/*12562*/     OPC_MoveChild, 1,
/*12564*/     OPC_CheckInteger, 16, 
/*12566*/     OPC_CheckType, MVT::i32,
/*12568*/     OPC_MoveParent,
/*12569*/     OPC_MoveParent,
/*12570*/     OPC_MoveChild, 1,
/*12572*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12575*/     OPC_RecordChild0, // #2 = $a
/*12576*/     OPC_MoveChild, 1,
/*12578*/     OPC_CheckInteger, 16, 
/*12580*/     OPC_CheckType, MVT::i32,
/*12582*/     OPC_MoveParent,
/*12583*/     OPC_MoveParent,
/*12584*/     OPC_MoveParent,
/*12585*/     OPC_CheckType, MVT::i32,
/*12587*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12589*/     OPC_EmitInteger, MVT::i32, 14, 
/*12592*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12595*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 GPR:i32:$a, 16:i32))) - Complexity = 30
              // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12607*/   /*Scope*/ 6|128,1/*134*/, /*->12743*/
/*12609*/     OPC_MoveChild, 0,
/*12611*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*12614*/     OPC_MoveChild, 0,
/*12616*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12619*/     OPC_Scope, 60, /*->12681*/ // 2 children in Scope
/*12621*/       OPC_RecordChild0, // #0 = $a
/*12622*/       OPC_MoveChild, 1,
/*12624*/       OPC_CheckInteger, 16, 
/*12626*/       OPC_CheckType, MVT::i32,
/*12628*/       OPC_MoveParent,
/*12629*/       OPC_MoveParent,
/*12630*/       OPC_MoveChild, 1,
/*12632*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12635*/       OPC_MoveChild, 0,
/*12637*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12640*/       OPC_RecordChild0, // #1 = $b
/*12641*/       OPC_MoveChild, 1,
/*12643*/       OPC_CheckInteger, 16, 
/*12645*/       OPC_CheckType, MVT::i32,
/*12647*/       OPC_MoveParent,
/*12648*/       OPC_MoveParent,
/*12649*/       OPC_MoveChild, 1,
/*12651*/       OPC_CheckInteger, 16, 
/*12653*/       OPC_CheckType, MVT::i32,
/*12655*/       OPC_MoveParent,
/*12656*/       OPC_MoveParent,
/*12657*/       OPC_MoveParent,
/*12658*/       OPC_RecordChild1, // #2 = $acc
/*12659*/       OPC_CheckType, MVT::i32,
/*12661*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12663*/       OPC_EmitInteger, MVT::i32, 14, 
/*12666*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12669*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12681*/     /*Scope*/ 60, /*->12742*/
/*12682*/       OPC_MoveChild, 0,
/*12684*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12687*/       OPC_RecordChild0, // #0 = $b
/*12688*/       OPC_MoveChild, 1,
/*12690*/       OPC_CheckInteger, 16, 
/*12692*/       OPC_CheckType, MVT::i32,
/*12694*/       OPC_MoveParent,
/*12695*/       OPC_MoveParent,
/*12696*/       OPC_MoveChild, 1,
/*12698*/       OPC_CheckInteger, 16, 
/*12700*/       OPC_CheckType, MVT::i32,
/*12702*/       OPC_MoveParent,
/*12703*/       OPC_MoveParent,
/*12704*/       OPC_MoveChild, 1,
/*12706*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12709*/       OPC_RecordChild0, // #1 = $a
/*12710*/       OPC_MoveChild, 1,
/*12712*/       OPC_CheckInteger, 16, 
/*12714*/       OPC_CheckType, MVT::i32,
/*12716*/       OPC_MoveParent,
/*12717*/       OPC_MoveParent,
/*12718*/       OPC_MoveParent,
/*12719*/       OPC_RecordChild1, // #2 = $acc
/*12720*/       OPC_CheckType, MVT::i32,
/*12722*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12724*/       OPC_EmitInteger, MVT::i32, 14, 
/*12727*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12730*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 GPR:i32:$a, 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12742*/     0, /*End of Scope*/
/*12743*/   /*Scope*/ 70, /*->12814*/
/*12744*/     OPC_RecordChild0, // #0 = $acc
/*12745*/     OPC_MoveChild, 1,
/*12747*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12750*/     OPC_MoveChild, 0,
/*12752*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*12755*/     OPC_MoveChild, 0,
/*12757*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12760*/     OPC_MoveChild, 0,
/*12762*/     OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12765*/     OPC_RecordChild0, // #1 = $b
/*12766*/     OPC_MoveChild, 1,
/*12768*/     OPC_CheckInteger, 16, 
/*12770*/     OPC_CheckType, MVT::i32,
/*12772*/     OPC_MoveParent,
/*12773*/     OPC_MoveParent,
/*12774*/     OPC_MoveChild, 1,
/*12776*/     OPC_CheckInteger, 16, 
/*12778*/     OPC_CheckType, MVT::i32,
/*12780*/     OPC_MoveParent,
/*12781*/     OPC_MoveParent,
/*12782*/     OPC_RecordChild1, // #2 = $a
/*12783*/     OPC_MoveParent,
/*12784*/     OPC_MoveChild, 1,
/*12786*/     OPC_CheckInteger, 16, 
/*12788*/     OPC_CheckType, MVT::i32,
/*12790*/     OPC_MoveParent,
/*12791*/     OPC_MoveParent,
/*12792*/     OPC_CheckType, MVT::i32,
/*12794*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12796*/     OPC_EmitInteger, MVT::i32, 14, 
/*12799*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12802*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32)) - Complexity = 30
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12814*/   /*Scope*/ 6|128,1/*134*/, /*->12950*/
/*12816*/     OPC_MoveChild, 0,
/*12818*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12821*/     OPC_MoveChild, 0,
/*12823*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*12826*/     OPC_Scope, 60, /*->12888*/ // 2 children in Scope
/*12828*/       OPC_RecordChild0, // #0 = $a
/*12829*/       OPC_MoveChild, 1,
/*12831*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12834*/       OPC_MoveChild, 0,
/*12836*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12839*/       OPC_RecordChild0, // #1 = $b
/*12840*/       OPC_MoveChild, 1,
/*12842*/       OPC_CheckInteger, 16, 
/*12844*/       OPC_CheckType, MVT::i32,
/*12846*/       OPC_MoveParent,
/*12847*/       OPC_MoveParent,
/*12848*/       OPC_MoveChild, 1,
/*12850*/       OPC_CheckInteger, 16, 
/*12852*/       OPC_CheckType, MVT::i32,
/*12854*/       OPC_MoveParent,
/*12855*/       OPC_MoveParent,
/*12856*/       OPC_MoveParent,
/*12857*/       OPC_MoveChild, 1,
/*12859*/       OPC_CheckInteger, 16, 
/*12861*/       OPC_CheckType, MVT::i32,
/*12863*/       OPC_MoveParent,
/*12864*/       OPC_MoveParent,
/*12865*/       OPC_RecordChild1, // #2 = $acc
/*12866*/       OPC_CheckType, MVT::i32,
/*12868*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12870*/       OPC_EmitInteger, MVT::i32, 14, 
/*12873*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12876*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12888*/     /*Scope*/ 60, /*->12949*/
/*12889*/       OPC_MoveChild, 0,
/*12891*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12894*/       OPC_MoveChild, 0,
/*12896*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12899*/       OPC_RecordChild0, // #0 = $b
/*12900*/       OPC_MoveChild, 1,
/*12902*/       OPC_CheckInteger, 16, 
/*12904*/       OPC_CheckType, MVT::i32,
/*12906*/       OPC_MoveParent,
/*12907*/       OPC_MoveParent,
/*12908*/       OPC_MoveChild, 1,
/*12910*/       OPC_CheckInteger, 16, 
/*12912*/       OPC_CheckType, MVT::i32,
/*12914*/       OPC_MoveParent,
/*12915*/       OPC_MoveParent,
/*12916*/       OPC_RecordChild1, // #1 = $a
/*12917*/       OPC_MoveParent,
/*12918*/       OPC_MoveChild, 1,
/*12920*/       OPC_CheckInteger, 16, 
/*12922*/       OPC_CheckType, MVT::i32,
/*12924*/       OPC_MoveParent,
/*12925*/       OPC_MoveParent,
/*12926*/       OPC_RecordChild1, // #2 = $acc
/*12927*/       OPC_CheckType, MVT::i32,
/*12929*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12931*/       OPC_EmitInteger, MVT::i32, 14, 
/*12934*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12937*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12949*/     0, /*End of Scope*/
/*12950*/   /*Scope*/ 115, /*->13066*/
/*12951*/     OPC_RecordChild0, // #0 = $Rn
/*12952*/     OPC_MoveChild, 1,
/*12954*/     OPC_Scope, 26, /*->12982*/ // 4 children in Scope
/*12956*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*12959*/       OPC_RecordChild0, // #1 = $Rm
/*12960*/       OPC_MoveParent,
/*12961*/       OPC_CheckType, MVT::i32,
/*12963*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12965*/       OPC_EmitInteger, MVT::i32, 14, 
/*12968*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12971*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (UXTABrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*12982*/     /*Scope*/ 27, /*->13010*/
/*12983*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12987*/       OPC_RecordChild0, // #1 = $Rm
/*12988*/       OPC_MoveParent,
/*12989*/       OPC_CheckType, MVT::i32,
/*12991*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12993*/       OPC_EmitInteger, MVT::i32, 14, 
/*12996*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12999*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (UXTAHrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*13010*/     /*Scope*/ 26, /*->13037*/
/*13011*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*13014*/       OPC_RecordChild0, // #1 = $Rm
/*13015*/       OPC_MoveParent,
/*13016*/       OPC_CheckType, MVT::i32,
/*13018*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*13020*/       OPC_EmitInteger, MVT::i32, 14, 
/*13023*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13026*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (t2UXTABrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13037*/     /*Scope*/ 27, /*->13065*/
/*13038*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*13042*/       OPC_RecordChild0, // #1 = $Rm
/*13043*/       OPC_MoveParent,
/*13044*/       OPC_CheckType, MVT::i32,
/*13046*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*13048*/       OPC_EmitInteger, MVT::i32, 14, 
/*13051*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13054*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (t2UXTAHrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13065*/     0, /*End of Scope*/
/*13066*/   /*Scope*/ 118, /*->13185*/
/*13067*/     OPC_MoveChild, 0,
/*13069*/     OPC_Scope, 27, /*->13098*/ // 4 children in Scope
/*13071*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*13074*/       OPC_RecordChild0, // #0 = $Rm
/*13075*/       OPC_MoveParent,
/*13076*/       OPC_RecordChild1, // #1 = $Rn
/*13077*/       OPC_CheckType, MVT::i32,
/*13079*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*13081*/       OPC_EmitInteger, MVT::i32, 14, 
/*13084*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13087*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTABrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*13098*/     /*Scope*/ 28, /*->13127*/
/*13099*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*13103*/       OPC_RecordChild0, // #0 = $Rm
/*13104*/       OPC_MoveParent,
/*13105*/       OPC_RecordChild1, // #1 = $Rn
/*13106*/       OPC_CheckType, MVT::i32,
/*13108*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*13110*/       OPC_EmitInteger, MVT::i32, 14, 
/*13113*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13116*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTAHrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*13127*/     /*Scope*/ 27, /*->13155*/
/*13128*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*13131*/       OPC_RecordChild0, // #0 = $Rm
/*13132*/       OPC_MoveParent,
/*13133*/       OPC_RecordChild1, // #1 = $Rn
/*13134*/       OPC_CheckType, MVT::i32,
/*13136*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*13138*/       OPC_EmitInteger, MVT::i32, 14, 
/*13141*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13144*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTABrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13155*/     /*Scope*/ 28, /*->13184*/
/*13156*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*13160*/       OPC_RecordChild0, // #0 = $Rm
/*13161*/       OPC_MoveParent,
/*13162*/       OPC_RecordChild1, // #1 = $Rn
/*13163*/       OPC_CheckType, MVT::i32,
/*13165*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*13167*/       OPC_EmitInteger, MVT::i32, 14, 
/*13170*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13173*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTAHrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13184*/     0, /*End of Scope*/
/*13185*/   /*Scope*/ 54|128,1/*182*/, /*->13369*/
/*13187*/     OPC_RecordChild0, // #0 = $Ra
/*13188*/     OPC_MoveChild, 1,
/*13190*/     OPC_SwitchOpcode /*2 cases */, 96,  TARGET_VAL(ISD::MUL),// ->13290
/*13194*/       OPC_MoveChild, 0,
/*13196*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13199*/       OPC_RecordChild0, // #1 = $Rn
/*13200*/       OPC_MoveChild, 1,
/*13202*/       OPC_CheckInteger, 16, 
/*13204*/       OPC_CheckType, MVT::i32,
/*13206*/       OPC_MoveParent,
/*13207*/       OPC_MoveParent,
/*13208*/       OPC_MoveChild, 1,
/*13210*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13213*/       OPC_RecordChild0, // #2 = $Rm
/*13214*/       OPC_MoveChild, 1,
/*13216*/       OPC_CheckInteger, 16, 
/*13218*/       OPC_CheckType, MVT::i32,
/*13220*/       OPC_MoveParent,
/*13221*/       OPC_MoveParent,
/*13222*/       OPC_MoveParent,
/*13223*/       OPC_CheckType, MVT::i32,
/*13225*/       OPC_Scope, 20, /*->13247*/ // 3 children in Scope
/*13227*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13229*/         OPC_EmitInteger, MVT::i32, 14, 
/*13232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13235*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13247*/       /*Scope*/ 20, /*->13268*/
/*13248*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13250*/         OPC_EmitInteger, MVT::i32, 14, 
/*13253*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13256*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13268*/       /*Scope*/ 20, /*->13289*/
/*13269*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13271*/         OPC_EmitInteger, MVT::i32, 14, 
/*13274*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13277*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), (sra:i32 GPR:i32:$Rn, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13289*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 75,  TARGET_VAL(ISD::SRA),// ->13368
/*13293*/       OPC_MoveChild, 0,
/*13295*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13298*/       OPC_RecordChild0, // #1 = $Rn
/*13299*/       OPC_MoveChild, 1,
/*13301*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13304*/       OPC_RecordChild0, // #2 = $Rm
/*13305*/       OPC_MoveChild, 1,
/*13307*/       OPC_CheckInteger, 16, 
/*13309*/       OPC_CheckType, MVT::i32,
/*13311*/       OPC_MoveParent,
/*13312*/       OPC_MoveParent,
/*13313*/       OPC_MoveParent,
/*13314*/       OPC_MoveChild, 1,
/*13316*/       OPC_CheckInteger, 16, 
/*13318*/       OPC_CheckType, MVT::i32,
/*13320*/       OPC_MoveParent,
/*13321*/       OPC_MoveParent,
/*13322*/       OPC_CheckType, MVT::i32,
/*13324*/       OPC_Scope, 20, /*->13346*/ // 2 children in Scope
/*13326*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13328*/         OPC_EmitInteger, MVT::i32, 14, 
/*13331*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13334*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPR:i32:$Rn, (sra:i32 GPR:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13346*/       /*Scope*/ 20, /*->13367*/
/*13347*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13349*/         OPC_EmitInteger, MVT::i32, 14, 
/*13352*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13355*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13367*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*13369*/   /*Scope*/ 73, /*->13443*/
/*13370*/     OPC_MoveChild, 0,
/*13372*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13375*/     OPC_MoveChild, 0,
/*13377*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13380*/     OPC_RecordChild0, // #0 = $Rn
/*13381*/     OPC_MoveChild, 1,
/*13383*/     OPC_CheckInteger, 16, 
/*13385*/     OPC_CheckType, MVT::i32,
/*13387*/     OPC_MoveParent,
/*13388*/     OPC_MoveParent,
/*13389*/     OPC_MoveChild, 1,
/*13391*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13394*/     OPC_RecordChild0, // #1 = $Rm
/*13395*/     OPC_MoveChild, 1,
/*13397*/     OPC_CheckInteger, 16, 
/*13399*/     OPC_CheckType, MVT::i32,
/*13401*/     OPC_MoveParent,
/*13402*/     OPC_MoveParent,
/*13403*/     OPC_MoveParent,
/*13404*/     OPC_RecordChild1, // #2 = $Ra
/*13405*/     OPC_CheckType, MVT::i32,
/*13407*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13409*/     OPC_EmitInteger, MVT::i32, 14, 
/*13412*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13415*/     OPC_Scope, 12, /*->13429*/ // 2 children in Scope
/*13417*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
                // Dst: (SMLATT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13429*/     /*Scope*/ 12, /*->13442*/
/*13430*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), (sra:i32 GPR:i32:$Rn, 16:i32)), GPR:i32:$Ra) - Complexity = 22
                // Dst: (SMLATT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13442*/     0, /*End of Scope*/
/*13443*/   /*Scope*/ 57, /*->13501*/
/*13444*/     OPC_RecordChild0, // #0 = $Ra
/*13445*/     OPC_MoveChild, 1,
/*13447*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13450*/     OPC_MoveChild, 0,
/*13452*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13455*/     OPC_MoveChild, 0,
/*13457*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13460*/     OPC_RecordChild0, // #1 = $Rm
/*13461*/     OPC_MoveChild, 1,
/*13463*/     OPC_CheckInteger, 16, 
/*13465*/     OPC_CheckType, MVT::i32,
/*13467*/     OPC_MoveParent,
/*13468*/     OPC_MoveParent,
/*13469*/     OPC_RecordChild1, // #2 = $Rn
/*13470*/     OPC_MoveParent,
/*13471*/     OPC_MoveChild, 1,
/*13473*/     OPC_CheckInteger, 16, 
/*13475*/     OPC_CheckType, MVT::i32,
/*13477*/     OPC_MoveParent,
/*13478*/     OPC_MoveParent,
/*13479*/     OPC_CheckType, MVT::i32,
/*13481*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13483*/     OPC_EmitInteger, MVT::i32, 14, 
/*13486*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13489*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), GPR:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (SMLAWT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13501*/   /*Scope*/ 108, /*->13610*/
/*13502*/     OPC_MoveChild, 0,
/*13504*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13507*/     OPC_MoveChild, 0,
/*13509*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13512*/     OPC_Scope, 47, /*->13561*/ // 2 children in Scope
/*13514*/       OPC_RecordChild0, // #0 = $Rn
/*13515*/       OPC_MoveChild, 1,
/*13517*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13520*/       OPC_RecordChild0, // #1 = $Rm
/*13521*/       OPC_MoveChild, 1,
/*13523*/       OPC_CheckInteger, 16, 
/*13525*/       OPC_CheckType, MVT::i32,
/*13527*/       OPC_MoveParent,
/*13528*/       OPC_MoveParent,
/*13529*/       OPC_MoveParent,
/*13530*/       OPC_MoveChild, 1,
/*13532*/       OPC_CheckInteger, 16, 
/*13534*/       OPC_CheckType, MVT::i32,
/*13536*/       OPC_MoveParent,
/*13537*/       OPC_MoveParent,
/*13538*/       OPC_RecordChild1, // #2 = $Ra
/*13539*/       OPC_CheckType, MVT::i32,
/*13541*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13543*/       OPC_EmitInteger, MVT::i32, 14, 
/*13546*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13549*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$Rn, (sra:i32 GPR:i32:$Rm, 16:i32)), 16:i32), GPR:i32:$Ra) - Complexity = 22
                // Dst: (SMLAWT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13561*/     /*Scope*/ 47, /*->13609*/
/*13562*/       OPC_MoveChild, 0,
/*13564*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13567*/       OPC_RecordChild0, // #0 = $Rm
/*13568*/       OPC_MoveChild, 1,
/*13570*/       OPC_CheckInteger, 16, 
/*13572*/       OPC_CheckType, MVT::i32,
/*13574*/       OPC_MoveParent,
/*13575*/       OPC_MoveParent,
/*13576*/       OPC_RecordChild1, // #1 = $Rn
/*13577*/       OPC_MoveParent,
/*13578*/       OPC_MoveChild, 1,
/*13580*/       OPC_CheckInteger, 16, 
/*13582*/       OPC_CheckType, MVT::i32,
/*13584*/       OPC_MoveParent,
/*13585*/       OPC_MoveParent,
/*13586*/       OPC_RecordChild1, // #2 = $Ra
/*13587*/       OPC_CheckType, MVT::i32,
/*13589*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13591*/       OPC_EmitInteger, MVT::i32, 14, 
/*13594*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13597*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), GPR:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 22
                // Dst: (SMLAWT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13609*/     0, /*End of Scope*/
/*13610*/   /*Scope*/ 57, /*->13668*/
/*13611*/     OPC_RecordChild0, // #0 = $Ra
/*13612*/     OPC_MoveChild, 1,
/*13614*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13617*/     OPC_MoveChild, 0,
/*13619*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13622*/     OPC_RecordChild0, // #1 = $Rm
/*13623*/     OPC_MoveChild, 1,
/*13625*/     OPC_CheckInteger, 16, 
/*13627*/     OPC_CheckType, MVT::i32,
/*13629*/     OPC_MoveParent,
/*13630*/     OPC_MoveParent,
/*13631*/     OPC_MoveChild, 1,
/*13633*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13636*/     OPC_RecordChild0, // #2 = $Rn
/*13637*/     OPC_MoveChild, 1,
/*13639*/     OPC_CheckInteger, 16, 
/*13641*/     OPC_CheckType, MVT::i32,
/*13643*/     OPC_MoveParent,
/*13644*/     OPC_MoveParent,
/*13645*/     OPC_MoveParent,
/*13646*/     OPC_CheckType, MVT::i32,
/*13648*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13650*/     OPC_EmitInteger, MVT::i32, 14, 
/*13653*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13656*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sra:i32 rGPR:i32:$Rn, 16:i32))) - Complexity = 22
              // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13668*/   /*Scope*/ 73, /*->13742*/
/*13669*/     OPC_MoveChild, 0,
/*13671*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13674*/     OPC_MoveChild, 0,
/*13676*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13679*/     OPC_RecordChild0, // #0 = $Rn
/*13680*/     OPC_MoveChild, 1,
/*13682*/     OPC_CheckInteger, 16, 
/*13684*/     OPC_CheckType, MVT::i32,
/*13686*/     OPC_MoveParent,
/*13687*/     OPC_MoveParent,
/*13688*/     OPC_MoveChild, 1,
/*13690*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13693*/     OPC_RecordChild0, // #1 = $Rm
/*13694*/     OPC_MoveChild, 1,
/*13696*/     OPC_CheckInteger, 16, 
/*13698*/     OPC_CheckType, MVT::i32,
/*13700*/     OPC_MoveParent,
/*13701*/     OPC_MoveParent,
/*13702*/     OPC_MoveParent,
/*13703*/     OPC_RecordChild1, // #2 = $Ra
/*13704*/     OPC_CheckType, MVT::i32,
/*13706*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13708*/     OPC_EmitInteger, MVT::i32, 14, 
/*13711*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13714*/     OPC_Scope, 12, /*->13728*/ // 2 children in Scope
/*13716*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13728*/     /*Scope*/ 12, /*->13741*/
/*13729*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sra:i32 rGPR:i32:$Rn, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13741*/     0, /*End of Scope*/
/*13742*/   /*Scope*/ 57, /*->13800*/
/*13743*/     OPC_RecordChild0, // #0 = $Ra
/*13744*/     OPC_MoveChild, 1,
/*13746*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13749*/     OPC_MoveChild, 0,
/*13751*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13754*/     OPC_MoveChild, 0,
/*13756*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13759*/     OPC_RecordChild0, // #1 = $Rm
/*13760*/     OPC_MoveChild, 1,
/*13762*/     OPC_CheckInteger, 16, 
/*13764*/     OPC_CheckType, MVT::i32,
/*13766*/     OPC_MoveParent,
/*13767*/     OPC_MoveParent,
/*13768*/     OPC_RecordChild1, // #2 = $Rn
/*13769*/     OPC_MoveParent,
/*13770*/     OPC_MoveChild, 1,
/*13772*/     OPC_CheckInteger, 16, 
/*13774*/     OPC_CheckType, MVT::i32,
/*13776*/     OPC_MoveParent,
/*13777*/     OPC_MoveParent,
/*13778*/     OPC_CheckType, MVT::i32,
/*13780*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13782*/     OPC_EmitInteger, MVT::i32, 14, 
/*13785*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13788*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13800*/   /*Scope*/ 108, /*->13909*/
/*13801*/     OPC_MoveChild, 0,
/*13803*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13806*/     OPC_MoveChild, 0,
/*13808*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13811*/     OPC_Scope, 47, /*->13860*/ // 2 children in Scope
/*13813*/       OPC_RecordChild0, // #0 = $Rn
/*13814*/       OPC_MoveChild, 1,
/*13816*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13819*/       OPC_RecordChild0, // #1 = $Rm
/*13820*/       OPC_MoveChild, 1,
/*13822*/       OPC_CheckInteger, 16, 
/*13824*/       OPC_CheckType, MVT::i32,
/*13826*/       OPC_MoveParent,
/*13827*/       OPC_MoveParent,
/*13828*/       OPC_MoveParent,
/*13829*/       OPC_MoveChild, 1,
/*13831*/       OPC_CheckInteger, 16, 
/*13833*/       OPC_CheckType, MVT::i32,
/*13835*/       OPC_MoveParent,
/*13836*/       OPC_MoveParent,
/*13837*/       OPC_RecordChild1, // #2 = $Ra
/*13838*/       OPC_CheckType, MVT::i32,
/*13840*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13842*/       OPC_EmitInteger, MVT::i32, 14, 
/*13845*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13848*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13860*/     /*Scope*/ 47, /*->13908*/
/*13861*/       OPC_MoveChild, 0,
/*13863*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13866*/       OPC_RecordChild0, // #0 = $Rm
/*13867*/       OPC_MoveChild, 1,
/*13869*/       OPC_CheckInteger, 16, 
/*13871*/       OPC_CheckType, MVT::i32,
/*13873*/       OPC_MoveParent,
/*13874*/       OPC_MoveParent,
/*13875*/       OPC_RecordChild1, // #1 = $Rn
/*13876*/       OPC_MoveParent,
/*13877*/       OPC_MoveChild, 1,
/*13879*/       OPC_CheckInteger, 16, 
/*13881*/       OPC_CheckType, MVT::i32,
/*13883*/       OPC_MoveParent,
/*13884*/       OPC_MoveParent,
/*13885*/       OPC_RecordChild1, // #2 = $Ra
/*13886*/       OPC_CheckType, MVT::i32,
/*13888*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13890*/       OPC_EmitInteger, MVT::i32, 14, 
/*13893*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13896*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13908*/     0, /*End of Scope*/
/*13909*/   /*Scope*/ 118|128,1/*246*/, /*->14157*/
/*13911*/     OPC_RecordChild0, // #0 = $Ra
/*13912*/     OPC_MoveChild, 1,
/*13914*/     OPC_SwitchOpcode /*2 cases */, 35|128,1/*163*/,  TARGET_VAL(ISD::MUL),// ->14082
/*13919*/       OPC_MoveChild, 0,
/*13921*/       OPC_SwitchOpcode /*2 cases */, 66,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->13991
/*13925*/         OPC_RecordChild0, // #1 = $Rn
/*13926*/         OPC_MoveChild, 1,
/*13928*/         OPC_CheckValueType, MVT::i16,
/*13930*/         OPC_MoveParent,
/*13931*/         OPC_MoveParent,
/*13932*/         OPC_MoveChild, 1,
/*13934*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13937*/         OPC_RecordChild0, // #2 = $Rm
/*13938*/         OPC_MoveChild, 1,
/*13940*/         OPC_CheckInteger, 16, 
/*13942*/         OPC_CheckType, MVT::i32,
/*13944*/         OPC_MoveParent,
/*13945*/         OPC_MoveParent,
/*13946*/         OPC_MoveParent,
/*13947*/         OPC_Scope, 20, /*->13969*/ // 2 children in Scope
/*13949*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13951*/           OPC_EmitInteger, MVT::i32, 14, 
/*13954*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13957*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13969*/         /*Scope*/ 20, /*->13990*/
/*13970*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13972*/           OPC_EmitInteger, MVT::i32, 14, 
/*13975*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13978*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13990*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 87,  TARGET_VAL(ISD::SRA),// ->14081
/*13994*/         OPC_RecordChild0, // #1 = $Rn
/*13995*/         OPC_MoveChild, 1,
/*13997*/         OPC_CheckInteger, 16, 
/*13999*/         OPC_CheckType, MVT::i32,
/*14001*/         OPC_MoveParent,
/*14002*/         OPC_MoveParent,
/*14003*/         OPC_MoveChild, 1,
/*14005*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14008*/         OPC_RecordChild0, // #2 = $Rm
/*14009*/         OPC_MoveChild, 1,
/*14011*/         OPC_CheckValueType, MVT::i16,
/*14013*/         OPC_MoveParent,
/*14014*/         OPC_MoveParent,
/*14015*/         OPC_MoveParent,
/*14016*/         OPC_Scope, 20, /*->14038*/ // 3 children in Scope
/*14018*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14020*/           OPC_EmitInteger, MVT::i32, 14, 
/*14023*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14026*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*14038*/         /*Scope*/ 20, /*->14059*/
/*14039*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14041*/           OPC_EmitInteger, MVT::i32, 14, 
/*14044*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14047*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*14059*/         /*Scope*/ 20, /*->14080*/
/*14060*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14062*/           OPC_EmitInteger, MVT::i32, 14, 
/*14065*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14068*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), (sext_inreg:i32 GPR:i32:$Rn, i16:Other))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*14080*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 71,  TARGET_VAL(ISD::SRA),// ->14156
/*14085*/       OPC_MoveChild, 0,
/*14087*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14090*/       OPC_RecordChild0, // #1 = $Rn
/*14091*/       OPC_MoveChild, 1,
/*14093*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14096*/       OPC_RecordChild0, // #2 = $Rm
/*14097*/       OPC_MoveChild, 1,
/*14099*/       OPC_CheckValueType, MVT::i16,
/*14101*/       OPC_MoveParent,
/*14102*/       OPC_MoveParent,
/*14103*/       OPC_MoveParent,
/*14104*/       OPC_MoveChild, 1,
/*14106*/       OPC_CheckInteger, 16, 
/*14108*/       OPC_CheckType, MVT::i32,
/*14110*/       OPC_MoveParent,
/*14111*/       OPC_MoveParent,
/*14112*/       OPC_Scope, 20, /*->14134*/ // 2 children in Scope
/*14114*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14116*/         OPC_EmitInteger, MVT::i32, 14, 
/*14119*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14122*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*14134*/       /*Scope*/ 20, /*->14155*/
/*14135*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14137*/         OPC_EmitInteger, MVT::i32, 14, 
/*14140*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14143*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*14155*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*14157*/   /*Scope*/ 101, /*->14259*/
/*14158*/     OPC_MoveChild, 0,
/*14160*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14163*/     OPC_MoveChild, 0,
/*14165*/     OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->14212
/*14169*/       OPC_RecordChild0, // #0 = $Rn
/*14170*/       OPC_MoveChild, 1,
/*14172*/       OPC_CheckValueType, MVT::i16,
/*14174*/       OPC_MoveParent,
/*14175*/       OPC_MoveParent,
/*14176*/       OPC_MoveChild, 1,
/*14178*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14181*/       OPC_RecordChild0, // #1 = $Rm
/*14182*/       OPC_MoveChild, 1,
/*14184*/       OPC_CheckInteger, 16, 
/*14186*/       OPC_CheckType, MVT::i32,
/*14188*/       OPC_MoveParent,
/*14189*/       OPC_MoveParent,
/*14190*/       OPC_MoveParent,
/*14191*/       OPC_RecordChild1, // #2 = $Ra
/*14192*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14194*/       OPC_EmitInteger, MVT::i32, 14, 
/*14197*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14200*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->14258
/*14215*/       OPC_RecordChild0, // #0 = $Rm
/*14216*/       OPC_MoveChild, 1,
/*14218*/       OPC_CheckInteger, 16, 
/*14220*/       OPC_CheckType, MVT::i32,
/*14222*/       OPC_MoveParent,
/*14223*/       OPC_MoveParent,
/*14224*/       OPC_MoveChild, 1,
/*14226*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14229*/       OPC_RecordChild0, // #1 = $Rn
/*14230*/       OPC_MoveChild, 1,
/*14232*/       OPC_CheckValueType, MVT::i16,
/*14234*/       OPC_MoveParent,
/*14235*/       OPC_MoveParent,
/*14236*/       OPC_MoveParent,
/*14237*/       OPC_RecordChild1, // #2 = $Ra
/*14238*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14240*/       OPC_EmitInteger, MVT::i32, 14, 
/*14243*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14246*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), (sext_inreg:i32 GPR:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*14259*/   /*Scope*/ 53, /*->14313*/
/*14260*/     OPC_RecordChild0, // #0 = $Ra
/*14261*/     OPC_MoveChild, 1,
/*14263*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14266*/     OPC_MoveChild, 0,
/*14268*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14271*/     OPC_RecordChild0, // #1 = $Rm
/*14272*/     OPC_MoveChild, 1,
/*14274*/     OPC_CheckValueType, MVT::i16,
/*14276*/     OPC_MoveParent,
/*14277*/     OPC_MoveParent,
/*14278*/     OPC_MoveChild, 1,
/*14280*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14283*/     OPC_RecordChild0, // #2 = $Rn
/*14284*/     OPC_MoveChild, 1,
/*14286*/     OPC_CheckInteger, 16, 
/*14288*/     OPC_CheckType, MVT::i32,
/*14290*/     OPC_MoveParent,
/*14291*/     OPC_MoveParent,
/*14292*/     OPC_MoveParent,
/*14293*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14295*/     OPC_EmitInteger, MVT::i32, 14, 
/*14298*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14301*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), (sra:i32 GPR:i32:$Rn, 16:i32))) - Complexity = 17
              // Dst: (SMLATB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*14313*/   /*Scope*/ 101, /*->14415*/
/*14314*/     OPC_MoveChild, 0,
/*14316*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14319*/     OPC_MoveChild, 0,
/*14321*/     OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SRA),// ->14368
/*14325*/       OPC_RecordChild0, // #0 = $Rn
/*14326*/       OPC_MoveChild, 1,
/*14328*/       OPC_CheckInteger, 16, 
/*14330*/       OPC_CheckType, MVT::i32,
/*14332*/       OPC_MoveParent,
/*14333*/       OPC_MoveParent,
/*14334*/       OPC_MoveChild, 1,
/*14336*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14339*/       OPC_RecordChild0, // #1 = $Rm
/*14340*/       OPC_MoveChild, 1,
/*14342*/       OPC_CheckValueType, MVT::i16,
/*14344*/       OPC_MoveParent,
/*14345*/       OPC_MoveParent,
/*14346*/       OPC_MoveParent,
/*14347*/       OPC_RecordChild1, // #2 = $Ra
/*14348*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14350*/       OPC_EmitInteger, MVT::i32, 14, 
/*14353*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14356*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLATB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->14414
/*14371*/       OPC_RecordChild0, // #0 = $Rm
/*14372*/       OPC_MoveChild, 1,
/*14374*/       OPC_CheckValueType, MVT::i16,
/*14376*/       OPC_MoveParent,
/*14377*/       OPC_MoveParent,
/*14378*/       OPC_MoveChild, 1,
/*14380*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14383*/       OPC_RecordChild0, // #1 = $Rn
/*14384*/       OPC_MoveChild, 1,
/*14386*/       OPC_CheckInteger, 16, 
/*14388*/       OPC_CheckType, MVT::i32,
/*14390*/       OPC_MoveParent,
/*14391*/       OPC_MoveParent,
/*14392*/       OPC_MoveParent,
/*14393*/       OPC_RecordChild1, // #2 = $Ra
/*14394*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14396*/       OPC_EmitInteger, MVT::i32, 14, 
/*14399*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14402*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), (sra:i32 GPR:i32:$Rn, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLATB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*14415*/   /*Scope*/ 53, /*->14469*/
/*14416*/     OPC_RecordChild0, // #0 = $Ra
/*14417*/     OPC_MoveChild, 1,
/*14419*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14422*/     OPC_MoveChild, 0,
/*14424*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14427*/     OPC_MoveChild, 0,
/*14429*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14432*/     OPC_RecordChild0, // #1 = $Rm
/*14433*/     OPC_MoveChild, 1,
/*14435*/     OPC_CheckValueType, MVT::i16,
/*14437*/     OPC_MoveParent,
/*14438*/     OPC_MoveParent,
/*14439*/     OPC_RecordChild1, // #2 = $Rn
/*14440*/     OPC_MoveParent,
/*14441*/     OPC_MoveChild, 1,
/*14443*/     OPC_CheckInteger, 16, 
/*14445*/     OPC_CheckType, MVT::i32,
/*14447*/     OPC_MoveParent,
/*14448*/     OPC_MoveParent,
/*14449*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14451*/     OPC_EmitInteger, MVT::i32, 14, 
/*14454*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14457*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (SMLAWB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*14469*/   /*Scope*/ 100, /*->14570*/
/*14470*/     OPC_MoveChild, 0,
/*14472*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14475*/     OPC_MoveChild, 0,
/*14477*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14480*/     OPC_Scope, 43, /*->14525*/ // 2 children in Scope
/*14482*/       OPC_RecordChild0, // #0 = $Rn
/*14483*/       OPC_MoveChild, 1,
/*14485*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14488*/       OPC_RecordChild0, // #1 = $Rm
/*14489*/       OPC_MoveChild, 1,
/*14491*/       OPC_CheckValueType, MVT::i16,
/*14493*/       OPC_MoveParent,
/*14494*/       OPC_MoveParent,
/*14495*/       OPC_MoveParent,
/*14496*/       OPC_MoveChild, 1,
/*14498*/       OPC_CheckInteger, 16, 
/*14500*/       OPC_CheckType, MVT::i32,
/*14502*/       OPC_MoveParent,
/*14503*/       OPC_MoveParent,
/*14504*/       OPC_RecordChild1, // #2 = $Ra
/*14505*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14507*/       OPC_EmitInteger, MVT::i32, 14, 
/*14510*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14513*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), 16:i32), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLAWB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*14525*/     /*Scope*/ 43, /*->14569*/
/*14526*/       OPC_MoveChild, 0,
/*14528*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14531*/       OPC_RecordChild0, // #0 = $Rm
/*14532*/       OPC_MoveChild, 1,
/*14534*/       OPC_CheckValueType, MVT::i16,
/*14536*/       OPC_MoveParent,
/*14537*/       OPC_MoveParent,
/*14538*/       OPC_RecordChild1, // #1 = $Rn
/*14539*/       OPC_MoveParent,
/*14540*/       OPC_MoveChild, 1,
/*14542*/       OPC_CheckInteger, 16, 
/*14544*/       OPC_CheckType, MVT::i32,
/*14546*/       OPC_MoveParent,
/*14547*/       OPC_MoveParent,
/*14548*/       OPC_RecordChild1, // #2 = $Ra
/*14549*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14551*/       OPC_EmitInteger, MVT::i32, 14, 
/*14554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14557*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLAWB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*14569*/     0, /*End of Scope*/
/*14570*/   /*Scope*/ 53, /*->14624*/
/*14571*/     OPC_RecordChild0, // #0 = $Ra
/*14572*/     OPC_MoveChild, 1,
/*14574*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14577*/     OPC_MoveChild, 0,
/*14579*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14582*/     OPC_RecordChild0, // #1 = $Rm
/*14583*/     OPC_MoveChild, 1,
/*14585*/     OPC_CheckInteger, 16, 
/*14587*/     OPC_CheckType, MVT::i32,
/*14589*/     OPC_MoveParent,
/*14590*/     OPC_MoveParent,
/*14591*/     OPC_MoveChild, 1,
/*14593*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14596*/     OPC_RecordChild0, // #2 = $Rn
/*14597*/     OPC_MoveChild, 1,
/*14599*/     OPC_CheckValueType, MVT::i16,
/*14601*/     OPC_MoveParent,
/*14602*/     OPC_MoveParent,
/*14603*/     OPC_MoveParent,
/*14604*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14606*/     OPC_EmitInteger, MVT::i32, 14, 
/*14609*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14612*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other))) - Complexity = 17
              // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*14624*/   /*Scope*/ 101, /*->14726*/
/*14625*/     OPC_MoveChild, 0,
/*14627*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14630*/     OPC_MoveChild, 0,
/*14632*/     OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->14679
/*14636*/       OPC_RecordChild0, // #0 = $Rn
/*14637*/       OPC_MoveChild, 1,
/*14639*/       OPC_CheckValueType, MVT::i16,
/*14641*/       OPC_MoveParent,
/*14642*/       OPC_MoveParent,
/*14643*/       OPC_MoveChild, 1,
/*14645*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14648*/       OPC_RecordChild0, // #1 = $Rm
/*14649*/       OPC_MoveChild, 1,
/*14651*/       OPC_CheckInteger, 16, 
/*14653*/       OPC_CheckType, MVT::i32,
/*14655*/       OPC_MoveParent,
/*14656*/       OPC_MoveParent,
/*14657*/       OPC_MoveParent,
/*14658*/       OPC_RecordChild1, // #2 = $Ra
/*14659*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14661*/       OPC_EmitInteger, MVT::i32, 14, 
/*14664*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14667*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->14725
/*14682*/       OPC_RecordChild0, // #0 = $Rm
/*14683*/       OPC_MoveChild, 1,
/*14685*/       OPC_CheckInteger, 16, 
/*14687*/       OPC_CheckType, MVT::i32,
/*14689*/       OPC_MoveParent,
/*14690*/       OPC_MoveParent,
/*14691*/       OPC_MoveChild, 1,
/*14693*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14696*/       OPC_RecordChild0, // #1 = $Rn
/*14697*/       OPC_MoveChild, 1,
/*14699*/       OPC_CheckValueType, MVT::i16,
/*14701*/       OPC_MoveParent,
/*14702*/       OPC_MoveParent,
/*14703*/       OPC_MoveParent,
/*14704*/       OPC_RecordChild1, // #2 = $Ra
/*14705*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14707*/       OPC_EmitInteger, MVT::i32, 14, 
/*14710*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14713*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              0, // EndSwitchOpcode
/*14726*/   /*Scope*/ 53, /*->14780*/
/*14727*/     OPC_RecordChild0, // #0 = $Ra
/*14728*/     OPC_MoveChild, 1,
/*14730*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14733*/     OPC_MoveChild, 0,
/*14735*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14738*/     OPC_RecordChild0, // #1 = $Rm
/*14739*/     OPC_MoveChild, 1,
/*14741*/     OPC_CheckValueType, MVT::i16,
/*14743*/     OPC_MoveParent,
/*14744*/     OPC_MoveParent,
/*14745*/     OPC_MoveChild, 1,
/*14747*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14750*/     OPC_RecordChild0, // #2 = $Rn
/*14751*/     OPC_MoveChild, 1,
/*14753*/     OPC_CheckInteger, 16, 
/*14755*/     OPC_CheckType, MVT::i32,
/*14757*/     OPC_MoveParent,
/*14758*/     OPC_MoveParent,
/*14759*/     OPC_MoveParent,
/*14760*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14762*/     OPC_EmitInteger, MVT::i32, 14, 
/*14765*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14768*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), (sra:i32 rGPR:i32:$Rn, 16:i32))) - Complexity = 17
              // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*14780*/   /*Scope*/ 101, /*->14882*/
/*14781*/     OPC_MoveChild, 0,
/*14783*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14786*/     OPC_MoveChild, 0,
/*14788*/     OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SRA),// ->14835
/*14792*/       OPC_RecordChild0, // #0 = $Rn
/*14793*/       OPC_MoveChild, 1,
/*14795*/       OPC_CheckInteger, 16, 
/*14797*/       OPC_CheckType, MVT::i32,
/*14799*/       OPC_MoveParent,
/*14800*/       OPC_MoveParent,
/*14801*/       OPC_MoveChild, 1,
/*14803*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14806*/       OPC_RecordChild0, // #1 = $Rm
/*14807*/       OPC_MoveChild, 1,
/*14809*/       OPC_CheckValueType, MVT::i16,
/*14811*/       OPC_MoveParent,
/*14812*/       OPC_MoveParent,
/*14813*/       OPC_MoveParent,
/*14814*/       OPC_RecordChild1, // #2 = $Ra
/*14815*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14817*/       OPC_EmitInteger, MVT::i32, 14, 
/*14820*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14823*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->14881
/*14838*/       OPC_RecordChild0, // #0 = $Rm
/*14839*/       OPC_MoveChild, 1,
/*14841*/       OPC_CheckValueType, MVT::i16,
/*14843*/       OPC_MoveParent,
/*14844*/       OPC_MoveParent,
/*14845*/       OPC_MoveChild, 1,
/*14847*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14850*/       OPC_RecordChild0, // #1 = $Rn
/*14851*/       OPC_MoveChild, 1,
/*14853*/       OPC_CheckInteger, 16, 
/*14855*/       OPC_CheckType, MVT::i32,
/*14857*/       OPC_MoveParent,
/*14858*/       OPC_MoveParent,
/*14859*/       OPC_MoveParent,
/*14860*/       OPC_RecordChild1, // #2 = $Ra
/*14861*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14863*/       OPC_EmitInteger, MVT::i32, 14, 
/*14866*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14869*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), (sra:i32 rGPR:i32:$Rn, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              0, // EndSwitchOpcode
/*14882*/   /*Scope*/ 53, /*->14936*/
/*14883*/     OPC_RecordChild0, // #0 = $Ra
/*14884*/     OPC_MoveChild, 1,
/*14886*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14889*/     OPC_MoveChild, 0,
/*14891*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14894*/     OPC_MoveChild, 0,
/*14896*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14899*/     OPC_RecordChild0, // #1 = $Rm
/*14900*/     OPC_MoveChild, 1,
/*14902*/     OPC_CheckValueType, MVT::i16,
/*14904*/     OPC_MoveParent,
/*14905*/     OPC_MoveParent,
/*14906*/     OPC_RecordChild1, // #2 = $Rn
/*14907*/     OPC_MoveParent,
/*14908*/     OPC_MoveChild, 1,
/*14910*/     OPC_CheckInteger, 16, 
/*14912*/     OPC_CheckType, MVT::i32,
/*14914*/     OPC_MoveParent,
/*14915*/     OPC_MoveParent,
/*14916*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14918*/     OPC_EmitInteger, MVT::i32, 14, 
/*14921*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14924*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*14936*/   /*Scope*/ 100, /*->15037*/
/*14937*/     OPC_MoveChild, 0,
/*14939*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14942*/     OPC_MoveChild, 0,
/*14944*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14947*/     OPC_Scope, 43, /*->14992*/ // 2 children in Scope
/*14949*/       OPC_RecordChild0, // #0 = $Rn
/*14950*/       OPC_MoveChild, 1,
/*14952*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14955*/       OPC_RecordChild0, // #1 = $Rm
/*14956*/       OPC_MoveChild, 1,
/*14958*/       OPC_CheckValueType, MVT::i16,
/*14960*/       OPC_MoveParent,
/*14961*/       OPC_MoveParent,
/*14962*/       OPC_MoveParent,
/*14963*/       OPC_MoveChild, 1,
/*14965*/       OPC_CheckInteger, 16, 
/*14967*/       OPC_CheckType, MVT::i32,
/*14969*/       OPC_MoveParent,
/*14970*/       OPC_MoveParent,
/*14971*/       OPC_RecordChild1, // #2 = $Ra
/*14972*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14974*/       OPC_EmitInteger, MVT::i32, 14, 
/*14977*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14980*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*14992*/     /*Scope*/ 43, /*->15036*/
/*14993*/       OPC_MoveChild, 0,
/*14995*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14998*/       OPC_RecordChild0, // #0 = $Rm
/*14999*/       OPC_MoveChild, 1,
/*15001*/       OPC_CheckValueType, MVT::i16,
/*15003*/       OPC_MoveParent,
/*15004*/       OPC_MoveParent,
/*15005*/       OPC_RecordChild1, // #1 = $Rn
/*15006*/       OPC_MoveParent,
/*15007*/       OPC_MoveChild, 1,
/*15009*/       OPC_CheckInteger, 16, 
/*15011*/       OPC_CheckType, MVT::i32,
/*15013*/       OPC_MoveParent,
/*15014*/       OPC_MoveParent,
/*15015*/       OPC_RecordChild1, // #2 = $Ra
/*15016*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*15018*/       OPC_EmitInteger, MVT::i32, 14, 
/*15021*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15024*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*15036*/     0, /*End of Scope*/
/*15037*/   /*Scope*/ 5|128,2/*261*/, /*->15300*/
/*15039*/     OPC_RecordChild0, // #0 = $Rn
/*15040*/     OPC_Scope, 31, /*->15073*/ // 4 children in Scope
/*15042*/       OPC_RecordChild1, // #1 = $shift
/*15043*/       OPC_CheckType, MVT::i32,
/*15045*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*15047*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*15050*/       OPC_EmitInteger, MVT::i32, 14, 
/*15053*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15056*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15059*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
                // Dst: (ADDrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*15073*/     /*Scope*/ 15|128,1/*143*/, /*->15218*/
/*15075*/       OPC_MoveChild, 1,
/*15077*/       OPC_SwitchOpcode /*2 cases */, 90,  TARGET_VAL(ISD::MUL),// ->15171
/*15081*/         OPC_Scope, 43, /*->15126*/ // 2 children in Scope
/*15083*/           OPC_RecordChild0, // #1 = $a
/*15084*/           OPC_MoveChild, 0,
/*15086*/           OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15088*/           OPC_MoveParent,
/*15089*/           OPC_MoveChild, 1,
/*15091*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15094*/           OPC_RecordChild0, // #2 = $b
/*15095*/           OPC_MoveChild, 1,
/*15097*/           OPC_CheckInteger, 16, 
/*15099*/           OPC_CheckType, MVT::i32,
/*15101*/           OPC_MoveParent,
/*15102*/           OPC_MoveParent,
/*15103*/           OPC_MoveParent,
/*15104*/           OPC_CheckType, MVT::i32,
/*15106*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15108*/           OPC_EmitInteger, MVT::i32, 14, 
/*15111*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15114*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15126*/         /*Scope*/ 43, /*->15170*/
/*15127*/           OPC_MoveChild, 0,
/*15129*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15132*/           OPC_RecordChild0, // #1 = $a
/*15133*/           OPC_MoveChild, 1,
/*15135*/           OPC_CheckInteger, 16, 
/*15137*/           OPC_CheckType, MVT::i32,
/*15139*/           OPC_MoveParent,
/*15140*/           OPC_MoveParent,
/*15141*/           OPC_RecordChild1, // #2 = $b
/*15142*/           OPC_MoveChild, 1,
/*15144*/           OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15146*/           OPC_MoveParent,
/*15147*/           OPC_MoveParent,
/*15148*/           OPC_CheckType, MVT::i32,
/*15150*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15152*/           OPC_EmitInteger, MVT::i32, 14, 
/*15155*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15158*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15170*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->15217
/*15174*/         OPC_MoveChild, 0,
/*15176*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15179*/         OPC_RecordChild0, // #1 = $a
/*15180*/         OPC_RecordChild1, // #2 = $b
/*15181*/         OPC_MoveChild, 1,
/*15183*/         OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15185*/         OPC_MoveParent,
/*15186*/         OPC_MoveParent,
/*15187*/         OPC_MoveChild, 1,
/*15189*/         OPC_CheckInteger, 16, 
/*15191*/         OPC_CheckType, MVT::i32,
/*15193*/         OPC_MoveParent,
/*15194*/         OPC_MoveParent,
/*15195*/         OPC_CheckType, MVT::i32,
/*15197*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15199*/         OPC_EmitInteger, MVT::i32, 14, 
/*15202*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15205*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32)) - Complexity = 15
                  // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
                0, // EndSwitchOpcode
/*15218*/     /*Scope*/ 31, /*->15250*/
/*15219*/       OPC_RecordChild1, // #1 = $Rn
/*15220*/       OPC_CheckType, MVT::i32,
/*15222*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*15224*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*15227*/       OPC_EmitInteger, MVT::i32, 14, 
/*15230*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15233*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15236*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 so_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ADDrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*15250*/     /*Scope*/ 48, /*->15299*/
/*15251*/       OPC_MoveChild, 1,
/*15253*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15256*/       OPC_MoveChild, 0,
/*15258*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15261*/       OPC_RecordChild0, // #1 = $b
/*15262*/       OPC_MoveChild, 1,
/*15264*/       OPC_CheckInteger, 16, 
/*15266*/       OPC_CheckType, MVT::i32,
/*15268*/       OPC_MoveParent,
/*15269*/       OPC_MoveParent,
/*15270*/       OPC_RecordChild1, // #2 = $a
/*15271*/       OPC_MoveChild, 1,
/*15273*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15275*/       OPC_MoveParent,
/*15276*/       OPC_MoveParent,
/*15277*/       OPC_CheckType, MVT::i32,
/*15279*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15281*/       OPC_EmitInteger, MVT::i32, 14, 
/*15284*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15287*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a)) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15299*/     0, /*End of Scope*/
/*15300*/   /*Scope*/ 97, /*->15398*/
/*15301*/     OPC_MoveChild, 0,
/*15303*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15306*/     OPC_Scope, 44, /*->15352*/ // 2 children in Scope
/*15308*/       OPC_RecordChild0, // #0 = $a
/*15309*/       OPC_MoveChild, 0,
/*15311*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15313*/       OPC_MoveParent,
/*15314*/       OPC_MoveChild, 1,
/*15316*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15319*/       OPC_RecordChild0, // #1 = $b
/*15320*/       OPC_MoveChild, 1,
/*15322*/       OPC_CheckInteger, 16, 
/*15324*/       OPC_CheckType, MVT::i32,
/*15326*/       OPC_MoveParent,
/*15327*/       OPC_MoveParent,
/*15328*/       OPC_MoveParent,
/*15329*/       OPC_RecordChild1, // #2 = $acc
/*15330*/       OPC_CheckType, MVT::i32,
/*15332*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15334*/       OPC_EmitInteger, MVT::i32, 14, 
/*15337*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15340*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15352*/     /*Scope*/ 44, /*->15397*/
/*15353*/       OPC_MoveChild, 0,
/*15355*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15358*/       OPC_RecordChild0, // #0 = $b
/*15359*/       OPC_MoveChild, 1,
/*15361*/       OPC_CheckInteger, 16, 
/*15363*/       OPC_CheckType, MVT::i32,
/*15365*/       OPC_MoveParent,
/*15366*/       OPC_MoveParent,
/*15367*/       OPC_RecordChild1, // #1 = $a
/*15368*/       OPC_MoveChild, 1,
/*15370*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15372*/       OPC_MoveParent,
/*15373*/       OPC_MoveParent,
/*15374*/       OPC_RecordChild1, // #2 = $acc
/*15375*/       OPC_CheckType, MVT::i32,
/*15377*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15379*/       OPC_EmitInteger, MVT::i32, 14, 
/*15382*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15385*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15397*/     0, /*End of Scope*/
/*15398*/   /*Scope*/ 49, /*->15448*/
/*15399*/     OPC_RecordChild0, // #0 = $acc
/*15400*/     OPC_MoveChild, 1,
/*15402*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15405*/     OPC_RecordChild0, // #1 = $b
/*15406*/     OPC_MoveChild, 0,
/*15408*/     OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15410*/     OPC_MoveParent,
/*15411*/     OPC_MoveChild, 1,
/*15413*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15416*/     OPC_RecordChild0, // #2 = $a
/*15417*/     OPC_MoveChild, 1,
/*15419*/     OPC_CheckInteger, 16, 
/*15421*/     OPC_CheckType, MVT::i32,
/*15423*/     OPC_MoveParent,
/*15424*/     OPC_MoveParent,
/*15425*/     OPC_MoveParent,
/*15426*/     OPC_CheckType, MVT::i32,
/*15428*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15430*/     OPC_EmitInteger, MVT::i32, 14, 
/*15433*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15436*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, (sra:i32 GPR:i32:$a, 16:i32))) - Complexity = 15
              // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15448*/   /*Scope*/ 97, /*->15546*/
/*15449*/     OPC_MoveChild, 0,
/*15451*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15454*/     OPC_Scope, 44, /*->15500*/ // 2 children in Scope
/*15456*/       OPC_MoveChild, 0,
/*15458*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15461*/       OPC_RecordChild0, // #0 = $a
/*15462*/       OPC_MoveChild, 1,
/*15464*/       OPC_CheckInteger, 16, 
/*15466*/       OPC_CheckType, MVT::i32,
/*15468*/       OPC_MoveParent,
/*15469*/       OPC_MoveParent,
/*15470*/       OPC_RecordChild1, // #1 = $b
/*15471*/       OPC_MoveChild, 1,
/*15473*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15475*/       OPC_MoveParent,
/*15476*/       OPC_MoveParent,
/*15477*/       OPC_RecordChild1, // #2 = $acc
/*15478*/       OPC_CheckType, MVT::i32,
/*15480*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15482*/       OPC_EmitInteger, MVT::i32, 14, 
/*15485*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15488*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15500*/     /*Scope*/ 44, /*->15545*/
/*15501*/       OPC_RecordChild0, // #0 = $b
/*15502*/       OPC_MoveChild, 0,
/*15504*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15506*/       OPC_MoveParent,
/*15507*/       OPC_MoveChild, 1,
/*15509*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15512*/       OPC_RecordChild0, // #1 = $a
/*15513*/       OPC_MoveChild, 1,
/*15515*/       OPC_CheckInteger, 16, 
/*15517*/       OPC_CheckType, MVT::i32,
/*15519*/       OPC_MoveParent,
/*15520*/       OPC_MoveParent,
/*15521*/       OPC_MoveParent,
/*15522*/       OPC_RecordChild1, // #2 = $acc
/*15523*/       OPC_CheckType, MVT::i32,
/*15525*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15527*/       OPC_EmitInteger, MVT::i32, 14, 
/*15530*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15533*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, (sra:i32 GPR:i32:$a, 16:i32)), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15545*/     0, /*End of Scope*/
/*15546*/   /*Scope*/ 49, /*->15596*/
/*15547*/     OPC_RecordChild0, // #0 = $acc
/*15548*/     OPC_MoveChild, 1,
/*15550*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15553*/     OPC_MoveChild, 0,
/*15555*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15558*/     OPC_RecordChild0, // #1 = $b
/*15559*/     OPC_MoveChild, 0,
/*15561*/     OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15563*/     OPC_MoveParent,
/*15564*/     OPC_RecordChild1, // #2 = $a
/*15565*/     OPC_MoveParent,
/*15566*/     OPC_MoveChild, 1,
/*15568*/     OPC_CheckInteger, 16, 
/*15570*/     OPC_CheckType, MVT::i32,
/*15572*/     OPC_MoveParent,
/*15573*/     OPC_MoveParent,
/*15574*/     OPC_CheckType, MVT::i32,
/*15576*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15578*/     OPC_EmitInteger, MVT::i32, 14, 
/*15581*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15584*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32)) - Complexity = 15
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15596*/   /*Scope*/ 91, /*->15688*/
/*15597*/     OPC_MoveChild, 0,
/*15599*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15602*/     OPC_MoveChild, 0,
/*15604*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15607*/     OPC_RecordChild0, // #0 = $a
/*15608*/     OPC_Scope, 38, /*->15648*/ // 2 children in Scope
/*15610*/       OPC_RecordChild1, // #1 = $b
/*15611*/       OPC_MoveChild, 1,
/*15613*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15615*/       OPC_MoveParent,
/*15616*/       OPC_MoveParent,
/*15617*/       OPC_MoveChild, 1,
/*15619*/       OPC_CheckInteger, 16, 
/*15621*/       OPC_CheckType, MVT::i32,
/*15623*/       OPC_MoveParent,
/*15624*/       OPC_MoveParent,
/*15625*/       OPC_RecordChild1, // #2 = $acc
/*15626*/       OPC_CheckType, MVT::i32,
/*15628*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15630*/       OPC_EmitInteger, MVT::i32, 14, 
/*15633*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15636*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15648*/     /*Scope*/ 38, /*->15687*/
/*15649*/       OPC_MoveChild, 0,
/*15651*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15653*/       OPC_MoveParent,
/*15654*/       OPC_RecordChild1, // #1 = $a
/*15655*/       OPC_MoveParent,
/*15656*/       OPC_MoveChild, 1,
/*15658*/       OPC_CheckInteger, 16, 
/*15660*/       OPC_CheckType, MVT::i32,
/*15662*/       OPC_MoveParent,
/*15663*/       OPC_MoveParent,
/*15664*/       OPC_RecordChild1, // #2 = $acc
/*15665*/       OPC_CheckType, MVT::i32,
/*15667*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15669*/       OPC_EmitInteger, MVT::i32, 14, 
/*15672*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15675*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15687*/     0, /*End of Scope*/
/*15688*/   /*Scope*/ 6|128,1/*134*/, /*->15824*/
/*15690*/     OPC_RecordChild0, // #0 = $Rn
/*15691*/     OPC_MoveChild, 1,
/*15693*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*15696*/     OPC_MoveChild, 0,
/*15698*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15701*/     OPC_RecordChild0, // #1 = $Rm
/*15702*/     OPC_RecordChild1, // #2 = $rot
/*15703*/     OPC_MoveChild, 1,
/*15705*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15708*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*15710*/     OPC_CheckType, MVT::i32,
/*15712*/     OPC_MoveParent,
/*15713*/     OPC_MoveParent,
/*15714*/     OPC_MoveChild, 1,
/*15716*/     OPC_Scope, 52, /*->15770*/ // 2 children in Scope
/*15718*/       OPC_CheckValueType, MVT::i8,
/*15720*/       OPC_MoveParent,
/*15721*/       OPC_MoveParent,
/*15722*/       OPC_Scope, 22, /*->15746*/ // 2 children in Scope
/*15724*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*15726*/         OPC_EmitConvertToTarget, 2,
/*15728*/         OPC_EmitInteger, MVT::i32, 14, 
/*15731*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15734*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTABrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (SXTABrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*15746*/       /*Scope*/ 22, /*->15769*/
/*15747*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*15749*/         OPC_EmitConvertToTarget, 2,
/*15751*/         OPC_EmitInteger, MVT::i32, 14, 
/*15754*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15757*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTABrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (t2SXTABrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*15769*/       0, /*End of Scope*/
/*15770*/     /*Scope*/ 52, /*->15823*/
/*15771*/       OPC_CheckValueType, MVT::i16,
/*15773*/       OPC_MoveParent,
/*15774*/       OPC_MoveParent,
/*15775*/       OPC_Scope, 22, /*->15799*/ // 2 children in Scope
/*15777*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*15779*/         OPC_EmitConvertToTarget, 2,
/*15781*/         OPC_EmitInteger, MVT::i32, 14, 
/*15784*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15787*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAHrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (SXTAHrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*15799*/       /*Scope*/ 22, /*->15822*/
/*15800*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*15802*/         OPC_EmitConvertToTarget, 2,
/*15804*/         OPC_EmitInteger, MVT::i32, 14, 
/*15807*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15810*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAHrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (t2SXTAHrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*15822*/       0, /*End of Scope*/
/*15823*/     0, /*End of Scope*/
/*15824*/   /*Scope*/ 7|128,1/*135*/, /*->15961*/
/*15826*/     OPC_MoveChild, 0,
/*15828*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*15831*/     OPC_MoveChild, 0,
/*15833*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15836*/     OPC_RecordChild0, // #0 = $Rm
/*15837*/     OPC_RecordChild1, // #1 = $rot
/*15838*/     OPC_MoveChild, 1,
/*15840*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15843*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*15845*/     OPC_CheckType, MVT::i32,
/*15847*/     OPC_MoveParent,
/*15848*/     OPC_MoveParent,
/*15849*/     OPC_MoveChild, 1,
/*15851*/     OPC_Scope, 53, /*->15906*/ // 2 children in Scope
/*15853*/       OPC_CheckValueType, MVT::i8,
/*15855*/       OPC_MoveParent,
/*15856*/       OPC_MoveParent,
/*15857*/       OPC_RecordChild1, // #2 = $Rn
/*15858*/       OPC_Scope, 22, /*->15882*/ // 2 children in Scope
/*15860*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*15862*/         OPC_EmitConvertToTarget, 1,
/*15864*/         OPC_EmitInteger, MVT::i32, 14, 
/*15867*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15870*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTABrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTABrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*15882*/       /*Scope*/ 22, /*->15905*/
/*15883*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*15885*/         OPC_EmitConvertToTarget, 1,
/*15887*/         OPC_EmitInteger, MVT::i32, 14, 
/*15890*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15893*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTABrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTABrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*15905*/       0, /*End of Scope*/
/*15906*/     /*Scope*/ 53, /*->15960*/
/*15907*/       OPC_CheckValueType, MVT::i16,
/*15909*/       OPC_MoveParent,
/*15910*/       OPC_MoveParent,
/*15911*/       OPC_RecordChild1, // #2 = $Rn
/*15912*/       OPC_Scope, 22, /*->15936*/ // 2 children in Scope
/*15914*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*15916*/         OPC_EmitConvertToTarget, 1,
/*15918*/         OPC_EmitInteger, MVT::i32, 14, 
/*15921*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15924*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAHrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTAHrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*15936*/       /*Scope*/ 22, /*->15959*/
/*15937*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*15939*/         OPC_EmitConvertToTarget, 1,
/*15941*/         OPC_EmitInteger, MVT::i32, 14, 
/*15944*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15947*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAHrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTAHrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*15959*/       0, /*End of Scope*/
/*15960*/     0, /*End of Scope*/
/*15961*/   /*Scope*/ 8|128,1/*136*/, /*->16099*/
/*15963*/     OPC_RecordChild0, // #0 = $Ra
/*15964*/     OPC_Scope, 50, /*->16016*/ // 3 children in Scope
/*15966*/       OPC_MoveChild, 1,
/*15968*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15971*/       OPC_MoveChild, 0,
/*15973*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*15976*/       OPC_RecordChild0, // #1 = $Rn
/*15977*/       OPC_MoveChild, 1,
/*15979*/       OPC_CheckValueType, MVT::i16,
/*15981*/       OPC_MoveParent,
/*15982*/       OPC_MoveParent,
/*15983*/       OPC_MoveChild, 1,
/*15985*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*15988*/       OPC_RecordChild0, // #2 = $Rm
/*15989*/       OPC_MoveChild, 1,
/*15991*/       OPC_CheckValueType, MVT::i16,
/*15993*/       OPC_MoveParent,
/*15994*/       OPC_MoveParent,
/*15995*/       OPC_MoveParent,
/*15996*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15998*/       OPC_EmitInteger, MVT::i32, 14, 
/*16001*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16004*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (SMLABB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*16016*/     /*Scope*/ 30, /*->16047*/
/*16017*/       OPC_RecordChild1, // #1 = $ShiftedRm
/*16018*/       OPC_CheckType, MVT::i32,
/*16020*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*16022*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*16025*/       OPC_EmitInteger, MVT::i32, 14, 
/*16028*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16031*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16034*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*16047*/     /*Scope*/ 50, /*->16098*/
/*16048*/       OPC_MoveChild, 1,
/*16050*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*16053*/       OPC_MoveChild, 0,
/*16055*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16058*/       OPC_RecordChild0, // #1 = $Rn
/*16059*/       OPC_MoveChild, 1,
/*16061*/       OPC_CheckValueType, MVT::i16,
/*16063*/       OPC_MoveParent,
/*16064*/       OPC_MoveParent,
/*16065*/       OPC_MoveChild, 1,
/*16067*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16070*/       OPC_RecordChild0, // #2 = $Rm
/*16071*/       OPC_MoveChild, 1,
/*16073*/       OPC_CheckValueType, MVT::i16,
/*16075*/       OPC_MoveParent,
/*16076*/       OPC_MoveParent,
/*16077*/       OPC_MoveParent,
/*16078*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*16080*/       OPC_EmitInteger, MVT::i32, 14, 
/*16083*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16086*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*16098*/     0, /*End of Scope*/
/*16099*/   /*Scope*/ 51, /*->16151*/
/*16100*/     OPC_MoveChild, 0,
/*16102*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*16105*/     OPC_MoveChild, 0,
/*16107*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16110*/     OPC_RecordChild0, // #0 = $Rn
/*16111*/     OPC_MoveChild, 1,
/*16113*/     OPC_CheckValueType, MVT::i16,
/*16115*/     OPC_MoveParent,
/*16116*/     OPC_MoveParent,
/*16117*/     OPC_MoveChild, 1,
/*16119*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16122*/     OPC_RecordChild0, // #1 = $Rm
/*16123*/     OPC_MoveChild, 1,
/*16125*/     OPC_CheckValueType, MVT::i16,
/*16127*/     OPC_MoveParent,
/*16128*/     OPC_MoveParent,
/*16129*/     OPC_MoveParent,
/*16130*/     OPC_RecordChild1, // #2 = $Ra
/*16131*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16133*/     OPC_EmitInteger, MVT::i32, 14, 
/*16136*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16139*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
              // Dst: (SMLABB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*16151*/   /*Scope*/ 31, /*->16183*/
/*16152*/     OPC_RecordChild0, // #0 = $ShiftedRm
/*16153*/     OPC_RecordChild1, // #1 = $Rn
/*16154*/     OPC_CheckType, MVT::i32,
/*16156*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*16158*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*16161*/     OPC_EmitInteger, MVT::i32, 14, 
/*16164*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16167*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16170*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPR:i32:$Rn) - Complexity = 12
              // Dst: (t2ADDrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*16183*/   /*Scope*/ 51, /*->16235*/
/*16184*/     OPC_MoveChild, 0,
/*16186*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*16189*/     OPC_MoveChild, 0,
/*16191*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16194*/     OPC_RecordChild0, // #0 = $Rn
/*16195*/     OPC_MoveChild, 1,
/*16197*/     OPC_CheckValueType, MVT::i16,
/*16199*/     OPC_MoveParent,
/*16200*/     OPC_MoveParent,
/*16201*/     OPC_MoveChild, 1,
/*16203*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16206*/     OPC_RecordChild0, // #1 = $Rm
/*16207*/     OPC_MoveChild, 1,
/*16209*/     OPC_CheckValueType, MVT::i16,
/*16211*/     OPC_MoveParent,
/*16212*/     OPC_MoveParent,
/*16213*/     OPC_MoveParent,
/*16214*/     OPC_RecordChild1, // #2 = $Ra
/*16215*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*16217*/     OPC_EmitInteger, MVT::i32, 14, 
/*16220*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16223*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
              // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*16235*/   /*Scope*/ 87|128,1/*215*/, /*->16452*/
/*16237*/     OPC_RecordChild0, // #0 = $src1
/*16238*/     OPC_MoveChild, 1,
/*16240*/     OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*16243*/     OPC_MoveChild, 0,
/*16245*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*16248*/     OPC_MoveChild, 0,
/*16250*/     OPC_Scope, 99, /*->16351*/ // 2 children in Scope
/*16252*/       OPC_CheckInteger, 4, 
/*16254*/       OPC_MoveParent,
/*16255*/       OPC_RecordChild1, // #1 = $Vn
/*16256*/       OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->16288
/*16259*/         OPC_CheckChild1Type, MVT::v8i8,
/*16261*/         OPC_RecordChild2, // #2 = $Vm
/*16262*/         OPC_CheckChild2Type, MVT::v8i8,
/*16264*/         OPC_MoveParent,
/*16265*/         OPC_MoveParent,
/*16266*/         OPC_CheckType, MVT::v8i16,
/*16268*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16270*/         OPC_EmitInteger, MVT::i32, 14, 
/*16273*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16276*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                  // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 29,  MVT::v4i16,// ->16319
/*16290*/         OPC_CheckChild1Type, MVT::v4i16,
/*16292*/         OPC_RecordChild2, // #2 = $Vm
/*16293*/         OPC_CheckChild2Type, MVT::v4i16,
/*16295*/         OPC_MoveParent,
/*16296*/         OPC_MoveParent,
/*16297*/         OPC_CheckType, MVT::v4i32,
/*16299*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16301*/         OPC_EmitInteger, MVT::i32, 14, 
/*16304*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16307*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                  // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 29,  MVT::v2i32,// ->16350
/*16321*/         OPC_CheckChild1Type, MVT::v2i32,
/*16323*/         OPC_RecordChild2, // #2 = $Vm
/*16324*/         OPC_CheckChild2Type, MVT::v2i32,
/*16326*/         OPC_MoveParent,
/*16327*/         OPC_MoveParent,
/*16328*/         OPC_CheckType, MVT::v2i64,
/*16330*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16332*/         OPC_EmitInteger, MVT::i32, 14, 
/*16335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16338*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                  // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*16351*/     /*Scope*/ 99, /*->16451*/
/*16352*/       OPC_CheckInteger, 5, 
/*16354*/       OPC_MoveParent,
/*16355*/       OPC_RecordChild1, // #1 = $Vn
/*16356*/       OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->16388
/*16359*/         OPC_CheckChild1Type, MVT::v8i8,
/*16361*/         OPC_RecordChild2, // #2 = $Vm
/*16362*/         OPC_CheckChild2Type, MVT::v8i8,
/*16364*/         OPC_MoveParent,
/*16365*/         OPC_MoveParent,
/*16366*/         OPC_CheckType, MVT::v8i16,
/*16368*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16370*/         OPC_EmitInteger, MVT::i32, 14, 
/*16373*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16376*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                  // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 29,  MVT::v4i16,// ->16419
/*16390*/         OPC_CheckChild1Type, MVT::v4i16,
/*16392*/         OPC_RecordChild2, // #2 = $Vm
/*16393*/         OPC_CheckChild2Type, MVT::v4i16,
/*16395*/         OPC_MoveParent,
/*16396*/         OPC_MoveParent,
/*16397*/         OPC_CheckType, MVT::v4i32,
/*16399*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16401*/         OPC_EmitInteger, MVT::i32, 14, 
/*16404*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16407*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                  // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 29,  MVT::v2i32,// ->16450
/*16421*/         OPC_CheckChild1Type, MVT::v2i32,
/*16423*/         OPC_RecordChild2, // #2 = $Vm
/*16424*/         OPC_CheckChild2Type, MVT::v2i32,
/*16426*/         OPC_MoveParent,
/*16427*/         OPC_MoveParent,
/*16428*/         OPC_CheckType, MVT::v2i64,
/*16430*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16432*/         OPC_EmitInteger, MVT::i32, 14, 
/*16435*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16438*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                  // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*16451*/     0, /*End of Scope*/
/*16452*/   /*Scope*/ 92|128,1/*220*/, /*->16674*/
/*16454*/     OPC_MoveChild, 0,
/*16456*/     OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*16459*/     OPC_MoveChild, 0,
/*16461*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*16464*/     OPC_MoveChild, 0,
/*16466*/     OPC_Scope, 102, /*->16570*/ // 2 children in Scope
/*16468*/       OPC_CheckInteger, 4, 
/*16470*/       OPC_MoveParent,
/*16471*/       OPC_RecordChild1, // #0 = $Vn
/*16472*/       OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->16505
/*16475*/         OPC_CheckChild1Type, MVT::v8i8,
/*16477*/         OPC_RecordChild2, // #1 = $Vm
/*16478*/         OPC_CheckChild2Type, MVT::v8i8,
/*16480*/         OPC_MoveParent,
/*16481*/         OPC_MoveParent,
/*16482*/         OPC_RecordChild1, // #2 = $src1
/*16483*/         OPC_CheckType, MVT::v8i16,
/*16485*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16487*/         OPC_EmitInteger, MVT::i32, 14, 
/*16490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16493*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 30,  MVT::v4i16,// ->16537
/*16507*/         OPC_CheckChild1Type, MVT::v4i16,
/*16509*/         OPC_RecordChild2, // #1 = $Vm
/*16510*/         OPC_CheckChild2Type, MVT::v4i16,
/*16512*/         OPC_MoveParent,
/*16513*/         OPC_MoveParent,
/*16514*/         OPC_RecordChild1, // #2 = $src1
/*16515*/         OPC_CheckType, MVT::v4i32,
/*16517*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16519*/         OPC_EmitInteger, MVT::i32, 14, 
/*16522*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16525*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 30,  MVT::v2i32,// ->16569
/*16539*/         OPC_CheckChild1Type, MVT::v2i32,
/*16541*/         OPC_RecordChild2, // #1 = $Vm
/*16542*/         OPC_CheckChild2Type, MVT::v2i32,
/*16544*/         OPC_MoveParent,
/*16545*/         OPC_MoveParent,
/*16546*/         OPC_RecordChild1, // #2 = $src1
/*16547*/         OPC_CheckType, MVT::v2i64,
/*16549*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16551*/         OPC_EmitInteger, MVT::i32, 14, 
/*16554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16557*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*16570*/     /*Scope*/ 102, /*->16673*/
/*16571*/       OPC_CheckInteger, 5, 
/*16573*/       OPC_MoveParent,
/*16574*/       OPC_RecordChild1, // #0 = $Vn
/*16575*/       OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->16608
/*16578*/         OPC_CheckChild1Type, MVT::v8i8,
/*16580*/         OPC_RecordChild2, // #1 = $Vm
/*16581*/         OPC_CheckChild2Type, MVT::v8i8,
/*16583*/         OPC_MoveParent,
/*16584*/         OPC_MoveParent,
/*16585*/         OPC_RecordChild1, // #2 = $src1
/*16586*/         OPC_CheckType, MVT::v8i16,
/*16588*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16590*/         OPC_EmitInteger, MVT::i32, 14, 
/*16593*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16596*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 30,  MVT::v4i16,// ->16640
/*16610*/         OPC_CheckChild1Type, MVT::v4i16,
/*16612*/         OPC_RecordChild2, // #1 = $Vm
/*16613*/         OPC_CheckChild2Type, MVT::v4i16,
/*16615*/         OPC_MoveParent,
/*16616*/         OPC_MoveParent,
/*16617*/         OPC_RecordChild1, // #2 = $src1
/*16618*/         OPC_CheckType, MVT::v4i32,
/*16620*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16622*/         OPC_EmitInteger, MVT::i32, 14, 
/*16625*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16628*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 30,  MVT::v2i32,// ->16672
/*16642*/         OPC_CheckChild1Type, MVT::v2i32,
/*16644*/         OPC_RecordChild2, // #1 = $Vm
/*16645*/         OPC_CheckChild2Type, MVT::v2i32,
/*16647*/         OPC_MoveParent,
/*16648*/         OPC_MoveParent,
/*16649*/         OPC_RecordChild1, // #2 = $src1
/*16650*/         OPC_CheckType, MVT::v2i64,
/*16652*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16654*/         OPC_EmitInteger, MVT::i32, 14, 
/*16657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16660*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*16673*/     0, /*End of Scope*/
/*16674*/   /*Scope*/ 2|128,3/*386*/, /*->17062*/
/*16676*/     OPC_RecordChild0, // #0 = $src1
/*16677*/     OPC_MoveChild, 1,
/*16679*/     OPC_SwitchOpcode /*3 cases */, 57|128,1/*185*/,  TARGET_VAL(ISD::MUL),// ->16869
/*16684*/       OPC_Scope, 9|128,1/*137*/, /*->16824*/ // 2 children in Scope
/*16687*/         OPC_RecordChild0, // #1 = $Vn
/*16688*/         OPC_MoveChild, 1,
/*16690*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16693*/         OPC_RecordChild0, // #2 = $Vm
/*16694*/         OPC_Scope, 63, /*->16759*/ // 2 children in Scope
/*16696*/           OPC_CheckChild0Type, MVT::v4i16,
/*16698*/           OPC_RecordChild1, // #3 = $lane
/*16699*/           OPC_MoveChild, 1,
/*16701*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16704*/           OPC_MoveParent,
/*16705*/           OPC_MoveParent,
/*16706*/           OPC_MoveParent,
/*16707*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->16733
/*16710*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16712*/             OPC_EmitConvertToTarget, 3,
/*16714*/             OPC_EmitInteger, MVT::i32, 14, 
/*16717*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16720*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->16758
/*16735*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16737*/             OPC_EmitConvertToTarget, 3,
/*16739*/             OPC_EmitInteger, MVT::i32, 14, 
/*16742*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16745*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*16759*/         /*Scope*/ 63, /*->16823*/
/*16760*/           OPC_CheckChild0Type, MVT::v2i32,
/*16762*/           OPC_RecordChild1, // #3 = $lane
/*16763*/           OPC_MoveChild, 1,
/*16765*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16768*/           OPC_MoveParent,
/*16769*/           OPC_MoveParent,
/*16770*/           OPC_MoveParent,
/*16771*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->16797
/*16774*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16776*/             OPC_EmitConvertToTarget, 3,
/*16778*/             OPC_EmitInteger, MVT::i32, 14, 
/*16781*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16784*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->16822
/*16799*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16801*/             OPC_EmitConvertToTarget, 3,
/*16803*/             OPC_EmitInteger, MVT::i32, 14, 
/*16806*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16809*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*16823*/         0, /*End of Scope*/
/*16824*/       /*Scope*/ 43, /*->16868*/
/*16825*/         OPC_MoveChild, 0,
/*16827*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16830*/         OPC_RecordChild0, // #1 = $Vm
/*16831*/         OPC_CheckChild0Type, MVT::v4i16,
/*16833*/         OPC_RecordChild1, // #2 = $lane
/*16834*/         OPC_MoveChild, 1,
/*16836*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16839*/         OPC_MoveParent,
/*16840*/         OPC_MoveParent,
/*16841*/         OPC_RecordChild1, // #3 = $Vn
/*16842*/         OPC_MoveParent,
/*16843*/         OPC_CheckType, MVT::v4i16,
/*16845*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16847*/         OPC_EmitConvertToTarget, 2,
/*16849*/         OPC_EmitInteger, MVT::i32, 14, 
/*16852*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16855*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16868*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->16965
/*16872*/       OPC_RecordChild0, // #1 = $Vn
/*16873*/       OPC_Scope, 44, /*->16919*/ // 2 children in Scope
/*16875*/         OPC_CheckChild0Type, MVT::v4i16,
/*16877*/         OPC_MoveChild, 1,
/*16879*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16882*/         OPC_RecordChild0, // #2 = $Vm
/*16883*/         OPC_CheckChild0Type, MVT::v4i16,
/*16885*/         OPC_RecordChild1, // #3 = $lane
/*16886*/         OPC_MoveChild, 1,
/*16888*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16891*/         OPC_MoveParent,
/*16892*/         OPC_MoveParent,
/*16893*/         OPC_MoveParent,
/*16894*/         OPC_CheckType, MVT::v4i32,
/*16896*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16898*/         OPC_EmitConvertToTarget, 3,
/*16900*/         OPC_EmitInteger, MVT::i32, 14, 
/*16903*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16906*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16919*/       /*Scope*/ 44, /*->16964*/
/*16920*/         OPC_CheckChild0Type, MVT::v2i32,
/*16922*/         OPC_MoveChild, 1,
/*16924*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16927*/         OPC_RecordChild0, // #2 = $Vm
/*16928*/         OPC_CheckChild0Type, MVT::v2i32,
/*16930*/         OPC_RecordChild1, // #3 = $lane
/*16931*/         OPC_MoveChild, 1,
/*16933*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16936*/         OPC_MoveParent,
/*16937*/         OPC_MoveParent,
/*16938*/         OPC_MoveParent,
/*16939*/         OPC_CheckType, MVT::v2i64,
/*16941*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16943*/         OPC_EmitConvertToTarget, 3,
/*16945*/         OPC_EmitInteger, MVT::i32, 14, 
/*16948*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16951*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16964*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->17061
/*16968*/       OPC_RecordChild0, // #1 = $Vn
/*16969*/       OPC_Scope, 44, /*->17015*/ // 2 children in Scope
/*16971*/         OPC_CheckChild0Type, MVT::v4i16,
/*16973*/         OPC_MoveChild, 1,
/*16975*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16978*/         OPC_RecordChild0, // #2 = $Vm
/*16979*/         OPC_CheckChild0Type, MVT::v4i16,
/*16981*/         OPC_RecordChild1, // #3 = $lane
/*16982*/         OPC_MoveChild, 1,
/*16984*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16987*/         OPC_MoveParent,
/*16988*/         OPC_MoveParent,
/*16989*/         OPC_MoveParent,
/*16990*/         OPC_CheckType, MVT::v4i32,
/*16992*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16994*/         OPC_EmitConvertToTarget, 3,
/*16996*/         OPC_EmitInteger, MVT::i32, 14, 
/*16999*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17002*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17015*/       /*Scope*/ 44, /*->17060*/
/*17016*/         OPC_CheckChild0Type, MVT::v2i32,
/*17018*/         OPC_MoveChild, 1,
/*17020*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17023*/         OPC_RecordChild0, // #2 = $Vm
/*17024*/         OPC_CheckChild0Type, MVT::v2i32,
/*17026*/         OPC_RecordChild1, // #3 = $lane
/*17027*/         OPC_MoveChild, 1,
/*17029*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17032*/         OPC_MoveParent,
/*17033*/         OPC_MoveParent,
/*17034*/         OPC_MoveParent,
/*17035*/         OPC_CheckType, MVT::v2i64,
/*17037*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17039*/         OPC_EmitConvertToTarget, 3,
/*17041*/         OPC_EmitInteger, MVT::i32, 14, 
/*17044*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17047*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17060*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*17062*/   /*Scope*/ 97, /*->17160*/
/*17063*/     OPC_MoveChild, 0,
/*17065*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*17068*/     OPC_Scope, 44, /*->17114*/ // 2 children in Scope
/*17070*/       OPC_RecordChild0, // #0 = $Vn
/*17071*/       OPC_MoveChild, 1,
/*17073*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17076*/       OPC_RecordChild0, // #1 = $Vm
/*17077*/       OPC_CheckChild0Type, MVT::v4i16,
/*17079*/       OPC_RecordChild1, // #2 = $lane
/*17080*/       OPC_MoveChild, 1,
/*17082*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17085*/       OPC_MoveParent,
/*17086*/       OPC_MoveParent,
/*17087*/       OPC_MoveParent,
/*17088*/       OPC_RecordChild1, // #3 = $src1
/*17089*/       OPC_CheckType, MVT::v4i16,
/*17091*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17093*/       OPC_EmitConvertToTarget, 2,
/*17095*/       OPC_EmitInteger, MVT::i32, 14, 
/*17098*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17101*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17114*/     /*Scope*/ 44, /*->17159*/
/*17115*/       OPC_MoveChild, 0,
/*17117*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17120*/       OPC_RecordChild0, // #0 = $Vm
/*17121*/       OPC_CheckChild0Type, MVT::v4i16,
/*17123*/       OPC_RecordChild1, // #1 = $lane
/*17124*/       OPC_MoveChild, 1,
/*17126*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17129*/       OPC_MoveParent,
/*17130*/       OPC_MoveParent,
/*17131*/       OPC_RecordChild1, // #2 = $Vn
/*17132*/       OPC_MoveParent,
/*17133*/       OPC_RecordChild1, // #3 = $src1
/*17134*/       OPC_CheckType, MVT::v4i16,
/*17136*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17138*/       OPC_EmitConvertToTarget, 1,
/*17140*/       OPC_EmitInteger, MVT::i32, 14, 
/*17143*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17146*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17159*/     0, /*End of Scope*/
/*17160*/   /*Scope*/ 49, /*->17210*/
/*17161*/     OPC_RecordChild0, // #0 = $src1
/*17162*/     OPC_MoveChild, 1,
/*17164*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*17167*/     OPC_MoveChild, 0,
/*17169*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17172*/     OPC_RecordChild0, // #1 = $Vm
/*17173*/     OPC_CheckChild0Type, MVT::v2i32,
/*17175*/     OPC_RecordChild1, // #2 = $lane
/*17176*/     OPC_MoveChild, 1,
/*17178*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17181*/     OPC_MoveParent,
/*17182*/     OPC_MoveParent,
/*17183*/     OPC_RecordChild1, // #3 = $Vn
/*17184*/     OPC_MoveParent,
/*17185*/     OPC_CheckType, MVT::v2i32,
/*17187*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17189*/     OPC_EmitConvertToTarget, 2,
/*17191*/     OPC_EmitInteger, MVT::i32, 14, 
/*17194*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17197*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17210*/   /*Scope*/ 97, /*->17308*/
/*17211*/     OPC_MoveChild, 0,
/*17213*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*17216*/     OPC_Scope, 44, /*->17262*/ // 2 children in Scope
/*17218*/       OPC_RecordChild0, // #0 = $Vn
/*17219*/       OPC_MoveChild, 1,
/*17221*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17224*/       OPC_RecordChild0, // #1 = $Vm
/*17225*/       OPC_CheckChild0Type, MVT::v2i32,
/*17227*/       OPC_RecordChild1, // #2 = $lane
/*17228*/       OPC_MoveChild, 1,
/*17230*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17233*/       OPC_MoveParent,
/*17234*/       OPC_MoveParent,
/*17235*/       OPC_MoveParent,
/*17236*/       OPC_RecordChild1, // #3 = $src1
/*17237*/       OPC_CheckType, MVT::v2i32,
/*17239*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17241*/       OPC_EmitConvertToTarget, 2,
/*17243*/       OPC_EmitInteger, MVT::i32, 14, 
/*17246*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17249*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17262*/     /*Scope*/ 44, /*->17307*/
/*17263*/       OPC_MoveChild, 0,
/*17265*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17268*/       OPC_RecordChild0, // #0 = $Vm
/*17269*/       OPC_CheckChild0Type, MVT::v2i32,
/*17271*/       OPC_RecordChild1, // #1 = $lane
/*17272*/       OPC_MoveChild, 1,
/*17274*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17277*/       OPC_MoveParent,
/*17278*/       OPC_MoveParent,
/*17279*/       OPC_RecordChild1, // #2 = $Vn
/*17280*/       OPC_MoveParent,
/*17281*/       OPC_RecordChild1, // #3 = $src1
/*17282*/       OPC_CheckType, MVT::v2i32,
/*17284*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17286*/       OPC_EmitConvertToTarget, 1,
/*17288*/       OPC_EmitInteger, MVT::i32, 14, 
/*17291*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17294*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17307*/     0, /*End of Scope*/
/*17308*/   /*Scope*/ 49, /*->17358*/
/*17309*/     OPC_RecordChild0, // #0 = $src1
/*17310*/     OPC_MoveChild, 1,
/*17312*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*17315*/     OPC_MoveChild, 0,
/*17317*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17320*/     OPC_RecordChild0, // #1 = $Vm
/*17321*/     OPC_CheckChild0Type, MVT::v4i16,
/*17323*/     OPC_RecordChild1, // #2 = $lane
/*17324*/     OPC_MoveChild, 1,
/*17326*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17329*/     OPC_MoveParent,
/*17330*/     OPC_MoveParent,
/*17331*/     OPC_RecordChild1, // #3 = $Vn
/*17332*/     OPC_MoveParent,
/*17333*/     OPC_CheckType, MVT::v8i16,
/*17335*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17337*/     OPC_EmitConvertToTarget, 2,
/*17339*/     OPC_EmitInteger, MVT::i32, 14, 
/*17342*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17345*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
              // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17358*/   /*Scope*/ 97, /*->17456*/
/*17359*/     OPC_MoveChild, 0,
/*17361*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*17364*/     OPC_Scope, 44, /*->17410*/ // 2 children in Scope
/*17366*/       OPC_RecordChild0, // #0 = $Vn
/*17367*/       OPC_MoveChild, 1,
/*17369*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17372*/       OPC_RecordChild0, // #1 = $Vm
/*17373*/       OPC_CheckChild0Type, MVT::v4i16,
/*17375*/       OPC_RecordChild1, // #2 = $lane
/*17376*/       OPC_MoveChild, 1,
/*17378*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17381*/       OPC_MoveParent,
/*17382*/       OPC_MoveParent,
/*17383*/       OPC_MoveParent,
/*17384*/       OPC_RecordChild1, // #3 = $src1
/*17385*/       OPC_CheckType, MVT::v8i16,
/*17387*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17389*/       OPC_EmitConvertToTarget, 2,
/*17391*/       OPC_EmitInteger, MVT::i32, 14, 
/*17394*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17397*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17410*/     /*Scope*/ 44, /*->17455*/
/*17411*/       OPC_MoveChild, 0,
/*17413*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17416*/       OPC_RecordChild0, // #0 = $Vm
/*17417*/       OPC_CheckChild0Type, MVT::v4i16,
/*17419*/       OPC_RecordChild1, // #1 = $lane
/*17420*/       OPC_MoveChild, 1,
/*17422*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17425*/       OPC_MoveParent,
/*17426*/       OPC_MoveParent,
/*17427*/       OPC_RecordChild1, // #2 = $Vn
/*17428*/       OPC_MoveParent,
/*17429*/       OPC_RecordChild1, // #3 = $src1
/*17430*/       OPC_CheckType, MVT::v8i16,
/*17432*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17434*/       OPC_EmitConvertToTarget, 1,
/*17436*/       OPC_EmitInteger, MVT::i32, 14, 
/*17439*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17442*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17455*/     0, /*End of Scope*/
/*17456*/   /*Scope*/ 49, /*->17506*/
/*17457*/     OPC_RecordChild0, // #0 = $src1
/*17458*/     OPC_MoveChild, 1,
/*17460*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*17463*/     OPC_MoveChild, 0,
/*17465*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17468*/     OPC_RecordChild0, // #1 = $Vm
/*17469*/     OPC_CheckChild0Type, MVT::v2i32,
/*17471*/     OPC_RecordChild1, // #2 = $lane
/*17472*/     OPC_MoveChild, 1,
/*17474*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17477*/     OPC_MoveParent,
/*17478*/     OPC_MoveParent,
/*17479*/     OPC_RecordChild1, // #3 = $Vn
/*17480*/     OPC_MoveParent,
/*17481*/     OPC_CheckType, MVT::v4i32,
/*17483*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17485*/     OPC_EmitConvertToTarget, 2,
/*17487*/     OPC_EmitInteger, MVT::i32, 14, 
/*17490*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17493*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17506*/   /*Scope*/ 39|128,2/*295*/, /*->17803*/
/*17508*/     OPC_MoveChild, 0,
/*17510*/     OPC_SwitchOpcode /*3 cases */, 92,  TARGET_VAL(ISD::MUL),// ->17606
/*17514*/       OPC_Scope, 44, /*->17560*/ // 2 children in Scope
/*17516*/         OPC_RecordChild0, // #0 = $Vn
/*17517*/         OPC_MoveChild, 1,
/*17519*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17522*/         OPC_RecordChild0, // #1 = $Vm
/*17523*/         OPC_CheckChild0Type, MVT::v2i32,
/*17525*/         OPC_RecordChild1, // #2 = $lane
/*17526*/         OPC_MoveChild, 1,
/*17528*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17531*/         OPC_MoveParent,
/*17532*/         OPC_MoveParent,
/*17533*/         OPC_MoveParent,
/*17534*/         OPC_RecordChild1, // #3 = $src1
/*17535*/         OPC_CheckType, MVT::v4i32,
/*17537*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17539*/         OPC_EmitConvertToTarget, 2,
/*17541*/         OPC_EmitInteger, MVT::i32, 14, 
/*17544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17547*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17560*/       /*Scope*/ 44, /*->17605*/
/*17561*/         OPC_MoveChild, 0,
/*17563*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17566*/         OPC_RecordChild0, // #0 = $Vm
/*17567*/         OPC_CheckChild0Type, MVT::v2i32,
/*17569*/         OPC_RecordChild1, // #1 = $lane
/*17570*/         OPC_MoveChild, 1,
/*17572*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17575*/         OPC_MoveParent,
/*17576*/         OPC_MoveParent,
/*17577*/         OPC_RecordChild1, // #2 = $Vn
/*17578*/         OPC_MoveParent,
/*17579*/         OPC_RecordChild1, // #3 = $src1
/*17580*/         OPC_CheckType, MVT::v4i32,
/*17582*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17584*/         OPC_EmitConvertToTarget, 1,
/*17586*/         OPC_EmitInteger, MVT::i32, 14, 
/*17589*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17592*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17605*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLs),// ->17704
/*17609*/       OPC_RecordChild0, // #0 = $Vn
/*17610*/       OPC_Scope, 45, /*->17657*/ // 2 children in Scope
/*17612*/         OPC_CheckChild0Type, MVT::v4i16,
/*17614*/         OPC_MoveChild, 1,
/*17616*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17619*/         OPC_RecordChild0, // #1 = $Vm
/*17620*/         OPC_CheckChild0Type, MVT::v4i16,
/*17622*/         OPC_RecordChild1, // #2 = $lane
/*17623*/         OPC_MoveChild, 1,
/*17625*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17628*/         OPC_MoveParent,
/*17629*/         OPC_MoveParent,
/*17630*/         OPC_MoveParent,
/*17631*/         OPC_RecordChild1, // #3 = $src1
/*17632*/         OPC_CheckType, MVT::v4i32,
/*17634*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17636*/         OPC_EmitConvertToTarget, 2,
/*17638*/         OPC_EmitInteger, MVT::i32, 14, 
/*17641*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17644*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17657*/       /*Scope*/ 45, /*->17703*/
/*17658*/         OPC_CheckChild0Type, MVT::v2i32,
/*17660*/         OPC_MoveChild, 1,
/*17662*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17665*/         OPC_RecordChild0, // #1 = $Vm
/*17666*/         OPC_CheckChild0Type, MVT::v2i32,
/*17668*/         OPC_RecordChild1, // #2 = $lane
/*17669*/         OPC_MoveChild, 1,
/*17671*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17674*/         OPC_MoveParent,
/*17675*/         OPC_MoveParent,
/*17676*/         OPC_MoveParent,
/*17677*/         OPC_RecordChild1, // #3 = $src1
/*17678*/         OPC_CheckType, MVT::v2i64,
/*17680*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17682*/         OPC_EmitConvertToTarget, 2,
/*17684*/         OPC_EmitInteger, MVT::i32, 14, 
/*17687*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17690*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17703*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLu),// ->17802
/*17707*/       OPC_RecordChild0, // #0 = $Vn
/*17708*/       OPC_Scope, 45, /*->17755*/ // 2 children in Scope
/*17710*/         OPC_CheckChild0Type, MVT::v4i16,
/*17712*/         OPC_MoveChild, 1,
/*17714*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17717*/         OPC_RecordChild0, // #1 = $Vm
/*17718*/         OPC_CheckChild0Type, MVT::v4i16,
/*17720*/         OPC_RecordChild1, // #2 = $lane
/*17721*/         OPC_MoveChild, 1,
/*17723*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17726*/         OPC_MoveParent,
/*17727*/         OPC_MoveParent,
/*17728*/         OPC_MoveParent,
/*17729*/         OPC_RecordChild1, // #3 = $src1
/*17730*/         OPC_CheckType, MVT::v4i32,
/*17732*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17734*/         OPC_EmitConvertToTarget, 2,
/*17736*/         OPC_EmitInteger, MVT::i32, 14, 
/*17739*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17742*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17755*/       /*Scope*/ 45, /*->17801*/
/*17756*/         OPC_CheckChild0Type, MVT::v2i32,
/*17758*/         OPC_MoveChild, 1,
/*17760*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17763*/         OPC_RecordChild0, // #1 = $Vm
/*17764*/         OPC_CheckChild0Type, MVT::v2i32,
/*17766*/         OPC_RecordChild1, // #2 = $lane
/*17767*/         OPC_MoveChild, 1,
/*17769*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17772*/         OPC_MoveParent,
/*17773*/         OPC_MoveParent,
/*17774*/         OPC_MoveParent,
/*17775*/         OPC_RecordChild1, // #3 = $src1
/*17776*/         OPC_CheckType, MVT::v2i64,
/*17778*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17780*/         OPC_EmitConvertToTarget, 2,
/*17782*/         OPC_EmitInteger, MVT::i32, 14, 
/*17785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17788*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17801*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*17803*/   /*Scope*/ 53|128,1/*181*/, /*->17986*/
/*17805*/     OPC_RecordChild0, // #0 = $src1
/*17806*/     OPC_MoveChild, 1,
/*17808*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*17811*/     OPC_Scope, 113, /*->17926*/ // 2 children in Scope
/*17813*/       OPC_RecordChild0, // #1 = $src2
/*17814*/       OPC_MoveChild, 1,
/*17816*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17819*/       OPC_RecordChild0, // #2 = $src3
/*17820*/       OPC_Scope, 51, /*->17873*/ // 2 children in Scope
/*17822*/         OPC_CheckChild0Type, MVT::v8i16,
/*17824*/         OPC_RecordChild1, // #3 = $lane
/*17825*/         OPC_MoveChild, 1,
/*17827*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17830*/         OPC_MoveParent,
/*17831*/         OPC_MoveParent,
/*17832*/         OPC_MoveParent,
/*17833*/         OPC_CheckType, MVT::v8i16,
/*17835*/         OPC_EmitConvertToTarget, 3,
/*17837*/         OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*17840*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6 
/*17849*/         OPC_EmitConvertToTarget, 3,
/*17851*/         OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*17854*/         OPC_EmitInteger, MVT::i32, 14, 
/*17857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17860*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*17873*/       /*Scope*/ 51, /*->17925*/
/*17874*/         OPC_CheckChild0Type, MVT::v4i32,
/*17876*/         OPC_RecordChild1, // #3 = $lane
/*17877*/         OPC_MoveChild, 1,
/*17879*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17882*/         OPC_MoveParent,
/*17883*/         OPC_MoveParent,
/*17884*/         OPC_MoveParent,
/*17885*/         OPC_CheckType, MVT::v4i32,
/*17887*/         OPC_EmitConvertToTarget, 3,
/*17889*/         OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*17892*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*17901*/         OPC_EmitConvertToTarget, 3,
/*17903*/         OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*17906*/         OPC_EmitInteger, MVT::i32, 14, 
/*17909*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17912*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*17925*/       0, /*End of Scope*/
/*17926*/     /*Scope*/ 58, /*->17985*/
/*17927*/       OPC_MoveChild, 0,
/*17929*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17932*/       OPC_RecordChild0, // #1 = $src3
/*17933*/       OPC_CheckChild0Type, MVT::v8i16,
/*17935*/       OPC_RecordChild1, // #2 = $lane
/*17936*/       OPC_MoveChild, 1,
/*17938*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17941*/       OPC_MoveParent,
/*17942*/       OPC_MoveParent,
/*17943*/       OPC_RecordChild1, // #3 = $src2
/*17944*/       OPC_MoveParent,
/*17945*/       OPC_CheckType, MVT::v8i16,
/*17947*/       OPC_EmitConvertToTarget, 2,
/*17949*/       OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*17952*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6 
/*17961*/       OPC_EmitConvertToTarget, 2,
/*17963*/       OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*17966*/       OPC_EmitInteger, MVT::i32, 14, 
/*17969*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17972*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*17985*/     0, /*End of Scope*/
/*17986*/   /*Scope*/ 127, /*->18114*/
/*17987*/     OPC_MoveChild, 0,
/*17989*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*17992*/     OPC_Scope, 59, /*->18053*/ // 2 children in Scope
/*17994*/       OPC_RecordChild0, // #0 = $src2
/*17995*/       OPC_MoveChild, 1,
/*17997*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18000*/       OPC_RecordChild0, // #1 = $src3
/*18001*/       OPC_CheckChild0Type, MVT::v8i16,
/*18003*/       OPC_RecordChild1, // #2 = $lane
/*18004*/       OPC_MoveChild, 1,
/*18006*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18009*/       OPC_MoveParent,
/*18010*/       OPC_MoveParent,
/*18011*/       OPC_MoveParent,
/*18012*/       OPC_RecordChild1, // #3 = $src1
/*18013*/       OPC_CheckType, MVT::v8i16,
/*18015*/       OPC_EmitConvertToTarget, 2,
/*18017*/       OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*18020*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6 
/*18029*/       OPC_EmitConvertToTarget, 2,
/*18031*/       OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*18034*/       OPC_EmitInteger, MVT::i32, 14, 
/*18037*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18040*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*18053*/     /*Scope*/ 59, /*->18113*/
/*18054*/       OPC_MoveChild, 0,
/*18056*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18059*/       OPC_RecordChild0, // #0 = $src3
/*18060*/       OPC_CheckChild0Type, MVT::v8i16,
/*18062*/       OPC_RecordChild1, // #1 = $lane
/*18063*/       OPC_MoveChild, 1,
/*18065*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18068*/       OPC_MoveParent,
/*18069*/       OPC_MoveParent,
/*18070*/       OPC_RecordChild1, // #2 = $src2
/*18071*/       OPC_MoveParent,
/*18072*/       OPC_RecordChild1, // #3 = $src1
/*18073*/       OPC_CheckType, MVT::v8i16,
/*18075*/       OPC_EmitConvertToTarget, 1,
/*18077*/       OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*18080*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6 
/*18089*/       OPC_EmitConvertToTarget, 1,
/*18091*/       OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*18094*/       OPC_EmitInteger, MVT::i32, 14, 
/*18097*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18100*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*18113*/     0, /*End of Scope*/
/*18114*/   /*Scope*/ 64, /*->18179*/
/*18115*/     OPC_RecordChild0, // #0 = $src1
/*18116*/     OPC_MoveChild, 1,
/*18118*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*18121*/     OPC_MoveChild, 0,
/*18123*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18126*/     OPC_RecordChild0, // #1 = $src3
/*18127*/     OPC_CheckChild0Type, MVT::v4i32,
/*18129*/     OPC_RecordChild1, // #2 = $lane
/*18130*/     OPC_MoveChild, 1,
/*18132*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18135*/     OPC_MoveParent,
/*18136*/     OPC_MoveParent,
/*18137*/     OPC_RecordChild1, // #3 = $src2
/*18138*/     OPC_MoveParent,
/*18139*/     OPC_CheckType, MVT::v4i32,
/*18141*/     OPC_EmitConvertToTarget, 2,
/*18143*/     OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*18146*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*18155*/     OPC_EmitConvertToTarget, 2,
/*18157*/     OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*18160*/     OPC_EmitInteger, MVT::i32, 14, 
/*18163*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18166*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18179*/   /*Scope*/ 127, /*->18307*/
/*18180*/     OPC_MoveChild, 0,
/*18182*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*18185*/     OPC_Scope, 59, /*->18246*/ // 2 children in Scope
/*18187*/       OPC_RecordChild0, // #0 = $src2
/*18188*/       OPC_MoveChild, 1,
/*18190*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18193*/       OPC_RecordChild0, // #1 = $src3
/*18194*/       OPC_CheckChild0Type, MVT::v4i32,
/*18196*/       OPC_RecordChild1, // #2 = $lane
/*18197*/       OPC_MoveChild, 1,
/*18199*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18202*/       OPC_MoveParent,
/*18203*/       OPC_MoveParent,
/*18204*/       OPC_MoveParent,
/*18205*/       OPC_RecordChild1, // #3 = $src1
/*18206*/       OPC_CheckType, MVT::v4i32,
/*18208*/       OPC_EmitConvertToTarget, 2,
/*18210*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*18213*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*18222*/       OPC_EmitConvertToTarget, 2,
/*18224*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*18227*/       OPC_EmitInteger, MVT::i32, 14, 
/*18230*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18233*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18246*/     /*Scope*/ 59, /*->18306*/
/*18247*/       OPC_MoveChild, 0,
/*18249*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18252*/       OPC_RecordChild0, // #0 = $src3
/*18253*/       OPC_CheckChild0Type, MVT::v4i32,
/*18255*/       OPC_RecordChild1, // #1 = $lane
/*18256*/       OPC_MoveChild, 1,
/*18258*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18261*/       OPC_MoveParent,
/*18262*/       OPC_MoveParent,
/*18263*/       OPC_RecordChild1, // #2 = $src2
/*18264*/       OPC_MoveParent,
/*18265*/       OPC_RecordChild1, // #3 = $src1
/*18266*/       OPC_CheckType, MVT::v4i32,
/*18268*/       OPC_EmitConvertToTarget, 1,
/*18270*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*18273*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6 
/*18282*/       OPC_EmitConvertToTarget, 1,
/*18284*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*18287*/       OPC_EmitInteger, MVT::i32, 14, 
/*18290*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18293*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18306*/     0, /*End of Scope*/
/*18307*/   /*Scope*/ 118|128,2/*374*/, /*->18683*/
/*18309*/     OPC_RecordChild0, // #0 = $src1
/*18310*/     OPC_MoveChild, 1,
/*18312*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*18315*/     OPC_MoveChild, 0,
/*18317*/     OPC_Scope, 52|128,1/*180*/, /*->18500*/ // 2 children in Scope
/*18320*/       OPC_CheckInteger, 4, 
/*18322*/       OPC_MoveParent,
/*18323*/       OPC_RecordChild1, // #1 = $Vn
/*18324*/       OPC_Scope, 28, /*->18354*/ // 6 children in Scope
/*18326*/         OPC_CheckChild1Type, MVT::v8i8,
/*18328*/         OPC_RecordChild2, // #2 = $Vm
/*18329*/         OPC_CheckChild2Type, MVT::v8i8,
/*18331*/         OPC_MoveParent,
/*18332*/         OPC_CheckType, MVT::v8i8,
/*18334*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18336*/         OPC_EmitInteger, MVT::i32, 14, 
/*18339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18342*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*18354*/       /*Scope*/ 28, /*->18383*/
/*18355*/         OPC_CheckChild1Type, MVT::v4i16,
/*18357*/         OPC_RecordChild2, // #2 = $Vm
/*18358*/         OPC_CheckChild2Type, MVT::v4i16,
/*18360*/         OPC_MoveParent,
/*18361*/         OPC_CheckType, MVT::v4i16,
/*18363*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18365*/         OPC_EmitInteger, MVT::i32, 14, 
/*18368*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18371*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*18383*/       /*Scope*/ 28, /*->18412*/
/*18384*/         OPC_CheckChild1Type, MVT::v2i32,
/*18386*/         OPC_RecordChild2, // #2 = $Vm
/*18387*/         OPC_CheckChild2Type, MVT::v2i32,
/*18389*/         OPC_MoveParent,
/*18390*/         OPC_CheckType, MVT::v2i32,
/*18392*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18394*/         OPC_EmitInteger, MVT::i32, 14, 
/*18397*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18400*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18412*/       /*Scope*/ 28, /*->18441*/
/*18413*/         OPC_CheckChild1Type, MVT::v16i8,
/*18415*/         OPC_RecordChild2, // #2 = $Vm
/*18416*/         OPC_CheckChild2Type, MVT::v16i8,
/*18418*/         OPC_MoveParent,
/*18419*/         OPC_CheckType, MVT::v16i8,
/*18421*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18423*/         OPC_EmitInteger, MVT::i32, 14, 
/*18426*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18429*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 4:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*18441*/       /*Scope*/ 28, /*->18470*/
/*18442*/         OPC_CheckChild1Type, MVT::v8i16,
/*18444*/         OPC_RecordChild2, // #2 = $Vm
/*18445*/         OPC_CheckChild2Type, MVT::v8i16,
/*18447*/         OPC_MoveParent,
/*18448*/         OPC_CheckType, MVT::v8i16,
/*18450*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18452*/         OPC_EmitInteger, MVT::i32, 14, 
/*18455*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18458*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 4:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*18470*/       /*Scope*/ 28, /*->18499*/
/*18471*/         OPC_CheckChild1Type, MVT::v4i32,
/*18473*/         OPC_RecordChild2, // #2 = $Vm
/*18474*/         OPC_CheckChild2Type, MVT::v4i32,
/*18476*/         OPC_MoveParent,
/*18477*/         OPC_CheckType, MVT::v4i32,
/*18479*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18481*/         OPC_EmitInteger, MVT::i32, 14, 
/*18484*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18487*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 4:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18499*/       0, /*End of Scope*/
/*18500*/     /*Scope*/ 52|128,1/*180*/, /*->18682*/
/*18502*/       OPC_CheckInteger, 5, 
/*18504*/       OPC_MoveParent,
/*18505*/       OPC_RecordChild1, // #1 = $Vn
/*18506*/       OPC_Scope, 28, /*->18536*/ // 6 children in Scope
/*18508*/         OPC_CheckChild1Type, MVT::v8i8,
/*18510*/         OPC_RecordChild2, // #2 = $Vm
/*18511*/         OPC_CheckChild2Type, MVT::v8i8,
/*18513*/         OPC_MoveParent,
/*18514*/         OPC_CheckType, MVT::v8i8,
/*18516*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18518*/         OPC_EmitInteger, MVT::i32, 14, 
/*18521*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18524*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*18536*/       /*Scope*/ 28, /*->18565*/
/*18537*/         OPC_CheckChild1Type, MVT::v4i16,
/*18539*/         OPC_RecordChild2, // #2 = $Vm
/*18540*/         OPC_CheckChild2Type, MVT::v4i16,
/*18542*/         OPC_MoveParent,
/*18543*/         OPC_CheckType, MVT::v4i16,
/*18545*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18547*/         OPC_EmitInteger, MVT::i32, 14, 
/*18550*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18553*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*18565*/       /*Scope*/ 28, /*->18594*/
/*18566*/         OPC_CheckChild1Type, MVT::v2i32,
/*18568*/         OPC_RecordChild2, // #2 = $Vm
/*18569*/         OPC_CheckChild2Type, MVT::v2i32,
/*18571*/         OPC_MoveParent,
/*18572*/         OPC_CheckType, MVT::v2i32,
/*18574*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18576*/         OPC_EmitInteger, MVT::i32, 14, 
/*18579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18582*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18594*/       /*Scope*/ 28, /*->18623*/
/*18595*/         OPC_CheckChild1Type, MVT::v16i8,
/*18597*/         OPC_RecordChild2, // #2 = $Vm
/*18598*/         OPC_CheckChild2Type, MVT::v16i8,
/*18600*/         OPC_MoveParent,
/*18601*/         OPC_CheckType, MVT::v16i8,
/*18603*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18605*/         OPC_EmitInteger, MVT::i32, 14, 
/*18608*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18611*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 5:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*18623*/       /*Scope*/ 28, /*->18652*/
/*18624*/         OPC_CheckChild1Type, MVT::v8i16,
/*18626*/         OPC_RecordChild2, // #2 = $Vm
/*18627*/         OPC_CheckChild2Type, MVT::v8i16,
/*18629*/         OPC_MoveParent,
/*18630*/         OPC_CheckType, MVT::v8i16,
/*18632*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18634*/         OPC_EmitInteger, MVT::i32, 14, 
/*18637*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18640*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 5:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*18652*/       /*Scope*/ 28, /*->18681*/
/*18653*/         OPC_CheckChild1Type, MVT::v4i32,
/*18655*/         OPC_RecordChild2, // #2 = $Vm
/*18656*/         OPC_CheckChild2Type, MVT::v4i32,
/*18658*/         OPC_MoveParent,
/*18659*/         OPC_CheckType, MVT::v4i32,
/*18661*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18663*/         OPC_EmitInteger, MVT::i32, 14, 
/*18666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18669*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 5:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18681*/       0, /*End of Scope*/
/*18682*/     0, /*End of Scope*/
/*18683*/   /*Scope*/ 1|128,3/*385*/, /*->19070*/
/*18685*/     OPC_MoveChild, 0,
/*18687*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*18690*/     OPC_MoveChild, 0,
/*18692*/     OPC_Scope, 58|128,1/*186*/, /*->18881*/ // 2 children in Scope
/*18695*/       OPC_CheckInteger, 4, 
/*18697*/       OPC_MoveParent,
/*18698*/       OPC_RecordChild1, // #0 = $Vn
/*18699*/       OPC_Scope, 29, /*->18730*/ // 6 children in Scope
/*18701*/         OPC_CheckChild1Type, MVT::v8i8,
/*18703*/         OPC_RecordChild2, // #1 = $Vm
/*18704*/         OPC_CheckChild2Type, MVT::v8i8,
/*18706*/         OPC_MoveParent,
/*18707*/         OPC_RecordChild1, // #2 = $src1
/*18708*/         OPC_CheckType, MVT::v8i8,
/*18710*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18712*/         OPC_EmitInteger, MVT::i32, 14, 
/*18715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18718*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                  // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*18730*/       /*Scope*/ 29, /*->18760*/
/*18731*/         OPC_CheckChild1Type, MVT::v4i16,
/*18733*/         OPC_RecordChild2, // #1 = $Vm
/*18734*/         OPC_CheckChild2Type, MVT::v4i16,
/*18736*/         OPC_MoveParent,
/*18737*/         OPC_RecordChild1, // #2 = $src1
/*18738*/         OPC_CheckType, MVT::v4i16,
/*18740*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18742*/         OPC_EmitInteger, MVT::i32, 14, 
/*18745*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18748*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                  // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*18760*/       /*Scope*/ 29, /*->18790*/
/*18761*/         OPC_CheckChild1Type, MVT::v2i32,
/*18763*/         OPC_RecordChild2, // #1 = $Vm
/*18764*/         OPC_CheckChild2Type, MVT::v2i32,
/*18766*/         OPC_MoveParent,
/*18767*/         OPC_RecordChild1, // #2 = $src1
/*18768*/         OPC_CheckType, MVT::v2i32,
/*18770*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18772*/         OPC_EmitInteger, MVT::i32, 14, 
/*18775*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18778*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                  // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18790*/       /*Scope*/ 29, /*->18820*/
/*18791*/         OPC_CheckChild1Type, MVT::v16i8,
/*18793*/         OPC_RecordChild2, // #1 = $Vm
/*18794*/         OPC_CheckChild2Type, MVT::v16i8,
/*18796*/         OPC_MoveParent,
/*18797*/         OPC_RecordChild1, // #2 = $src1
/*18798*/         OPC_CheckType, MVT::v16i8,
/*18800*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18802*/         OPC_EmitInteger, MVT::i32, 14, 
/*18805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18808*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 4:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                  // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*18820*/       /*Scope*/ 29, /*->18850*/
/*18821*/         OPC_CheckChild1Type, MVT::v8i16,
/*18823*/         OPC_RecordChild2, // #1 = $Vm
/*18824*/         OPC_CheckChild2Type, MVT::v8i16,
/*18826*/         OPC_MoveParent,
/*18827*/         OPC_RecordChild1, // #2 = $src1
/*18828*/         OPC_CheckType, MVT::v8i16,
/*18830*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18832*/         OPC_EmitInteger, MVT::i32, 14, 
/*18835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18838*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 4:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                  // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*18850*/       /*Scope*/ 29, /*->18880*/
/*18851*/         OPC_CheckChild1Type, MVT::v4i32,
/*18853*/         OPC_RecordChild2, // #1 = $Vm
/*18854*/         OPC_CheckChild2Type, MVT::v4i32,
/*18856*/         OPC_MoveParent,
/*18857*/         OPC_RecordChild1, // #2 = $src1
/*18858*/         OPC_CheckType, MVT::v4i32,
/*18860*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18862*/         OPC_EmitInteger, MVT::i32, 14, 
/*18865*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18868*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 4:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                  // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18880*/       0, /*End of Scope*/
/*18881*/     /*Scope*/ 58|128,1/*186*/, /*->19069*/
/*18883*/       OPC_CheckInteger, 5, 
/*18885*/       OPC_MoveParent,
/*18886*/       OPC_RecordChild1, // #0 = $Vn
/*18887*/       OPC_Scope, 29, /*->18918*/ // 6 children in Scope
/*18889*/         OPC_CheckChild1Type, MVT::v8i8,
/*18891*/         OPC_RecordChild2, // #1 = $Vm
/*18892*/         OPC_CheckChild2Type, MVT::v8i8,
/*18894*/         OPC_MoveParent,
/*18895*/         OPC_RecordChild1, // #2 = $src1
/*18896*/         OPC_CheckType, MVT::v8i8,
/*18898*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18900*/         OPC_EmitInteger, MVT::i32, 14, 
/*18903*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18906*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                  // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*18918*/       /*Scope*/ 29, /*->18948*/
/*18919*/         OPC_CheckChild1Type, MVT::v4i16,
/*18921*/         OPC_RecordChild2, // #1 = $Vm
/*18922*/         OPC_CheckChild2Type, MVT::v4i16,
/*18924*/         OPC_MoveParent,
/*18925*/         OPC_RecordChild1, // #2 = $src1
/*18926*/         OPC_CheckType, MVT::v4i16,
/*18928*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18930*/         OPC_EmitInteger, MVT::i32, 14, 
/*18933*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18936*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                  // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*18948*/       /*Scope*/ 29, /*->18978*/
/*18949*/         OPC_CheckChild1Type, MVT::v2i32,
/*18951*/         OPC_RecordChild2, // #1 = $Vm
/*18952*/         OPC_CheckChild2Type, MVT::v2i32,
/*18954*/         OPC_MoveParent,
/*18955*/         OPC_RecordChild1, // #2 = $src1
/*18956*/         OPC_CheckType, MVT::v2i32,
/*18958*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18960*/         OPC_EmitInteger, MVT::i32, 14, 
/*18963*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18966*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                  // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18978*/       /*Scope*/ 29, /*->19008*/
/*18979*/         OPC_CheckChild1Type, MVT::v16i8,
/*18981*/         OPC_RecordChild2, // #1 = $Vm
/*18982*/         OPC_CheckChild2Type, MVT::v16i8,
/*18984*/         OPC_MoveParent,
/*18985*/         OPC_RecordChild1, // #2 = $src1
/*18986*/         OPC_CheckType, MVT::v16i8,
/*18988*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18990*/         OPC_EmitInteger, MVT::i32, 14, 
/*18993*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18996*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 5:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                  // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*19008*/       /*Scope*/ 29, /*->19038*/
/*19009*/         OPC_CheckChild1Type, MVT::v8i16,
/*19011*/         OPC_RecordChild2, // #1 = $Vm
/*19012*/         OPC_CheckChild2Type, MVT::v8i16,
/*19014*/         OPC_MoveParent,
/*19015*/         OPC_RecordChild1, // #2 = $src1
/*19016*/         OPC_CheckType, MVT::v8i16,
/*19018*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19020*/         OPC_EmitInteger, MVT::i32, 14, 
/*19023*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19026*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 5:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                  // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*19038*/       /*Scope*/ 29, /*->19068*/
/*19039*/         OPC_CheckChild1Type, MVT::v4i32,
/*19041*/         OPC_RecordChild2, // #1 = $Vm
/*19042*/         OPC_CheckChild2Type, MVT::v4i32,
/*19044*/         OPC_MoveParent,
/*19045*/         OPC_RecordChild1, // #2 = $src1
/*19046*/         OPC_CheckType, MVT::v4i32,
/*19048*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19050*/         OPC_EmitInteger, MVT::i32, 14, 
/*19053*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19056*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 5:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                  // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19068*/       0, /*End of Scope*/
/*19069*/     0, /*End of Scope*/
/*19070*/   /*Scope*/ 84, /*->19155*/
/*19071*/     OPC_RecordChild0, // #0 = $acc
/*19072*/     OPC_Scope, 40, /*->19114*/ // 2 children in Scope
/*19074*/       OPC_MoveChild, 1,
/*19076*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*19079*/       OPC_RecordChild0, // #1 = $a
/*19080*/       OPC_MoveChild, 0,
/*19082*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*19084*/       OPC_MoveParent,
/*19085*/       OPC_RecordChild1, // #2 = $b
/*19086*/       OPC_MoveChild, 1,
/*19088*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*19090*/       OPC_MoveParent,
/*19091*/       OPC_MoveParent,
/*19092*/       OPC_CheckType, MVT::i32,
/*19094*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*19096*/       OPC_EmitInteger, MVT::i32, 14, 
/*19099*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19102*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*19114*/     /*Scope*/ 39, /*->19154*/
/*19115*/       OPC_RecordChild1, // #1 = $imm
/*19116*/       OPC_MoveChild, 1,
/*19118*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19121*/       OPC_CheckPredicate, 11, // Predicate_imm0_255_neg
/*19123*/       OPC_MoveParent,
/*19124*/       OPC_CheckType, MVT::i32,
/*19126*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*19128*/       OPC_EmitConvertToTarget, 1,
/*19130*/       OPC_EmitNodeXForm, 8, 2, // imm_neg_XFORM
/*19133*/       OPC_EmitInteger, MVT::i32, 14, 
/*19136*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19139*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19142*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_neg>>:$imm))
/*19154*/     0, /*End of Scope*/
/*19155*/   /*Scope*/ 41, /*->19197*/
/*19156*/     OPC_MoveChild, 0,
/*19158*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*19161*/     OPC_RecordChild0, // #0 = $a
/*19162*/     OPC_MoveChild, 0,
/*19164*/     OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*19166*/     OPC_MoveParent,
/*19167*/     OPC_RecordChild1, // #1 = $b
/*19168*/     OPC_MoveChild, 1,
/*19170*/     OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*19172*/     OPC_MoveParent,
/*19173*/     OPC_MoveParent,
/*19174*/     OPC_RecordChild1, // #2 = $acc
/*19175*/     OPC_CheckType, MVT::i32,
/*19177*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*19179*/     OPC_EmitInteger, MVT::i32, 14, 
/*19182*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19185*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*19197*/   /*Scope*/ 5|128,3/*389*/, /*->19588*/
/*19199*/     OPC_RecordChild0, // #0 = $Rn
/*19200*/     OPC_Scope, 69|128,2/*325*/, /*->19528*/ // 2 children in Scope
/*19203*/       OPC_RecordChild1, // #1 = $imm
/*19204*/       OPC_MoveChild, 1,
/*19206*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19209*/       OPC_Scope, 30, /*->19241*/ // 10 children in Scope
/*19211*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*19213*/         OPC_MoveParent,
/*19214*/         OPC_CheckType, MVT::i32,
/*19216*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*19218*/         OPC_EmitConvertToTarget, 1,
/*19220*/         OPC_EmitInteger, MVT::i32, 14, 
/*19223*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19226*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19229*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19241*/       /*Scope*/ 33, /*->19275*/
/*19242*/         OPC_CheckPredicate, 12, // Predicate_so_imm_neg
/*19244*/         OPC_MoveParent,
/*19245*/         OPC_CheckType, MVT::i32,
/*19247*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*19249*/         OPC_EmitConvertToTarget, 1,
/*19251*/         OPC_EmitNodeXForm, 9, 2, // so_imm_neg_XFORM
/*19254*/         OPC_EmitInteger, MVT::i32, 14, 
/*19257*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19263*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$src, (so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*19275*/       /*Scope*/ 30, /*->19306*/
/*19276*/         OPC_CheckPredicate, 13, // Predicate_imm0_7
/*19278*/         OPC_MoveParent,
/*19279*/         OPC_CheckType, MVT::i32,
/*19281*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19283*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19286*/         OPC_EmitConvertToTarget, 1,
/*19288*/         OPC_EmitInteger, MVT::i32, 14, 
/*19291*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19294*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*19306*/       /*Scope*/ 30, /*->19337*/
/*19307*/         OPC_CheckPredicate, 14, // Predicate_imm8_255
/*19309*/         OPC_MoveParent,
/*19310*/         OPC_CheckType, MVT::i32,
/*19312*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19314*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19317*/         OPC_EmitConvertToTarget, 1,
/*19319*/         OPC_EmitInteger, MVT::i32, 14, 
/*19322*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19325*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*19337*/       /*Scope*/ 33, /*->19371*/
/*19338*/         OPC_CheckPredicate, 15, // Predicate_imm0_7_neg
/*19340*/         OPC_MoveParent,
/*19341*/         OPC_CheckType, MVT::i32,
/*19343*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19345*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19348*/         OPC_EmitConvertToTarget, 1,
/*19350*/         OPC_EmitNodeXForm, 8, 3, // imm_neg_XFORM
/*19353*/         OPC_EmitInteger, MVT::i32, 14, 
/*19356*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19359*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*19371*/       /*Scope*/ 33, /*->19405*/
/*19372*/         OPC_CheckPredicate, 16, // Predicate_imm8_255_neg
/*19374*/         OPC_MoveParent,
/*19375*/         OPC_CheckType, MVT::i32,
/*19377*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19379*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19382*/         OPC_EmitConvertToTarget, 1,
/*19384*/         OPC_EmitNodeXForm, 8, 3, // imm_neg_XFORM
/*19387*/         OPC_EmitInteger, MVT::i32, 14, 
/*19390*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19393*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*19405*/       /*Scope*/ 30, /*->19436*/
/*19406*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*19408*/         OPC_MoveParent,
/*19409*/         OPC_CheckType, MVT::i32,
/*19411*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*19413*/         OPC_EmitConvertToTarget, 1,
/*19415*/         OPC_EmitInteger, MVT::i32, 14, 
/*19418*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19421*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19424*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19436*/       /*Scope*/ 26, /*->19463*/
/*19437*/         OPC_CheckPredicate, 17, // Predicate_imm0_4095
/*19439*/         OPC_MoveParent,
/*19440*/         OPC_CheckType, MVT::i32,
/*19442*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*19444*/         OPC_EmitConvertToTarget, 1,
/*19446*/         OPC_EmitInteger, MVT::i32, 14, 
/*19449*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19452*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19463*/       /*Scope*/ 33, /*->19497*/
/*19464*/         OPC_CheckPredicate, 18, // Predicate_t2_so_imm_neg
/*19466*/         OPC_MoveParent,
/*19467*/         OPC_CheckType, MVT::i32,
/*19469*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*19471*/         OPC_EmitConvertToTarget, 1,
/*19473*/         OPC_EmitNodeXForm, 10, 2, // t2_so_imm_neg_XFORM
/*19476*/         OPC_EmitInteger, MVT::i32, 14, 
/*19479*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19482*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19485*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*19497*/       /*Scope*/ 29, /*->19527*/
/*19498*/         OPC_CheckPredicate, 19, // Predicate_imm0_4095_neg
/*19500*/         OPC_MoveParent,
/*19501*/         OPC_CheckType, MVT::i32,
/*19503*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*19505*/         OPC_EmitConvertToTarget, 1,
/*19507*/         OPC_EmitNodeXForm, 8, 2, // imm_neg_XFORM
/*19510*/         OPC_EmitInteger, MVT::i32, 14, 
/*19513*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19516*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*19527*/       0, /*End of Scope*/
/*19528*/     /*Scope*/ 58, /*->19587*/
/*19529*/       OPC_MoveChild, 1,
/*19531*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*19534*/       OPC_RecordChild0, // #1 = $Rm
/*19535*/       OPC_MoveChild, 1,
/*19537*/       OPC_Scope, 23, /*->19562*/ // 2 children in Scope
/*19539*/         OPC_CheckValueType, MVT::i8,
/*19541*/         OPC_MoveParent,
/*19542*/         OPC_MoveParent,
/*19543*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*19545*/         OPC_EmitInteger, MVT::i32, 14, 
/*19548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19551*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTABrr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i8:Other)) - Complexity = 6
                  // Dst: (SXTABrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19562*/       /*Scope*/ 23, /*->19586*/
/*19563*/         OPC_CheckValueType, MVT::i16,
/*19565*/         OPC_MoveParent,
/*19566*/         OPC_MoveParent,
/*19567*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*19569*/         OPC_EmitInteger, MVT::i32, 14, 
/*19572*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19575*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAHrr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 6
                  // Dst: (SXTAHrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19586*/       0, /*End of Scope*/
/*19587*/     0, /*End of Scope*/
/*19588*/   /*Scope*/ 94, /*->19683*/
/*19589*/     OPC_MoveChild, 0,
/*19591*/     OPC_SwitchOpcode /*2 cases */, 58,  TARGET_VAL(ISD::MUL),// ->19653
/*19595*/       OPC_RecordChild0, // #0 = $Rn
/*19596*/       OPC_RecordChild1, // #1 = $Rm
/*19597*/       OPC_MoveParent,
/*19598*/       OPC_RecordChild1, // #2 = $Ra
/*19599*/       OPC_CheckType, MVT::i32,
/*19601*/       OPC_Scope, 24, /*->19627*/ // 2 children in Scope
/*19603*/         OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*19605*/         OPC_EmitInteger, MVT::i32, 14, 
/*19608*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19614*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*19627*/       /*Scope*/ 24, /*->19652*/
/*19628*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*19630*/         OPC_EmitInteger, MVT::i32, 14, 
/*19633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19639*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*19652*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->19682
/*19656*/       OPC_RecordChild0, // #0 = $Rn
/*19657*/       OPC_RecordChild1, // #1 = $Rm
/*19658*/       OPC_MoveParent,
/*19659*/       OPC_RecordChild1, // #2 = $Ra
/*19660*/       OPC_CheckType, MVT::i32,
/*19662*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*19664*/       OPC_EmitInteger, MVT::i32, 14, 
/*19667*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19670*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*19683*/   /*Scope*/ 59, /*->19743*/
/*19684*/     OPC_RecordChild0, // #0 = $Rn
/*19685*/     OPC_MoveChild, 1,
/*19687*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*19690*/     OPC_RecordChild0, // #1 = $Rm
/*19691*/     OPC_MoveChild, 1,
/*19693*/     OPC_Scope, 23, /*->19718*/ // 2 children in Scope
/*19695*/       OPC_CheckValueType, MVT::i8,
/*19697*/       OPC_MoveParent,
/*19698*/       OPC_MoveParent,
/*19699*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*19701*/       OPC_EmitInteger, MVT::i32, 14, 
/*19704*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19707*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                // Dst: (t2SXTABrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19718*/     /*Scope*/ 23, /*->19742*/
/*19719*/       OPC_CheckValueType, MVT::i16,
/*19721*/       OPC_MoveParent,
/*19722*/       OPC_MoveParent,
/*19723*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*19725*/       OPC_EmitInteger, MVT::i32, 14, 
/*19728*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19731*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                // Dst: (t2SXTAHrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19742*/     0, /*End of Scope*/
/*19743*/   /*Scope*/ 120, /*->19864*/
/*19744*/     OPC_MoveChild, 0,
/*19746*/     OPC_SwitchOpcode /*3 cases */, 26,  TARGET_VAL(ISD::MUL),// ->19776
/*19750*/       OPC_RecordChild0, // #0 = $Rn
/*19751*/       OPC_RecordChild1, // #1 = $Rm
/*19752*/       OPC_MoveParent,
/*19753*/       OPC_RecordChild1, // #2 = $Ra
/*19754*/       OPC_CheckType, MVT::i32,
/*19756*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*19758*/       OPC_EmitInteger, MVT::i32, 14, 
/*19761*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19764*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->19805
/*19779*/       OPC_RecordChild0, // #0 = $Rm
/*19780*/       OPC_RecordChild1, // #1 = $Rn
/*19781*/       OPC_MoveParent,
/*19782*/       OPC_RecordChild1, // #2 = $Ra
/*19783*/       OPC_CheckType, MVT::i32,
/*19785*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*19787*/       OPC_EmitInteger, MVT::i32, 14, 
/*19790*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19793*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              /*SwitchOpcode*/ 55,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->19863
/*19808*/       OPC_RecordChild0, // #0 = $Rm
/*19809*/       OPC_MoveChild, 1,
/*19811*/       OPC_Scope, 24, /*->19837*/ // 2 children in Scope
/*19813*/         OPC_CheckValueType, MVT::i8,
/*19815*/         OPC_MoveParent,
/*19816*/         OPC_MoveParent,
/*19817*/         OPC_RecordChild1, // #1 = $Rn
/*19818*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*19820*/         OPC_EmitInteger, MVT::i32, 14, 
/*19823*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19826*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTABrr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:i32 (sext_inreg:i32 GPR:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTABrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19837*/       /*Scope*/ 24, /*->19862*/
/*19838*/         OPC_CheckValueType, MVT::i16,
/*19840*/         OPC_MoveParent,
/*19841*/         OPC_MoveParent,
/*19842*/         OPC_RecordChild1, // #1 = $Rn
/*19843*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*19845*/         OPC_EmitInteger, MVT::i32, 14, 
/*19848*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19851*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAHrr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTAHrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19862*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*19864*/   /*Scope*/ 93, /*->19958*/
/*19865*/     OPC_RecordChild0, // #0 = $Ra
/*19866*/     OPC_MoveChild, 1,
/*19868*/     OPC_SwitchOpcode /*2 cases */, 57,  TARGET_VAL(ISD::MUL),// ->19929
/*19872*/       OPC_RecordChild0, // #1 = $Rn
/*19873*/       OPC_RecordChild1, // #2 = $Rm
/*19874*/       OPC_MoveParent,
/*19875*/       OPC_CheckType, MVT::i32,
/*19877*/       OPC_Scope, 24, /*->19903*/ // 2 children in Scope
/*19879*/         OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*19881*/         OPC_EmitInteger, MVT::i32, 14, 
/*19884*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19887*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19890*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*19903*/       /*Scope*/ 24, /*->19928*/
/*19904*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*19906*/         OPC_EmitInteger, MVT::i32, 14, 
/*19909*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19912*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19915*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*19928*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 25,  TARGET_VAL(ISD::MULHS),// ->19957
/*19932*/       OPC_RecordChild0, // #1 = $Rn
/*19933*/       OPC_RecordChild1, // #2 = $Rm
/*19934*/       OPC_MoveParent,
/*19935*/       OPC_CheckType, MVT::i32,
/*19937*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*19939*/       OPC_EmitInteger, MVT::i32, 14, 
/*19942*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19945*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*19958*/   /*Scope*/ 60, /*->20019*/
/*19959*/     OPC_MoveChild, 0,
/*19961*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*19964*/     OPC_RecordChild0, // #0 = $Rm
/*19965*/     OPC_MoveChild, 1,
/*19967*/     OPC_Scope, 24, /*->19993*/ // 2 children in Scope
/*19969*/       OPC_CheckValueType, MVT::i8,
/*19971*/       OPC_MoveParent,
/*19972*/       OPC_MoveParent,
/*19973*/       OPC_RecordChild1, // #1 = $Rn
/*19974*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*19976*/       OPC_EmitInteger, MVT::i32, 14, 
/*19979*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19982*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                // Dst: (t2SXTABrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19993*/     /*Scope*/ 24, /*->20018*/
/*19994*/       OPC_CheckValueType, MVT::i16,
/*19996*/       OPC_MoveParent,
/*19997*/       OPC_MoveParent,
/*19998*/       OPC_RecordChild1, // #1 = $Rn
/*19999*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*20001*/       OPC_EmitInteger, MVT::i32, 14, 
/*20004*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20007*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                // Dst: (t2SXTAHrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20018*/     0, /*End of Scope*/
/*20019*/   /*Scope*/ 30|128,1/*158*/, /*->20179*/
/*20021*/     OPC_RecordChild0, // #0 = $Ra
/*20022*/     OPC_Scope, 60, /*->20084*/ // 2 children in Scope
/*20024*/       OPC_MoveChild, 1,
/*20026*/       OPC_SwitchOpcode /*2 cases */, 25,  TARGET_VAL(ISD::MUL),// ->20055
/*20030*/         OPC_RecordChild0, // #1 = $Rn
/*20031*/         OPC_RecordChild1, // #2 = $Rm
/*20032*/         OPC_MoveParent,
/*20033*/         OPC_CheckType, MVT::i32,
/*20035*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*20037*/         OPC_EmitInteger, MVT::i32, 14, 
/*20040*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20043*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                /*SwitchOpcode*/ 25,  TARGET_VAL(ISD::MULHS),// ->20083
/*20058*/         OPC_RecordChild0, // #1 = $Rm
/*20059*/         OPC_RecordChild1, // #2 = $Rn
/*20060*/         OPC_MoveParent,
/*20061*/         OPC_CheckType, MVT::i32,
/*20063*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*20065*/         OPC_EmitInteger, MVT::i32, 14, 
/*20068*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20071*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                0, // EndSwitchOpcode
/*20084*/     /*Scope*/ 93, /*->20178*/
/*20085*/       OPC_RecordChild1, // #1 = $Rm
/*20086*/       OPC_CheckType, MVT::i32,
/*20088*/       OPC_Scope, 23, /*->20113*/ // 3 children in Scope
/*20090*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*20092*/         OPC_EmitInteger, MVT::i32, 14, 
/*20095*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20098*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20101*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20113*/       /*Scope*/ 23, /*->20137*/
/*20114*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20116*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*20119*/         OPC_EmitInteger, MVT::i32, 14, 
/*20122*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20125*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*20137*/       /*Scope*/ 39, /*->20177*/
/*20138*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*20140*/         OPC_EmitInteger, MVT::i32, 14, 
/*20143*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20146*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20149*/         OPC_Scope, 12, /*->20163*/ // 2 children in Scope
/*20151*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*20163*/         /*Scope*/ 12, /*->20176*/
/*20164*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rm, GPR:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*20176*/         0, /*End of Scope*/
/*20177*/       0, /*End of Scope*/
/*20178*/     0, /*End of Scope*/
/*20179*/   /*Scope*/ 92|128,1/*220*/, /*->20401*/
/*20181*/     OPC_MoveChild, 0,
/*20183*/     OPC_SwitchOpcode /*2 cases */, 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->20292
/*20187*/       OPC_RecordChild0, // #0 = $Vn
/*20188*/       OPC_Scope, 33, /*->20223*/ // 3 children in Scope
/*20190*/         OPC_CheckChild0Type, MVT::v8i8,
/*20192*/         OPC_MoveParent,
/*20193*/         OPC_MoveChild, 1,
/*20195*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*20198*/         OPC_RecordChild0, // #1 = $Vm
/*20199*/         OPC_CheckChild0Type, MVT::v8i8,
/*20201*/         OPC_MoveParent,
/*20202*/         OPC_CheckType, MVT::v8i16,
/*20204*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20206*/         OPC_EmitInteger, MVT::i32, 14, 
/*20209*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20212*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*20223*/       /*Scope*/ 33, /*->20257*/
/*20224*/         OPC_CheckChild0Type, MVT::v4i16,
/*20226*/         OPC_MoveParent,
/*20227*/         OPC_MoveChild, 1,
/*20229*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*20232*/         OPC_RecordChild0, // #1 = $Vm
/*20233*/         OPC_CheckChild0Type, MVT::v4i16,
/*20235*/         OPC_MoveParent,
/*20236*/         OPC_CheckType, MVT::v4i32,
/*20238*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20240*/         OPC_EmitInteger, MVT::i32, 14, 
/*20243*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20246*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*20257*/       /*Scope*/ 33, /*->20291*/
/*20258*/         OPC_CheckChild0Type, MVT::v2i32,
/*20260*/         OPC_MoveParent,
/*20261*/         OPC_MoveChild, 1,
/*20263*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*20266*/         OPC_RecordChild0, // #1 = $Vm
/*20267*/         OPC_CheckChild0Type, MVT::v2i32,
/*20269*/         OPC_MoveParent,
/*20270*/         OPC_CheckType, MVT::v2i64,
/*20272*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20274*/         OPC_EmitInteger, MVT::i32, 14, 
/*20277*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20280*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20291*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->20400
/*20295*/       OPC_RecordChild0, // #0 = $Vn
/*20296*/       OPC_Scope, 33, /*->20331*/ // 3 children in Scope
/*20298*/         OPC_CheckChild0Type, MVT::v8i8,
/*20300*/         OPC_MoveParent,
/*20301*/         OPC_MoveChild, 1,
/*20303*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*20306*/         OPC_RecordChild0, // #1 = $Vm
/*20307*/         OPC_CheckChild0Type, MVT::v8i8,
/*20309*/         OPC_MoveParent,
/*20310*/         OPC_CheckType, MVT::v8i16,
/*20312*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20314*/         OPC_EmitInteger, MVT::i32, 14, 
/*20317*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20320*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*20331*/       /*Scope*/ 33, /*->20365*/
/*20332*/         OPC_CheckChild0Type, MVT::v4i16,
/*20334*/         OPC_MoveParent,
/*20335*/         OPC_MoveChild, 1,
/*20337*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*20340*/         OPC_RecordChild0, // #1 = $Vm
/*20341*/         OPC_CheckChild0Type, MVT::v4i16,
/*20343*/         OPC_MoveParent,
/*20344*/         OPC_CheckType, MVT::v4i32,
/*20346*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20348*/         OPC_EmitInteger, MVT::i32, 14, 
/*20351*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20354*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*20365*/       /*Scope*/ 33, /*->20399*/
/*20366*/         OPC_CheckChild0Type, MVT::v2i32,
/*20368*/         OPC_MoveParent,
/*20369*/         OPC_MoveChild, 1,
/*20371*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*20374*/         OPC_RecordChild0, // #1 = $Vm
/*20375*/         OPC_CheckChild0Type, MVT::v2i32,
/*20377*/         OPC_MoveParent,
/*20378*/         OPC_CheckType, MVT::v2i64,
/*20380*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20382*/         OPC_EmitInteger, MVT::i32, 14, 
/*20385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20388*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20399*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*20401*/   /*Scope*/ 65|128,6/*833*/, /*->21236*/
/*20403*/     OPC_RecordChild0, // #0 = $src1
/*20404*/     OPC_MoveChild, 1,
/*20406*/     OPC_SwitchOpcode /*4 cases */, 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRs),// ->20614
/*20411*/       OPC_RecordChild0, // #1 = $Vm
/*20412*/       OPC_RecordChild1, // #2 = $SIMM
/*20413*/       OPC_MoveChild, 1,
/*20415*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20418*/       OPC_MoveParent,
/*20419*/       OPC_MoveParent,
/*20420*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->20445
/*20423*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20425*/         OPC_EmitConvertToTarget, 2,
/*20427*/         OPC_EmitInteger, MVT::i32, 14, 
/*20430*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20433*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->20469
/*20447*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20449*/         OPC_EmitConvertToTarget, 2,
/*20451*/         OPC_EmitInteger, MVT::i32, 14, 
/*20454*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20457*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->20493
/*20471*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20473*/         OPC_EmitConvertToTarget, 2,
/*20475*/         OPC_EmitInteger, MVT::i32, 14, 
/*20478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20481*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->20517
/*20495*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20497*/         OPC_EmitConvertToTarget, 2,
/*20499*/         OPC_EmitInteger, MVT::i32, 14, 
/*20502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20505*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->20541
/*20519*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20521*/         OPC_EmitConvertToTarget, 2,
/*20523*/         OPC_EmitInteger, MVT::i32, 14, 
/*20526*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20529*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->20565
/*20543*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20545*/         OPC_EmitConvertToTarget, 2,
/*20547*/         OPC_EmitInteger, MVT::i32, 14, 
/*20550*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20553*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->20589
/*20567*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20569*/         OPC_EmitConvertToTarget, 2,
/*20571*/         OPC_EmitInteger, MVT::i32, 14, 
/*20574*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20577*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->20613
/*20591*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20593*/         OPC_EmitConvertToTarget, 2,
/*20595*/         OPC_EmitInteger, MVT::i32, 14, 
/*20598*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20601*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRu),// ->20821
/*20618*/       OPC_RecordChild0, // #1 = $Vm
/*20619*/       OPC_RecordChild1, // #2 = $SIMM
/*20620*/       OPC_MoveChild, 1,
/*20622*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20625*/       OPC_MoveParent,
/*20626*/       OPC_MoveParent,
/*20627*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->20652
/*20630*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20632*/         OPC_EmitConvertToTarget, 2,
/*20634*/         OPC_EmitInteger, MVT::i32, 14, 
/*20637*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20640*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->20676
/*20654*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20656*/         OPC_EmitConvertToTarget, 2,
/*20658*/         OPC_EmitInteger, MVT::i32, 14, 
/*20661*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20664*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->20700
/*20678*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20680*/         OPC_EmitConvertToTarget, 2,
/*20682*/         OPC_EmitInteger, MVT::i32, 14, 
/*20685*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20688*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->20724
/*20702*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20704*/         OPC_EmitConvertToTarget, 2,
/*20706*/         OPC_EmitInteger, MVT::i32, 14, 
/*20709*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20712*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->20748
/*20726*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20728*/         OPC_EmitConvertToTarget, 2,
/*20730*/         OPC_EmitInteger, MVT::i32, 14, 
/*20733*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20736*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->20772
/*20750*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20752*/         OPC_EmitConvertToTarget, 2,
/*20754*/         OPC_EmitInteger, MVT::i32, 14, 
/*20757*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20760*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->20796
/*20774*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20776*/         OPC_EmitConvertToTarget, 2,
/*20778*/         OPC_EmitInteger, MVT::i32, 14, 
/*20781*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20784*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->20820
/*20798*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20800*/         OPC_EmitConvertToTarget, 2,
/*20802*/         OPC_EmitInteger, MVT::i32, 14, 
/*20805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20808*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRs),// ->21028
/*20825*/       OPC_RecordChild0, // #1 = $Vm
/*20826*/       OPC_RecordChild1, // #2 = $SIMM
/*20827*/       OPC_MoveChild, 1,
/*20829*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20832*/       OPC_MoveParent,
/*20833*/       OPC_MoveParent,
/*20834*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->20859
/*20837*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20839*/         OPC_EmitConvertToTarget, 2,
/*20841*/         OPC_EmitInteger, MVT::i32, 14, 
/*20844*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20847*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->20883
/*20861*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20863*/         OPC_EmitConvertToTarget, 2,
/*20865*/         OPC_EmitInteger, MVT::i32, 14, 
/*20868*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20871*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->20907
/*20885*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20887*/         OPC_EmitConvertToTarget, 2,
/*20889*/         OPC_EmitInteger, MVT::i32, 14, 
/*20892*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20895*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->20931
/*20909*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20911*/         OPC_EmitConvertToTarget, 2,
/*20913*/         OPC_EmitInteger, MVT::i32, 14, 
/*20916*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20919*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->20955
/*20933*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20935*/         OPC_EmitConvertToTarget, 2,
/*20937*/         OPC_EmitInteger, MVT::i32, 14, 
/*20940*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20943*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->20979
/*20957*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20959*/         OPC_EmitConvertToTarget, 2,
/*20961*/         OPC_EmitInteger, MVT::i32, 14, 
/*20964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20967*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->21003
/*20981*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20983*/         OPC_EmitConvertToTarget, 2,
/*20985*/         OPC_EmitInteger, MVT::i32, 14, 
/*20988*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20991*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->21027
/*21005*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21007*/         OPC_EmitConvertToTarget, 2,
/*21009*/         OPC_EmitInteger, MVT::i32, 14, 
/*21012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21015*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRu),// ->21235
/*21032*/       OPC_RecordChild0, // #1 = $Vm
/*21033*/       OPC_RecordChild1, // #2 = $SIMM
/*21034*/       OPC_MoveChild, 1,
/*21036*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21039*/       OPC_MoveParent,
/*21040*/       OPC_MoveParent,
/*21041*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->21066
/*21044*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21046*/         OPC_EmitConvertToTarget, 2,
/*21048*/         OPC_EmitInteger, MVT::i32, 14, 
/*21051*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21054*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->21090
/*21068*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21070*/         OPC_EmitConvertToTarget, 2,
/*21072*/         OPC_EmitInteger, MVT::i32, 14, 
/*21075*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21078*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->21114
/*21092*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21094*/         OPC_EmitConvertToTarget, 2,
/*21096*/         OPC_EmitInteger, MVT::i32, 14, 
/*21099*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21102*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->21138
/*21116*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21118*/         OPC_EmitConvertToTarget, 2,
/*21120*/         OPC_EmitInteger, MVT::i32, 14, 
/*21123*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21126*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->21162
/*21140*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21142*/         OPC_EmitConvertToTarget, 2,
/*21144*/         OPC_EmitInteger, MVT::i32, 14, 
/*21147*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21150*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->21186
/*21164*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21166*/         OPC_EmitConvertToTarget, 2,
/*21168*/         OPC_EmitInteger, MVT::i32, 14, 
/*21171*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21174*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->21210
/*21188*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21190*/         OPC_EmitConvertToTarget, 2,
/*21192*/         OPC_EmitInteger, MVT::i32, 14, 
/*21195*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21198*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->21234
/*21212*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21214*/         OPC_EmitConvertToTarget, 2,
/*21216*/         OPC_EmitInteger, MVT::i32, 14, 
/*21219*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21222*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*21236*/   /*Scope*/ 68|128,6/*836*/, /*->22074*/
/*21238*/     OPC_MoveChild, 0,
/*21240*/     OPC_SwitchOpcode /*4 cases */, 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRs),// ->21449
/*21245*/       OPC_RecordChild0, // #0 = $Vm
/*21246*/       OPC_RecordChild1, // #1 = $SIMM
/*21247*/       OPC_MoveChild, 1,
/*21249*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21252*/       OPC_MoveParent,
/*21253*/       OPC_MoveParent,
/*21254*/       OPC_RecordChild1, // #2 = $src1
/*21255*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->21280
/*21258*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21260*/         OPC_EmitConvertToTarget, 1,
/*21262*/         OPC_EmitInteger, MVT::i32, 14, 
/*21265*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21268*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->21304
/*21282*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21284*/         OPC_EmitConvertToTarget, 1,
/*21286*/         OPC_EmitInteger, MVT::i32, 14, 
/*21289*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21292*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->21328
/*21306*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21308*/         OPC_EmitConvertToTarget, 1,
/*21310*/         OPC_EmitInteger, MVT::i32, 14, 
/*21313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21316*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->21352
/*21330*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21332*/         OPC_EmitConvertToTarget, 1,
/*21334*/         OPC_EmitInteger, MVT::i32, 14, 
/*21337*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21340*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->21376
/*21354*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21356*/         OPC_EmitConvertToTarget, 1,
/*21358*/         OPC_EmitInteger, MVT::i32, 14, 
/*21361*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21364*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->21400
/*21378*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21380*/         OPC_EmitConvertToTarget, 1,
/*21382*/         OPC_EmitInteger, MVT::i32, 14, 
/*21385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21388*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->21424
/*21402*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21404*/         OPC_EmitConvertToTarget, 1,
/*21406*/         OPC_EmitInteger, MVT::i32, 14, 
/*21409*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21412*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->21448
/*21426*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21428*/         OPC_EmitConvertToTarget, 1,
/*21430*/         OPC_EmitInteger, MVT::i32, 14, 
/*21433*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21436*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRu),// ->21657
/*21453*/       OPC_RecordChild0, // #0 = $Vm
/*21454*/       OPC_RecordChild1, // #1 = $SIMM
/*21455*/       OPC_MoveChild, 1,
/*21457*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21460*/       OPC_MoveParent,
/*21461*/       OPC_MoveParent,
/*21462*/       OPC_RecordChild1, // #2 = $src1
/*21463*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->21488
/*21466*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21468*/         OPC_EmitConvertToTarget, 1,
/*21470*/         OPC_EmitInteger, MVT::i32, 14, 
/*21473*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21476*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->21512
/*21490*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21492*/         OPC_EmitConvertToTarget, 1,
/*21494*/         OPC_EmitInteger, MVT::i32, 14, 
/*21497*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21500*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->21536
/*21514*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21516*/         OPC_EmitConvertToTarget, 1,
/*21518*/         OPC_EmitInteger, MVT::i32, 14, 
/*21521*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21524*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->21560
/*21538*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21540*/         OPC_EmitConvertToTarget, 1,
/*21542*/         OPC_EmitInteger, MVT::i32, 14, 
/*21545*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21548*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->21584
/*21562*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21564*/         OPC_EmitConvertToTarget, 1,
/*21566*/         OPC_EmitInteger, MVT::i32, 14, 
/*21569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21572*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->21608
/*21586*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21588*/         OPC_EmitConvertToTarget, 1,
/*21590*/         OPC_EmitInteger, MVT::i32, 14, 
/*21593*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21596*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->21632
/*21610*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21612*/         OPC_EmitConvertToTarget, 1,
/*21614*/         OPC_EmitInteger, MVT::i32, 14, 
/*21617*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21620*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->21656
/*21634*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21636*/         OPC_EmitConvertToTarget, 1,
/*21638*/         OPC_EmitInteger, MVT::i32, 14, 
/*21641*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21644*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRs),// ->21865
/*21661*/       OPC_RecordChild0, // #0 = $Vm
/*21662*/       OPC_RecordChild1, // #1 = $SIMM
/*21663*/       OPC_MoveChild, 1,
/*21665*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21668*/       OPC_MoveParent,
/*21669*/       OPC_MoveParent,
/*21670*/       OPC_RecordChild1, // #2 = $src1
/*21671*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->21696
/*21674*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21676*/         OPC_EmitConvertToTarget, 1,
/*21678*/         OPC_EmitInteger, MVT::i32, 14, 
/*21681*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21684*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->21720
/*21698*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21700*/         OPC_EmitConvertToTarget, 1,
/*21702*/         OPC_EmitInteger, MVT::i32, 14, 
/*21705*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21708*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->21744
/*21722*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21724*/         OPC_EmitConvertToTarget, 1,
/*21726*/         OPC_EmitInteger, MVT::i32, 14, 
/*21729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21732*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->21768
/*21746*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21748*/         OPC_EmitConvertToTarget, 1,
/*21750*/         OPC_EmitInteger, MVT::i32, 14, 
/*21753*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21756*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->21792
/*21770*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21772*/         OPC_EmitConvertToTarget, 1,
/*21774*/         OPC_EmitInteger, MVT::i32, 14, 
/*21777*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21780*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->21816
/*21794*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21796*/         OPC_EmitConvertToTarget, 1,
/*21798*/         OPC_EmitInteger, MVT::i32, 14, 
/*21801*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21804*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->21840
/*21818*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21820*/         OPC_EmitConvertToTarget, 1,
/*21822*/         OPC_EmitInteger, MVT::i32, 14, 
/*21825*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21828*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->21864
/*21842*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21844*/         OPC_EmitConvertToTarget, 1,
/*21846*/         OPC_EmitInteger, MVT::i32, 14, 
/*21849*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21852*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRu),// ->22073
/*21869*/       OPC_RecordChild0, // #0 = $Vm
/*21870*/       OPC_RecordChild1, // #1 = $SIMM
/*21871*/       OPC_MoveChild, 1,
/*21873*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21876*/       OPC_MoveParent,
/*21877*/       OPC_MoveParent,
/*21878*/       OPC_RecordChild1, // #2 = $src1
/*21879*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->21904
/*21882*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21884*/         OPC_EmitConvertToTarget, 1,
/*21886*/         OPC_EmitInteger, MVT::i32, 14, 
/*21889*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21892*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->21928
/*21906*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21908*/         OPC_EmitConvertToTarget, 1,
/*21910*/         OPC_EmitInteger, MVT::i32, 14, 
/*21913*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21916*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->21952
/*21930*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21932*/         OPC_EmitConvertToTarget, 1,
/*21934*/         OPC_EmitInteger, MVT::i32, 14, 
/*21937*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21940*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->21976
/*21954*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21956*/         OPC_EmitConvertToTarget, 1,
/*21958*/         OPC_EmitInteger, MVT::i32, 14, 
/*21961*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21964*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->22000
/*21978*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21980*/         OPC_EmitConvertToTarget, 1,
/*21982*/         OPC_EmitInteger, MVT::i32, 14, 
/*21985*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21988*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->22024
/*22002*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22004*/         OPC_EmitConvertToTarget, 1,
/*22006*/         OPC_EmitInteger, MVT::i32, 14, 
/*22009*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22012*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->22048
/*22026*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22028*/         OPC_EmitConvertToTarget, 1,
/*22030*/         OPC_EmitInteger, MVT::i32, 14, 
/*22033*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22036*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->22072
/*22050*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22052*/         OPC_EmitConvertToTarget, 1,
/*22054*/         OPC_EmitInteger, MVT::i32, 14, 
/*22057*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22060*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*22074*/   /*Scope*/ 98|128,3/*482*/, /*->22558*/
/*22076*/     OPC_RecordChild0, // #0 = $Vn
/*22077*/     OPC_MoveChild, 1,
/*22079*/     OPC_SwitchOpcode /*5 cases */, 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->22161
/*22083*/       OPC_RecordChild0, // #1 = $Vm
/*22084*/       OPC_Scope, 24, /*->22110*/ // 3 children in Scope
/*22086*/         OPC_CheckChild0Type, MVT::v8i8,
/*22088*/         OPC_MoveParent,
/*22089*/         OPC_CheckType, MVT::v8i16,
/*22091*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22093*/         OPC_EmitInteger, MVT::i32, 14, 
/*22096*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22099*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*22110*/       /*Scope*/ 24, /*->22135*/
/*22111*/         OPC_CheckChild0Type, MVT::v4i16,
/*22113*/         OPC_MoveParent,
/*22114*/         OPC_CheckType, MVT::v4i32,
/*22116*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22118*/         OPC_EmitInteger, MVT::i32, 14, 
/*22121*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22124*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*22135*/       /*Scope*/ 24, /*->22160*/
/*22136*/         OPC_CheckChild0Type, MVT::v2i32,
/*22138*/         OPC_MoveParent,
/*22139*/         OPC_CheckType, MVT::v2i64,
/*22141*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22143*/         OPC_EmitInteger, MVT::i32, 14, 
/*22146*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22149*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*22160*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->22242
/*22164*/       OPC_RecordChild0, // #1 = $Vm
/*22165*/       OPC_Scope, 24, /*->22191*/ // 3 children in Scope
/*22167*/         OPC_CheckChild0Type, MVT::v8i8,
/*22169*/         OPC_MoveParent,
/*22170*/         OPC_CheckType, MVT::v8i16,
/*22172*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22174*/         OPC_EmitInteger, MVT::i32, 14, 
/*22177*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22180*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*22191*/       /*Scope*/ 24, /*->22216*/
/*22192*/         OPC_CheckChild0Type, MVT::v4i16,
/*22194*/         OPC_MoveParent,
/*22195*/         OPC_CheckType, MVT::v4i32,
/*22197*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22199*/         OPC_EmitInteger, MVT::i32, 14, 
/*22202*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22205*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*22216*/       /*Scope*/ 24, /*->22241*/
/*22217*/         OPC_CheckChild0Type, MVT::v2i32,
/*22219*/         OPC_MoveParent,
/*22220*/         OPC_CheckType, MVT::v2i64,
/*22222*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22224*/         OPC_EmitInteger, MVT::i32, 14, 
/*22227*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22230*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*22241*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 9|128,1/*137*/,  TARGET_VAL(ISD::MUL),// ->22383
/*22246*/       OPC_RecordChild0, // #1 = $Vn
/*22247*/       OPC_RecordChild1, // #2 = $Vm
/*22248*/       OPC_MoveParent,
/*22249*/       OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->22272
/*22252*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22254*/         OPC_EmitInteger, MVT::i32, 14, 
/*22257*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22260*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 20,  MVT::v4i16,// ->22294
/*22274*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22276*/         OPC_EmitInteger, MVT::i32, 14, 
/*22279*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22282*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 20,  MVT::v2i32,// ->22316
/*22296*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22298*/         OPC_EmitInteger, MVT::i32, 14, 
/*22301*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22304*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 20,  MVT::v16i8,// ->22338
/*22318*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22320*/         OPC_EmitInteger, MVT::i32, 14, 
/*22323*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22326*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 20,  MVT::v8i16,// ->22360
/*22340*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22342*/         OPC_EmitInteger, MVT::i32, 14, 
/*22345*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22348*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 20,  MVT::v4i32,// ->22382
/*22362*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22364*/         OPC_EmitInteger, MVT::i32, 14, 
/*22367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22370*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->22470
/*22386*/       OPC_RecordChild0, // #1 = $Vn
/*22387*/       OPC_Scope, 26, /*->22415*/ // 3 children in Scope
/*22389*/         OPC_CheckChild0Type, MVT::v8i8,
/*22391*/         OPC_RecordChild1, // #2 = $Vm
/*22392*/         OPC_MoveParent,
/*22393*/         OPC_CheckType, MVT::v8i16,
/*22395*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22397*/         OPC_EmitInteger, MVT::i32, 14, 
/*22400*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22403*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*22415*/       /*Scope*/ 26, /*->22442*/
/*22416*/         OPC_CheckChild0Type, MVT::v4i16,
/*22418*/         OPC_RecordChild1, // #2 = $Vm
/*22419*/         OPC_MoveParent,
/*22420*/         OPC_CheckType, MVT::v4i32,
/*22422*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22424*/         OPC_EmitInteger, MVT::i32, 14, 
/*22427*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22430*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*22442*/       /*Scope*/ 26, /*->22469*/
/*22443*/         OPC_CheckChild0Type, MVT::v2i32,
/*22445*/         OPC_RecordChild1, // #2 = $Vm
/*22446*/         OPC_MoveParent,
/*22447*/         OPC_CheckType, MVT::v2i64,
/*22449*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22451*/         OPC_EmitInteger, MVT::i32, 14, 
/*22454*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22457*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*22469*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->22557
/*22473*/       OPC_RecordChild0, // #1 = $Vn
/*22474*/       OPC_Scope, 26, /*->22502*/ // 3 children in Scope
/*22476*/         OPC_CheckChild0Type, MVT::v8i8,
/*22478*/         OPC_RecordChild1, // #2 = $Vm
/*22479*/         OPC_MoveParent,
/*22480*/         OPC_CheckType, MVT::v8i16,
/*22482*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22484*/         OPC_EmitInteger, MVT::i32, 14, 
/*22487*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22490*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*22502*/       /*Scope*/ 26, /*->22529*/
/*22503*/         OPC_CheckChild0Type, MVT::v4i16,
/*22505*/         OPC_RecordChild1, // #2 = $Vm
/*22506*/         OPC_MoveParent,
/*22507*/         OPC_CheckType, MVT::v4i32,
/*22509*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22511*/         OPC_EmitInteger, MVT::i32, 14, 
/*22514*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22517*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*22529*/       /*Scope*/ 26, /*->22556*/
/*22530*/         OPC_CheckChild0Type, MVT::v2i32,
/*22532*/         OPC_RecordChild1, // #2 = $Vm
/*22533*/         OPC_MoveParent,
/*22534*/         OPC_CheckType, MVT::v2i64,
/*22536*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22538*/         OPC_EmitInteger, MVT::i32, 14, 
/*22541*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22544*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*22556*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*22558*/   /*Scope*/ 110|128,3/*494*/, /*->23054*/
/*22560*/     OPC_MoveChild, 0,
/*22562*/     OPC_SwitchOpcode /*5 cases */, 81,  TARGET_VAL(ISD::SIGN_EXTEND),// ->22647
/*22566*/       OPC_RecordChild0, // #0 = $Vm
/*22567*/       OPC_Scope, 25, /*->22594*/ // 3 children in Scope
/*22569*/         OPC_CheckChild0Type, MVT::v8i8,
/*22571*/         OPC_MoveParent,
/*22572*/         OPC_RecordChild1, // #1 = $Vn
/*22573*/         OPC_CheckType, MVT::v8i16,
/*22575*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22577*/         OPC_EmitInteger, MVT::i32, 14, 
/*22580*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22583*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*22594*/       /*Scope*/ 25, /*->22620*/
/*22595*/         OPC_CheckChild0Type, MVT::v4i16,
/*22597*/         OPC_MoveParent,
/*22598*/         OPC_RecordChild1, // #1 = $Vn
/*22599*/         OPC_CheckType, MVT::v4i32,
/*22601*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22603*/         OPC_EmitInteger, MVT::i32, 14, 
/*22606*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22609*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*22620*/       /*Scope*/ 25, /*->22646*/
/*22621*/         OPC_CheckChild0Type, MVT::v2i32,
/*22623*/         OPC_MoveParent,
/*22624*/         OPC_RecordChild1, // #1 = $Vn
/*22625*/         OPC_CheckType, MVT::v2i64,
/*22627*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22629*/         OPC_EmitInteger, MVT::i32, 14, 
/*22632*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22635*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*22646*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 81,  TARGET_VAL(ISD::ZERO_EXTEND),// ->22731
/*22650*/       OPC_RecordChild0, // #0 = $Vm
/*22651*/       OPC_Scope, 25, /*->22678*/ // 3 children in Scope
/*22653*/         OPC_CheckChild0Type, MVT::v8i8,
/*22655*/         OPC_MoveParent,
/*22656*/         OPC_RecordChild1, // #1 = $Vn
/*22657*/         OPC_CheckType, MVT::v8i16,
/*22659*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22661*/         OPC_EmitInteger, MVT::i32, 14, 
/*22664*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22667*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*22678*/       /*Scope*/ 25, /*->22704*/
/*22679*/         OPC_CheckChild0Type, MVT::v4i16,
/*22681*/         OPC_MoveParent,
/*22682*/         OPC_RecordChild1, // #1 = $Vn
/*22683*/         OPC_CheckType, MVT::v4i32,
/*22685*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22687*/         OPC_EmitInteger, MVT::i32, 14, 
/*22690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22693*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*22704*/       /*Scope*/ 25, /*->22730*/
/*22705*/         OPC_CheckChild0Type, MVT::v2i32,
/*22707*/         OPC_MoveParent,
/*22708*/         OPC_RecordChild1, // #1 = $Vn
/*22709*/         OPC_CheckType, MVT::v2i64,
/*22711*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22713*/         OPC_EmitInteger, MVT::i32, 14, 
/*22716*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22719*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*22730*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 10|128,1/*138*/,  TARGET_VAL(ISD::MUL),// ->22873
/*22735*/       OPC_RecordChild0, // #0 = $Vn
/*22736*/       OPC_RecordChild1, // #1 = $Vm
/*22737*/       OPC_MoveParent,
/*22738*/       OPC_RecordChild1, // #2 = $src1
/*22739*/       OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->22762
/*22742*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22744*/         OPC_EmitInteger, MVT::i32, 14, 
/*22747*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22750*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 20,  MVT::v4i16,// ->22784
/*22764*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22766*/         OPC_EmitInteger, MVT::i32, 14, 
/*22769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22772*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 20,  MVT::v2i32,// ->22806
/*22786*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22788*/         OPC_EmitInteger, MVT::i32, 14, 
/*22791*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22794*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 20,  MVT::v16i8,// ->22828
/*22808*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22810*/         OPC_EmitInteger, MVT::i32, 14, 
/*22813*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22816*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 20,  MVT::v8i16,// ->22850
/*22830*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22832*/         OPC_EmitInteger, MVT::i32, 14, 
/*22835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22838*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 20,  MVT::v4i32,// ->22872
/*22852*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22854*/         OPC_EmitInteger, MVT::i32, 14, 
/*22857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22860*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLs),// ->22963
/*22876*/       OPC_RecordChild0, // #0 = $Vn
/*22877*/       OPC_Scope, 27, /*->22906*/ // 3 children in Scope
/*22879*/         OPC_CheckChild0Type, MVT::v8i8,
/*22881*/         OPC_RecordChild1, // #1 = $Vm
/*22882*/         OPC_MoveParent,
/*22883*/         OPC_RecordChild1, // #2 = $src1
/*22884*/         OPC_CheckType, MVT::v8i16,
/*22886*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22888*/         OPC_EmitInteger, MVT::i32, 14, 
/*22891*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22894*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*22906*/       /*Scope*/ 27, /*->22934*/
/*22907*/         OPC_CheckChild0Type, MVT::v4i16,
/*22909*/         OPC_RecordChild1, // #1 = $Vm
/*22910*/         OPC_MoveParent,
/*22911*/         OPC_RecordChild1, // #2 = $src1
/*22912*/         OPC_CheckType, MVT::v4i32,
/*22914*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22916*/         OPC_EmitInteger, MVT::i32, 14, 
/*22919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22922*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*22934*/       /*Scope*/ 27, /*->22962*/
/*22935*/         OPC_CheckChild0Type, MVT::v2i32,
/*22937*/         OPC_RecordChild1, // #1 = $Vm
/*22938*/         OPC_MoveParent,
/*22939*/         OPC_RecordChild1, // #2 = $src1
/*22940*/         OPC_CheckType, MVT::v2i64,
/*22942*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22944*/         OPC_EmitInteger, MVT::i32, 14, 
/*22947*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22950*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*22962*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLu),// ->23053
/*22966*/       OPC_RecordChild0, // #0 = $Vn
/*22967*/       OPC_Scope, 27, /*->22996*/ // 3 children in Scope
/*22969*/         OPC_CheckChild0Type, MVT::v8i8,
/*22971*/         OPC_RecordChild1, // #1 = $Vm
/*22972*/         OPC_MoveParent,
/*22973*/         OPC_RecordChild1, // #2 = $src1
/*22974*/         OPC_CheckType, MVT::v8i16,
/*22976*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22978*/         OPC_EmitInteger, MVT::i32, 14, 
/*22981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22984*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*22996*/       /*Scope*/ 27, /*->23024*/
/*22997*/         OPC_CheckChild0Type, MVT::v4i16,
/*22999*/         OPC_RecordChild1, // #1 = $Vm
/*23000*/         OPC_MoveParent,
/*23001*/         OPC_RecordChild1, // #2 = $src1
/*23002*/         OPC_CheckType, MVT::v4i32,
/*23004*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23006*/         OPC_EmitInteger, MVT::i32, 14, 
/*23009*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23012*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*23024*/       /*Scope*/ 27, /*->23052*/
/*23025*/         OPC_CheckChild0Type, MVT::v2i32,
/*23027*/         OPC_RecordChild1, // #1 = $Vm
/*23028*/         OPC_MoveParent,
/*23029*/         OPC_RecordChild1, // #2 = $src1
/*23030*/         OPC_CheckType, MVT::v2i64,
/*23032*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23034*/         OPC_EmitInteger, MVT::i32, 14, 
/*23037*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23040*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*23052*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*23054*/   /*Scope*/ 44|128,1/*172*/, /*->23228*/
/*23056*/     OPC_RecordChild0, // #0 = $Vn
/*23057*/     OPC_RecordChild1, // #1 = $Vm
/*23058*/     OPC_SwitchType /*8 cases */, 19,  MVT::v8i8,// ->23080
/*23061*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23063*/       OPC_EmitInteger, MVT::i32, 14, 
/*23066*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23069*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 19,  MVT::v4i16,// ->23101
/*23082*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23084*/       OPC_EmitInteger, MVT::i32, 14, 
/*23087*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23090*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 19,  MVT::v2i32,// ->23122
/*23103*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23105*/       OPC_EmitInteger, MVT::i32, 14, 
/*23108*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23111*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v16i8,// ->23143
/*23124*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23126*/       OPC_EmitInteger, MVT::i32, 14, 
/*23129*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23132*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 19,  MVT::v8i16,// ->23164
/*23145*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23147*/       OPC_EmitInteger, MVT::i32, 14, 
/*23150*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23153*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->23185
/*23166*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23168*/       OPC_EmitInteger, MVT::i32, 14, 
/*23171*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23174*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 19,  MVT::v1i64,// ->23206
/*23187*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23189*/       OPC_EmitInteger, MVT::i32, 14, 
/*23192*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23195*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 19,  MVT::v2i64,// ->23227
/*23208*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23210*/       OPC_EmitInteger, MVT::i32, 14, 
/*23213*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23216*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*23228*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 1|128,12/*1537*/,  TARGET_VAL(ISD::MUL),// ->24770
/*23233*/   OPC_Scope, 58|128,4/*570*/, /*->23806*/ // 10 children in Scope
/*23236*/     OPC_MoveChild, 0,
/*23238*/     OPC_SwitchOpcode /*2 cases */, 72|128,3/*456*/,  TARGET_VAL(ISD::SRA),// ->23699
/*23243*/       OPC_Scope, 119, /*->23364*/ // 4 children in Scope
/*23245*/         OPC_MoveChild, 0,
/*23247*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23250*/         OPC_RecordChild0, // #0 = $a
/*23251*/         OPC_MoveChild, 1,
/*23253*/         OPC_CheckInteger, 16, 
/*23255*/         OPC_CheckType, MVT::i32,
/*23257*/         OPC_MoveParent,
/*23258*/         OPC_MoveParent,
/*23259*/         OPC_MoveChild, 1,
/*23261*/         OPC_CheckInteger, 16, 
/*23263*/         OPC_CheckType, MVT::i32,
/*23265*/         OPC_MoveParent,
/*23266*/         OPC_MoveParent,
/*23267*/         OPC_MoveChild, 1,
/*23269*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*23272*/         OPC_Scope, 58, /*->23332*/ // 2 children in Scope
/*23274*/           OPC_MoveChild, 0,
/*23276*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23279*/           OPC_RecordChild0, // #1 = $b
/*23280*/           OPC_MoveChild, 1,
/*23282*/           OPC_CheckInteger, 16, 
/*23284*/           OPC_CheckType, MVT::i32,
/*23286*/           OPC_MoveParent,
/*23287*/           OPC_MoveParent,
/*23288*/           OPC_MoveChild, 1,
/*23290*/           OPC_CheckInteger, 16, 
/*23292*/           OPC_CheckType, MVT::i32,
/*23294*/           OPC_MoveParent,
/*23295*/           OPC_MoveParent,
/*23296*/           OPC_CheckType, MVT::i32,
/*23298*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23300*/           OPC_EmitInteger, MVT::i32, 14, 
/*23303*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23306*/           OPC_Scope, 11, /*->23319*/ // 2 children in Scope
/*23308*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 35
                      // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*23319*/           /*Scope*/ 11, /*->23331*/
/*23320*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)) - Complexity = 35
                      // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*23331*/           0, /*End of Scope*/
/*23332*/         /*Scope*/ 30, /*->23363*/
/*23333*/           OPC_RecordChild0, // #1 = $b
/*23334*/           OPC_MoveChild, 1,
/*23336*/           OPC_CheckInteger, 16, 
/*23338*/           OPC_CheckType, MVT::i32,
/*23340*/           OPC_MoveParent,
/*23341*/           OPC_MoveParent,
/*23342*/           OPC_CheckType, MVT::i32,
/*23344*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23346*/           OPC_EmitInteger, MVT::i32, 14, 
/*23349*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23352*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 27
                    // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*23363*/         0, /*End of Scope*/
/*23364*/       /*Scope*/ 72, /*->23437*/
/*23365*/         OPC_RecordChild0, // #0 = $a
/*23366*/         OPC_MoveChild, 1,
/*23368*/         OPC_CheckInteger, 16, 
/*23370*/         OPC_CheckType, MVT::i32,
/*23372*/         OPC_MoveParent,
/*23373*/         OPC_MoveParent,
/*23374*/         OPC_MoveChild, 1,
/*23376*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*23379*/         OPC_MoveChild, 0,
/*23381*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23384*/         OPC_RecordChild0, // #1 = $b
/*23385*/         OPC_MoveChild, 1,
/*23387*/         OPC_CheckInteger, 16, 
/*23389*/         OPC_CheckType, MVT::i32,
/*23391*/         OPC_MoveParent,
/*23392*/         OPC_MoveParent,
/*23393*/         OPC_MoveChild, 1,
/*23395*/         OPC_CheckInteger, 16, 
/*23397*/         OPC_CheckType, MVT::i32,
/*23399*/         OPC_MoveParent,
/*23400*/         OPC_MoveParent,
/*23401*/         OPC_CheckType, MVT::i32,
/*23403*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23405*/         OPC_EmitInteger, MVT::i32, 14, 
/*23408*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23411*/         OPC_Scope, 11, /*->23424*/ // 2 children in Scope
/*23413*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 27
                    // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*23424*/         /*Scope*/ 11, /*->23436*/
/*23425*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)) - Complexity = 27
                    // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*23436*/         0, /*End of Scope*/
/*23437*/       /*Scope*/ 57, /*->23495*/
/*23438*/         OPC_MoveChild, 0,
/*23440*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23443*/         OPC_RecordChild0, // #0 = $b
/*23444*/         OPC_MoveChild, 1,
/*23446*/         OPC_CheckInteger, 16, 
/*23448*/         OPC_CheckType, MVT::i32,
/*23450*/         OPC_MoveParent,
/*23451*/         OPC_MoveParent,
/*23452*/         OPC_MoveChild, 1,
/*23454*/         OPC_CheckInteger, 16, 
/*23456*/         OPC_CheckType, MVT::i32,
/*23458*/         OPC_MoveParent,
/*23459*/         OPC_MoveParent,
/*23460*/         OPC_MoveChild, 1,
/*23462*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*23465*/         OPC_RecordChild0, // #1 = $a
/*23466*/         OPC_MoveChild, 1,
/*23468*/         OPC_CheckInteger, 16, 
/*23470*/         OPC_CheckType, MVT::i32,
/*23472*/         OPC_MoveParent,
/*23473*/         OPC_MoveParent,
/*23474*/         OPC_CheckType, MVT::i32,
/*23476*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23478*/         OPC_EmitInteger, MVT::i32, 14, 
/*23481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23484*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 GPR:i32:$a, 16:i32)) - Complexity = 27
                  // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*23495*/       /*Scope*/ 73|128,1/*201*/, /*->23698*/
/*23497*/         OPC_RecordChild0, // #0 = $Rn
/*23498*/         OPC_MoveChild, 1,
/*23500*/         OPC_CheckInteger, 16, 
/*23502*/         OPC_CheckType, MVT::i32,
/*23504*/         OPC_MoveParent,
/*23505*/         OPC_MoveParent,
/*23506*/         OPC_MoveChild, 1,
/*23508*/         OPC_SwitchOpcode /*2 cases */, 93,  TARGET_VAL(ISD::SRA),// ->23605
/*23512*/           OPC_RecordChild0, // #1 = $Rm
/*23513*/           OPC_MoveChild, 1,
/*23515*/           OPC_CheckInteger, 16, 
/*23517*/           OPC_CheckType, MVT::i32,
/*23519*/           OPC_MoveParent,
/*23520*/           OPC_MoveParent,
/*23521*/           OPC_CheckType, MVT::i32,
/*23523*/           OPC_Scope, 19, /*->23544*/ // 4 children in Scope
/*23525*/             OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23527*/             OPC_EmitInteger, MVT::i32, 14, 
/*23530*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23533*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                      // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23544*/           /*Scope*/ 19, /*->23564*/
/*23545*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23547*/             OPC_EmitInteger, MVT::i32, 14, 
/*23550*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23553*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                      // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23564*/           /*Scope*/ 19, /*->23584*/
/*23565*/             OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23567*/             OPC_EmitInteger, MVT::i32, 14, 
/*23570*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23573*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), (sra:i32 GPR:i32:$Rn, 16:i32)) - Complexity = 19
                      // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23584*/           /*Scope*/ 19, /*->23604*/
/*23585*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23587*/             OPC_EmitInteger, MVT::i32, 14, 
/*23590*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23593*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sra:i32 rGPR:i32:$Rn, 16:i32)) - Complexity = 19
                      // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23604*/           0, /*End of Scope*/
                  /*SwitchOpcode*/ 89,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->23697
/*23608*/           OPC_RecordChild0, // #1 = $Rm
/*23609*/           OPC_MoveChild, 1,
/*23611*/           OPC_CheckValueType, MVT::i16,
/*23613*/           OPC_MoveParent,
/*23614*/           OPC_MoveParent,
/*23615*/           OPC_Scope, 19, /*->23636*/ // 4 children in Scope
/*23617*/             OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23619*/             OPC_EmitInteger, MVT::i32, 14, 
/*23622*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23625*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23636*/           /*Scope*/ 19, /*->23656*/
/*23637*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23639*/             OPC_EmitInteger, MVT::i32, 14, 
/*23642*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23645*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23656*/           /*Scope*/ 19, /*->23676*/
/*23657*/             OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23659*/             OPC_EmitInteger, MVT::i32, 14, 
/*23662*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23665*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), (sext_inreg:i32 GPR:i32:$Rn, i16:Other)) - Complexity = 14
                      // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23676*/           /*Scope*/ 19, /*->23696*/
/*23677*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23679*/             OPC_EmitInteger, MVT::i32, 14, 
/*23682*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23685*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)) - Complexity = 14
                      // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23696*/           0, /*End of Scope*/
                  0, // EndSwitchOpcode
/*23698*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 103,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->23805
/*23702*/       OPC_RecordChild0, // #0 = $Rn
/*23703*/       OPC_MoveChild, 1,
/*23705*/       OPC_CheckValueType, MVT::i16,
/*23707*/       OPC_MoveParent,
/*23708*/       OPC_MoveParent,
/*23709*/       OPC_MoveChild, 1,
/*23711*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*23714*/       OPC_RecordChild0, // #1 = $Rm
/*23715*/       OPC_MoveChild, 1,
/*23717*/       OPC_CheckInteger, 16, 
/*23719*/       OPC_CheckType, MVT::i32,
/*23721*/       OPC_MoveParent,
/*23722*/       OPC_MoveParent,
/*23723*/       OPC_Scope, 19, /*->23744*/ // 4 children in Scope
/*23725*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23727*/         OPC_EmitInteger, MVT::i32, 14, 
/*23730*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23733*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23744*/       /*Scope*/ 19, /*->23764*/
/*23745*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23747*/         OPC_EmitInteger, MVT::i32, 14, 
/*23750*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23753*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23764*/       /*Scope*/ 19, /*->23784*/
/*23765*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23767*/         OPC_EmitInteger, MVT::i32, 14, 
/*23770*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23773*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), (sra:i32 GPR:i32:$Rn, 16:i32)) - Complexity = 14
                  // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23784*/       /*Scope*/ 19, /*->23804*/
/*23785*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23787*/         OPC_EmitInteger, MVT::i32, 14, 
/*23790*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23793*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), (sra:i32 rGPR:i32:$Rn, 16:i32)) - Complexity = 14
                  // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23804*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*23806*/   /*Scope*/ 41, /*->23848*/
/*23807*/     OPC_RecordChild0, // #0 = $a
/*23808*/     OPC_MoveChild, 0,
/*23810*/     OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*23812*/     OPC_MoveParent,
/*23813*/     OPC_MoveChild, 1,
/*23815*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*23818*/     OPC_RecordChild0, // #1 = $b
/*23819*/     OPC_MoveChild, 1,
/*23821*/     OPC_CheckInteger, 16, 
/*23823*/     OPC_CheckType, MVT::i32,
/*23825*/     OPC_MoveParent,
/*23826*/     OPC_MoveParent,
/*23827*/     OPC_CheckType, MVT::i32,
/*23829*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23831*/     OPC_EmitInteger, MVT::i32, 14, 
/*23834*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23837*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
              // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*23848*/   /*Scope*/ 56, /*->23905*/
/*23849*/     OPC_MoveChild, 0,
/*23851*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*23854*/     OPC_RecordChild0, // #0 = $a
/*23855*/     OPC_MoveChild, 1,
/*23857*/     OPC_CheckInteger, 16, 
/*23859*/     OPC_CheckType, MVT::i32,
/*23861*/     OPC_MoveParent,
/*23862*/     OPC_MoveParent,
/*23863*/     OPC_RecordChild1, // #1 = $b
/*23864*/     OPC_MoveChild, 1,
/*23866*/     OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*23868*/     OPC_MoveParent,
/*23869*/     OPC_CheckType, MVT::i32,
/*23871*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23873*/     OPC_EmitInteger, MVT::i32, 14, 
/*23876*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23879*/     OPC_Scope, 11, /*->23892*/ // 2 children in Scope
/*23881*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*23892*/     /*Scope*/ 11, /*->23904*/
/*23893*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a) - Complexity = 12
                // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*23904*/     0, /*End of Scope*/
/*23905*/   /*Scope*/ 41, /*->23947*/
/*23906*/     OPC_RecordChild0, // #0 = $b
/*23907*/     OPC_MoveChild, 0,
/*23909*/     OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*23911*/     OPC_MoveParent,
/*23912*/     OPC_MoveChild, 1,
/*23914*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*23917*/     OPC_RecordChild0, // #1 = $a
/*23918*/     OPC_MoveChild, 1,
/*23920*/     OPC_CheckInteger, 16, 
/*23922*/     OPC_CheckType, MVT::i32,
/*23924*/     OPC_MoveParent,
/*23925*/     OPC_MoveParent,
/*23926*/     OPC_CheckType, MVT::i32,
/*23928*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23930*/     OPC_EmitInteger, MVT::i32, 14, 
/*23933*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23936*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, (sra:i32 GPR:i32:$a, 16:i32)) - Complexity = 12
              // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*23947*/   /*Scope*/ 66, /*->24014*/
/*23948*/     OPC_MoveChild, 0,
/*23950*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*23953*/     OPC_RecordChild0, // #0 = $Rn
/*23954*/     OPC_MoveChild, 1,
/*23956*/     OPC_CheckValueType, MVT::i16,
/*23958*/     OPC_MoveParent,
/*23959*/     OPC_MoveParent,
/*23960*/     OPC_MoveChild, 1,
/*23962*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*23965*/     OPC_RecordChild0, // #1 = $Rm
/*23966*/     OPC_MoveChild, 1,
/*23968*/     OPC_CheckValueType, MVT::i16,
/*23970*/     OPC_MoveParent,
/*23971*/     OPC_MoveParent,
/*23972*/     OPC_Scope, 19, /*->23993*/ // 2 children in Scope
/*23974*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23976*/       OPC_EmitInteger, MVT::i32, 14, 
/*23979*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23982*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23993*/     /*Scope*/ 19, /*->24013*/
/*23994*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23996*/       OPC_EmitInteger, MVT::i32, 14, 
/*23999*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24002*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*24013*/     0, /*End of Scope*/
/*24014*/   /*Scope*/ 10|128,2/*266*/, /*->24282*/
/*24016*/     OPC_RecordChild0, // #0 = $a
/*24017*/     OPC_Scope, 32, /*->24051*/ // 3 children in Scope
/*24019*/       OPC_MoveChild, 0,
/*24021*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*24023*/       OPC_MoveParent,
/*24024*/       OPC_RecordChild1, // #1 = $b
/*24025*/       OPC_MoveChild, 1,
/*24027*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*24029*/       OPC_MoveParent,
/*24030*/       OPC_CheckType, MVT::i32,
/*24032*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*24034*/       OPC_EmitInteger, MVT::i32, 14, 
/*24037*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24040*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*24051*/     /*Scope*/ 97, /*->24149*/
/*24052*/       OPC_RecordChild1, // #1 = $Rm
/*24053*/       OPC_CheckType, MVT::i32,
/*24055*/       OPC_Scope, 23, /*->24080*/ // 4 children in Scope
/*24057*/         OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*24059*/         OPC_EmitInteger, MVT::i32, 14, 
/*24062*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24068*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MULv5), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (MULv5:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24080*/       /*Scope*/ 23, /*->24104*/
/*24081*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*24083*/         OPC_EmitInteger, MVT::i32, 14, 
/*24086*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24089*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24092*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MUL), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (MUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24104*/       /*Scope*/ 23, /*->24128*/
/*24105*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24107*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*24110*/         OPC_EmitInteger, MVT::i32, 14, 
/*24113*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24116*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMUL), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24128*/       /*Scope*/ 19, /*->24148*/
/*24129*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*24131*/         OPC_EmitInteger, MVT::i32, 14, 
/*24134*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24137*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MUL), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*24148*/       0, /*End of Scope*/
/*24149*/     /*Scope*/ 2|128,1/*130*/, /*->24281*/
/*24151*/       OPC_MoveChild, 1,
/*24153*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*24156*/       OPC_RecordChild0, // #1 = $Vm
/*24157*/       OPC_Scope, 60, /*->24219*/ // 2 children in Scope
/*24159*/         OPC_CheckChild0Type, MVT::v4i16,
/*24161*/         OPC_RecordChild1, // #2 = $lane
/*24162*/         OPC_MoveChild, 1,
/*24164*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24167*/         OPC_MoveParent,
/*24168*/         OPC_MoveParent,
/*24169*/         OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->24194
/*24172*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24174*/           OPC_EmitConvertToTarget, 2,
/*24176*/           OPC_EmitInteger, MVT::i32, 14, 
/*24179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24182*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 22,  MVT::v8i16,// ->24218
/*24196*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24198*/           OPC_EmitConvertToTarget, 2,
/*24200*/           OPC_EmitInteger, MVT::i32, 14, 
/*24203*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24206*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*24219*/       /*Scope*/ 60, /*->24280*/
/*24220*/         OPC_CheckChild0Type, MVT::v2i32,
/*24222*/         OPC_RecordChild1, // #2 = $lane
/*24223*/         OPC_MoveChild, 1,
/*24225*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24228*/         OPC_MoveParent,
/*24229*/         OPC_MoveParent,
/*24230*/         OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->24255
/*24233*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24235*/           OPC_EmitConvertToTarget, 2,
/*24237*/           OPC_EmitInteger, MVT::i32, 14, 
/*24240*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24243*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 22,  MVT::v4i32,// ->24279
/*24257*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24259*/           OPC_EmitConvertToTarget, 2,
/*24261*/           OPC_EmitInteger, MVT::i32, 14, 
/*24264*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24267*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*24280*/       0, /*End of Scope*/
/*24281*/     0, /*End of Scope*/
/*24282*/   /*Scope*/ 4|128,1/*132*/, /*->24416*/
/*24284*/     OPC_MoveChild, 0,
/*24286*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*24289*/     OPC_RecordChild0, // #0 = $Vm
/*24290*/     OPC_Scope, 61, /*->24353*/ // 2 children in Scope
/*24292*/       OPC_CheckChild0Type, MVT::v4i16,
/*24294*/       OPC_RecordChild1, // #1 = $lane
/*24295*/       OPC_MoveChild, 1,
/*24297*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24300*/       OPC_MoveParent,
/*24301*/       OPC_MoveParent,
/*24302*/       OPC_RecordChild1, // #2 = $Vn
/*24303*/       OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->24328
/*24306*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24308*/         OPC_EmitConvertToTarget, 1,
/*24310*/         OPC_EmitInteger, MVT::i32, 14, 
/*24313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24316*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v8i16,// ->24352
/*24330*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24332*/         OPC_EmitConvertToTarget, 1,
/*24334*/         OPC_EmitInteger, MVT::i32, 14, 
/*24337*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24340*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*24353*/     /*Scope*/ 61, /*->24415*/
/*24354*/       OPC_CheckChild0Type, MVT::v2i32,
/*24356*/       OPC_RecordChild1, // #1 = $lane
/*24357*/       OPC_MoveChild, 1,
/*24359*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24362*/       OPC_MoveParent,
/*24363*/       OPC_MoveParent,
/*24364*/       OPC_RecordChild1, // #2 = $Vn
/*24365*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->24390
/*24368*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24370*/         OPC_EmitConvertToTarget, 1,
/*24372*/         OPC_EmitInteger, MVT::i32, 14, 
/*24375*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24378*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i32,// ->24414
/*24392*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24394*/         OPC_EmitConvertToTarget, 1,
/*24396*/         OPC_EmitInteger, MVT::i32, 14, 
/*24399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24402*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*24415*/     0, /*End of Scope*/
/*24416*/   /*Scope*/ 109, /*->24526*/
/*24417*/     OPC_RecordChild0, // #0 = $src1
/*24418*/     OPC_MoveChild, 1,
/*24420*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*24423*/     OPC_RecordChild0, // #1 = $src2
/*24424*/     OPC_Scope, 49, /*->24475*/ // 2 children in Scope
/*24426*/       OPC_CheckChild0Type, MVT::v8i16,
/*24428*/       OPC_RecordChild1, // #2 = $lane
/*24429*/       OPC_MoveChild, 1,
/*24431*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24434*/       OPC_MoveParent,
/*24435*/       OPC_MoveParent,
/*24436*/       OPC_CheckType, MVT::v8i16,
/*24438*/       OPC_EmitConvertToTarget, 2,
/*24440*/       OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*24443*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*24452*/       OPC_EmitConvertToTarget, 2,
/*24454*/       OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*24457*/       OPC_EmitInteger, MVT::i32, 14, 
/*24460*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24463*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*24475*/     /*Scope*/ 49, /*->24525*/
/*24476*/       OPC_CheckChild0Type, MVT::v4i32,
/*24478*/       OPC_RecordChild1, // #2 = $lane
/*24479*/       OPC_MoveChild, 1,
/*24481*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24484*/       OPC_MoveParent,
/*24485*/       OPC_MoveParent,
/*24486*/       OPC_CheckType, MVT::v4i32,
/*24488*/       OPC_EmitConvertToTarget, 2,
/*24490*/       OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*24493*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*24502*/       OPC_EmitConvertToTarget, 2,
/*24504*/       OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*24507*/       OPC_EmitInteger, MVT::i32, 14, 
/*24510*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24513*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*24525*/     0, /*End of Scope*/
/*24526*/   /*Scope*/ 110, /*->24637*/
/*24527*/     OPC_MoveChild, 0,
/*24529*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*24532*/     OPC_RecordChild0, // #0 = $src2
/*24533*/     OPC_Scope, 50, /*->24585*/ // 2 children in Scope
/*24535*/       OPC_CheckChild0Type, MVT::v8i16,
/*24537*/       OPC_RecordChild1, // #1 = $lane
/*24538*/       OPC_MoveChild, 1,
/*24540*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24543*/       OPC_MoveParent,
/*24544*/       OPC_MoveParent,
/*24545*/       OPC_RecordChild1, // #2 = $src1
/*24546*/       OPC_CheckType, MVT::v8i16,
/*24548*/       OPC_EmitConvertToTarget, 1,
/*24550*/       OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*24553*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*24562*/       OPC_EmitConvertToTarget, 1,
/*24564*/       OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*24567*/       OPC_EmitInteger, MVT::i32, 14, 
/*24570*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24573*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*24585*/     /*Scope*/ 50, /*->24636*/
/*24586*/       OPC_CheckChild0Type, MVT::v4i32,
/*24588*/       OPC_RecordChild1, // #1 = $lane
/*24589*/       OPC_MoveChild, 1,
/*24591*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24594*/       OPC_MoveParent,
/*24595*/       OPC_MoveParent,
/*24596*/       OPC_RecordChild1, // #2 = $src1
/*24597*/       OPC_CheckType, MVT::v4i32,
/*24599*/       OPC_EmitConvertToTarget, 1,
/*24601*/       OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*24604*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*24613*/       OPC_EmitConvertToTarget, 1,
/*24615*/       OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*24618*/       OPC_EmitInteger, MVT::i32, 14, 
/*24621*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24624*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*24636*/     0, /*End of Scope*/
/*24637*/   /*Scope*/ 2|128,1/*130*/, /*->24769*/
/*24639*/     OPC_RecordChild0, // #0 = $Vn
/*24640*/     OPC_RecordChild1, // #1 = $Vm
/*24641*/     OPC_SwitchType /*6 cases */, 19,  MVT::v8i8,// ->24663
/*24644*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24646*/       OPC_EmitInteger, MVT::i32, 14, 
/*24649*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24652*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 19,  MVT::v4i16,// ->24684
/*24665*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24667*/       OPC_EmitInteger, MVT::i32, 14, 
/*24670*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24673*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 19,  MVT::v2i32,// ->24705
/*24686*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24688*/       OPC_EmitInteger, MVT::i32, 14, 
/*24691*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24694*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v16i8,// ->24726
/*24707*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24709*/       OPC_EmitInteger, MVT::i32, 14, 
/*24712*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24715*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 19,  MVT::v8i16,// ->24747
/*24728*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24730*/       OPC_EmitInteger, MVT::i32, 14, 
/*24733*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24736*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->24768
/*24749*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24751*/       OPC_EmitInteger, MVT::i32, 14, 
/*24754*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24757*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*24769*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 75|128,17/*2251*/,  TARGET_VAL(ISD::AND),// ->27025
/*24774*/   OPC_Scope, 69, /*->24845*/ // 30 children in Scope
/*24776*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*24781*/     OPC_MoveChild, 0,
/*24783*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*24786*/     OPC_RecordChild0, // #0 = $Src
/*24787*/     OPC_MoveChild, 1,
/*24789*/     OPC_CheckInteger, 8, 
/*24791*/     OPC_CheckType, MVT::i32,
/*24793*/     OPC_MoveParent,
/*24794*/     OPC_MoveParent,
/*24795*/     OPC_CheckType, MVT::i32,
/*24797*/     OPC_Scope, 22, /*->24821*/ // 2 children in Scope
/*24799*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*24801*/       OPC_EmitInteger, MVT::i32, 8, 
/*24804*/       OPC_EmitInteger, MVT::i32, 14, 
/*24807*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24810*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16r_rot), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (UXTB16r_rot:i32 GPR:i32:$Src, 8:i32)
/*24821*/     /*Scope*/ 22, /*->24844*/
/*24822*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*24824*/       OPC_EmitInteger, MVT::i32, 8, 
/*24827*/       OPC_EmitInteger, MVT::i32, 14, 
/*24830*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24833*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16r_rot), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (t2UXTB16r_rot:i32 rGPR:i32:$Src, 8:i32)
/*24844*/     0, /*End of Scope*/
/*24845*/   /*Scope*/ 44, /*->24890*/
/*24846*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*24849*/     OPC_MoveChild, 0,
/*24851*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*24854*/     OPC_RecordChild0, // #0 = $Rm
/*24855*/     OPC_RecordChild1, // #1 = $rot
/*24856*/     OPC_MoveChild, 1,
/*24858*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24861*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*24863*/     OPC_CheckType, MVT::i32,
/*24865*/     OPC_MoveParent,
/*24866*/     OPC_MoveParent,
/*24867*/     OPC_CheckType, MVT::i32,
/*24869*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*24871*/     OPC_EmitConvertToTarget, 1,
/*24873*/     OPC_EmitInteger, MVT::i32, 14, 
/*24876*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24879*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTBr_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32) - Complexity = 31
              // Dst: (UXTBr_rot:i32 GPR:i32:$Rm, (imm:i32):$rot)
/*24890*/   /*Scope*/ 45, /*->24936*/
/*24891*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*24895*/     OPC_MoveChild, 0,
/*24897*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*24900*/     OPC_RecordChild0, // #0 = $Rm
/*24901*/     OPC_RecordChild1, // #1 = $rot
/*24902*/     OPC_MoveChild, 1,
/*24904*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24907*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*24909*/     OPC_CheckType, MVT::i32,
/*24911*/     OPC_MoveParent,
/*24912*/     OPC_MoveParent,
/*24913*/     OPC_CheckType, MVT::i32,
/*24915*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*24917*/     OPC_EmitConvertToTarget, 1,
/*24919*/     OPC_EmitInteger, MVT::i32, 14, 
/*24922*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24925*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTHr_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (UXTHr_rot:i32 GPR:i32:$Rm, (imm:i32):$rot)
/*24936*/   /*Scope*/ 46, /*->24983*/
/*24937*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*24942*/     OPC_MoveChild, 0,
/*24944*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*24947*/     OPC_RecordChild0, // #0 = $Rm
/*24948*/     OPC_RecordChild1, // #1 = $rot
/*24949*/     OPC_MoveChild, 1,
/*24951*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24954*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*24956*/     OPC_CheckType, MVT::i32,
/*24958*/     OPC_MoveParent,
/*24959*/     OPC_MoveParent,
/*24960*/     OPC_CheckType, MVT::i32,
/*24962*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*24964*/     OPC_EmitConvertToTarget, 1,
/*24966*/     OPC_EmitInteger, MVT::i32, 14, 
/*24969*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24972*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16r_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (UXTB16r_rot:i32 GPR:i32:$Rm, (imm:i32):$rot)
/*24983*/   /*Scope*/ 44, /*->25028*/
/*24984*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*24987*/     OPC_MoveChild, 0,
/*24989*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*24992*/     OPC_RecordChild0, // #0 = $Rm
/*24993*/     OPC_RecordChild1, // #1 = $rot
/*24994*/     OPC_MoveChild, 1,
/*24996*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24999*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*25001*/     OPC_CheckType, MVT::i32,
/*25003*/     OPC_MoveParent,
/*25004*/     OPC_MoveParent,
/*25005*/     OPC_CheckType, MVT::i32,
/*25007*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25009*/     OPC_EmitConvertToTarget, 1,
/*25011*/     OPC_EmitInteger, MVT::i32, 14, 
/*25014*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25017*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTBr_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32) - Complexity = 31
              // Dst: (t2UXTBr_rot:i32 rGPR:i32:$Rm, (imm:i32):$rot)
/*25028*/   /*Scope*/ 45, /*->25074*/
/*25029*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*25033*/     OPC_MoveChild, 0,
/*25035*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*25038*/     OPC_RecordChild0, // #0 = $Rm
/*25039*/     OPC_RecordChild1, // #1 = $rot
/*25040*/     OPC_MoveChild, 1,
/*25042*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25045*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*25047*/     OPC_CheckType, MVT::i32,
/*25049*/     OPC_MoveParent,
/*25050*/     OPC_MoveParent,
/*25051*/     OPC_CheckType, MVT::i32,
/*25053*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25055*/     OPC_EmitConvertToTarget, 1,
/*25057*/     OPC_EmitInteger, MVT::i32, 14, 
/*25060*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25063*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTHr_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (t2UXTHr_rot:i32 rGPR:i32:$Rm, (imm:i32):$rot)
/*25074*/   /*Scope*/ 46, /*->25121*/
/*25075*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*25080*/     OPC_MoveChild, 0,
/*25082*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*25085*/     OPC_RecordChild0, // #0 = $Rm
/*25086*/     OPC_RecordChild1, // #1 = $rot
/*25087*/     OPC_MoveChild, 1,
/*25089*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25092*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*25094*/     OPC_CheckType, MVT::i32,
/*25096*/     OPC_MoveParent,
/*25097*/     OPC_MoveParent,
/*25098*/     OPC_CheckType, MVT::i32,
/*25100*/     OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*25102*/     OPC_EmitConvertToTarget, 1,
/*25104*/     OPC_EmitInteger, MVT::i32, 14, 
/*25107*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25110*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16r_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (t2UXTB16r_rot:i32 rGPR:i32:$Rm, (imm:i32):$rot)
/*25121*/   /*Scope*/ 24, /*->25146*/
/*25122*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*25125*/     OPC_RecordChild0, // #0 = $Rm
/*25126*/     OPC_CheckType, MVT::i32,
/*25128*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*25130*/     OPC_EmitInteger, MVT::i32, 14, 
/*25133*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25136*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTBr), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 GPR:i32:$Rm, 255:i32) - Complexity = 24
              // Dst: (UXTBr:i32 GPR:i32:$Rm)
/*25146*/   /*Scope*/ 25, /*->25172*/
/*25147*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*25151*/     OPC_RecordChild0, // #0 = $Rm
/*25152*/     OPC_CheckType, MVT::i32,
/*25154*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*25156*/     OPC_EmitInteger, MVT::i32, 14, 
/*25159*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25162*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTHr), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 GPR:i32:$Rm, 65535:i32) - Complexity = 24
              // Dst: (UXTHr:i32 GPR:i32:$Rm)
/*25172*/   /*Scope*/ 26, /*->25199*/
/*25173*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*25178*/     OPC_RecordChild0, // #0 = $Rm
/*25179*/     OPC_CheckType, MVT::i32,
/*25181*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*25183*/     OPC_EmitInteger, MVT::i32, 14, 
/*25186*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25189*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16r), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 GPR:i32:$Rm, 16711935:i32) - Complexity = 24
              // Dst: (UXTB16r:i32 GPR:i32:$Rm)
/*25199*/   /*Scope*/ 24, /*->25224*/
/*25200*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*25203*/     OPC_RecordChild0, // #0 = $Rm
/*25204*/     OPC_CheckType, MVT::i32,
/*25206*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25208*/     OPC_EmitInteger, MVT::i32, 14, 
/*25211*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25214*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTBr), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
              // Dst: (t2UXTBr:i32 rGPR:i32:$Rm)
/*25224*/   /*Scope*/ 25, /*->25250*/
/*25225*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*25229*/     OPC_RecordChild0, // #0 = $Rm
/*25230*/     OPC_CheckType, MVT::i32,
/*25232*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25234*/     OPC_EmitInteger, MVT::i32, 14, 
/*25237*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25240*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTHr), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
              // Dst: (t2UXTHr:i32 rGPR:i32:$Rm)
/*25250*/   /*Scope*/ 26, /*->25277*/
/*25251*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*25256*/     OPC_RecordChild0, // #0 = $Rm
/*25257*/     OPC_CheckType, MVT::i32,
/*25259*/     OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*25261*/     OPC_EmitInteger, MVT::i32, 14, 
/*25264*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25267*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16r), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
              // Dst: (t2UXTB16r:i32 rGPR:i32:$Rm)
/*25277*/   /*Scope*/ 52, /*->25330*/
/*25278*/     OPC_RecordChild0, // #0 = $Rn
/*25279*/     OPC_MoveChild, 1,
/*25281*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25284*/     OPC_RecordChild0, // #1 = $shift
/*25285*/     OPC_MoveChild, 1,
/*25287*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25298*/     OPC_MoveParent,
/*25299*/     OPC_MoveParent,
/*25300*/     OPC_CheckType, MVT::i32,
/*25302*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25304*/     OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*25307*/     OPC_EmitInteger, MVT::i32, 14, 
/*25310*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25313*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25316*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrs), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg:i32:$shift, -1:i32)) - Complexity = 23
              // Dst: (BICrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*25330*/   /*Scope*/ 52, /*->25383*/
/*25331*/     OPC_MoveChild, 0,
/*25333*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25336*/     OPC_RecordChild0, // #0 = $shift
/*25337*/     OPC_MoveChild, 1,
/*25339*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25350*/     OPC_MoveParent,
/*25351*/     OPC_MoveParent,
/*25352*/     OPC_RecordChild1, // #1 = $Rn
/*25353*/     OPC_CheckType, MVT::i32,
/*25355*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25357*/     OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*25360*/     OPC_EmitInteger, MVT::i32, 14, 
/*25363*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25366*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25369*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrs), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 (xor:i32 so_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
              // Dst: (BICrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*25383*/   /*Scope*/ 51, /*->25435*/
/*25384*/     OPC_RecordChild0, // #0 = $Rn
/*25385*/     OPC_MoveChild, 1,
/*25387*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25390*/     OPC_RecordChild0, // #1 = $ShiftedRm
/*25391*/     OPC_MoveChild, 1,
/*25393*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25404*/     OPC_MoveParent,
/*25405*/     OPC_MoveParent,
/*25406*/     OPC_CheckType, MVT::i32,
/*25408*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25410*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25413*/     OPC_EmitInteger, MVT::i32, 14, 
/*25416*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25419*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25422*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
              // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25435*/   /*Scope*/ 51, /*->25487*/
/*25436*/     OPC_MoveChild, 0,
/*25438*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25441*/     OPC_RecordChild0, // #0 = $ShiftedRm
/*25442*/     OPC_MoveChild, 1,
/*25444*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25455*/     OPC_MoveParent,
/*25456*/     OPC_MoveParent,
/*25457*/     OPC_RecordChild1, // #1 = $Rn
/*25458*/     OPC_CheckType, MVT::i32,
/*25460*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25462*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25465*/     OPC_EmitInteger, MVT::i32, 14, 
/*25468*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25471*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25474*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
              // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25487*/   /*Scope*/ 102|128,1/*230*/, /*->25719*/
/*25489*/     OPC_RecordChild0, // #0 = $Rn
/*25490*/     OPC_Scope, 31, /*->25523*/ // 4 children in Scope
/*25492*/       OPC_RecordChild1, // #1 = $shift
/*25493*/       OPC_CheckType, MVT::i32,
/*25495*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25497*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*25500*/       OPC_EmitInteger, MVT::i32, 14, 
/*25503*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25506*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25509*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrs), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
                // Dst: (ANDrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*25523*/     /*Scope*/ 105, /*->25629*/
/*25524*/       OPC_MoveChild, 1,
/*25526*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25529*/       OPC_RecordChild0, // #1 = $imm
/*25530*/       OPC_MoveChild, 0,
/*25532*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25535*/       OPC_Scope, 45, /*->25582*/ // 2 children in Scope
/*25537*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*25539*/         OPC_MoveParent,
/*25540*/         OPC_MoveChild, 1,
/*25542*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25553*/         OPC_MoveParent,
/*25554*/         OPC_MoveParent,
/*25555*/         OPC_CheckType, MVT::i32,
/*25557*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25559*/         OPC_EmitConvertToTarget, 1,
/*25561*/         OPC_EmitInteger, MVT::i32, 14, 
/*25564*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25567*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25570*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25582*/       /*Scope*/ 45, /*->25628*/
/*25583*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*25585*/         OPC_MoveParent,
/*25586*/         OPC_MoveChild, 1,
/*25588*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25599*/         OPC_MoveParent,
/*25600*/         OPC_MoveParent,
/*25601*/         OPC_CheckType, MVT::i32,
/*25603*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25605*/         OPC_EmitConvertToTarget, 1,
/*25607*/         OPC_EmitInteger, MVT::i32, 14, 
/*25610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25613*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25616*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*25628*/       0, /*End of Scope*/
/*25629*/     /*Scope*/ 31, /*->25661*/
/*25630*/       OPC_RecordChild1, // #1 = $Rn
/*25631*/       OPC_CheckType, MVT::i32,
/*25633*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25635*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*25638*/       OPC_EmitInteger, MVT::i32, 14, 
/*25641*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25644*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25647*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrs), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 so_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ANDrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*25661*/     /*Scope*/ 56, /*->25718*/
/*25662*/       OPC_MoveChild, 1,
/*25664*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25667*/       OPC_MoveChild, 0,
/*25669*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25680*/       OPC_MoveParent,
/*25681*/       OPC_RecordChild1, // #1 = $imm
/*25682*/       OPC_MoveChild, 1,
/*25684*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25687*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*25689*/       OPC_MoveParent,
/*25690*/       OPC_MoveParent,
/*25691*/       OPC_CheckType, MVT::i32,
/*25693*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25695*/       OPC_EmitConvertToTarget, 1,
/*25697*/       OPC_EmitInteger, MVT::i32, 14, 
/*25700*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25703*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25706*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm)) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25718*/     0, /*End of Scope*/
/*25719*/   /*Scope*/ 113, /*->25833*/
/*25720*/     OPC_MoveChild, 0,
/*25722*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25725*/     OPC_Scope, 52, /*->25779*/ // 2 children in Scope
/*25727*/       OPC_RecordChild0, // #0 = $imm
/*25728*/       OPC_MoveChild, 0,
/*25730*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25733*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*25735*/       OPC_MoveParent,
/*25736*/       OPC_MoveChild, 1,
/*25738*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25749*/       OPC_MoveParent,
/*25750*/       OPC_MoveParent,
/*25751*/       OPC_RecordChild1, // #1 = $Rn
/*25752*/       OPC_CheckType, MVT::i32,
/*25754*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25756*/       OPC_EmitConvertToTarget, 0,
/*25758*/       OPC_EmitInteger, MVT::i32, 14, 
/*25761*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25764*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25767*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25779*/     /*Scope*/ 52, /*->25832*/
/*25780*/       OPC_MoveChild, 0,
/*25782*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25793*/       OPC_MoveParent,
/*25794*/       OPC_RecordChild1, // #0 = $imm
/*25795*/       OPC_MoveChild, 1,
/*25797*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25800*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*25802*/       OPC_MoveParent,
/*25803*/       OPC_MoveParent,
/*25804*/       OPC_RecordChild1, // #1 = $Rn
/*25805*/       OPC_CheckType, MVT::i32,
/*25807*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25809*/       OPC_EmitConvertToTarget, 0,
/*25811*/       OPC_EmitInteger, MVT::i32, 14, 
/*25814*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25817*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25820*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25832*/     0, /*End of Scope*/
/*25833*/   /*Scope*/ 57, /*->25891*/
/*25834*/     OPC_RecordChild0, // #0 = $Rn
/*25835*/     OPC_MoveChild, 1,
/*25837*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25840*/     OPC_MoveChild, 0,
/*25842*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25853*/     OPC_MoveParent,
/*25854*/     OPC_RecordChild1, // #1 = $imm
/*25855*/     OPC_MoveChild, 1,
/*25857*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25860*/     OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*25862*/     OPC_MoveParent,
/*25863*/     OPC_MoveParent,
/*25864*/     OPC_CheckType, MVT::i32,
/*25866*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25868*/     OPC_EmitConvertToTarget, 1,
/*25870*/     OPC_EmitInteger, MVT::i32, 14, 
/*25873*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25876*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25879*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
              // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*25891*/   /*Scope*/ 113, /*->26005*/
/*25892*/     OPC_MoveChild, 0,
/*25894*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25897*/     OPC_Scope, 52, /*->25951*/ // 2 children in Scope
/*25899*/       OPC_RecordChild0, // #0 = $imm
/*25900*/       OPC_MoveChild, 0,
/*25902*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25905*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*25907*/       OPC_MoveParent,
/*25908*/       OPC_MoveChild, 1,
/*25910*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25921*/       OPC_MoveParent,
/*25922*/       OPC_MoveParent,
/*25923*/       OPC_RecordChild1, // #1 = $Rn
/*25924*/       OPC_CheckType, MVT::i32,
/*25926*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25928*/       OPC_EmitConvertToTarget, 0,
/*25930*/       OPC_EmitInteger, MVT::i32, 14, 
/*25933*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25936*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25939*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*25951*/     /*Scope*/ 52, /*->26004*/
/*25952*/       OPC_MoveChild, 0,
/*25954*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25965*/       OPC_MoveParent,
/*25966*/       OPC_RecordChild1, // #0 = $imm
/*25967*/       OPC_MoveChild, 1,
/*25969*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25972*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*25974*/       OPC_MoveParent,
/*25975*/       OPC_MoveParent,
/*25976*/       OPC_RecordChild1, // #1 = $Rn
/*25977*/       OPC_CheckType, MVT::i32,
/*25979*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25981*/       OPC_EmitConvertToTarget, 0,
/*25983*/       OPC_EmitInteger, MVT::i32, 14, 
/*25986*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25989*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25992*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*26004*/     0, /*End of Scope*/
/*26005*/   /*Scope*/ 33|128,1/*161*/, /*->26168*/
/*26007*/     OPC_RecordChild0, // #0 = $Rn
/*26008*/     OPC_Scope, 59, /*->26069*/ // 2 children in Scope
/*26010*/       OPC_RecordChild1, // #1 = $ShiftedRm
/*26011*/       OPC_CheckType, MVT::i32,
/*26013*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26015*/       OPC_Scope, 25, /*->26042*/ // 2 children in Scope
/*26017*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*26020*/         OPC_EmitInteger, MVT::i32, 14, 
/*26023*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26026*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26029*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*26042*/       /*Scope*/ 25, /*->26068*/
/*26043*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*26046*/         OPC_EmitInteger, MVT::i32, 14, 
/*26049*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26052*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26055*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*26068*/       0, /*End of Scope*/
/*26069*/     /*Scope*/ 97, /*->26167*/
/*26070*/       OPC_MoveChild, 1,
/*26072*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26075*/       OPC_RecordChild0, // #1 = $Rm
/*26076*/       OPC_MoveChild, 1,
/*26078*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26089*/       OPC_MoveParent,
/*26090*/       OPC_MoveParent,
/*26091*/       OPC_CheckType, MVT::i32,
/*26093*/       OPC_Scope, 23, /*->26118*/ // 3 children in Scope
/*26095*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*26097*/         OPC_EmitInteger, MVT::i32, 14, 
/*26100*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26103*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26106*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26118*/       /*Scope*/ 23, /*->26142*/
/*26119*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26121*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26124*/         OPC_EmitInteger, MVT::i32, 14, 
/*26127*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26130*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26142*/       /*Scope*/ 23, /*->26166*/
/*26143*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26145*/         OPC_EmitInteger, MVT::i32, 14, 
/*26148*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26151*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26154*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*26166*/       0, /*End of Scope*/
/*26167*/     0, /*End of Scope*/
/*26168*/   /*Scope*/ 98, /*->26267*/
/*26169*/     OPC_MoveChild, 0,
/*26171*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26174*/     OPC_RecordChild0, // #0 = $Rm
/*26175*/     OPC_MoveChild, 1,
/*26177*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26188*/     OPC_MoveParent,
/*26189*/     OPC_MoveParent,
/*26190*/     OPC_RecordChild1, // #1 = $Rn
/*26191*/     OPC_CheckType, MVT::i32,
/*26193*/     OPC_Scope, 23, /*->26218*/ // 3 children in Scope
/*26195*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*26197*/       OPC_EmitInteger, MVT::i32, 14, 
/*26200*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26203*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26206*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26218*/     /*Scope*/ 23, /*->26242*/
/*26219*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26221*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26224*/       OPC_EmitInteger, MVT::i32, 14, 
/*26227*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26230*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26242*/     /*Scope*/ 23, /*->26266*/
/*26243*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26245*/       OPC_EmitInteger, MVT::i32, 14, 
/*26248*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26251*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26254*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*26266*/     0, /*End of Scope*/
/*26267*/   /*Scope*/ 0|128,1/*128*/, /*->26397*/
/*26269*/     OPC_RecordChild0, // #0 = $Vn
/*26270*/     OPC_MoveChild, 1,
/*26272*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26275*/     OPC_Scope, 73, /*->26350*/ // 2 children in Scope
/*26277*/       OPC_RecordChild0, // #1 = $Vm
/*26278*/       OPC_MoveChild, 1,
/*26280*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*26283*/       OPC_MoveChild, 0,
/*26285*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*26288*/       OPC_MoveChild, 0,
/*26290*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*26293*/       OPC_MoveParent,
/*26294*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*26296*/       OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->26323
/*26299*/         OPC_MoveParent,
/*26300*/         OPC_MoveParent,
/*26301*/         OPC_MoveParent,
/*26302*/         OPC_CheckType, MVT::v2i32,
/*26304*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26306*/         OPC_EmitInteger, MVT::i32, 14, 
/*26309*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26312*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v16i8,// ->26349
/*26325*/         OPC_MoveParent,
/*26326*/         OPC_MoveParent,
/*26327*/         OPC_MoveParent,
/*26328*/         OPC_CheckType, MVT::v4i32,
/*26330*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26332*/         OPC_EmitInteger, MVT::i32, 14, 
/*26335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26338*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*26350*/     /*Scope*/ 45, /*->26396*/
/*26351*/       OPC_MoveChild, 0,
/*26353*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*26356*/       OPC_MoveChild, 0,
/*26358*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*26361*/       OPC_MoveChild, 0,
/*26363*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*26366*/       OPC_MoveParent,
/*26367*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*26369*/       OPC_CheckType, MVT::v8i8,
/*26371*/       OPC_MoveParent,
/*26372*/       OPC_MoveParent,
/*26373*/       OPC_RecordChild1, // #1 = $Vm
/*26374*/       OPC_MoveParent,
/*26375*/       OPC_CheckType, MVT::v2i32,
/*26377*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26379*/       OPC_EmitInteger, MVT::i32, 14, 
/*26382*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26385*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*26396*/     0, /*End of Scope*/
/*26397*/   /*Scope*/ 101, /*->26499*/
/*26398*/     OPC_MoveChild, 0,
/*26400*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26403*/     OPC_Scope, 46, /*->26451*/ // 2 children in Scope
/*26405*/       OPC_RecordChild0, // #0 = $Vm
/*26406*/       OPC_MoveChild, 1,
/*26408*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*26411*/       OPC_MoveChild, 0,
/*26413*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*26416*/       OPC_MoveChild, 0,
/*26418*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*26421*/       OPC_MoveParent,
/*26422*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*26424*/       OPC_CheckType, MVT::v8i8,
/*26426*/       OPC_MoveParent,
/*26427*/       OPC_MoveParent,
/*26428*/       OPC_MoveParent,
/*26429*/       OPC_RecordChild1, // #1 = $Vn
/*26430*/       OPC_CheckType, MVT::v2i32,
/*26432*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26434*/       OPC_EmitInteger, MVT::i32, 14, 
/*26437*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26440*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*26451*/     /*Scope*/ 46, /*->26498*/
/*26452*/       OPC_MoveChild, 0,
/*26454*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*26457*/       OPC_MoveChild, 0,
/*26459*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*26462*/       OPC_MoveChild, 0,
/*26464*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*26467*/       OPC_MoveParent,
/*26468*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*26470*/       OPC_CheckType, MVT::v8i8,
/*26472*/       OPC_MoveParent,
/*26473*/       OPC_MoveParent,
/*26474*/       OPC_RecordChild1, // #0 = $Vm
/*26475*/       OPC_MoveParent,
/*26476*/       OPC_RecordChild1, // #1 = $Vn
/*26477*/       OPC_CheckType, MVT::v2i32,
/*26479*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26481*/       OPC_EmitInteger, MVT::i32, 14, 
/*26484*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26487*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*26498*/     0, /*End of Scope*/
/*26499*/   /*Scope*/ 51, /*->26551*/
/*26500*/     OPC_RecordChild0, // #0 = $Vn
/*26501*/     OPC_MoveChild, 1,
/*26503*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26506*/     OPC_MoveChild, 0,
/*26508*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*26511*/     OPC_MoveChild, 0,
/*26513*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*26516*/     OPC_MoveChild, 0,
/*26518*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*26521*/     OPC_MoveParent,
/*26522*/     OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*26524*/     OPC_CheckType, MVT::v16i8,
/*26526*/     OPC_MoveParent,
/*26527*/     OPC_MoveParent,
/*26528*/     OPC_RecordChild1, // #1 = $Vm
/*26529*/     OPC_MoveParent,
/*26530*/     OPC_CheckType, MVT::v4i32,
/*26532*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26534*/     OPC_EmitInteger, MVT::i32, 14, 
/*26537*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26540*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*26551*/   /*Scope*/ 101, /*->26653*/
/*26552*/     OPC_MoveChild, 0,
/*26554*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26557*/     OPC_Scope, 46, /*->26605*/ // 2 children in Scope
/*26559*/       OPC_RecordChild0, // #0 = $Vm
/*26560*/       OPC_MoveChild, 1,
/*26562*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*26565*/       OPC_MoveChild, 0,
/*26567*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*26570*/       OPC_MoveChild, 0,
/*26572*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*26575*/       OPC_MoveParent,
/*26576*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*26578*/       OPC_CheckType, MVT::v16i8,
/*26580*/       OPC_MoveParent,
/*26581*/       OPC_MoveParent,
/*26582*/       OPC_MoveParent,
/*26583*/       OPC_RecordChild1, // #1 = $Vn
/*26584*/       OPC_CheckType, MVT::v4i32,
/*26586*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26588*/       OPC_EmitInteger, MVT::i32, 14, 
/*26591*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26594*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*26605*/     /*Scope*/ 46, /*->26652*/
/*26606*/       OPC_MoveChild, 0,
/*26608*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*26611*/       OPC_MoveChild, 0,
/*26613*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*26616*/       OPC_MoveChild, 0,
/*26618*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*26621*/       OPC_MoveParent,
/*26622*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*26624*/       OPC_CheckType, MVT::v16i8,
/*26626*/       OPC_MoveParent,
/*26627*/       OPC_MoveParent,
/*26628*/       OPC_RecordChild1, // #0 = $Vm
/*26629*/       OPC_MoveParent,
/*26630*/       OPC_RecordChild1, // #1 = $Vn
/*26631*/       OPC_CheckType, MVT::v4i32,
/*26633*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26635*/       OPC_EmitInteger, MVT::i32, 14, 
/*26638*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26641*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*26652*/     0, /*End of Scope*/
/*26653*/   /*Scope*/ 24, /*->26678*/
/*26654*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*26657*/     OPC_RecordChild0, // #0 = $Rm
/*26658*/     OPC_CheckType, MVT::i32,
/*26660*/     OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*26662*/     OPC_EmitInteger, MVT::i32, 14, 
/*26665*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26668*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTB), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
              // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*26678*/   /*Scope*/ 25, /*->26704*/
/*26679*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*26683*/     OPC_RecordChild0, // #0 = $Rm
/*26684*/     OPC_CheckType, MVT::i32,
/*26686*/     OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*26688*/     OPC_EmitInteger, MVT::i32, 14, 
/*26691*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26694*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTH), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
              // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*26704*/   /*Scope*/ 62|128,2/*318*/, /*->27024*/
/*26706*/     OPC_RecordChild0, // #0 = $src
/*26707*/     OPC_RecordChild1, // #1 = $imm
/*26708*/     OPC_Scope, 63|128,1/*191*/, /*->26902*/ // 4 children in Scope
/*26711*/       OPC_MoveChild, 1,
/*26713*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26716*/       OPC_Scope, 33, /*->26751*/ // 6 children in Scope
/*26718*/         OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*26720*/         OPC_MoveParent,
/*26721*/         OPC_CheckType, MVT::i32,
/*26723*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26725*/         OPC_EmitConvertToTarget, 1,
/*26727*/         OPC_EmitNodeXForm, 3, 2, // t2_so_imm_not_XFORM
/*26730*/         OPC_EmitInteger, MVT::i32, 14, 
/*26733*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26739*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*26751*/       /*Scope*/ 30, /*->26782*/
/*26752*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*26754*/         OPC_MoveParent,
/*26755*/         OPC_CheckType, MVT::i32,
/*26757*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*26759*/         OPC_EmitConvertToTarget, 1,
/*26761*/         OPC_EmitInteger, MVT::i32, 14, 
/*26764*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26767*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26770*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*26782*/       /*Scope*/ 26, /*->26809*/
/*26783*/         OPC_CheckPredicate, 20, // Predicate_bf_inv_mask_imm
/*26785*/         OPC_MoveParent,
/*26786*/         OPC_CheckType, MVT::i32,
/*26788*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*26790*/         OPC_EmitConvertToTarget, 1,
/*26792*/         OPC_EmitInteger, MVT::i32, 14, 
/*26795*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26798*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BFC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                  // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*26809*/       /*Scope*/ 33, /*->26843*/
/*26810*/         OPC_CheckPredicate, 21, // Predicate_so_imm_not
/*26812*/         OPC_MoveParent,
/*26813*/         OPC_CheckType, MVT::i32,
/*26815*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*26817*/         OPC_EmitConvertToTarget, 1,
/*26819*/         OPC_EmitNodeXForm, 11, 2, // so_imm_not_XFORM
/*26822*/         OPC_EmitInteger, MVT::i32, 14, 
/*26825*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26828*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26831*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:so_imm_not_XFORM>>:$imm) - Complexity = 7
                  // Dst: (BICri:i32 GPR:i32:$src, (so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*26843*/       /*Scope*/ 30, /*->26874*/
/*26844*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*26846*/         OPC_MoveParent,
/*26847*/         OPC_CheckType, MVT::i32,
/*26849*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26851*/         OPC_EmitConvertToTarget, 1,
/*26853*/         OPC_EmitInteger, MVT::i32, 14, 
/*26856*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26859*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26862*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*26874*/       /*Scope*/ 26, /*->26901*/
/*26875*/         OPC_CheckPredicate, 20, // Predicate_bf_inv_mask_imm
/*26877*/         OPC_MoveParent,
/*26878*/         OPC_CheckType, MVT::i32,
/*26880*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26882*/         OPC_EmitConvertToTarget, 1,
/*26884*/         OPC_EmitInteger, MVT::i32, 14, 
/*26887*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26890*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                  // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*26901*/       0, /*End of Scope*/
/*26902*/     /*Scope*/ 76, /*->26979*/
/*26903*/       OPC_CheckType, MVT::i32,
/*26905*/       OPC_Scope, 23, /*->26930*/ // 3 children in Scope
/*26907*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*26909*/         OPC_EmitInteger, MVT::i32, 14, 
/*26912*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26915*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26918*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26930*/       /*Scope*/ 23, /*->26954*/
/*26931*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26933*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26936*/         OPC_EmitInteger, MVT::i32, 14, 
/*26939*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26942*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tAND), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26954*/       /*Scope*/ 23, /*->26978*/
/*26955*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26957*/         OPC_EmitInteger, MVT::i32, 14, 
/*26960*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26963*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26966*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*26978*/       0, /*End of Scope*/
/*26979*/     /*Scope*/ 21, /*->27001*/
/*26980*/       OPC_CheckType, MVT::v2i32,
/*26982*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26984*/       OPC_EmitInteger, MVT::i32, 14, 
/*26987*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26990*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VANDd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*27001*/     /*Scope*/ 21, /*->27023*/
/*27002*/       OPC_CheckType, MVT::v4i32,
/*27004*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*27006*/       OPC_EmitInteger, MVT::i32, 14, 
/*27009*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27012*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VANDq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*27023*/     0, /*End of Scope*/
/*27024*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 89|128,3/*473*/,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->27502
/*27029*/   OPC_Scope, 80|128,2/*336*/, /*->27368*/ // 2 children in Scope
/*27032*/     OPC_MoveChild, 0,
/*27034*/     OPC_SwitchOpcode /*2 cases */, 80|128,1/*208*/,  TARGET_VAL(ISD::OR),// ->27247
/*27039*/       OPC_MoveChild, 0,
/*27041*/       OPC_SwitchOpcode /*2 cases */, 99,  TARGET_VAL(ISD::SRL),// ->27144
/*27045*/         OPC_MoveChild, 0,
/*27047*/         OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*27051*/         OPC_RecordChild0, // #0 = $Rm
/*27052*/         OPC_MoveParent,
/*27053*/         OPC_MoveChild, 1,
/*27055*/         OPC_CheckInteger, 8, 
/*27057*/         OPC_CheckType, MVT::i32,
/*27059*/         OPC_MoveParent,
/*27060*/         OPC_MoveParent,
/*27061*/         OPC_MoveChild, 1,
/*27063*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*27066*/         OPC_MoveChild, 0,
/*27068*/         OPC_CheckSame, 0,
/*27070*/         OPC_MoveParent,
/*27071*/         OPC_MoveChild, 1,
/*27073*/         OPC_CheckInteger, 8, 
/*27075*/         OPC_CheckType, MVT::i32,
/*27077*/         OPC_MoveParent,
/*27078*/         OPC_MoveParent,
/*27079*/         OPC_MoveParent,
/*27080*/         OPC_MoveChild, 1,
/*27082*/         OPC_CheckValueType, MVT::i16,
/*27084*/         OPC_MoveParent,
/*27085*/         OPC_Scope, 18, /*->27105*/ // 3 children in Scope
/*27087*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27089*/           OPC_EmitInteger, MVT::i32, 14, 
/*27092*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27095*/           OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (srl:i32 (and:i32 GPR:i32:$Rm, 65280:i32), 8:i32), (shl:i32 GPR:i32:$Rm, 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*27105*/         /*Scope*/ 18, /*->27124*/
/*27106*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*27108*/           OPC_EmitInteger, MVT::i32, 14, 
/*27111*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27114*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tREVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (srl:i32 (and:i32 tGPR:i32:$Rm, 65280:i32), 8:i32), (shl:i32 tGPR:i32:$Rm, 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*27124*/         /*Scope*/ 18, /*->27143*/
/*27125*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27127*/           OPC_EmitInteger, MVT::i32, 14, 
/*27130*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27133*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (srl:i32 (and:i32 rGPR:i32:$Rm, 65280:i32), 8:i32), (shl:i32 rGPR:i32:$Rm, 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*27143*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 99,  TARGET_VAL(ISD::SHL),// ->27246
/*27147*/         OPC_RecordChild0, // #0 = $Rm
/*27148*/         OPC_MoveChild, 1,
/*27150*/         OPC_CheckInteger, 8, 
/*27152*/         OPC_CheckType, MVT::i32,
/*27154*/         OPC_MoveParent,
/*27155*/         OPC_MoveParent,
/*27156*/         OPC_MoveChild, 1,
/*27158*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*27161*/         OPC_MoveChild, 0,
/*27163*/         OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*27167*/         OPC_MoveChild, 0,
/*27169*/         OPC_CheckSame, 0,
/*27171*/         OPC_MoveParent,
/*27172*/         OPC_MoveParent,
/*27173*/         OPC_MoveChild, 1,
/*27175*/         OPC_CheckInteger, 8, 
/*27177*/         OPC_CheckType, MVT::i32,
/*27179*/         OPC_MoveParent,
/*27180*/         OPC_MoveParent,
/*27181*/         OPC_MoveParent,
/*27182*/         OPC_MoveChild, 1,
/*27184*/         OPC_CheckValueType, MVT::i16,
/*27186*/         OPC_MoveParent,
/*27187*/         OPC_Scope, 18, /*->27207*/ // 3 children in Scope
/*27189*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27191*/           OPC_EmitInteger, MVT::i32, 14, 
/*27194*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27197*/           OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (shl:i32 GPR:i32:$Rm, 8:i32), (srl:i32 (and:i32 GPR:i32:$Rm, 65280:i32), 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*27207*/         /*Scope*/ 18, /*->27226*/
/*27208*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*27210*/           OPC_EmitInteger, MVT::i32, 14, 
/*27213*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27216*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tREVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), (srl:i32 (and:i32 tGPR:i32:$Rm, 65280:i32), 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*27226*/         /*Scope*/ 18, /*->27245*/
/*27227*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27229*/           OPC_EmitInteger, MVT::i32, 14, 
/*27232*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27235*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), (srl:i32 (and:i32 rGPR:i32:$Rm, 65280:i32), 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*27245*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 117,  TARGET_VAL(ISD::ROTR),// ->27367
/*27250*/       OPC_RecordChild0, // #0 = $Rm
/*27251*/       OPC_RecordChild1, // #1 = $rot
/*27252*/       OPC_MoveChild, 1,
/*27254*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27257*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*27259*/       OPC_CheckType, MVT::i32,
/*27261*/       OPC_MoveParent,
/*27262*/       OPC_MoveParent,
/*27263*/       OPC_MoveChild, 1,
/*27265*/       OPC_Scope, 49, /*->27316*/ // 2 children in Scope
/*27267*/         OPC_CheckValueType, MVT::i8,
/*27269*/         OPC_MoveParent,
/*27270*/         OPC_Scope, 21, /*->27293*/ // 2 children in Scope
/*27272*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27274*/           OPC_EmitConvertToTarget, 1,
/*27276*/           OPC_EmitInteger, MVT::i32, 14, 
/*27279*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27282*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTBr_rot), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (SXTBr_rot:i32 GPR:i32:$Rm, (imm:i32):$rot)
/*27293*/         /*Scope*/ 21, /*->27315*/
/*27294*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27296*/           OPC_EmitConvertToTarget, 1,
/*27298*/           OPC_EmitInteger, MVT::i32, 14, 
/*27301*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27304*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTBr_rot), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (t2SXTBr_rot:i32 rGPR:i32:$Rm, (imm:i32):$rot)
/*27315*/         0, /*End of Scope*/
/*27316*/       /*Scope*/ 49, /*->27366*/
/*27317*/         OPC_CheckValueType, MVT::i16,
/*27319*/         OPC_MoveParent,
/*27320*/         OPC_Scope, 21, /*->27343*/ // 2 children in Scope
/*27322*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27324*/           OPC_EmitConvertToTarget, 1,
/*27326*/           OPC_EmitInteger, MVT::i32, 14, 
/*27329*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27332*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTHr_rot), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (SXTHr_rot:i32 GPR:i32:$Rm, (imm:i32):$rot)
/*27343*/         /*Scope*/ 21, /*->27365*/
/*27344*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27346*/           OPC_EmitConvertToTarget, 1,
/*27348*/           OPC_EmitInteger, MVT::i32, 14, 
/*27351*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27354*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTHr_rot), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (t2SXTHr_rot:i32 rGPR:i32:$Rm, (imm:i32):$rot)
/*27365*/         0, /*End of Scope*/
/*27366*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*27368*/   /*Scope*/ 3|128,1/*131*/, /*->27501*/
/*27370*/     OPC_RecordChild0, // #0 = $Rm
/*27371*/     OPC_MoveChild, 1,
/*27373*/     OPC_Scope, 62, /*->27437*/ // 2 children in Scope
/*27375*/       OPC_CheckValueType, MVT::i8,
/*27377*/       OPC_MoveParent,
/*27378*/       OPC_Scope, 18, /*->27398*/ // 3 children in Scope
/*27380*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27382*/         OPC_EmitInteger, MVT::i32, 14, 
/*27385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27388*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTBr), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 GPR:i32:$Rm, i8:Other) - Complexity = 3
                  // Dst: (SXTBr:i32 GPR:i32:$Rm)
/*27398*/       /*Scope*/ 18, /*->27417*/
/*27399*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*27401*/         OPC_EmitInteger, MVT::i32, 14, 
/*27404*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27407*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTB), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                  // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*27417*/       /*Scope*/ 18, /*->27436*/
/*27418*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27420*/         OPC_EmitInteger, MVT::i32, 14, 
/*27423*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27426*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTBr), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Rm, i8:Other) - Complexity = 3
                  // Dst: (t2SXTBr:i32 rGPR:i32:$Rm)
/*27436*/       0, /*End of Scope*/
/*27437*/     /*Scope*/ 62, /*->27500*/
/*27438*/       OPC_CheckValueType, MVT::i16,
/*27440*/       OPC_MoveParent,
/*27441*/       OPC_Scope, 18, /*->27461*/ // 3 children in Scope
/*27443*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27445*/         OPC_EmitInteger, MVT::i32, 14, 
/*27448*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27451*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTHr), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 GPR:i32:$Rm, i16:Other) - Complexity = 3
                  // Dst: (SXTHr:i32 GPR:i32:$Rm)
/*27461*/       /*Scope*/ 18, /*->27480*/
/*27462*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*27464*/         OPC_EmitInteger, MVT::i32, 14, 
/*27467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27470*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                  // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*27480*/       /*Scope*/ 18, /*->27499*/
/*27481*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27483*/         OPC_EmitInteger, MVT::i32, 14, 
/*27486*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27489*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTHr), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Rm, i16:Other) - Complexity = 3
                  // Dst: (t2SXTHr:i32 rGPR:i32:$Rm)
/*27499*/       0, /*End of Scope*/
/*27500*/     0, /*End of Scope*/
/*27501*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 122|128,4/*634*/,  TARGET_VAL(ISD::SRA),// ->28140
/*27506*/   OPC_Scope, 3|128,3/*387*/, /*->27896*/ // 4 children in Scope
/*27509*/     OPC_MoveChild, 0,
/*27511*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*27514*/     OPC_Scope, 57, /*->27573*/ // 6 children in Scope
/*27516*/       OPC_RecordChild0, // #0 = $a
/*27517*/       OPC_MoveChild, 1,
/*27519*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*27522*/       OPC_MoveChild, 0,
/*27524*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*27527*/       OPC_RecordChild0, // #1 = $b
/*27528*/       OPC_MoveChild, 1,
/*27530*/       OPC_CheckInteger, 16, 
/*27532*/       OPC_CheckType, MVT::i32,
/*27534*/       OPC_MoveParent,
/*27535*/       OPC_MoveParent,
/*27536*/       OPC_MoveChild, 1,
/*27538*/       OPC_CheckInteger, 16, 
/*27540*/       OPC_CheckType, MVT::i32,
/*27542*/       OPC_MoveParent,
/*27543*/       OPC_MoveParent,
/*27544*/       OPC_MoveParent,
/*27545*/       OPC_MoveChild, 1,
/*27547*/       OPC_CheckInteger, 16, 
/*27549*/       OPC_CheckType, MVT::i32,
/*27551*/       OPC_MoveParent,
/*27552*/       OPC_CheckType, MVT::i32,
/*27554*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27556*/       OPC_EmitInteger, MVT::i32, 14, 
/*27559*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27562*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32) - Complexity = 27
                // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*27573*/     /*Scope*/ 57, /*->27631*/
/*27574*/       OPC_MoveChild, 0,
/*27576*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*27579*/       OPC_MoveChild, 0,
/*27581*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*27584*/       OPC_RecordChild0, // #0 = $b
/*27585*/       OPC_MoveChild, 1,
/*27587*/       OPC_CheckInteger, 16, 
/*27589*/       OPC_CheckType, MVT::i32,
/*27591*/       OPC_MoveParent,
/*27592*/       OPC_MoveParent,
/*27593*/       OPC_MoveChild, 1,
/*27595*/       OPC_CheckInteger, 16, 
/*27597*/       OPC_CheckType, MVT::i32,
/*27599*/       OPC_MoveParent,
/*27600*/       OPC_MoveParent,
/*27601*/       OPC_RecordChild1, // #1 = $a
/*27602*/       OPC_MoveParent,
/*27603*/       OPC_MoveChild, 1,
/*27605*/       OPC_CheckInteger, 16, 
/*27607*/       OPC_CheckType, MVT::i32,
/*27609*/       OPC_MoveParent,
/*27610*/       OPC_CheckType, MVT::i32,
/*27612*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27614*/       OPC_EmitInteger, MVT::i32, 14, 
/*27617*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27620*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32) - Complexity = 27
                // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*27631*/     /*Scope*/ 67, /*->27699*/
/*27632*/       OPC_RecordChild0, // #0 = $Rn
/*27633*/       OPC_MoveChild, 1,
/*27635*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*27638*/       OPC_RecordChild0, // #1 = $Rm
/*27639*/       OPC_MoveChild, 1,
/*27641*/       OPC_CheckInteger, 16, 
/*27643*/       OPC_CheckType, MVT::i32,
/*27645*/       OPC_MoveParent,
/*27646*/       OPC_MoveParent,
/*27647*/       OPC_MoveParent,
/*27648*/       OPC_MoveChild, 1,
/*27650*/       OPC_CheckInteger, 16, 
/*27652*/       OPC_CheckType, MVT::i32,
/*27654*/       OPC_MoveParent,
/*27655*/       OPC_CheckType, MVT::i32,
/*27657*/       OPC_Scope, 19, /*->27678*/ // 2 children in Scope
/*27659*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27661*/         OPC_EmitInteger, MVT::i32, 14, 
/*27664*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27667*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sra:i32 GPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                  // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*27678*/       /*Scope*/ 19, /*->27698*/
/*27679*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27681*/         OPC_EmitInteger, MVT::i32, 14, 
/*27684*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27687*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                  // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*27698*/       0, /*End of Scope*/
/*27699*/     /*Scope*/ 67, /*->27767*/
/*27700*/       OPC_MoveChild, 0,
/*27702*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*27705*/       OPC_RecordChild0, // #0 = $Rm
/*27706*/       OPC_MoveChild, 1,
/*27708*/       OPC_CheckInteger, 16, 
/*27710*/       OPC_CheckType, MVT::i32,
/*27712*/       OPC_MoveParent,
/*27713*/       OPC_MoveParent,
/*27714*/       OPC_RecordChild1, // #1 = $Rn
/*27715*/       OPC_MoveParent,
/*27716*/       OPC_MoveChild, 1,
/*27718*/       OPC_CheckInteger, 16, 
/*27720*/       OPC_CheckType, MVT::i32,
/*27722*/       OPC_MoveParent,
/*27723*/       OPC_CheckType, MVT::i32,
/*27725*/       OPC_Scope, 19, /*->27746*/ // 2 children in Scope
/*27727*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27729*/         OPC_EmitInteger, MVT::i32, 14, 
/*27732*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27735*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), GPR:i32:$Rn), 16:i32) - Complexity = 19
                  // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*27746*/       /*Scope*/ 19, /*->27766*/
/*27747*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27749*/         OPC_EmitInteger, MVT::i32, 14, 
/*27752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27755*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32) - Complexity = 19
                  // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*27766*/       0, /*End of Scope*/
/*27767*/     /*Scope*/ 63, /*->27831*/
/*27768*/       OPC_RecordChild0, // #0 = $Rn
/*27769*/       OPC_MoveChild, 1,
/*27771*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*27774*/       OPC_RecordChild0, // #1 = $Rm
/*27775*/       OPC_MoveChild, 1,
/*27777*/       OPC_CheckValueType, MVT::i16,
/*27779*/       OPC_MoveParent,
/*27780*/       OPC_MoveParent,
/*27781*/       OPC_MoveParent,
/*27782*/       OPC_MoveChild, 1,
/*27784*/       OPC_CheckInteger, 16, 
/*27786*/       OPC_CheckType, MVT::i32,
/*27788*/       OPC_MoveParent,
/*27789*/       OPC_Scope, 19, /*->27810*/ // 2 children in Scope
/*27791*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27793*/         OPC_EmitInteger, MVT::i32, 14, 
/*27796*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27799*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                  // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*27810*/       /*Scope*/ 19, /*->27830*/
/*27811*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27813*/         OPC_EmitInteger, MVT::i32, 14, 
/*27816*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27819*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                  // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*27830*/       0, /*End of Scope*/
/*27831*/     /*Scope*/ 63, /*->27895*/
/*27832*/       OPC_MoveChild, 0,
/*27834*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*27837*/       OPC_RecordChild0, // #0 = $Rm
/*27838*/       OPC_MoveChild, 1,
/*27840*/       OPC_CheckValueType, MVT::i16,
/*27842*/       OPC_MoveParent,
/*27843*/       OPC_MoveParent,
/*27844*/       OPC_RecordChild1, // #1 = $Rn
/*27845*/       OPC_MoveParent,
/*27846*/       OPC_MoveChild, 1,
/*27848*/       OPC_CheckInteger, 16, 
/*27850*/       OPC_CheckType, MVT::i32,
/*27852*/       OPC_MoveParent,
/*27853*/       OPC_Scope, 19, /*->27874*/ // 2 children in Scope
/*27855*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27857*/         OPC_EmitInteger, MVT::i32, 14, 
/*27860*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27863*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn), 16:i32) - Complexity = 14
                  // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*27874*/       /*Scope*/ 19, /*->27894*/
/*27875*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27877*/         OPC_EmitInteger, MVT::i32, 14, 
/*27880*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27883*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32) - Complexity = 14
                  // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*27894*/       0, /*End of Scope*/
/*27895*/     0, /*End of Scope*/
/*27896*/   /*Scope*/ 30, /*->27927*/
/*27897*/     OPC_RecordNode, // #0 = $src
/*27898*/     OPC_CheckType, MVT::i32,
/*27900*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*27902*/     OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftShifterOperandReg:$src #1 #2 #3
/*27905*/     OPC_EmitInteger, MVT::i32, 14, 
/*27908*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27911*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27914*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg:i32:$src - Complexity = 12
              // Dst: (MOVs:i32 shift_so_reg:i32:$src)
/*27927*/   /*Scope*/ 80, /*->28008*/
/*27928*/     OPC_MoveChild, 0,
/*27930*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*27933*/     OPC_RecordChild0, // #0 = $a
/*27934*/     OPC_Scope, 35, /*->27971*/ // 2 children in Scope
/*27936*/       OPC_RecordChild1, // #1 = $b
/*27937*/       OPC_MoveChild, 1,
/*27939*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*27941*/       OPC_MoveParent,
/*27942*/       OPC_MoveParent,
/*27943*/       OPC_MoveChild, 1,
/*27945*/       OPC_CheckInteger, 16, 
/*27947*/       OPC_CheckType, MVT::i32,
/*27949*/       OPC_MoveParent,
/*27950*/       OPC_CheckType, MVT::i32,
/*27952*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27954*/       OPC_EmitInteger, MVT::i32, 14, 
/*27957*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27960*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32) - Complexity = 12
                // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*27971*/     /*Scope*/ 35, /*->28007*/
/*27972*/       OPC_MoveChild, 0,
/*27974*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*27976*/       OPC_MoveParent,
/*27977*/       OPC_RecordChild1, // #1 = $a
/*27978*/       OPC_MoveParent,
/*27979*/       OPC_MoveChild, 1,
/*27981*/       OPC_CheckInteger, 16, 
/*27983*/       OPC_CheckType, MVT::i32,
/*27985*/       OPC_MoveParent,
/*27986*/       OPC_CheckType, MVT::i32,
/*27988*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27990*/       OPC_EmitInteger, MVT::i32, 14, 
/*27993*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27996*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32) - Complexity = 12
                // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*28007*/     0, /*End of Scope*/
/*28008*/   /*Scope*/ 1|128,1/*129*/, /*->28139*/
/*28010*/     OPC_RecordChild0, // #0 = $Rm
/*28011*/     OPC_RecordChild1, // #1 = $imm
/*28012*/     OPC_Scope, 69, /*->28083*/ // 2 children in Scope
/*28014*/       OPC_MoveChild, 1,
/*28016*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28019*/       OPC_CheckType, MVT::i32,
/*28021*/       OPC_Scope, 30, /*->28053*/ // 2 children in Scope
/*28023*/         OPC_CheckPredicate, 22, // Predicate_imm1_31
/*28025*/         OPC_MoveParent,
/*28026*/         OPC_CheckType, MVT::i32,
/*28028*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*28030*/         OPC_EmitConvertToTarget, 1,
/*28032*/         OPC_EmitInteger, MVT::i32, 14, 
/*28035*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28038*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28041*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm1_31>>:$imm) - Complexity = 7
                  // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*28053*/       /*Scope*/ 28, /*->28082*/
/*28054*/         OPC_MoveParent,
/*28055*/         OPC_CheckType, MVT::i32,
/*28057*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28059*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28062*/         OPC_EmitConvertToTarget, 1,
/*28064*/         OPC_EmitInteger, MVT::i32, 14, 
/*28067*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28070*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                  // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*28082*/       0, /*End of Scope*/
/*28083*/     /*Scope*/ 54, /*->28138*/
/*28084*/       OPC_CheckChild1Type, MVT::i32,
/*28086*/       OPC_CheckType, MVT::i32,
/*28088*/       OPC_Scope, 23, /*->28113*/ // 2 children in Scope
/*28090*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28092*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28095*/         OPC_EmitInteger, MVT::i32, 14, 
/*28098*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28101*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*28113*/       /*Scope*/ 23, /*->28137*/
/*28114*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*28116*/         OPC_EmitInteger, MVT::i32, 14, 
/*28119*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28122*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28125*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*28137*/       0, /*End of Scope*/
/*28138*/     0, /*End of Scope*/
/*28139*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 95|128,2/*351*/,  TARGET_VAL(ARMISD::PRELOAD),// ->28495
/*28144*/   OPC_RecordNode,   // #0 = 'ARMPreload' chained node
/*28145*/   OPC_RecordChild1, // #1 = $shift
/*28146*/   OPC_CheckChild1Type, MVT::i32,
/*28148*/   OPC_MoveChild, 2,
/*28150*/   OPC_CheckType, MVT::i32,
/*28152*/   OPC_Scope, 22|128,1/*150*/, /*->28305*/ // 2 children in Scope
/*28155*/     OPC_CheckInteger, 1, 
/*28157*/     OPC_MoveParent,
/*28158*/     OPC_MoveChild, 3,
/*28160*/     OPC_Scope, 34, /*->28196*/ // 2 children in Scope
/*28162*/       OPC_CheckInteger, 1, 
/*28164*/       OPC_MoveParent,
/*28165*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28167*/       OPC_Scope, 13, /*->28182*/ // 2 children in Scope
/*28169*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*28172*/         OPC_EmitMergeInputChains1_0,
/*28173*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                  // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*28182*/       /*Scope*/ 12, /*->28195*/
/*28183*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28186*/         OPC_EmitMergeInputChains1_0,
/*28187*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                  // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*28195*/       0, /*End of Scope*/
/*28196*/     /*Scope*/ 107, /*->28304*/
/*28197*/       OPC_CheckInteger, 0, 
/*28199*/       OPC_MoveParent,
/*28200*/       OPC_Scope, 15, /*->28217*/ // 4 children in Scope
/*28202*/         OPC_CheckPatternPredicate, 10, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*28204*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*28207*/         OPC_EmitMergeInputChains1_0,
/*28208*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                  // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*28217*/       /*Scope*/ 23, /*->28241*/
/*28218*/         OPC_CheckPatternPredicate, 11, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*28220*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28223*/         OPC_EmitMergeInputChains1_0,
/*28224*/         OPC_EmitInteger, MVT::i32, 14, 
/*28227*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28230*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                  // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*28241*/       /*Scope*/ 14, /*->28256*/
/*28242*/         OPC_CheckPatternPredicate, 10, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*28244*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28247*/         OPC_EmitMergeInputChains1_0,
/*28248*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                  // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*28256*/       /*Scope*/ 46, /*->28303*/
/*28257*/         OPC_CheckPatternPredicate, 11, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*28259*/         OPC_Scope, 20, /*->28281*/ // 2 children in Scope
/*28261*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28264*/           OPC_EmitMergeInputChains1_0,
/*28265*/           OPC_EmitInteger, MVT::i32, 14, 
/*28268*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28271*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*28281*/         /*Scope*/ 20, /*->28302*/
/*28282*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28285*/           OPC_EmitMergeInputChains1_0,
/*28286*/           OPC_EmitInteger, MVT::i32, 14, 
/*28289*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28292*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDWi8 t2addrmode_imm8:i32:$addr)
/*28302*/         0, /*End of Scope*/
/*28303*/       0, /*End of Scope*/
/*28304*/     0, /*End of Scope*/
/*28305*/   /*Scope*/ 59|128,1/*187*/, /*->28494*/
/*28307*/     OPC_CheckInteger, 0, 
/*28309*/     OPC_MoveParent,
/*28310*/     OPC_MoveChild, 3,
/*28312*/     OPC_Scope, 107, /*->28421*/ // 2 children in Scope
/*28314*/       OPC_CheckInteger, 1, 
/*28316*/       OPC_MoveParent,
/*28317*/       OPC_Scope, 15, /*->28334*/ // 4 children in Scope
/*28319*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*28321*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*28324*/         OPC_EmitMergeInputChains1_0,
/*28325*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                  // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*28334*/       /*Scope*/ 23, /*->28358*/
/*28335*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*28337*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28340*/         OPC_EmitMergeInputChains1_0,
/*28341*/         OPC_EmitInteger, MVT::i32, 14, 
/*28344*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28347*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                  // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*28358*/       /*Scope*/ 14, /*->28373*/
/*28359*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*28361*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28364*/         OPC_EmitMergeInputChains1_0,
/*28365*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                  // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*28373*/       /*Scope*/ 46, /*->28420*/
/*28374*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*28376*/         OPC_Scope, 20, /*->28398*/ // 2 children in Scope
/*28378*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28381*/           OPC_EmitMergeInputChains1_0,
/*28382*/           OPC_EmitInteger, MVT::i32, 14, 
/*28385*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28388*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                    // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*28398*/         /*Scope*/ 20, /*->28419*/
/*28399*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28402*/           OPC_EmitMergeInputChains1_0,
/*28403*/           OPC_EmitInteger, MVT::i32, 14, 
/*28406*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28409*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                    // Dst: (t2PLIi8 t2addrmode_imm8:i32:$addr)
/*28419*/         0, /*End of Scope*/
/*28420*/       0, /*End of Scope*/
/*28421*/     /*Scope*/ 71, /*->28493*/
/*28422*/       OPC_CheckInteger, 0, 
/*28424*/       OPC_MoveParent,
/*28425*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*28427*/       OPC_Scope, 21, /*->28450*/ // 3 children in Scope
/*28429*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28432*/         OPC_EmitMergeInputChains1_0,
/*28433*/         OPC_EmitInteger, MVT::i32, 14, 
/*28436*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28439*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                  // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*28450*/       /*Scope*/ 20, /*->28471*/
/*28451*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28454*/         OPC_EmitMergeInputChains1_0,
/*28455*/         OPC_EmitInteger, MVT::i32, 14, 
/*28458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28461*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                  // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*28471*/       /*Scope*/ 20, /*->28492*/
/*28472*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28475*/         OPC_EmitMergeInputChains1_0,
/*28476*/         OPC_EmitInteger, MVT::i32, 14, 
/*28479*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28482*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ARMPreload t2addrmode_imm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                  // Dst: (t2PLDi8 t2addrmode_imm8:i32:$addr)
/*28492*/       0, /*End of Scope*/
/*28493*/     0, /*End of Scope*/
/*28494*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::BR_JT),// ->28646
/*28499*/   OPC_RecordNode,   // #0 = 'ARMbrjt' chained node
/*28500*/   OPC_Scope, 93, /*->28595*/ // 2 children in Scope
/*28502*/     OPC_MoveChild, 1,
/*28504*/     OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::LOAD),// ->28557
/*28508*/       OPC_RecordMemRef,
/*28509*/       OPC_RecordNode, // #1 = 'ld' chained node
/*28510*/       OPC_CheckFoldableChainNode,
/*28511*/       OPC_RecordChild1, // #2 = $target
/*28512*/       OPC_CheckChild1Type, MVT::i32,
/*28514*/       OPC_CheckPredicate, 23, // Predicate_unindexedload
/*28516*/       OPC_CheckPredicate, 24, // Predicate_load
/*28518*/       OPC_CheckType, MVT::i32,
/*28520*/       OPC_MoveParent,
/*28521*/       OPC_RecordChild2, // #3 = $jt
/*28522*/       OPC_MoveChild, 2,
/*28524*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*28527*/       OPC_MoveParent,
/*28528*/       OPC_RecordChild3, // #4 = $id
/*28529*/       OPC_MoveChild, 3,
/*28531*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28534*/       OPC_MoveParent,
/*28535*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28537*/       OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectAddrMode2:$target #5 #6 #7
/*28540*/       OPC_EmitMergeInputChains, 2, 0, 1, 
/*28544*/       OPC_EmitConvertToTarget, 4,
/*28546*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 5, 6, 7, 3, 8, 
                // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 25
                // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
              /*SwitchOpcode*/ 34,  TARGET_VAL(ISD::ADD),// ->28594
/*28560*/       OPC_RecordChild0, // #1 = $target
/*28561*/       OPC_RecordChild1, // #2 = $idx
/*28562*/       OPC_CheckType, MVT::i32,
/*28564*/       OPC_MoveParent,
/*28565*/       OPC_RecordChild2, // #3 = $jt
/*28566*/       OPC_MoveChild, 2,
/*28568*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*28571*/       OPC_MoveParent,
/*28572*/       OPC_RecordChild3, // #4 = $id
/*28573*/       OPC_MoveChild, 3,
/*28575*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28578*/       OPC_MoveParent,
/*28579*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28581*/       OPC_EmitMergeInputChains1_0,
/*28582*/       OPC_EmitConvertToTarget, 4,
/*28584*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                    0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
                // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 12
                // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt, (imm:i32):$id)
              0, // EndSwitchOpcode
/*28595*/   /*Scope*/ 49, /*->28645*/
/*28596*/     OPC_RecordChild1, // #1 = $target
/*28597*/     OPC_CheckChild1Type, MVT::i32,
/*28599*/     OPC_RecordChild2, // #2 = $jt
/*28600*/     OPC_MoveChild, 2,
/*28602*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*28605*/     OPC_MoveParent,
/*28606*/     OPC_RecordChild3, // #3 = $id
/*28607*/     OPC_MoveChild, 3,
/*28609*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28612*/     OPC_MoveParent,
/*28613*/     OPC_Scope, 14, /*->28629*/ // 2 children in Scope
/*28615*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28617*/       OPC_EmitMergeInputChains1_0,
/*28618*/       OPC_EmitConvertToTarget, 3,
/*28620*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*28629*/     /*Scope*/ 14, /*->28644*/
/*28630*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28632*/       OPC_EmitMergeInputChains1_0,
/*28633*/       OPC_EmitConvertToTarget, 3,
/*28635*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*28644*/     0, /*End of Scope*/
/*28645*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 123|128,14/*1915*/,  TARGET_VAL(ISD::STORE),// ->30565
/*28650*/   OPC_RecordMemRef,
/*28651*/   OPC_RecordNode,   // #0 = 'ist' chained node
/*28652*/   OPC_Scope, 85|128,2/*341*/, /*->28996*/ // 4 children in Scope
/*28655*/     OPC_MoveChild, 1,
/*28657*/     OPC_SwitchOpcode /*2 cases */, 91|128,1/*219*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->28881
/*28662*/       OPC_RecordChild0, // #1 = $Vd
/*28663*/       OPC_Scope, 53, /*->28718*/ // 4 children in Scope
/*28665*/         OPC_CheckChild0Type, MVT::v8i8,
/*28667*/         OPC_RecordChild1, // #2 = $lane
/*28668*/         OPC_MoveChild, 1,
/*28670*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28673*/         OPC_MoveParent,
/*28674*/         OPC_MoveParent,
/*28675*/         OPC_RecordChild2, // #3 = $Rn
/*28676*/         OPC_RecordChild3, // #4 = $Rm
/*28677*/         OPC_CheckChild3Type, MVT::i32,
/*28679*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*28681*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*28683*/         OPC_CheckPredicate, 27, // Predicate_post_truncsti8
/*28685*/         OPC_CheckType, MVT::i32,
/*28687*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*28689*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*28692*/         OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*28695*/         OPC_EmitMergeInputChains1_0,
/*28696*/         OPC_EmitConvertToTarget, 2,
/*28698*/         OPC_EmitInteger, MVT::i32, 14, 
/*28701*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28704*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*28718*/       /*Scope*/ 53, /*->28772*/
/*28719*/         OPC_CheckChild0Type, MVT::v4i16,
/*28721*/         OPC_RecordChild1, // #2 = $lane
/*28722*/         OPC_MoveChild, 1,
/*28724*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28727*/         OPC_MoveParent,
/*28728*/         OPC_MoveParent,
/*28729*/         OPC_RecordChild2, // #3 = $Rn
/*28730*/         OPC_RecordChild3, // #4 = $Rm
/*28731*/         OPC_CheckChild3Type, MVT::i32,
/*28733*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*28735*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*28737*/         OPC_CheckPredicate, 28, // Predicate_post_truncsti16
/*28739*/         OPC_CheckType, MVT::i32,
/*28741*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*28743*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*28746*/         OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*28749*/         OPC_EmitMergeInputChains1_0,
/*28750*/         OPC_EmitConvertToTarget, 2,
/*28752*/         OPC_EmitInteger, MVT::i32, 14, 
/*28755*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28758*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*28772*/       /*Scope*/ 53, /*->28826*/
/*28773*/         OPC_CheckChild0Type, MVT::v16i8,
/*28775*/         OPC_RecordChild1, // #2 = $lane
/*28776*/         OPC_MoveChild, 1,
/*28778*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28781*/         OPC_MoveParent,
/*28782*/         OPC_MoveParent,
/*28783*/         OPC_RecordChild2, // #3 = $addr
/*28784*/         OPC_RecordChild3, // #4 = $offset
/*28785*/         OPC_CheckChild3Type, MVT::i32,
/*28787*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*28789*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*28791*/         OPC_CheckPredicate, 27, // Predicate_post_truncsti8
/*28793*/         OPC_CheckType, MVT::i32,
/*28795*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*28797*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*28800*/         OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*28803*/         OPC_EmitMergeInputChains1_0,
/*28804*/         OPC_EmitConvertToTarget, 2,
/*28806*/         OPC_EmitInteger, MVT::i32, 14, 
/*28809*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28812*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*28826*/       /*Scope*/ 53, /*->28880*/
/*28827*/         OPC_CheckChild0Type, MVT::v8i16,
/*28829*/         OPC_RecordChild1, // #2 = $lane
/*28830*/         OPC_MoveChild, 1,
/*28832*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28835*/         OPC_MoveParent,
/*28836*/         OPC_MoveParent,
/*28837*/         OPC_RecordChild2, // #3 = $addr
/*28838*/         OPC_RecordChild3, // #4 = $offset
/*28839*/         OPC_CheckChild3Type, MVT::i32,
/*28841*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*28843*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*28845*/         OPC_CheckPredicate, 28, // Predicate_post_truncsti16
/*28847*/         OPC_CheckType, MVT::i32,
/*28849*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*28851*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*28854*/         OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*28857*/         OPC_EmitMergeInputChains1_0,
/*28858*/         OPC_EmitConvertToTarget, 2,
/*28860*/         OPC_EmitInteger, MVT::i32, 14, 
/*28863*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28866*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*28880*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 111,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->28995
/*28884*/       OPC_RecordChild0, // #1 = $Vd
/*28885*/       OPC_Scope, 53, /*->28940*/ // 2 children in Scope
/*28887*/         OPC_CheckChild0Type, MVT::v2i32,
/*28889*/         OPC_RecordChild1, // #2 = $lane
/*28890*/         OPC_MoveChild, 1,
/*28892*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28895*/         OPC_MoveParent,
/*28896*/         OPC_CheckType, MVT::i32,
/*28898*/         OPC_MoveParent,
/*28899*/         OPC_RecordChild2, // #3 = $Rn
/*28900*/         OPC_RecordChild3, // #4 = $Rm
/*28901*/         OPC_CheckChild3Type, MVT::i32,
/*28903*/         OPC_CheckPredicate, 29, // Predicate_istore
/*28905*/         OPC_CheckPredicate, 30, // Predicate_post_store
/*28907*/         OPC_CheckType, MVT::i32,
/*28909*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*28911*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*28914*/         OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*28917*/         OPC_EmitMergeInputChains1_0,
/*28918*/         OPC_EmitConvertToTarget, 2,
/*28920*/         OPC_EmitInteger, MVT::i32, 14, 
/*28923*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28926*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNd32_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*28940*/       /*Scope*/ 53, /*->28994*/
/*28941*/         OPC_CheckChild0Type, MVT::v4i32,
/*28943*/         OPC_RecordChild1, // #2 = $lane
/*28944*/         OPC_MoveChild, 1,
/*28946*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28949*/         OPC_MoveParent,
/*28950*/         OPC_CheckType, MVT::i32,
/*28952*/         OPC_MoveParent,
/*28953*/         OPC_RecordChild2, // #3 = $addr
/*28954*/         OPC_RecordChild3, // #4 = $offset
/*28955*/         OPC_CheckChild3Type, MVT::i32,
/*28957*/         OPC_CheckPredicate, 29, // Predicate_istore
/*28959*/         OPC_CheckPredicate, 30, // Predicate_post_store
/*28961*/         OPC_CheckType, MVT::i32,
/*28963*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*28965*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*28968*/         OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*28971*/         OPC_EmitMergeInputChains1_0,
/*28972*/         OPC_EmitConvertToTarget, 2,
/*28974*/         OPC_EmitInteger, MVT::i32, 14, 
/*28977*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28980*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*28994*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*28996*/   /*Scope*/ 93, /*->29090*/
/*28997*/     OPC_RecordChild1, // #1 = $src
/*28998*/     OPC_CheckChild1Type, MVT::i32,
/*29000*/     OPC_RecordChild2, // #2 = $addr
/*29001*/     OPC_CheckChild2Type, MVT::i32,
/*29003*/     OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29005*/     OPC_Scope, 25, /*->29032*/ // 2 children in Scope
/*29007*/       OPC_CheckPredicate, 32, // Predicate_store
/*29009*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29011*/       OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*29014*/       OPC_EmitMergeInputChains1_0,
/*29015*/       OPC_EmitInteger, MVT::i32, 14, 
/*29018*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29021*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*29032*/     /*Scope*/ 56, /*->29089*/
/*29033*/       OPC_CheckPredicate, 33, // Predicate_truncstore
/*29035*/       OPC_Scope, 25, /*->29062*/ // 2 children in Scope
/*29037*/         OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*29039*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29041*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*29044*/         OPC_EmitMergeInputChains1_0,
/*29045*/         OPC_EmitInteger, MVT::i32, 14, 
/*29048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29051*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                  // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*29062*/       /*Scope*/ 25, /*->29088*/
/*29063*/         OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*29065*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29067*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*29070*/         OPC_EmitMergeInputChains1_0,
/*29071*/         OPC_EmitInteger, MVT::i32, 14, 
/*29074*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29077*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                  // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*29088*/       0, /*End of Scope*/
/*29089*/     0, /*End of Scope*/
/*29090*/   /*Scope*/ 126|128,2/*382*/, /*->29474*/
/*29092*/     OPC_MoveChild, 1,
/*29094*/     OPC_SwitchOpcode /*2 cases */, 59|128,1/*187*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->29286
/*29099*/       OPC_RecordChild0, // #1 = $Vd
/*29100*/       OPC_Scope, 45, /*->29147*/ // 4 children in Scope
/*29102*/         OPC_CheckChild0Type, MVT::v8i8,
/*29104*/         OPC_RecordChild1, // #2 = $lane
/*29105*/         OPC_MoveChild, 1,
/*29107*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29110*/         OPC_MoveParent,
/*29111*/         OPC_MoveParent,
/*29112*/         OPC_RecordChild2, // #3 = $Rn
/*29113*/         OPC_CheckChild2Type, MVT::i32,
/*29115*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29117*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*29119*/         OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*29121*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*29123*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*29126*/         OPC_EmitMergeInputChains1_0,
/*29127*/         OPC_EmitConvertToTarget, 2,
/*29129*/         OPC_EmitInteger, MVT::i32, 14, 
/*29132*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29135*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*29147*/       /*Scope*/ 45, /*->29193*/
/*29148*/         OPC_CheckChild0Type, MVT::v4i16,
/*29150*/         OPC_RecordChild1, // #2 = $lane
/*29151*/         OPC_MoveChild, 1,
/*29153*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29156*/         OPC_MoveParent,
/*29157*/         OPC_MoveParent,
/*29158*/         OPC_RecordChild2, // #3 = $Rn
/*29159*/         OPC_CheckChild2Type, MVT::i32,
/*29161*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29163*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*29165*/         OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*29167*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*29169*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*29172*/         OPC_EmitMergeInputChains1_0,
/*29173*/         OPC_EmitConvertToTarget, 2,
/*29175*/         OPC_EmitInteger, MVT::i32, 14, 
/*29178*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29181*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*29193*/       /*Scope*/ 45, /*->29239*/
/*29194*/         OPC_CheckChild0Type, MVT::v16i8,
/*29196*/         OPC_RecordChild1, // #2 = $lane
/*29197*/         OPC_MoveChild, 1,
/*29199*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29202*/         OPC_MoveParent,
/*29203*/         OPC_MoveParent,
/*29204*/         OPC_RecordChild2, // #3 = $addr
/*29205*/         OPC_CheckChild2Type, MVT::i32,
/*29207*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29209*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*29211*/         OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*29213*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*29215*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*29218*/         OPC_EmitMergeInputChains1_0,
/*29219*/         OPC_EmitConvertToTarget, 2,
/*29221*/         OPC_EmitInteger, MVT::i32, 14, 
/*29224*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29227*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*29239*/       /*Scope*/ 45, /*->29285*/
/*29240*/         OPC_CheckChild0Type, MVT::v8i16,
/*29242*/         OPC_RecordChild1, // #2 = $lane
/*29243*/         OPC_MoveChild, 1,
/*29245*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29248*/         OPC_MoveParent,
/*29249*/         OPC_MoveParent,
/*29250*/         OPC_RecordChild2, // #3 = $addr
/*29251*/         OPC_CheckChild2Type, MVT::i32,
/*29253*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29255*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*29257*/         OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*29259*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*29261*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*29264*/         OPC_EmitMergeInputChains1_0,
/*29265*/         OPC_EmitConvertToTarget, 2,
/*29267*/         OPC_EmitInteger, MVT::i32, 14, 
/*29270*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29273*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*29285*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->29473
/*29290*/       OPC_RecordChild0, // #1 = $Vd
/*29291*/       OPC_Scope, 45, /*->29338*/ // 4 children in Scope
/*29293*/         OPC_CheckChild0Type, MVT::v2i32,
/*29295*/         OPC_RecordChild1, // #2 = $lane
/*29296*/         OPC_MoveChild, 1,
/*29298*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29301*/         OPC_MoveParent,
/*29302*/         OPC_CheckType, MVT::i32,
/*29304*/         OPC_MoveParent,
/*29305*/         OPC_RecordChild2, // #3 = $Rn
/*29306*/         OPC_CheckChild2Type, MVT::i32,
/*29308*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29310*/         OPC_CheckPredicate, 32, // Predicate_store
/*29312*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*29314*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*29317*/         OPC_EmitMergeInputChains1_0,
/*29318*/         OPC_EmitConvertToTarget, 2,
/*29320*/         OPC_EmitInteger, MVT::i32, 14, 
/*29323*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29326*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*29338*/       /*Scope*/ 45, /*->29384*/
/*29339*/         OPC_CheckChild0Type, MVT::v4i32,
/*29341*/         OPC_RecordChild1, // #2 = $lane
/*29342*/         OPC_MoveChild, 1,
/*29344*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29347*/         OPC_MoveParent,
/*29348*/         OPC_CheckType, MVT::i32,
/*29350*/         OPC_MoveParent,
/*29351*/         OPC_RecordChild2, // #3 = $addr
/*29352*/         OPC_CheckChild2Type, MVT::i32,
/*29354*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29356*/         OPC_CheckPredicate, 32, // Predicate_store
/*29358*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*29360*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*29363*/         OPC_EmitMergeInputChains1_0,
/*29364*/         OPC_EmitConvertToTarget, 2,
/*29366*/         OPC_EmitInteger, MVT::i32, 14, 
/*29369*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29372*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*29384*/       /*Scope*/ 43, /*->29428*/
/*29385*/         OPC_CheckChild0Type, MVT::v2f32,
/*29387*/         OPC_RecordChild1, // #2 = $lane
/*29388*/         OPC_MoveChild, 1,
/*29390*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29393*/         OPC_MoveParent,
/*29394*/         OPC_CheckType, MVT::f32,
/*29396*/         OPC_MoveParent,
/*29397*/         OPC_RecordChild2, // #3 = $addr
/*29398*/         OPC_CheckChild2Type, MVT::i32,
/*29400*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29402*/         OPC_CheckPredicate, 32, // Predicate_store
/*29404*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*29407*/         OPC_EmitMergeInputChains1_0,
/*29408*/         OPC_EmitConvertToTarget, 2,
/*29410*/         OPC_EmitInteger, MVT::i32, 14, 
/*29413*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29416*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*29428*/       /*Scope*/ 43, /*->29472*/
/*29429*/         OPC_CheckChild0Type, MVT::v4f32,
/*29431*/         OPC_RecordChild1, // #2 = $lane
/*29432*/         OPC_MoveChild, 1,
/*29434*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29437*/         OPC_MoveParent,
/*29438*/         OPC_CheckType, MVT::f32,
/*29440*/         OPC_MoveParent,
/*29441*/         OPC_RecordChild2, // #3 = $addr
/*29442*/         OPC_CheckChild2Type, MVT::i32,
/*29444*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29446*/         OPC_CheckPredicate, 32, // Predicate_store
/*29448*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*29451*/         OPC_EmitMergeInputChains1_0,
/*29452*/         OPC_EmitConvertToTarget, 2,
/*29454*/         OPC_EmitInteger, MVT::i32, 14, 
/*29457*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29460*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*29472*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*29474*/   /*Scope*/ 64|128,8/*1088*/, /*->30564*/
/*29476*/     OPC_RecordChild1, // #1 = $Rt
/*29477*/     OPC_Scope, 78|128,7/*974*/, /*->30454*/ // 4 children in Scope
/*29480*/       OPC_CheckChild1Type, MVT::i32,
/*29482*/       OPC_RecordChild2, // #2 = $shift
/*29483*/       OPC_Scope, 104|128,1/*232*/, /*->29718*/ // 4 children in Scope
/*29486*/         OPC_CheckChild2Type, MVT::i32,
/*29488*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29490*/         OPC_Scope, 26, /*->29518*/ // 6 children in Scope
/*29492*/           OPC_CheckPredicate, 32, // Predicate_store
/*29494*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29496*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*29499*/           OPC_EmitMergeInputChains1_0,
/*29500*/           OPC_EmitInteger, MVT::i32, 14, 
/*29503*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29506*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*29518*/         /*Scope*/ 58, /*->29577*/
/*29519*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*29521*/           OPC_Scope, 26, /*->29549*/ // 2 children in Scope
/*29523*/             OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*29525*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29527*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*29530*/             OPC_EmitMergeInputChains1_0,
/*29531*/             OPC_EmitInteger, MVT::i32, 14, 
/*29534*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29537*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (STRBrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*29549*/           /*Scope*/ 26, /*->29576*/
/*29550*/             OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*29552*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29554*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*29557*/             OPC_EmitMergeInputChains1_0,
/*29558*/             OPC_EmitInteger, MVT::i32, 14, 
/*29561*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29564*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*29576*/           0, /*End of Scope*/
/*29577*/         /*Scope*/ 26, /*->29604*/
/*29578*/           OPC_CheckPredicate, 32, // Predicate_store
/*29580*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29582*/           OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*29585*/           OPC_EmitMergeInputChains1_0,
/*29586*/           OPC_EmitInteger, MVT::i32, 14, 
/*29589*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29592*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*29604*/         /*Scope*/ 58, /*->29663*/
/*29605*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*29607*/           OPC_Scope, 26, /*->29635*/ // 2 children in Scope
/*29609*/             OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*29611*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29613*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*29616*/             OPC_EmitMergeInputChains1_0,
/*29617*/             OPC_EmitInteger, MVT::i32, 14, 
/*29620*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29623*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (t2STRBs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*29635*/           /*Scope*/ 26, /*->29662*/
/*29636*/             OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*29638*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29640*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*29643*/             OPC_EmitMergeInputChains1_0,
/*29644*/             OPC_EmitInteger, MVT::i32, 14, 
/*29647*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29650*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (t2STRHs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*29662*/           0, /*End of Scope*/
/*29663*/         /*Scope*/ 25, /*->29689*/
/*29664*/           OPC_CheckPredicate, 32, // Predicate_store
/*29666*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29668*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*29671*/           OPC_EmitMergeInputChains1_0,
/*29672*/           OPC_EmitInteger, MVT::i32, 14, 
/*29675*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29678*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                    // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*29689*/         /*Scope*/ 27, /*->29717*/
/*29690*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*29692*/           OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*29694*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29696*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*29699*/           OPC_EmitMergeInputChains1_0,
/*29700*/           OPC_EmitInteger, MVT::i32, 14, 
/*29703*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29706*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                    // Dst: (STRBi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*29717*/         0, /*End of Scope*/
/*29718*/       /*Scope*/ 65|128,1/*193*/, /*->29913*/
/*29720*/         OPC_RecordChild3, // #3 = $offset
/*29721*/         OPC_CheckChild3Type, MVT::i32,
/*29723*/         OPC_CheckType, MVT::i32,
/*29725*/         OPC_Scope, 60, /*->29787*/ // 2 children in Scope
/*29727*/           OPC_CheckPredicate, 29, // Predicate_istore
/*29729*/           OPC_Scope, 27, /*->29758*/ // 2 children in Scope
/*29731*/             OPC_CheckPredicate, 36, // Predicate_pre_store
/*29733*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29735*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2Offset:$offset #4 #5
/*29738*/             OPC_EmitMergeInputChains1_0,
/*29739*/             OPC_EmitInteger, MVT::i32, 14, 
/*29742*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29745*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STR_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                      // Dst: (STR_PRE:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)
/*29758*/           /*Scope*/ 27, /*->29786*/
/*29759*/             OPC_CheckPredicate, 30, // Predicate_post_store
/*29761*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29763*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2Offset:$offset #4 #5
/*29766*/             OPC_EmitMergeInputChains1_0,
/*29767*/             OPC_EmitInteger, MVT::i32, 14, 
/*29770*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29773*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 13
                      // Dst: (STR_POST:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)
/*29786*/           0, /*End of Scope*/
/*29787*/         /*Scope*/ 124, /*->29912*/
/*29788*/           OPC_CheckPredicate, 25, // Predicate_itruncstore
/*29790*/           OPC_Scope, 29, /*->29821*/ // 4 children in Scope
/*29792*/             OPC_CheckPredicate, 37, // Predicate_pre_truncst
/*29794*/             OPC_CheckPredicate, 38, // Predicate_pre_truncsti8
/*29796*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29798*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2Offset:$offset #4 #5
/*29801*/             OPC_EmitMergeInputChains1_0,
/*29802*/             OPC_EmitInteger, MVT::i32, 14, 
/*29805*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29808*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                      // Dst: (STRB_PRE:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)
/*29821*/           /*Scope*/ 29, /*->29851*/
/*29822*/             OPC_CheckPredicate, 26, // Predicate_post_truncst
/*29824*/             OPC_CheckPredicate, 27, // Predicate_post_truncsti8
/*29826*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29828*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2Offset:$offset #4 #5
/*29831*/             OPC_EmitMergeInputChains1_0,
/*29832*/             OPC_EmitInteger, MVT::i32, 14, 
/*29835*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29838*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 13
                      // Dst: (STRB_POST:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)
/*29851*/           /*Scope*/ 29, /*->29881*/
/*29852*/             OPC_CheckPredicate, 37, // Predicate_pre_truncst
/*29854*/             OPC_CheckPredicate, 39, // Predicate_pre_truncsti16
/*29856*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29858*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*29861*/             OPC_EmitMergeInputChains1_0,
/*29862*/             OPC_EmitInteger, MVT::i32, 14, 
/*29865*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29868*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                      // Dst: (STRH_PRE:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*29881*/           /*Scope*/ 29, /*->29911*/
/*29882*/             OPC_CheckPredicate, 26, // Predicate_post_truncst
/*29884*/             OPC_CheckPredicate, 28, // Predicate_post_truncsti16
/*29886*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29888*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*29891*/             OPC_EmitMergeInputChains1_0,
/*29892*/             OPC_EmitInteger, MVT::i32, 14, 
/*29895*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29898*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 13
                      // Dst: (STRH_POST:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*29911*/           0, /*End of Scope*/
/*29912*/         0, /*End of Scope*/
/*29913*/       /*Scope*/ 93|128,2/*349*/, /*->30264*/
/*29915*/         OPC_CheckChild2Type, MVT::i32,
/*29917*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29919*/         OPC_Scope, 50, /*->29971*/ // 4 children in Scope
/*29921*/           OPC_CheckPredicate, 32, // Predicate_store
/*29923*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29925*/           OPC_Scope, 21, /*->29948*/ // 2 children in Scope
/*29927*/             OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectThumbAddrModeRI5S4:$addr #3 #4
/*29930*/             OPC_EmitMergeInputChains1_0,
/*29931*/             OPC_EmitInteger, MVT::i32, 14, 
/*29934*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29937*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)
/*29948*/           /*Scope*/ 21, /*->29970*/
/*29949*/             OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*29952*/             OPC_EmitMergeInputChains1_0,
/*29953*/             OPC_EmitInteger, MVT::i32, 14, 
/*29956*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29959*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*29970*/           0, /*End of Scope*/
/*29971*/         /*Scope*/ 106, /*->30078*/
/*29972*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*29974*/           OPC_Scope, 50, /*->30026*/ // 2 children in Scope
/*29976*/             OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*29978*/             OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29980*/             OPC_Scope, 21, /*->30003*/ // 2 children in Scope
/*29982*/               OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectThumbAddrModeRI5S1:$addr #3 #4
/*29985*/               OPC_EmitMergeInputChains1_0,
/*29986*/               OPC_EmitInteger, MVT::i32, 14, 
/*29989*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29992*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)
/*30003*/             /*Scope*/ 21, /*->30025*/
/*30004*/               OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*30007*/               OPC_EmitMergeInputChains1_0,
/*30008*/               OPC_EmitInteger, MVT::i32, 14, 
/*30011*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30014*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*30025*/             0, /*End of Scope*/
/*30026*/           /*Scope*/ 50, /*->30077*/
/*30027*/             OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*30029*/             OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*30031*/             OPC_Scope, 21, /*->30054*/ // 2 children in Scope
/*30033*/               OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectThumbAddrModeRI5S2:$addr #3 #4
/*30036*/               OPC_EmitMergeInputChains1_0,
/*30037*/               OPC_EmitInteger, MVT::i32, 14, 
/*30040*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30043*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)
/*30054*/             /*Scope*/ 21, /*->30076*/
/*30055*/               OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*30058*/               OPC_EmitMergeInputChains1_0,
/*30059*/               OPC_EmitInteger, MVT::i32, 14, 
/*30062*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30065*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*30076*/             0, /*End of Scope*/
/*30077*/           0, /*End of Scope*/
/*30078*/         /*Scope*/ 77, /*->30156*/
/*30079*/           OPC_CheckPredicate, 32, // Predicate_store
/*30081*/           OPC_Scope, 23, /*->30106*/ // 2 children in Scope
/*30083*/             OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*30085*/             OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*30088*/             OPC_EmitMergeInputChains1_0,
/*30089*/             OPC_EmitInteger, MVT::i32, 14, 
/*30092*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30095*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*30106*/           /*Scope*/ 48, /*->30155*/
/*30107*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30109*/             OPC_Scope, 21, /*->30132*/ // 2 children in Scope
/*30111*/               OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*30114*/               OPC_EmitMergeInputChains1_0,
/*30115*/               OPC_EmitInteger, MVT::i32, 14, 
/*30118*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30121*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*30132*/             /*Scope*/ 21, /*->30154*/
/*30133*/               OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*30136*/               OPC_EmitMergeInputChains1_0,
/*30137*/               OPC_EmitInteger, MVT::i32, 14, 
/*30140*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30143*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_imm8:i32:$addr)
/*30154*/             0, /*End of Scope*/
/*30155*/           0, /*End of Scope*/
/*30156*/         /*Scope*/ 106, /*->30263*/
/*30157*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*30159*/           OPC_Scope, 50, /*->30211*/ // 2 children in Scope
/*30161*/             OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*30163*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30165*/             OPC_Scope, 21, /*->30188*/ // 2 children in Scope
/*30167*/               OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*30170*/               OPC_EmitMergeInputChains1_0,
/*30171*/               OPC_EmitInteger, MVT::i32, 14, 
/*30174*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30177*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (t2STRBi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*30188*/             /*Scope*/ 21, /*->30210*/
/*30189*/               OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*30192*/               OPC_EmitMergeInputChains1_0,
/*30193*/               OPC_EmitInteger, MVT::i32, 14, 
/*30196*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30199*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (t2STRBi8 GPR:i32:$Rt, t2addrmode_imm8:i32:$addr)
/*30210*/             0, /*End of Scope*/
/*30211*/           /*Scope*/ 50, /*->30262*/
/*30212*/             OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*30214*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30216*/             OPC_Scope, 21, /*->30239*/ // 2 children in Scope
/*30218*/               OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*30221*/               OPC_EmitMergeInputChains1_0,
/*30222*/               OPC_EmitInteger, MVT::i32, 14, 
/*30225*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30228*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (t2STRHi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*30239*/             /*Scope*/ 21, /*->30261*/
/*30240*/               OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*30243*/               OPC_EmitMergeInputChains1_0,
/*30244*/               OPC_EmitInteger, MVT::i32, 14, 
/*30247*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30250*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (t2STRHi8 GPR:i32:$Rt, t2addrmode_imm8:i32:$addr)
/*30261*/             0, /*End of Scope*/
/*30262*/           0, /*End of Scope*/
/*30263*/         0, /*End of Scope*/
/*30264*/       /*Scope*/ 59|128,1/*187*/, /*->30453*/
/*30266*/         OPC_RecordChild3, // #3 = $addr
/*30267*/         OPC_CheckChild3Type, MVT::i32,
/*30269*/         OPC_CheckType, MVT::i32,
/*30271*/         OPC_Scope, 58, /*->30331*/ // 2 children in Scope
/*30273*/           OPC_CheckPredicate, 29, // Predicate_istore
/*30275*/           OPC_Scope, 26, /*->30303*/ // 2 children in Scope
/*30277*/             OPC_CheckPredicate, 36, // Predicate_pre_store
/*30279*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30281*/             OPC_CheckComplexPat, /*CP*/22, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*30284*/             OPC_EmitMergeInputChains1_0,
/*30285*/             OPC_EmitInteger, MVT::i32, 14, 
/*30288*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30291*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                      // Dst: (t2STR_PRE:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*30303*/           /*Scope*/ 26, /*->30330*/
/*30304*/             OPC_CheckPredicate, 30, // Predicate_post_store
/*30306*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30308*/             OPC_CheckComplexPat, /*CP*/22, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*30311*/             OPC_EmitMergeInputChains1_0,
/*30312*/             OPC_EmitInteger, MVT::i32, 14, 
/*30315*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30318*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 10
                      // Dst: (t2STR_POST:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*30330*/           0, /*End of Scope*/
/*30331*/         /*Scope*/ 120, /*->30452*/
/*30332*/           OPC_CheckPredicate, 25, // Predicate_itruncstore
/*30334*/           OPC_Scope, 28, /*->30364*/ // 4 children in Scope
/*30336*/             OPC_CheckPredicate, 37, // Predicate_pre_truncst
/*30338*/             OPC_CheckPredicate, 39, // Predicate_pre_truncsti16
/*30340*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30342*/             OPC_CheckComplexPat, /*CP*/22, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*30345*/             OPC_EmitMergeInputChains1_0,
/*30346*/             OPC_EmitInteger, MVT::i32, 14, 
/*30349*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30352*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                      // Dst: (t2STRH_PRE:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*30364*/           /*Scope*/ 28, /*->30393*/
/*30365*/             OPC_CheckPredicate, 26, // Predicate_post_truncst
/*30367*/             OPC_CheckPredicate, 28, // Predicate_post_truncsti16
/*30369*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30371*/             OPC_CheckComplexPat, /*CP*/22, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*30374*/             OPC_EmitMergeInputChains1_0,
/*30375*/             OPC_EmitInteger, MVT::i32, 14, 
/*30378*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30381*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 10
                      // Dst: (t2STRH_POST:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*30393*/           /*Scope*/ 28, /*->30422*/
/*30394*/             OPC_CheckPredicate, 37, // Predicate_pre_truncst
/*30396*/             OPC_CheckPredicate, 38, // Predicate_pre_truncsti8
/*30398*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30400*/             OPC_CheckComplexPat, /*CP*/22, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*30403*/             OPC_EmitMergeInputChains1_0,
/*30404*/             OPC_EmitInteger, MVT::i32, 14, 
/*30407*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30410*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                      // Dst: (t2STRB_PRE:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*30422*/           /*Scope*/ 28, /*->30451*/
/*30423*/             OPC_CheckPredicate, 26, // Predicate_post_truncst
/*30425*/             OPC_CheckPredicate, 27, // Predicate_post_truncsti8
/*30427*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30429*/             OPC_CheckComplexPat, /*CP*/22, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*30432*/             OPC_EmitMergeInputChains1_0,
/*30433*/             OPC_EmitInteger, MVT::i32, 14, 
/*30436*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30439*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 10
                      // Dst: (t2STRB_POST:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*30451*/           0, /*End of Scope*/
/*30452*/         0, /*End of Scope*/
/*30453*/       0, /*End of Scope*/
/*30454*/     /*Scope*/ 32, /*->30487*/
/*30455*/       OPC_CheckChild1Type, MVT::f64,
/*30457*/       OPC_RecordChild2, // #2 = $addr
/*30458*/       OPC_CheckChild2Type, MVT::i32,
/*30460*/       OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*30462*/       OPC_CheckPredicate, 32, // Predicate_store
/*30464*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*30466*/       OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*30469*/       OPC_EmitMergeInputChains1_0,
/*30470*/       OPC_EmitInteger, MVT::i32, 14, 
/*30473*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30476*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*30487*/     /*Scope*/ 32, /*->30520*/
/*30488*/       OPC_CheckChild1Type, MVT::f32,
/*30490*/       OPC_RecordChild2, // #2 = $addr
/*30491*/       OPC_CheckChild2Type, MVT::i32,
/*30493*/       OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*30495*/       OPC_CheckPredicate, 32, // Predicate_store
/*30497*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*30499*/       OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*30502*/       OPC_EmitMergeInputChains1_0,
/*30503*/       OPC_EmitInteger, MVT::i32, 14, 
/*30506*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30509*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*30520*/     /*Scope*/ 42, /*->30563*/
/*30521*/       OPC_CheckChild1Type, MVT::v2f64,
/*30523*/       OPC_RecordChild2, // #2 = $Rn
/*30524*/       OPC_CheckChild2Type, MVT::i32,
/*30526*/       OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*30528*/       OPC_CheckPredicate, 32, // Predicate_store
/*30530*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*30532*/       OPC_EmitMergeInputChains1_0,
/*30533*/       OPC_EmitInteger, MVT::i32, 14, 
/*30536*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30539*/       OPC_Scope, 10, /*->30551*/ // 2 children in Scope
/*30541*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (st QPR:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                  // Dst: (VSTMQIA QPR:v2f64:$src, GPR:i32:$Rn)
/*30551*/       /*Scope*/ 10, /*->30562*/
/*30552*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTMQDB), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (st QPR:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                  // Dst: (VSTMQDB QPR:v2f64:$src, GPR:i32:$Rn)
/*30562*/       0, /*End of Scope*/
/*30563*/     0, /*End of Scope*/
/*30564*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 27|128,11/*1435*/,  TARGET_VAL(ARMISD::CMPZ),// ->32004
/*30569*/   OPC_Scope, 6|128,1/*134*/, /*->30706*/ // 14 children in Scope
/*30572*/     OPC_MoveChild, 0,
/*30574*/     OPC_SwitchOpcode /*2 cases */, 62,  TARGET_VAL(ISD::AND),// ->30640
/*30578*/       OPC_RecordChild0, // #0 = $Rn
/*30579*/       OPC_RecordChild1, // #1 = $shift
/*30580*/       OPC_CheckPredicate, 40, // Predicate_and_su
/*30582*/       OPC_CheckType, MVT::i32,
/*30584*/       OPC_MoveParent,
/*30585*/       OPC_MoveChild, 1,
/*30587*/       OPC_CheckInteger, 0, 
/*30589*/       OPC_MoveParent,
/*30590*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*30592*/       OPC_Scope, 22, /*->30616*/ // 2 children in Scope
/*30594*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*30597*/         OPC_EmitInteger, MVT::i32, 14, 
/*30600*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30603*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*30616*/       /*Scope*/ 22, /*->30639*/
/*30617*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*30620*/         OPC_EmitInteger, MVT::i32, 14, 
/*30623*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30626*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 so_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*30639*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::XOR),// ->30705
/*30643*/       OPC_RecordChild0, // #0 = $Rn
/*30644*/       OPC_RecordChild1, // #1 = $shift
/*30645*/       OPC_CheckPredicate, 41, // Predicate_xor_su
/*30647*/       OPC_CheckType, MVT::i32,
/*30649*/       OPC_MoveParent,
/*30650*/       OPC_MoveChild, 1,
/*30652*/       OPC_CheckInteger, 0, 
/*30654*/       OPC_MoveParent,
/*30655*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*30657*/       OPC_Scope, 22, /*->30681*/ // 2 children in Scope
/*30659*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*30662*/         OPC_EmitInteger, MVT::i32, 14, 
/*30665*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30668*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*30681*/       /*Scope*/ 22, /*->30704*/
/*30682*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*30685*/         OPC_EmitInteger, MVT::i32, 14, 
/*30688*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30691*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 so_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*30704*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*30706*/   /*Scope*/ 39, /*->30746*/
/*30707*/     OPC_RecordChild0, // #0 = $Rn
/*30708*/     OPC_CheckChild0Type, MVT::i32,
/*30710*/     OPC_MoveChild, 1,
/*30712*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*30715*/     OPC_MoveChild, 0,
/*30717*/     OPC_CheckInteger, 0, 
/*30719*/     OPC_MoveParent,
/*30720*/     OPC_RecordChild1, // #1 = $shift
/*30721*/     OPC_MoveParent,
/*30722*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*30724*/     OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*30727*/     OPC_EmitInteger, MVT::i32, 14, 
/*30730*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30733*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg:i32:$shift)) - Complexity = 23
              // Dst: (CMNzrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*30746*/   /*Scope*/ 39|128,1/*167*/, /*->30915*/
/*30748*/     OPC_MoveChild, 0,
/*30750*/     OPC_SwitchOpcode /*3 cases */, 34,  TARGET_VAL(ISD::SUB),// ->30788
/*30754*/       OPC_MoveChild, 0,
/*30756*/       OPC_CheckInteger, 0, 
/*30758*/       OPC_MoveParent,
/*30759*/       OPC_RecordChild1, // #0 = $shift
/*30760*/       OPC_CheckType, MVT::i32,
/*30762*/       OPC_MoveParent,
/*30763*/       OPC_RecordChild1, // #1 = $Rn
/*30764*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*30766*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*30769*/       OPC_EmitInteger, MVT::i32, 14, 
/*30772*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30775*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ (sub:i32 0:i32, so_reg:i32:$shift), GPR:i32:$Rn) - Complexity = 23
                // Dst: (CMNzrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
              /*SwitchOpcode*/ 60,  TARGET_VAL(ISD::AND),// ->30851
/*30791*/       OPC_RecordChild0, // #0 = $Rn
/*30792*/       OPC_RecordChild1, // #1 = $ShiftedRm
/*30793*/       OPC_CheckPredicate, 40, // Predicate_and_su
/*30795*/       OPC_CheckType, MVT::i32,
/*30797*/       OPC_MoveParent,
/*30798*/       OPC_MoveChild, 1,
/*30800*/       OPC_CheckInteger, 0, 
/*30802*/       OPC_MoveParent,
/*30803*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30805*/       OPC_Scope, 21, /*->30828*/ // 2 children in Scope
/*30807*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*30810*/         OPC_EmitInteger, MVT::i32, 14, 
/*30813*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30816*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*30828*/       /*Scope*/ 21, /*->30850*/
/*30829*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*30832*/         OPC_EmitInteger, MVT::i32, 14, 
/*30835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30838*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*30850*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 60,  TARGET_VAL(ISD::XOR),// ->30914
/*30854*/       OPC_RecordChild0, // #0 = $Rn
/*30855*/       OPC_RecordChild1, // #1 = $ShiftedRm
/*30856*/       OPC_CheckPredicate, 41, // Predicate_xor_su
/*30858*/       OPC_CheckType, MVT::i32,
/*30860*/       OPC_MoveParent,
/*30861*/       OPC_MoveChild, 1,
/*30863*/       OPC_CheckInteger, 0, 
/*30865*/       OPC_MoveParent,
/*30866*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30868*/       OPC_Scope, 21, /*->30891*/ // 2 children in Scope
/*30870*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*30873*/         OPC_EmitInteger, MVT::i32, 14, 
/*30876*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30879*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*30891*/       /*Scope*/ 21, /*->30913*/
/*30892*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*30895*/         OPC_EmitInteger, MVT::i32, 14, 
/*30898*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30901*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*30913*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*30915*/   /*Scope*/ 38, /*->30954*/
/*30916*/     OPC_RecordChild0, // #0 = $Rn
/*30917*/     OPC_CheckChild0Type, MVT::i32,
/*30919*/     OPC_MoveChild, 1,
/*30921*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*30924*/     OPC_MoveChild, 0,
/*30926*/     OPC_CheckInteger, 0, 
/*30928*/     OPC_MoveParent,
/*30929*/     OPC_RecordChild1, // #1 = $ShiftedRm
/*30930*/     OPC_MoveParent,
/*30931*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30933*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*30936*/     OPC_EmitInteger, MVT::i32, 14, 
/*30939*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30942*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
              // Dst: (t2CMNzrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*30954*/   /*Scope*/ 76|128,1/*204*/, /*->31160*/
/*30956*/     OPC_MoveChild, 0,
/*30958*/     OPC_SwitchOpcode /*3 cases */, 33,  TARGET_VAL(ISD::SUB),// ->30995
/*30962*/       OPC_MoveChild, 0,
/*30964*/       OPC_CheckInteger, 0, 
/*30966*/       OPC_MoveParent,
/*30967*/       OPC_RecordChild1, // #0 = $ShiftedRm
/*30968*/       OPC_CheckType, MVT::i32,
/*30970*/       OPC_MoveParent,
/*30971*/       OPC_RecordChild1, // #1 = $Rn
/*30972*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30974*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*30977*/       OPC_EmitInteger, MVT::i32, 14, 
/*30980*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30983*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPR:i32:$Rn) - Complexity = 20
                // Dst: (t2CMNzrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
              /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::AND),// ->31077
/*30998*/       OPC_RecordChild0, // #0 = $Rn
/*30999*/       OPC_RecordChild1, // #1 = $imm
/*31000*/       OPC_MoveChild, 1,
/*31002*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31005*/       OPC_Scope, 34, /*->31041*/ // 2 children in Scope
/*31007*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*31009*/         OPC_MoveParent,
/*31010*/         OPC_CheckPredicate, 40, // Predicate_and_su
/*31012*/         OPC_CheckType, MVT::i32,
/*31014*/         OPC_MoveParent,
/*31015*/         OPC_MoveChild, 1,
/*31017*/         OPC_CheckInteger, 0, 
/*31019*/         OPC_MoveParent,
/*31020*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31022*/         OPC_EmitConvertToTarget, 1,
/*31024*/         OPC_EmitInteger, MVT::i32, 14, 
/*31027*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31030*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31041*/       /*Scope*/ 34, /*->31076*/
/*31042*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*31044*/         OPC_MoveParent,
/*31045*/         OPC_CheckPredicate, 40, // Predicate_and_su
/*31047*/         OPC_CheckType, MVT::i32,
/*31049*/         OPC_MoveParent,
/*31050*/         OPC_MoveChild, 1,
/*31052*/         OPC_CheckInteger, 0, 
/*31054*/         OPC_MoveParent,
/*31055*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31057*/         OPC_EmitConvertToTarget, 1,
/*31059*/         OPC_EmitInteger, MVT::i32, 14, 
/*31062*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31065*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31076*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::XOR),// ->31159
/*31080*/       OPC_RecordChild0, // #0 = $Rn
/*31081*/       OPC_RecordChild1, // #1 = $imm
/*31082*/       OPC_MoveChild, 1,
/*31084*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31087*/       OPC_Scope, 34, /*->31123*/ // 2 children in Scope
/*31089*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*31091*/         OPC_MoveParent,
/*31092*/         OPC_CheckPredicate, 41, // Predicate_xor_su
/*31094*/         OPC_CheckType, MVT::i32,
/*31096*/         OPC_MoveParent,
/*31097*/         OPC_MoveChild, 1,
/*31099*/         OPC_CheckInteger, 0, 
/*31101*/         OPC_MoveParent,
/*31102*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31104*/         OPC_EmitConvertToTarget, 1,
/*31106*/         OPC_EmitInteger, MVT::i32, 14, 
/*31109*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31112*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31123*/       /*Scope*/ 34, /*->31158*/
/*31124*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*31126*/         OPC_MoveParent,
/*31127*/         OPC_CheckPredicate, 41, // Predicate_xor_su
/*31129*/         OPC_CheckType, MVT::i32,
/*31131*/         OPC_MoveParent,
/*31132*/         OPC_MoveChild, 1,
/*31134*/         OPC_CheckInteger, 0, 
/*31136*/         OPC_MoveParent,
/*31137*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31139*/         OPC_EmitConvertToTarget, 1,
/*31141*/         OPC_EmitInteger, MVT::i32, 14, 
/*31144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31147*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31158*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*31160*/   /*Scope*/ 102, /*->31263*/
/*31161*/     OPC_RecordChild0, // #0 = $src
/*31162*/     OPC_CheckChild0Type, MVT::i32,
/*31164*/     OPC_Scope, 25, /*->31191*/ // 2 children in Scope
/*31166*/       OPC_RecordChild1, // #1 = $rhs
/*31167*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31169*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$rhs #2 #3 #4
/*31172*/       OPC_EmitInteger, MVT::i32, 14, 
/*31175*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31178*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPR:i32:$src, so_reg:i32:$rhs) - Complexity = 15
                // Dst: (CMPrs:i32 GPR:i32:$src, so_reg:i32:$rhs)
/*31191*/     /*Scope*/ 70, /*->31262*/
/*31192*/       OPC_MoveChild, 1,
/*31194*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*31197*/       OPC_MoveChild, 0,
/*31199*/       OPC_CheckInteger, 0, 
/*31201*/       OPC_MoveParent,
/*31202*/       OPC_RecordChild1, // #1 = $imm
/*31203*/       OPC_MoveChild, 1,
/*31205*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31208*/       OPC_Scope, 25, /*->31235*/ // 2 children in Scope
/*31210*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*31212*/         OPC_MoveParent,
/*31213*/         OPC_MoveParent,
/*31214*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31216*/         OPC_EmitConvertToTarget, 1,
/*31218*/         OPC_EmitInteger, MVT::i32, 14, 
/*31221*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31224*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (CMNzri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31235*/       /*Scope*/ 25, /*->31261*/
/*31236*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*31238*/         OPC_MoveParent,
/*31239*/         OPC_MoveParent,
/*31240*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31242*/         OPC_EmitConvertToTarget, 1,
/*31244*/         OPC_EmitInteger, MVT::i32, 14, 
/*31247*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31250*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (t2CMNzri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31261*/       0, /*End of Scope*/
/*31262*/     0, /*End of Scope*/
/*31263*/   /*Scope*/ 76, /*->31340*/
/*31264*/     OPC_MoveChild, 0,
/*31266*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*31269*/     OPC_MoveChild, 0,
/*31271*/     OPC_CheckInteger, 0, 
/*31273*/     OPC_MoveParent,
/*31274*/     OPC_RecordChild1, // #0 = $imm
/*31275*/     OPC_MoveChild, 1,
/*31277*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31280*/     OPC_Scope, 28, /*->31310*/ // 2 children in Scope
/*31282*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*31284*/       OPC_MoveParent,
/*31285*/       OPC_CheckType, MVT::i32,
/*31287*/       OPC_MoveParent,
/*31288*/       OPC_RecordChild1, // #1 = $Rn
/*31289*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31291*/       OPC_EmitConvertToTarget, 0,
/*31293*/       OPC_EmitInteger, MVT::i32, 14, 
/*31296*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31299*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcmpZ (sub:i32 0:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                // Dst: (CMNzri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31310*/     /*Scope*/ 28, /*->31339*/
/*31311*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*31313*/       OPC_MoveParent,
/*31314*/       OPC_CheckType, MVT::i32,
/*31316*/       OPC_MoveParent,
/*31317*/       OPC_RecordChild1, // #1 = $Rn
/*31318*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31320*/       OPC_EmitConvertToTarget, 0,
/*31322*/       OPC_EmitInteger, MVT::i32, 14, 
/*31325*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31328*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcmpZ (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                // Dst: (t2CMNzri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31339*/     0, /*End of Scope*/
/*31340*/   /*Scope*/ 28, /*->31369*/
/*31341*/     OPC_RecordChild0, // #0 = $rhs
/*31342*/     OPC_CheckChild0Type, MVT::i32,
/*31344*/     OPC_RecordChild1, // #1 = $src
/*31345*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31347*/     OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$rhs #2 #3 #4
/*31350*/     OPC_EmitInteger, MVT::i32, 14, 
/*31353*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31356*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (ARMcmpZ so_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
              // Dst: (CMPrs:i32 GPR:i32:$src, so_reg:i32:$rhs)
/*31369*/   /*Scope*/ 95, /*->31465*/
/*31370*/     OPC_MoveChild, 0,
/*31372*/     OPC_SwitchOpcode /*2 cases */, 54,  TARGET_VAL(ISD::AND),// ->31430
/*31376*/       OPC_RecordChild0, // #0 = $Rn
/*31377*/       OPC_RecordChild1, // #1 = $Rm
/*31378*/       OPC_CheckPredicate, 40, // Predicate_and_su
/*31380*/       OPC_CheckType, MVT::i32,
/*31382*/       OPC_MoveParent,
/*31383*/       OPC_MoveChild, 1,
/*31385*/       OPC_CheckInteger, 0, 
/*31387*/       OPC_MoveParent,
/*31388*/       OPC_Scope, 19, /*->31409*/ // 2 children in Scope
/*31390*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31392*/         OPC_EmitInteger, MVT::i32, 14, 
/*31395*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31398*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*31409*/       /*Scope*/ 19, /*->31429*/
/*31410*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31412*/         OPC_EmitInteger, MVT::i32, 14, 
/*31415*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31418*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*31429*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 31,  TARGET_VAL(ISD::XOR),// ->31464
/*31433*/       OPC_RecordChild0, // #0 = $Rn
/*31434*/       OPC_RecordChild1, // #1 = $Rm
/*31435*/       OPC_CheckPredicate, 41, // Predicate_xor_su
/*31437*/       OPC_CheckType, MVT::i32,
/*31439*/       OPC_MoveParent,
/*31440*/       OPC_MoveChild, 1,
/*31442*/       OPC_CheckInteger, 0, 
/*31444*/       OPC_MoveParent,
/*31445*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31447*/       OPC_EmitInteger, MVT::i32, 14, 
/*31450*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31453*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
              0, // EndSwitchOpcode
/*31465*/   /*Scope*/ 27, /*->31493*/
/*31466*/     OPC_RecordChild0, // #0 = $lhs
/*31467*/     OPC_CheckChild0Type, MVT::i32,
/*31469*/     OPC_RecordChild1, // #1 = $rhs
/*31470*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31472*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*31475*/     OPC_EmitInteger, MVT::i32, 14, 
/*31478*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31481*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmpZ GPR:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*31493*/   /*Scope*/ 102, /*->31596*/
/*31494*/     OPC_MoveChild, 0,
/*31496*/     OPC_SwitchOpcode /*2 cases */, 46,  TARGET_VAL(ISD::AND),// ->31546
/*31500*/       OPC_RecordChild0, // #0 = $lhs
/*31501*/       OPC_RecordChild1, // #1 = $rhs
/*31502*/       OPC_CheckPredicate, 40, // Predicate_and_su
/*31504*/       OPC_CheckType, MVT::i32,
/*31506*/       OPC_MoveParent,
/*31507*/       OPC_MoveChild, 1,
/*31509*/       OPC_CheckInteger, 0, 
/*31511*/       OPC_MoveParent,
/*31512*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31514*/       OPC_EmitInteger, MVT::i32, 14, 
/*31517*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31520*/       OPC_Scope, 11, /*->31533*/ // 2 children in Scope
/*31522*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$lhs, rGPR:i32:$rhs)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31533*/       /*Scope*/ 11, /*->31545*/
/*31534*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 rGPR:i32:$rhs, GPR:i32:$lhs)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31545*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::XOR),// ->31595
/*31549*/       OPC_RecordChild0, // #0 = $lhs
/*31550*/       OPC_RecordChild1, // #1 = $rhs
/*31551*/       OPC_CheckPredicate, 41, // Predicate_xor_su
/*31553*/       OPC_CheckType, MVT::i32,
/*31555*/       OPC_MoveParent,
/*31556*/       OPC_MoveChild, 1,
/*31558*/       OPC_CheckInteger, 0, 
/*31560*/       OPC_MoveParent,
/*31561*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31563*/       OPC_EmitInteger, MVT::i32, 14, 
/*31566*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31569*/       OPC_Scope, 11, /*->31582*/ // 2 children in Scope
/*31571*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$lhs, rGPR:i32:$rhs)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31582*/       /*Scope*/ 11, /*->31594*/
/*31583*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 rGPR:i32:$rhs, GPR:i32:$lhs)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31594*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*31596*/   /*Scope*/ 105, /*->31702*/
/*31597*/     OPC_RecordChild0, // #0 = $rhs
/*31598*/     OPC_CheckChild0Type, MVT::i32,
/*31600*/     OPC_Scope, 24, /*->31626*/ // 2 children in Scope
/*31602*/       OPC_RecordChild1, // #1 = $lhs
/*31603*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31605*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*31608*/       OPC_EmitInteger, MVT::i32, 14, 
/*31611*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31614*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPR:i32:$lhs) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*31626*/     /*Scope*/ 74, /*->31701*/
/*31627*/       OPC_MoveChild, 1,
/*31629*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*31632*/       OPC_MoveChild, 0,
/*31634*/       OPC_CheckInteger, 0, 
/*31636*/       OPC_MoveParent,
/*31637*/       OPC_RecordChild1, // #1 = $Rm
/*31638*/       OPC_MoveParent,
/*31639*/       OPC_Scope, 19, /*->31660*/ // 3 children in Scope
/*31641*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31643*/         OPC_EmitInteger, MVT::i32, 14, 
/*31646*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31649*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*31660*/       /*Scope*/ 19, /*->31680*/
/*31661*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31663*/         OPC_EmitInteger, MVT::i32, 14, 
/*31666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31669*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*31680*/       /*Scope*/ 19, /*->31700*/
/*31681*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31683*/         OPC_EmitInteger, MVT::i32, 14, 
/*31686*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31689*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$lhs, (sub:i32 0:i32, rGPR:i32:$rhs)) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31700*/       0, /*End of Scope*/
/*31701*/     0, /*End of Scope*/
/*31702*/   /*Scope*/ 77, /*->31780*/
/*31703*/     OPC_MoveChild, 0,
/*31705*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*31708*/     OPC_MoveChild, 0,
/*31710*/     OPC_CheckInteger, 0, 
/*31712*/     OPC_MoveParent,
/*31713*/     OPC_RecordChild1, // #0 = $Rm
/*31714*/     OPC_CheckType, MVT::i32,
/*31716*/     OPC_MoveParent,
/*31717*/     OPC_RecordChild1, // #1 = $Rn
/*31718*/     OPC_Scope, 19, /*->31739*/ // 3 children in Scope
/*31720*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31722*/       OPC_EmitInteger, MVT::i32, 14, 
/*31725*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31728*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*31739*/     /*Scope*/ 19, /*->31759*/
/*31740*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31742*/       OPC_EmitInteger, MVT::i32, 14, 
/*31745*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31748*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*31759*/     /*Scope*/ 19, /*->31779*/
/*31760*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31762*/       OPC_EmitInteger, MVT::i32, 14, 
/*31765*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31768*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$rhs), GPR:i32:$lhs) - Complexity = 11
                // Dst: (t2CMNzrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31779*/     0, /*End of Scope*/
/*31780*/   /*Scope*/ 93|128,1/*221*/, /*->32003*/
/*31782*/     OPC_RecordChild0, // #0 = $src
/*31783*/     OPC_CheckChild0Type, MVT::i32,
/*31785*/     OPC_RecordChild1, // #1 = $imm
/*31786*/     OPC_Scope, 10|128,1/*138*/, /*->31927*/ // 4 children in Scope
/*31789*/       OPC_MoveChild, 1,
/*31791*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31794*/       OPC_Scope, 24, /*->31820*/ // 5 children in Scope
/*31796*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*31798*/         OPC_MoveParent,
/*31799*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31801*/         OPC_EmitConvertToTarget, 1,
/*31803*/         OPC_EmitInteger, MVT::i32, 14, 
/*31806*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31809*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm)
/*31820*/       /*Scope*/ 27, /*->31848*/
/*31821*/         OPC_CheckPredicate, 12, // Predicate_so_imm_neg
/*31823*/         OPC_MoveParent,
/*31824*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31826*/         OPC_EmitConvertToTarget, 1,
/*31828*/         OPC_EmitNodeXForm, 9, 2, // so_imm_neg_XFORM
/*31831*/         OPC_EmitInteger, MVT::i32, 14, 
/*31834*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31837*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNzri:i32 GPR:i32:$src, (so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*31848*/       /*Scope*/ 24, /*->31873*/
/*31849*/         OPC_CheckPredicate, 42, // Predicate_imm0_255
/*31851*/         OPC_MoveParent,
/*31852*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31854*/         OPC_EmitConvertToTarget, 1,
/*31856*/         OPC_EmitInteger, MVT::i32, 14, 
/*31859*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31862*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*31873*/       /*Scope*/ 24, /*->31898*/
/*31874*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*31876*/         OPC_MoveParent,
/*31877*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31879*/         OPC_EmitConvertToTarget, 1,
/*31881*/         OPC_EmitInteger, MVT::i32, 14, 
/*31884*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31887*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPR:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*31898*/       /*Scope*/ 27, /*->31926*/
/*31899*/         OPC_CheckPredicate, 18, // Predicate_t2_so_imm_neg
/*31901*/         OPC_MoveParent,
/*31902*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31904*/         OPC_EmitConvertToTarget, 1,
/*31906*/         OPC_EmitNodeXForm, 10, 2, // t2_so_imm_neg_XFORM
/*31909*/         OPC_EmitInteger, MVT::i32, 14, 
/*31912*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31915*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNzri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*31926*/       0, /*End of Scope*/
/*31927*/     /*Scope*/ 19, /*->31947*/
/*31928*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31930*/       OPC_EmitInteger, MVT::i32, 14, 
/*31933*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31936*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*31947*/     /*Scope*/ 19, /*->31967*/
/*31948*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31950*/       OPC_EmitInteger, MVT::i32, 14, 
/*31953*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31956*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*31967*/     /*Scope*/ 34, /*->32002*/
/*31968*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31970*/       OPC_EmitInteger, MVT::i32, 14, 
/*31973*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31976*/       OPC_Scope, 11, /*->31989*/ // 2 children in Scope
/*31978*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31989*/       /*Scope*/ 11, /*->32001*/
/*31990*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ rGPR:i32:$rhs, GPR:i32:$lhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*32001*/       0, /*End of Scope*/
/*32002*/     0, /*End of Scope*/
/*32003*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 120|128,20/*2680*/,  TARGET_VAL(ISD::LOAD),// ->34688
/*32008*/   OPC_RecordMemRef,
/*32009*/   OPC_RecordNode,   // #0 = 'ld' chained node
/*32010*/   OPC_Scope, 74|128,1/*202*/, /*->32215*/ // 5 children in Scope
/*32013*/     OPC_RecordChild1, // #1 = $addr
/*32014*/     OPC_CheckChild1Type, MVT::i32,
/*32016*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*32018*/     OPC_CheckType, MVT::i32,
/*32020*/     OPC_Scope, 25, /*->32047*/ // 3 children in Scope
/*32022*/       OPC_CheckPredicate, 24, // Predicate_load
/*32024*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32026*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*32029*/       OPC_EmitMergeInputChains1_0,
/*32030*/       OPC_EmitInteger, MVT::i32, 14, 
/*32033*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32036*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*32047*/     /*Scope*/ 56, /*->32104*/
/*32048*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*32050*/       OPC_Scope, 25, /*->32077*/ // 2 children in Scope
/*32052*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*32054*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32056*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*32059*/         OPC_EmitMergeInputChains1_0,
/*32060*/         OPC_EmitInteger, MVT::i32, 14, 
/*32063*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32066*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*32077*/       /*Scope*/ 25, /*->32103*/
/*32078*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*32080*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32082*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*32085*/         OPC_EmitMergeInputChains1_0,
/*32086*/         OPC_EmitInteger, MVT::i32, 14, 
/*32089*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32092*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                  // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*32103*/       0, /*End of Scope*/
/*32104*/     /*Scope*/ 109, /*->32214*/
/*32105*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*32107*/       OPC_Scope, 25, /*->32134*/ // 3 children in Scope
/*32109*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*32111*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32113*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*32116*/         OPC_EmitMergeInputChains1_0,
/*32117*/         OPC_EmitInteger, MVT::i32, 14, 
/*32120*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32123*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*32134*/       /*Scope*/ 52, /*->32187*/
/*32135*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*32137*/         OPC_Scope, 23, /*->32162*/ // 2 children in Scope
/*32139*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32141*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*32144*/           OPC_EmitMergeInputChains1_0,
/*32145*/           OPC_EmitInteger, MVT::i32, 14, 
/*32148*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32151*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*32162*/         /*Scope*/ 23, /*->32186*/
/*32163*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32165*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*32168*/           OPC_EmitMergeInputChains1_0,
/*32169*/           OPC_EmitInteger, MVT::i32, 14, 
/*32172*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32175*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*32186*/         0, /*End of Scope*/
/*32187*/       /*Scope*/ 25, /*->32213*/
/*32188*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*32190*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32192*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*32195*/         OPC_EmitMergeInputChains1_0,
/*32196*/         OPC_EmitInteger, MVT::i32, 14, 
/*32199*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32202*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*32213*/       0, /*End of Scope*/
/*32214*/     0, /*End of Scope*/
/*32215*/   /*Scope*/ 30, /*->32246*/
/*32216*/     OPC_MoveChild, 1,
/*32218*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::WrapperPIC),
/*32221*/     OPC_RecordChild0, // #1 = $addr
/*32222*/     OPC_MoveChild, 0,
/*32224*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*32227*/     OPC_MoveParent,
/*32228*/     OPC_MoveParent,
/*32229*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*32231*/     OPC_CheckPredicate, 24, // Predicate_load
/*32233*/     OPC_CheckType, MVT::i32,
/*32235*/     OPC_CheckPatternPredicate, 15, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*32237*/     OPC_EmitMergeInputChains1_0,
/*32238*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
              // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*32246*/   /*Scope*/ 37|128,16/*2085*/, /*->34333*/
/*32248*/     OPC_RecordChild1, // #1 = $shift
/*32249*/     OPC_CheckChild1Type, MVT::i32,
/*32251*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*32253*/     OPC_CheckType, MVT::i32,
/*32255*/     OPC_Scope, 26, /*->32283*/ // 24 children in Scope
/*32257*/       OPC_CheckPredicate, 24, // Predicate_load
/*32259*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32261*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*32264*/       OPC_EmitMergeInputChains1_0,
/*32265*/       OPC_EmitInteger, MVT::i32, 14, 
/*32268*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32271*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*32283*/     /*Scope*/ 58, /*->32342*/
/*32284*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*32286*/       OPC_Scope, 26, /*->32314*/ // 2 children in Scope
/*32288*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*32290*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32292*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*32295*/         OPC_EmitMergeInputChains1_0,
/*32296*/         OPC_EmitInteger, MVT::i32, 14, 
/*32299*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32302*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*32314*/       /*Scope*/ 26, /*->32341*/
/*32315*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*32317*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32319*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*32322*/         OPC_EmitMergeInputChains1_0,
/*32323*/         OPC_EmitInteger, MVT::i32, 14, 
/*32326*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32329*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*32341*/       0, /*End of Scope*/
/*32342*/     /*Scope*/ 58, /*->32401*/
/*32343*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*32345*/       OPC_Scope, 26, /*->32373*/ // 2 children in Scope
/*32347*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*32349*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32351*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*32354*/         OPC_EmitMergeInputChains1_0,
/*32355*/         OPC_EmitInteger, MVT::i32, 14, 
/*32358*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32361*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*32373*/       /*Scope*/ 26, /*->32400*/
/*32374*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*32376*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32378*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*32381*/         OPC_EmitMergeInputChains1_0,
/*32382*/         OPC_EmitInteger, MVT::i32, 14, 
/*32385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32388*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*32400*/       0, /*End of Scope*/
/*32401*/     /*Scope*/ 28, /*->32430*/
/*32402*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*32404*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*32406*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32408*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*32411*/       OPC_EmitMergeInputChains1_0,
/*32412*/       OPC_EmitInteger, MVT::i32, 14, 
/*32415*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32418*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*32430*/     /*Scope*/ 85, /*->32516*/
/*32431*/       OPC_CheckPredicate, 50, // Predicate_extload
/*32433*/       OPC_Scope, 26, /*->32461*/ // 3 children in Scope
/*32435*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*32437*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32439*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*32442*/         OPC_EmitMergeInputChains1_0,
/*32443*/         OPC_EmitInteger, MVT::i32, 14, 
/*32446*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32449*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*32461*/       /*Scope*/ 26, /*->32488*/
/*32462*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*32464*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32466*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*32469*/         OPC_EmitMergeInputChains1_0,
/*32470*/         OPC_EmitInteger, MVT::i32, 14, 
/*32473*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32476*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*32488*/       /*Scope*/ 26, /*->32515*/
/*32489*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*32491*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32493*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*32496*/         OPC_EmitMergeInputChains1_0,
/*32497*/         OPC_EmitInteger, MVT::i32, 14, 
/*32500*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32503*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*32515*/       0, /*End of Scope*/
/*32516*/     /*Scope*/ 26, /*->32543*/
/*32517*/       OPC_CheckPredicate, 24, // Predicate_load
/*32519*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32521*/       OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32524*/       OPC_EmitMergeInputChains1_0,
/*32525*/       OPC_EmitInteger, MVT::i32, 14, 
/*32528*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32531*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*32543*/     /*Scope*/ 58, /*->32602*/
/*32544*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*32546*/       OPC_Scope, 26, /*->32574*/ // 2 children in Scope
/*32548*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*32550*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32552*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32555*/         OPC_EmitMergeInputChains1_0,
/*32556*/         OPC_EmitInteger, MVT::i32, 14, 
/*32559*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32562*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*32574*/       /*Scope*/ 26, /*->32601*/
/*32575*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*32577*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32579*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32582*/         OPC_EmitMergeInputChains1_0,
/*32583*/         OPC_EmitInteger, MVT::i32, 14, 
/*32586*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32589*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*32601*/       0, /*End of Scope*/
/*32602*/     /*Scope*/ 58, /*->32661*/
/*32603*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*32605*/       OPC_Scope, 26, /*->32633*/ // 2 children in Scope
/*32607*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*32609*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32611*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32614*/         OPC_EmitMergeInputChains1_0,
/*32615*/         OPC_EmitInteger, MVT::i32, 14, 
/*32618*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32621*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*32633*/       /*Scope*/ 26, /*->32660*/
/*32634*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*32636*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32638*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32641*/         OPC_EmitMergeInputChains1_0,
/*32642*/         OPC_EmitInteger, MVT::i32, 14, 
/*32645*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32648*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*32660*/       0, /*End of Scope*/
/*32661*/     /*Scope*/ 28, /*->32690*/
/*32662*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*32664*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*32666*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32668*/       OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32671*/       OPC_EmitMergeInputChains1_0,
/*32672*/       OPC_EmitInteger, MVT::i32, 14, 
/*32675*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32678*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*32690*/     /*Scope*/ 85, /*->32776*/
/*32691*/       OPC_CheckPredicate, 50, // Predicate_extload
/*32693*/       OPC_Scope, 26, /*->32721*/ // 3 children in Scope
/*32695*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*32697*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32699*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32702*/         OPC_EmitMergeInputChains1_0,
/*32703*/         OPC_EmitInteger, MVT::i32, 14, 
/*32706*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32709*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*32721*/       /*Scope*/ 26, /*->32748*/
/*32722*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*32724*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32726*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32729*/         OPC_EmitMergeInputChains1_0,
/*32730*/         OPC_EmitInteger, MVT::i32, 14, 
/*32733*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32736*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*32748*/       /*Scope*/ 26, /*->32775*/
/*32749*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*32751*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32753*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32756*/         OPC_EmitMergeInputChains1_0,
/*32757*/         OPC_EmitInteger, MVT::i32, 14, 
/*32760*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32763*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*32775*/       0, /*End of Scope*/
/*32776*/     /*Scope*/ 25, /*->32802*/
/*32777*/       OPC_CheckPredicate, 24, // Predicate_load
/*32779*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32781*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*32784*/       OPC_EmitMergeInputChains1_0,
/*32785*/       OPC_EmitInteger, MVT::i32, 14, 
/*32788*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32791*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*32802*/     /*Scope*/ 56, /*->32859*/
/*32803*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*32805*/       OPC_Scope, 25, /*->32832*/ // 2 children in Scope
/*32807*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*32809*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32811*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*32814*/         OPC_EmitMergeInputChains1_0,
/*32815*/         OPC_EmitInteger, MVT::i32, 14, 
/*32818*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32821*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*32832*/       /*Scope*/ 25, /*->32858*/
/*32833*/         OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*32835*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32837*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*32840*/         OPC_EmitMergeInputChains1_0,
/*32841*/         OPC_EmitInteger, MVT::i32, 14, 
/*32844*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32847*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*32858*/       0, /*End of Scope*/
/*32859*/     /*Scope*/ 107, /*->32967*/
/*32860*/       OPC_CheckPredicate, 50, // Predicate_extload
/*32862*/       OPC_Scope, 25, /*->32889*/ // 3 children in Scope
/*32864*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*32866*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32868*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*32871*/         OPC_EmitMergeInputChains1_0,
/*32872*/         OPC_EmitInteger, MVT::i32, 14, 
/*32875*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32878*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*32889*/       /*Scope*/ 50, /*->32940*/
/*32890*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*32892*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32894*/         OPC_Scope, 21, /*->32917*/ // 2 children in Scope
/*32896*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*32899*/           OPC_EmitMergeInputChains1_0,
/*32900*/           OPC_EmitInteger, MVT::i32, 14, 
/*32903*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32906*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*32917*/         /*Scope*/ 21, /*->32939*/
/*32918*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*32921*/           OPC_EmitMergeInputChains1_0,
/*32922*/           OPC_EmitInteger, MVT::i32, 14, 
/*32925*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32928*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*32939*/         0, /*End of Scope*/
/*32940*/       /*Scope*/ 25, /*->32966*/
/*32941*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*32943*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32945*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*32948*/         OPC_EmitMergeInputChains1_0,
/*32949*/         OPC_EmitInteger, MVT::i32, 14, 
/*32952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32955*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*32966*/       0, /*End of Scope*/
/*32967*/     /*Scope*/ 50, /*->33018*/
/*32968*/       OPC_CheckPredicate, 24, // Predicate_load
/*32970*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32972*/       OPC_Scope, 21, /*->32995*/ // 2 children in Scope
/*32974*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectThumbAddrModeRI5S4:$addr #2 #3
/*32977*/         OPC_EmitMergeInputChains1_0,
/*32978*/         OPC_EmitInteger, MVT::i32, 14, 
/*32981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32984*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$addr)
/*32995*/       /*Scope*/ 21, /*->33017*/
/*32996*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*32999*/         OPC_EmitMergeInputChains1_0,
/*33000*/         OPC_EmitInteger, MVT::i32, 14, 
/*33003*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33006*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*33017*/       0, /*End of Scope*/
/*33018*/     /*Scope*/ 106, /*->33125*/
/*33019*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*33021*/       OPC_Scope, 50, /*->33073*/ // 2 children in Scope
/*33023*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*33025*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33027*/         OPC_Scope, 21, /*->33050*/ // 2 children in Scope
/*33029*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*33032*/           OPC_EmitMergeInputChains1_0,
/*33033*/           OPC_EmitInteger, MVT::i32, 14, 
/*33036*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33039*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*33050*/         /*Scope*/ 21, /*->33072*/
/*33051*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*33054*/           OPC_EmitMergeInputChains1_0,
/*33055*/           OPC_EmitInteger, MVT::i32, 14, 
/*33058*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33061*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*33072*/         0, /*End of Scope*/
/*33073*/       /*Scope*/ 50, /*->33124*/
/*33074*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*33076*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33078*/         OPC_Scope, 21, /*->33101*/ // 2 children in Scope
/*33080*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*33083*/           OPC_EmitMergeInputChains1_0,
/*33084*/           OPC_EmitInteger, MVT::i32, 14, 
/*33087*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33090*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*33101*/         /*Scope*/ 21, /*->33123*/
/*33102*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*33105*/           OPC_EmitMergeInputChains1_0,
/*33106*/           OPC_EmitInteger, MVT::i32, 14, 
/*33109*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33112*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*33123*/         0, /*End of Scope*/
/*33124*/       0, /*End of Scope*/
/*33125*/     /*Scope*/ 25, /*->33151*/
/*33126*/       OPC_CheckPredicate, 24, // Predicate_load
/*33128*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33130*/       OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*33133*/       OPC_EmitMergeInputChains1_0,
/*33134*/       OPC_EmitInteger, MVT::i32, 14, 
/*33137*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33140*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*33151*/     /*Scope*/ 52, /*->33204*/
/*33152*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*33154*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*33156*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33158*/       OPC_Scope, 21, /*->33181*/ // 2 children in Scope
/*33160*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*33163*/         OPC_EmitMergeInputChains1_0,
/*33164*/         OPC_EmitInteger, MVT::i32, 14, 
/*33167*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33170*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*33181*/       /*Scope*/ 21, /*->33203*/
/*33182*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*33185*/         OPC_EmitMergeInputChains1_0,
/*33186*/         OPC_EmitInteger, MVT::i32, 14, 
/*33189*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33192*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*33203*/       0, /*End of Scope*/
/*33204*/     /*Scope*/ 29|128,1/*157*/, /*->33363*/
/*33206*/       OPC_CheckPredicate, 50, // Predicate_extload
/*33208*/       OPC_Scope, 50, /*->33260*/ // 3 children in Scope
/*33210*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*33212*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33214*/         OPC_Scope, 21, /*->33237*/ // 2 children in Scope
/*33216*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*33219*/           OPC_EmitMergeInputChains1_0,
/*33220*/           OPC_EmitInteger, MVT::i32, 14, 
/*33223*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33226*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*33237*/         /*Scope*/ 21, /*->33259*/
/*33238*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*33241*/           OPC_EmitMergeInputChains1_0,
/*33242*/           OPC_EmitInteger, MVT::i32, 14, 
/*33245*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33248*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*33259*/         0, /*End of Scope*/
/*33260*/       /*Scope*/ 50, /*->33311*/
/*33261*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*33263*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33265*/         OPC_Scope, 21, /*->33288*/ // 2 children in Scope
/*33267*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*33270*/           OPC_EmitMergeInputChains1_0,
/*33271*/           OPC_EmitInteger, MVT::i32, 14, 
/*33274*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33277*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*33288*/         /*Scope*/ 21, /*->33310*/
/*33289*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*33292*/           OPC_EmitMergeInputChains1_0,
/*33293*/           OPC_EmitInteger, MVT::i32, 14, 
/*33296*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33299*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*33310*/         0, /*End of Scope*/
/*33311*/       /*Scope*/ 50, /*->33362*/
/*33312*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*33314*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33316*/         OPC_Scope, 21, /*->33339*/ // 2 children in Scope
/*33318*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*33321*/           OPC_EmitMergeInputChains1_0,
/*33322*/           OPC_EmitInteger, MVT::i32, 14, 
/*33325*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33328*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*33339*/         /*Scope*/ 21, /*->33361*/
/*33340*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*33343*/           OPC_EmitMergeInputChains1_0,
/*33344*/           OPC_EmitInteger, MVT::i32, 14, 
/*33347*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33350*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*33361*/         0, /*End of Scope*/
/*33362*/       0, /*End of Scope*/
/*33363*/     /*Scope*/ 50, /*->33414*/
/*33364*/       OPC_CheckPredicate, 24, // Predicate_load
/*33366*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33368*/       OPC_Scope, 21, /*->33391*/ // 2 children in Scope
/*33370*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33373*/         OPC_EmitMergeInputChains1_0,
/*33374*/         OPC_EmitInteger, MVT::i32, 14, 
/*33377*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33380*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*33391*/       /*Scope*/ 21, /*->33413*/
/*33392*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33395*/         OPC_EmitMergeInputChains1_0,
/*33396*/         OPC_EmitInteger, MVT::i32, 14, 
/*33399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33402*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_imm8:i32:$addr)
/*33413*/       0, /*End of Scope*/
/*33414*/     /*Scope*/ 106, /*->33521*/
/*33415*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*33417*/       OPC_Scope, 50, /*->33469*/ // 2 children in Scope
/*33419*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*33421*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33423*/         OPC_Scope, 21, /*->33446*/ // 2 children in Scope
/*33425*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33428*/           OPC_EmitMergeInputChains1_0,
/*33429*/           OPC_EmitInteger, MVT::i32, 14, 
/*33432*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33435*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*33446*/         /*Scope*/ 21, /*->33468*/
/*33447*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33450*/           OPC_EmitMergeInputChains1_0,
/*33451*/           OPC_EmitInteger, MVT::i32, 14, 
/*33454*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33457*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_imm8:i32:$addr)
/*33468*/         0, /*End of Scope*/
/*33469*/       /*Scope*/ 50, /*->33520*/
/*33470*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*33472*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33474*/         OPC_Scope, 21, /*->33497*/ // 2 children in Scope
/*33476*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33479*/           OPC_EmitMergeInputChains1_0,
/*33480*/           OPC_EmitInteger, MVT::i32, 14, 
/*33483*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33486*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*33497*/         /*Scope*/ 21, /*->33519*/
/*33498*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33501*/           OPC_EmitMergeInputChains1_0,
/*33502*/           OPC_EmitInteger, MVT::i32, 14, 
/*33505*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33508*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_imm8:i32:$addr)
/*33519*/         0, /*End of Scope*/
/*33520*/       0, /*End of Scope*/
/*33521*/     /*Scope*/ 106, /*->33628*/
/*33522*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*33524*/       OPC_Scope, 50, /*->33576*/ // 2 children in Scope
/*33526*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*33528*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33530*/         OPC_Scope, 21, /*->33553*/ // 2 children in Scope
/*33532*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33535*/           OPC_EmitMergeInputChains1_0,
/*33536*/           OPC_EmitInteger, MVT::i32, 14, 
/*33539*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33542*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*33553*/         /*Scope*/ 21, /*->33575*/
/*33554*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33557*/           OPC_EmitMergeInputChains1_0,
/*33558*/           OPC_EmitInteger, MVT::i32, 14, 
/*33561*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33564*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi8:i32 t2addrmode_imm8:i32:$addr)
/*33575*/         0, /*End of Scope*/
/*33576*/       /*Scope*/ 50, /*->33627*/
/*33577*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*33579*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33581*/         OPC_Scope, 21, /*->33604*/ // 2 children in Scope
/*33583*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33586*/           OPC_EmitMergeInputChains1_0,
/*33587*/           OPC_EmitInteger, MVT::i32, 14, 
/*33590*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33593*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*33604*/         /*Scope*/ 21, /*->33626*/
/*33605*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33608*/           OPC_EmitMergeInputChains1_0,
/*33609*/           OPC_EmitInteger, MVT::i32, 14, 
/*33612*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33615*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi8:i32 t2addrmode_imm8:i32:$addr)
/*33626*/         0, /*End of Scope*/
/*33627*/       0, /*End of Scope*/
/*33628*/     /*Scope*/ 52, /*->33681*/
/*33629*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*33631*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*33633*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33635*/       OPC_Scope, 21, /*->33658*/ // 2 children in Scope
/*33637*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33640*/         OPC_EmitMergeInputChains1_0,
/*33641*/         OPC_EmitInteger, MVT::i32, 14, 
/*33644*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33647*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*33658*/       /*Scope*/ 21, /*->33680*/
/*33659*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33662*/         OPC_EmitMergeInputChains1_0,
/*33663*/         OPC_EmitInteger, MVT::i32, 14, 
/*33666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33669*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_imm8:i32:$addr)
/*33680*/       0, /*End of Scope*/
/*33681*/     /*Scope*/ 29|128,1/*157*/, /*->33840*/
/*33683*/       OPC_CheckPredicate, 50, // Predicate_extload
/*33685*/       OPC_Scope, 50, /*->33737*/ // 3 children in Scope
/*33687*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*33689*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33691*/         OPC_Scope, 21, /*->33714*/ // 2 children in Scope
/*33693*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33696*/           OPC_EmitMergeInputChains1_0,
/*33697*/           OPC_EmitInteger, MVT::i32, 14, 
/*33700*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33703*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*33714*/         /*Scope*/ 21, /*->33736*/
/*33715*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33718*/           OPC_EmitMergeInputChains1_0,
/*33719*/           OPC_EmitInteger, MVT::i32, 14, 
/*33722*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33725*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_imm8:i32:$addr)
/*33736*/         0, /*End of Scope*/
/*33737*/       /*Scope*/ 50, /*->33788*/
/*33738*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*33740*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33742*/         OPC_Scope, 21, /*->33765*/ // 2 children in Scope
/*33744*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33747*/           OPC_EmitMergeInputChains1_0,
/*33748*/           OPC_EmitInteger, MVT::i32, 14, 
/*33751*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33754*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*33765*/         /*Scope*/ 21, /*->33787*/
/*33766*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33769*/           OPC_EmitMergeInputChains1_0,
/*33770*/           OPC_EmitInteger, MVT::i32, 14, 
/*33773*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33776*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_imm8:i32:$addr)
/*33787*/         0, /*End of Scope*/
/*33788*/       /*Scope*/ 50, /*->33839*/
/*33789*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*33791*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33793*/         OPC_Scope, 21, /*->33816*/ // 2 children in Scope
/*33795*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33798*/           OPC_EmitMergeInputChains1_0,
/*33799*/           OPC_EmitInteger, MVT::i32, 14, 
/*33802*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33805*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*33816*/         /*Scope*/ 21, /*->33838*/
/*33817*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33820*/           OPC_EmitMergeInputChains1_0,
/*33821*/           OPC_EmitInteger, MVT::i32, 14, 
/*33824*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33827*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_imm8:i32:$addr)
/*33838*/         0, /*End of Scope*/
/*33839*/       0, /*End of Scope*/
/*33840*/     /*Scope*/ 106|128,3/*490*/, /*->34332*/
/*33842*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*33844*/       OPC_Scope, 88, /*->33934*/ // 4 children in Scope
/*33846*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*33848*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*33850*/         OPC_Scope, 40, /*->33892*/ // 2 children in Scope
/*33852*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*33855*/           OPC_EmitMergeInputChains1_0,
/*33856*/           OPC_EmitInteger, MVT::i32, 14, 
/*33859*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33862*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*33873*/           OPC_EmitInteger, MVT::i32, 14, 
/*33876*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33879*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*33889*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*33892*/         /*Scope*/ 40, /*->33933*/
/*33893*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*33896*/           OPC_EmitMergeInputChains1_0,
/*33897*/           OPC_EmitInteger, MVT::i32, 14, 
/*33900*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33903*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*33914*/           OPC_EmitInteger, MVT::i32, 14, 
/*33917*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33920*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*33930*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr))
/*33933*/         0, /*End of Scope*/
/*33934*/       /*Scope*/ 88, /*->34023*/
/*33935*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*33937*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*33939*/         OPC_Scope, 40, /*->33981*/ // 2 children in Scope
/*33941*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*33944*/           OPC_EmitMergeInputChains1_0,
/*33945*/           OPC_EmitInteger, MVT::i32, 14, 
/*33948*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33951*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*33962*/           OPC_EmitInteger, MVT::i32, 14, 
/*33965*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33968*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*33978*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*33981*/         /*Scope*/ 40, /*->34022*/
/*33982*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*33985*/           OPC_EmitMergeInputChains1_0,
/*33986*/           OPC_EmitInteger, MVT::i32, 14, 
/*33989*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33992*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*34003*/           OPC_EmitInteger, MVT::i32, 14, 
/*34006*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34009*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*34019*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr))
/*34022*/         0, /*End of Scope*/
/*34023*/       /*Scope*/ 24|128,1/*152*/, /*->34177*/
/*34025*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*34027*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34029*/         OPC_Scope, 72, /*->34103*/ // 2 children in Scope
/*34031*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*34034*/           OPC_EmitMergeInputChains1_0,
/*34035*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34038*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34041*/           OPC_EmitInteger, MVT::i32, 14, 
/*34044*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34047*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8 
/*34058*/           OPC_EmitInteger, MVT::i32, 24, 
/*34061*/           OPC_EmitInteger, MVT::i32, 14, 
/*34064*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34067*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12 
/*34079*/           OPC_EmitInteger, MVT::i32, 24, 
/*34082*/           OPC_EmitInteger, MVT::i32, 14, 
/*34085*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34088*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16 
/*34100*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr), 24:i32), 24:i32)
/*34103*/         /*Scope*/ 72, /*->34176*/
/*34104*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*34107*/           OPC_EmitMergeInputChains1_0,
/*34108*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34111*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34114*/           OPC_EmitInteger, MVT::i32, 14, 
/*34117*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34120*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8 
/*34131*/           OPC_EmitInteger, MVT::i32, 24, 
/*34134*/           OPC_EmitInteger, MVT::i32, 14, 
/*34137*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34140*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12 
/*34152*/           OPC_EmitInteger, MVT::i32, 24, 
/*34155*/           OPC_EmitInteger, MVT::i32, 14, 
/*34158*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34161*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16 
/*34173*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*34176*/         0, /*End of Scope*/
/*34177*/       /*Scope*/ 24|128,1/*152*/, /*->34331*/
/*34179*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*34181*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34183*/         OPC_Scope, 72, /*->34257*/ // 2 children in Scope
/*34185*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*34188*/           OPC_EmitMergeInputChains1_0,
/*34189*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34192*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34195*/           OPC_EmitInteger, MVT::i32, 14, 
/*34198*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34201*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8 
/*34212*/           OPC_EmitInteger, MVT::i32, 16, 
/*34215*/           OPC_EmitInteger, MVT::i32, 14, 
/*34218*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34221*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12 
/*34233*/           OPC_EmitInteger, MVT::i32, 16, 
/*34236*/           OPC_EmitInteger, MVT::i32, 14, 
/*34239*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34242*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16 
/*34254*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr), 16:i32), 16:i32)
/*34257*/         /*Scope*/ 72, /*->34330*/
/*34258*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*34261*/           OPC_EmitMergeInputChains1_0,
/*34262*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34265*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34268*/           OPC_EmitInteger, MVT::i32, 14, 
/*34271*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34274*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8 
/*34285*/           OPC_EmitInteger, MVT::i32, 16, 
/*34288*/           OPC_EmitInteger, MVT::i32, 14, 
/*34291*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34294*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12 
/*34306*/           OPC_EmitInteger, MVT::i32, 16, 
/*34309*/           OPC_EmitInteger, MVT::i32, 14, 
/*34312*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34315*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16 
/*34327*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*34330*/         0, /*End of Scope*/
/*34331*/       0, /*End of Scope*/
/*34332*/     0, /*End of Scope*/
/*34333*/   /*Scope*/ 1|128,2/*257*/, /*->34592*/
/*34335*/     OPC_MoveChild, 1,
/*34337*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*34340*/     OPC_RecordChild0, // #1 = $addr
/*34341*/     OPC_MoveChild, 0,
/*34343*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*34346*/     OPC_MoveParent,
/*34347*/     OPC_MoveParent,
/*34348*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*34350*/     OPC_CheckType, MVT::i32,
/*34352*/     OPC_Scope, 44, /*->34398*/ // 5 children in Scope
/*34354*/       OPC_CheckPredicate, 24, // Predicate_load
/*34356*/       OPC_Scope, 19, /*->34377*/ // 2 children in Scope
/*34358*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34360*/         OPC_EmitMergeInputChains1_0,
/*34361*/         OPC_EmitInteger, MVT::i32, 14, 
/*34364*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34367*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*34377*/       /*Scope*/ 19, /*->34397*/
/*34378*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34380*/         OPC_EmitMergeInputChains1_0,
/*34381*/         OPC_EmitInteger, MVT::i32, 14, 
/*34384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34387*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*34397*/       0, /*End of Scope*/
/*34398*/     /*Scope*/ 48, /*->34447*/
/*34399*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*34401*/       OPC_Scope, 21, /*->34424*/ // 2 children in Scope
/*34403*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*34405*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34407*/         OPC_EmitMergeInputChains1_0,
/*34408*/         OPC_EmitInteger, MVT::i32, 14, 
/*34411*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34414*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*34424*/       /*Scope*/ 21, /*->34446*/
/*34425*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*34427*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34429*/         OPC_EmitMergeInputChains1_0,
/*34430*/         OPC_EmitInteger, MVT::i32, 14, 
/*34433*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34436*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*34446*/       0, /*End of Scope*/
/*34447*/     /*Scope*/ 48, /*->34496*/
/*34448*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*34450*/       OPC_Scope, 21, /*->34473*/ // 2 children in Scope
/*34452*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*34454*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34456*/         OPC_EmitMergeInputChains1_0,
/*34457*/         OPC_EmitInteger, MVT::i32, 14, 
/*34460*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34463*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                  // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*34473*/       /*Scope*/ 21, /*->34495*/
/*34474*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*34476*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34478*/         OPC_EmitMergeInputChains1_0,
/*34479*/         OPC_EmitInteger, MVT::i32, 14, 
/*34482*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34485*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                  // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*34495*/       0, /*End of Scope*/
/*34496*/     /*Scope*/ 23, /*->34520*/
/*34497*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*34499*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*34501*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34503*/       OPC_EmitMergeInputChains1_0,
/*34504*/       OPC_EmitInteger, MVT::i32, 14, 
/*34507*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34510*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*34520*/     /*Scope*/ 70, /*->34591*/
/*34521*/       OPC_CheckPredicate, 50, // Predicate_extload
/*34523*/       OPC_Scope, 21, /*->34546*/ // 3 children in Scope
/*34525*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*34527*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34529*/         OPC_EmitMergeInputChains1_0,
/*34530*/         OPC_EmitInteger, MVT::i32, 14, 
/*34533*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34536*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*34546*/       /*Scope*/ 21, /*->34568*/
/*34547*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*34549*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34551*/         OPC_EmitMergeInputChains1_0,
/*34552*/         OPC_EmitInteger, MVT::i32, 14, 
/*34555*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34558*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*34568*/       /*Scope*/ 21, /*->34590*/
/*34569*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*34571*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34573*/         OPC_EmitMergeInputChains1_0,
/*34574*/         OPC_EmitInteger, MVT::i32, 14, 
/*34577*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34580*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*34590*/       0, /*End of Scope*/
/*34591*/     0, /*End of Scope*/
/*34592*/   /*Scope*/ 94, /*->34687*/
/*34593*/     OPC_RecordChild1, // #1 = $addr
/*34594*/     OPC_CheckChild1Type, MVT::i32,
/*34596*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*34598*/     OPC_CheckPredicate, 24, // Predicate_load
/*34600*/     OPC_SwitchType /*3 cases */, 23,  MVT::f64,// ->34626
/*34603*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*34605*/       OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*34608*/       OPC_EmitMergeInputChains1_0,
/*34609*/       OPC_EmitInteger, MVT::i32, 14, 
/*34612*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34615*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (VLDRD:f64 addrmode5:i32:$addr)
              /*SwitchType*/ 23,  MVT::f32,// ->34651
/*34628*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*34630*/       OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*34633*/       OPC_EmitMergeInputChains1_0,
/*34634*/       OPC_EmitInteger, MVT::i32, 14, 
/*34637*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34640*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (VLDRS:f32 addrmode5:i32:$addr)
              /*SwitchType*/ 33,  MVT::v2f64,// ->34686
/*34653*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*34655*/       OPC_EmitMergeInputChains1_0,
/*34656*/       OPC_EmitInteger, MVT::i32, 14, 
/*34659*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34662*/       OPC_Scope, 10, /*->34674*/ // 2 children in Scope
/*34664*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                  // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
/*34674*/       /*Scope*/ 10, /*->34685*/
/*34675*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLDMQDB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                  // Dst: (VLDMQDB:v2f64 GPR:i32:$Rn)
/*34685*/       0, /*End of Scope*/
              0, // EndSwitchType
/*34687*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 48|128,6/*816*/,  TARGET_VAL(ISD::XOR),// ->35508
/*34692*/   OPC_Scope, 60|128,1/*188*/, /*->34883*/ // 5 children in Scope
/*34695*/     OPC_RecordChild0, // #0 = $shift
/*34696*/     OPC_Scope, 73, /*->34771*/ // 3 children in Scope
/*34698*/       OPC_MoveChild, 1,
/*34700*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34711*/       OPC_MoveParent,
/*34712*/       OPC_CheckType, MVT::i32,
/*34714*/       OPC_Scope, 27, /*->34743*/ // 2 children in Scope
/*34716*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*34718*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #1 #2 #3
/*34721*/         OPC_EmitInteger, MVT::i32, 14, 
/*34724*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34727*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34730*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 so_reg:i32:$shift, -1:i32) - Complexity = 20
                  // Dst: (MVNs:i32 so_reg:i32:$shift)
/*34743*/       /*Scope*/ 26, /*->34770*/
/*34744*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34746*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #1 #2
/*34749*/         OPC_EmitInteger, MVT::i32, 14, 
/*34752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34755*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34758*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNs), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                  // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*34770*/       0, /*End of Scope*/
/*34771*/     /*Scope*/ 61, /*->34833*/
/*34772*/       OPC_RecordChild1, // #1 = $shift
/*34773*/       OPC_CheckType, MVT::i32,
/*34775*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*34777*/       OPC_Scope, 26, /*->34805*/ // 2 children in Scope
/*34779*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*34782*/         OPC_EmitInteger, MVT::i32, 14, 
/*34785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34788*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34791*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrs), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
                  // Dst: (EORrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*34805*/       /*Scope*/ 26, /*->34832*/
/*34806*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*34809*/         OPC_EmitInteger, MVT::i32, 14, 
/*34812*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34818*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrs), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 so_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (EORrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*34832*/       0, /*End of Scope*/
/*34833*/     /*Scope*/ 48, /*->34882*/
/*34834*/       OPC_MoveChild, 0,
/*34836*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34839*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*34841*/       OPC_MoveParent,
/*34842*/       OPC_MoveChild, 1,
/*34844*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34855*/       OPC_MoveParent,
/*34856*/       OPC_CheckType, MVT::i32,
/*34858*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34860*/       OPC_EmitConvertToTarget, 0,
/*34862*/       OPC_EmitInteger, MVT::i32, 14, 
/*34865*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34868*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34871*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*34882*/     0, /*End of Scope*/
/*34883*/   /*Scope*/ 49, /*->34933*/
/*34884*/     OPC_MoveChild, 0,
/*34886*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34897*/     OPC_MoveParent,
/*34898*/     OPC_RecordChild1, // #0 = $imm
/*34899*/     OPC_MoveChild, 1,
/*34901*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34904*/     OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*34906*/     OPC_MoveParent,
/*34907*/     OPC_CheckType, MVT::i32,
/*34909*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34911*/     OPC_EmitConvertToTarget, 0,
/*34913*/     OPC_EmitInteger, MVT::i32, 14, 
/*34916*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34919*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34922*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
              // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*34933*/   /*Scope*/ 44|128,1/*172*/, /*->35107*/
/*34935*/     OPC_RecordChild0, // #0 = $Rn
/*34936*/     OPC_Scope, 59, /*->34997*/ // 2 children in Scope
/*34938*/       OPC_RecordChild1, // #1 = $ShiftedRm
/*34939*/       OPC_CheckType, MVT::i32,
/*34941*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34943*/       OPC_Scope, 25, /*->34970*/ // 2 children in Scope
/*34945*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*34948*/         OPC_EmitInteger, MVT::i32, 14, 
/*34951*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34954*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34957*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*34970*/       /*Scope*/ 25, /*->34996*/
/*34971*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*34974*/         OPC_EmitInteger, MVT::i32, 14, 
/*34977*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34980*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34983*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*34996*/       0, /*End of Scope*/
/*34997*/     /*Scope*/ 108, /*->35106*/
/*34998*/       OPC_MoveChild, 1,
/*35000*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35003*/       OPC_MoveChild, 0,
/*35005*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*35008*/       OPC_MoveChild, 0,
/*35010*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*35013*/       OPC_MoveParent,
/*35014*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*35016*/       OPC_SwitchType /*2 cases */, 42,  MVT::v8i8,// ->35061
/*35019*/         OPC_MoveParent,
/*35020*/         OPC_MoveParent,
/*35021*/         OPC_CheckType, MVT::v2i32,
/*35023*/         OPC_Scope, 18, /*->35043*/ // 2 children in Scope
/*35025*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35027*/           OPC_EmitInteger, MVT::i32, 14, 
/*35030*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35033*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*35043*/         /*Scope*/ 16, /*->35060*/
/*35044*/           OPC_EmitInteger, MVT::i32, 14, 
/*35047*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35050*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*35060*/         0, /*End of Scope*/
                /*SwitchType*/ 42,  MVT::v16i8,// ->35105
/*35063*/         OPC_MoveParent,
/*35064*/         OPC_MoveParent,
/*35065*/         OPC_CheckType, MVT::v4i32,
/*35067*/         OPC_Scope, 18, /*->35087*/ // 2 children in Scope
/*35069*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35071*/           OPC_EmitInteger, MVT::i32, 14, 
/*35074*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35077*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*35087*/         /*Scope*/ 16, /*->35104*/
/*35088*/           OPC_EmitInteger, MVT::i32, 14, 
/*35091*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35094*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*35104*/         0, /*End of Scope*/
                0, // EndSwitchType
/*35106*/     0, /*End of Scope*/
/*35107*/   /*Scope*/ 110, /*->35218*/
/*35108*/     OPC_MoveChild, 0,
/*35110*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35113*/     OPC_MoveChild, 0,
/*35115*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*35118*/     OPC_MoveChild, 0,
/*35120*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*35123*/     OPC_MoveParent,
/*35124*/     OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*35126*/     OPC_SwitchType /*2 cases */, 43,  MVT::v8i8,// ->35172
/*35129*/       OPC_MoveParent,
/*35130*/       OPC_MoveParent,
/*35131*/       OPC_RecordChild1, // #0 = $Vm
/*35132*/       OPC_CheckType, MVT::v2i32,
/*35134*/       OPC_Scope, 18, /*->35154*/ // 2 children in Scope
/*35136*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35138*/         OPC_EmitInteger, MVT::i32, 14, 
/*35141*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35144*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*35154*/       /*Scope*/ 16, /*->35171*/
/*35155*/         OPC_EmitInteger, MVT::i32, 14, 
/*35158*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35161*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*35171*/       0, /*End of Scope*/
              /*SwitchType*/ 43,  MVT::v16i8,// ->35217
/*35174*/       OPC_MoveParent,
/*35175*/       OPC_MoveParent,
/*35176*/       OPC_RecordChild1, // #0 = $Vm
/*35177*/       OPC_CheckType, MVT::v4i32,
/*35179*/       OPC_Scope, 18, /*->35199*/ // 2 children in Scope
/*35181*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35183*/         OPC_EmitInteger, MVT::i32, 14, 
/*35186*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35189*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*35199*/       /*Scope*/ 16, /*->35216*/
/*35200*/         OPC_EmitInteger, MVT::i32, 14, 
/*35203*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35206*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*35216*/       0, /*End of Scope*/
              0, // EndSwitchType
/*35218*/   /*Scope*/ 31|128,2/*287*/, /*->35507*/
/*35220*/     OPC_RecordChild0, // #0 = $Rm
/*35221*/     OPC_Scope, 87, /*->35310*/ // 2 children in Scope
/*35223*/       OPC_MoveChild, 1,
/*35225*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35236*/       OPC_MoveParent,
/*35237*/       OPC_CheckType, MVT::i32,
/*35239*/       OPC_Scope, 22, /*->35263*/ // 3 children in Scope
/*35241*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35243*/         OPC_EmitInteger, MVT::i32, 14, 
/*35246*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35249*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35252*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                  // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*35263*/       /*Scope*/ 22, /*->35286*/
/*35264*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35266*/         OPC_EmitInteger, MVT::i32, 14, 
/*35269*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35272*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35275*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                  // Dst: (MVNr:i32 GPR:i32:$Rm)
/*35286*/       /*Scope*/ 22, /*->35309*/
/*35287*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35289*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*35292*/         OPC_EmitInteger, MVT::i32, 14, 
/*35295*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35298*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                  // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*35309*/       0, /*End of Scope*/
/*35310*/     /*Scope*/ 66|128,1/*194*/, /*->35506*/
/*35312*/       OPC_RecordChild1, // #1 = $imm
/*35313*/       OPC_Scope, 69, /*->35384*/ // 4 children in Scope
/*35315*/         OPC_MoveChild, 1,
/*35317*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35320*/         OPC_Scope, 30, /*->35352*/ // 2 children in Scope
/*35322*/           OPC_CheckPredicate, 7, // Predicate_so_imm
/*35324*/           OPC_MoveParent,
/*35325*/           OPC_CheckType, MVT::i32,
/*35327*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35329*/           OPC_EmitConvertToTarget, 1,
/*35331*/           OPC_EmitInteger, MVT::i32, 14, 
/*35334*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35337*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35340*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*35352*/         /*Scope*/ 30, /*->35383*/
/*35353*/           OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*35355*/           OPC_MoveParent,
/*35356*/           OPC_CheckType, MVT::i32,
/*35358*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35360*/           OPC_EmitConvertToTarget, 1,
/*35362*/           OPC_EmitInteger, MVT::i32, 14, 
/*35365*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35368*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35371*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*35383*/         0, /*End of Scope*/
/*35384*/       /*Scope*/ 76, /*->35461*/
/*35385*/         OPC_CheckType, MVT::i32,
/*35387*/         OPC_Scope, 23, /*->35412*/ // 3 children in Scope
/*35389*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35391*/           OPC_EmitInteger, MVT::i32, 14, 
/*35394*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35397*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35400*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*35412*/         /*Scope*/ 23, /*->35436*/
/*35413*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35415*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*35418*/           OPC_EmitInteger, MVT::i32, 14, 
/*35421*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35424*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tEOR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*35436*/         /*Scope*/ 23, /*->35460*/
/*35437*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35439*/           OPC_EmitInteger, MVT::i32, 14, 
/*35442*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35445*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35448*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*35460*/         0, /*End of Scope*/
/*35461*/       /*Scope*/ 21, /*->35483*/
/*35462*/         OPC_CheckType, MVT::v2i32,
/*35464*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35466*/         OPC_EmitInteger, MVT::i32, 14, 
/*35469*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35472*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*35483*/       /*Scope*/ 21, /*->35505*/
/*35484*/         OPC_CheckType, MVT::v4i32,
/*35486*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35488*/         OPC_EmitInteger, MVT::i32, 14, 
/*35491*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35494*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*35505*/       0, /*End of Scope*/
/*35506*/     0, /*End of Scope*/
/*35507*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 92|128,4/*604*/,  TARGET_VAL(ISD::ADDE),// ->36116
/*35512*/   OPC_CaptureGlueInput,
/*35513*/   OPC_RecordChild0, // #0 = $Rn
/*35514*/   OPC_RecordChild1, // #1 = $shift
/*35515*/   OPC_Scope, 32, /*->35549*/ // 14 children in Scope
/*35517*/     OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*35519*/     OPC_CheckType, MVT::i32,
/*35521*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35523*/     OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*35526*/     OPC_EmitInteger, MVT::i32, 14, 
/*35529*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35532*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35535*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (adde:i32 GPR:i32:$Rn, so_reg:i32:$shift)<<P:Predicate_adde_dead_carry>> - Complexity = 16
              // Dst: (ADCrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*35549*/   /*Scope*/ 21, /*->35571*/
/*35550*/     OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*35552*/     OPC_CheckType, MVT::i32,
/*35554*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35556*/     OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*35559*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADCSSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (adde:i32 GPR:i32:$Rn, so_reg:i32:$shift)<<P:Predicate_adde_live_carry>> - Complexity = 16
              // Dst: (ADCSSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*35571*/   /*Scope*/ 32, /*->35604*/
/*35572*/     OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*35574*/     OPC_CheckType, MVT::i32,
/*35576*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35578*/     OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*35581*/     OPC_EmitInteger, MVT::i32, 14, 
/*35584*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35587*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35590*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
              // Src: (adde:i32 so_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_adde_dead_carry>> - Complexity = 16
              // Dst: (ADCrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*35604*/   /*Scope*/ 21, /*->35626*/
/*35605*/     OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*35607*/     OPC_CheckType, MVT::i32,
/*35609*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35611*/     OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*35614*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADCSSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (adde:i32 so_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_adde_live_carry>> - Complexity = 16
              // Dst: (ADCSSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*35626*/   /*Scope*/ 31, /*->35658*/
/*35627*/     OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*35629*/     OPC_CheckType, MVT::i32,
/*35631*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35633*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*35636*/     OPC_EmitInteger, MVT::i32, 14, 
/*35639*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35642*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35645*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (adde:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_adde_dead_carry>> - Complexity = 13
              // Dst: (t2ADCrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*35658*/   /*Scope*/ 32, /*->35691*/
/*35659*/     OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*35661*/     OPC_CheckType, MVT::i32,
/*35663*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35665*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*35668*/     OPC_EmitInteger, MVT::i32, 14, 
/*35671*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35674*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35677*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (adde:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_adde_live_carry>> - Complexity = 13
              // Dst: (t2ADCSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*35691*/   /*Scope*/ 31, /*->35723*/
/*35692*/     OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*35694*/     OPC_CheckType, MVT::i32,
/*35696*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35698*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*35701*/     OPC_EmitInteger, MVT::i32, 14, 
/*35704*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35707*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35710*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (adde:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn)<<P:Predicate_adde_dead_carry>> - Complexity = 13
              // Dst: (t2ADCrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*35723*/   /*Scope*/ 32, /*->35756*/
/*35724*/     OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*35726*/     OPC_CheckType, MVT::i32,
/*35728*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35730*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*35733*/     OPC_EmitInteger, MVT::i32, 14, 
/*35736*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35739*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35742*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (adde:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn)<<P:Predicate_adde_live_carry>> - Complexity = 13
              // Dst: (t2ADCSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*35756*/   /*Scope*/ 101|128,1/*229*/, /*->35987*/
/*35758*/     OPC_MoveChild, 1,
/*35760*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35763*/     OPC_Scope, 52, /*->35817*/ // 5 children in Scope
/*35765*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*35767*/       OPC_MoveParent,
/*35768*/       OPC_CheckType, MVT::i32,
/*35770*/       OPC_Scope, 27, /*->35799*/ // 2 children in Scope
/*35772*/         OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*35774*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35776*/         OPC_EmitConvertToTarget, 1,
/*35778*/         OPC_EmitInteger, MVT::i32, 14, 
/*35781*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35784*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35787*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (adde:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_adde_dead_carry>> - Complexity = 8
                  // Dst: (ADCri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*35799*/       /*Scope*/ 16, /*->35816*/
/*35800*/         OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*35802*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35804*/         OPC_EmitConvertToTarget, 1,
/*35806*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCSSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (adde:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_adde_live_carry>> - Complexity = 8
                  // Dst: (ADCSSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*35816*/       0, /*End of Scope*/
/*35817*/     /*Scope*/ 64, /*->35882*/
/*35818*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*35820*/       OPC_MoveParent,
/*35821*/       OPC_CheckType, MVT::i32,
/*35823*/       OPC_Scope, 27, /*->35852*/ // 2 children in Scope
/*35825*/         OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*35827*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35829*/         OPC_EmitConvertToTarget, 1,
/*35831*/         OPC_EmitInteger, MVT::i32, 14, 
/*35834*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35837*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35840*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (adde:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_adde_dead_carry>> - Complexity = 8
                  // Dst: (t2ADCri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*35852*/       /*Scope*/ 28, /*->35881*/
/*35853*/         OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*35855*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35857*/         OPC_EmitConvertToTarget, 1,
/*35859*/         OPC_EmitInteger, MVT::i32, 14, 
/*35862*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35865*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35868*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (adde:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_adde_live_carry>> - Complexity = 8
                  // Dst: (t2ADCSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*35881*/       0, /*End of Scope*/
/*35882*/     /*Scope*/ 34, /*->35917*/
/*35883*/       OPC_CheckPredicate, 56, // Predicate_imm0_255_not
/*35885*/       OPC_MoveParent,
/*35886*/       OPC_CheckType, MVT::i32,
/*35888*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35890*/       OPC_EmitConvertToTarget, 1,
/*35892*/       OPC_EmitNodeXForm, 12, 2, // imm_comp_XFORM
/*35895*/       OPC_EmitInteger, MVT::i32, 14, 
/*35898*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35901*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35904*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (adde:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SBCSri:i32:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*35917*/     /*Scope*/ 33, /*->35951*/
/*35918*/       OPC_CheckPredicate, 21, // Predicate_so_imm_not
/*35920*/       OPC_MoveParent,
/*35921*/       OPC_CheckType, MVT::i32,
/*35923*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35925*/       OPC_EmitConvertToTarget, 1,
/*35927*/       OPC_EmitNodeXForm, 11, 2, // so_imm_not_XFORM
/*35930*/       OPC_EmitInteger, MVT::i32, 14, 
/*35933*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35936*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35939*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (adde:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:so_imm_not_XFORM>>:$imm) - Complexity = 7
                // Dst: (SBCri:i32 GPR:i32:$src, (so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*35951*/     /*Scope*/ 34, /*->35986*/
/*35952*/       OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*35954*/       OPC_MoveParent,
/*35955*/       OPC_CheckType, MVT::i32,
/*35957*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35959*/       OPC_EmitConvertToTarget, 1,
/*35961*/       OPC_EmitNodeXForm, 3, 2, // t2_so_imm_not_XFORM
/*35964*/       OPC_EmitInteger, MVT::i32, 14, 
/*35967*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35970*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35973*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (adde:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SBCSri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*35986*/     0, /*End of Scope*/
/*35987*/   /*Scope*/ 27, /*->36015*/
/*35988*/     OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*35990*/     OPC_CheckType, MVT::i32,
/*35992*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35994*/     OPC_EmitInteger, MVT::i32, 14, 
/*35997*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36000*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36003*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (adde:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_adde_dead_carry>> - Complexity = 4
              // Dst: (ADCrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*36015*/   /*Scope*/ 16, /*->36032*/
/*36016*/     OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*36018*/     OPC_CheckType, MVT::i32,
/*36020*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36022*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADCSSrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (adde:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_adde_live_carry>> - Complexity = 4
              // Dst: (ADCSSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*36032*/   /*Scope*/ 27, /*->36060*/
/*36033*/     OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*36035*/     OPC_CheckType, MVT::i32,
/*36037*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36039*/     OPC_EmitInteger, MVT::i32, 14, 
/*36042*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36045*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36048*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (adde:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_adde_dead_carry>> - Complexity = 4
              // Dst: (t2ADCrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36060*/   /*Scope*/ 28, /*->36089*/
/*36061*/     OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*36063*/     OPC_CheckType, MVT::i32,
/*36065*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36067*/     OPC_EmitInteger, MVT::i32, 14, 
/*36070*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36073*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36076*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCSrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (adde:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_adde_live_carry>> - Complexity = 4
              // Dst: (t2ADCSrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36089*/   /*Scope*/ 25, /*->36115*/
/*36090*/     OPC_CheckType, MVT::i32,
/*36092*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36094*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*36097*/     OPC_EmitInteger, MVT::i32, 14, 
/*36100*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36103*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (adde:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tADC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*36115*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 107|128,3/*491*/,  TARGET_VAL(ISD::SUBE),// ->36611
/*36120*/   OPC_CaptureGlueInput,
/*36121*/   OPC_RecordChild0, // #0 = $Rn
/*36122*/   OPC_Scope, 101|128,1/*229*/, /*->36354*/ // 3 children in Scope
/*36125*/     OPC_RecordChild1, // #1 = $shift
/*36126*/     OPC_Scope, 32, /*->36160*/ // 5 children in Scope
/*36128*/       OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*36130*/       OPC_CheckType, MVT::i32,
/*36132*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36134*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*36137*/       OPC_EmitInteger, MVT::i32, 14, 
/*36140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36143*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36146*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (sube:i32 GPR:i32:$Rn, so_reg:i32:$shift)<<P:Predicate_sube_dead_carry>> - Complexity = 16
                // Dst: (SBCrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*36160*/     /*Scope*/ 21, /*->36182*/
/*36161*/       OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*36163*/       OPC_CheckType, MVT::i32,
/*36165*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36167*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*36170*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCSSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (sube:i32 GPR:i32:$Rn, so_reg:i32:$shift)<<P:Predicate_sube_live_carry>> - Complexity = 16
                // Dst: (SBCSSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*36182*/     /*Scope*/ 79, /*->36262*/
/*36183*/       OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*36185*/       OPC_CheckType, MVT::i32,
/*36187*/       OPC_Scope, 44, /*->36233*/ // 2 children in Scope
/*36189*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36191*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*36194*/         OPC_Scope, 23, /*->36219*/ // 2 children in Scope
/*36196*/           OPC_EmitInteger, MVT::i32, 14, 
/*36199*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36202*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36205*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (sube:i32 so_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_sube_dead_carry>> - Complexity = 16
                    // Dst: (RSCrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*36219*/         /*Scope*/ 12, /*->36232*/
/*36220*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (sube:i32 so_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_sube_dead_carry>> - Complexity = 16
                    // Dst: (RSCSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*36232*/         0, /*End of Scope*/
/*36233*/       /*Scope*/ 27, /*->36261*/
/*36234*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36236*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36239*/         OPC_EmitInteger, MVT::i32, 14, 
/*36242*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36245*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36248*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sube:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_sube_dead_carry>> - Complexity = 13
                  // Dst: (t2SBCrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36261*/       0, /*End of Scope*/
/*36262*/     /*Scope*/ 32, /*->36295*/
/*36263*/       OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*36265*/       OPC_CheckType, MVT::i32,
/*36267*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36269*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36272*/       OPC_EmitInteger, MVT::i32, 14, 
/*36275*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36278*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36281*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (sube:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_sube_live_carry>> - Complexity = 13
                // Dst: (t2SBCSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36295*/     /*Scope*/ 57, /*->36353*/
/*36296*/       OPC_MoveChild, 1,
/*36298*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36301*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*36303*/       OPC_MoveParent,
/*36304*/       OPC_CheckType, MVT::i32,
/*36306*/       OPC_Scope, 27, /*->36335*/ // 2 children in Scope
/*36308*/         OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*36310*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36312*/         OPC_EmitConvertToTarget, 1,
/*36314*/         OPC_EmitInteger, MVT::i32, 14, 
/*36317*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36320*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36323*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sube:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_sube_dead_carry>> - Complexity = 8
                  // Dst: (SBCri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*36335*/       /*Scope*/ 16, /*->36352*/
/*36336*/         OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*36338*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36340*/         OPC_EmitConvertToTarget, 1,
/*36342*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCSSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (sube:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_sube_live_carry>> - Complexity = 8
                  // Dst: (SBCSSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*36352*/       0, /*End of Scope*/
/*36353*/     0, /*End of Scope*/
/*36354*/   /*Scope*/ 52, /*->36407*/
/*36355*/     OPC_MoveChild, 0,
/*36357*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36360*/     OPC_CheckPredicate, 7, // Predicate_so_imm
/*36362*/     OPC_MoveParent,
/*36363*/     OPC_RecordChild1, // #1 = $Rn
/*36364*/     OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*36366*/     OPC_CheckType, MVT::i32,
/*36368*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36370*/     OPC_EmitConvertToTarget, 0,
/*36372*/     OPC_Scope, 21, /*->36395*/ // 2 children in Scope
/*36374*/       OPC_EmitInteger, MVT::i32, 14, 
/*36377*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36380*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36383*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sube:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn)<<P:Predicate_sube_dead_carry>> - Complexity = 8
                // Dst: (RSCri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*36395*/     /*Scope*/ 10, /*->36406*/
/*36396*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSCSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (sube:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn)<<P:Predicate_sube_dead_carry>> - Complexity = 8
                // Dst: (RSCSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*36406*/     0, /*End of Scope*/
/*36407*/   /*Scope*/ 73|128,1/*201*/, /*->36610*/
/*36409*/     OPC_RecordChild1, // #1 = $imm
/*36410*/     OPC_Scope, 69, /*->36481*/ // 6 children in Scope
/*36412*/       OPC_MoveChild, 1,
/*36414*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36417*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*36419*/       OPC_MoveParent,
/*36420*/       OPC_CheckType, MVT::i32,
/*36422*/       OPC_Scope, 27, /*->36451*/ // 2 children in Scope
/*36424*/         OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*36426*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36428*/         OPC_EmitConvertToTarget, 1,
/*36430*/         OPC_EmitInteger, MVT::i32, 14, 
/*36433*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36436*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36439*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sube:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_sube_dead_carry>> - Complexity = 8
                  // Dst: (t2SBCri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*36451*/       /*Scope*/ 28, /*->36480*/
/*36452*/         OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*36454*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36456*/         OPC_EmitConvertToTarget, 1,
/*36458*/         OPC_EmitInteger, MVT::i32, 14, 
/*36461*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36464*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36467*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sube:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_sube_live_carry>> - Complexity = 8
                  // Dst: (t2SBCSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*36480*/       0, /*End of Scope*/
/*36481*/     /*Scope*/ 27, /*->36509*/
/*36482*/       OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*36484*/       OPC_CheckType, MVT::i32,
/*36486*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36488*/       OPC_EmitInteger, MVT::i32, 14, 
/*36491*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36494*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36497*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (sube:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_sube_dead_carry>> - Complexity = 4
                // Dst: (SBCrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*36509*/     /*Scope*/ 16, /*->36526*/
/*36510*/       OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*36512*/       OPC_CheckType, MVT::i32,
/*36514*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36516*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCSSrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (sube:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_sube_live_carry>> - Complexity = 4
                // Dst: (SBCSSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*36526*/     /*Scope*/ 27, /*->36554*/
/*36527*/       OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*36529*/       OPC_CheckType, MVT::i32,
/*36531*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36533*/       OPC_EmitInteger, MVT::i32, 14, 
/*36536*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36539*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36542*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (sube:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_sube_dead_carry>> - Complexity = 4
                // Dst: (t2SBCrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36554*/     /*Scope*/ 28, /*->36583*/
/*36555*/       OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*36557*/       OPC_CheckType, MVT::i32,
/*36559*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36561*/       OPC_EmitInteger, MVT::i32, 14, 
/*36564*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36567*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36570*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCSrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (sube:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_sube_live_carry>> - Complexity = 4
                // Dst: (t2SBCSrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36583*/     /*Scope*/ 25, /*->36609*/
/*36584*/       OPC_CheckType, MVT::i32,
/*36586*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36588*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*36591*/       OPC_EmitInteger, MVT::i32, 14, 
/*36594*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36597*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSBC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (sube:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tSBC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*36609*/     0, /*End of Scope*/
/*36610*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 119,  TARGET_VAL(ARMISD::PIC_ADD),// ->36733
/*36614*/   OPC_Scope, 67, /*->36683*/ // 2 children in Scope
/*36616*/     OPC_MoveChild, 0,
/*36618*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*36621*/     OPC_RecordMemRef,
/*36622*/     OPC_RecordNode, // #0 = 'ld' chained node
/*36623*/     OPC_CheckFoldableChainNode,
/*36624*/     OPC_MoveChild, 1,
/*36626*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*36629*/     OPC_RecordChild0, // #1 = $addr
/*36630*/     OPC_MoveChild, 0,
/*36632*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*36635*/     OPC_MoveParent,
/*36636*/     OPC_MoveParent,
/*36637*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*36639*/     OPC_CheckPredicate, 24, // Predicate_load
/*36641*/     OPC_MoveParent,
/*36642*/     OPC_RecordChild1, // #2 = $cp
/*36643*/     OPC_MoveChild, 1,
/*36645*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36648*/     OPC_MoveParent,
/*36649*/     OPC_CheckType, MVT::i32,
/*36651*/     OPC_Scope, 14, /*->36667*/ // 2 children in Scope
/*36653*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36655*/       OPC_EmitMergeInputChains1_0,
/*36656*/       OPC_EmitConvertToTarget, 2,
/*36658*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*36667*/     /*Scope*/ 14, /*->36682*/
/*36668*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36670*/       OPC_EmitMergeInputChains1_0,
/*36671*/       OPC_EmitConvertToTarget, 2,
/*36673*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*36682*/     0, /*End of Scope*/
/*36683*/   /*Scope*/ 48, /*->36732*/
/*36684*/     OPC_RecordChild0, // #0 = $a
/*36685*/     OPC_RecordChild1, // #1 = $cp
/*36686*/     OPC_MoveChild, 1,
/*36688*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36691*/     OPC_MoveParent,
/*36692*/     OPC_CheckType, MVT::i32,
/*36694*/     OPC_Scope, 21, /*->36717*/ // 2 children in Scope
/*36696*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36698*/       OPC_EmitConvertToTarget, 1,
/*36700*/       OPC_EmitInteger, MVT::i32, 14, 
/*36703*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36706*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*36717*/     /*Scope*/ 13, /*->36731*/
/*36718*/       OPC_CheckPatternPredicate, 16, // (Subtarget->isThumb())
/*36720*/       OPC_EmitConvertToTarget, 1,
/*36722*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tPICADD), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*36731*/     0, /*End of Scope*/
/*36732*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70,  TARGET_VAL(ARMISD::BCC_i64),// ->36806
/*36736*/   OPC_RecordNode,   // #0 = 'ARMBcci64' chained node
/*36737*/   OPC_RecordChild1, // #1 = $cc
/*36738*/   OPC_MoveChild, 1,
/*36740*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36743*/   OPC_MoveParent,
/*36744*/   OPC_RecordChild2, // #2 = $lhs1
/*36745*/   OPC_RecordChild3, // #3 = $lhs2
/*36746*/   OPC_Scope, 31, /*->36779*/ // 2 children in Scope
/*36748*/     OPC_MoveChild, 4,
/*36750*/     OPC_CheckInteger, 0, 
/*36752*/     OPC_MoveParent,
/*36753*/     OPC_MoveChild, 5,
/*36755*/     OPC_CheckInteger, 0, 
/*36757*/     OPC_MoveParent,
/*36758*/     OPC_RecordChild6, // #4 = $dst
/*36759*/     OPC_MoveChild, 6,
/*36761*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*36764*/     OPC_MoveParent,
/*36765*/     OPC_EmitMergeInputChains1_0,
/*36766*/     OPC_EmitConvertToTarget, 1,
/*36768*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
              // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*36779*/   /*Scope*/ 25, /*->36805*/
/*36780*/     OPC_RecordChild4, // #4 = $rhs1
/*36781*/     OPC_RecordChild5, // #5 = $rhs2
/*36782*/     OPC_RecordChild6, // #6 = $dst
/*36783*/     OPC_MoveChild, 6,
/*36785*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*36788*/     OPC_MoveParent,
/*36789*/     OPC_EmitMergeInputChains1_0,
/*36790*/     OPC_EmitConvertToTarget, 1,
/*36792*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
              // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*36805*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 114|128,18/*2418*/,  TARGET_VAL(ISD::SUB),// ->39228
/*36810*/   OPC_Scope, 122, /*->36934*/ // 7 children in Scope
/*36812*/     OPC_RecordChild0, // #0 = $Rn
/*36813*/     OPC_RecordChild1, // #1 = $shift
/*36814*/     OPC_CheckType, MVT::i32,
/*36816*/     OPC_Scope, 58, /*->36876*/ // 2 children in Scope
/*36818*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36820*/       OPC_Scope, 26, /*->36848*/ // 2 children in Scope
/*36822*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*36825*/         OPC_EmitInteger, MVT::i32, 14, 
/*36828*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36831*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36834*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrs), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
                  // Dst: (SUBrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*36848*/       /*Scope*/ 26, /*->36875*/
/*36849*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*36852*/         OPC_EmitInteger, MVT::i32, 14, 
/*36855*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36861*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrs), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 so_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (RSBrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*36875*/       0, /*End of Scope*/
/*36876*/     /*Scope*/ 56, /*->36933*/
/*36877*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36879*/       OPC_Scope, 25, /*->36906*/ // 2 children in Scope
/*36881*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36884*/         OPC_EmitInteger, MVT::i32, 14, 
/*36887*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36890*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36893*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2SUBrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36906*/       /*Scope*/ 25, /*->36932*/
/*36907*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36910*/         OPC_EmitInteger, MVT::i32, 14, 
/*36913*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36916*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36919*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36932*/       0, /*End of Scope*/
/*36933*/     0, /*End of Scope*/
/*36934*/   /*Scope*/ 66|128,1/*194*/, /*->37130*/
/*36936*/     OPC_MoveChild, 0,
/*36938*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36941*/     OPC_MoveChild, 0,
/*36943*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*36946*/     OPC_MoveChild, 0,
/*36948*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*36951*/     OPC_MoveParent,
/*36952*/     OPC_CheckPredicate, 59, // Predicate_NEONimmAllZerosV
/*36954*/     OPC_SwitchType /*2 cases */, 85,  MVT::v2i32,// ->37042
/*36957*/       OPC_MoveParent,
/*36958*/       OPC_MoveParent,
/*36959*/       OPC_RecordChild1, // #0 = $Vm
/*36960*/       OPC_SwitchType /*2 cases */, 38,  MVT::v8i8,// ->37001
/*36963*/         OPC_Scope, 18, /*->36983*/ // 2 children in Scope
/*36965*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36967*/           OPC_EmitInteger, MVT::i32, 14, 
/*36970*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36973*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*36983*/         /*Scope*/ 16, /*->37000*/
/*36984*/           OPC_EmitInteger, MVT::i32, 14, 
/*36987*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36990*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*37000*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i16,// ->37041
/*37003*/         OPC_Scope, 18, /*->37023*/ // 2 children in Scope
/*37005*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37007*/           OPC_EmitInteger, MVT::i32, 14, 
/*37010*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37013*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*37023*/         /*Scope*/ 16, /*->37040*/
/*37024*/           OPC_EmitInteger, MVT::i32, 14, 
/*37027*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37030*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*37040*/         0, /*End of Scope*/
                0, // EndSwitchType
              /*SwitchType*/ 85,  MVT::v4i32,// ->37129
/*37044*/       OPC_MoveParent,
/*37045*/       OPC_MoveParent,
/*37046*/       OPC_RecordChild1, // #0 = $Vm
/*37047*/       OPC_SwitchType /*2 cases */, 38,  MVT::v16i8,// ->37088
/*37050*/         OPC_Scope, 18, /*->37070*/ // 2 children in Scope
/*37052*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37054*/           OPC_EmitInteger, MVT::i32, 14, 
/*37057*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37060*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*37070*/         /*Scope*/ 16, /*->37087*/
/*37071*/           OPC_EmitInteger, MVT::i32, 14, 
/*37074*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37077*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*37087*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v8i16,// ->37128
/*37090*/         OPC_Scope, 18, /*->37110*/ // 2 children in Scope
/*37092*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37094*/           OPC_EmitInteger, MVT::i32, 14, 
/*37097*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37100*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*37110*/         /*Scope*/ 16, /*->37127*/
/*37111*/           OPC_EmitInteger, MVT::i32, 14, 
/*37114*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37117*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*37127*/         0, /*End of Scope*/
                0, // EndSwitchType
              0, // EndSwitchType
/*37130*/   /*Scope*/ 71|128,5/*711*/, /*->37843*/
/*37132*/     OPC_RecordChild0, // #0 = $src1
/*37133*/     OPC_MoveChild, 1,
/*37135*/     OPC_SwitchOpcode /*3 cases */, 126|128,3/*510*/,  TARGET_VAL(ISD::MUL),// ->37650
/*37140*/       OPC_Scope, 9|128,1/*137*/, /*->37280*/ // 4 children in Scope
/*37143*/         OPC_RecordChild0, // #1 = $Vn
/*37144*/         OPC_MoveChild, 1,
/*37146*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37149*/         OPC_RecordChild0, // #2 = $Vm
/*37150*/         OPC_Scope, 63, /*->37215*/ // 2 children in Scope
/*37152*/           OPC_CheckChild0Type, MVT::v4i16,
/*37154*/           OPC_RecordChild1, // #3 = $lane
/*37155*/           OPC_MoveChild, 1,
/*37157*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37160*/           OPC_MoveParent,
/*37161*/           OPC_MoveParent,
/*37162*/           OPC_MoveParent,
/*37163*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->37189
/*37166*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37168*/             OPC_EmitConvertToTarget, 3,
/*37170*/             OPC_EmitInteger, MVT::i32, 14, 
/*37173*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37176*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->37214
/*37191*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37193*/             OPC_EmitConvertToTarget, 3,
/*37195*/             OPC_EmitInteger, MVT::i32, 14, 
/*37198*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37201*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*37215*/         /*Scope*/ 63, /*->37279*/
/*37216*/           OPC_CheckChild0Type, MVT::v2i32,
/*37218*/           OPC_RecordChild1, // #3 = $lane
/*37219*/           OPC_MoveChild, 1,
/*37221*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37224*/           OPC_MoveParent,
/*37225*/           OPC_MoveParent,
/*37226*/           OPC_MoveParent,
/*37227*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->37253
/*37230*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37232*/             OPC_EmitConvertToTarget, 3,
/*37234*/             OPC_EmitInteger, MVT::i32, 14, 
/*37237*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37240*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->37278
/*37255*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37257*/             OPC_EmitConvertToTarget, 3,
/*37259*/             OPC_EmitInteger, MVT::i32, 14, 
/*37262*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37265*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*37279*/         0, /*End of Scope*/
/*37280*/       /*Scope*/ 10|128,1/*138*/, /*->37420*/
/*37282*/         OPC_MoveChild, 0,
/*37284*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37287*/         OPC_RecordChild0, // #1 = $Vm
/*37288*/         OPC_Scope, 64, /*->37354*/ // 2 children in Scope
/*37290*/           OPC_CheckChild0Type, MVT::v4i16,
/*37292*/           OPC_RecordChild1, // #2 = $lane
/*37293*/           OPC_MoveChild, 1,
/*37295*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37298*/           OPC_MoveParent,
/*37299*/           OPC_MoveParent,
/*37300*/           OPC_RecordChild1, // #3 = $Vn
/*37301*/           OPC_MoveParent,
/*37302*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->37328
/*37305*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37307*/             OPC_EmitConvertToTarget, 2,
/*37309*/             OPC_EmitInteger, MVT::i32, 14, 
/*37312*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37315*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->37353
/*37330*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37332*/             OPC_EmitConvertToTarget, 2,
/*37334*/             OPC_EmitInteger, MVT::i32, 14, 
/*37337*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37340*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*37354*/         /*Scope*/ 64, /*->37419*/
/*37355*/           OPC_CheckChild0Type, MVT::v2i32,
/*37357*/           OPC_RecordChild1, // #2 = $lane
/*37358*/           OPC_MoveChild, 1,
/*37360*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37363*/           OPC_MoveParent,
/*37364*/           OPC_MoveParent,
/*37365*/           OPC_RecordChild1, // #3 = $Vn
/*37366*/           OPC_MoveParent,
/*37367*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->37393
/*37370*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37372*/             OPC_EmitConvertToTarget, 2,
/*37374*/             OPC_EmitInteger, MVT::i32, 14, 
/*37377*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37380*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->37418
/*37395*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37397*/             OPC_EmitConvertToTarget, 2,
/*37399*/             OPC_EmitInteger, MVT::i32, 14, 
/*37402*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37405*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*37419*/         0, /*End of Scope*/
/*37420*/       /*Scope*/ 113, /*->37534*/
/*37421*/         OPC_RecordChild0, // #1 = $src2
/*37422*/         OPC_MoveChild, 1,
/*37424*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37427*/         OPC_RecordChild0, // #2 = $src3
/*37428*/         OPC_Scope, 51, /*->37481*/ // 2 children in Scope
/*37430*/           OPC_CheckChild0Type, MVT::v8i16,
/*37432*/           OPC_RecordChild1, // #3 = $lane
/*37433*/           OPC_MoveChild, 1,
/*37435*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37438*/           OPC_MoveParent,
/*37439*/           OPC_MoveParent,
/*37440*/           OPC_MoveParent,
/*37441*/           OPC_CheckType, MVT::v8i16,
/*37443*/           OPC_EmitConvertToTarget, 3,
/*37445*/           OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*37448*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6 
/*37457*/           OPC_EmitConvertToTarget, 3,
/*37459*/           OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*37462*/           OPC_EmitInteger, MVT::i32, 14, 
/*37465*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37468*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*37481*/         /*Scope*/ 51, /*->37533*/
/*37482*/           OPC_CheckChild0Type, MVT::v4i32,
/*37484*/           OPC_RecordChild1, // #3 = $lane
/*37485*/           OPC_MoveChild, 1,
/*37487*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37490*/           OPC_MoveParent,
/*37491*/           OPC_MoveParent,
/*37492*/           OPC_MoveParent,
/*37493*/           OPC_CheckType, MVT::v4i32,
/*37495*/           OPC_EmitConvertToTarget, 3,
/*37497*/           OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*37500*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*37509*/           OPC_EmitConvertToTarget, 3,
/*37511*/           OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*37514*/           OPC_EmitInteger, MVT::i32, 14, 
/*37517*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37520*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*37533*/         0, /*End of Scope*/
/*37534*/       /*Scope*/ 114, /*->37649*/
/*37535*/         OPC_MoveChild, 0,
/*37537*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37540*/         OPC_RecordChild0, // #1 = $src3
/*37541*/         OPC_Scope, 52, /*->37595*/ // 2 children in Scope
/*37543*/           OPC_CheckChild0Type, MVT::v8i16,
/*37545*/           OPC_RecordChild1, // #2 = $lane
/*37546*/           OPC_MoveChild, 1,
/*37548*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37551*/           OPC_MoveParent,
/*37552*/           OPC_MoveParent,
/*37553*/           OPC_RecordChild1, // #3 = $src2
/*37554*/           OPC_MoveParent,
/*37555*/           OPC_CheckType, MVT::v8i16,
/*37557*/           OPC_EmitConvertToTarget, 2,
/*37559*/           OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*37562*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6 
/*37571*/           OPC_EmitConvertToTarget, 2,
/*37573*/           OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*37576*/           OPC_EmitInteger, MVT::i32, 14, 
/*37579*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37582*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*37595*/         /*Scope*/ 52, /*->37648*/
/*37596*/           OPC_CheckChild0Type, MVT::v4i32,
/*37598*/           OPC_RecordChild1, // #2 = $lane
/*37599*/           OPC_MoveChild, 1,
/*37601*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37604*/           OPC_MoveParent,
/*37605*/           OPC_MoveParent,
/*37606*/           OPC_RecordChild1, // #3 = $src2
/*37607*/           OPC_MoveParent,
/*37608*/           OPC_CheckType, MVT::v4i32,
/*37610*/           OPC_EmitConvertToTarget, 2,
/*37612*/           OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*37615*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*37624*/           OPC_EmitConvertToTarget, 2,
/*37626*/           OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*37629*/           OPC_EmitInteger, MVT::i32, 14, 
/*37632*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37635*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*37648*/         0, /*End of Scope*/
/*37649*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->37746
/*37653*/       OPC_RecordChild0, // #1 = $Vn
/*37654*/       OPC_Scope, 44, /*->37700*/ // 2 children in Scope
/*37656*/         OPC_CheckChild0Type, MVT::v4i16,
/*37658*/         OPC_MoveChild, 1,
/*37660*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37663*/         OPC_RecordChild0, // #2 = $Vm
/*37664*/         OPC_CheckChild0Type, MVT::v4i16,
/*37666*/         OPC_RecordChild1, // #3 = $lane
/*37667*/         OPC_MoveChild, 1,
/*37669*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37672*/         OPC_MoveParent,
/*37673*/         OPC_MoveParent,
/*37674*/         OPC_MoveParent,
/*37675*/         OPC_CheckType, MVT::v4i32,
/*37677*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37679*/         OPC_EmitConvertToTarget, 3,
/*37681*/         OPC_EmitInteger, MVT::i32, 14, 
/*37684*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37687*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*37700*/       /*Scope*/ 44, /*->37745*/
/*37701*/         OPC_CheckChild0Type, MVT::v2i32,
/*37703*/         OPC_MoveChild, 1,
/*37705*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37708*/         OPC_RecordChild0, // #2 = $Vm
/*37709*/         OPC_CheckChild0Type, MVT::v2i32,
/*37711*/         OPC_RecordChild1, // #3 = $lane
/*37712*/         OPC_MoveChild, 1,
/*37714*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37717*/         OPC_MoveParent,
/*37718*/         OPC_MoveParent,
/*37719*/         OPC_MoveParent,
/*37720*/         OPC_CheckType, MVT::v2i64,
/*37722*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37724*/         OPC_EmitConvertToTarget, 3,
/*37726*/         OPC_EmitInteger, MVT::i32, 14, 
/*37729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37732*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*37745*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->37842
/*37749*/       OPC_RecordChild0, // #1 = $Vn
/*37750*/       OPC_Scope, 44, /*->37796*/ // 2 children in Scope
/*37752*/         OPC_CheckChild0Type, MVT::v4i16,
/*37754*/         OPC_MoveChild, 1,
/*37756*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37759*/         OPC_RecordChild0, // #2 = $Vm
/*37760*/         OPC_CheckChild0Type, MVT::v4i16,
/*37762*/         OPC_RecordChild1, // #3 = $lane
/*37763*/         OPC_MoveChild, 1,
/*37765*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37768*/         OPC_MoveParent,
/*37769*/         OPC_MoveParent,
/*37770*/         OPC_MoveParent,
/*37771*/         OPC_CheckType, MVT::v4i32,
/*37773*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37775*/         OPC_EmitConvertToTarget, 3,
/*37777*/         OPC_EmitInteger, MVT::i32, 14, 
/*37780*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37783*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*37796*/       /*Scope*/ 44, /*->37841*/
/*37797*/         OPC_CheckChild0Type, MVT::v2i32,
/*37799*/         OPC_MoveChild, 1,
/*37801*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37804*/         OPC_RecordChild0, // #2 = $Vm
/*37805*/         OPC_CheckChild0Type, MVT::v2i32,
/*37807*/         OPC_RecordChild1, // #3 = $lane
/*37808*/         OPC_MoveChild, 1,
/*37810*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37813*/         OPC_MoveParent,
/*37814*/         OPC_MoveParent,
/*37815*/         OPC_MoveParent,
/*37816*/         OPC_CheckType, MVT::v2i64,
/*37818*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37820*/         OPC_EmitConvertToTarget, 3,
/*37822*/         OPC_EmitInteger, MVT::i32, 14, 
/*37825*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37828*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*37841*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*37843*/   /*Scope*/ 1|128,1/*129*/, /*->37974*/
/*37845*/     OPC_MoveChild, 0,
/*37847*/     OPC_Scope, 95, /*->37944*/ // 2 children in Scope
/*37849*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*37852*/       OPC_MoveChild, 0,
/*37854*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*37857*/       OPC_MoveParent,
/*37858*/       OPC_CheckPredicate, 59, // Predicate_NEONimmAllZerosV
/*37860*/       OPC_MoveParent,
/*37861*/       OPC_RecordChild1, // #0 = $Vm
/*37862*/       OPC_SwitchType /*2 cases */, 38,  MVT::v2i32,// ->37903
/*37865*/         OPC_Scope, 18, /*->37885*/ // 2 children in Scope
/*37867*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37869*/           OPC_EmitInteger, MVT::i32, 14, 
/*37872*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37875*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*37885*/         /*Scope*/ 16, /*->37902*/
/*37886*/           OPC_EmitInteger, MVT::i32, 14, 
/*37889*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37892*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*37902*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i32,// ->37943
/*37905*/         OPC_Scope, 18, /*->37925*/ // 2 children in Scope
/*37907*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37909*/           OPC_EmitInteger, MVT::i32, 14, 
/*37912*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37915*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*37925*/         /*Scope*/ 16, /*->37942*/
/*37926*/           OPC_EmitInteger, MVT::i32, 14, 
/*37929*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37932*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*37942*/         0, /*End of Scope*/
                0, // EndSwitchType
/*37944*/     /*Scope*/ 28, /*->37973*/
/*37945*/       OPC_CheckInteger, 0, 
/*37947*/       OPC_MoveParent,
/*37948*/       OPC_RecordChild1, // #0 = $Rn
/*37949*/       OPC_CheckType, MVT::i32,
/*37951*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37953*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*37956*/       OPC_EmitInteger, MVT::i32, 14, 
/*37959*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37962*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tRSB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
                // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*37973*/     0, /*End of Scope*/
/*37974*/   /*Scope*/ 112|128,2/*368*/, /*->38344*/
/*37976*/     OPC_RecordChild0, // #0 = $Rn
/*37977*/     OPC_Scope, 36, /*->38015*/ // 6 children in Scope
/*37979*/       OPC_RecordChild1, // #1 = $imm
/*37980*/       OPC_MoveChild, 1,
/*37982*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37985*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*37987*/       OPC_MoveParent,
/*37988*/       OPC_CheckType, MVT::i32,
/*37990*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*37992*/       OPC_EmitConvertToTarget, 1,
/*37994*/       OPC_EmitInteger, MVT::i32, 14, 
/*37997*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38000*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38003*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38015*/     /*Scope*/ 36, /*->38052*/
/*38016*/       OPC_MoveChild, 0,
/*38018*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38021*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*38023*/       OPC_MoveParent,
/*38024*/       OPC_RecordChild1, // #1 = $Rn
/*38025*/       OPC_CheckType, MVT::i32,
/*38027*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*38029*/       OPC_EmitConvertToTarget, 0,
/*38031*/       OPC_EmitInteger, MVT::i32, 14, 
/*38034*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38037*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38040*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38052*/     /*Scope*/ 66, /*->38119*/
/*38053*/       OPC_RecordChild1, // #1 = $imm
/*38054*/       OPC_MoveChild, 1,
/*38056*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38059*/       OPC_Scope, 30, /*->38091*/ // 2 children in Scope
/*38061*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*38063*/         OPC_MoveParent,
/*38064*/         OPC_CheckType, MVT::i32,
/*38066*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38068*/         OPC_EmitConvertToTarget, 1,
/*38070*/         OPC_EmitInteger, MVT::i32, 14, 
/*38073*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38076*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38079*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38091*/       /*Scope*/ 26, /*->38118*/
/*38092*/         OPC_CheckPredicate, 17, // Predicate_imm0_4095
/*38094*/         OPC_MoveParent,
/*38095*/         OPC_CheckType, MVT::i32,
/*38097*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38099*/         OPC_EmitConvertToTarget, 1,
/*38101*/         OPC_EmitInteger, MVT::i32, 14, 
/*38104*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38107*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38118*/       0, /*End of Scope*/
/*38119*/     /*Scope*/ 36, /*->38156*/
/*38120*/       OPC_MoveChild, 0,
/*38122*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38125*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*38127*/       OPC_MoveParent,
/*38128*/       OPC_RecordChild1, // #1 = $Rn
/*38129*/       OPC_CheckType, MVT::i32,
/*38131*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38133*/       OPC_EmitConvertToTarget, 0,
/*38135*/       OPC_EmitInteger, MVT::i32, 14, 
/*38138*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38141*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38144*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*38156*/     /*Scope*/ 108, /*->38265*/
/*38157*/       OPC_MoveChild, 1,
/*38159*/       OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::MUL),// ->38212
/*38163*/         OPC_RecordChild0, // #1 = $Rn
/*38164*/         OPC_RecordChild1, // #2 = $Rm
/*38165*/         OPC_MoveParent,
/*38166*/         OPC_CheckType, MVT::i32,
/*38168*/         OPC_Scope, 20, /*->38190*/ // 2 children in Scope
/*38170*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*38172*/           OPC_EmitInteger, MVT::i32, 14, 
/*38175*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38178*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*38190*/         /*Scope*/ 20, /*->38211*/
/*38191*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38193*/           OPC_EmitInteger, MVT::i32, 14, 
/*38196*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38199*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*38211*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::MULHS),// ->38264
/*38215*/         OPC_RecordChild0, // #1 = $Rn
/*38216*/         OPC_RecordChild1, // #2 = $Rm
/*38217*/         OPC_MoveParent,
/*38218*/         OPC_CheckType, MVT::i32,
/*38220*/         OPC_Scope, 20, /*->38242*/ // 2 children in Scope
/*38222*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*38224*/           OPC_EmitInteger, MVT::i32, 14, 
/*38227*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38230*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (SMMLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*38242*/         /*Scope*/ 20, /*->38263*/
/*38243*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38245*/           OPC_EmitInteger, MVT::i32, 14, 
/*38248*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38251*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2SMMLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*38263*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*38265*/     /*Scope*/ 77, /*->38343*/
/*38266*/       OPC_RecordChild1, // #1 = $Rm
/*38267*/       OPC_CheckType, MVT::i32,
/*38269*/       OPC_Scope, 23, /*->38294*/ // 3 children in Scope
/*38271*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*38273*/         OPC_EmitInteger, MVT::i32, 14, 
/*38276*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38279*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38282*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*38294*/       /*Scope*/ 23, /*->38318*/
/*38295*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38297*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38300*/         OPC_EmitInteger, MVT::i32, 14, 
/*38303*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38306*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38318*/       /*Scope*/ 23, /*->38342*/
/*38319*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38321*/         OPC_EmitInteger, MVT::i32, 14, 
/*38324*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38327*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38330*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBrr:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*38342*/       0, /*End of Scope*/
/*38343*/     0, /*End of Scope*/
/*38344*/   /*Scope*/ 92|128,1/*220*/, /*->38566*/
/*38346*/     OPC_MoveChild, 0,
/*38348*/     OPC_SwitchOpcode /*2 cases */, 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->38457
/*38352*/       OPC_RecordChild0, // #0 = $Vn
/*38353*/       OPC_Scope, 33, /*->38388*/ // 3 children in Scope
/*38355*/         OPC_CheckChild0Type, MVT::v8i8,
/*38357*/         OPC_MoveParent,
/*38358*/         OPC_MoveChild, 1,
/*38360*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*38363*/         OPC_RecordChild0, // #1 = $Vm
/*38364*/         OPC_CheckChild0Type, MVT::v8i8,
/*38366*/         OPC_MoveParent,
/*38367*/         OPC_CheckType, MVT::v8i16,
/*38369*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38371*/         OPC_EmitInteger, MVT::i32, 14, 
/*38374*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38377*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*38388*/       /*Scope*/ 33, /*->38422*/
/*38389*/         OPC_CheckChild0Type, MVT::v4i16,
/*38391*/         OPC_MoveParent,
/*38392*/         OPC_MoveChild, 1,
/*38394*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*38397*/         OPC_RecordChild0, // #1 = $Vm
/*38398*/         OPC_CheckChild0Type, MVT::v4i16,
/*38400*/         OPC_MoveParent,
/*38401*/         OPC_CheckType, MVT::v4i32,
/*38403*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38405*/         OPC_EmitInteger, MVT::i32, 14, 
/*38408*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38411*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*38422*/       /*Scope*/ 33, /*->38456*/
/*38423*/         OPC_CheckChild0Type, MVT::v2i32,
/*38425*/         OPC_MoveParent,
/*38426*/         OPC_MoveChild, 1,
/*38428*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*38431*/         OPC_RecordChild0, // #1 = $Vm
/*38432*/         OPC_CheckChild0Type, MVT::v2i32,
/*38434*/         OPC_MoveParent,
/*38435*/         OPC_CheckType, MVT::v2i64,
/*38437*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38439*/         OPC_EmitInteger, MVT::i32, 14, 
/*38442*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38445*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*38456*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->38565
/*38460*/       OPC_RecordChild0, // #0 = $Vn
/*38461*/       OPC_Scope, 33, /*->38496*/ // 3 children in Scope
/*38463*/         OPC_CheckChild0Type, MVT::v8i8,
/*38465*/         OPC_MoveParent,
/*38466*/         OPC_MoveChild, 1,
/*38468*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*38471*/         OPC_RecordChild0, // #1 = $Vm
/*38472*/         OPC_CheckChild0Type, MVT::v8i8,
/*38474*/         OPC_MoveParent,
/*38475*/         OPC_CheckType, MVT::v8i16,
/*38477*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38479*/         OPC_EmitInteger, MVT::i32, 14, 
/*38482*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38485*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*38496*/       /*Scope*/ 33, /*->38530*/
/*38497*/         OPC_CheckChild0Type, MVT::v4i16,
/*38499*/         OPC_MoveParent,
/*38500*/         OPC_MoveChild, 1,
/*38502*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*38505*/         OPC_RecordChild0, // #1 = $Vm
/*38506*/         OPC_CheckChild0Type, MVT::v4i16,
/*38508*/         OPC_MoveParent,
/*38509*/         OPC_CheckType, MVT::v4i32,
/*38511*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38513*/         OPC_EmitInteger, MVT::i32, 14, 
/*38516*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38519*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*38530*/       /*Scope*/ 33, /*->38564*/
/*38531*/         OPC_CheckChild0Type, MVT::v2i32,
/*38533*/         OPC_MoveParent,
/*38534*/         OPC_MoveChild, 1,
/*38536*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*38539*/         OPC_RecordChild0, // #1 = $Vm
/*38540*/         OPC_CheckChild0Type, MVT::v2i32,
/*38542*/         OPC_MoveParent,
/*38543*/         OPC_CheckType, MVT::v2i64,
/*38545*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38547*/         OPC_EmitInteger, MVT::i32, 14, 
/*38550*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38553*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*38564*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*38566*/   /*Scope*/ 19|128,5/*659*/, /*->39227*/
/*38568*/     OPC_RecordChild0, // #0 = $src1
/*38569*/     OPC_Scope, 97|128,3/*481*/, /*->39053*/ // 2 children in Scope
/*38572*/       OPC_MoveChild, 1,
/*38574*/       OPC_SwitchOpcode /*5 cases */, 9|128,1/*137*/,  TARGET_VAL(ISD::MUL),// ->38716
/*38579*/         OPC_RecordChild0, // #1 = $Vn
/*38580*/         OPC_RecordChild1, // #2 = $Vm
/*38581*/         OPC_MoveParent,
/*38582*/         OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->38605
/*38585*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38587*/           OPC_EmitInteger, MVT::i32, 14, 
/*38590*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38593*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i16,// ->38627
/*38607*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38609*/           OPC_EmitInteger, MVT::i32, 14, 
/*38612*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38615*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v2i32,// ->38649
/*38629*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38631*/           OPC_EmitInteger, MVT::i32, 14, 
/*38634*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38637*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  /*SwitchType*/ 20,  MVT::v16i8,// ->38671
/*38651*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38653*/           OPC_EmitInteger, MVT::i32, 14, 
/*38656*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38659*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v8i16,// ->38693
/*38673*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38675*/           OPC_EmitInteger, MVT::i32, 14, 
/*38678*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38681*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i32,// ->38715
/*38695*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38697*/           OPC_EmitInteger, MVT::i32, 14, 
/*38700*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38703*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                  0, // EndSwitchType
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->38803
/*38719*/         OPC_RecordChild0, // #1 = $Vn
/*38720*/         OPC_Scope, 26, /*->38748*/ // 3 children in Scope
/*38722*/           OPC_CheckChild0Type, MVT::v8i8,
/*38724*/           OPC_RecordChild1, // #2 = $Vm
/*38725*/           OPC_MoveParent,
/*38726*/           OPC_CheckType, MVT::v8i16,
/*38728*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38730*/           OPC_EmitInteger, MVT::i32, 14, 
/*38733*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38736*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*38748*/         /*Scope*/ 26, /*->38775*/
/*38749*/           OPC_CheckChild0Type, MVT::v4i16,
/*38751*/           OPC_RecordChild1, // #2 = $Vm
/*38752*/           OPC_MoveParent,
/*38753*/           OPC_CheckType, MVT::v4i32,
/*38755*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38757*/           OPC_EmitInteger, MVT::i32, 14, 
/*38760*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38763*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*38775*/         /*Scope*/ 26, /*->38802*/
/*38776*/           OPC_CheckChild0Type, MVT::v2i32,
/*38778*/           OPC_RecordChild1, // #2 = $Vm
/*38779*/           OPC_MoveParent,
/*38780*/           OPC_CheckType, MVT::v2i64,
/*38782*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38784*/           OPC_EmitInteger, MVT::i32, 14, 
/*38787*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38790*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*38802*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->38890
/*38806*/         OPC_RecordChild0, // #1 = $Vn
/*38807*/         OPC_Scope, 26, /*->38835*/ // 3 children in Scope
/*38809*/           OPC_CheckChild0Type, MVT::v8i8,
/*38811*/           OPC_RecordChild1, // #2 = $Vm
/*38812*/           OPC_MoveParent,
/*38813*/           OPC_CheckType, MVT::v8i16,
/*38815*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38817*/           OPC_EmitInteger, MVT::i32, 14, 
/*38820*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38823*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*38835*/         /*Scope*/ 26, /*->38862*/
/*38836*/           OPC_CheckChild0Type, MVT::v4i16,
/*38838*/           OPC_RecordChild1, // #2 = $Vm
/*38839*/           OPC_MoveParent,
/*38840*/           OPC_CheckType, MVT::v4i32,
/*38842*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38844*/           OPC_EmitInteger, MVT::i32, 14, 
/*38847*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38850*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*38862*/         /*Scope*/ 26, /*->38889*/
/*38863*/           OPC_CheckChild0Type, MVT::v2i32,
/*38865*/           OPC_RecordChild1, // #2 = $Vm
/*38866*/           OPC_MoveParent,
/*38867*/           OPC_CheckType, MVT::v2i64,
/*38869*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38871*/           OPC_EmitInteger, MVT::i32, 14, 
/*38874*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38877*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*38889*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->38971
/*38893*/         OPC_RecordChild0, // #1 = $Vm
/*38894*/         OPC_Scope, 24, /*->38920*/ // 3 children in Scope
/*38896*/           OPC_CheckChild0Type, MVT::v8i8,
/*38898*/           OPC_MoveParent,
/*38899*/           OPC_CheckType, MVT::v8i16,
/*38901*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38903*/           OPC_EmitInteger, MVT::i32, 14, 
/*38906*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38909*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*38920*/         /*Scope*/ 24, /*->38945*/
/*38921*/           OPC_CheckChild0Type, MVT::v4i16,
/*38923*/           OPC_MoveParent,
/*38924*/           OPC_CheckType, MVT::v4i32,
/*38926*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38928*/           OPC_EmitInteger, MVT::i32, 14, 
/*38931*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38934*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*38945*/         /*Scope*/ 24, /*->38970*/
/*38946*/           OPC_CheckChild0Type, MVT::v2i32,
/*38948*/           OPC_MoveParent,
/*38949*/           OPC_CheckType, MVT::v2i64,
/*38951*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38953*/           OPC_EmitInteger, MVT::i32, 14, 
/*38956*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38959*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*38970*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->39052
/*38974*/         OPC_RecordChild0, // #1 = $Vm
/*38975*/         OPC_Scope, 24, /*->39001*/ // 3 children in Scope
/*38977*/           OPC_CheckChild0Type, MVT::v8i8,
/*38979*/           OPC_MoveParent,
/*38980*/           OPC_CheckType, MVT::v8i16,
/*38982*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38984*/           OPC_EmitInteger, MVT::i32, 14, 
/*38987*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38990*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*39001*/         /*Scope*/ 24, /*->39026*/
/*39002*/           OPC_CheckChild0Type, MVT::v4i16,
/*39004*/           OPC_MoveParent,
/*39005*/           OPC_CheckType, MVT::v4i32,
/*39007*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39009*/           OPC_EmitInteger, MVT::i32, 14, 
/*39012*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39015*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*39026*/         /*Scope*/ 24, /*->39051*/
/*39027*/           OPC_CheckChild0Type, MVT::v2i32,
/*39029*/           OPC_MoveParent,
/*39030*/           OPC_CheckType, MVT::v2i64,
/*39032*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39034*/           OPC_EmitInteger, MVT::i32, 14, 
/*39037*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39040*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*39051*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*39053*/     /*Scope*/ 43|128,1/*171*/, /*->39226*/
/*39055*/       OPC_RecordChild1, // #1 = $Vm
/*39056*/       OPC_SwitchType /*8 cases */, 19,  MVT::v8i8,// ->39078
/*39059*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39061*/         OPC_EmitInteger, MVT::i32, 14, 
/*39064*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39067*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 19,  MVT::v4i16,// ->39099
/*39080*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39082*/         OPC_EmitInteger, MVT::i32, 14, 
/*39085*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39088*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 19,  MVT::v2i32,// ->39120
/*39101*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39103*/         OPC_EmitInteger, MVT::i32, 14, 
/*39106*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39109*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 19,  MVT::v16i8,// ->39141
/*39122*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39124*/         OPC_EmitInteger, MVT::i32, 14, 
/*39127*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39130*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 19,  MVT::v8i16,// ->39162
/*39143*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39145*/         OPC_EmitInteger, MVT::i32, 14, 
/*39148*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39151*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 19,  MVT::v4i32,// ->39183
/*39164*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39166*/         OPC_EmitInteger, MVT::i32, 14, 
/*39169*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39172*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                /*SwitchType*/ 19,  MVT::v1i64,// ->39204
/*39185*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39187*/         OPC_EmitInteger, MVT::i32, 14, 
/*39190*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39193*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
                /*SwitchType*/ 19,  MVT::v2i64,// ->39225
/*39206*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39208*/         OPC_EmitInteger, MVT::i32, 14, 
/*39211*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39214*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
                0, // EndSwitchType
/*39226*/     0, /*End of Scope*/
/*39227*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 104|128,3/*488*/,  TARGET_VAL(ISD::ADDC),// ->39720
/*39232*/   OPC_RecordChild0, // #0 = $Rn
/*39233*/   OPC_RecordChild1, // #1 = $shift
/*39234*/   OPC_Scope, 108, /*->39344*/ // 3 children in Scope
/*39236*/     OPC_CheckType, MVT::i32,
/*39238*/     OPC_Scope, 52, /*->39292*/ // 2 children in Scope
/*39240*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39242*/       OPC_Scope, 23, /*->39267*/ // 2 children in Scope
/*39244*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*39247*/         OPC_EmitInteger, MVT::i32, 14, 
/*39250*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39253*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrs), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (addc:i32 GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*39267*/       /*Scope*/ 23, /*->39291*/
/*39268*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*39271*/         OPC_EmitInteger, MVT::i32, 14, 
/*39274*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39277*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrs), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (addc:i32 so_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*39291*/       0, /*End of Scope*/
/*39292*/     /*Scope*/ 50, /*->39343*/
/*39293*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39295*/       OPC_Scope, 22, /*->39319*/ // 2 children in Scope
/*39297*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39300*/         OPC_EmitInteger, MVT::i32, 14, 
/*39303*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39306*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (addc:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39319*/       /*Scope*/ 22, /*->39342*/
/*39320*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39323*/         OPC_EmitInteger, MVT::i32, 14, 
/*39326*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39329*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (addc:i32 t2_so_reg:i32:$ShiftedRm, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39342*/       0, /*End of Scope*/
/*39343*/     0, /*End of Scope*/
/*39344*/   /*Scope*/ 30|128,2/*286*/, /*->39632*/
/*39346*/     OPC_MoveChild, 1,
/*39348*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39351*/     OPC_Scope, 30, /*->39383*/ // 9 children in Scope
/*39353*/       OPC_CheckPredicate, 11, // Predicate_imm0_255_neg
/*39355*/       OPC_MoveParent,
/*39356*/       OPC_CheckType, MVT::i32,
/*39358*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39360*/       OPC_EmitConvertToTarget, 1,
/*39362*/       OPC_EmitNodeXForm, 8, 2, // imm_neg_XFORM
/*39365*/       OPC_EmitInteger, MVT::i32, 14, 
/*39368*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39371*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (addc:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_neg>>:$imm))
/*39383*/     /*Scope*/ 27, /*->39411*/
/*39384*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*39386*/       OPC_MoveParent,
/*39387*/       OPC_CheckType, MVT::i32,
/*39389*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39391*/       OPC_EmitConvertToTarget, 1,
/*39393*/       OPC_EmitInteger, MVT::i32, 14, 
/*39396*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39399*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (addc:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39411*/     /*Scope*/ 30, /*->39442*/
/*39412*/       OPC_CheckPredicate, 12, // Predicate_so_imm_neg
/*39414*/       OPC_MoveParent,
/*39415*/       OPC_CheckType, MVT::i32,
/*39417*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39419*/       OPC_EmitConvertToTarget, 1,
/*39421*/       OPC_EmitNodeXForm, 9, 2, // so_imm_neg_XFORM
/*39424*/       OPC_EmitInteger, MVT::i32, 14, 
/*39427*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39430*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (addc:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$src, (so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*39442*/     /*Scope*/ 30, /*->39473*/
/*39443*/       OPC_CheckPredicate, 13, // Predicate_imm0_7
/*39445*/       OPC_MoveParent,
/*39446*/       OPC_CheckType, MVT::i32,
/*39448*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39450*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39453*/       OPC_EmitConvertToTarget, 1,
/*39455*/       OPC_EmitInteger, MVT::i32, 14, 
/*39458*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39461*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*39473*/     /*Scope*/ 30, /*->39504*/
/*39474*/       OPC_CheckPredicate, 14, // Predicate_imm8_255
/*39476*/       OPC_MoveParent,
/*39477*/       OPC_CheckType, MVT::i32,
/*39479*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39481*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39484*/       OPC_EmitConvertToTarget, 1,
/*39486*/       OPC_EmitInteger, MVT::i32, 14, 
/*39489*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39492*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*39504*/     /*Scope*/ 33, /*->39538*/
/*39505*/       OPC_CheckPredicate, 15, // Predicate_imm0_7_neg
/*39507*/       OPC_MoveParent,
/*39508*/       OPC_CheckType, MVT::i32,
/*39510*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39512*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39515*/       OPC_EmitConvertToTarget, 1,
/*39517*/       OPC_EmitNodeXForm, 8, 3, // imm_neg_XFORM
/*39520*/       OPC_EmitInteger, MVT::i32, 14, 
/*39523*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39526*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*39538*/     /*Scope*/ 33, /*->39572*/
/*39539*/       OPC_CheckPredicate, 16, // Predicate_imm8_255_neg
/*39541*/       OPC_MoveParent,
/*39542*/       OPC_CheckType, MVT::i32,
/*39544*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39546*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39549*/       OPC_EmitConvertToTarget, 1,
/*39551*/       OPC_EmitNodeXForm, 8, 3, // imm_neg_XFORM
/*39554*/       OPC_EmitInteger, MVT::i32, 14, 
/*39557*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39560*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*39572*/     /*Scope*/ 27, /*->39600*/
/*39573*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*39575*/       OPC_MoveParent,
/*39576*/       OPC_CheckType, MVT::i32,
/*39578*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39580*/       OPC_EmitConvertToTarget, 1,
/*39582*/       OPC_EmitInteger, MVT::i32, 14, 
/*39585*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39588*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (addc:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39600*/     /*Scope*/ 30, /*->39631*/
/*39601*/       OPC_CheckPredicate, 18, // Predicate_t2_so_imm_neg
/*39603*/       OPC_MoveParent,
/*39604*/       OPC_CheckType, MVT::i32,
/*39606*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39608*/       OPC_EmitConvertToTarget, 1,
/*39610*/       OPC_EmitNodeXForm, 10, 2, // t2_so_imm_neg_XFORM
/*39613*/       OPC_EmitInteger, MVT::i32, 14, 
/*39616*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39619*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (addc:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*39631*/     0, /*End of Scope*/
/*39632*/   /*Scope*/ 86, /*->39719*/
/*39633*/     OPC_CheckType, MVT::i32,
/*39635*/     OPC_Scope, 20, /*->39657*/ // 3 children in Scope
/*39637*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39639*/       OPC_EmitInteger, MVT::i32, 14, 
/*39642*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39645*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrr), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (addc:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*39657*/     /*Scope*/ 23, /*->39681*/
/*39658*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39660*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39663*/       OPC_EmitInteger, MVT::i32, 14, 
/*39666*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39669*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*39681*/     /*Scope*/ 36, /*->39718*/
/*39682*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39684*/       OPC_EmitInteger, MVT::i32, 14, 
/*39687*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39690*/       OPC_Scope, 12, /*->39704*/ // 2 children in Scope
/*39692*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (addc:i32 GPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*39704*/       /*Scope*/ 12, /*->39717*/
/*39705*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (addc:i32 rGPR:i32:$Rm, GPR:i32:$Rn) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*39717*/       0, /*End of Scope*/
/*39718*/     0, /*End of Scope*/
/*39719*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 68|128,2/*324*/,  TARGET_VAL(ISD::SUBC),// ->40048
/*39724*/   OPC_RecordChild0, // #0 = $Rn
/*39725*/   OPC_Scope, 17|128,1/*145*/, /*->39873*/ // 5 children in Scope
/*39728*/     OPC_RecordChild1, // #1 = $shift
/*39729*/     OPC_Scope, 108, /*->39839*/ // 2 children in Scope
/*39731*/       OPC_CheckType, MVT::i32,
/*39733*/       OPC_Scope, 52, /*->39787*/ // 2 children in Scope
/*39735*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39737*/         OPC_Scope, 23, /*->39762*/ // 2 children in Scope
/*39739*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*39742*/           OPC_EmitInteger, MVT::i32, 14, 
/*39745*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39748*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrs), 0|OPFL_GlueOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (subc:i32 GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*39762*/         /*Scope*/ 23, /*->39786*/
/*39763*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*39766*/           OPC_EmitInteger, MVT::i32, 14, 
/*39769*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39772*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrs), 0|OPFL_GlueOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (subc:i32 so_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*39786*/         0, /*End of Scope*/
/*39787*/       /*Scope*/ 50, /*->39838*/
/*39788*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39790*/         OPC_Scope, 22, /*->39814*/ // 2 children in Scope
/*39792*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39795*/           OPC_EmitInteger, MVT::i32, 14, 
/*39798*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39801*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrs), 0|OPFL_GlueOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (subc:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBSrs:i32:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39814*/         /*Scope*/ 22, /*->39837*/
/*39815*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39818*/           OPC_EmitInteger, MVT::i32, 14, 
/*39821*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39824*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSrs), 0|OPFL_GlueOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (subc:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39837*/         0, /*End of Scope*/
/*39838*/       0, /*End of Scope*/
/*39839*/     /*Scope*/ 32, /*->39872*/
/*39840*/       OPC_MoveChild, 1,
/*39842*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39845*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*39847*/       OPC_MoveParent,
/*39848*/       OPC_CheckType, MVT::i32,
/*39850*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39852*/       OPC_EmitConvertToTarget, 1,
/*39854*/       OPC_EmitInteger, MVT::i32, 14, 
/*39857*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39860*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (subc:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39872*/     0, /*End of Scope*/
/*39873*/   /*Scope*/ 33, /*->39907*/
/*39874*/     OPC_MoveChild, 0,
/*39876*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39879*/     OPC_CheckPredicate, 7, // Predicate_so_imm
/*39881*/     OPC_MoveParent,
/*39882*/     OPC_RecordChild1, // #1 = $Rn
/*39883*/     OPC_CheckType, MVT::i32,
/*39885*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39887*/     OPC_EmitConvertToTarget, 0,
/*39889*/     OPC_EmitInteger, MVT::i32, 14, 
/*39892*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39895*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSri), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (subc:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
              // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39907*/   /*Scope*/ 33, /*->39941*/
/*39908*/     OPC_RecordChild1, // #1 = $imm
/*39909*/     OPC_MoveChild, 1,
/*39911*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39914*/     OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*39916*/     OPC_MoveParent,
/*39917*/     OPC_CheckType, MVT::i32,
/*39919*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39921*/     OPC_EmitConvertToTarget, 1,
/*39923*/     OPC_EmitInteger, MVT::i32, 14, 
/*39926*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39929*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (subc:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
              // Dst: (t2SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39941*/   /*Scope*/ 33, /*->39975*/
/*39942*/     OPC_MoveChild, 0,
/*39944*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39947*/     OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*39949*/     OPC_MoveParent,
/*39950*/     OPC_RecordChild1, // #1 = $Rn
/*39951*/     OPC_CheckType, MVT::i32,
/*39953*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39955*/     OPC_EmitConvertToTarget, 0,
/*39957*/     OPC_EmitInteger, MVT::i32, 14, 
/*39960*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39963*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSri), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (subc:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
              // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*39975*/   /*Scope*/ 71, /*->40047*/
/*39976*/     OPC_RecordChild1, // #1 = $Rm
/*39977*/     OPC_CheckType, MVT::i32,
/*39979*/     OPC_Scope, 20, /*->40001*/ // 3 children in Scope
/*39981*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39983*/       OPC_EmitInteger, MVT::i32, 14, 
/*39986*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39989*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (subc:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*40001*/     /*Scope*/ 23, /*->40025*/
/*40002*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40004*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40007*/       OPC_EmitInteger, MVT::i32, 14, 
/*40010*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40013*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*40025*/     /*Scope*/ 20, /*->40046*/
/*40026*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40028*/       OPC_EmitInteger, MVT::i32, 14, 
/*40031*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40034*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (subc:i32 GPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SUBSrr:i32:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*40046*/     0, /*End of Scope*/
/*40047*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70|128,1/*198*/,  TARGET_VAL(ARMISD::CMP),// ->40250
/*40052*/   OPC_RecordChild0, // #0 = $Rn
/*40053*/   OPC_CheckChild0Type, MVT::i32,
/*40055*/   OPC_RecordChild1, // #1 = $shift
/*40056*/   OPC_Scope, 24, /*->40082*/ // 6 children in Scope
/*40058*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*40060*/     OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*40063*/     OPC_EmitInteger, MVT::i32, 14, 
/*40066*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40069*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (ARMcmp GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
              // Dst: (CMPrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*40082*/   /*Scope*/ 23, /*->40106*/
/*40083*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40085*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*40088*/     OPC_EmitInteger, MVT::i32, 14, 
/*40091*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40094*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmp GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*40106*/   /*Scope*/ 82, /*->40189*/
/*40107*/     OPC_MoveChild, 1,
/*40109*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40112*/     OPC_Scope, 24, /*->40138*/ // 3 children in Scope
/*40114*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*40116*/       OPC_MoveParent,
/*40117*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*40119*/       OPC_EmitConvertToTarget, 1,
/*40121*/       OPC_EmitInteger, MVT::i32, 14, 
/*40124*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40127*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*40138*/     /*Scope*/ 24, /*->40163*/
/*40139*/       OPC_CheckPredicate, 42, // Predicate_imm0_255
/*40141*/       OPC_MoveParent,
/*40142*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40144*/       OPC_EmitConvertToTarget, 1,
/*40146*/       OPC_EmitInteger, MVT::i32, 14, 
/*40149*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40152*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*40163*/     /*Scope*/ 24, /*->40188*/
/*40164*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*40166*/       OPC_MoveParent,
/*40167*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40169*/       OPC_EmitConvertToTarget, 1,
/*40171*/       OPC_EmitInteger, MVT::i32, 14, 
/*40174*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40177*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*40188*/     0, /*End of Scope*/
/*40189*/   /*Scope*/ 19, /*->40209*/
/*40190*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*40192*/     OPC_EmitInteger, MVT::i32, 14, 
/*40195*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40198*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*40209*/   /*Scope*/ 19, /*->40229*/
/*40210*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40212*/     OPC_EmitInteger, MVT::i32, 14, 
/*40215*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40218*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*40229*/   /*Scope*/ 19, /*->40249*/
/*40230*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40232*/     OPC_EmitInteger, MVT::i32, 14, 
/*40235*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40238*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPR:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
              // Dst: (t2CMPrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*40249*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 36|128,1/*164*/,  TARGET_VAL(ISD::SHL),// ->40418
/*40254*/   OPC_Scope, 30, /*->40286*/ // 2 children in Scope
/*40256*/     OPC_RecordNode, // #0 = $src
/*40257*/     OPC_CheckType, MVT::i32,
/*40259*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*40261*/     OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftShifterOperandReg:$src #1 #2 #3
/*40264*/     OPC_EmitInteger, MVT::i32, 14, 
/*40267*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40270*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40273*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg:i32:$src - Complexity = 12
              // Dst: (MOVs:i32 shift_so_reg:i32:$src)
/*40286*/   /*Scope*/ 1|128,1/*129*/, /*->40417*/
/*40288*/     OPC_RecordChild0, // #0 = $Rm
/*40289*/     OPC_RecordChild1, // #1 = $imm
/*40290*/     OPC_Scope, 69, /*->40361*/ // 2 children in Scope
/*40292*/       OPC_MoveChild, 1,
/*40294*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40297*/       OPC_CheckType, MVT::i32,
/*40299*/       OPC_Scope, 30, /*->40331*/ // 2 children in Scope
/*40301*/         OPC_CheckPredicate, 22, // Predicate_imm1_31
/*40303*/         OPC_MoveParent,
/*40304*/         OPC_CheckType, MVT::i32,
/*40306*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40308*/         OPC_EmitConvertToTarget, 1,
/*40310*/         OPC_EmitInteger, MVT::i32, 14, 
/*40313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40319*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm1_31>>:$imm) - Complexity = 7
                  // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*40331*/       /*Scope*/ 28, /*->40360*/
/*40332*/         OPC_MoveParent,
/*40333*/         OPC_CheckType, MVT::i32,
/*40335*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40337*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40340*/         OPC_EmitConvertToTarget, 1,
/*40342*/         OPC_EmitInteger, MVT::i32, 14, 
/*40345*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40348*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                  // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*40360*/       0, /*End of Scope*/
/*40361*/     /*Scope*/ 54, /*->40416*/
/*40362*/       OPC_CheckChild1Type, MVT::i32,
/*40364*/       OPC_CheckType, MVT::i32,
/*40366*/       OPC_Scope, 23, /*->40391*/ // 2 children in Scope
/*40368*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40370*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40373*/         OPC_EmitInteger, MVT::i32, 14, 
/*40376*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40379*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*40391*/       /*Scope*/ 23, /*->40415*/
/*40392*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40394*/         OPC_EmitInteger, MVT::i32, 14, 
/*40397*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40400*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40403*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*40415*/       0, /*End of Scope*/
/*40416*/     0, /*End of Scope*/
/*40417*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 36|128,1/*164*/,  TARGET_VAL(ISD::SRL),// ->40586
/*40422*/   OPC_Scope, 30, /*->40454*/ // 2 children in Scope
/*40424*/     OPC_RecordNode, // #0 = $src
/*40425*/     OPC_CheckType, MVT::i32,
/*40427*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*40429*/     OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftShifterOperandReg:$src #1 #2 #3
/*40432*/     OPC_EmitInteger, MVT::i32, 14, 
/*40435*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40438*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40441*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg:i32:$src - Complexity = 12
              // Dst: (MOVs:i32 shift_so_reg:i32:$src)
/*40454*/   /*Scope*/ 1|128,1/*129*/, /*->40585*/
/*40456*/     OPC_RecordChild0, // #0 = $Rm
/*40457*/     OPC_RecordChild1, // #1 = $imm
/*40458*/     OPC_Scope, 69, /*->40529*/ // 2 children in Scope
/*40460*/       OPC_MoveChild, 1,
/*40462*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40465*/       OPC_CheckType, MVT::i32,
/*40467*/       OPC_Scope, 30, /*->40499*/ // 2 children in Scope
/*40469*/         OPC_CheckPredicate, 22, // Predicate_imm1_31
/*40471*/         OPC_MoveParent,
/*40472*/         OPC_CheckType, MVT::i32,
/*40474*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40476*/         OPC_EmitConvertToTarget, 1,
/*40478*/         OPC_EmitInteger, MVT::i32, 14, 
/*40481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40484*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40487*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm1_31>>:$imm) - Complexity = 7
                  // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*40499*/       /*Scope*/ 28, /*->40528*/
/*40500*/         OPC_MoveParent,
/*40501*/         OPC_CheckType, MVT::i32,
/*40503*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40505*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40508*/         OPC_EmitConvertToTarget, 1,
/*40510*/         OPC_EmitInteger, MVT::i32, 14, 
/*40513*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40516*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                  // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*40528*/       0, /*End of Scope*/
/*40529*/     /*Scope*/ 54, /*->40584*/
/*40530*/       OPC_CheckChild1Type, MVT::i32,
/*40532*/       OPC_CheckType, MVT::i32,
/*40534*/       OPC_Scope, 23, /*->40559*/ // 2 children in Scope
/*40536*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40538*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40541*/         OPC_EmitInteger, MVT::i32, 14, 
/*40544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40547*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*40559*/       /*Scope*/ 23, /*->40583*/
/*40560*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40562*/         OPC_EmitInteger, MVT::i32, 14, 
/*40565*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40568*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40571*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*40583*/       0, /*End of Scope*/
/*40584*/     0, /*End of Scope*/
/*40585*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 3|128,1/*131*/,  TARGET_VAL(ISD::ROTR),// ->40721
/*40590*/   OPC_Scope, 30, /*->40622*/ // 2 children in Scope
/*40592*/     OPC_RecordNode, // #0 = $src
/*40593*/     OPC_CheckType, MVT::i32,
/*40595*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*40597*/     OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftShifterOperandReg:$src #1 #2 #3
/*40600*/     OPC_EmitInteger, MVT::i32, 14, 
/*40603*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40606*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40609*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg:i32:$src - Complexity = 12
              // Dst: (MOVs:i32 shift_so_reg:i32:$src)
/*40622*/   /*Scope*/ 97, /*->40720*/
/*40623*/     OPC_RecordChild0, // #0 = $Rm
/*40624*/     OPC_RecordChild1, // #1 = $imm
/*40625*/     OPC_Scope, 37, /*->40664*/ // 2 children in Scope
/*40627*/       OPC_MoveChild, 1,
/*40629*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40632*/       OPC_CheckPredicate, 22, // Predicate_imm1_31
/*40634*/       OPC_CheckType, MVT::i32,
/*40636*/       OPC_MoveParent,
/*40637*/       OPC_CheckType, MVT::i32,
/*40639*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40641*/       OPC_EmitConvertToTarget, 1,
/*40643*/       OPC_EmitInteger, MVT::i32, 14, 
/*40646*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40649*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40652*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm1_31>>:$imm) - Complexity = 7
                // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*40664*/     /*Scope*/ 54, /*->40719*/
/*40665*/       OPC_CheckChild1Type, MVT::i32,
/*40667*/       OPC_CheckType, MVT::i32,
/*40669*/       OPC_Scope, 23, /*->40694*/ // 2 children in Scope
/*40671*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40673*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40676*/         OPC_EmitInteger, MVT::i32, 14, 
/*40679*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40682*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tROR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*40694*/       /*Scope*/ 23, /*->40718*/
/*40695*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40697*/         OPC_EmitInteger, MVT::i32, 14, 
/*40700*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40703*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40706*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*40718*/       0, /*End of Scope*/
/*40719*/     0, /*End of Scope*/
/*40720*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 76|128,83/*10700*/,  TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->51425
/*40725*/   OPC_MoveChild, 0,
/*40727*/   OPC_Scope, 65, /*->40794*/ // 76 children in Scope
/*40729*/     OPC_CheckInteger, 108, 
/*40731*/     OPC_MoveParent,
/*40732*/     OPC_RecordChild1, // #0 = $a
/*40733*/     OPC_RecordChild2, // #1 = $pos
/*40734*/     OPC_MoveChild, 2,
/*40736*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40739*/     OPC_MoveParent,
/*40740*/     OPC_Scope, 25, /*->40767*/ // 2 children in Scope
/*40742*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*40744*/       OPC_EmitConvertToTarget, 1,
/*40746*/       OPC_EmitInteger, MVT::i32, 0, 
/*40749*/       OPC_EmitInteger, MVT::i32, 14, 
/*40752*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40755*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 108:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*40767*/     /*Scope*/ 25, /*->40793*/
/*40768*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40770*/       OPC_EmitConvertToTarget, 1,
/*40772*/       OPC_EmitInteger, MVT::i32, 0, 
/*40775*/       OPC_EmitInteger, MVT::i32, 14, 
/*40778*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40781*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 108:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*40793*/     0, /*End of Scope*/
/*40794*/   /*Scope*/ 65, /*->40860*/
/*40795*/     OPC_CheckInteger, 110, 
/*40797*/     OPC_MoveParent,
/*40798*/     OPC_RecordChild1, // #0 = $a
/*40799*/     OPC_RecordChild2, // #1 = $pos
/*40800*/     OPC_MoveChild, 2,
/*40802*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40805*/     OPC_MoveParent,
/*40806*/     OPC_Scope, 25, /*->40833*/ // 2 children in Scope
/*40808*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*40810*/       OPC_EmitConvertToTarget, 1,
/*40812*/       OPC_EmitInteger, MVT::i32, 0, 
/*40815*/       OPC_EmitInteger, MVT::i32, 14, 
/*40818*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40821*/       OPC_MorphNodeTo, TARGET_VAL(ARM::USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 110:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*40833*/     /*Scope*/ 25, /*->40859*/
/*40834*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40836*/       OPC_EmitConvertToTarget, 1,
/*40838*/       OPC_EmitInteger, MVT::i32, 0, 
/*40841*/       OPC_EmitInteger, MVT::i32, 14, 
/*40844*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40847*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 110:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*40859*/     0, /*End of Scope*/
/*40860*/   /*Scope*/ 55|128,5/*695*/, /*->41557*/
/*40862*/     OPC_CheckInteger, 52, 
/*40864*/     OPC_MoveParent,
/*40865*/     OPC_Scope, 55|128,1/*183*/, /*->41051*/ // 5 children in Scope
/*40868*/       OPC_RecordChild1, // #0 = $Vn
/*40869*/       OPC_Scope, 44, /*->40915*/ // 4 children in Scope
/*40871*/         OPC_CheckChild1Type, MVT::v4i16,
/*40873*/         OPC_MoveChild, 2,
/*40875*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40878*/         OPC_RecordChild0, // #1 = $Vm
/*40879*/         OPC_CheckChild0Type, MVT::v4i16,
/*40881*/         OPC_RecordChild1, // #2 = $lane
/*40882*/         OPC_MoveChild, 1,
/*40884*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40887*/         OPC_MoveParent,
/*40888*/         OPC_CheckType, MVT::v4i16,
/*40890*/         OPC_MoveParent,
/*40891*/         OPC_CheckType, MVT::v4i16,
/*40893*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40895*/         OPC_EmitConvertToTarget, 2,
/*40897*/         OPC_EmitInteger, MVT::i32, 14, 
/*40900*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40903*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 52:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40915*/       /*Scope*/ 44, /*->40960*/
/*40916*/         OPC_CheckChild1Type, MVT::v2i32,
/*40918*/         OPC_MoveChild, 2,
/*40920*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40923*/         OPC_RecordChild0, // #1 = $Vm
/*40924*/         OPC_CheckChild0Type, MVT::v2i32,
/*40926*/         OPC_RecordChild1, // #2 = $lane
/*40927*/         OPC_MoveChild, 1,
/*40929*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40932*/         OPC_MoveParent,
/*40933*/         OPC_CheckType, MVT::v2i32,
/*40935*/         OPC_MoveParent,
/*40936*/         OPC_CheckType, MVT::v2i32,
/*40938*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40940*/         OPC_EmitConvertToTarget, 2,
/*40942*/         OPC_EmitInteger, MVT::i32, 14, 
/*40945*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40948*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 52:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40960*/       /*Scope*/ 44, /*->41005*/
/*40961*/         OPC_CheckChild1Type, MVT::v8i16,
/*40963*/         OPC_MoveChild, 2,
/*40965*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40968*/         OPC_RecordChild0, // #1 = $Vm
/*40969*/         OPC_CheckChild0Type, MVT::v4i16,
/*40971*/         OPC_RecordChild1, // #2 = $lane
/*40972*/         OPC_MoveChild, 1,
/*40974*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40977*/         OPC_MoveParent,
/*40978*/         OPC_CheckType, MVT::v8i16,
/*40980*/         OPC_MoveParent,
/*40981*/         OPC_CheckType, MVT::v8i16,
/*40983*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40985*/         OPC_EmitConvertToTarget, 2,
/*40987*/         OPC_EmitInteger, MVT::i32, 14, 
/*40990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40993*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 52:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41005*/       /*Scope*/ 44, /*->41050*/
/*41006*/         OPC_CheckChild1Type, MVT::v4i32,
/*41008*/         OPC_MoveChild, 2,
/*41010*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41013*/         OPC_RecordChild0, // #1 = $Vm
/*41014*/         OPC_CheckChild0Type, MVT::v2i32,
/*41016*/         OPC_RecordChild1, // #2 = $lane
/*41017*/         OPC_MoveChild, 1,
/*41019*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41022*/         OPC_MoveParent,
/*41023*/         OPC_CheckType, MVT::v4i32,
/*41025*/         OPC_MoveParent,
/*41026*/         OPC_CheckType, MVT::v4i32,
/*41028*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41030*/         OPC_EmitConvertToTarget, 2,
/*41032*/         OPC_EmitInteger, MVT::i32, 14, 
/*41035*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41038*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 52:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41050*/       0, /*End of Scope*/
/*41051*/     /*Scope*/ 24|128,1/*152*/, /*->41205*/
/*41053*/       OPC_MoveChild, 1,
/*41055*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41058*/       OPC_RecordChild0, // #0 = $Vm
/*41059*/       OPC_Scope, 71, /*->41132*/ // 2 children in Scope
/*41061*/         OPC_CheckChild0Type, MVT::v4i16,
/*41063*/         OPC_RecordChild1, // #1 = $lane
/*41064*/         OPC_MoveChild, 1,
/*41066*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41069*/         OPC_MoveParent,
/*41070*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->41101
/*41073*/           OPC_MoveParent,
/*41074*/           OPC_RecordChild2, // #2 = $Vn
/*41075*/           OPC_CheckChild2Type, MVT::v4i16,
/*41077*/           OPC_CheckType, MVT::v4i16,
/*41079*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41081*/           OPC_EmitConvertToTarget, 1,
/*41083*/           OPC_EmitInteger, MVT::i32, 14, 
/*41086*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41089*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 52:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->41131
/*41103*/           OPC_MoveParent,
/*41104*/           OPC_RecordChild2, // #2 = $Vn
/*41105*/           OPC_CheckChild2Type, MVT::v8i16,
/*41107*/           OPC_CheckType, MVT::v8i16,
/*41109*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41111*/           OPC_EmitConvertToTarget, 1,
/*41113*/           OPC_EmitInteger, MVT::i32, 14, 
/*41116*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41119*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 52:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*41132*/       /*Scope*/ 71, /*->41204*/
/*41133*/         OPC_CheckChild0Type, MVT::v2i32,
/*41135*/         OPC_RecordChild1, // #1 = $lane
/*41136*/         OPC_MoveChild, 1,
/*41138*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41141*/         OPC_MoveParent,
/*41142*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->41173
/*41145*/           OPC_MoveParent,
/*41146*/           OPC_RecordChild2, // #2 = $Vn
/*41147*/           OPC_CheckChild2Type, MVT::v2i32,
/*41149*/           OPC_CheckType, MVT::v2i32,
/*41151*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41153*/           OPC_EmitConvertToTarget, 1,
/*41155*/           OPC_EmitInteger, MVT::i32, 14, 
/*41158*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41161*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 52:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->41203
/*41175*/           OPC_MoveParent,
/*41176*/           OPC_RecordChild2, // #2 = $Vn
/*41177*/           OPC_CheckChild2Type, MVT::v4i32,
/*41179*/           OPC_CheckType, MVT::v4i32,
/*41181*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41183*/           OPC_EmitConvertToTarget, 1,
/*41185*/           OPC_EmitInteger, MVT::i32, 14, 
/*41188*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41191*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 52:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*41204*/       0, /*End of Scope*/
/*41205*/     /*Scope*/ 123, /*->41329*/
/*41206*/       OPC_RecordChild1, // #0 = $src1
/*41207*/       OPC_Scope, 59, /*->41268*/ // 2 children in Scope
/*41209*/         OPC_CheckChild1Type, MVT::v8i16,
/*41211*/         OPC_MoveChild, 2,
/*41213*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41216*/         OPC_RecordChild0, // #1 = $src2
/*41217*/         OPC_CheckChild0Type, MVT::v8i16,
/*41219*/         OPC_RecordChild1, // #2 = $lane
/*41220*/         OPC_MoveChild, 1,
/*41222*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41225*/         OPC_MoveParent,
/*41226*/         OPC_CheckType, MVT::v8i16,
/*41228*/         OPC_MoveParent,
/*41229*/         OPC_CheckType, MVT::v8i16,
/*41231*/         OPC_EmitConvertToTarget, 2,
/*41233*/         OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*41236*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*41245*/         OPC_EmitConvertToTarget, 2,
/*41247*/         OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*41250*/         OPC_EmitInteger, MVT::i32, 14, 
/*41253*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41256*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 52:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*41268*/       /*Scope*/ 59, /*->41328*/
/*41269*/         OPC_CheckChild1Type, MVT::v4i32,
/*41271*/         OPC_MoveChild, 2,
/*41273*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41276*/         OPC_RecordChild0, // #1 = $src2
/*41277*/         OPC_CheckChild0Type, MVT::v4i32,
/*41279*/         OPC_RecordChild1, // #2 = $lane
/*41280*/         OPC_MoveChild, 1,
/*41282*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41285*/         OPC_MoveParent,
/*41286*/         OPC_CheckType, MVT::v4i32,
/*41288*/         OPC_MoveParent,
/*41289*/         OPC_CheckType, MVT::v4i32,
/*41291*/         OPC_EmitConvertToTarget, 2,
/*41293*/         OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*41296*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*41305*/         OPC_EmitConvertToTarget, 2,
/*41307*/         OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*41310*/         OPC_EmitInteger, MVT::i32, 14, 
/*41313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41316*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 52:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*41328*/       0, /*End of Scope*/
/*41329*/     /*Scope*/ 118, /*->41448*/
/*41330*/       OPC_MoveChild, 1,
/*41332*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41335*/       OPC_RecordChild0, // #0 = $src2
/*41336*/       OPC_Scope, 54, /*->41392*/ // 2 children in Scope
/*41338*/         OPC_CheckChild0Type, MVT::v8i16,
/*41340*/         OPC_RecordChild1, // #1 = $lane
/*41341*/         OPC_MoveChild, 1,
/*41343*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41346*/         OPC_MoveParent,
/*41347*/         OPC_CheckType, MVT::v8i16,
/*41349*/         OPC_MoveParent,
/*41350*/         OPC_RecordChild2, // #2 = $src1
/*41351*/         OPC_CheckChild2Type, MVT::v8i16,
/*41353*/         OPC_CheckType, MVT::v8i16,
/*41355*/         OPC_EmitConvertToTarget, 1,
/*41357*/         OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*41360*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*41369*/         OPC_EmitConvertToTarget, 1,
/*41371*/         OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*41374*/         OPC_EmitInteger, MVT::i32, 14, 
/*41377*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41380*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 52:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*41392*/       /*Scope*/ 54, /*->41447*/
/*41393*/         OPC_CheckChild0Type, MVT::v4i32,
/*41395*/         OPC_RecordChild1, // #1 = $lane
/*41396*/         OPC_MoveChild, 1,
/*41398*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41401*/         OPC_MoveParent,
/*41402*/         OPC_CheckType, MVT::v4i32,
/*41404*/         OPC_MoveParent,
/*41405*/         OPC_RecordChild2, // #2 = $src1
/*41406*/         OPC_CheckChild2Type, MVT::v4i32,
/*41408*/         OPC_CheckType, MVT::v4i32,
/*41410*/         OPC_EmitConvertToTarget, 1,
/*41412*/         OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*41415*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*41424*/         OPC_EmitConvertToTarget, 1,
/*41426*/         OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*41429*/         OPC_EmitInteger, MVT::i32, 14, 
/*41432*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41435*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 52:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*41447*/       0, /*End of Scope*/
/*41448*/     /*Scope*/ 107, /*->41556*/
/*41449*/       OPC_RecordChild1, // #0 = $Vn
/*41450*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->41477
/*41453*/         OPC_CheckChild1Type, MVT::v4i16,
/*41455*/         OPC_RecordChild2, // #1 = $Vm
/*41456*/         OPC_CheckChild2Type, MVT::v4i16,
/*41458*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41460*/         OPC_EmitInteger, MVT::i32, 14, 
/*41463*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41466*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 52:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->41503
/*41479*/         OPC_CheckChild1Type, MVT::v2i32,
/*41481*/         OPC_RecordChild2, // #1 = $Vm
/*41482*/         OPC_CheckChild2Type, MVT::v2i32,
/*41484*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41486*/         OPC_EmitInteger, MVT::i32, 14, 
/*41489*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41492*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 52:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->41529
/*41505*/         OPC_CheckChild1Type, MVT::v8i16,
/*41507*/         OPC_RecordChild2, // #1 = $Vm
/*41508*/         OPC_CheckChild2Type, MVT::v8i16,
/*41510*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41512*/         OPC_EmitInteger, MVT::i32, 14, 
/*41515*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41518*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 52:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->41555
/*41531*/         OPC_CheckChild1Type, MVT::v4i32,
/*41533*/         OPC_RecordChild2, // #1 = $Vm
/*41534*/         OPC_CheckChild2Type, MVT::v4i32,
/*41536*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41538*/         OPC_EmitInteger, MVT::i32, 14, 
/*41541*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41544*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 52:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*41556*/     0, /*End of Scope*/
/*41557*/   /*Scope*/ 55|128,5/*695*/, /*->42254*/
/*41559*/     OPC_CheckInteger, 58, 
/*41561*/     OPC_MoveParent,
/*41562*/     OPC_Scope, 55|128,1/*183*/, /*->41748*/ // 5 children in Scope
/*41565*/       OPC_RecordChild1, // #0 = $Vn
/*41566*/       OPC_Scope, 44, /*->41612*/ // 4 children in Scope
/*41568*/         OPC_CheckChild1Type, MVT::v4i16,
/*41570*/         OPC_MoveChild, 2,
/*41572*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41575*/         OPC_RecordChild0, // #1 = $Vm
/*41576*/         OPC_CheckChild0Type, MVT::v4i16,
/*41578*/         OPC_RecordChild1, // #2 = $lane
/*41579*/         OPC_MoveChild, 1,
/*41581*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41584*/         OPC_MoveParent,
/*41585*/         OPC_CheckType, MVT::v4i16,
/*41587*/         OPC_MoveParent,
/*41588*/         OPC_CheckType, MVT::v4i16,
/*41590*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41592*/         OPC_EmitConvertToTarget, 2,
/*41594*/         OPC_EmitInteger, MVT::i32, 14, 
/*41597*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41600*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 58:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41612*/       /*Scope*/ 44, /*->41657*/
/*41613*/         OPC_CheckChild1Type, MVT::v2i32,
/*41615*/         OPC_MoveChild, 2,
/*41617*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41620*/         OPC_RecordChild0, // #1 = $Vm
/*41621*/         OPC_CheckChild0Type, MVT::v2i32,
/*41623*/         OPC_RecordChild1, // #2 = $lane
/*41624*/         OPC_MoveChild, 1,
/*41626*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41629*/         OPC_MoveParent,
/*41630*/         OPC_CheckType, MVT::v2i32,
/*41632*/         OPC_MoveParent,
/*41633*/         OPC_CheckType, MVT::v2i32,
/*41635*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41637*/         OPC_EmitConvertToTarget, 2,
/*41639*/         OPC_EmitInteger, MVT::i32, 14, 
/*41642*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41645*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 58:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41657*/       /*Scope*/ 44, /*->41702*/
/*41658*/         OPC_CheckChild1Type, MVT::v8i16,
/*41660*/         OPC_MoveChild, 2,
/*41662*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41665*/         OPC_RecordChild0, // #1 = $Vm
/*41666*/         OPC_CheckChild0Type, MVT::v4i16,
/*41668*/         OPC_RecordChild1, // #2 = $lane
/*41669*/         OPC_MoveChild, 1,
/*41671*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41674*/         OPC_MoveParent,
/*41675*/         OPC_CheckType, MVT::v8i16,
/*41677*/         OPC_MoveParent,
/*41678*/         OPC_CheckType, MVT::v8i16,
/*41680*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41682*/         OPC_EmitConvertToTarget, 2,
/*41684*/         OPC_EmitInteger, MVT::i32, 14, 
/*41687*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41690*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 58:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41702*/       /*Scope*/ 44, /*->41747*/
/*41703*/         OPC_CheckChild1Type, MVT::v4i32,
/*41705*/         OPC_MoveChild, 2,
/*41707*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41710*/         OPC_RecordChild0, // #1 = $Vm
/*41711*/         OPC_CheckChild0Type, MVT::v2i32,
/*41713*/         OPC_RecordChild1, // #2 = $lane
/*41714*/         OPC_MoveChild, 1,
/*41716*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41719*/         OPC_MoveParent,
/*41720*/         OPC_CheckType, MVT::v4i32,
/*41722*/         OPC_MoveParent,
/*41723*/         OPC_CheckType, MVT::v4i32,
/*41725*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41727*/         OPC_EmitConvertToTarget, 2,
/*41729*/         OPC_EmitInteger, MVT::i32, 14, 
/*41732*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41735*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 58:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41747*/       0, /*End of Scope*/
/*41748*/     /*Scope*/ 24|128,1/*152*/, /*->41902*/
/*41750*/       OPC_MoveChild, 1,
/*41752*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41755*/       OPC_RecordChild0, // #0 = $Vm
/*41756*/       OPC_Scope, 71, /*->41829*/ // 2 children in Scope
/*41758*/         OPC_CheckChild0Type, MVT::v4i16,
/*41760*/         OPC_RecordChild1, // #1 = $lane
/*41761*/         OPC_MoveChild, 1,
/*41763*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41766*/         OPC_MoveParent,
/*41767*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->41798
/*41770*/           OPC_MoveParent,
/*41771*/           OPC_RecordChild2, // #2 = $Vn
/*41772*/           OPC_CheckChild2Type, MVT::v4i16,
/*41774*/           OPC_CheckType, MVT::v4i16,
/*41776*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41778*/           OPC_EmitConvertToTarget, 1,
/*41780*/           OPC_EmitInteger, MVT::i32, 14, 
/*41783*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41786*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 58:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->41828
/*41800*/           OPC_MoveParent,
/*41801*/           OPC_RecordChild2, // #2 = $Vn
/*41802*/           OPC_CheckChild2Type, MVT::v8i16,
/*41804*/           OPC_CheckType, MVT::v8i16,
/*41806*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41808*/           OPC_EmitConvertToTarget, 1,
/*41810*/           OPC_EmitInteger, MVT::i32, 14, 
/*41813*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41816*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 58:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*41829*/       /*Scope*/ 71, /*->41901*/
/*41830*/         OPC_CheckChild0Type, MVT::v2i32,
/*41832*/         OPC_RecordChild1, // #1 = $lane
/*41833*/         OPC_MoveChild, 1,
/*41835*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41838*/         OPC_MoveParent,
/*41839*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->41870
/*41842*/           OPC_MoveParent,
/*41843*/           OPC_RecordChild2, // #2 = $Vn
/*41844*/           OPC_CheckChild2Type, MVT::v2i32,
/*41846*/           OPC_CheckType, MVT::v2i32,
/*41848*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41850*/           OPC_EmitConvertToTarget, 1,
/*41852*/           OPC_EmitInteger, MVT::i32, 14, 
/*41855*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41858*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 58:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->41900
/*41872*/           OPC_MoveParent,
/*41873*/           OPC_RecordChild2, // #2 = $Vn
/*41874*/           OPC_CheckChild2Type, MVT::v4i32,
/*41876*/           OPC_CheckType, MVT::v4i32,
/*41878*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41880*/           OPC_EmitConvertToTarget, 1,
/*41882*/           OPC_EmitInteger, MVT::i32, 14, 
/*41885*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41888*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 58:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*41901*/       0, /*End of Scope*/
/*41902*/     /*Scope*/ 123, /*->42026*/
/*41903*/       OPC_RecordChild1, // #0 = $src1
/*41904*/       OPC_Scope, 59, /*->41965*/ // 2 children in Scope
/*41906*/         OPC_CheckChild1Type, MVT::v8i16,
/*41908*/         OPC_MoveChild, 2,
/*41910*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41913*/         OPC_RecordChild0, // #1 = $src2
/*41914*/         OPC_CheckChild0Type, MVT::v8i16,
/*41916*/         OPC_RecordChild1, // #2 = $lane
/*41917*/         OPC_MoveChild, 1,
/*41919*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41922*/         OPC_MoveParent,
/*41923*/         OPC_CheckType, MVT::v8i16,
/*41925*/         OPC_MoveParent,
/*41926*/         OPC_CheckType, MVT::v8i16,
/*41928*/         OPC_EmitConvertToTarget, 2,
/*41930*/         OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*41933*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*41942*/         OPC_EmitConvertToTarget, 2,
/*41944*/         OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*41947*/         OPC_EmitInteger, MVT::i32, 14, 
/*41950*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41953*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 58:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*41965*/       /*Scope*/ 59, /*->42025*/
/*41966*/         OPC_CheckChild1Type, MVT::v4i32,
/*41968*/         OPC_MoveChild, 2,
/*41970*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41973*/         OPC_RecordChild0, // #1 = $src2
/*41974*/         OPC_CheckChild0Type, MVT::v4i32,
/*41976*/         OPC_RecordChild1, // #2 = $lane
/*41977*/         OPC_MoveChild, 1,
/*41979*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41982*/         OPC_MoveParent,
/*41983*/         OPC_CheckType, MVT::v4i32,
/*41985*/         OPC_MoveParent,
/*41986*/         OPC_CheckType, MVT::v4i32,
/*41988*/         OPC_EmitConvertToTarget, 2,
/*41990*/         OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*41993*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*42002*/         OPC_EmitConvertToTarget, 2,
/*42004*/         OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*42007*/         OPC_EmitInteger, MVT::i32, 14, 
/*42010*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42013*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 58:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*42025*/       0, /*End of Scope*/
/*42026*/     /*Scope*/ 118, /*->42145*/
/*42027*/       OPC_MoveChild, 1,
/*42029*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42032*/       OPC_RecordChild0, // #0 = $src2
/*42033*/       OPC_Scope, 54, /*->42089*/ // 2 children in Scope
/*42035*/         OPC_CheckChild0Type, MVT::v8i16,
/*42037*/         OPC_RecordChild1, // #1 = $lane
/*42038*/         OPC_MoveChild, 1,
/*42040*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42043*/         OPC_MoveParent,
/*42044*/         OPC_CheckType, MVT::v8i16,
/*42046*/         OPC_MoveParent,
/*42047*/         OPC_RecordChild2, // #2 = $src1
/*42048*/         OPC_CheckChild2Type, MVT::v8i16,
/*42050*/         OPC_CheckType, MVT::v8i16,
/*42052*/         OPC_EmitConvertToTarget, 1,
/*42054*/         OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*42057*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*42066*/         OPC_EmitConvertToTarget, 1,
/*42068*/         OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*42071*/         OPC_EmitInteger, MVT::i32, 14, 
/*42074*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42077*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 58:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*42089*/       /*Scope*/ 54, /*->42144*/
/*42090*/         OPC_CheckChild0Type, MVT::v4i32,
/*42092*/         OPC_RecordChild1, // #1 = $lane
/*42093*/         OPC_MoveChild, 1,
/*42095*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42098*/         OPC_MoveParent,
/*42099*/         OPC_CheckType, MVT::v4i32,
/*42101*/         OPC_MoveParent,
/*42102*/         OPC_RecordChild2, // #2 = $src1
/*42103*/         OPC_CheckChild2Type, MVT::v4i32,
/*42105*/         OPC_CheckType, MVT::v4i32,
/*42107*/         OPC_EmitConvertToTarget, 1,
/*42109*/         OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*42112*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*42121*/         OPC_EmitConvertToTarget, 1,
/*42123*/         OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*42126*/         OPC_EmitInteger, MVT::i32, 14, 
/*42129*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42132*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 58:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*42144*/       0, /*End of Scope*/
/*42145*/     /*Scope*/ 107, /*->42253*/
/*42146*/       OPC_RecordChild1, // #0 = $Vn
/*42147*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->42174
/*42150*/         OPC_CheckChild1Type, MVT::v4i16,
/*42152*/         OPC_RecordChild2, // #1 = $Vm
/*42153*/         OPC_CheckChild2Type, MVT::v4i16,
/*42155*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42157*/         OPC_EmitInteger, MVT::i32, 14, 
/*42160*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42163*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 58:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->42200
/*42176*/         OPC_CheckChild1Type, MVT::v2i32,
/*42178*/         OPC_RecordChild2, // #1 = $Vm
/*42179*/         OPC_CheckChild2Type, MVT::v2i32,
/*42181*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42183*/         OPC_EmitInteger, MVT::i32, 14, 
/*42186*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42189*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 58:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->42226
/*42202*/         OPC_CheckChild1Type, MVT::v8i16,
/*42204*/         OPC_RecordChild2, // #1 = $Vm
/*42205*/         OPC_CheckChild2Type, MVT::v8i16,
/*42207*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42209*/         OPC_EmitInteger, MVT::i32, 14, 
/*42212*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42215*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 58:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->42252
/*42228*/         OPC_CheckChild1Type, MVT::v4i32,
/*42230*/         OPC_RecordChild2, // #1 = $Vm
/*42231*/         OPC_CheckChild2Type, MVT::v4i32,
/*42233*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42235*/         OPC_EmitInteger, MVT::i32, 14, 
/*42238*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42241*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 58:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*42253*/     0, /*End of Scope*/
/*42254*/   /*Scope*/ 116|128,1/*244*/, /*->42500*/
/*42256*/     OPC_CheckInteger, 53, 
/*42258*/     OPC_MoveParent,
/*42259*/     OPC_Scope, 93, /*->42354*/ // 3 children in Scope
/*42261*/       OPC_RecordChild1, // #0 = $Vn
/*42262*/       OPC_Scope, 44, /*->42308*/ // 2 children in Scope
/*42264*/         OPC_CheckChild1Type, MVT::v4i16,
/*42266*/         OPC_MoveChild, 2,
/*42268*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42271*/         OPC_RecordChild0, // #1 = $Vm
/*42272*/         OPC_CheckChild0Type, MVT::v4i16,
/*42274*/         OPC_RecordChild1, // #2 = $lane
/*42275*/         OPC_MoveChild, 1,
/*42277*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42280*/         OPC_MoveParent,
/*42281*/         OPC_CheckType, MVT::v4i16,
/*42283*/         OPC_MoveParent,
/*42284*/         OPC_CheckType, MVT::v4i32,
/*42286*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42288*/         OPC_EmitConvertToTarget, 2,
/*42290*/         OPC_EmitInteger, MVT::i32, 14, 
/*42293*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42296*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 53:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42308*/       /*Scope*/ 44, /*->42353*/
/*42309*/         OPC_CheckChild1Type, MVT::v2i32,
/*42311*/         OPC_MoveChild, 2,
/*42313*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42316*/         OPC_RecordChild0, // #1 = $Vm
/*42317*/         OPC_CheckChild0Type, MVT::v2i32,
/*42319*/         OPC_RecordChild1, // #2 = $lane
/*42320*/         OPC_MoveChild, 1,
/*42322*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42325*/         OPC_MoveParent,
/*42326*/         OPC_CheckType, MVT::v2i32,
/*42328*/         OPC_MoveParent,
/*42329*/         OPC_CheckType, MVT::v2i64,
/*42331*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42333*/         OPC_EmitConvertToTarget, 2,
/*42335*/         OPC_EmitInteger, MVT::i32, 14, 
/*42338*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42341*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 53:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42353*/       0, /*End of Scope*/
/*42354*/     /*Scope*/ 88, /*->42443*/
/*42355*/       OPC_MoveChild, 1,
/*42357*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42360*/       OPC_RecordChild0, // #0 = $Vm
/*42361*/       OPC_Scope, 39, /*->42402*/ // 2 children in Scope
/*42363*/         OPC_CheckChild0Type, MVT::v4i16,
/*42365*/         OPC_RecordChild1, // #1 = $lane
/*42366*/         OPC_MoveChild, 1,
/*42368*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42371*/         OPC_MoveParent,
/*42372*/         OPC_CheckType, MVT::v4i16,
/*42374*/         OPC_MoveParent,
/*42375*/         OPC_RecordChild2, // #2 = $Vn
/*42376*/         OPC_CheckChild2Type, MVT::v4i16,
/*42378*/         OPC_CheckType, MVT::v4i32,
/*42380*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42382*/         OPC_EmitConvertToTarget, 1,
/*42384*/         OPC_EmitInteger, MVT::i32, 14, 
/*42387*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42390*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 53:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42402*/       /*Scope*/ 39, /*->42442*/
/*42403*/         OPC_CheckChild0Type, MVT::v2i32,
/*42405*/         OPC_RecordChild1, // #1 = $lane
/*42406*/         OPC_MoveChild, 1,
/*42408*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42411*/         OPC_MoveParent,
/*42412*/         OPC_CheckType, MVT::v2i32,
/*42414*/         OPC_MoveParent,
/*42415*/         OPC_RecordChild2, // #2 = $Vn
/*42416*/         OPC_CheckChild2Type, MVT::v2i32,
/*42418*/         OPC_CheckType, MVT::v2i64,
/*42420*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42422*/         OPC_EmitConvertToTarget, 1,
/*42424*/         OPC_EmitInteger, MVT::i32, 14, 
/*42427*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42430*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 53:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42442*/       0, /*End of Scope*/
/*42443*/     /*Scope*/ 55, /*->42499*/
/*42444*/       OPC_RecordChild1, // #0 = $Vn
/*42445*/       OPC_SwitchType /*2 cases */, 24,  MVT::v4i32,// ->42472
/*42448*/         OPC_CheckChild1Type, MVT::v4i16,
/*42450*/         OPC_RecordChild2, // #1 = $Vm
/*42451*/         OPC_CheckChild2Type, MVT::v4i16,
/*42453*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42455*/         OPC_EmitInteger, MVT::i32, 14, 
/*42458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42461*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 53:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i64,// ->42498
/*42474*/         OPC_CheckChild1Type, MVT::v2i32,
/*42476*/         OPC_RecordChild2, // #1 = $Vm
/*42477*/         OPC_CheckChild2Type, MVT::v2i32,
/*42479*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42481*/         OPC_EmitInteger, MVT::i32, 14, 
/*42484*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42487*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 53:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*42499*/     0, /*End of Scope*/
/*42500*/   /*Scope*/ 62|128,2/*318*/, /*->42820*/
/*42502*/     OPC_CheckInteger, 50, 
/*42504*/     OPC_MoveParent,
/*42505*/     OPC_RecordChild1, // #0 = $src1
/*42506*/     OPC_Scope, 77, /*->42585*/ // 4 children in Scope
/*42508*/       OPC_CheckChild1Type, MVT::v4i32,
/*42510*/       OPC_RecordChild2, // #1 = $Vn
/*42511*/       OPC_CheckChild2Type, MVT::v4i16,
/*42513*/       OPC_Scope, 43, /*->42558*/ // 2 children in Scope
/*42515*/         OPC_MoveChild, 3,
/*42517*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42520*/         OPC_RecordChild0, // #2 = $Vm
/*42521*/         OPC_CheckChild0Type, MVT::v4i16,
/*42523*/         OPC_RecordChild1, // #3 = $lane
/*42524*/         OPC_MoveChild, 1,
/*42526*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42529*/         OPC_MoveParent,
/*42530*/         OPC_CheckType, MVT::v4i16,
/*42532*/         OPC_MoveParent,
/*42533*/         OPC_CheckType, MVT::v4i32,
/*42535*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42537*/         OPC_EmitConvertToTarget, 3,
/*42539*/         OPC_EmitInteger, MVT::i32, 14, 
/*42542*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42545*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 50:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42558*/       /*Scope*/ 25, /*->42584*/
/*42559*/         OPC_RecordChild3, // #2 = $Vm
/*42560*/         OPC_CheckChild3Type, MVT::v4i16,
/*42562*/         OPC_CheckType, MVT::v4i32,
/*42564*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42566*/         OPC_EmitInteger, MVT::i32, 14, 
/*42569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42572*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 50:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42584*/       0, /*End of Scope*/
/*42585*/     /*Scope*/ 77, /*->42663*/
/*42586*/       OPC_CheckChild1Type, MVT::v2i64,
/*42588*/       OPC_RecordChild2, // #1 = $Vn
/*42589*/       OPC_CheckChild2Type, MVT::v2i32,
/*42591*/       OPC_Scope, 43, /*->42636*/ // 2 children in Scope
/*42593*/         OPC_MoveChild, 3,
/*42595*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42598*/         OPC_RecordChild0, // #2 = $Vm
/*42599*/         OPC_CheckChild0Type, MVT::v2i32,
/*42601*/         OPC_RecordChild1, // #3 = $lane
/*42602*/         OPC_MoveChild, 1,
/*42604*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42607*/         OPC_MoveParent,
/*42608*/         OPC_CheckType, MVT::v2i32,
/*42610*/         OPC_MoveParent,
/*42611*/         OPC_CheckType, MVT::v2i64,
/*42613*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42615*/         OPC_EmitConvertToTarget, 3,
/*42617*/         OPC_EmitInteger, MVT::i32, 14, 
/*42620*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42623*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 50:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42636*/       /*Scope*/ 25, /*->42662*/
/*42637*/         OPC_RecordChild3, // #2 = $Vm
/*42638*/         OPC_CheckChild3Type, MVT::v2i32,
/*42640*/         OPC_CheckType, MVT::v2i64,
/*42642*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42644*/         OPC_EmitInteger, MVT::i32, 14, 
/*42647*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42650*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 50:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*42662*/       0, /*End of Scope*/
/*42663*/     /*Scope*/ 77, /*->42741*/
/*42664*/       OPC_CheckChild1Type, MVT::v4i16,
/*42666*/       OPC_RecordChild2, // #1 = $src1
/*42667*/       OPC_CheckChild2Type, MVT::v4i32,
/*42669*/       OPC_Scope, 43, /*->42714*/ // 2 children in Scope
/*42671*/         OPC_MoveChild, 3,
/*42673*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42676*/         OPC_RecordChild0, // #2 = $Vm
/*42677*/         OPC_CheckChild0Type, MVT::v4i16,
/*42679*/         OPC_RecordChild1, // #3 = $lane
/*42680*/         OPC_MoveChild, 1,
/*42682*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42685*/         OPC_MoveParent,
/*42686*/         OPC_CheckType, MVT::v4i16,
/*42688*/         OPC_MoveParent,
/*42689*/         OPC_CheckType, MVT::v4i32,
/*42691*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42693*/         OPC_EmitConvertToTarget, 3,
/*42695*/         OPC_EmitInteger, MVT::i32, 14, 
/*42698*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42701*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 50:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42714*/       /*Scope*/ 25, /*->42740*/
/*42715*/         OPC_RecordChild3, // #2 = $Vm
/*42716*/         OPC_CheckChild3Type, MVT::v4i16,
/*42718*/         OPC_CheckType, MVT::v4i32,
/*42720*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42722*/         OPC_EmitInteger, MVT::i32, 14, 
/*42725*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42728*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 50:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42740*/       0, /*End of Scope*/
/*42741*/     /*Scope*/ 77, /*->42819*/
/*42742*/       OPC_CheckChild1Type, MVT::v2i32,
/*42744*/       OPC_RecordChild2, // #1 = $src1
/*42745*/       OPC_CheckChild2Type, MVT::v2i64,
/*42747*/       OPC_Scope, 43, /*->42792*/ // 2 children in Scope
/*42749*/         OPC_MoveChild, 3,
/*42751*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42754*/         OPC_RecordChild0, // #2 = $Vm
/*42755*/         OPC_CheckChild0Type, MVT::v2i32,
/*42757*/         OPC_RecordChild1, // #3 = $lane
/*42758*/         OPC_MoveChild, 1,
/*42760*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42763*/         OPC_MoveParent,
/*42764*/         OPC_CheckType, MVT::v2i32,
/*42766*/         OPC_MoveParent,
/*42767*/         OPC_CheckType, MVT::v2i64,
/*42769*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42771*/         OPC_EmitConvertToTarget, 3,
/*42773*/         OPC_EmitInteger, MVT::i32, 14, 
/*42776*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42779*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 50:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42792*/       /*Scope*/ 25, /*->42818*/
/*42793*/         OPC_RecordChild3, // #2 = $Vm
/*42794*/         OPC_CheckChild3Type, MVT::v2i32,
/*42796*/         OPC_CheckType, MVT::v2i64,
/*42798*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42800*/         OPC_EmitInteger, MVT::i32, 14, 
/*42803*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42806*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 50:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*42818*/       0, /*End of Scope*/
/*42819*/     0, /*End of Scope*/
/*42820*/   /*Scope*/ 62|128,2/*318*/, /*->43140*/
/*42822*/     OPC_CheckInteger, 51, 
/*42824*/     OPC_MoveParent,
/*42825*/     OPC_RecordChild1, // #0 = $src1
/*42826*/     OPC_Scope, 77, /*->42905*/ // 4 children in Scope
/*42828*/       OPC_CheckChild1Type, MVT::v4i32,
/*42830*/       OPC_RecordChild2, // #1 = $Vn
/*42831*/       OPC_CheckChild2Type, MVT::v4i16,
/*42833*/       OPC_Scope, 43, /*->42878*/ // 2 children in Scope
/*42835*/         OPC_MoveChild, 3,
/*42837*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42840*/         OPC_RecordChild0, // #2 = $Vm
/*42841*/         OPC_CheckChild0Type, MVT::v4i16,
/*42843*/         OPC_RecordChild1, // #3 = $lane
/*42844*/         OPC_MoveChild, 1,
/*42846*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42849*/         OPC_MoveParent,
/*42850*/         OPC_CheckType, MVT::v4i16,
/*42852*/         OPC_MoveParent,
/*42853*/         OPC_CheckType, MVT::v4i32,
/*42855*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42857*/         OPC_EmitConvertToTarget, 3,
/*42859*/         OPC_EmitInteger, MVT::i32, 14, 
/*42862*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42865*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 51:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42878*/       /*Scope*/ 25, /*->42904*/
/*42879*/         OPC_RecordChild3, // #2 = $Vm
/*42880*/         OPC_CheckChild3Type, MVT::v4i16,
/*42882*/         OPC_CheckType, MVT::v4i32,
/*42884*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42886*/         OPC_EmitInteger, MVT::i32, 14, 
/*42889*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42892*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 51:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42904*/       0, /*End of Scope*/
/*42905*/     /*Scope*/ 77, /*->42983*/
/*42906*/       OPC_CheckChild1Type, MVT::v2i64,
/*42908*/       OPC_RecordChild2, // #1 = $Vn
/*42909*/       OPC_CheckChild2Type, MVT::v2i32,
/*42911*/       OPC_Scope, 43, /*->42956*/ // 2 children in Scope
/*42913*/         OPC_MoveChild, 3,
/*42915*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42918*/         OPC_RecordChild0, // #2 = $Vm
/*42919*/         OPC_CheckChild0Type, MVT::v2i32,
/*42921*/         OPC_RecordChild1, // #3 = $lane
/*42922*/         OPC_MoveChild, 1,
/*42924*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42927*/         OPC_MoveParent,
/*42928*/         OPC_CheckType, MVT::v2i32,
/*42930*/         OPC_MoveParent,
/*42931*/         OPC_CheckType, MVT::v2i64,
/*42933*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42935*/         OPC_EmitConvertToTarget, 3,
/*42937*/         OPC_EmitInteger, MVT::i32, 14, 
/*42940*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42943*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 51:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42956*/       /*Scope*/ 25, /*->42982*/
/*42957*/         OPC_RecordChild3, // #2 = $Vm
/*42958*/         OPC_CheckChild3Type, MVT::v2i32,
/*42960*/         OPC_CheckType, MVT::v2i64,
/*42962*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42964*/         OPC_EmitInteger, MVT::i32, 14, 
/*42967*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42970*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 51:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*42982*/       0, /*End of Scope*/
/*42983*/     /*Scope*/ 77, /*->43061*/
/*42984*/       OPC_CheckChild1Type, MVT::v4i16,
/*42986*/       OPC_RecordChild2, // #1 = $src1
/*42987*/       OPC_CheckChild2Type, MVT::v4i32,
/*42989*/       OPC_Scope, 43, /*->43034*/ // 2 children in Scope
/*42991*/         OPC_MoveChild, 3,
/*42993*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42996*/         OPC_RecordChild0, // #2 = $Vm
/*42997*/         OPC_CheckChild0Type, MVT::v4i16,
/*42999*/         OPC_RecordChild1, // #3 = $lane
/*43000*/         OPC_MoveChild, 1,
/*43002*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43005*/         OPC_MoveParent,
/*43006*/         OPC_CheckType, MVT::v4i16,
/*43008*/         OPC_MoveParent,
/*43009*/         OPC_CheckType, MVT::v4i32,
/*43011*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43013*/         OPC_EmitConvertToTarget, 3,
/*43015*/         OPC_EmitInteger, MVT::i32, 14, 
/*43018*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43021*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 51:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43034*/       /*Scope*/ 25, /*->43060*/
/*43035*/         OPC_RecordChild3, // #2 = $Vm
/*43036*/         OPC_CheckChild3Type, MVT::v4i16,
/*43038*/         OPC_CheckType, MVT::v4i32,
/*43040*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43042*/         OPC_EmitInteger, MVT::i32, 14, 
/*43045*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43048*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 51:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*43060*/       0, /*End of Scope*/
/*43061*/     /*Scope*/ 77, /*->43139*/
/*43062*/       OPC_CheckChild1Type, MVT::v2i32,
/*43064*/       OPC_RecordChild2, // #1 = $src1
/*43065*/       OPC_CheckChild2Type, MVT::v2i64,
/*43067*/       OPC_Scope, 43, /*->43112*/ // 2 children in Scope
/*43069*/         OPC_MoveChild, 3,
/*43071*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43074*/         OPC_RecordChild0, // #2 = $Vm
/*43075*/         OPC_CheckChild0Type, MVT::v2i32,
/*43077*/         OPC_RecordChild1, // #3 = $lane
/*43078*/         OPC_MoveChild, 1,
/*43080*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43083*/         OPC_MoveParent,
/*43084*/         OPC_CheckType, MVT::v2i32,
/*43086*/         OPC_MoveParent,
/*43087*/         OPC_CheckType, MVT::v2i64,
/*43089*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43091*/         OPC_EmitConvertToTarget, 3,
/*43093*/         OPC_EmitInteger, MVT::i32, 14, 
/*43096*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43099*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 51:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43112*/       /*Scope*/ 25, /*->43138*/
/*43113*/         OPC_RecordChild3, // #2 = $Vm
/*43114*/         OPC_CheckChild3Type, MVT::v2i32,
/*43116*/         OPC_CheckType, MVT::v2i64,
/*43118*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43120*/         OPC_EmitInteger, MVT::i32, 14, 
/*43123*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43126*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 51:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*43138*/       0, /*End of Scope*/
/*43139*/     0, /*End of Scope*/
/*43140*/   /*Scope*/ 72, /*->43213*/
/*43141*/     OPC_CheckInteger, 15, 
/*43143*/     OPC_MoveParent,
/*43144*/     OPC_RecordChild1, // #0 = $Vm
/*43145*/     OPC_Scope, 32, /*->43179*/ // 2 children in Scope
/*43147*/       OPC_CheckChild1Type, MVT::v2f32,
/*43149*/       OPC_RecordChild2, // #1 = $SIMM
/*43150*/       OPC_MoveChild, 2,
/*43152*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43155*/       OPC_MoveParent,
/*43156*/       OPC_CheckType, MVT::v2i32,
/*43158*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43160*/       OPC_EmitConvertToTarget, 1,
/*43162*/       OPC_EmitInteger, MVT::i32, 14, 
/*43165*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43168*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 15:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*43179*/     /*Scope*/ 32, /*->43212*/
/*43180*/       OPC_CheckChild1Type, MVT::v4f32,
/*43182*/       OPC_RecordChild2, // #1 = $SIMM
/*43183*/       OPC_MoveChild, 2,
/*43185*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43188*/       OPC_MoveParent,
/*43189*/       OPC_CheckType, MVT::v4i32,
/*43191*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43193*/       OPC_EmitConvertToTarget, 1,
/*43195*/       OPC_EmitInteger, MVT::i32, 14, 
/*43198*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43201*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 15:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*43212*/     0, /*End of Scope*/
/*43213*/   /*Scope*/ 72, /*->43286*/
/*43214*/     OPC_CheckInteger, 16, 
/*43216*/     OPC_MoveParent,
/*43217*/     OPC_RecordChild1, // #0 = $Vm
/*43218*/     OPC_Scope, 32, /*->43252*/ // 2 children in Scope
/*43220*/       OPC_CheckChild1Type, MVT::v2f32,
/*43222*/       OPC_RecordChild2, // #1 = $SIMM
/*43223*/       OPC_MoveChild, 2,
/*43225*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43228*/       OPC_MoveParent,
/*43229*/       OPC_CheckType, MVT::v2i32,
/*43231*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43233*/       OPC_EmitConvertToTarget, 1,
/*43235*/       OPC_EmitInteger, MVT::i32, 14, 
/*43238*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43241*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xud), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 16:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*43252*/     /*Scope*/ 32, /*->43285*/
/*43253*/       OPC_CheckChild1Type, MVT::v4f32,
/*43255*/       OPC_RecordChild2, // #1 = $SIMM
/*43256*/       OPC_MoveChild, 2,
/*43258*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43261*/       OPC_MoveParent,
/*43262*/       OPC_CheckType, MVT::v4i32,
/*43264*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43266*/       OPC_EmitConvertToTarget, 1,
/*43268*/       OPC_EmitInteger, MVT::i32, 14, 
/*43271*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43274*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xuq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 16:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*43285*/     0, /*End of Scope*/
/*43286*/   /*Scope*/ 72, /*->43359*/
/*43287*/     OPC_CheckInteger, 18, 
/*43289*/     OPC_MoveParent,
/*43290*/     OPC_RecordChild1, // #0 = $Vm
/*43291*/     OPC_Scope, 32, /*->43325*/ // 2 children in Scope
/*43293*/       OPC_CheckChild1Type, MVT::v2i32,
/*43295*/       OPC_RecordChild2, // #1 = $SIMM
/*43296*/       OPC_MoveChild, 2,
/*43298*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43301*/       OPC_MoveParent,
/*43302*/       OPC_CheckType, MVT::v2f32,
/*43304*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43306*/       OPC_EmitConvertToTarget, 1,
/*43308*/       OPC_EmitInteger, MVT::i32, 14, 
/*43311*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43314*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 18:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*43325*/     /*Scope*/ 32, /*->43358*/
/*43326*/       OPC_CheckChild1Type, MVT::v4i32,
/*43328*/       OPC_RecordChild2, // #1 = $SIMM
/*43329*/       OPC_MoveChild, 2,
/*43331*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43334*/       OPC_MoveParent,
/*43335*/       OPC_CheckType, MVT::v4f32,
/*43337*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43339*/       OPC_EmitConvertToTarget, 1,
/*43341*/       OPC_EmitInteger, MVT::i32, 14, 
/*43344*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43347*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 18:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*43358*/     0, /*End of Scope*/
/*43359*/   /*Scope*/ 72, /*->43432*/
/*43360*/     OPC_CheckInteger, 19, 
/*43362*/     OPC_MoveParent,
/*43363*/     OPC_RecordChild1, // #0 = $Vm
/*43364*/     OPC_Scope, 32, /*->43398*/ // 2 children in Scope
/*43366*/       OPC_CheckChild1Type, MVT::v2i32,
/*43368*/       OPC_RecordChild2, // #1 = $SIMM
/*43369*/       OPC_MoveChild, 2,
/*43371*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43374*/       OPC_MoveParent,
/*43375*/       OPC_CheckType, MVT::v2f32,
/*43377*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43379*/       OPC_EmitConvertToTarget, 1,
/*43381*/       OPC_EmitInteger, MVT::i32, 14, 
/*43384*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43387*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 19:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*43398*/     /*Scope*/ 32, /*->43431*/
/*43399*/       OPC_CheckChild1Type, MVT::v4i32,
/*43401*/       OPC_RecordChild2, // #1 = $SIMM
/*43402*/       OPC_MoveChild, 2,
/*43404*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43407*/       OPC_MoveParent,
/*43408*/       OPC_CheckType, MVT::v4f32,
/*43410*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43412*/       OPC_EmitConvertToTarget, 1,
/*43414*/       OPC_EmitInteger, MVT::i32, 14, 
/*43417*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43420*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 19:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*43431*/     0, /*End of Scope*/
/*43432*/   /*Scope*/ 47, /*->43480*/
/*43433*/     OPC_CheckInteger, 105, 
/*43435*/     OPC_MoveParent,
/*43436*/     OPC_RecordChild1, // #0 = $Rm
/*43437*/     OPC_RecordChild2, // #1 = $Rn
/*43438*/     OPC_Scope, 19, /*->43459*/ // 2 children in Scope
/*43440*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*43442*/       OPC_EmitInteger, MVT::i32, 14, 
/*43445*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43448*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 105:iPTR, GPR:i32:$Rm, GPR:i32:$Rn) - Complexity = 8
                // Dst: (QADD:i32 GPR:i32:$Rm, GPR:i32:$Rn)
/*43459*/     /*Scope*/ 19, /*->43479*/
/*43460*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*43462*/       OPC_EmitInteger, MVT::i32, 14, 
/*43465*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43468*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 105:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*43479*/     0, /*End of Scope*/
/*43480*/   /*Scope*/ 47, /*->43528*/
/*43481*/     OPC_CheckInteger, 106, 
/*43483*/     OPC_MoveParent,
/*43484*/     OPC_RecordChild1, // #0 = $Rm
/*43485*/     OPC_RecordChild2, // #1 = $Rn
/*43486*/     OPC_Scope, 19, /*->43507*/ // 2 children in Scope
/*43488*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*43490*/       OPC_EmitInteger, MVT::i32, 14, 
/*43493*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43496*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 106:iPTR, GPR:i32:$Rm, GPR:i32:$Rn) - Complexity = 8
                // Dst: (QSUB:i32 GPR:i32:$Rm, GPR:i32:$Rn)
/*43507*/     /*Scope*/ 19, /*->43527*/
/*43508*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*43510*/       OPC_EmitInteger, MVT::i32, 14, 
/*43513*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43516*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 106:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*43527*/     0, /*End of Scope*/
/*43528*/   /*Scope*/ 20, /*->43549*/
/*43529*/     OPC_CheckInteger, 3, 
/*43531*/     OPC_MoveParent,
/*43532*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*43534*/     OPC_EmitInteger, MVT::i32, 14, 
/*43537*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43540*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMRS), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 3:iPTR) - Complexity = 8
              // Dst: (VMRS:i32)
/*43549*/   /*Scope*/ 48, /*->43598*/
/*43550*/     OPC_CheckInteger, 111, 
/*43552*/     OPC_MoveParent,
/*43553*/     OPC_RecordChild1, // #0 = $Dm
/*43554*/     OPC_Scope, 20, /*->43576*/ // 2 children in Scope
/*43556*/       OPC_CheckChild1Type, MVT::f64,
/*43558*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*43560*/       OPC_EmitInteger, MVT::i32, 14, 
/*43563*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43566*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 111:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*43576*/     /*Scope*/ 20, /*->43597*/
/*43577*/       OPC_CheckChild1Type, MVT::f32,
/*43579*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*43581*/       OPC_EmitInteger, MVT::i32, 14, 
/*43584*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43587*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 111:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*43597*/     0, /*End of Scope*/
/*43598*/   /*Scope*/ 48, /*->43647*/
/*43599*/     OPC_CheckInteger, 112, 
/*43601*/     OPC_MoveParent,
/*43602*/     OPC_RecordChild1, // #0 = $Dm
/*43603*/     OPC_Scope, 20, /*->43625*/ // 2 children in Scope
/*43605*/       OPC_CheckChild1Type, MVT::f64,
/*43607*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*43609*/       OPC_EmitInteger, MVT::i32, 14, 
/*43612*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43615*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 112:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*43625*/     /*Scope*/ 20, /*->43646*/
/*43626*/       OPC_CheckChild1Type, MVT::f32,
/*43628*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*43630*/       OPC_EmitInteger, MVT::i32, 14, 
/*43633*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43636*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 112:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*43646*/     0, /*End of Scope*/
/*43647*/   /*Scope*/ 34|128,1/*162*/, /*->43811*/
/*43649*/     OPC_CheckInteger, 21, 
/*43651*/     OPC_MoveParent,
/*43652*/     OPC_RecordChild1, // #0 = $Vn
/*43653*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43680
/*43656*/       OPC_CheckChild1Type, MVT::v4i16,
/*43658*/       OPC_RecordChild2, // #1 = $Vm
/*43659*/       OPC_CheckChild2Type, MVT::v4i16,
/*43661*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43663*/       OPC_EmitInteger, MVT::i32, 14, 
/*43666*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43669*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 21:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43706
/*43682*/       OPC_CheckChild1Type, MVT::v2i32,
/*43684*/       OPC_RecordChild2, // #1 = $Vm
/*43685*/       OPC_CheckChild2Type, MVT::v2i32,
/*43687*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43689*/       OPC_EmitInteger, MVT::i32, 14, 
/*43692*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43695*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 21:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43732
/*43708*/       OPC_CheckChild1Type, MVT::v8i16,
/*43710*/       OPC_RecordChild2, // #1 = $Vm
/*43711*/       OPC_CheckChild2Type, MVT::v8i16,
/*43713*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43715*/       OPC_EmitInteger, MVT::i32, 14, 
/*43718*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43721*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 21:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43758
/*43734*/       OPC_CheckChild1Type, MVT::v4i32,
/*43736*/       OPC_RecordChild2, // #1 = $Vm
/*43737*/       OPC_CheckChild2Type, MVT::v4i32,
/*43739*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43741*/       OPC_EmitInteger, MVT::i32, 14, 
/*43744*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43747*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 21:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43784
/*43760*/       OPC_CheckChild1Type, MVT::v8i8,
/*43762*/       OPC_RecordChild2, // #1 = $Vm
/*43763*/       OPC_CheckChild2Type, MVT::v8i8,
/*43765*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43767*/       OPC_EmitInteger, MVT::i32, 14, 
/*43770*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43773*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 21:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43810
/*43786*/       OPC_CheckChild1Type, MVT::v16i8,
/*43788*/       OPC_RecordChild2, // #1 = $Vm
/*43789*/       OPC_CheckChild2Type, MVT::v16i8,
/*43791*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43793*/       OPC_EmitInteger, MVT::i32, 14, 
/*43796*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43799*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 21:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*43811*/   /*Scope*/ 34|128,1/*162*/, /*->43975*/
/*43813*/     OPC_CheckInteger, 22, 
/*43815*/     OPC_MoveParent,
/*43816*/     OPC_RecordChild1, // #0 = $Vn
/*43817*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43844
/*43820*/       OPC_CheckChild1Type, MVT::v4i16,
/*43822*/       OPC_RecordChild2, // #1 = $Vm
/*43823*/       OPC_CheckChild2Type, MVT::v4i16,
/*43825*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43827*/       OPC_EmitInteger, MVT::i32, 14, 
/*43830*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43833*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43870
/*43846*/       OPC_CheckChild1Type, MVT::v2i32,
/*43848*/       OPC_RecordChild2, // #1 = $Vm
/*43849*/       OPC_CheckChild2Type, MVT::v2i32,
/*43851*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43853*/       OPC_EmitInteger, MVT::i32, 14, 
/*43856*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43859*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43896
/*43872*/       OPC_CheckChild1Type, MVT::v8i16,
/*43874*/       OPC_RecordChild2, // #1 = $Vm
/*43875*/       OPC_CheckChild2Type, MVT::v8i16,
/*43877*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43879*/       OPC_EmitInteger, MVT::i32, 14, 
/*43882*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43885*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 22:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43922
/*43898*/       OPC_CheckChild1Type, MVT::v4i32,
/*43900*/       OPC_RecordChild2, // #1 = $Vm
/*43901*/       OPC_CheckChild2Type, MVT::v4i32,
/*43903*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43905*/       OPC_EmitInteger, MVT::i32, 14, 
/*43908*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43911*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 22:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43948
/*43924*/       OPC_CheckChild1Type, MVT::v8i8,
/*43926*/       OPC_RecordChild2, // #1 = $Vm
/*43927*/       OPC_CheckChild2Type, MVT::v8i8,
/*43929*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43931*/       OPC_EmitInteger, MVT::i32, 14, 
/*43934*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43937*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43974
/*43950*/       OPC_CheckChild1Type, MVT::v16i8,
/*43952*/       OPC_RecordChild2, // #1 = $Vm
/*43953*/       OPC_CheckChild2Type, MVT::v16i8,
/*43955*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43957*/       OPC_EmitInteger, MVT::i32, 14, 
/*43960*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43963*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 22:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*43975*/   /*Scope*/ 34|128,1/*162*/, /*->44139*/
/*43977*/     OPC_CheckInteger, 75, 
/*43979*/     OPC_MoveParent,
/*43980*/     OPC_RecordChild1, // #0 = $Vn
/*43981*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->44008
/*43984*/       OPC_CheckChild1Type, MVT::v4i16,
/*43986*/       OPC_RecordChild2, // #1 = $Vm
/*43987*/       OPC_CheckChild2Type, MVT::v4i16,
/*43989*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43991*/       OPC_EmitInteger, MVT::i32, 14, 
/*43994*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43997*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 75:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44034
/*44010*/       OPC_CheckChild1Type, MVT::v2i32,
/*44012*/       OPC_RecordChild2, // #1 = $Vm
/*44013*/       OPC_CheckChild2Type, MVT::v2i32,
/*44015*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44017*/       OPC_EmitInteger, MVT::i32, 14, 
/*44020*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44023*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 75:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44060
/*44036*/       OPC_CheckChild1Type, MVT::v8i16,
/*44038*/       OPC_RecordChild2, // #1 = $Vm
/*44039*/       OPC_CheckChild2Type, MVT::v8i16,
/*44041*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44043*/       OPC_EmitInteger, MVT::i32, 14, 
/*44046*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44049*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 75:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44086
/*44062*/       OPC_CheckChild1Type, MVT::v4i32,
/*44064*/       OPC_RecordChild2, // #1 = $Vm
/*44065*/       OPC_CheckChild2Type, MVT::v4i32,
/*44067*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44069*/       OPC_EmitInteger, MVT::i32, 14, 
/*44072*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44075*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 75:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44112
/*44088*/       OPC_CheckChild1Type, MVT::v8i8,
/*44090*/       OPC_RecordChild2, // #1 = $Vm
/*44091*/       OPC_CheckChild2Type, MVT::v8i8,
/*44093*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44095*/       OPC_EmitInteger, MVT::i32, 14, 
/*44098*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44101*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 75:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44138
/*44114*/       OPC_CheckChild1Type, MVT::v16i8,
/*44116*/       OPC_RecordChild2, // #1 = $Vm
/*44117*/       OPC_CheckChild2Type, MVT::v16i8,
/*44119*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44121*/       OPC_EmitInteger, MVT::i32, 14, 
/*44124*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44127*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 75:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*44139*/   /*Scope*/ 34|128,1/*162*/, /*->44303*/
/*44141*/     OPC_CheckInteger, 76, 
/*44143*/     OPC_MoveParent,
/*44144*/     OPC_RecordChild1, // #0 = $Vn
/*44145*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->44172
/*44148*/       OPC_CheckChild1Type, MVT::v4i16,
/*44150*/       OPC_RecordChild2, // #1 = $Vm
/*44151*/       OPC_CheckChild2Type, MVT::v4i16,
/*44153*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44155*/       OPC_EmitInteger, MVT::i32, 14, 
/*44158*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44161*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 76:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44198
/*44174*/       OPC_CheckChild1Type, MVT::v2i32,
/*44176*/       OPC_RecordChild2, // #1 = $Vm
/*44177*/       OPC_CheckChild2Type, MVT::v2i32,
/*44179*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44181*/       OPC_EmitInteger, MVT::i32, 14, 
/*44184*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44187*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 76:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44224
/*44200*/       OPC_CheckChild1Type, MVT::v8i16,
/*44202*/       OPC_RecordChild2, // #1 = $Vm
/*44203*/       OPC_CheckChild2Type, MVT::v8i16,
/*44205*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44207*/       OPC_EmitInteger, MVT::i32, 14, 
/*44210*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44213*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 76:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44250
/*44226*/       OPC_CheckChild1Type, MVT::v4i32,
/*44228*/       OPC_RecordChild2, // #1 = $Vm
/*44229*/       OPC_CheckChild2Type, MVT::v4i32,
/*44231*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44233*/       OPC_EmitInteger, MVT::i32, 14, 
/*44236*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44239*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 76:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44276
/*44252*/       OPC_CheckChild1Type, MVT::v8i8,
/*44254*/       OPC_RecordChild2, // #1 = $Vm
/*44255*/       OPC_CheckChild2Type, MVT::v8i8,
/*44257*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44259*/       OPC_EmitInteger, MVT::i32, 14, 
/*44262*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44265*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 76:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44302
/*44278*/       OPC_CheckChild1Type, MVT::v16i8,
/*44280*/       OPC_RecordChild2, // #1 = $Vm
/*44281*/       OPC_CheckChild2Type, MVT::v16i8,
/*44283*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44285*/       OPC_EmitInteger, MVT::i32, 14, 
/*44288*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44291*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 76:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*44303*/   /*Scope*/ 86|128,1/*214*/, /*->44519*/
/*44305*/     OPC_CheckInteger, 48, 
/*44307*/     OPC_MoveParent,
/*44308*/     OPC_RecordChild1, // #0 = $Vn
/*44309*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44336
/*44312*/       OPC_CheckChild1Type, MVT::v4i16,
/*44314*/       OPC_RecordChild2, // #1 = $Vm
/*44315*/       OPC_CheckChild2Type, MVT::v4i16,
/*44317*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44319*/       OPC_EmitInteger, MVT::i32, 14, 
/*44322*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44325*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 48:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44362
/*44338*/       OPC_CheckChild1Type, MVT::v2i32,
/*44340*/       OPC_RecordChild2, // #1 = $Vm
/*44341*/       OPC_CheckChild2Type, MVT::v2i32,
/*44343*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44345*/       OPC_EmitInteger, MVT::i32, 14, 
/*44348*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44351*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 48:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44388
/*44364*/       OPC_CheckChild1Type, MVT::v8i16,
/*44366*/       OPC_RecordChild2, // #1 = $Vm
/*44367*/       OPC_CheckChild2Type, MVT::v8i16,
/*44369*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44371*/       OPC_EmitInteger, MVT::i32, 14, 
/*44374*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44377*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 48:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44414
/*44390*/       OPC_CheckChild1Type, MVT::v4i32,
/*44392*/       OPC_RecordChild2, // #1 = $Vm
/*44393*/       OPC_CheckChild2Type, MVT::v4i32,
/*44395*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44397*/       OPC_EmitInteger, MVT::i32, 14, 
/*44400*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44403*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 48:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44440
/*44416*/       OPC_CheckChild1Type, MVT::v8i8,
/*44418*/       OPC_RecordChild2, // #1 = $Vm
/*44419*/       OPC_CheckChild2Type, MVT::v8i8,
/*44421*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44423*/       OPC_EmitInteger, MVT::i32, 14, 
/*44426*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44429*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 48:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44466
/*44442*/       OPC_CheckChild1Type, MVT::v16i8,
/*44444*/       OPC_RecordChild2, // #1 = $Vm
/*44445*/       OPC_CheckChild2Type, MVT::v16i8,
/*44447*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44449*/       OPC_EmitInteger, MVT::i32, 14, 
/*44452*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44455*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 48:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->44492
/*44468*/       OPC_CheckChild1Type, MVT::v1i64,
/*44470*/       OPC_RecordChild2, // #1 = $Vm
/*44471*/       OPC_CheckChild2Type, MVT::v1i64,
/*44473*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44475*/       OPC_EmitInteger, MVT::i32, 14, 
/*44478*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44481*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 48:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->44518
/*44494*/       OPC_CheckChild1Type, MVT::v2i64,
/*44496*/       OPC_RecordChild2, // #1 = $Vm
/*44497*/       OPC_CheckChild2Type, MVT::v2i64,
/*44499*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44501*/       OPC_EmitInteger, MVT::i32, 14, 
/*44504*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44507*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 48:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44519*/   /*Scope*/ 86|128,1/*214*/, /*->44735*/
/*44521*/     OPC_CheckInteger, 49, 
/*44523*/     OPC_MoveParent,
/*44524*/     OPC_RecordChild1, // #0 = $Vn
/*44525*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44552
/*44528*/       OPC_CheckChild1Type, MVT::v4i16,
/*44530*/       OPC_RecordChild2, // #1 = $Vm
/*44531*/       OPC_CheckChild2Type, MVT::v4i16,
/*44533*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44535*/       OPC_EmitInteger, MVT::i32, 14, 
/*44538*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44541*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 49:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44578
/*44554*/       OPC_CheckChild1Type, MVT::v2i32,
/*44556*/       OPC_RecordChild2, // #1 = $Vm
/*44557*/       OPC_CheckChild2Type, MVT::v2i32,
/*44559*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44561*/       OPC_EmitInteger, MVT::i32, 14, 
/*44564*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44567*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 49:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44604
/*44580*/       OPC_CheckChild1Type, MVT::v8i16,
/*44582*/       OPC_RecordChild2, // #1 = $Vm
/*44583*/       OPC_CheckChild2Type, MVT::v8i16,
/*44585*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44587*/       OPC_EmitInteger, MVT::i32, 14, 
/*44590*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44593*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 49:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44630
/*44606*/       OPC_CheckChild1Type, MVT::v4i32,
/*44608*/       OPC_RecordChild2, // #1 = $Vm
/*44609*/       OPC_CheckChild2Type, MVT::v4i32,
/*44611*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44613*/       OPC_EmitInteger, MVT::i32, 14, 
/*44616*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44619*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 49:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44656
/*44632*/       OPC_CheckChild1Type, MVT::v8i8,
/*44634*/       OPC_RecordChild2, // #1 = $Vm
/*44635*/       OPC_CheckChild2Type, MVT::v8i8,
/*44637*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44639*/       OPC_EmitInteger, MVT::i32, 14, 
/*44642*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44645*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 49:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44682
/*44658*/       OPC_CheckChild1Type, MVT::v16i8,
/*44660*/       OPC_RecordChild2, // #1 = $Vm
/*44661*/       OPC_CheckChild2Type, MVT::v16i8,
/*44663*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44665*/       OPC_EmitInteger, MVT::i32, 14, 
/*44668*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44671*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 49:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->44708
/*44684*/       OPC_CheckChild1Type, MVT::v1i64,
/*44686*/       OPC_RecordChild2, // #1 = $Vm
/*44687*/       OPC_CheckChild2Type, MVT::v1i64,
/*44689*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44691*/       OPC_EmitInteger, MVT::i32, 14, 
/*44694*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44697*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 49:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->44734
/*44710*/       OPC_CheckChild1Type, MVT::v2i64,
/*44712*/       OPC_RecordChild2, // #1 = $Vm
/*44713*/       OPC_CheckChild2Type, MVT::v2i64,
/*44715*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44717*/       OPC_EmitInteger, MVT::i32, 14, 
/*44720*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44723*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 49:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44735*/   /*Scope*/ 84, /*->44820*/
/*44736*/     OPC_CheckInteger, 11, 
/*44738*/     OPC_MoveParent,
/*44739*/     OPC_RecordChild1, // #0 = $Vn
/*44740*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->44767
/*44743*/       OPC_CheckChild1Type, MVT::v8i16,
/*44745*/       OPC_RecordChild2, // #1 = $Vm
/*44746*/       OPC_CheckChild2Type, MVT::v8i16,
/*44748*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44750*/       OPC_EmitInteger, MVT::i32, 14, 
/*44753*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44756*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 11:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->44793
/*44769*/       OPC_CheckChild1Type, MVT::v4i32,
/*44771*/       OPC_RecordChild2, // #1 = $Vm
/*44772*/       OPC_CheckChild2Type, MVT::v4i32,
/*44774*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44776*/       OPC_EmitInteger, MVT::i32, 14, 
/*44779*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44782*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 11:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44819
/*44795*/       OPC_CheckChild1Type, MVT::v2i64,
/*44797*/       OPC_RecordChild2, // #1 = $Vm
/*44798*/       OPC_CheckChild2Type, MVT::v2i64,
/*44800*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44802*/       OPC_EmitInteger, MVT::i32, 14, 
/*44805*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44808*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 11:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44820*/   /*Scope*/ 84, /*->44905*/
/*44821*/     OPC_CheckInteger, 72, 
/*44823*/     OPC_MoveParent,
/*44824*/     OPC_RecordChild1, // #0 = $Vn
/*44825*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->44852
/*44828*/       OPC_CheckChild1Type, MVT::v8i16,
/*44830*/       OPC_RecordChild2, // #1 = $Vm
/*44831*/       OPC_CheckChild2Type, MVT::v8i16,
/*44833*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44835*/       OPC_EmitInteger, MVT::i32, 14, 
/*44838*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44841*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 72:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->44878
/*44854*/       OPC_CheckChild1Type, MVT::v4i32,
/*44856*/       OPC_RecordChild2, // #1 = $Vm
/*44857*/       OPC_CheckChild2Type, MVT::v4i32,
/*44859*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44861*/       OPC_EmitInteger, MVT::i32, 14, 
/*44864*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44867*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 72:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44904
/*44880*/       OPC_CheckChild1Type, MVT::v2i64,
/*44882*/       OPC_RecordChild2, // #1 = $Vm
/*44883*/       OPC_CheckChild2Type, MVT::v2i64,
/*44885*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44887*/       OPC_EmitInteger, MVT::i32, 14, 
/*44890*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44893*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 72:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44905*/   /*Scope*/ 58, /*->44964*/
/*44906*/     OPC_CheckInteger, 37, 
/*44908*/     OPC_MoveParent,
/*44909*/     OPC_RecordChild1, // #0 = $Vn
/*44910*/     OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->44937
/*44913*/       OPC_CheckChild1Type, MVT::v8i8,
/*44915*/       OPC_RecordChild2, // #1 = $Vm
/*44916*/       OPC_CheckChild2Type, MVT::v8i8,
/*44918*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44920*/       OPC_EmitInteger, MVT::i32, 14, 
/*44923*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44926*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpd), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 37:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44963
/*44939*/       OPC_CheckChild1Type, MVT::v16i8,
/*44941*/       OPC_RecordChild2, // #1 = $Vm
/*44942*/       OPC_CheckChild2Type, MVT::v16i8,
/*44944*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44946*/       OPC_EmitInteger, MVT::i32, 14, 
/*44949*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44952*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpq), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 37:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*44964*/   /*Scope*/ 30, /*->44995*/
/*44965*/     OPC_CheckInteger, 36, 
/*44967*/     OPC_MoveParent,
/*44968*/     OPC_RecordChild1, // #0 = $Vn
/*44969*/     OPC_CheckChild1Type, MVT::v8i8,
/*44971*/     OPC_RecordChild2, // #1 = $Vm
/*44972*/     OPC_CheckChild2Type, MVT::v8i8,
/*44974*/     OPC_CheckType, MVT::v8i16,
/*44976*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44978*/     OPC_EmitInteger, MVT::i32, 14, 
/*44981*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44984*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i16 36:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VMULLp:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*44995*/   /*Scope*/ 34|128,1/*162*/, /*->45159*/
/*44997*/     OPC_CheckInteger, 23, 
/*44999*/     OPC_MoveParent,
/*45000*/     OPC_RecordChild1, // #0 = $Vn
/*45001*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->45028
/*45004*/       OPC_CheckChild1Type, MVT::v4i16,
/*45006*/       OPC_RecordChild2, // #1 = $Vm
/*45007*/       OPC_CheckChild2Type, MVT::v4i16,
/*45009*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45011*/       OPC_EmitInteger, MVT::i32, 14, 
/*45014*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45017*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 23:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45054
/*45030*/       OPC_CheckChild1Type, MVT::v2i32,
/*45032*/       OPC_RecordChild2, // #1 = $Vm
/*45033*/       OPC_CheckChild2Type, MVT::v2i32,
/*45035*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45037*/       OPC_EmitInteger, MVT::i32, 14, 
/*45040*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45043*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 23:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45080
/*45056*/       OPC_CheckChild1Type, MVT::v8i16,
/*45058*/       OPC_RecordChild2, // #1 = $Vm
/*45059*/       OPC_CheckChild2Type, MVT::v8i16,
/*45061*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45063*/       OPC_EmitInteger, MVT::i32, 14, 
/*45066*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45069*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 23:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45106
/*45082*/       OPC_CheckChild1Type, MVT::v4i32,
/*45084*/       OPC_RecordChild2, // #1 = $Vm
/*45085*/       OPC_CheckChild2Type, MVT::v4i32,
/*45087*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45089*/       OPC_EmitInteger, MVT::i32, 14, 
/*45092*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45095*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 23:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45132
/*45108*/       OPC_CheckChild1Type, MVT::v8i8,
/*45110*/       OPC_RecordChild2, // #1 = $Vm
/*45111*/       OPC_CheckChild2Type, MVT::v8i8,
/*45113*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45115*/       OPC_EmitInteger, MVT::i32, 14, 
/*45118*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45121*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 23:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45158
/*45134*/       OPC_CheckChild1Type, MVT::v16i8,
/*45136*/       OPC_RecordChild2, // #1 = $Vm
/*45137*/       OPC_CheckChild2Type, MVT::v16i8,
/*45139*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45141*/       OPC_EmitInteger, MVT::i32, 14, 
/*45144*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45147*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 23:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*45159*/   /*Scope*/ 34|128,1/*162*/, /*->45323*/
/*45161*/     OPC_CheckInteger, 24, 
/*45163*/     OPC_MoveParent,
/*45164*/     OPC_RecordChild1, // #0 = $Vn
/*45165*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->45192
/*45168*/       OPC_CheckChild1Type, MVT::v4i16,
/*45170*/       OPC_RecordChild2, // #1 = $Vm
/*45171*/       OPC_CheckChild2Type, MVT::v4i16,
/*45173*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45175*/       OPC_EmitInteger, MVT::i32, 14, 
/*45178*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45181*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 24:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45218
/*45194*/       OPC_CheckChild1Type, MVT::v2i32,
/*45196*/       OPC_RecordChild2, // #1 = $Vm
/*45197*/       OPC_CheckChild2Type, MVT::v2i32,
/*45199*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45201*/       OPC_EmitInteger, MVT::i32, 14, 
/*45204*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45207*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 24:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45244
/*45220*/       OPC_CheckChild1Type, MVT::v8i16,
/*45222*/       OPC_RecordChild2, // #1 = $Vm
/*45223*/       OPC_CheckChild2Type, MVT::v8i16,
/*45225*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45227*/       OPC_EmitInteger, MVT::i32, 14, 
/*45230*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45233*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 24:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45270
/*45246*/       OPC_CheckChild1Type, MVT::v4i32,
/*45248*/       OPC_RecordChild2, // #1 = $Vm
/*45249*/       OPC_CheckChild2Type, MVT::v4i32,
/*45251*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45253*/       OPC_EmitInteger, MVT::i32, 14, 
/*45256*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45259*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 24:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45296
/*45272*/       OPC_CheckChild1Type, MVT::v8i8,
/*45274*/       OPC_RecordChild2, // #1 = $Vm
/*45275*/       OPC_CheckChild2Type, MVT::v8i8,
/*45277*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45279*/       OPC_EmitInteger, MVT::i32, 14, 
/*45282*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45285*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 24:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45322
/*45298*/       OPC_CheckChild1Type, MVT::v16i8,
/*45300*/       OPC_RecordChild2, // #1 = $Vm
/*45301*/       OPC_CheckChild2Type, MVT::v16i8,
/*45303*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45305*/       OPC_EmitInteger, MVT::i32, 14, 
/*45308*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45311*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 24:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*45323*/   /*Scope*/ 86|128,1/*214*/, /*->45539*/
/*45325*/     OPC_CheckInteger, 70, 
/*45327*/     OPC_MoveParent,
/*45328*/     OPC_RecordChild1, // #0 = $Vn
/*45329*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->45356
/*45332*/       OPC_CheckChild1Type, MVT::v4i16,
/*45334*/       OPC_RecordChild2, // #1 = $Vm
/*45335*/       OPC_CheckChild2Type, MVT::v4i16,
/*45337*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45339*/       OPC_EmitInteger, MVT::i32, 14, 
/*45342*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45345*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 70:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45382
/*45358*/       OPC_CheckChild1Type, MVT::v2i32,
/*45360*/       OPC_RecordChild2, // #1 = $Vm
/*45361*/       OPC_CheckChild2Type, MVT::v2i32,
/*45363*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45365*/       OPC_EmitInteger, MVT::i32, 14, 
/*45368*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45371*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 70:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45408
/*45384*/       OPC_CheckChild1Type, MVT::v8i16,
/*45386*/       OPC_RecordChild2, // #1 = $Vm
/*45387*/       OPC_CheckChild2Type, MVT::v8i16,
/*45389*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45391*/       OPC_EmitInteger, MVT::i32, 14, 
/*45394*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45397*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 70:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45434
/*45410*/       OPC_CheckChild1Type, MVT::v4i32,
/*45412*/       OPC_RecordChild2, // #1 = $Vm
/*45413*/       OPC_CheckChild2Type, MVT::v4i32,
/*45415*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45417*/       OPC_EmitInteger, MVT::i32, 14, 
/*45420*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45423*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 70:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45460
/*45436*/       OPC_CheckChild1Type, MVT::v8i8,
/*45438*/       OPC_RecordChild2, // #1 = $Vm
/*45439*/       OPC_CheckChild2Type, MVT::v8i8,
/*45441*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45443*/       OPC_EmitInteger, MVT::i32, 14, 
/*45446*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45449*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 70:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45486
/*45462*/       OPC_CheckChild1Type, MVT::v16i8,
/*45464*/       OPC_RecordChild2, // #1 = $Vm
/*45465*/       OPC_CheckChild2Type, MVT::v16i8,
/*45467*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45469*/       OPC_EmitInteger, MVT::i32, 14, 
/*45472*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45475*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 70:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->45512
/*45488*/       OPC_CheckChild1Type, MVT::v1i64,
/*45490*/       OPC_RecordChild2, // #1 = $Vm
/*45491*/       OPC_CheckChild2Type, MVT::v1i64,
/*45493*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45495*/       OPC_EmitInteger, MVT::i32, 14, 
/*45498*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45501*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 70:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->45538
/*45514*/       OPC_CheckChild1Type, MVT::v2i64,
/*45516*/       OPC_RecordChild2, // #1 = $Vm
/*45517*/       OPC_CheckChild2Type, MVT::v2i64,
/*45519*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45521*/       OPC_EmitInteger, MVT::i32, 14, 
/*45524*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45527*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 70:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*45539*/   /*Scope*/ 86|128,1/*214*/, /*->45755*/
/*45541*/     OPC_CheckInteger, 71, 
/*45543*/     OPC_MoveParent,
/*45544*/     OPC_RecordChild1, // #0 = $Vn
/*45545*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->45572
/*45548*/       OPC_CheckChild1Type, MVT::v4i16,
/*45550*/       OPC_RecordChild2, // #1 = $Vm
/*45551*/       OPC_CheckChild2Type, MVT::v4i16,
/*45553*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45555*/       OPC_EmitInteger, MVT::i32, 14, 
/*45558*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45561*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 71:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45598
/*45574*/       OPC_CheckChild1Type, MVT::v2i32,
/*45576*/       OPC_RecordChild2, // #1 = $Vm
/*45577*/       OPC_CheckChild2Type, MVT::v2i32,
/*45579*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45581*/       OPC_EmitInteger, MVT::i32, 14, 
/*45584*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45587*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 71:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45624
/*45600*/       OPC_CheckChild1Type, MVT::v8i16,
/*45602*/       OPC_RecordChild2, // #1 = $Vm
/*45603*/       OPC_CheckChild2Type, MVT::v8i16,
/*45605*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45607*/       OPC_EmitInteger, MVT::i32, 14, 
/*45610*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45613*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 71:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45650
/*45626*/       OPC_CheckChild1Type, MVT::v4i32,
/*45628*/       OPC_RecordChild2, // #1 = $Vm
/*45629*/       OPC_CheckChild2Type, MVT::v4i32,
/*45631*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45633*/       OPC_EmitInteger, MVT::i32, 14, 
/*45636*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45639*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 71:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45676
/*45652*/       OPC_CheckChild1Type, MVT::v8i8,
/*45654*/       OPC_RecordChild2, // #1 = $Vm
/*45655*/       OPC_CheckChild2Type, MVT::v8i8,
/*45657*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45659*/       OPC_EmitInteger, MVT::i32, 14, 
/*45662*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45665*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 71:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45702
/*45678*/       OPC_CheckChild1Type, MVT::v16i8,
/*45680*/       OPC_RecordChild2, // #1 = $Vm
/*45681*/       OPC_CheckChild2Type, MVT::v16i8,
/*45683*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45685*/       OPC_EmitInteger, MVT::i32, 14, 
/*45688*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45691*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 71:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->45728
/*45704*/       OPC_CheckChild1Type, MVT::v1i64,
/*45706*/       OPC_RecordChild2, // #1 = $Vm
/*45707*/       OPC_CheckChild2Type, MVT::v1i64,
/*45709*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45711*/       OPC_EmitInteger, MVT::i32, 14, 
/*45714*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45717*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 71:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->45754
/*45730*/       OPC_CheckChild1Type, MVT::v2i64,
/*45732*/       OPC_RecordChild2, // #1 = $Vm
/*45733*/       OPC_CheckChild2Type, MVT::v2i64,
/*45735*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45737*/       OPC_EmitInteger, MVT::i32, 14, 
/*45740*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45743*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 71:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*45755*/   /*Scope*/ 84, /*->45840*/
/*45756*/     OPC_CheckInteger, 96, 
/*45758*/     OPC_MoveParent,
/*45759*/     OPC_RecordChild1, // #0 = $Vn
/*45760*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->45787
/*45763*/       OPC_CheckChild1Type, MVT::v8i16,
/*45765*/       OPC_RecordChild2, // #1 = $Vm
/*45766*/       OPC_CheckChild2Type, MVT::v8i16,
/*45768*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45770*/       OPC_EmitInteger, MVT::i32, 14, 
/*45773*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45776*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 96:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->45813
/*45789*/       OPC_CheckChild1Type, MVT::v4i32,
/*45791*/       OPC_RecordChild2, // #1 = $Vm
/*45792*/       OPC_CheckChild2Type, MVT::v4i32,
/*45794*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45796*/       OPC_EmitInteger, MVT::i32, 14, 
/*45799*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45802*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 96:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45839
/*45815*/       OPC_CheckChild1Type, MVT::v2i64,
/*45817*/       OPC_RecordChild2, // #1 = $Vm
/*45818*/       OPC_CheckChild2Type, MVT::v2i64,
/*45820*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45822*/       OPC_EmitInteger, MVT::i32, 14, 
/*45825*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45828*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 96:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*45840*/   /*Scope*/ 84, /*->45925*/
/*45841*/     OPC_CheckInteger, 82, 
/*45843*/     OPC_MoveParent,
/*45844*/     OPC_RecordChild1, // #0 = $Vn
/*45845*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->45872
/*45848*/       OPC_CheckChild1Type, MVT::v8i16,
/*45850*/       OPC_RecordChild2, // #1 = $Vm
/*45851*/       OPC_CheckChild2Type, MVT::v8i16,
/*45853*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45855*/       OPC_EmitInteger, MVT::i32, 14, 
/*45858*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45861*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 82:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->45898
/*45874*/       OPC_CheckChild1Type, MVT::v4i32,
/*45876*/       OPC_RecordChild2, // #1 = $Vm
/*45877*/       OPC_CheckChild2Type, MVT::v4i32,
/*45879*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45881*/       OPC_EmitInteger, MVT::i32, 14, 
/*45884*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45887*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 82:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45924
/*45900*/       OPC_CheckChild1Type, MVT::v2i64,
/*45902*/       OPC_RecordChild2, // #1 = $Vm
/*45903*/       OPC_CheckChild2Type, MVT::v2i64,
/*45905*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45907*/       OPC_EmitInteger, MVT::i32, 14, 
/*45910*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45913*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 82:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*45925*/   /*Scope*/ 24, /*->45950*/
/*45926*/     OPC_CheckInteger, 7, 
/*45928*/     OPC_MoveParent,
/*45929*/     OPC_RecordChild1, // #0 = $Vn
/*45930*/     OPC_RecordChild2, // #1 = $Vm
/*45931*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45933*/     OPC_EmitInteger, MVT::i32, 14, 
/*45936*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45939*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 7:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGEd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*45950*/   /*Scope*/ 24, /*->45975*/
/*45951*/     OPC_CheckInteger, 8, 
/*45953*/     OPC_MoveParent,
/*45954*/     OPC_RecordChild1, // #0 = $Vn
/*45955*/     OPC_RecordChild2, // #1 = $Vm
/*45956*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45958*/     OPC_EmitInteger, MVT::i32, 14, 
/*45961*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45964*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 8:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGEq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*45975*/   /*Scope*/ 24, /*->46000*/
/*45976*/     OPC_CheckInteger, 9, 
/*45978*/     OPC_MoveParent,
/*45979*/     OPC_RecordChild1, // #0 = $Vn
/*45980*/     OPC_RecordChild2, // #1 = $Vm
/*45981*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45983*/     OPC_EmitInteger, MVT::i32, 14, 
/*45986*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45989*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 9:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGTd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*46000*/   /*Scope*/ 24, /*->46025*/
/*46001*/     OPC_CheckInteger, 10, 
/*46003*/     OPC_MoveParent,
/*46004*/     OPC_RecordChild1, // #0 = $Vn
/*46005*/     OPC_RecordChild2, // #1 = $Vm
/*46006*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46008*/     OPC_EmitInteger, MVT::i32, 14, 
/*46011*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46014*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 10:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGTq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*46025*/   /*Scope*/ 86|128,1/*214*/, /*->46241*/
/*46027*/     OPC_CheckInteger, 4, 
/*46029*/     OPC_MoveParent,
/*46030*/     OPC_RecordChild1, // #0 = $Vn
/*46031*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->46058
/*46034*/       OPC_CheckChild1Type, MVT::v4i16,
/*46036*/       OPC_RecordChild2, // #1 = $Vm
/*46037*/       OPC_CheckChild2Type, MVT::v4i16,
/*46039*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46041*/       OPC_EmitInteger, MVT::i32, 14, 
/*46044*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46047*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46084
/*46060*/       OPC_CheckChild1Type, MVT::v2i32,
/*46062*/       OPC_RecordChild2, // #1 = $Vm
/*46063*/       OPC_CheckChild2Type, MVT::v2i32,
/*46065*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46067*/       OPC_EmitInteger, MVT::i32, 14, 
/*46070*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46073*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46110
/*46086*/       OPC_CheckChild1Type, MVT::v8i16,
/*46088*/       OPC_RecordChild2, // #1 = $Vm
/*46089*/       OPC_CheckChild2Type, MVT::v8i16,
/*46091*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46093*/       OPC_EmitInteger, MVT::i32, 14, 
/*46096*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46099*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 4:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46136
/*46112*/       OPC_CheckChild1Type, MVT::v4i32,
/*46114*/       OPC_RecordChild2, // #1 = $Vm
/*46115*/       OPC_CheckChild2Type, MVT::v4i32,
/*46117*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46119*/       OPC_EmitInteger, MVT::i32, 14, 
/*46122*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46125*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 4:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46162
/*46138*/       OPC_CheckChild1Type, MVT::v8i8,
/*46140*/       OPC_RecordChild2, // #1 = $Vm
/*46141*/       OPC_CheckChild2Type, MVT::v8i8,
/*46143*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46145*/       OPC_EmitInteger, MVT::i32, 14, 
/*46148*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46151*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46188
/*46164*/       OPC_CheckChild1Type, MVT::v16i8,
/*46166*/       OPC_RecordChild2, // #1 = $Vm
/*46167*/       OPC_CheckChild2Type, MVT::v16i8,
/*46169*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46171*/       OPC_EmitInteger, MVT::i32, 14, 
/*46174*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46177*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 4:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46214
/*46190*/       OPC_CheckChild1Type, MVT::v2f32,
/*46192*/       OPC_RecordChild2, // #1 = $Vm
/*46193*/       OPC_CheckChild2Type, MVT::v2f32,
/*46195*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46197*/       OPC_EmitInteger, MVT::i32, 14, 
/*46200*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46203*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 4:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->46240
/*46216*/       OPC_CheckChild1Type, MVT::v4f32,
/*46218*/       OPC_RecordChild2, // #1 = $Vm
/*46219*/       OPC_CheckChild2Type, MVT::v4f32,
/*46221*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46223*/       OPC_EmitInteger, MVT::i32, 14, 
/*46226*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46229*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 4:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*46241*/   /*Scope*/ 34|128,1/*162*/, /*->46405*/
/*46243*/     OPC_CheckInteger, 5, 
/*46245*/     OPC_MoveParent,
/*46246*/     OPC_RecordChild1, // #0 = $Vn
/*46247*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->46274
/*46250*/       OPC_CheckChild1Type, MVT::v4i16,
/*46252*/       OPC_RecordChild2, // #1 = $Vm
/*46253*/       OPC_CheckChild2Type, MVT::v4i16,
/*46255*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46257*/       OPC_EmitInteger, MVT::i32, 14, 
/*46260*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46263*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46300
/*46276*/       OPC_CheckChild1Type, MVT::v2i32,
/*46278*/       OPC_RecordChild2, // #1 = $Vm
/*46279*/       OPC_CheckChild2Type, MVT::v2i32,
/*46281*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46283*/       OPC_EmitInteger, MVT::i32, 14, 
/*46286*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46289*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46326
/*46302*/       OPC_CheckChild1Type, MVT::v8i16,
/*46304*/       OPC_RecordChild2, // #1 = $Vm
/*46305*/       OPC_CheckChild2Type, MVT::v8i16,
/*46307*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46309*/       OPC_EmitInteger, MVT::i32, 14, 
/*46312*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46315*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 5:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46352
/*46328*/       OPC_CheckChild1Type, MVT::v4i32,
/*46330*/       OPC_RecordChild2, // #1 = $Vm
/*46331*/       OPC_CheckChild2Type, MVT::v4i32,
/*46333*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46335*/       OPC_EmitInteger, MVT::i32, 14, 
/*46338*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46341*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 5:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46378
/*46354*/       OPC_CheckChild1Type, MVT::v8i8,
/*46356*/       OPC_RecordChild2, // #1 = $Vm
/*46357*/       OPC_CheckChild2Type, MVT::v8i8,
/*46359*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46361*/       OPC_EmitInteger, MVT::i32, 14, 
/*46364*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46367*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46404
/*46380*/       OPC_CheckChild1Type, MVT::v16i8,
/*46382*/       OPC_RecordChild2, // #1 = $Vm
/*46383*/       OPC_CheckChild2Type, MVT::v16i8,
/*46385*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46387*/       OPC_EmitInteger, MVT::i32, 14, 
/*46390*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46393*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 5:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*46405*/   /*Scope*/ 86|128,1/*214*/, /*->46621*/
/*46407*/     OPC_CheckInteger, 32, 
/*46409*/     OPC_MoveParent,
/*46410*/     OPC_RecordChild1, // #0 = $Vn
/*46411*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->46438
/*46414*/       OPC_CheckChild1Type, MVT::v4i16,
/*46416*/       OPC_RecordChild2, // #1 = $Vm
/*46417*/       OPC_CheckChild2Type, MVT::v4i16,
/*46419*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46421*/       OPC_EmitInteger, MVT::i32, 14, 
/*46424*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46427*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 32:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46464
/*46440*/       OPC_CheckChild1Type, MVT::v2i32,
/*46442*/       OPC_RecordChild2, // #1 = $Vm
/*46443*/       OPC_CheckChild2Type, MVT::v2i32,
/*46445*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46447*/       OPC_EmitInteger, MVT::i32, 14, 
/*46450*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46453*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 32:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46490
/*46466*/       OPC_CheckChild1Type, MVT::v8i16,
/*46468*/       OPC_RecordChild2, // #1 = $Vm
/*46469*/       OPC_CheckChild2Type, MVT::v8i16,
/*46471*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46473*/       OPC_EmitInteger, MVT::i32, 14, 
/*46476*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46479*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 32:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46516
/*46492*/       OPC_CheckChild1Type, MVT::v4i32,
/*46494*/       OPC_RecordChild2, // #1 = $Vm
/*46495*/       OPC_CheckChild2Type, MVT::v4i32,
/*46497*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46499*/       OPC_EmitInteger, MVT::i32, 14, 
/*46502*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46505*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 32:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46542
/*46518*/       OPC_CheckChild1Type, MVT::v8i8,
/*46520*/       OPC_RecordChild2, // #1 = $Vm
/*46521*/       OPC_CheckChild2Type, MVT::v8i8,
/*46523*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46525*/       OPC_EmitInteger, MVT::i32, 14, 
/*46528*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46531*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 32:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46568
/*46544*/       OPC_CheckChild1Type, MVT::v16i8,
/*46546*/       OPC_RecordChild2, // #1 = $Vm
/*46547*/       OPC_CheckChild2Type, MVT::v16i8,
/*46549*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46551*/       OPC_EmitInteger, MVT::i32, 14, 
/*46554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46557*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 32:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46594
/*46570*/       OPC_CheckChild1Type, MVT::v2f32,
/*46572*/       OPC_RecordChild2, // #1 = $Vm
/*46573*/       OPC_CheckChild2Type, MVT::v2f32,
/*46575*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46577*/       OPC_EmitInteger, MVT::i32, 14, 
/*46580*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46583*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 32:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->46620
/*46596*/       OPC_CheckChild1Type, MVT::v4f32,
/*46598*/       OPC_RecordChild2, // #1 = $Vm
/*46599*/       OPC_CheckChild2Type, MVT::v4f32,
/*46601*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46603*/       OPC_EmitInteger, MVT::i32, 14, 
/*46606*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46609*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 32:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*46621*/   /*Scope*/ 34|128,1/*162*/, /*->46785*/
/*46623*/     OPC_CheckInteger, 33, 
/*46625*/     OPC_MoveParent,
/*46626*/     OPC_RecordChild1, // #0 = $Vn
/*46627*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->46654
/*46630*/       OPC_CheckChild1Type, MVT::v4i16,
/*46632*/       OPC_RecordChild2, // #1 = $Vm
/*46633*/       OPC_CheckChild2Type, MVT::v4i16,
/*46635*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46637*/       OPC_EmitInteger, MVT::i32, 14, 
/*46640*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46643*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 33:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46680
/*46656*/       OPC_CheckChild1Type, MVT::v2i32,
/*46658*/       OPC_RecordChild2, // #1 = $Vm
/*46659*/       OPC_CheckChild2Type, MVT::v2i32,
/*46661*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46663*/       OPC_EmitInteger, MVT::i32, 14, 
/*46666*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46669*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 33:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46706
/*46682*/       OPC_CheckChild1Type, MVT::v8i16,
/*46684*/       OPC_RecordChild2, // #1 = $Vm
/*46685*/       OPC_CheckChild2Type, MVT::v8i16,
/*46687*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46689*/       OPC_EmitInteger, MVT::i32, 14, 
/*46692*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46695*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 33:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46732
/*46708*/       OPC_CheckChild1Type, MVT::v4i32,
/*46710*/       OPC_RecordChild2, // #1 = $Vm
/*46711*/       OPC_CheckChild2Type, MVT::v4i32,
/*46713*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46715*/       OPC_EmitInteger, MVT::i32, 14, 
/*46718*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46721*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 33:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46758
/*46734*/       OPC_CheckChild1Type, MVT::v8i8,
/*46736*/       OPC_RecordChild2, // #1 = $Vm
/*46737*/       OPC_CheckChild2Type, MVT::v8i8,
/*46739*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46741*/       OPC_EmitInteger, MVT::i32, 14, 
/*46744*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46747*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 33:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46784
/*46760*/       OPC_CheckChild1Type, MVT::v16i8,
/*46762*/       OPC_RecordChild2, // #1 = $Vm
/*46763*/       OPC_CheckChild2Type, MVT::v16i8,
/*46765*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46767*/       OPC_EmitInteger, MVT::i32, 14, 
/*46770*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46773*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 33:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*46785*/   /*Scope*/ 86|128,1/*214*/, /*->47001*/
/*46787*/     OPC_CheckInteger, 34, 
/*46789*/     OPC_MoveParent,
/*46790*/     OPC_RecordChild1, // #0 = $Vn
/*46791*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->46818
/*46794*/       OPC_CheckChild1Type, MVT::v4i16,
/*46796*/       OPC_RecordChild2, // #1 = $Vm
/*46797*/       OPC_CheckChild2Type, MVT::v4i16,
/*46799*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46801*/       OPC_EmitInteger, MVT::i32, 14, 
/*46804*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46807*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 34:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46844
/*46820*/       OPC_CheckChild1Type, MVT::v2i32,
/*46822*/       OPC_RecordChild2, // #1 = $Vm
/*46823*/       OPC_CheckChild2Type, MVT::v2i32,
/*46825*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46827*/       OPC_EmitInteger, MVT::i32, 14, 
/*46830*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46833*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 34:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46870
/*46846*/       OPC_CheckChild1Type, MVT::v8i16,
/*46848*/       OPC_RecordChild2, // #1 = $Vm
/*46849*/       OPC_CheckChild2Type, MVT::v8i16,
/*46851*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46853*/       OPC_EmitInteger, MVT::i32, 14, 
/*46856*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46859*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 34:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46896
/*46872*/       OPC_CheckChild1Type, MVT::v4i32,
/*46874*/       OPC_RecordChild2, // #1 = $Vm
/*46875*/       OPC_CheckChild2Type, MVT::v4i32,
/*46877*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46879*/       OPC_EmitInteger, MVT::i32, 14, 
/*46882*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46885*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 34:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46922
/*46898*/       OPC_CheckChild1Type, MVT::v8i8,
/*46900*/       OPC_RecordChild2, // #1 = $Vm
/*46901*/       OPC_CheckChild2Type, MVT::v8i8,
/*46903*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46905*/       OPC_EmitInteger, MVT::i32, 14, 
/*46908*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46911*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 34:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46948
/*46924*/       OPC_CheckChild1Type, MVT::v16i8,
/*46926*/       OPC_RecordChild2, // #1 = $Vm
/*46927*/       OPC_CheckChild2Type, MVT::v16i8,
/*46929*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46931*/       OPC_EmitInteger, MVT::i32, 14, 
/*46934*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46937*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 34:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46974
/*46950*/       OPC_CheckChild1Type, MVT::v2f32,
/*46952*/       OPC_RecordChild2, // #1 = $Vm
/*46953*/       OPC_CheckChild2Type, MVT::v2f32,
/*46955*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46957*/       OPC_EmitInteger, MVT::i32, 14, 
/*46960*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46963*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 34:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->47000
/*46976*/       OPC_CheckChild1Type, MVT::v4f32,
/*46978*/       OPC_RecordChild2, // #1 = $Vm
/*46979*/       OPC_CheckChild2Type, MVT::v4f32,
/*46981*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46983*/       OPC_EmitInteger, MVT::i32, 14, 
/*46986*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46989*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 34:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*47001*/   /*Scope*/ 34|128,1/*162*/, /*->47165*/
/*47003*/     OPC_CheckInteger, 35, 
/*47005*/     OPC_MoveParent,
/*47006*/     OPC_RecordChild1, // #0 = $Vn
/*47007*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->47034
/*47010*/       OPC_CheckChild1Type, MVT::v4i16,
/*47012*/       OPC_RecordChild2, // #1 = $Vm
/*47013*/       OPC_CheckChild2Type, MVT::v4i16,
/*47015*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47017*/       OPC_EmitInteger, MVT::i32, 14, 
/*47020*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47023*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 35:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47060
/*47036*/       OPC_CheckChild1Type, MVT::v2i32,
/*47038*/       OPC_RecordChild2, // #1 = $Vm
/*47039*/       OPC_CheckChild2Type, MVT::v2i32,
/*47041*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47043*/       OPC_EmitInteger, MVT::i32, 14, 
/*47046*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47049*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 35:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47086
/*47062*/       OPC_CheckChild1Type, MVT::v8i16,
/*47064*/       OPC_RecordChild2, // #1 = $Vm
/*47065*/       OPC_CheckChild2Type, MVT::v8i16,
/*47067*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47069*/       OPC_EmitInteger, MVT::i32, 14, 
/*47072*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47075*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 35:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47112
/*47088*/       OPC_CheckChild1Type, MVT::v4i32,
/*47090*/       OPC_RecordChild2, // #1 = $Vm
/*47091*/       OPC_CheckChild2Type, MVT::v4i32,
/*47093*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47095*/       OPC_EmitInteger, MVT::i32, 14, 
/*47098*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47101*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 35:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->47138
/*47114*/       OPC_CheckChild1Type, MVT::v8i8,
/*47116*/       OPC_RecordChild2, // #1 = $Vm
/*47117*/       OPC_CheckChild2Type, MVT::v8i8,
/*47119*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47121*/       OPC_EmitInteger, MVT::i32, 14, 
/*47124*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47127*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 35:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->47164
/*47140*/       OPC_CheckChild1Type, MVT::v16i8,
/*47142*/       OPC_RecordChild2, // #1 = $Vm
/*47143*/       OPC_CheckChild2Type, MVT::v16i8,
/*47145*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47147*/       OPC_EmitInteger, MVT::i32, 14, 
/*47150*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47153*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 35:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*47165*/   /*Scope*/ 110, /*->47276*/
/*47166*/     OPC_CheckInteger, 40, 
/*47168*/     OPC_MoveParent,
/*47169*/     OPC_RecordChild1, // #0 = $Vn
/*47170*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->47197
/*47173*/       OPC_CheckChild1Type, MVT::v8i8,
/*47175*/       OPC_RecordChild2, // #1 = $Vm
/*47176*/       OPC_CheckChild2Type, MVT::v8i8,
/*47178*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47180*/       OPC_EmitInteger, MVT::i32, 14, 
/*47183*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47186*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 40:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->47223
/*47199*/       OPC_CheckChild1Type, MVT::v4i16,
/*47201*/       OPC_RecordChild2, // #1 = $Vm
/*47202*/       OPC_CheckChild2Type, MVT::v4i16,
/*47204*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47206*/       OPC_EmitInteger, MVT::i32, 14, 
/*47209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47212*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 40:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47249
/*47225*/       OPC_CheckChild1Type, MVT::v2i32,
/*47227*/       OPC_RecordChild2, // #1 = $Vm
/*47228*/       OPC_CheckChild2Type, MVT::v2i32,
/*47230*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47232*/       OPC_EmitInteger, MVT::i32, 14, 
/*47235*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47238*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 40:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->47275
/*47251*/       OPC_CheckChild1Type, MVT::v2f32,
/*47253*/       OPC_RecordChild2, // #1 = $Vm
/*47254*/       OPC_CheckChild2Type, MVT::v2f32,
/*47256*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47258*/       OPC_EmitInteger, MVT::i32, 14, 
/*47261*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47264*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 40:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*47276*/   /*Scope*/ 10|128,1/*138*/, /*->47416*/
/*47278*/     OPC_CheckInteger, 41, 
/*47280*/     OPC_MoveParent,
/*47281*/     OPC_RecordChild1, // #0 = $Vm
/*47282*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->47305
/*47285*/       OPC_CheckChild1Type, MVT::v8i8,
/*47287*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47289*/       OPC_EmitInteger, MVT::i32, 14, 
/*47292*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47295*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 41:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->47327
/*47307*/       OPC_CheckChild1Type, MVT::v4i16,
/*47309*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47311*/       OPC_EmitInteger, MVT::i32, 14, 
/*47314*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47317*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 41:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v1i64,// ->47349
/*47329*/       OPC_CheckChild1Type, MVT::v2i32,
/*47331*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47333*/       OPC_EmitInteger, MVT::i32, 14, 
/*47336*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47339*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 41:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->47371
/*47351*/       OPC_CheckChild1Type, MVT::v16i8,
/*47353*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47355*/       OPC_EmitInteger, MVT::i32, 14, 
/*47358*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47361*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 41:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->47393
/*47373*/       OPC_CheckChild1Type, MVT::v8i16,
/*47375*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47377*/       OPC_EmitInteger, MVT::i32, 14, 
/*47380*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47383*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 41:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->47415
/*47395*/       OPC_CheckChild1Type, MVT::v4i32,
/*47397*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47399*/       OPC_EmitInteger, MVT::i32, 14, 
/*47402*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47405*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 41:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*47416*/   /*Scope*/ 10|128,1/*138*/, /*->47556*/
/*47418*/     OPC_CheckInteger, 42, 
/*47420*/     OPC_MoveParent,
/*47421*/     OPC_RecordChild1, // #0 = $Vm
/*47422*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->47445
/*47425*/       OPC_CheckChild1Type, MVT::v8i8,
/*47427*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47429*/       OPC_EmitInteger, MVT::i32, 14, 
/*47432*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47435*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 42:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->47467
/*47447*/       OPC_CheckChild1Type, MVT::v4i16,
/*47449*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47451*/       OPC_EmitInteger, MVT::i32, 14, 
/*47454*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47457*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 42:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v1i64,// ->47489
/*47469*/       OPC_CheckChild1Type, MVT::v2i32,
/*47471*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47473*/       OPC_EmitInteger, MVT::i32, 14, 
/*47476*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47479*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 42:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->47511
/*47491*/       OPC_CheckChild1Type, MVT::v16i8,
/*47493*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47495*/       OPC_EmitInteger, MVT::i32, 14, 
/*47498*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47501*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 42:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->47533
/*47513*/       OPC_CheckChild1Type, MVT::v8i16,
/*47515*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47517*/       OPC_EmitInteger, MVT::i32, 14, 
/*47520*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47523*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 42:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->47555
/*47535*/       OPC_CheckChild1Type, MVT::v4i32,
/*47537*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47539*/       OPC_EmitInteger, MVT::i32, 14, 
/*47542*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47545*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 42:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*47556*/   /*Scope*/ 34|128,1/*162*/, /*->47720*/
/*47558*/     OPC_CheckInteger, 38, 
/*47560*/     OPC_MoveParent,
/*47561*/     OPC_RecordChild1, // #0 = $src1
/*47562*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->47589
/*47565*/       OPC_CheckChild1Type, MVT::v4i16,
/*47567*/       OPC_RecordChild2, // #1 = $Vm
/*47568*/       OPC_CheckChild2Type, MVT::v8i8,
/*47570*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47572*/       OPC_EmitInteger, MVT::i32, 14, 
/*47575*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47578*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 38:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47615
/*47591*/       OPC_CheckChild1Type, MVT::v2i32,
/*47593*/       OPC_RecordChild2, // #1 = $Vm
/*47594*/       OPC_CheckChild2Type, MVT::v4i16,
/*47596*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47598*/       OPC_EmitInteger, MVT::i32, 14, 
/*47601*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47604*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 38:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47641
/*47617*/       OPC_CheckChild1Type, MVT::v1i64,
/*47619*/       OPC_RecordChild2, // #1 = $Vm
/*47620*/       OPC_CheckChild2Type, MVT::v2i32,
/*47622*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47624*/       OPC_EmitInteger, MVT::i32, 14, 
/*47627*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47630*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 38:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47667
/*47643*/       OPC_CheckChild1Type, MVT::v8i16,
/*47645*/       OPC_RecordChild2, // #1 = $Vm
/*47646*/       OPC_CheckChild2Type, MVT::v16i8,
/*47648*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47650*/       OPC_EmitInteger, MVT::i32, 14, 
/*47653*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47656*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 38:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47693
/*47669*/       OPC_CheckChild1Type, MVT::v4i32,
/*47671*/       OPC_RecordChild2, // #1 = $Vm
/*47672*/       OPC_CheckChild2Type, MVT::v8i16,
/*47674*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47676*/       OPC_EmitInteger, MVT::i32, 14, 
/*47679*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47682*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 38:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47719
/*47695*/       OPC_CheckChild1Type, MVT::v2i64,
/*47697*/       OPC_RecordChild2, // #1 = $Vm
/*47698*/       OPC_CheckChild2Type, MVT::v4i32,
/*47700*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47702*/       OPC_EmitInteger, MVT::i32, 14, 
/*47705*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47708*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 38:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*47720*/   /*Scope*/ 34|128,1/*162*/, /*->47884*/
/*47722*/     OPC_CheckInteger, 39, 
/*47724*/     OPC_MoveParent,
/*47725*/     OPC_RecordChild1, // #0 = $src1
/*47726*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->47753
/*47729*/       OPC_CheckChild1Type, MVT::v4i16,
/*47731*/       OPC_RecordChild2, // #1 = $Vm
/*47732*/       OPC_CheckChild2Type, MVT::v8i8,
/*47734*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47736*/       OPC_EmitInteger, MVT::i32, 14, 
/*47739*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47742*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 39:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47779
/*47755*/       OPC_CheckChild1Type, MVT::v2i32,
/*47757*/       OPC_RecordChild2, // #1 = $Vm
/*47758*/       OPC_CheckChild2Type, MVT::v4i16,
/*47760*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47762*/       OPC_EmitInteger, MVT::i32, 14, 
/*47765*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47768*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 39:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47805
/*47781*/       OPC_CheckChild1Type, MVT::v1i64,
/*47783*/       OPC_RecordChild2, // #1 = $Vm
/*47784*/       OPC_CheckChild2Type, MVT::v2i32,
/*47786*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47788*/       OPC_EmitInteger, MVT::i32, 14, 
/*47791*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47794*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 39:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47831
/*47807*/       OPC_CheckChild1Type, MVT::v8i16,
/*47809*/       OPC_RecordChild2, // #1 = $Vm
/*47810*/       OPC_CheckChild2Type, MVT::v16i8,
/*47812*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47814*/       OPC_EmitInteger, MVT::i32, 14, 
/*47817*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47820*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 39:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47857
/*47833*/       OPC_CheckChild1Type, MVT::v4i32,
/*47835*/       OPC_RecordChild2, // #1 = $Vm
/*47836*/       OPC_CheckChild2Type, MVT::v8i16,
/*47838*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47840*/       OPC_EmitInteger, MVT::i32, 14, 
/*47843*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47846*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 39:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47883
/*47859*/       OPC_CheckChild1Type, MVT::v2i64,
/*47861*/       OPC_RecordChild2, // #1 = $Vm
/*47862*/       OPC_CheckChild2Type, MVT::v4i32,
/*47864*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47866*/       OPC_EmitInteger, MVT::i32, 14, 
/*47869*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47872*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 39:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*47884*/   /*Scope*/ 110, /*->47995*/
/*47885*/     OPC_CheckInteger, 43, 
/*47887*/     OPC_MoveParent,
/*47888*/     OPC_RecordChild1, // #0 = $Vn
/*47889*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->47916
/*47892*/       OPC_CheckChild1Type, MVT::v8i8,
/*47894*/       OPC_RecordChild2, // #1 = $Vm
/*47895*/       OPC_CheckChild2Type, MVT::v8i8,
/*47897*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47899*/       OPC_EmitInteger, MVT::i32, 14, 
/*47902*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47905*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 43:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->47942
/*47918*/       OPC_CheckChild1Type, MVT::v4i16,
/*47920*/       OPC_RecordChild2, // #1 = $Vm
/*47921*/       OPC_CheckChild2Type, MVT::v4i16,
/*47923*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47925*/       OPC_EmitInteger, MVT::i32, 14, 
/*47928*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47931*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 43:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47968
/*47944*/       OPC_CheckChild1Type, MVT::v2i32,
/*47946*/       OPC_RecordChild2, // #1 = $Vm
/*47947*/       OPC_CheckChild2Type, MVT::v2i32,
/*47949*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47951*/       OPC_EmitInteger, MVT::i32, 14, 
/*47954*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47957*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 43:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->47994
/*47970*/       OPC_CheckChild1Type, MVT::v2f32,
/*47972*/       OPC_RecordChild2, // #1 = $Vm
/*47973*/       OPC_CheckChild2Type, MVT::v2f32,
/*47975*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47977*/       OPC_EmitInteger, MVT::i32, 14, 
/*47980*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47983*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 43:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*47995*/   /*Scope*/ 84, /*->48080*/
/*47996*/     OPC_CheckInteger, 44, 
/*47998*/     OPC_MoveParent,
/*47999*/     OPC_RecordChild1, // #0 = $Vn
/*48000*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->48027
/*48003*/       OPC_CheckChild1Type, MVT::v8i8,
/*48005*/       OPC_RecordChild2, // #1 = $Vm
/*48006*/       OPC_CheckChild2Type, MVT::v8i8,
/*48008*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48010*/       OPC_EmitInteger, MVT::i32, 14, 
/*48013*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48016*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 44:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->48053
/*48029*/       OPC_CheckChild1Type, MVT::v4i16,
/*48031*/       OPC_RecordChild2, // #1 = $Vm
/*48032*/       OPC_CheckChild2Type, MVT::v4i16,
/*48034*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48036*/       OPC_EmitInteger, MVT::i32, 14, 
/*48039*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48042*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 44:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48079
/*48055*/       OPC_CheckChild1Type, MVT::v2i32,
/*48057*/       OPC_RecordChild2, // #1 = $Vm
/*48058*/       OPC_CheckChild2Type, MVT::v2i32,
/*48060*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48062*/       OPC_EmitInteger, MVT::i32, 14, 
/*48065*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48068*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 44:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              0, // EndSwitchType
/*48080*/   /*Scope*/ 110, /*->48191*/
/*48081*/     OPC_CheckInteger, 45, 
/*48083*/     OPC_MoveParent,
/*48084*/     OPC_RecordChild1, // #0 = $Vn
/*48085*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->48112
/*48088*/       OPC_CheckChild1Type, MVT::v8i8,
/*48090*/       OPC_RecordChild2, // #1 = $Vm
/*48091*/       OPC_CheckChild2Type, MVT::v8i8,
/*48093*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48095*/       OPC_EmitInteger, MVT::i32, 14, 
/*48098*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48101*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 45:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->48138
/*48114*/       OPC_CheckChild1Type, MVT::v4i16,
/*48116*/       OPC_RecordChild2, // #1 = $Vm
/*48117*/       OPC_CheckChild2Type, MVT::v4i16,
/*48119*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48121*/       OPC_EmitInteger, MVT::i32, 14, 
/*48124*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48127*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 45:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48164
/*48140*/       OPC_CheckChild1Type, MVT::v2i32,
/*48142*/       OPC_RecordChild2, // #1 = $Vm
/*48143*/       OPC_CheckChild2Type, MVT::v2i32,
/*48145*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48147*/       OPC_EmitInteger, MVT::i32, 14, 
/*48150*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48153*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 45:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->48190
/*48166*/       OPC_CheckChild1Type, MVT::v2f32,
/*48168*/       OPC_RecordChild2, // #1 = $Vm
/*48169*/       OPC_CheckChild2Type, MVT::v2f32,
/*48171*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48173*/       OPC_EmitInteger, MVT::i32, 14, 
/*48176*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48179*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 45:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*48191*/   /*Scope*/ 84, /*->48276*/
/*48192*/     OPC_CheckInteger, 46, 
/*48194*/     OPC_MoveParent,
/*48195*/     OPC_RecordChild1, // #0 = $Vn
/*48196*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->48223
/*48199*/       OPC_CheckChild1Type, MVT::v8i8,
/*48201*/       OPC_RecordChild2, // #1 = $Vm
/*48202*/       OPC_CheckChild2Type, MVT::v8i8,
/*48204*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48206*/       OPC_EmitInteger, MVT::i32, 14, 
/*48209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48212*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 46:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->48249
/*48225*/       OPC_CheckChild1Type, MVT::v4i16,
/*48227*/       OPC_RecordChild2, // #1 = $Vm
/*48228*/       OPC_CheckChild2Type, MVT::v4i16,
/*48230*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48232*/       OPC_EmitInteger, MVT::i32, 14, 
/*48235*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48238*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 46:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48275
/*48251*/       OPC_CheckChild1Type, MVT::v2i32,
/*48253*/       OPC_RecordChild2, // #1 = $Vm
/*48254*/       OPC_CheckChild2Type, MVT::v2i32,
/*48256*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48258*/       OPC_EmitInteger, MVT::i32, 14, 
/*48261*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48264*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 46:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              0, // EndSwitchType
/*48276*/   /*Scope*/ 94, /*->48371*/
/*48277*/     OPC_CheckInteger, 73, 
/*48279*/     OPC_MoveParent,
/*48280*/     OPC_RecordChild1, // #0 = $Vm
/*48281*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->48304
/*48284*/       OPC_CheckChild1Type, MVT::v2i32,
/*48286*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48288*/       OPC_EmitInteger, MVT::i32, 14, 
/*48291*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48294*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 73:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->48326
/*48306*/       OPC_CheckChild1Type, MVT::v4i32,
/*48308*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48310*/       OPC_EmitInteger, MVT::i32, 14, 
/*48313*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48316*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 73:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->48348
/*48328*/       OPC_CheckChild1Type, MVT::v2f32,
/*48330*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48332*/       OPC_EmitInteger, MVT::i32, 14, 
/*48335*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48338*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 73:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->48370
/*48350*/       OPC_CheckChild1Type, MVT::v4f32,
/*48352*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48354*/       OPC_EmitInteger, MVT::i32, 14, 
/*48357*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48360*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 73:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*48371*/   /*Scope*/ 94, /*->48466*/
/*48372*/     OPC_CheckInteger, 80, 
/*48374*/     OPC_MoveParent,
/*48375*/     OPC_RecordChild1, // #0 = $Vm
/*48376*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->48399
/*48379*/       OPC_CheckChild1Type, MVT::v2i32,
/*48381*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48383*/       OPC_EmitInteger, MVT::i32, 14, 
/*48386*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48389*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 80:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->48421
/*48401*/       OPC_CheckChild1Type, MVT::v4i32,
/*48403*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48405*/       OPC_EmitInteger, MVT::i32, 14, 
/*48408*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48411*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 80:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->48443
/*48423*/       OPC_CheckChild1Type, MVT::v2f32,
/*48425*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48427*/       OPC_EmitInteger, MVT::i32, 14, 
/*48430*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48433*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 80:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->48465
/*48445*/       OPC_CheckChild1Type, MVT::v4f32,
/*48447*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48449*/       OPC_EmitInteger, MVT::i32, 14, 
/*48452*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48455*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 80:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*48466*/   /*Scope*/ 86|128,1/*214*/, /*->48682*/
/*48468*/     OPC_CheckInteger, 87, 
/*48470*/     OPC_MoveParent,
/*48471*/     OPC_RecordChild1, // #0 = $Vm
/*48472*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48499
/*48475*/       OPC_CheckChild1Type, MVT::v4i16,
/*48477*/       OPC_RecordChild2, // #1 = $Vn
/*48478*/       OPC_CheckChild2Type, MVT::v4i16,
/*48480*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48482*/       OPC_EmitInteger, MVT::i32, 14, 
/*48485*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48488*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 87:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48525
/*48501*/       OPC_CheckChild1Type, MVT::v2i32,
/*48503*/       OPC_RecordChild2, // #1 = $Vn
/*48504*/       OPC_CheckChild2Type, MVT::v2i32,
/*48506*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48508*/       OPC_EmitInteger, MVT::i32, 14, 
/*48511*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48514*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 87:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48551
/*48527*/       OPC_CheckChild1Type, MVT::v8i16,
/*48529*/       OPC_RecordChild2, // #1 = $Vn
/*48530*/       OPC_CheckChild2Type, MVT::v8i16,
/*48532*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48534*/       OPC_EmitInteger, MVT::i32, 14, 
/*48537*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48540*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 87:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48577
/*48553*/       OPC_CheckChild1Type, MVT::v4i32,
/*48555*/       OPC_RecordChild2, // #1 = $Vn
/*48556*/       OPC_CheckChild2Type, MVT::v4i32,
/*48558*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48560*/       OPC_EmitInteger, MVT::i32, 14, 
/*48563*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48566*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 87:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48603
/*48579*/       OPC_CheckChild1Type, MVT::v8i8,
/*48581*/       OPC_RecordChild2, // #1 = $Vn
/*48582*/       OPC_CheckChild2Type, MVT::v8i8,
/*48584*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48586*/       OPC_EmitInteger, MVT::i32, 14, 
/*48589*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48592*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 87:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48629
/*48605*/       OPC_CheckChild1Type, MVT::v16i8,
/*48607*/       OPC_RecordChild2, // #1 = $Vn
/*48608*/       OPC_CheckChild2Type, MVT::v16i8,
/*48610*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48612*/       OPC_EmitInteger, MVT::i32, 14, 
/*48615*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48618*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 87:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48655
/*48631*/       OPC_CheckChild1Type, MVT::v1i64,
/*48633*/       OPC_RecordChild2, // #1 = $Vn
/*48634*/       OPC_CheckChild2Type, MVT::v1i64,
/*48636*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48638*/       OPC_EmitInteger, MVT::i32, 14, 
/*48641*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48644*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 87:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48681
/*48657*/       OPC_CheckChild1Type, MVT::v2i64,
/*48659*/       OPC_RecordChild2, // #1 = $Vn
/*48660*/       OPC_CheckChild2Type, MVT::v2i64,
/*48662*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48664*/       OPC_EmitInteger, MVT::i32, 14, 
/*48667*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48670*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 87:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*48682*/   /*Scope*/ 86|128,1/*214*/, /*->48898*/
/*48684*/     OPC_CheckInteger, 88, 
/*48686*/     OPC_MoveParent,
/*48687*/     OPC_RecordChild1, // #0 = $Vm
/*48688*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48715
/*48691*/       OPC_CheckChild1Type, MVT::v4i16,
/*48693*/       OPC_RecordChild2, // #1 = $Vn
/*48694*/       OPC_CheckChild2Type, MVT::v4i16,
/*48696*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48698*/       OPC_EmitInteger, MVT::i32, 14, 
/*48701*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48704*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 88:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48741
/*48717*/       OPC_CheckChild1Type, MVT::v2i32,
/*48719*/       OPC_RecordChild2, // #1 = $Vn
/*48720*/       OPC_CheckChild2Type, MVT::v2i32,
/*48722*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48724*/       OPC_EmitInteger, MVT::i32, 14, 
/*48727*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48730*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 88:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48767
/*48743*/       OPC_CheckChild1Type, MVT::v8i16,
/*48745*/       OPC_RecordChild2, // #1 = $Vn
/*48746*/       OPC_CheckChild2Type, MVT::v8i16,
/*48748*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48750*/       OPC_EmitInteger, MVT::i32, 14, 
/*48753*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48756*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 88:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48793
/*48769*/       OPC_CheckChild1Type, MVT::v4i32,
/*48771*/       OPC_RecordChild2, // #1 = $Vn
/*48772*/       OPC_CheckChild2Type, MVT::v4i32,
/*48774*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48776*/       OPC_EmitInteger, MVT::i32, 14, 
/*48779*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48782*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 88:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48819
/*48795*/       OPC_CheckChild1Type, MVT::v8i8,
/*48797*/       OPC_RecordChild2, // #1 = $Vn
/*48798*/       OPC_CheckChild2Type, MVT::v8i8,
/*48800*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48802*/       OPC_EmitInteger, MVT::i32, 14, 
/*48805*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48808*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 88:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48845
/*48821*/       OPC_CheckChild1Type, MVT::v16i8,
/*48823*/       OPC_RecordChild2, // #1 = $Vn
/*48824*/       OPC_CheckChild2Type, MVT::v16i8,
/*48826*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48828*/       OPC_EmitInteger, MVT::i32, 14, 
/*48831*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48834*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 88:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48871
/*48847*/       OPC_CheckChild1Type, MVT::v1i64,
/*48849*/       OPC_RecordChild2, // #1 = $Vn
/*48850*/       OPC_CheckChild2Type, MVT::v1i64,
/*48852*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48854*/       OPC_EmitInteger, MVT::i32, 14, 
/*48857*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48860*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 88:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48897
/*48873*/       OPC_CheckChild1Type, MVT::v2i64,
/*48875*/       OPC_RecordChild2, // #1 = $Vn
/*48876*/       OPC_CheckChild2Type, MVT::v2i64,
/*48878*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48880*/       OPC_EmitInteger, MVT::i32, 14, 
/*48883*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48886*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 88:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*48898*/   /*Scope*/ 86|128,1/*214*/, /*->49114*/
/*48900*/     OPC_CheckInteger, 78, 
/*48902*/     OPC_MoveParent,
/*48903*/     OPC_RecordChild1, // #0 = $Vm
/*48904*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48931
/*48907*/       OPC_CheckChild1Type, MVT::v4i16,
/*48909*/       OPC_RecordChild2, // #1 = $Vn
/*48910*/       OPC_CheckChild2Type, MVT::v4i16,
/*48912*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48914*/       OPC_EmitInteger, MVT::i32, 14, 
/*48917*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48920*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 78:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48957
/*48933*/       OPC_CheckChild1Type, MVT::v2i32,
/*48935*/       OPC_RecordChild2, // #1 = $Vn
/*48936*/       OPC_CheckChild2Type, MVT::v2i32,
/*48938*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48940*/       OPC_EmitInteger, MVT::i32, 14, 
/*48943*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48946*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 78:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48983
/*48959*/       OPC_CheckChild1Type, MVT::v8i16,
/*48961*/       OPC_RecordChild2, // #1 = $Vn
/*48962*/       OPC_CheckChild2Type, MVT::v8i16,
/*48964*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48966*/       OPC_EmitInteger, MVT::i32, 14, 
/*48969*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48972*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 78:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49009
/*48985*/       OPC_CheckChild1Type, MVT::v4i32,
/*48987*/       OPC_RecordChild2, // #1 = $Vn
/*48988*/       OPC_CheckChild2Type, MVT::v4i32,
/*48990*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48992*/       OPC_EmitInteger, MVT::i32, 14, 
/*48995*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48998*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 78:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49035
/*49011*/       OPC_CheckChild1Type, MVT::v8i8,
/*49013*/       OPC_RecordChild2, // #1 = $Vn
/*49014*/       OPC_CheckChild2Type, MVT::v8i8,
/*49016*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49018*/       OPC_EmitInteger, MVT::i32, 14, 
/*49021*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49024*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 78:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49061
/*49037*/       OPC_CheckChild1Type, MVT::v16i8,
/*49039*/       OPC_RecordChild2, // #1 = $Vn
/*49040*/       OPC_CheckChild2Type, MVT::v16i8,
/*49042*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49044*/       OPC_EmitInteger, MVT::i32, 14, 
/*49047*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49050*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 78:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49087
/*49063*/       OPC_CheckChild1Type, MVT::v1i64,
/*49065*/       OPC_RecordChild2, // #1 = $Vn
/*49066*/       OPC_CheckChild2Type, MVT::v1i64,
/*49068*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49070*/       OPC_EmitInteger, MVT::i32, 14, 
/*49073*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49076*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 78:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49113
/*49089*/       OPC_CheckChild1Type, MVT::v2i64,
/*49091*/       OPC_RecordChild2, // #1 = $Vn
/*49092*/       OPC_CheckChild2Type, MVT::v2i64,
/*49094*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49096*/       OPC_EmitInteger, MVT::i32, 14, 
/*49099*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49102*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 78:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49114*/   /*Scope*/ 86|128,1/*214*/, /*->49330*/
/*49116*/     OPC_CheckInteger, 79, 
/*49118*/     OPC_MoveParent,
/*49119*/     OPC_RecordChild1, // #0 = $Vm
/*49120*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49147
/*49123*/       OPC_CheckChild1Type, MVT::v4i16,
/*49125*/       OPC_RecordChild2, // #1 = $Vn
/*49126*/       OPC_CheckChild2Type, MVT::v4i16,
/*49128*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49130*/       OPC_EmitInteger, MVT::i32, 14, 
/*49133*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49136*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 79:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49173
/*49149*/       OPC_CheckChild1Type, MVT::v2i32,
/*49151*/       OPC_RecordChild2, // #1 = $Vn
/*49152*/       OPC_CheckChild2Type, MVT::v2i32,
/*49154*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49156*/       OPC_EmitInteger, MVT::i32, 14, 
/*49159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49162*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 79:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49199
/*49175*/       OPC_CheckChild1Type, MVT::v8i16,
/*49177*/       OPC_RecordChild2, // #1 = $Vn
/*49178*/       OPC_CheckChild2Type, MVT::v8i16,
/*49180*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49182*/       OPC_EmitInteger, MVT::i32, 14, 
/*49185*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49188*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 79:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49225
/*49201*/       OPC_CheckChild1Type, MVT::v4i32,
/*49203*/       OPC_RecordChild2, // #1 = $Vn
/*49204*/       OPC_CheckChild2Type, MVT::v4i32,
/*49206*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49208*/       OPC_EmitInteger, MVT::i32, 14, 
/*49211*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49214*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 79:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49251
/*49227*/       OPC_CheckChild1Type, MVT::v8i8,
/*49229*/       OPC_RecordChild2, // #1 = $Vn
/*49230*/       OPC_CheckChild2Type, MVT::v8i8,
/*49232*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49234*/       OPC_EmitInteger, MVT::i32, 14, 
/*49237*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49240*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 79:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49277
/*49253*/       OPC_CheckChild1Type, MVT::v16i8,
/*49255*/       OPC_RecordChild2, // #1 = $Vn
/*49256*/       OPC_CheckChild2Type, MVT::v16i8,
/*49258*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49260*/       OPC_EmitInteger, MVT::i32, 14, 
/*49263*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49266*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 79:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49303
/*49279*/       OPC_CheckChild1Type, MVT::v1i64,
/*49281*/       OPC_RecordChild2, // #1 = $Vn
/*49282*/       OPC_CheckChild2Type, MVT::v1i64,
/*49284*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49286*/       OPC_EmitInteger, MVT::i32, 14, 
/*49289*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49292*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 79:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49329
/*49305*/       OPC_CheckChild1Type, MVT::v2i64,
/*49307*/       OPC_RecordChild2, // #1 = $Vn
/*49308*/       OPC_CheckChild2Type, MVT::v2i64,
/*49310*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49312*/       OPC_EmitInteger, MVT::i32, 14, 
/*49315*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49318*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 79:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49330*/   /*Scope*/ 86|128,1/*214*/, /*->49546*/
/*49332*/     OPC_CheckInteger, 67, 
/*49334*/     OPC_MoveParent,
/*49335*/     OPC_RecordChild1, // #0 = $Vm
/*49336*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49363
/*49339*/       OPC_CheckChild1Type, MVT::v4i16,
/*49341*/       OPC_RecordChild2, // #1 = $Vn
/*49342*/       OPC_CheckChild2Type, MVT::v4i16,
/*49344*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49346*/       OPC_EmitInteger, MVT::i32, 14, 
/*49349*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49352*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 67:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49389
/*49365*/       OPC_CheckChild1Type, MVT::v2i32,
/*49367*/       OPC_RecordChild2, // #1 = $Vn
/*49368*/       OPC_CheckChild2Type, MVT::v2i32,
/*49370*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49372*/       OPC_EmitInteger, MVT::i32, 14, 
/*49375*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49378*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 67:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49415
/*49391*/       OPC_CheckChild1Type, MVT::v8i16,
/*49393*/       OPC_RecordChild2, // #1 = $Vn
/*49394*/       OPC_CheckChild2Type, MVT::v8i16,
/*49396*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49398*/       OPC_EmitInteger, MVT::i32, 14, 
/*49401*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49404*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 67:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49441
/*49417*/       OPC_CheckChild1Type, MVT::v4i32,
/*49419*/       OPC_RecordChild2, // #1 = $Vn
/*49420*/       OPC_CheckChild2Type, MVT::v4i32,
/*49422*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49424*/       OPC_EmitInteger, MVT::i32, 14, 
/*49427*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49430*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 67:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49467
/*49443*/       OPC_CheckChild1Type, MVT::v8i8,
/*49445*/       OPC_RecordChild2, // #1 = $Vn
/*49446*/       OPC_CheckChild2Type, MVT::v8i8,
/*49448*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49450*/       OPC_EmitInteger, MVT::i32, 14, 
/*49453*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49456*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 67:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49493
/*49469*/       OPC_CheckChild1Type, MVT::v16i8,
/*49471*/       OPC_RecordChild2, // #1 = $Vn
/*49472*/       OPC_CheckChild2Type, MVT::v16i8,
/*49474*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49476*/       OPC_EmitInteger, MVT::i32, 14, 
/*49479*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49482*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 67:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49519
/*49495*/       OPC_CheckChild1Type, MVT::v1i64,
/*49497*/       OPC_RecordChild2, // #1 = $Vn
/*49498*/       OPC_CheckChild2Type, MVT::v1i64,
/*49500*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49502*/       OPC_EmitInteger, MVT::i32, 14, 
/*49505*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49508*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 67:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49545
/*49521*/       OPC_CheckChild1Type, MVT::v2i64,
/*49523*/       OPC_RecordChild2, // #1 = $Vn
/*49524*/       OPC_CheckChild2Type, MVT::v2i64,
/*49526*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49528*/       OPC_EmitInteger, MVT::i32, 14, 
/*49531*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49534*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 67:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49546*/   /*Scope*/ 86|128,1/*214*/, /*->49762*/
/*49548*/     OPC_CheckInteger, 69, 
/*49550*/     OPC_MoveParent,
/*49551*/     OPC_RecordChild1, // #0 = $Vm
/*49552*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49579
/*49555*/       OPC_CheckChild1Type, MVT::v4i16,
/*49557*/       OPC_RecordChild2, // #1 = $Vn
/*49558*/       OPC_CheckChild2Type, MVT::v4i16,
/*49560*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49562*/       OPC_EmitInteger, MVT::i32, 14, 
/*49565*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49568*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 69:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49605
/*49581*/       OPC_CheckChild1Type, MVT::v2i32,
/*49583*/       OPC_RecordChild2, // #1 = $Vn
/*49584*/       OPC_CheckChild2Type, MVT::v2i32,
/*49586*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49588*/       OPC_EmitInteger, MVT::i32, 14, 
/*49591*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49594*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 69:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49631
/*49607*/       OPC_CheckChild1Type, MVT::v8i16,
/*49609*/       OPC_RecordChild2, // #1 = $Vn
/*49610*/       OPC_CheckChild2Type, MVT::v8i16,
/*49612*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49614*/       OPC_EmitInteger, MVT::i32, 14, 
/*49617*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49620*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 69:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49657
/*49633*/       OPC_CheckChild1Type, MVT::v4i32,
/*49635*/       OPC_RecordChild2, // #1 = $Vn
/*49636*/       OPC_CheckChild2Type, MVT::v4i32,
/*49638*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49640*/       OPC_EmitInteger, MVT::i32, 14, 
/*49643*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49646*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 69:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49683
/*49659*/       OPC_CheckChild1Type, MVT::v8i8,
/*49661*/       OPC_RecordChild2, // #1 = $Vn
/*49662*/       OPC_CheckChild2Type, MVT::v8i8,
/*49664*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49666*/       OPC_EmitInteger, MVT::i32, 14, 
/*49669*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49672*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 69:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49709
/*49685*/       OPC_CheckChild1Type, MVT::v16i8,
/*49687*/       OPC_RecordChild2, // #1 = $Vn
/*49688*/       OPC_CheckChild2Type, MVT::v16i8,
/*49690*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49692*/       OPC_EmitInteger, MVT::i32, 14, 
/*49695*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49698*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 69:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49735
/*49711*/       OPC_CheckChild1Type, MVT::v1i64,
/*49713*/       OPC_RecordChild2, // #1 = $Vn
/*49714*/       OPC_CheckChild2Type, MVT::v1i64,
/*49716*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49718*/       OPC_EmitInteger, MVT::i32, 14, 
/*49721*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49724*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 69:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49761
/*49737*/       OPC_CheckChild1Type, MVT::v2i64,
/*49739*/       OPC_RecordChild2, // #1 = $Vn
/*49740*/       OPC_CheckChild2Type, MVT::v2i64,
/*49742*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49744*/       OPC_EmitInteger, MVT::i32, 14, 
/*49747*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49750*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 69:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49762*/   /*Scope*/ 86|128,1/*214*/, /*->49978*/
/*49764*/     OPC_CheckInteger, 62, 
/*49766*/     OPC_MoveParent,
/*49767*/     OPC_RecordChild1, // #0 = $Vm
/*49768*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49795
/*49771*/       OPC_CheckChild1Type, MVT::v4i16,
/*49773*/       OPC_RecordChild2, // #1 = $Vn
/*49774*/       OPC_CheckChild2Type, MVT::v4i16,
/*49776*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49778*/       OPC_EmitInteger, MVT::i32, 14, 
/*49781*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49784*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 62:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49821
/*49797*/       OPC_CheckChild1Type, MVT::v2i32,
/*49799*/       OPC_RecordChild2, // #1 = $Vn
/*49800*/       OPC_CheckChild2Type, MVT::v2i32,
/*49802*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49804*/       OPC_EmitInteger, MVT::i32, 14, 
/*49807*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49810*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 62:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49847
/*49823*/       OPC_CheckChild1Type, MVT::v8i16,
/*49825*/       OPC_RecordChild2, // #1 = $Vn
/*49826*/       OPC_CheckChild2Type, MVT::v8i16,
/*49828*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49830*/       OPC_EmitInteger, MVT::i32, 14, 
/*49833*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49836*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 62:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49873
/*49849*/       OPC_CheckChild1Type, MVT::v4i32,
/*49851*/       OPC_RecordChild2, // #1 = $Vn
/*49852*/       OPC_CheckChild2Type, MVT::v4i32,
/*49854*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49856*/       OPC_EmitInteger, MVT::i32, 14, 
/*49859*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49862*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 62:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49899
/*49875*/       OPC_CheckChild1Type, MVT::v8i8,
/*49877*/       OPC_RecordChild2, // #1 = $Vn
/*49878*/       OPC_CheckChild2Type, MVT::v8i8,
/*49880*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49882*/       OPC_EmitInteger, MVT::i32, 14, 
/*49885*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49888*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 62:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49925
/*49901*/       OPC_CheckChild1Type, MVT::v16i8,
/*49903*/       OPC_RecordChild2, // #1 = $Vn
/*49904*/       OPC_CheckChild2Type, MVT::v16i8,
/*49906*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49908*/       OPC_EmitInteger, MVT::i32, 14, 
/*49911*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49914*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 62:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49951
/*49927*/       OPC_CheckChild1Type, MVT::v1i64,
/*49929*/       OPC_RecordChild2, // #1 = $Vn
/*49930*/       OPC_CheckChild2Type, MVT::v1i64,
/*49932*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49934*/       OPC_EmitInteger, MVT::i32, 14, 
/*49937*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49940*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 62:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49977
/*49953*/       OPC_CheckChild1Type, MVT::v2i64,
/*49955*/       OPC_RecordChild2, // #1 = $Vn
/*49956*/       OPC_CheckChild2Type, MVT::v2i64,
/*49958*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49960*/       OPC_EmitInteger, MVT::i32, 14, 
/*49963*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49966*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 62:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49978*/   /*Scope*/ 86|128,1/*214*/, /*->50194*/
/*49980*/     OPC_CheckInteger, 63, 
/*49982*/     OPC_MoveParent,
/*49983*/     OPC_RecordChild1, // #0 = $Vm
/*49984*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->50011
/*49987*/       OPC_CheckChild1Type, MVT::v4i16,
/*49989*/       OPC_RecordChild2, // #1 = $Vn
/*49990*/       OPC_CheckChild2Type, MVT::v4i16,
/*49992*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49994*/       OPC_EmitInteger, MVT::i32, 14, 
/*49997*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50000*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 63:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->50037
/*50013*/       OPC_CheckChild1Type, MVT::v2i32,
/*50015*/       OPC_RecordChild2, // #1 = $Vn
/*50016*/       OPC_CheckChild2Type, MVT::v2i32,
/*50018*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50020*/       OPC_EmitInteger, MVT::i32, 14, 
/*50023*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50026*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 63:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->50063
/*50039*/       OPC_CheckChild1Type, MVT::v8i16,
/*50041*/       OPC_RecordChild2, // #1 = $Vn
/*50042*/       OPC_CheckChild2Type, MVT::v8i16,
/*50044*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50046*/       OPC_EmitInteger, MVT::i32, 14, 
/*50049*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50052*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 63:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->50089
/*50065*/       OPC_CheckChild1Type, MVT::v4i32,
/*50067*/       OPC_RecordChild2, // #1 = $Vn
/*50068*/       OPC_CheckChild2Type, MVT::v4i32,
/*50070*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50072*/       OPC_EmitInteger, MVT::i32, 14, 
/*50075*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50078*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 63:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->50115
/*50091*/       OPC_CheckChild1Type, MVT::v8i8,
/*50093*/       OPC_RecordChild2, // #1 = $Vn
/*50094*/       OPC_CheckChild2Type, MVT::v8i8,
/*50096*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50098*/       OPC_EmitInteger, MVT::i32, 14, 
/*50101*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50104*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 63:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->50141
/*50117*/       OPC_CheckChild1Type, MVT::v16i8,
/*50119*/       OPC_RecordChild2, // #1 = $Vn
/*50120*/       OPC_CheckChild2Type, MVT::v16i8,
/*50122*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50124*/       OPC_EmitInteger, MVT::i32, 14, 
/*50127*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50130*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 63:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->50167
/*50143*/       OPC_CheckChild1Type, MVT::v1i64,
/*50145*/       OPC_RecordChild2, // #1 = $Vn
/*50146*/       OPC_CheckChild2Type, MVT::v1i64,
/*50148*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50150*/       OPC_EmitInteger, MVT::i32, 14, 
/*50153*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50156*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 63:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->50193
/*50169*/       OPC_CheckChild1Type, MVT::v2i64,
/*50171*/       OPC_RecordChild2, // #1 = $Vn
/*50172*/       OPC_CheckChild2Type, MVT::v2i64,
/*50174*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50176*/       OPC_EmitInteger, MVT::i32, 14, 
/*50179*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50182*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 63:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*50194*/   /*Scope*/ 54|128,1/*182*/, /*->50378*/
/*50196*/     OPC_CheckInteger, 6, 
/*50198*/     OPC_MoveParent,
/*50199*/     OPC_RecordChild1, // #0 = $Vm
/*50200*/     OPC_SwitchType /*8 cases */, 20,  MVT::v8i8,// ->50223
/*50203*/       OPC_CheckChild1Type, MVT::v8i8,
/*50205*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50207*/       OPC_EmitInteger, MVT::i32, 14, 
/*50210*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50213*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 6:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50245
/*50225*/       OPC_CheckChild1Type, MVT::v4i16,
/*50227*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50229*/       OPC_EmitInteger, MVT::i32, 14, 
/*50232*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50235*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 6:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50267
/*50247*/       OPC_CheckChild1Type, MVT::v2i32,
/*50249*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50251*/       OPC_EmitInteger, MVT::i32, 14, 
/*50254*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50257*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 6:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50289
/*50269*/       OPC_CheckChild1Type, MVT::v16i8,
/*50271*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50273*/       OPC_EmitInteger, MVT::i32, 14, 
/*50276*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50279*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 6:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->50311
/*50291*/       OPC_CheckChild1Type, MVT::v8i16,
/*50293*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50295*/       OPC_EmitInteger, MVT::i32, 14, 
/*50298*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50301*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 6:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50333
/*50313*/       OPC_CheckChild1Type, MVT::v4i32,
/*50315*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50317*/       OPC_EmitInteger, MVT::i32, 14, 
/*50320*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50323*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 6:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->50355
/*50335*/       OPC_CheckChild1Type, MVT::v2f32,
/*50337*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50339*/       OPC_EmitInteger, MVT::i32, 14, 
/*50342*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50345*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 6:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->50377
/*50357*/       OPC_CheckChild1Type, MVT::v4f32,
/*50359*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50361*/       OPC_EmitInteger, MVT::i32, 14, 
/*50364*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50367*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*50378*/   /*Scope*/ 10|128,1/*138*/, /*->50518*/
/*50380*/     OPC_CheckInteger, 47, 
/*50382*/     OPC_MoveParent,
/*50383*/     OPC_RecordChild1, // #0 = $Vm
/*50384*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->50407
/*50387*/       OPC_CheckChild1Type, MVT::v8i8,
/*50389*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50391*/       OPC_EmitInteger, MVT::i32, 14, 
/*50394*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50397*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 47:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50429
/*50409*/       OPC_CheckChild1Type, MVT::v4i16,
/*50411*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50413*/       OPC_EmitInteger, MVT::i32, 14, 
/*50416*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50419*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 47:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50451
/*50431*/       OPC_CheckChild1Type, MVT::v2i32,
/*50433*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50435*/       OPC_EmitInteger, MVT::i32, 14, 
/*50438*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50441*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 47:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50473
/*50453*/       OPC_CheckChild1Type, MVT::v16i8,
/*50455*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50457*/       OPC_EmitInteger, MVT::i32, 14, 
/*50460*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50463*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 47:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->50495
/*50475*/       OPC_CheckChild1Type, MVT::v8i16,
/*50477*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50479*/       OPC_EmitInteger, MVT::i32, 14, 
/*50482*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50485*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 47:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50517
/*50497*/       OPC_CheckChild1Type, MVT::v4i32,
/*50499*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50501*/       OPC_EmitInteger, MVT::i32, 14, 
/*50504*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50507*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 47:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*50518*/   /*Scope*/ 10|128,1/*138*/, /*->50658*/
/*50520*/     OPC_CheckInteger, 57, 
/*50522*/     OPC_MoveParent,
/*50523*/     OPC_RecordChild1, // #0 = $Vm
/*50524*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->50547
/*50527*/       OPC_CheckChild1Type, MVT::v8i8,
/*50529*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50531*/       OPC_EmitInteger, MVT::i32, 14, 
/*50534*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50537*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 57:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50569
/*50549*/       OPC_CheckChild1Type, MVT::v4i16,
/*50551*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50553*/       OPC_EmitInteger, MVT::i32, 14, 
/*50556*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50559*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 57:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50591
/*50571*/       OPC_CheckChild1Type, MVT::v2i32,
/*50573*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50575*/       OPC_EmitInteger, MVT::i32, 14, 
/*50578*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50581*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 57:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50613
/*50593*/       OPC_CheckChild1Type, MVT::v16i8,
/*50595*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50597*/       OPC_EmitInteger, MVT::i32, 14, 
/*50600*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50603*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 57:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->50635
/*50615*/       OPC_CheckChild1Type, MVT::v8i16,
/*50617*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50619*/       OPC_EmitInteger, MVT::i32, 14, 
/*50622*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50625*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 57:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50657
/*50637*/       OPC_CheckChild1Type, MVT::v4i32,
/*50639*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50641*/       OPC_EmitInteger, MVT::i32, 14, 
/*50644*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50647*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 57:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*50658*/   /*Scope*/ 10|128,1/*138*/, /*->50798*/
/*50660*/     OPC_CheckInteger, 12, 
/*50662*/     OPC_MoveParent,
/*50663*/     OPC_RecordChild1, // #0 = $Vm
/*50664*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->50687
/*50667*/       OPC_CheckChild1Type, MVT::v8i8,
/*50669*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50671*/       OPC_EmitInteger, MVT::i32, 14, 
/*50674*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50677*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 12:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50709
/*50689*/       OPC_CheckChild1Type, MVT::v4i16,
/*50691*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50693*/       OPC_EmitInteger, MVT::i32, 14, 
/*50696*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50699*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 12:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50731
/*50711*/       OPC_CheckChild1Type, MVT::v2i32,
/*50713*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50715*/       OPC_EmitInteger, MVT::i32, 14, 
/*50718*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50721*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 12:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50753
/*50733*/       OPC_CheckChild1Type, MVT::v16i8,
/*50735*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50737*/       OPC_EmitInteger, MVT::i32, 14, 
/*50740*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50743*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 12:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->50775
/*50755*/       OPC_CheckChild1Type, MVT::v8i16,
/*50757*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50759*/       OPC_EmitInteger, MVT::i32, 14, 
/*50762*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50765*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 12:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50797
/*50777*/       OPC_CheckChild1Type, MVT::v4i32,
/*50779*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50781*/       OPC_EmitInteger, MVT::i32, 14, 
/*50784*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50787*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 12:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*50798*/   /*Scope*/ 10|128,1/*138*/, /*->50938*/
/*50800*/     OPC_CheckInteger, 13, 
/*50802*/     OPC_MoveParent,
/*50803*/     OPC_RecordChild1, // #0 = $Vm
/*50804*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->50827
/*50807*/       OPC_CheckChild1Type, MVT::v8i8,
/*50809*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50811*/       OPC_EmitInteger, MVT::i32, 14, 
/*50814*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50817*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50849
/*50829*/       OPC_CheckChild1Type, MVT::v4i16,
/*50831*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50833*/       OPC_EmitInteger, MVT::i32, 14, 
/*50836*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50839*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50871
/*50851*/       OPC_CheckChild1Type, MVT::v2i32,
/*50853*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50855*/       OPC_EmitInteger, MVT::i32, 14, 
/*50858*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50861*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50893
/*50873*/       OPC_CheckChild1Type, MVT::v16i8,
/*50875*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50877*/       OPC_EmitInteger, MVT::i32, 14, 
/*50880*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50883*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 13:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->50915
/*50895*/       OPC_CheckChild1Type, MVT::v8i16,
/*50897*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50899*/       OPC_EmitInteger, MVT::i32, 14, 
/*50902*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50905*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 13:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50937
/*50917*/       OPC_CheckChild1Type, MVT::v4i32,
/*50919*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50921*/       OPC_EmitInteger, MVT::i32, 14, 
/*50924*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50927*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 13:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*50938*/   /*Scope*/ 50, /*->50989*/
/*50939*/     OPC_CheckInteger, 14, 
/*50941*/     OPC_MoveParent,
/*50942*/     OPC_RecordChild1, // #0 = $Vm
/*50943*/     OPC_SwitchType /*2 cases */, 20,  MVT::v8i8,// ->50966
/*50946*/       OPC_CheckChild1Type, MVT::v8i8,
/*50948*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50950*/       OPC_EmitInteger, MVT::i32, 14, 
/*50953*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50956*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTd), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50988
/*50968*/       OPC_CheckChild1Type, MVT::v16i8,
/*50970*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50972*/       OPC_EmitInteger, MVT::i32, 14, 
/*50975*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50978*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTq), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 14:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
              0, // EndSwitchType
/*50989*/   /*Scope*/ 72, /*->51062*/
/*50990*/     OPC_CheckInteger, 54, 
/*50992*/     OPC_MoveParent,
/*50993*/     OPC_RecordChild1, // #0 = $Vm
/*50994*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->51017
/*50997*/       OPC_CheckChild1Type, MVT::v8i16,
/*50999*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51001*/       OPC_EmitInteger, MVT::i32, 14, 
/*51004*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51007*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 54:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->51039
/*51019*/       OPC_CheckChild1Type, MVT::v4i32,
/*51021*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51023*/       OPC_EmitInteger, MVT::i32, 14, 
/*51026*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51029*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 54:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->51061
/*51041*/       OPC_CheckChild1Type, MVT::v2i64,
/*51043*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51045*/       OPC_EmitInteger, MVT::i32, 14, 
/*51048*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51051*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 54:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*51062*/   /*Scope*/ 72, /*->51135*/
/*51063*/     OPC_CheckInteger, 56, 
/*51065*/     OPC_MoveParent,
/*51066*/     OPC_RecordChild1, // #0 = $Vm
/*51067*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->51090
/*51070*/       OPC_CheckChild1Type, MVT::v8i16,
/*51072*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51074*/       OPC_EmitInteger, MVT::i32, 14, 
/*51077*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51080*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 56:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->51112
/*51092*/       OPC_CheckChild1Type, MVT::v4i32,
/*51094*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51096*/       OPC_EmitInteger, MVT::i32, 14, 
/*51099*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51102*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 56:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->51134
/*51114*/       OPC_CheckChild1Type, MVT::v2i64,
/*51116*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51118*/       OPC_EmitInteger, MVT::i32, 14, 
/*51121*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51124*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 56:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*51135*/   /*Scope*/ 72, /*->51208*/
/*51136*/     OPC_CheckInteger, 55, 
/*51138*/     OPC_MoveParent,
/*51139*/     OPC_RecordChild1, // #0 = $Vm
/*51140*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->51163
/*51143*/       OPC_CheckChild1Type, MVT::v8i16,
/*51145*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51147*/       OPC_EmitInteger, MVT::i32, 14, 
/*51150*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51153*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 55:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->51185
/*51165*/       OPC_CheckChild1Type, MVT::v4i32,
/*51167*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51169*/       OPC_EmitInteger, MVT::i32, 14, 
/*51172*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51175*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 55:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->51207
/*51187*/       OPC_CheckChild1Type, MVT::v2i64,
/*51189*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51191*/       OPC_EmitInteger, MVT::i32, 14, 
/*51194*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51197*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 55:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*51208*/   /*Scope*/ 22, /*->51231*/
/*51209*/     OPC_CheckInteger, 17, 
/*51211*/     OPC_MoveParent,
/*51212*/     OPC_RecordChild1, // #0 = $Vm
/*51213*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*51215*/     OPC_EmitInteger, MVT::i32, 14, 
/*51218*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51221*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2h), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4i16 17:iPTR, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*51231*/   /*Scope*/ 24, /*->51256*/
/*51232*/     OPC_CheckInteger, 97, 
/*51234*/     OPC_MoveParent,
/*51235*/     OPC_RecordChild1, // #0 = $Vn
/*51236*/     OPC_RecordChild2, // #1 = $Vm
/*51237*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51239*/     OPC_EmitInteger, MVT::i32, 14, 
/*51242*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51245*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBL1), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i8 97:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBL1:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51256*/   /*Scope*/ 26, /*->51283*/
/*51257*/     OPC_CheckInteger, 101, 
/*51259*/     OPC_MoveParent,
/*51260*/     OPC_RecordChild1, // #0 = $orig
/*51261*/     OPC_RecordChild2, // #1 = $Vn
/*51262*/     OPC_RecordChild3, // #2 = $Vm
/*51263*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51265*/     OPC_EmitInteger, MVT::i32, 14, 
/*51268*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51271*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBX1), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (intrinsic_wo_chain:v8i8 101:iPTR, DPR:v8i8:$orig, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51283*/   /*Scope*/ 58, /*->51342*/
/*51284*/     OPC_CheckInteger, 74, 
/*51286*/     OPC_MoveParent,
/*51287*/     OPC_RecordChild1, // #0 = $Vn
/*51288*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->51315
/*51291*/       OPC_CheckChild1Type, MVT::v2f32,
/*51293*/       OPC_RecordChild2, // #1 = $Vm
/*51294*/       OPC_CheckChild2Type, MVT::v2f32,
/*51296*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51298*/       OPC_EmitInteger, MVT::i32, 14, 
/*51301*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51304*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 74:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->51341
/*51317*/       OPC_CheckChild1Type, MVT::v4f32,
/*51319*/       OPC_RecordChild2, // #1 = $Vm
/*51320*/       OPC_CheckChild2Type, MVT::v4f32,
/*51322*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51324*/       OPC_EmitInteger, MVT::i32, 14, 
/*51327*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51330*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 74:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51342*/   /*Scope*/ 58, /*->51401*/
/*51343*/     OPC_CheckInteger, 81, 
/*51345*/     OPC_MoveParent,
/*51346*/     OPC_RecordChild1, // #0 = $Vn
/*51347*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->51374
/*51350*/       OPC_CheckChild1Type, MVT::v2f32,
/*51352*/       OPC_RecordChild2, // #1 = $Vm
/*51353*/       OPC_CheckChild2Type, MVT::v2f32,
/*51355*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51357*/       OPC_EmitInteger, MVT::i32, 14, 
/*51360*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51363*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 81:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->51400
/*51376*/       OPC_CheckChild1Type, MVT::v4f32,
/*51378*/       OPC_RecordChild2, // #1 = $Vm
/*51379*/       OPC_CheckChild2Type, MVT::v4f32,
/*51381*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51383*/       OPC_EmitInteger, MVT::i32, 14, 
/*51386*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51389*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 81:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51401*/   /*Scope*/ 22, /*->51424*/
/*51402*/     OPC_CheckInteger, 20, 
/*51404*/     OPC_MoveParent,
/*51405*/     OPC_RecordChild1, // #0 = $Vm
/*51406*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*51408*/     OPC_EmitInteger, MVT::i32, 14, 
/*51411*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51414*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2f), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4f32 20:iPTR, DPR:v4i16:$Vm) - Complexity = 8
              // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*51424*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 87|128,12/*1623*/,  TARGET_VAL(ISD::FADD),// ->53052
/*51429*/   OPC_Scope, 65, /*->51496*/ // 14 children in Scope
/*51431*/     OPC_MoveChild, 0,
/*51433*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*51436*/     OPC_MoveChild, 0,
/*51438*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51441*/     OPC_RecordChild0, // #0 = $Dn
/*51442*/     OPC_RecordChild1, // #1 = $Dm
/*51443*/     OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51445*/     OPC_MoveParent,
/*51446*/     OPC_MoveParent,
/*51447*/     OPC_RecordChild1, // #2 = $Ddin
/*51448*/     OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51450*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->51473
/*51453*/       OPC_CheckPatternPredicate, 19, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*51455*/       OPC_EmitInteger, MVT::i32, 14, 
/*51458*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51461*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->51495
/*51475*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*51477*/       OPC_EmitInteger, MVT::i32, 14, 
/*51480*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51483*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*51496*/   /*Scope*/ 67|128,1/*195*/, /*->51693*/
/*51498*/     OPC_RecordChild0, // #0 = $Ddin
/*51499*/     OPC_MoveChild, 1,
/*51501*/     OPC_SwitchOpcode /*2 cases */, 59,  TARGET_VAL(ISD::FNEG),// ->51564
/*51505*/       OPC_MoveChild, 0,
/*51507*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51510*/       OPC_RecordChild0, // #1 = $Dn
/*51511*/       OPC_RecordChild1, // #2 = $Dm
/*51512*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51514*/       OPC_MoveParent,
/*51515*/       OPC_MoveParent,
/*51516*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51518*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->51541
/*51521*/         OPC_CheckPatternPredicate, 19, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*51523*/         OPC_EmitInteger, MVT::i32, 14, 
/*51526*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51529*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->51563
/*51543*/         OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*51545*/         OPC_EmitInteger, MVT::i32, 14, 
/*51548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51551*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 125,  TARGET_VAL(ISD::FMUL),// ->51692
/*51567*/       OPC_Scope, 74, /*->51643*/ // 2 children in Scope
/*51569*/         OPC_RecordChild0, // #1 = $Vn
/*51570*/         OPC_MoveChild, 1,
/*51572*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51575*/         OPC_RecordChild0, // #2 = $Vm
/*51576*/         OPC_CheckChild0Type, MVT::v2f32,
/*51578*/         OPC_RecordChild1, // #3 = $lane
/*51579*/         OPC_MoveChild, 1,
/*51581*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51584*/         OPC_MoveParent,
/*51585*/         OPC_MoveParent,
/*51586*/         OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51588*/         OPC_MoveParent,
/*51589*/         OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51591*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->51617
/*51594*/           OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51596*/           OPC_EmitConvertToTarget, 3,
/*51598*/           OPC_EmitInteger, MVT::i32, 14, 
/*51601*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51604*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 23,  MVT::v4f32,// ->51642
/*51619*/           OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51621*/           OPC_EmitConvertToTarget, 3,
/*51623*/           OPC_EmitInteger, MVT::i32, 14, 
/*51626*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51629*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*51643*/       /*Scope*/ 47, /*->51691*/
/*51644*/         OPC_MoveChild, 0,
/*51646*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51649*/         OPC_RecordChild0, // #1 = $Vm
/*51650*/         OPC_CheckChild0Type, MVT::v2f32,
/*51652*/         OPC_RecordChild1, // #2 = $lane
/*51653*/         OPC_MoveChild, 1,
/*51655*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51658*/         OPC_MoveParent,
/*51659*/         OPC_MoveParent,
/*51660*/         OPC_RecordChild1, // #3 = $Vn
/*51661*/         OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51663*/         OPC_MoveParent,
/*51664*/         OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51666*/         OPC_CheckType, MVT::v2f32,
/*51668*/         OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51670*/         OPC_EmitConvertToTarget, 2,
/*51672*/         OPC_EmitInteger, MVT::i32, 14, 
/*51675*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51678*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*51691*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*51693*/   /*Scope*/ 105, /*->51799*/
/*51694*/     OPC_MoveChild, 0,
/*51696*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51699*/     OPC_Scope, 48, /*->51749*/ // 2 children in Scope
/*51701*/       OPC_RecordChild0, // #0 = $Vn
/*51702*/       OPC_MoveChild, 1,
/*51704*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51707*/       OPC_RecordChild0, // #1 = $Vm
/*51708*/       OPC_CheckChild0Type, MVT::v2f32,
/*51710*/       OPC_RecordChild1, // #2 = $lane
/*51711*/       OPC_MoveChild, 1,
/*51713*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51716*/       OPC_MoveParent,
/*51717*/       OPC_MoveParent,
/*51718*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51720*/       OPC_MoveParent,
/*51721*/       OPC_RecordChild1, // #3 = $src1
/*51722*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51724*/       OPC_CheckType, MVT::v2f32,
/*51726*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51728*/       OPC_EmitConvertToTarget, 2,
/*51730*/       OPC_EmitInteger, MVT::i32, 14, 
/*51733*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51736*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*51749*/     /*Scope*/ 48, /*->51798*/
/*51750*/       OPC_MoveChild, 0,
/*51752*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51755*/       OPC_RecordChild0, // #0 = $Vm
/*51756*/       OPC_CheckChild0Type, MVT::v2f32,
/*51758*/       OPC_RecordChild1, // #1 = $lane
/*51759*/       OPC_MoveChild, 1,
/*51761*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51764*/       OPC_MoveParent,
/*51765*/       OPC_MoveParent,
/*51766*/       OPC_RecordChild1, // #2 = $Vn
/*51767*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51769*/       OPC_MoveParent,
/*51770*/       OPC_RecordChild1, // #3 = $src1
/*51771*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51773*/       OPC_CheckType, MVT::v2f32,
/*51775*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51777*/       OPC_EmitConvertToTarget, 1,
/*51779*/       OPC_EmitInteger, MVT::i32, 14, 
/*51782*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51785*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*51798*/     0, /*End of Scope*/
/*51799*/   /*Scope*/ 53, /*->51853*/
/*51800*/     OPC_RecordChild0, // #0 = $src1
/*51801*/     OPC_MoveChild, 1,
/*51803*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51806*/     OPC_MoveChild, 0,
/*51808*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51811*/     OPC_RecordChild0, // #1 = $Vm
/*51812*/     OPC_CheckChild0Type, MVT::v2f32,
/*51814*/     OPC_RecordChild1, // #2 = $lane
/*51815*/     OPC_MoveChild, 1,
/*51817*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51820*/     OPC_MoveParent,
/*51821*/     OPC_MoveParent,
/*51822*/     OPC_RecordChild1, // #3 = $Vn
/*51823*/     OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51825*/     OPC_MoveParent,
/*51826*/     OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51828*/     OPC_CheckType, MVT::v4f32,
/*51830*/     OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51832*/     OPC_EmitConvertToTarget, 2,
/*51834*/     OPC_EmitInteger, MVT::i32, 14, 
/*51837*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51840*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
              // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*51853*/   /*Scope*/ 105, /*->51959*/
/*51854*/     OPC_MoveChild, 0,
/*51856*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51859*/     OPC_Scope, 48, /*->51909*/ // 2 children in Scope
/*51861*/       OPC_RecordChild0, // #0 = $Vn
/*51862*/       OPC_MoveChild, 1,
/*51864*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51867*/       OPC_RecordChild0, // #1 = $Vm
/*51868*/       OPC_CheckChild0Type, MVT::v2f32,
/*51870*/       OPC_RecordChild1, // #2 = $lane
/*51871*/       OPC_MoveChild, 1,
/*51873*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51876*/       OPC_MoveParent,
/*51877*/       OPC_MoveParent,
/*51878*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51880*/       OPC_MoveParent,
/*51881*/       OPC_RecordChild1, // #3 = $src1
/*51882*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51884*/       OPC_CheckType, MVT::v4f32,
/*51886*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51888*/       OPC_EmitConvertToTarget, 2,
/*51890*/       OPC_EmitInteger, MVT::i32, 14, 
/*51893*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51896*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*51909*/     /*Scope*/ 48, /*->51958*/
/*51910*/       OPC_MoveChild, 0,
/*51912*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51915*/       OPC_RecordChild0, // #0 = $Vm
/*51916*/       OPC_CheckChild0Type, MVT::v2f32,
/*51918*/       OPC_RecordChild1, // #1 = $lane
/*51919*/       OPC_MoveChild, 1,
/*51921*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51924*/       OPC_MoveParent,
/*51925*/       OPC_MoveParent,
/*51926*/       OPC_RecordChild1, // #2 = $Vn
/*51927*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51929*/       OPC_MoveParent,
/*51930*/       OPC_RecordChild1, // #3 = $src1
/*51931*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51933*/       OPC_CheckType, MVT::v4f32,
/*51935*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51937*/       OPC_EmitConvertToTarget, 1,
/*51939*/       OPC_EmitInteger, MVT::i32, 14, 
/*51942*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51945*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*51958*/     0, /*End of Scope*/
/*51959*/   /*Scope*/ 10|128,1/*138*/, /*->52099*/
/*51961*/     OPC_RecordChild0, // #0 = $src1
/*51962*/     OPC_MoveChild, 1,
/*51964*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51967*/     OPC_Scope, 64, /*->52033*/ // 2 children in Scope
/*51969*/       OPC_RecordChild0, // #1 = $src2
/*51970*/       OPC_MoveChild, 1,
/*51972*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51975*/       OPC_RecordChild0, // #2 = $src3
/*51976*/       OPC_CheckChild0Type, MVT::v4f32,
/*51978*/       OPC_RecordChild1, // #3 = $lane
/*51979*/       OPC_MoveChild, 1,
/*51981*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51984*/       OPC_MoveParent,
/*51985*/       OPC_MoveParent,
/*51986*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51988*/       OPC_MoveParent,
/*51989*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51991*/       OPC_CheckType, MVT::v4f32,
/*51993*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51995*/       OPC_EmitConvertToTarget, 3,
/*51997*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*52000*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*52009*/       OPC_EmitConvertToTarget, 3,
/*52011*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*52014*/       OPC_EmitInteger, MVT::i32, 14, 
/*52017*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52020*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*52033*/     /*Scope*/ 64, /*->52098*/
/*52034*/       OPC_MoveChild, 0,
/*52036*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52039*/       OPC_RecordChild0, // #1 = $src3
/*52040*/       OPC_CheckChild0Type, MVT::v4f32,
/*52042*/       OPC_RecordChild1, // #2 = $lane
/*52043*/       OPC_MoveChild, 1,
/*52045*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52048*/       OPC_MoveParent,
/*52049*/       OPC_MoveParent,
/*52050*/       OPC_RecordChild1, // #3 = $src2
/*52051*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*52053*/       OPC_MoveParent,
/*52054*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*52056*/       OPC_CheckType, MVT::v4f32,
/*52058*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52060*/       OPC_EmitConvertToTarget, 2,
/*52062*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*52065*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*52074*/       OPC_EmitConvertToTarget, 2,
/*52076*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*52079*/       OPC_EmitInteger, MVT::i32, 14, 
/*52082*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52085*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*52098*/     0, /*End of Scope*/
/*52099*/   /*Scope*/ 66|128,1/*194*/, /*->52295*/
/*52101*/     OPC_MoveChild, 0,
/*52103*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52106*/     OPC_Scope, 65, /*->52173*/ // 3 children in Scope
/*52108*/       OPC_RecordChild0, // #0 = $src2
/*52109*/       OPC_MoveChild, 1,
/*52111*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52114*/       OPC_RecordChild0, // #1 = $src3
/*52115*/       OPC_CheckChild0Type, MVT::v4f32,
/*52117*/       OPC_RecordChild1, // #2 = $lane
/*52118*/       OPC_MoveChild, 1,
/*52120*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52123*/       OPC_MoveParent,
/*52124*/       OPC_MoveParent,
/*52125*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*52127*/       OPC_MoveParent,
/*52128*/       OPC_RecordChild1, // #3 = $src1
/*52129*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*52131*/       OPC_CheckType, MVT::v4f32,
/*52133*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52135*/       OPC_EmitConvertToTarget, 2,
/*52137*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*52140*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*52149*/       OPC_EmitConvertToTarget, 2,
/*52151*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*52154*/       OPC_EmitInteger, MVT::i32, 14, 
/*52157*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52160*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*52173*/     /*Scope*/ 65, /*->52239*/
/*52174*/       OPC_MoveChild, 0,
/*52176*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52179*/       OPC_RecordChild0, // #0 = $src3
/*52180*/       OPC_CheckChild0Type, MVT::v4f32,
/*52182*/       OPC_RecordChild1, // #1 = $lane
/*52183*/       OPC_MoveChild, 1,
/*52185*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52188*/       OPC_MoveParent,
/*52189*/       OPC_MoveParent,
/*52190*/       OPC_RecordChild1, // #2 = $src2
/*52191*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*52193*/       OPC_MoveParent,
/*52194*/       OPC_RecordChild1, // #3 = $src1
/*52195*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*52197*/       OPC_CheckType, MVT::v4f32,
/*52199*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52201*/       OPC_EmitConvertToTarget, 1,
/*52203*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*52206*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6 
/*52215*/       OPC_EmitConvertToTarget, 1,
/*52217*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*52220*/       OPC_EmitInteger, MVT::i32, 14, 
/*52223*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52226*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*52239*/     /*Scope*/ 54, /*->52294*/
/*52240*/       OPC_RecordChild0, // #0 = $Dn
/*52241*/       OPC_RecordChild1, // #1 = $Dm
/*52242*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*52244*/       OPC_MoveParent,
/*52245*/       OPC_RecordChild1, // #2 = $Ddin
/*52246*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*52248*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->52271
/*52251*/         OPC_CheckPatternPredicate, 19, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*52253*/         OPC_EmitInteger, MVT::i32, 14, 
/*52256*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52259*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->52293
/*52273*/         OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*52275*/         OPC_EmitInteger, MVT::i32, 14, 
/*52278*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52281*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*52294*/     0, /*End of Scope*/
/*52295*/   /*Scope*/ 59, /*->52355*/
/*52296*/     OPC_RecordChild0, // #0 = $dstin
/*52297*/     OPC_MoveChild, 1,
/*52299*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52302*/     OPC_RecordChild0, // #1 = $a
/*52303*/     OPC_RecordChild1, // #2 = $b
/*52304*/     OPC_CheckPredicate, 60, // Predicate_fmul_su
/*52306*/     OPC_MoveParent,
/*52307*/     OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*52309*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->52332
/*52312*/       OPC_CheckPatternPredicate, 19, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*52314*/       OPC_EmitInteger, MVT::i32, 14, 
/*52317*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52320*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->52354
/*52334*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*52336*/       OPC_EmitInteger, MVT::i32, 14, 
/*52339*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52342*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*52355*/   /*Scope*/ 59, /*->52415*/
/*52356*/     OPC_MoveChild, 0,
/*52358*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52361*/     OPC_RecordChild0, // #0 = $a
/*52362*/     OPC_RecordChild1, // #1 = $b
/*52363*/     OPC_CheckPredicate, 60, // Predicate_fmul_su
/*52365*/     OPC_MoveParent,
/*52366*/     OPC_RecordChild1, // #2 = $dstin
/*52367*/     OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*52369*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->52392
/*52372*/       OPC_CheckPatternPredicate, 19, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*52374*/       OPC_EmitInteger, MVT::i32, 14, 
/*52377*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52380*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f64 (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>, DPR:f64:$dstin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->52414
/*52394*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*52396*/       OPC_EmitInteger, MVT::i32, 14, 
/*52399*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52402*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>, SPR:f32:$dstin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*52415*/   /*Scope*/ 23|128,1/*151*/, /*->52568*/
/*52417*/     OPC_RecordChild0, // #0 = $acc
/*52418*/     OPC_MoveChild, 1,
/*52420*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52423*/     OPC_RecordChild0, // #1 = $a
/*52424*/     OPC_RecordChild1, // #2 = $b
/*52425*/     OPC_MoveParent,
/*52426*/     OPC_CheckType, MVT::f32,
/*52428*/     OPC_CheckPatternPredicate, 22, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*52430*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3 
/*52437*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52440*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*52449*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52452*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7 
/*52462*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8 
/*52469*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52472*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*52481*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52484*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12 
/*52494*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13 
/*52501*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52504*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15 
/*52513*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52516*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17 
/*52526*/     OPC_EmitInteger, MVT::i32, 14, 
/*52529*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52532*/     OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                  1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20 
/*52544*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52547*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*52556*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52559*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
              // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*52568*/   /*Scope*/ 23|128,1/*151*/, /*->52721*/
/*52570*/     OPC_MoveChild, 0,
/*52572*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52575*/     OPC_RecordChild0, // #0 = $a
/*52576*/     OPC_RecordChild1, // #1 = $b
/*52577*/     OPC_MoveParent,
/*52578*/     OPC_RecordChild1, // #2 = $acc
/*52579*/     OPC_CheckType, MVT::f32,
/*52581*/     OPC_CheckPatternPredicate, 22, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*52583*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3 
/*52590*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52593*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*52602*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52605*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7 
/*52615*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8 
/*52622*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52625*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*52634*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52637*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12 
/*52647*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13 
/*52654*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52657*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15 
/*52666*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52669*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17 
/*52679*/     OPC_EmitInteger, MVT::i32, 14, 
/*52682*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52685*/     OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                  1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20 
/*52697*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52700*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*52709*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52712*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
              // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*52721*/   /*Scope*/ 93|128,1/*221*/, /*->52944*/
/*52723*/     OPC_RecordChild0, // #0 = $Dn
/*52724*/     OPC_Scope, 29|128,1/*157*/, /*->52884*/ // 2 children in Scope
/*52727*/       OPC_RecordChild1, // #1 = $Dm
/*52728*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->52750
/*52731*/         OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*52733*/         OPC_EmitInteger, MVT::i32, 14, 
/*52736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52739*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->52883
/*52753*/         OPC_Scope, 19, /*->52774*/ // 2 children in Scope
/*52755*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*52757*/           OPC_EmitInteger, MVT::i32, 14, 
/*52760*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52763*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*52774*/         /*Scope*/ 107, /*->52882*/
/*52775*/           OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*52777*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*52784*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52787*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*52796*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52799*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*52809*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*52816*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52819*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*52828*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52831*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*52841*/           OPC_EmitInteger, MVT::i32, 14, 
/*52844*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52847*/           OPC_EmitNode, TARGET_VAL(ARM::VADDfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*52858*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52861*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*52870*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52873*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*52882*/         0, /*End of Scope*/
                0, // EndSwitchType
/*52884*/     /*Scope*/ 58, /*->52943*/
/*52885*/       OPC_MoveChild, 1,
/*52887*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52890*/       OPC_RecordChild0, // #1 = $Vn
/*52891*/       OPC_RecordChild1, // #2 = $Vm
/*52892*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*52894*/       OPC_MoveParent,
/*52895*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*52897*/       OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->52920
/*52900*/         OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52902*/         OPC_EmitInteger, MVT::i32, 14, 
/*52905*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52908*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
                /*SwitchType*/ 20,  MVT::v4f32,// ->52942
/*52922*/         OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52924*/         OPC_EmitInteger, MVT::i32, 14, 
/*52927*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52930*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
                0, // EndSwitchType
/*52943*/     0, /*End of Scope*/
/*52944*/   /*Scope*/ 59, /*->53004*/
/*52945*/     OPC_MoveChild, 0,
/*52947*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52950*/     OPC_RecordChild0, // #0 = $Vn
/*52951*/     OPC_RecordChild1, // #1 = $Vm
/*52952*/     OPC_CheckPredicate, 60, // Predicate_fmul_su
/*52954*/     OPC_MoveParent,
/*52955*/     OPC_RecordChild1, // #2 = $src1
/*52956*/     OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*52958*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->52981
/*52961*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52963*/       OPC_EmitInteger, MVT::i32, 14, 
/*52966*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52969*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->53003
/*52983*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52985*/       OPC_EmitInteger, MVT::i32, 14, 
/*52988*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52991*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*53004*/   /*Scope*/ 46, /*->53051*/
/*53005*/     OPC_RecordChild0, // #0 = $Vn
/*53006*/     OPC_RecordChild1, // #1 = $Vm
/*53007*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->53029
/*53010*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53012*/       OPC_EmitInteger, MVT::i32, 14, 
/*53015*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53018*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 19,  MVT::v4f32,// ->53050
/*53031*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53033*/       OPC_EmitInteger, MVT::i32, 14, 
/*53036*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53039*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*53051*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 125|128,6/*893*/,  TARGET_VAL(ISD::FSUB),// ->53949
/*53056*/   OPC_Scope, 65, /*->53123*/ // 4 children in Scope
/*53058*/     OPC_MoveChild, 0,
/*53060*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*53063*/     OPC_MoveChild, 0,
/*53065*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53068*/     OPC_RecordChild0, // #0 = $Dn
/*53069*/     OPC_RecordChild1, // #1 = $Dm
/*53070*/     OPC_CheckPredicate, 60, // Predicate_fmul_su
/*53072*/     OPC_MoveParent,
/*53073*/     OPC_MoveParent,
/*53074*/     OPC_RecordChild1, // #2 = $Ddin
/*53075*/     OPC_CheckPredicate, 62, // Predicate_fsub_mlx
/*53077*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->53100
/*53080*/       OPC_CheckPatternPredicate, 19, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*53082*/       OPC_EmitInteger, MVT::i32, 14, 
/*53085*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53088*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->53122
/*53102*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*53104*/       OPC_EmitInteger, MVT::i32, 14, 
/*53107*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53110*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*53123*/   /*Scope*/ 86|128,2/*342*/, /*->53467*/
/*53125*/     OPC_RecordChild0, // #0 = $src1
/*53126*/     OPC_MoveChild, 1,
/*53128*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53131*/     OPC_Scope, 74, /*->53207*/ // 5 children in Scope
/*53133*/       OPC_RecordChild0, // #1 = $Vn
/*53134*/       OPC_MoveChild, 1,
/*53136*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53139*/       OPC_RecordChild0, // #2 = $Vm
/*53140*/       OPC_CheckChild0Type, MVT::v2f32,
/*53142*/       OPC_RecordChild1, // #3 = $lane
/*53143*/       OPC_MoveChild, 1,
/*53145*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53148*/       OPC_MoveParent,
/*53149*/       OPC_MoveParent,
/*53150*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*53152*/       OPC_MoveParent,
/*53153*/       OPC_CheckPredicate, 62, // Predicate_fsub_mlx
/*53155*/       OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->53181
/*53158*/         OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53160*/         OPC_EmitConvertToTarget, 3,
/*53162*/         OPC_EmitInteger, MVT::i32, 14, 
/*53165*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53168*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 23,  MVT::v4f32,// ->53206
/*53183*/         OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53185*/         OPC_EmitConvertToTarget, 3,
/*53187*/         OPC_EmitInteger, MVT::i32, 14, 
/*53190*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53193*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*53207*/     /*Scope*/ 74, /*->53282*/
/*53208*/       OPC_MoveChild, 0,
/*53210*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53213*/       OPC_RecordChild0, // #1 = $Vm
/*53214*/       OPC_CheckChild0Type, MVT::v2f32,
/*53216*/       OPC_RecordChild1, // #2 = $lane
/*53217*/       OPC_MoveChild, 1,
/*53219*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53222*/       OPC_MoveParent,
/*53223*/       OPC_MoveParent,
/*53224*/       OPC_RecordChild1, // #3 = $Vn
/*53225*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*53227*/       OPC_MoveParent,
/*53228*/       OPC_CheckPredicate, 62, // Predicate_fsub_mlx
/*53230*/       OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->53256
/*53233*/         OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53235*/         OPC_EmitConvertToTarget, 2,
/*53237*/         OPC_EmitInteger, MVT::i32, 14, 
/*53240*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53243*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 23,  MVT::v4f32,// ->53281
/*53258*/         OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53260*/         OPC_EmitConvertToTarget, 2,
/*53262*/         OPC_EmitInteger, MVT::i32, 14, 
/*53265*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53268*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*53282*/     /*Scope*/ 64, /*->53347*/
/*53283*/       OPC_RecordChild0, // #1 = $src2
/*53284*/       OPC_MoveChild, 1,
/*53286*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53289*/       OPC_RecordChild0, // #2 = $src3
/*53290*/       OPC_CheckChild0Type, MVT::v4f32,
/*53292*/       OPC_RecordChild1, // #3 = $lane
/*53293*/       OPC_MoveChild, 1,
/*53295*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53298*/       OPC_MoveParent,
/*53299*/       OPC_MoveParent,
/*53300*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*53302*/       OPC_MoveParent,
/*53303*/       OPC_CheckPredicate, 62, // Predicate_fsub_mlx
/*53305*/       OPC_CheckType, MVT::v4f32,
/*53307*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53309*/       OPC_EmitConvertToTarget, 3,
/*53311*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*53314*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*53323*/       OPC_EmitConvertToTarget, 3,
/*53325*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*53328*/       OPC_EmitInteger, MVT::i32, 14, 
/*53331*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53334*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*53347*/     /*Scope*/ 64, /*->53412*/
/*53348*/       OPC_MoveChild, 0,
/*53350*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53353*/       OPC_RecordChild0, // #1 = $src3
/*53354*/       OPC_CheckChild0Type, MVT::v4f32,
/*53356*/       OPC_RecordChild1, // #2 = $lane
/*53357*/       OPC_MoveChild, 1,
/*53359*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53362*/       OPC_MoveParent,
/*53363*/       OPC_MoveParent,
/*53364*/       OPC_RecordChild1, // #3 = $src2
/*53365*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*53367*/       OPC_MoveParent,
/*53368*/       OPC_CheckPredicate, 62, // Predicate_fsub_mlx
/*53370*/       OPC_CheckType, MVT::v4f32,
/*53372*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53374*/       OPC_EmitConvertToTarget, 2,
/*53376*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*53379*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*53388*/       OPC_EmitConvertToTarget, 2,
/*53390*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*53393*/       OPC_EmitInteger, MVT::i32, 14, 
/*53396*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53399*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*53412*/     /*Scope*/ 53, /*->53466*/
/*53413*/       OPC_RecordChild0, // #1 = $a
/*53414*/       OPC_RecordChild1, // #2 = $b
/*53415*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*53417*/       OPC_MoveParent,
/*53418*/       OPC_CheckPredicate, 62, // Predicate_fsub_mlx
/*53420*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->53443
/*53423*/         OPC_CheckPatternPredicate, 19, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*53425*/         OPC_EmitInteger, MVT::i32, 14, 
/*53428*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53431*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 20,  MVT::f32,// ->53465
/*53445*/         OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*53447*/         OPC_EmitInteger, MVT::i32, 14, 
/*53450*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53453*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*53466*/     0, /*End of Scope*/
/*53467*/   /*Scope*/ 59, /*->53527*/
/*53468*/     OPC_MoveChild, 0,
/*53470*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53473*/     OPC_RecordChild0, // #0 = $Dn
/*53474*/     OPC_RecordChild1, // #1 = $Dm
/*53475*/     OPC_CheckPredicate, 60, // Predicate_fmul_su
/*53477*/     OPC_MoveParent,
/*53478*/     OPC_RecordChild1, // #2 = $Ddin
/*53479*/     OPC_CheckPredicate, 62, // Predicate_fsub_mlx
/*53481*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->53504
/*53484*/       OPC_CheckPatternPredicate, 19, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*53486*/       OPC_EmitInteger, MVT::i32, 14, 
/*53489*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53492*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->53526
/*53506*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*53508*/       OPC_EmitInteger, MVT::i32, 14, 
/*53511*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53514*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*53527*/   /*Scope*/ 35|128,3/*419*/, /*->53948*/
/*53529*/     OPC_RecordChild0, // #0 = $acc
/*53530*/     OPC_Scope, 22|128,1/*150*/, /*->53683*/ // 4 children in Scope
/*53533*/       OPC_MoveChild, 1,
/*53535*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53538*/       OPC_RecordChild0, // #1 = $a
/*53539*/       OPC_RecordChild1, // #2 = $b
/*53540*/       OPC_MoveParent,
/*53541*/       OPC_CheckType, MVT::f32,
/*53543*/       OPC_CheckPatternPredicate, 22, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*53545*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3 
/*53552*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53555*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*53564*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53567*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7 
/*53577*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8 
/*53584*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53587*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*53596*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53599*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12 
/*53609*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13 
/*53616*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53619*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15 
/*53628*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53631*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17 
/*53641*/       OPC_EmitInteger, MVT::i32, 14, 
/*53644*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53647*/       OPC_EmitNode, TARGET_VAL(ARM::VMLSfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20 
/*53659*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53662*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*53671*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53674*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*53683*/     /*Scope*/ 29|128,1/*157*/, /*->53842*/
/*53685*/       OPC_RecordChild1, // #1 = $Dm
/*53686*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->53708
/*53689*/         OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*53691*/         OPC_EmitInteger, MVT::i32, 14, 
/*53694*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53697*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->53841
/*53711*/         OPC_Scope, 19, /*->53732*/ // 2 children in Scope
/*53713*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*53715*/           OPC_EmitInteger, MVT::i32, 14, 
/*53718*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53721*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*53732*/         /*Scope*/ 107, /*->53840*/
/*53733*/           OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*53735*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*53742*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53745*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*53754*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53757*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*53767*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*53774*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53777*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*53786*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53789*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*53799*/           OPC_EmitInteger, MVT::i32, 14, 
/*53802*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53805*/           OPC_EmitNode, TARGET_VAL(ARM::VSUBfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*53816*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53819*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*53828*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53831*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*53840*/         0, /*End of Scope*/
                0, // EndSwitchType
/*53842*/     /*Scope*/ 58, /*->53901*/
/*53843*/       OPC_MoveChild, 1,
/*53845*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53848*/       OPC_RecordChild0, // #1 = $Vn
/*53849*/       OPC_RecordChild1, // #2 = $Vm
/*53850*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*53852*/       OPC_MoveParent,
/*53853*/       OPC_CheckPredicate, 62, // Predicate_fsub_mlx
/*53855*/       OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->53878
/*53858*/         OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53860*/         OPC_EmitInteger, MVT::i32, 14, 
/*53863*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53866*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
                /*SwitchType*/ 20,  MVT::v4f32,// ->53900
/*53880*/         OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53882*/         OPC_EmitInteger, MVT::i32, 14, 
/*53885*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53888*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
                0, // EndSwitchType
/*53901*/     /*Scope*/ 45, /*->53947*/
/*53902*/       OPC_RecordChild1, // #1 = $Vm
/*53903*/       OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->53925
/*53906*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53908*/         OPC_EmitInteger, MVT::i32, 14, 
/*53911*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53914*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
                /*SwitchType*/ 19,  MVT::v4f32,// ->53946
/*53927*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53929*/         OPC_EmitInteger, MVT::i32, 14, 
/*53932*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53935*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
                0, // EndSwitchType
/*53947*/     0, /*End of Scope*/
/*53948*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 63|128,5/*703*/,  TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->54656
/*53953*/   OPC_RecordChild0, // #0 = $src
/*53954*/   OPC_Scope, 85|128,2/*341*/, /*->54298*/ // 2 children in Scope
/*53957*/     OPC_MoveChild, 1,
/*53959*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*53962*/     OPC_RecordMemRef,
/*53963*/     OPC_RecordNode, // #1 = 'ld' chained node
/*53964*/     OPC_CheckFoldableChainNode,
/*53965*/     OPC_RecordChild1, // #2 = $Rn
/*53966*/     OPC_CheckChild1Type, MVT::i32,
/*53968*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*53970*/     OPC_Scope, 86, /*->54058*/ // 4 children in Scope
/*53972*/       OPC_CheckPredicate, 50, // Predicate_extload
/*53974*/       OPC_CheckType, MVT::i32,
/*53976*/       OPC_Scope, 39, /*->54017*/ // 2 children in Scope
/*53978*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*53980*/         OPC_MoveParent,
/*53981*/         OPC_RecordChild2, // #3 = $lane
/*53982*/         OPC_MoveChild, 2,
/*53984*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53987*/         OPC_MoveParent,
/*53988*/         OPC_CheckType, MVT::v8i8,
/*53990*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53992*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*53995*/         OPC_EmitMergeInputChains1_1,
/*53996*/         OPC_EmitConvertToTarget, 3,
/*53998*/         OPC_EmitInteger, MVT::i32, 14, 
/*54001*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54004*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*54017*/       /*Scope*/ 39, /*->54057*/
/*54018*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*54020*/         OPC_MoveParent,
/*54021*/         OPC_RecordChild2, // #3 = $lane
/*54022*/         OPC_MoveChild, 2,
/*54024*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54027*/         OPC_MoveParent,
/*54028*/         OPC_CheckType, MVT::v4i16,
/*54030*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54032*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*54035*/         OPC_EmitMergeInputChains1_1,
/*54036*/         OPC_EmitConvertToTarget, 3,
/*54038*/         OPC_EmitInteger, MVT::i32, 14, 
/*54041*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54044*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*54057*/       0, /*End of Scope*/
/*54058*/     /*Scope*/ 41, /*->54100*/
/*54059*/       OPC_CheckPredicate, 24, // Predicate_load
/*54061*/       OPC_CheckType, MVT::i32,
/*54063*/       OPC_MoveParent,
/*54064*/       OPC_RecordChild2, // #3 = $lane
/*54065*/       OPC_MoveChild, 2,
/*54067*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54070*/       OPC_MoveParent,
/*54071*/       OPC_CheckType, MVT::v2i32,
/*54073*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54075*/       OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*54078*/       OPC_EmitMergeInputChains1_1,
/*54079*/       OPC_EmitConvertToTarget, 3,
/*54081*/       OPC_EmitInteger, MVT::i32, 14, 
/*54084*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54087*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNd32:v2i32 addrmode6:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*54100*/     /*Scope*/ 86, /*->54187*/
/*54101*/       OPC_CheckPredicate, 50, // Predicate_extload
/*54103*/       OPC_CheckType, MVT::i32,
/*54105*/       OPC_Scope, 39, /*->54146*/ // 2 children in Scope
/*54107*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*54109*/         OPC_MoveParent,
/*54110*/         OPC_RecordChild2, // #3 = $lane
/*54111*/         OPC_MoveChild, 2,
/*54113*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54116*/         OPC_MoveParent,
/*54117*/         OPC_CheckType, MVT::v16i8,
/*54119*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54121*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*54124*/         OPC_EmitMergeInputChains1_1,
/*54125*/         OPC_EmitConvertToTarget, 3,
/*54127*/         OPC_EmitInteger, MVT::i32, 14, 
/*54130*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54133*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*54146*/       /*Scope*/ 39, /*->54186*/
/*54147*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*54149*/         OPC_MoveParent,
/*54150*/         OPC_RecordChild2, // #3 = $lane
/*54151*/         OPC_MoveChild, 2,
/*54153*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54156*/         OPC_MoveParent,
/*54157*/         OPC_CheckType, MVT::v8i16,
/*54159*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54161*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*54164*/         OPC_EmitMergeInputChains1_1,
/*54165*/         OPC_EmitConvertToTarget, 3,
/*54167*/         OPC_EmitInteger, MVT::i32, 14, 
/*54170*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54173*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*54186*/       0, /*End of Scope*/
/*54187*/     /*Scope*/ 109, /*->54297*/
/*54188*/       OPC_CheckPredicate, 24, // Predicate_load
/*54190*/       OPC_SwitchType /*2 cases */, 37,  MVT::i32,// ->54230
/*54193*/         OPC_MoveParent,
/*54194*/         OPC_RecordChild2, // #3 = $lane
/*54195*/         OPC_MoveChild, 2,
/*54197*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54200*/         OPC_MoveParent,
/*54201*/         OPC_CheckType, MVT::v4i32,
/*54203*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54205*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*54208*/         OPC_EmitMergeInputChains1_1,
/*54209*/         OPC_EmitConvertToTarget, 3,
/*54211*/         OPC_EmitInteger, MVT::i32, 14, 
/*54214*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54217*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
                /*SwitchType*/ 64,  MVT::f32,// ->54296
/*54232*/         OPC_MoveParent,
/*54233*/         OPC_RecordChild2, // #3 = $lane
/*54234*/         OPC_MoveChild, 2,
/*54236*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54239*/         OPC_MoveParent,
/*54240*/         OPC_SwitchType /*2 cases */, 25,  MVT::v2f32,// ->54268
/*54243*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*54246*/           OPC_EmitMergeInputChains1_1,
/*54247*/           OPC_EmitConvertToTarget, 3,
/*54249*/           OPC_EmitInteger, MVT::i32, 14, 
/*54252*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54255*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
                  /*SwitchType*/ 25,  MVT::v4f32,// ->54295
/*54270*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*54273*/           OPC_EmitMergeInputChains1_1,
/*54274*/           OPC_EmitConvertToTarget, 3,
/*54276*/           OPC_EmitInteger, MVT::i32, 14, 
/*54279*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54282*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
                  0, // EndSwitchType
                0, // EndSwitchType
/*54297*/     0, /*End of Scope*/
/*54298*/   /*Scope*/ 99|128,2/*355*/, /*->54655*/
/*54300*/     OPC_RecordChild1, // #1 = $R
/*54301*/     OPC_Scope, 59, /*->54362*/ // 4 children in Scope
/*54303*/       OPC_CheckChild1Type, MVT::i32,
/*54305*/       OPC_RecordChild2, // #2 = $lane
/*54306*/       OPC_MoveChild, 2,
/*54308*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54311*/       OPC_MoveParent,
/*54312*/       OPC_SwitchType /*2 cases */, 22,  MVT::v8i8,// ->54337
/*54315*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54317*/         OPC_EmitConvertToTarget, 2,
/*54319*/         OPC_EmitInteger, MVT::i32, 14, 
/*54322*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54325*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i16,// ->54361
/*54339*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54341*/         OPC_EmitConvertToTarget, 2,
/*54343*/         OPC_EmitInteger, MVT::i32, 14, 
/*54346*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54349*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
                0, // EndSwitchType
/*54362*/     /*Scope*/ 31, /*->54394*/
/*54363*/       OPC_RecordChild2, // #2 = $lane
/*54364*/       OPC_MoveChild, 2,
/*54366*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54369*/       OPC_MoveParent,
/*54370*/       OPC_CheckType, MVT::v2i32,
/*54372*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54374*/       OPC_EmitConvertToTarget, 2,
/*54376*/       OPC_EmitInteger, MVT::i32, 14, 
/*54379*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54382*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*54394*/     /*Scope*/ 119, /*->54514*/
/*54395*/       OPC_CheckChild1Type, MVT::i32,
/*54397*/       OPC_RecordChild2, // #2 = $lane
/*54398*/       OPC_MoveChild, 2,
/*54400*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54403*/       OPC_MoveParent,
/*54404*/       OPC_SwitchType /*2 cases */, 52,  MVT::v16i8,// ->54459
/*54407*/         OPC_EmitConvertToTarget, 2,
/*54409*/         OPC_EmitNodeXForm, 13, 3, // DSubReg_i8_reg
/*54412*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*54421*/         OPC_EmitConvertToTarget, 2,
/*54423*/         OPC_EmitNodeXForm, 14, 6, // SubReg_i8_lane
/*54426*/         OPC_EmitInteger, MVT::i32, 14, 
/*54429*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54432*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10 
/*54444*/         OPC_EmitConvertToTarget, 2,
/*54446*/         OPC_EmitNodeXForm, 13, 11, // DSubReg_i8_reg
/*54449*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
                /*SwitchType*/ 52,  MVT::v8i16,// ->54513
/*54461*/         OPC_EmitConvertToTarget, 2,
/*54463*/         OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*54466*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*54475*/         OPC_EmitConvertToTarget, 2,
/*54477*/         OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*54480*/         OPC_EmitInteger, MVT::i32, 14, 
/*54483*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54486*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10 
/*54498*/         OPC_EmitConvertToTarget, 2,
/*54500*/         OPC_EmitNodeXForm, 4, 11, // DSubReg_i16_reg
/*54503*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
                0, // EndSwitchType
/*54514*/     /*Scope*/ 10|128,1/*138*/, /*->54654*/
/*54516*/       OPC_RecordChild2, // #2 = $lane
/*54517*/       OPC_MoveChild, 2,
/*54519*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54522*/       OPC_MoveParent,
/*54523*/       OPC_SwitchType /*4 cases */, 52,  MVT::v4i32,// ->54578
/*54526*/         OPC_EmitConvertToTarget, 2,
/*54528*/         OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*54531*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*54540*/         OPC_EmitConvertToTarget, 2,
/*54542*/         OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*54545*/         OPC_EmitInteger, MVT::i32, 14, 
/*54548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54551*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10 
/*54563*/         OPC_EmitConvertToTarget, 2,
/*54565*/         OPC_EmitNodeXForm, 6, 11, // DSubReg_i32_reg
/*54568*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
                /*SwitchType*/ 15,  MVT::v2f64,// ->54595
/*54580*/         OPC_EmitConvertToTarget, 2,
/*54582*/         OPC_EmitNodeXForm, 15, 3, // DSubReg_f64_reg
/*54585*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
                /*SwitchType*/ 27,  MVT::v2f32,// ->54624
/*54597*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54600*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*54609*/         OPC_EmitConvertToTarget, 2,
/*54611*/         OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*54614*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:f64), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
                /*SwitchType*/ 27,  MVT::v4f32,// ->54653
/*54626*/         OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*54629*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*54638*/         OPC_EmitConvertToTarget, 2,
/*54640*/         OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*54643*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:v16i8), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
                0, // EndSwitchType
/*54654*/     0, /*End of Scope*/
/*54655*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 108|128,3/*492*/,  TARGET_VAL(ARMISD::VDUP),// ->55152
/*54660*/   OPC_Scope, 57|128,2/*313*/, /*->54976*/ // 2 children in Scope
/*54663*/     OPC_MoveChild, 0,
/*54665*/     OPC_SwitchOpcode /*2 cases */, 126|128,1/*254*/,  TARGET_VAL(ISD::LOAD),// ->54924
/*54670*/       OPC_RecordMemRef,
/*54671*/       OPC_RecordNode, // #0 = 'ld' chained node
/*54672*/       OPC_RecordChild1, // #1 = $Rn
/*54673*/       OPC_CheckChild1Type, MVT::i32,
/*54675*/       OPC_CheckPredicate, 23, // Predicate_unindexedload
/*54677*/       OPC_Scope, 64, /*->54743*/ // 4 children in Scope
/*54679*/         OPC_CheckPredicate, 50, // Predicate_extload
/*54681*/         OPC_CheckType, MVT::i32,
/*54683*/         OPC_Scope, 28, /*->54713*/ // 2 children in Scope
/*54685*/           OPC_CheckPredicate, 52, // Predicate_extloadi8
/*54687*/           OPC_MoveParent,
/*54688*/           OPC_CheckType, MVT::v8i8,
/*54690*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54692*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*54695*/           OPC_EmitMergeInputChains1_0,
/*54696*/           OPC_EmitInteger, MVT::i32, 14, 
/*54699*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54702*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPd8:v8i8 addrmode6dup:i32:$Rn)
/*54713*/         /*Scope*/ 28, /*->54742*/
/*54714*/           OPC_CheckPredicate, 53, // Predicate_extloadi16
/*54716*/           OPC_MoveParent,
/*54717*/           OPC_CheckType, MVT::v4i16,
/*54719*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54721*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*54724*/           OPC_EmitMergeInputChains1_0,
/*54725*/           OPC_EmitInteger, MVT::i32, 14, 
/*54728*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54731*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPd16:v4i16 addrmode6dup:i32:$Rn)
/*54742*/         0, /*End of Scope*/
/*54743*/       /*Scope*/ 30, /*->54774*/
/*54744*/         OPC_CheckPredicate, 24, // Predicate_load
/*54746*/         OPC_CheckType, MVT::i32,
/*54748*/         OPC_MoveParent,
/*54749*/         OPC_CheckType, MVT::v2i32,
/*54751*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54753*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*54756*/         OPC_EmitMergeInputChains1_0,
/*54757*/         OPC_EmitInteger, MVT::i32, 14, 
/*54760*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54763*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2i32 addrmode6dup:i32:$Rn)
/*54774*/       /*Scope*/ 64, /*->54839*/
/*54775*/         OPC_CheckPredicate, 50, // Predicate_extload
/*54777*/         OPC_CheckType, MVT::i32,
/*54779*/         OPC_Scope, 28, /*->54809*/ // 2 children in Scope
/*54781*/           OPC_CheckPredicate, 52, // Predicate_extloadi8
/*54783*/           OPC_MoveParent,
/*54784*/           OPC_CheckType, MVT::v16i8,
/*54786*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54788*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*54791*/           OPC_EmitMergeInputChains1_0,
/*54792*/           OPC_EmitInteger, MVT::i32, 14, 
/*54795*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54798*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPq8Pseudo:v16i8 addrmode6dup:i32:$addr)
/*54809*/         /*Scope*/ 28, /*->54838*/
/*54810*/           OPC_CheckPredicate, 53, // Predicate_extloadi16
/*54812*/           OPC_MoveParent,
/*54813*/           OPC_CheckType, MVT::v8i16,
/*54815*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54817*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*54820*/           OPC_EmitMergeInputChains1_0,
/*54821*/           OPC_EmitInteger, MVT::i32, 14, 
/*54824*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54827*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPq16Pseudo:v8i16 addrmode6dup:i32:$addr)
/*54838*/         0, /*End of Scope*/
/*54839*/       /*Scope*/ 83, /*->54923*/
/*54840*/         OPC_CheckPredicate, 24, // Predicate_load
/*54842*/         OPC_SwitchType /*2 cases */, 26,  MVT::i32,// ->54871
/*54845*/           OPC_MoveParent,
/*54846*/           OPC_CheckType, MVT::v4i32,
/*54848*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54850*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*54853*/           OPC_EmitMergeInputChains1_0,
/*54854*/           OPC_EmitInteger, MVT::i32, 14, 
/*54857*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54860*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPq32Pseudo:v4i32 addrmode6dup:i32:$addr)
                  /*SwitchType*/ 49,  MVT::f32,// ->54922
/*54873*/           OPC_MoveParent,
/*54874*/           OPC_SwitchType /*2 cases */, 21,  MVT::v2f32,// ->54898
/*54877*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*54880*/             OPC_EmitMergeInputChains1_0,
/*54881*/             OPC_EmitInteger, MVT::i32, 14, 
/*54884*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54887*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                      // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
                    /*SwitchType*/ 21,  MVT::v4f32,// ->54921
/*54900*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*54903*/             OPC_EmitMergeInputChains1_0,
/*54904*/             OPC_EmitInteger, MVT::i32, 14, 
/*54907*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54910*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                      // Dst: (VLD1DUPq32Pseudo:v4f32 addrmode6:i32:$addr)
                    0, // EndSwitchType
                  0, // EndSwitchType
/*54923*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 48,  TARGET_VAL(ISD::BITCAST),// ->54975
/*54927*/       OPC_RecordChild0, // #0 = $R
/*54928*/       OPC_CheckChild0Type, MVT::i32,
/*54930*/       OPC_CheckType, MVT::f32,
/*54932*/       OPC_MoveParent,
/*54933*/       OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->54954
/*54936*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54938*/         OPC_EmitInteger, MVT::i32, 14, 
/*54941*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54944*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                  // Dst: (VDUPfd:v2f32 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v4f32,// ->54974
/*54956*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54958*/         OPC_EmitInteger, MVT::i32, 14, 
/*54961*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54964*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                  // Dst: (VDUPfq:v4f32 GPR:i32:$R)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*54976*/   /*Scope*/ 45|128,1/*173*/, /*->55151*/
/*54978*/     OPC_RecordChild0, // #0 = $R
/*54979*/     OPC_Scope, 124, /*->55105*/ // 2 children in Scope
/*54981*/       OPC_CheckChild0Type, MVT::i32,
/*54983*/       OPC_SwitchType /*6 cases */, 18,  MVT::v8i8,// ->55004
/*54986*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54988*/         OPC_EmitInteger, MVT::i32, 14, 
/*54991*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54994*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8d), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8d:v8i8 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v4i16,// ->55024
/*55006*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55008*/         OPC_EmitInteger, MVT::i32, 14, 
/*55011*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55014*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16d), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16d:v4i16 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v2i32,// ->55044
/*55026*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55028*/         OPC_EmitInteger, MVT::i32, 14, 
/*55031*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55034*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32d:v2i32 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v16i8,// ->55064
/*55046*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55048*/         OPC_EmitInteger, MVT::i32, 14, 
/*55051*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55054*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8q), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8q:v16i8 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v8i16,// ->55084
/*55066*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55068*/         OPC_EmitInteger, MVT::i32, 14, 
/*55071*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55074*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16q), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16q:v8i16 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v4i32,// ->55104
/*55086*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55088*/         OPC_EmitInteger, MVT::i32, 14, 
/*55091*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55094*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32q:v4i32 GPR:i32:$R)
                0, // EndSwitchType
/*55105*/     /*Scope*/ 44, /*->55150*/
/*55106*/       OPC_CheckChild0Type, MVT::f32,
/*55108*/       OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->55129
/*55111*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55113*/         OPC_EmitInteger, MVT::i32, 14, 
/*55116*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55119*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfdf), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPfdf:v2f32 SPR:f32:$src)
                /*SwitchType*/ 18,  MVT::v4f32,// ->55149
/*55131*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55133*/         OPC_EmitInteger, MVT::i32, 14, 
/*55136*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55139*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfqf), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPfqf:v4f32 SPR:f32:$src)
                0, // EndSwitchType
/*55150*/     0, /*End of Scope*/
/*55151*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 15|128,2/*271*/,  TARGET_VAL(ISD::ZERO_EXTEND),// ->55427
/*55156*/   OPC_Scope, 69|128,1/*197*/, /*->55356*/ // 2 children in Scope
/*55159*/     OPC_MoveChild, 0,
/*55161*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*55164*/     OPC_MoveChild, 0,
/*55166*/     OPC_Scope, 93, /*->55261*/ // 2 children in Scope
/*55168*/       OPC_CheckInteger, 4, 
/*55170*/       OPC_MoveParent,
/*55171*/       OPC_RecordChild1, // #0 = $Vn
/*55172*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->55202
/*55175*/         OPC_CheckChild1Type, MVT::v8i8,
/*55177*/         OPC_RecordChild2, // #1 = $Vm
/*55178*/         OPC_CheckChild2Type, MVT::v8i8,
/*55180*/         OPC_MoveParent,
/*55181*/         OPC_CheckType, MVT::v8i16,
/*55183*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55185*/         OPC_EmitInteger, MVT::i32, 14, 
/*55188*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55191*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 27,  MVT::v4i16,// ->55231
/*55204*/         OPC_CheckChild1Type, MVT::v4i16,
/*55206*/         OPC_RecordChild2, // #1 = $Vm
/*55207*/         OPC_CheckChild2Type, MVT::v4i16,
/*55209*/         OPC_MoveParent,
/*55210*/         OPC_CheckType, MVT::v4i32,
/*55212*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55214*/         OPC_EmitInteger, MVT::i32, 14, 
/*55217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55220*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 27,  MVT::v2i32,// ->55260
/*55233*/         OPC_CheckChild1Type, MVT::v2i32,
/*55235*/         OPC_RecordChild2, // #1 = $Vm
/*55236*/         OPC_CheckChild2Type, MVT::v2i32,
/*55238*/         OPC_MoveParent,
/*55239*/         OPC_CheckType, MVT::v2i64,
/*55241*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55243*/         OPC_EmitInteger, MVT::i32, 14, 
/*55246*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55249*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*55261*/     /*Scope*/ 93, /*->55355*/
/*55262*/       OPC_CheckInteger, 5, 
/*55264*/       OPC_MoveParent,
/*55265*/       OPC_RecordChild1, // #0 = $Vn
/*55266*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->55296
/*55269*/         OPC_CheckChild1Type, MVT::v8i8,
/*55271*/         OPC_RecordChild2, // #1 = $Vm
/*55272*/         OPC_CheckChild2Type, MVT::v8i8,
/*55274*/         OPC_MoveParent,
/*55275*/         OPC_CheckType, MVT::v8i16,
/*55277*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55279*/         OPC_EmitInteger, MVT::i32, 14, 
/*55282*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55285*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 27,  MVT::v4i16,// ->55325
/*55298*/         OPC_CheckChild1Type, MVT::v4i16,
/*55300*/         OPC_RecordChild2, // #1 = $Vm
/*55301*/         OPC_CheckChild2Type, MVT::v4i16,
/*55303*/         OPC_MoveParent,
/*55304*/         OPC_CheckType, MVT::v4i32,
/*55306*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55308*/         OPC_EmitInteger, MVT::i32, 14, 
/*55311*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55314*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 27,  MVT::v2i32,// ->55354
/*55327*/         OPC_CheckChild1Type, MVT::v2i32,
/*55329*/         OPC_RecordChild2, // #1 = $Vm
/*55330*/         OPC_CheckChild2Type, MVT::v2i32,
/*55332*/         OPC_MoveParent,
/*55333*/         OPC_CheckType, MVT::v2i64,
/*55335*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55337*/         OPC_EmitInteger, MVT::i32, 14, 
/*55340*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55343*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*55355*/     0, /*End of Scope*/
/*55356*/   /*Scope*/ 69, /*->55426*/
/*55357*/     OPC_RecordChild0, // #0 = $Vm
/*55358*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->55381
/*55361*/       OPC_CheckChild0Type, MVT::v8i8,
/*55363*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55365*/       OPC_EmitInteger, MVT::i32, 14, 
/*55368*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55371*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->55403
/*55383*/       OPC_CheckChild0Type, MVT::v4i16,
/*55385*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55387*/       OPC_EmitInteger, MVT::i32, 14, 
/*55390*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55393*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->55425
/*55405*/       OPC_CheckChild0Type, MVT::v2i32,
/*55407*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55409*/       OPC_EmitInteger, MVT::i32, 14, 
/*55412*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55415*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
              0, // EndSwitchType
/*55426*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::CALLSEQ_END),// ->55493
/*55430*/   OPC_RecordNode,   // #0 = 'ARMcallseq_end' chained node
/*55431*/   OPC_CaptureGlueInput,
/*55432*/   OPC_RecordChild1, // #1 = $amt1
/*55433*/   OPC_MoveChild, 1,
/*55435*/   OPC_SwitchOpcode /*2 cases */, 26,  TARGET_VAL(ISD::TargetConstant),// ->55465
/*55439*/     OPC_MoveParent,
/*55440*/     OPC_RecordChild2, // #2 = $amt2
/*55441*/     OPC_MoveChild, 2,
/*55443*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*55446*/     OPC_MoveParent,
/*55447*/     OPC_EmitMergeInputChains1_0,
/*55448*/     OPC_EmitInteger, MVT::i32, 14, 
/*55451*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55454*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
              // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
            /*SwitchOpcode*/ 24,  TARGET_VAL(ISD::Constant),// ->55492
/*55468*/     OPC_MoveParent,
/*55469*/     OPC_RecordChild2, // #2 = $amt2
/*55470*/     OPC_MoveChild, 2,
/*55472*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55475*/     OPC_MoveParent,
/*55476*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55478*/     OPC_EmitMergeInputChains1_0,
/*55479*/     OPC_EmitConvertToTarget, 1,
/*55481*/     OPC_EmitConvertToTarget, 2,
/*55483*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
              // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
              // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 82,  TARGET_VAL(ARMISD::WrapperJT),// ->55578
/*55496*/   OPC_RecordChild0, // #0 = $dst
/*55497*/   OPC_MoveChild, 0,
/*55499*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*55502*/   OPC_MoveParent,
/*55503*/   OPC_RecordChild1, // #1 = $id
/*55504*/   OPC_MoveChild, 1,
/*55506*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55509*/   OPC_MoveParent,
/*55510*/   OPC_Scope, 21, /*->55533*/ // 3 children in Scope
/*55512*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*55514*/     OPC_EmitConvertToTarget, 1,
/*55516*/     OPC_EmitInteger, MVT::i32, 14, 
/*55519*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55522*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*55533*/   /*Scope*/ 21, /*->55555*/
/*55534*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55536*/     OPC_EmitConvertToTarget, 1,
/*55538*/     OPC_EmitInteger, MVT::i32, 14, 
/*55541*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55544*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*55555*/   /*Scope*/ 21, /*->55577*/
/*55556*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*55558*/     OPC_EmitConvertToTarget, 1,
/*55560*/     OPC_EmitInteger, MVT::i32, 14, 
/*55563*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55566*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*55577*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 34,  TARGET_VAL(ARMISD::BR2_JT),// ->55615
/*55581*/   OPC_RecordNode,   // #0 = 'ARMbr2jt' chained node
/*55582*/   OPC_RecordChild1, // #1 = $target
/*55583*/   OPC_CheckChild1Type, MVT::i32,
/*55585*/   OPC_RecordChild2, // #2 = $index
/*55586*/   OPC_RecordChild3, // #3 = $jt
/*55587*/   OPC_MoveChild, 3,
/*55589*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*55592*/   OPC_MoveParent,
/*55593*/   OPC_RecordChild4, // #4 = $id
/*55594*/   OPC_MoveChild, 4,
/*55596*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55599*/   OPC_MoveParent,
/*55600*/   OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*55602*/   OPC_EmitMergeInputChains1_0,
/*55603*/   OPC_EmitConvertToTarget, 4,
/*55605*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
            // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
            // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id)
          /*SwitchOpcode*/ 25,  TARGET_VAL(ISD::INTRINSIC_VOID),// ->55643
/*55618*/   OPC_RecordNode,   // #0 = 'intrinsic_void' chained node
/*55619*/   OPC_MoveChild, 1,
/*55621*/   OPC_CheckInteger, 107, 
/*55623*/   OPC_MoveParent,
/*55624*/   OPC_RecordChild2, // #1 = $src
/*55625*/   OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*55627*/   OPC_EmitMergeInputChains1_0,
/*55628*/   OPC_EmitInteger, MVT::i32, 14, 
/*55631*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55634*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
            // Src: (intrinsic_void 107:iPTR, GPR:i32:$src) - Complexity = 8
            // Dst: (VMSR GPR:i32:$src)
          /*SwitchOpcode*/ 59,  TARGET_VAL(ARMISD::BFI),// ->55705
/*55646*/   OPC_RecordChild0, // #0 = $src
/*55647*/   OPC_RecordChild1, // #1 = $Rn
/*55648*/   OPC_RecordChild2, // #2 = $imm
/*55649*/   OPC_MoveChild, 2,
/*55651*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55654*/   OPC_CheckPredicate, 20, // Predicate_bf_inv_mask_imm
/*55656*/   OPC_MoveParent,
/*55657*/   OPC_Scope, 22, /*->55681*/ // 2 children in Scope
/*55659*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*55661*/     OPC_EmitConvertToTarget, 2,
/*55663*/     OPC_EmitInteger, MVT::i32, 14, 
/*55666*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55669*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 GPR:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (BFI:i32 GPR:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*55681*/   /*Scope*/ 22, /*->55704*/
/*55682*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*55684*/     OPC_EmitConvertToTarget, 2,
/*55686*/     OPC_EmitInteger, MVT::i32, 14, 
/*55689*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55692*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*55704*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 44,  TARGET_VAL(ISD::CALLSEQ_START),// ->55752
/*55708*/   OPC_RecordNode,   // #0 = 'ARMcallseq_start' chained node
/*55709*/   OPC_RecordChild1, // #1 = $amt
/*55710*/   OPC_MoveChild, 1,
/*55712*/   OPC_SwitchOpcode /*2 cases */, 18,  TARGET_VAL(ISD::TargetConstant),// ->55734
/*55716*/     OPC_MoveParent,
/*55717*/     OPC_EmitMergeInputChains1_0,
/*55718*/     OPC_EmitInteger, MVT::i32, 14, 
/*55721*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55724*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
              // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
            /*SwitchOpcode*/ 14,  TARGET_VAL(ISD::Constant),// ->55751
/*55737*/     OPC_MoveParent,
/*55738*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55740*/     OPC_EmitMergeInputChains1_0,
/*55741*/     OPC_EmitConvertToTarget, 1,
/*55743*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
              // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
              // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 68|128,1/*196*/,  TARGET_VAL(ARMISD::CALL),// ->55952
/*55756*/   OPC_RecordNode,   // #0 = 'ARMcall' chained node
/*55757*/   OPC_CaptureGlueInput,
/*55758*/   OPC_RecordChild1, // #1 = $func
/*55759*/   OPC_Scope, 0|128,1/*128*/, /*->55890*/ // 2 children in Scope
/*55762*/     OPC_MoveChild, 1,
/*55764*/     OPC_SwitchOpcode /*2 cases */, 59,  TARGET_VAL(ISD::TargetGlobalAddress),// ->55827
/*55768*/       OPC_MoveParent,
/*55769*/       OPC_Scope, 11, /*->55782*/ // 4 children in Scope
/*55771*/         OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*55773*/         OPC_EmitMergeInputChains1_0,
/*55774*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*55782*/       /*Scope*/ 11, /*->55794*/
/*55783*/         OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*55785*/         OPC_EmitMergeInputChains1_0,
/*55786*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BLr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BLr9:i32 (tglobaladdr:i32):$func)
/*55794*/       /*Scope*/ 11, /*->55806*/
/*55795*/         OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*55797*/         OPC_EmitMergeInputChains1_0,
/*55798*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (tglobaladdr:i32):$func)
/*55806*/       /*Scope*/ 19, /*->55826*/
/*55807*/         OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*55809*/         OPC_EmitMergeInputChains1_0,
/*55810*/         OPC_EmitInteger, MVT::i32, 14, 
/*55813*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55816*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi_r9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi_r9:i32 (tglobaladdr:i32):$func)
/*55826*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 59,  TARGET_VAL(ISD::TargetExternalSymbol),// ->55889
/*55830*/       OPC_MoveParent,
/*55831*/       OPC_Scope, 11, /*->55844*/ // 4 children in Scope
/*55833*/         OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*55835*/         OPC_EmitMergeInputChains1_0,
/*55836*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (texternalsym:i32):$func)
/*55844*/       /*Scope*/ 11, /*->55856*/
/*55845*/         OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*55847*/         OPC_EmitMergeInputChains1_0,
/*55848*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BLr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BLr9:i32 (texternalsym:i32):$func)
/*55856*/       /*Scope*/ 11, /*->55868*/
/*55857*/         OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*55859*/         OPC_EmitMergeInputChains1_0,
/*55860*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (texternalsym:i32):$func)
/*55868*/       /*Scope*/ 19, /*->55888*/
/*55869*/         OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*55871*/         OPC_EmitMergeInputChains1_0,
/*55872*/         OPC_EmitInteger, MVT::i32, 14, 
/*55875*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55878*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi_r9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi_r9:i32 (texternalsym:i32):$func)
/*55888*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*55890*/   /*Scope*/ 60, /*->55951*/
/*55891*/     OPC_CheckChild1Type, MVT::i32,
/*55893*/     OPC_Scope, 11, /*->55906*/ // 4 children in Scope
/*55895*/       OPC_CheckPatternPredicate, 28, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*55897*/       OPC_EmitMergeInputChains1_0,
/*55898*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                // Dst: (BLX:i32 GPR:i32:$func)
/*55906*/     /*Scope*/ 11, /*->55918*/
/*55907*/       OPC_CheckPatternPredicate, 29, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*55909*/       OPC_EmitMergeInputChains1_0,
/*55910*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLXr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                // Dst: (BLXr9:i32 GPR:i32:$func)
/*55918*/     /*Scope*/ 11, /*->55930*/
/*55919*/       OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*55921*/       OPC_EmitMergeInputChains1_0,
/*55922*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$dst)
/*55930*/     /*Scope*/ 19, /*->55950*/
/*55931*/       OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*55933*/       OPC_EmitMergeInputChains1_0,
/*55934*/       OPC_EmitInteger, MVT::i32, 14, 
/*55937*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55940*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr_r9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                // Dst: (tBLXr_r9:i32 GPR:i32:$dst)
/*55950*/     0, /*End of Scope*/
/*55951*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 99,  TARGET_VAL(ARMISD::CALL_PRED),// ->56054
/*55955*/   OPC_RecordNode,   // #0 = 'ARMcall_pred' chained node
/*55956*/   OPC_CaptureGlueInput,
/*55957*/   OPC_RecordChild1, // #1 = $func
/*55958*/   OPC_Scope, 48, /*->56008*/ // 2 children in Scope
/*55960*/     OPC_MoveChild, 1,
/*55962*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*55965*/     OPC_MoveParent,
/*55966*/     OPC_Scope, 19, /*->55987*/ // 2 children in Scope
/*55968*/       OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*55970*/       OPC_EmitMergeInputChains1_0,
/*55971*/       OPC_EmitInteger, MVT::i32, 14, 
/*55974*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55977*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*55987*/     /*Scope*/ 19, /*->56007*/
/*55988*/       OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*55990*/       OPC_EmitMergeInputChains1_0,
/*55991*/       OPC_EmitInteger, MVT::i32, 14, 
/*55994*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55997*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLr9_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BLr9_pred:i32 (tglobaladdr:i32):$func)
/*56007*/     0, /*End of Scope*/
/*56008*/   /*Scope*/ 44, /*->56053*/
/*56009*/     OPC_CheckChild1Type, MVT::i32,
/*56011*/     OPC_Scope, 19, /*->56032*/ // 2 children in Scope
/*56013*/       OPC_CheckPatternPredicate, 28, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*56015*/       OPC_EmitMergeInputChains1_0,
/*56016*/       OPC_EmitInteger, MVT::i32, 14, 
/*56019*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56022*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
                // Dst: (BLX_pred:i32 GPR:i32:$func)
/*56032*/     /*Scope*/ 19, /*->56052*/
/*56033*/       OPC_CheckPatternPredicate, 29, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*56035*/       OPC_EmitMergeInputChains1_0,
/*56036*/       OPC_EmitInteger, MVT::i32, 14, 
/*56039*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56042*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLXr9_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
                // Dst: (BLXr9_pred:i32 GPR:i32:$func)
/*56052*/     0, /*End of Scope*/
/*56053*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38,  TARGET_VAL(ARMISD::MEMBARRIER),// ->56095
/*56057*/   OPC_RecordNode,   // #0 = 'ARMMemBarrier' chained node
/*56058*/   OPC_RecordChild1, // #1 = $opt
/*56059*/   OPC_MoveChild, 1,
/*56061*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56064*/   OPC_CheckType, MVT::i32,
/*56066*/   OPC_MoveParent,
/*56067*/   OPC_Scope, 12, /*->56081*/ // 2 children in Scope
/*56069*/     OPC_CheckPatternPredicate, 30, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*56071*/     OPC_EmitMergeInputChains1_0,
/*56072*/     OPC_EmitConvertToTarget, 1,
/*56074*/     OPC_MorphNodeTo, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (ARMMemBarrier (imm:i32):$opt) - Complexity = 6
              // Dst: (DMB (imm:i32):$opt)
/*56081*/   /*Scope*/ 12, /*->56094*/
/*56082*/     OPC_CheckPatternPredicate, 31, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*56084*/     OPC_EmitMergeInputChains1_0,
/*56085*/     OPC_EmitConvertToTarget, 1,
/*56087*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (ARMMemBarrier (imm:i32):$opt) - Complexity = 6
              // Dst: (t2DMB (imm:i32):$opt)
/*56094*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperPIC),// ->56131
/*56098*/   OPC_RecordChild0, // #0 = $addr
/*56099*/   OPC_MoveChild, 0,
/*56101*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*56104*/   OPC_MoveParent,
/*56105*/   OPC_CheckType, MVT::i32,
/*56107*/   OPC_Scope, 10, /*->56119*/ // 2 children in Scope
/*56109*/     OPC_CheckPatternPredicate, 15, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*56111*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*56119*/   /*Scope*/ 10, /*->56130*/
/*56120*/     OPC_CheckPatternPredicate, 32, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*56122*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*56130*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperDYN),// ->56167
/*56134*/   OPC_RecordChild0, // #0 = $addr
/*56135*/   OPC_MoveChild, 0,
/*56137*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*56140*/   OPC_MoveParent,
/*56141*/   OPC_CheckType, MVT::i32,
/*56143*/   OPC_Scope, 10, /*->56155*/ // 2 children in Scope
/*56145*/     OPC_CheckPatternPredicate, 15, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*56147*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*56155*/   /*Scope*/ 10, /*->56166*/
/*56156*/     OPC_CheckPatternPredicate, 32, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*56158*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*56166*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::Wrapper),// ->56328
/*56171*/   OPC_RecordChild0, // #0 = $dst
/*56172*/   OPC_MoveChild, 0,
/*56174*/   OPC_SwitchOpcode /*2 cases */, 84,  TARGET_VAL(ISD::TargetGlobalAddress),// ->56262
/*56178*/     OPC_MoveParent,
/*56179*/     OPC_CheckType, MVT::i32,
/*56181*/     OPC_Scope, 18, /*->56201*/ // 5 children in Scope
/*56183*/       OPC_CheckPatternPredicate, 33, // (!Subtarget->isThumb()) && (!Subtarget->useMovt())
/*56185*/       OPC_EmitInteger, MVT::i32, 14, 
/*56188*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56191*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tglobaladdr:i32):$dst)
/*56201*/     /*Scope*/ 10, /*->56212*/
/*56202*/       OPC_CheckPatternPredicate, 15, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*56204*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*56212*/     /*Scope*/ 18, /*->56231*/
/*56213*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56215*/       OPC_EmitInteger, MVT::i32, 14, 
/*56218*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56221*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tglobaladdr:i32):$dst)
/*56231*/     /*Scope*/ 18, /*->56250*/
/*56232*/       OPC_CheckPatternPredicate, 34, // (Subtarget->isThumb2()) && (!Subtarget->useMovt())
/*56234*/       OPC_EmitInteger, MVT::i32, 14, 
/*56237*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56240*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tglobaladdr:i32):$dst)
/*56250*/     /*Scope*/ 10, /*->56261*/
/*56251*/       OPC_CheckPatternPredicate, 32, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*56253*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*56261*/     0, /*End of Scope*/
            /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::TargetConstantPool),// ->56327
/*56265*/     OPC_MoveParent,
/*56266*/     OPC_CheckType, MVT::i32,
/*56268*/     OPC_Scope, 18, /*->56288*/ // 3 children in Scope
/*56270*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*56272*/       OPC_EmitInteger, MVT::i32, 14, 
/*56275*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56278*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*56288*/     /*Scope*/ 18, /*->56307*/
/*56289*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56291*/       OPC_EmitInteger, MVT::i32, 14, 
/*56294*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56297*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*56307*/     /*Scope*/ 18, /*->56326*/
/*56308*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*56310*/       OPC_EmitInteger, MVT::i32, 14, 
/*56313*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56316*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*56326*/     0, /*End of Scope*/
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 103,  TARGET_VAL(ARMISD::TC_RETURN),// ->56434
/*56331*/   OPC_RecordNode,   // #0 = 'ARMtcret' chained node
/*56332*/   OPC_CaptureGlueInput,
/*56333*/   OPC_RecordChild1, // #1 = $dst
/*56334*/   OPC_Scope, 68, /*->56404*/ // 2 children in Scope
/*56336*/     OPC_MoveChild, 1,
/*56338*/     OPC_SwitchOpcode /*2 cases */, 29,  TARGET_VAL(ISD::TargetGlobalAddress),// ->56371
/*56342*/       OPC_CheckType, MVT::i32,
/*56344*/       OPC_MoveParent,
/*56345*/       OPC_Scope, 11, /*->56358*/ // 2 children in Scope
/*56347*/         OPC_CheckPatternPredicate, 35, // (Subtarget->isTargetDarwin())
/*56349*/         OPC_EmitMergeInputChains1_0,
/*56350*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi:i32 (texternalsym:i32):$dst)
/*56358*/       /*Scope*/ 11, /*->56370*/
/*56359*/         OPC_CheckPatternPredicate, 36, // (!Subtarget->isTargetDarwin())
/*56361*/         OPC_EmitMergeInputChains1_0,
/*56362*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdiND), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdiND:i32 (texternalsym:i32):$dst)
/*56370*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 29,  TARGET_VAL(ISD::TargetExternalSymbol),// ->56403
/*56374*/       OPC_CheckType, MVT::i32,
/*56376*/       OPC_MoveParent,
/*56377*/       OPC_Scope, 11, /*->56390*/ // 2 children in Scope
/*56379*/         OPC_CheckPatternPredicate, 35, // (Subtarget->isTargetDarwin())
/*56381*/         OPC_EmitMergeInputChains1_0,
/*56382*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi:i32 (texternalsym:i32):$dst)
/*56390*/       /*Scope*/ 11, /*->56402*/
/*56391*/         OPC_CheckPatternPredicate, 36, // (!Subtarget->isTargetDarwin())
/*56393*/         OPC_EmitMergeInputChains1_0,
/*56394*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdiND), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdiND:i32 (texternalsym:i32):$dst)
/*56402*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*56404*/   /*Scope*/ 28, /*->56433*/
/*56405*/     OPC_CheckChild1Type, MVT::i32,
/*56407*/     OPC_Scope, 11, /*->56420*/ // 2 children in Scope
/*56409*/       OPC_CheckPatternPredicate, 35, // (Subtarget->isTargetDarwin())
/*56411*/       OPC_EmitMergeInputChains1_0,
/*56412*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNri:i32 tcGPR:i32:$dst)
/*56420*/     /*Scope*/ 11, /*->56432*/
/*56421*/       OPC_CheckPatternPredicate, 36, // (!Subtarget->isTargetDarwin())
/*56423*/       OPC_EmitMergeInputChains1_0,
/*56424*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNriND), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNriND:i32 tcGPR:i32:$dst)
/*56432*/     0, /*End of Scope*/
/*56433*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::tCALL),// ->56560
/*56437*/   OPC_RecordNode,   // #0 = 'ARMtcall' chained node
/*56438*/   OPC_CaptureGlueInput,
/*56439*/   OPC_RecordChild1, // #1 = $func
/*56440*/   OPC_Scope, 80, /*->56522*/ // 2 children in Scope
/*56442*/     OPC_MoveChild, 1,
/*56444*/     OPC_SwitchOpcode /*2 cases */, 35,  TARGET_VAL(ISD::TargetGlobalAddress),// ->56483
/*56448*/       OPC_MoveParent,
/*56449*/       OPC_Scope, 11, /*->56462*/ // 2 children in Scope
/*56451*/         OPC_CheckPatternPredicate, 37, // (Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*56453*/         OPC_EmitMergeInputChains1_0,
/*56454*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (tglobaladdr:i32):$func)
/*56462*/       /*Scope*/ 19, /*->56482*/
/*56463*/         OPC_CheckPatternPredicate, 38, // (Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*56465*/         OPC_EmitMergeInputChains1_0,
/*56466*/         OPC_EmitInteger, MVT::i32, 14, 
/*56469*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56472*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLr9:i32 (tglobaladdr:i32):$func)
/*56482*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::TargetExternalSymbol),// ->56521
/*56486*/       OPC_MoveParent,
/*56487*/       OPC_Scope, 11, /*->56500*/ // 2 children in Scope
/*56489*/         OPC_CheckPatternPredicate, 37, // (Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*56491*/         OPC_EmitMergeInputChains1_0,
/*56492*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (texternalsym:i32):$func)
/*56500*/       /*Scope*/ 19, /*->56520*/
/*56501*/         OPC_CheckPatternPredicate, 38, // (Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*56503*/         OPC_EmitMergeInputChains1_0,
/*56504*/         OPC_EmitInteger, MVT::i32, 14, 
/*56507*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56510*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLr9:i32 (texternalsym:i32):$func)
/*56520*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*56522*/   /*Scope*/ 36, /*->56559*/
/*56523*/     OPC_CheckChild1Type, MVT::i32,
/*56525*/     OPC_Scope, 11, /*->56538*/ // 2 children in Scope
/*56527*/       OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*56529*/       OPC_EmitMergeInputChains1_0,
/*56530*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$func)
/*56538*/     /*Scope*/ 19, /*->56558*/
/*56539*/       OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*56541*/       OPC_EmitMergeInputChains1_0,
/*56542*/       OPC_EmitInteger, MVT::i32, 14, 
/*56545*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56548*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr_r9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
                // Dst: (tBLXr_r9:i32 GPR:i32:$func)
/*56558*/     0, /*End of Scope*/
/*56559*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEs),// ->56721
/*56564*/   OPC_RecordChild0, // #0 = $V
/*56565*/   OPC_Scope, 30, /*->56597*/ // 4 children in Scope
/*56567*/     OPC_CheckChild0Type, MVT::v8i8,
/*56569*/     OPC_RecordChild1, // #1 = $lane
/*56570*/     OPC_MoveChild, 1,
/*56572*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56575*/     OPC_MoveParent,
/*56576*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56578*/     OPC_EmitConvertToTarget, 1,
/*56580*/     OPC_EmitInteger, MVT::i32, 14, 
/*56583*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56586*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*56597*/   /*Scope*/ 30, /*->56628*/
/*56598*/     OPC_CheckChild0Type, MVT::v4i16,
/*56600*/     OPC_RecordChild1, // #1 = $lane
/*56601*/     OPC_MoveChild, 1,
/*56603*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56606*/     OPC_MoveParent,
/*56607*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56609*/     OPC_EmitConvertToTarget, 1,
/*56611*/     OPC_EmitInteger, MVT::i32, 14, 
/*56614*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56617*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*56628*/   /*Scope*/ 45, /*->56674*/
/*56629*/     OPC_CheckChild0Type, MVT::v16i8,
/*56631*/     OPC_RecordChild1, // #1 = $lane
/*56632*/     OPC_MoveChild, 1,
/*56634*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56637*/     OPC_MoveParent,
/*56638*/     OPC_EmitConvertToTarget, 1,
/*56640*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*56643*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*56652*/     OPC_EmitConvertToTarget, 1,
/*56654*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*56657*/     OPC_EmitInteger, MVT::i32, 14, 
/*56660*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56663*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*56674*/   /*Scope*/ 45, /*->56720*/
/*56675*/     OPC_CheckChild0Type, MVT::v8i16,
/*56677*/     OPC_RecordChild1, // #1 = $lane
/*56678*/     OPC_MoveChild, 1,
/*56680*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56683*/     OPC_MoveParent,
/*56684*/     OPC_EmitConvertToTarget, 1,
/*56686*/     OPC_EmitNodeXForm, 4, 2, // DSubReg_i16_reg
/*56689*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4 
/*56698*/     OPC_EmitConvertToTarget, 1,
/*56700*/     OPC_EmitNodeXForm, 5, 5, // SubReg_i16_lane
/*56703*/     OPC_EmitInteger, MVT::i32, 14, 
/*56706*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56709*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*56720*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->56882
/*56725*/   OPC_RecordChild0, // #0 = $V
/*56726*/   OPC_Scope, 30, /*->56758*/ // 4 children in Scope
/*56728*/     OPC_CheckChild0Type, MVT::v8i8,
/*56730*/     OPC_RecordChild1, // #1 = $lane
/*56731*/     OPC_MoveChild, 1,
/*56733*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56736*/     OPC_MoveParent,
/*56737*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56739*/     OPC_EmitConvertToTarget, 1,
/*56741*/     OPC_EmitInteger, MVT::i32, 14, 
/*56744*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56747*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*56758*/   /*Scope*/ 30, /*->56789*/
/*56759*/     OPC_CheckChild0Type, MVT::v4i16,
/*56761*/     OPC_RecordChild1, // #1 = $lane
/*56762*/     OPC_MoveChild, 1,
/*56764*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56767*/     OPC_MoveParent,
/*56768*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56770*/     OPC_EmitConvertToTarget, 1,
/*56772*/     OPC_EmitInteger, MVT::i32, 14, 
/*56775*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56778*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*56789*/   /*Scope*/ 45, /*->56835*/
/*56790*/     OPC_CheckChild0Type, MVT::v16i8,
/*56792*/     OPC_RecordChild1, // #1 = $lane
/*56793*/     OPC_MoveChild, 1,
/*56795*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56798*/     OPC_MoveParent,
/*56799*/     OPC_EmitConvertToTarget, 1,
/*56801*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*56804*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*56813*/     OPC_EmitConvertToTarget, 1,
/*56815*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*56818*/     OPC_EmitInteger, MVT::i32, 14, 
/*56821*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56824*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*56835*/   /*Scope*/ 45, /*->56881*/
/*56836*/     OPC_CheckChild0Type, MVT::v8i16,
/*56838*/     OPC_RecordChild1, // #1 = $lane
/*56839*/     OPC_MoveChild, 1,
/*56841*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56844*/     OPC_MoveParent,
/*56845*/     OPC_EmitConvertToTarget, 1,
/*56847*/     OPC_EmitNodeXForm, 4, 2, // DSubReg_i16_reg
/*56850*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4 
/*56859*/     OPC_EmitConvertToTarget, 1,
/*56861*/     OPC_EmitNodeXForm, 5, 5, // SubReg_i16_lane
/*56864*/     OPC_EmitInteger, MVT::i32, 14, 
/*56867*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56870*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*56881*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 56|128,1/*184*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->57070
/*56886*/   OPC_RecordChild0, // #0 = $V
/*56887*/   OPC_Scope, 32, /*->56921*/ // 5 children in Scope
/*56889*/     OPC_CheckChild0Type, MVT::v2i32,
/*56891*/     OPC_RecordChild1, // #1 = $lane
/*56892*/     OPC_MoveChild, 1,
/*56894*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56897*/     OPC_MoveParent,
/*56898*/     OPC_CheckType, MVT::i32,
/*56900*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56902*/     OPC_EmitConvertToTarget, 1,
/*56904*/     OPC_EmitInteger, MVT::i32, 14, 
/*56907*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56910*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
              // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*56921*/   /*Scope*/ 47, /*->56969*/
/*56922*/     OPC_CheckChild0Type, MVT::v4i32,
/*56924*/     OPC_RecordChild1, // #1 = $lane
/*56925*/     OPC_MoveChild, 1,
/*56927*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56930*/     OPC_MoveParent,
/*56931*/     OPC_CheckType, MVT::i32,
/*56933*/     OPC_EmitConvertToTarget, 1,
/*56935*/     OPC_EmitNodeXForm, 6, 2, // DSubReg_i32_reg
/*56938*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*56947*/     OPC_EmitConvertToTarget, 1,
/*56949*/     OPC_EmitNodeXForm, 7, 5, // SubReg_i32_lane
/*56952*/     OPC_EmitInteger, MVT::i32, 14, 
/*56955*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56958*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
              // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*56969*/   /*Scope*/ 23, /*->56993*/
/*56970*/     OPC_RecordChild1, // #1 = $src2
/*56971*/     OPC_MoveChild, 1,
/*56973*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56976*/     OPC_MoveParent,
/*56977*/     OPC_CheckType, MVT::f64,
/*56979*/     OPC_EmitConvertToTarget, 1,
/*56981*/     OPC_EmitNodeXForm, 15, 2, // DSubReg_f64_reg
/*56984*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 3, 
              // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*56993*/   /*Scope*/ 37, /*->57031*/
/*56994*/     OPC_CheckChild0Type, MVT::v2f32,
/*56996*/     OPC_RecordChild1, // #1 = $src2
/*56997*/     OPC_MoveChild, 1,
/*56999*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57002*/     OPC_MoveParent,
/*57003*/     OPC_CheckType, MVT::f32,
/*57005*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*57008*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*57017*/     OPC_EmitConvertToTarget, 1,
/*57019*/     OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*57022*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:f64), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*57031*/   /*Scope*/ 37, /*->57069*/
/*57032*/     OPC_CheckChild0Type, MVT::v4f32,
/*57034*/     OPC_RecordChild1, // #1 = $src2
/*57035*/     OPC_MoveChild, 1,
/*57037*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57040*/     OPC_MoveParent,
/*57041*/     OPC_CheckType, MVT::f32,
/*57043*/     OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*57046*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*57055*/     OPC_EmitConvertToTarget, 1,
/*57057*/     OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*57060*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:v16i8), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*57069*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70|128,2/*326*/,  TARGET_VAL(ISD::Constant),// ->57400
/*57074*/   OPC_RecordNode,   // #0 = $imm
/*57075*/   OPC_CheckType, MVT::i32,
/*57077*/   OPC_Scope, 26, /*->57105*/ // 11 children in Scope
/*57079*/     OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*57081*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*57083*/     OPC_EmitConvertToTarget, 0,
/*57085*/     OPC_EmitInteger, MVT::i32, 14, 
/*57088*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57091*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57094*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
              // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*57105*/   /*Scope*/ 26, /*->57132*/
/*57106*/     OPC_CheckPredicate, 7, // Predicate_so_imm
/*57108*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*57110*/     OPC_EmitConvertToTarget, 0,
/*57112*/     OPC_EmitInteger, MVT::i32, 14, 
/*57115*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57118*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57121*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_so_imm>>:$imm - Complexity = 4
              // Dst: (MOVi:i32 (imm:i32):$imm)
/*57132*/   /*Scope*/ 22, /*->57155*/
/*57133*/     OPC_CheckPredicate, 63, // Predicate_imm0_65535
/*57135*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*57137*/     OPC_EmitConvertToTarget, 0,
/*57139*/     OPC_EmitInteger, MVT::i32, 14, 
/*57142*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57145*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (MOVi16:i32 (imm:i32):$imm)
/*57155*/   /*Scope*/ 29, /*->57185*/
/*57156*/     OPC_CheckPredicate, 21, // Predicate_so_imm_not
/*57158*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*57160*/     OPC_EmitConvertToTarget, 0,
/*57162*/     OPC_EmitNodeXForm, 11, 1, // so_imm_not_XFORM
/*57165*/     OPC_EmitInteger, MVT::i32, 14, 
/*57168*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57171*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57174*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_so_imm_not>><<X:so_imm_not_XFORM>>:$imm - Complexity = 4
              // Dst: (MVNi:i32 (so_imm_not_XFORM:i32 (imm:i32):$imm))
/*57185*/   /*Scope*/ 14, /*->57200*/
/*57186*/     OPC_CheckPredicate, 64, // Predicate_arm_i32imm
/*57188*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*57190*/     OPC_EmitConvertToTarget, 0,
/*57192*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
              // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*57200*/   /*Scope*/ 26, /*->57227*/
/*57201*/     OPC_CheckPredicate, 42, // Predicate_imm0_255
/*57203*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57205*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57208*/     OPC_EmitConvertToTarget, 0,
/*57210*/     OPC_EmitInteger, MVT::i32, 14, 
/*57213*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57216*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
              // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*57227*/   /*Scope*/ 22, /*->57250*/
/*57228*/     OPC_CheckPredicate, 63, // Predicate_imm0_65535
/*57230*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*57232*/     OPC_EmitConvertToTarget, 0,
/*57234*/     OPC_EmitInteger, MVT::i32, 14, 
/*57237*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57240*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*57250*/   /*Scope*/ 29, /*->57280*/
/*57251*/     OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*57253*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*57255*/     OPC_EmitConvertToTarget, 0,
/*57257*/     OPC_EmitNodeXForm, 3, 1, // t2_so_imm_not_XFORM
/*57260*/     OPC_EmitInteger, MVT::i32, 14, 
/*57263*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57266*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57269*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
              // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*57280*/   /*Scope*/ 55, /*->57336*/
/*57281*/     OPC_CheckPredicate, 65, // Predicate_thumb_immshifted
/*57283*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57285*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57288*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57291*/     OPC_EmitConvertToTarget, 0,
/*57293*/     OPC_EmitNodeXForm, 17, 3, // thumb_immshifted_val
/*57296*/     OPC_EmitInteger, MVT::i32, 14, 
/*57299*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57302*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7 
/*57313*/     OPC_EmitConvertToTarget, 0,
/*57315*/     OPC_EmitNodeXForm, 18, 8, // thumb_immshifted_shamt
/*57318*/     OPC_EmitInteger, MVT::i32, 14, 
/*57321*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57324*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
              // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
              // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*57336*/   /*Scope*/ 49, /*->57386*/
/*57337*/     OPC_CheckPredicate, 66, // Predicate_imm0_255_comp
/*57339*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57341*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57344*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57347*/     OPC_EmitConvertToTarget, 0,
/*57349*/     OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*57352*/     OPC_EmitInteger, MVT::i32, 14, 
/*57355*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57358*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7 
/*57369*/     OPC_EmitInteger, MVT::i32, 14, 
/*57372*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57375*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
              // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
              // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*57386*/   /*Scope*/ 12, /*->57399*/
/*57387*/     OPC_CheckPatternPredicate, 39, // (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*57389*/     OPC_EmitConvertToTarget, 0,
/*57391*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32):$src - Complexity = 3
              // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*57399*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->57452
/*57403*/   OPC_RecordMemRef,
/*57404*/   OPC_RecordNode,   // #0 = 'atomic_load_add' chained node
/*57405*/   OPC_RecordChild1, // #1 = $ptr
/*57406*/   OPC_CheckChild1Type, MVT::i32,
/*57408*/   OPC_RecordChild2, // #2 = $incr
/*57409*/   OPC_CheckType, MVT::i32,
/*57411*/   OPC_Scope, 12, /*->57425*/ // 3 children in Scope
/*57413*/     OPC_CheckPredicate, 67, // Predicate_atomic_load_add_8
/*57415*/     OPC_EmitMergeInputChains1_0,
/*57416*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*57425*/   /*Scope*/ 12, /*->57438*/
/*57426*/     OPC_CheckPredicate, 68, // Predicate_atomic_load_add_16
/*57428*/     OPC_EmitMergeInputChains1_0,
/*57429*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*57438*/   /*Scope*/ 12, /*->57451*/
/*57439*/     OPC_CheckPredicate, 69, // Predicate_atomic_load_add_32
/*57441*/     OPC_EmitMergeInputChains1_0,
/*57442*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*57451*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->57504
/*57455*/   OPC_RecordMemRef,
/*57456*/   OPC_RecordNode,   // #0 = 'atomic_load_sub' chained node
/*57457*/   OPC_RecordChild1, // #1 = $ptr
/*57458*/   OPC_CheckChild1Type, MVT::i32,
/*57460*/   OPC_RecordChild2, // #2 = $incr
/*57461*/   OPC_CheckType, MVT::i32,
/*57463*/   OPC_Scope, 12, /*->57477*/ // 3 children in Scope
/*57465*/     OPC_CheckPredicate, 70, // Predicate_atomic_load_sub_8
/*57467*/     OPC_EmitMergeInputChains1_0,
/*57468*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*57477*/   /*Scope*/ 12, /*->57490*/
/*57478*/     OPC_CheckPredicate, 71, // Predicate_atomic_load_sub_16
/*57480*/     OPC_EmitMergeInputChains1_0,
/*57481*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*57490*/   /*Scope*/ 12, /*->57503*/
/*57491*/     OPC_CheckPredicate, 72, // Predicate_atomic_load_sub_32
/*57493*/     OPC_EmitMergeInputChains1_0,
/*57494*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*57503*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->57556
/*57507*/   OPC_RecordMemRef,
/*57508*/   OPC_RecordNode,   // #0 = 'atomic_load_and' chained node
/*57509*/   OPC_RecordChild1, // #1 = $ptr
/*57510*/   OPC_CheckChild1Type, MVT::i32,
/*57512*/   OPC_RecordChild2, // #2 = $incr
/*57513*/   OPC_CheckType, MVT::i32,
/*57515*/   OPC_Scope, 12, /*->57529*/ // 3 children in Scope
/*57517*/     OPC_CheckPredicate, 73, // Predicate_atomic_load_and_8
/*57519*/     OPC_EmitMergeInputChains1_0,
/*57520*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*57529*/   /*Scope*/ 12, /*->57542*/
/*57530*/     OPC_CheckPredicate, 74, // Predicate_atomic_load_and_16
/*57532*/     OPC_EmitMergeInputChains1_0,
/*57533*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*57542*/   /*Scope*/ 12, /*->57555*/
/*57543*/     OPC_CheckPredicate, 75, // Predicate_atomic_load_and_32
/*57545*/     OPC_EmitMergeInputChains1_0,
/*57546*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*57555*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->57608
/*57559*/   OPC_RecordMemRef,
/*57560*/   OPC_RecordNode,   // #0 = 'atomic_load_or' chained node
/*57561*/   OPC_RecordChild1, // #1 = $ptr
/*57562*/   OPC_CheckChild1Type, MVT::i32,
/*57564*/   OPC_RecordChild2, // #2 = $incr
/*57565*/   OPC_CheckType, MVT::i32,
/*57567*/   OPC_Scope, 12, /*->57581*/ // 3 children in Scope
/*57569*/     OPC_CheckPredicate, 76, // Predicate_atomic_load_or_8
/*57571*/     OPC_EmitMergeInputChains1_0,
/*57572*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*57581*/   /*Scope*/ 12, /*->57594*/
/*57582*/     OPC_CheckPredicate, 77, // Predicate_atomic_load_or_16
/*57584*/     OPC_EmitMergeInputChains1_0,
/*57585*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*57594*/   /*Scope*/ 12, /*->57607*/
/*57595*/     OPC_CheckPredicate, 78, // Predicate_atomic_load_or_32
/*57597*/     OPC_EmitMergeInputChains1_0,
/*57598*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*57607*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->57660
/*57611*/   OPC_RecordMemRef,
/*57612*/   OPC_RecordNode,   // #0 = 'atomic_load_xor' chained node
/*57613*/   OPC_RecordChild1, // #1 = $ptr
/*57614*/   OPC_CheckChild1Type, MVT::i32,
/*57616*/   OPC_RecordChild2, // #2 = $incr
/*57617*/   OPC_CheckType, MVT::i32,
/*57619*/   OPC_Scope, 12, /*->57633*/ // 3 children in Scope
/*57621*/     OPC_CheckPredicate, 79, // Predicate_atomic_load_xor_8
/*57623*/     OPC_EmitMergeInputChains1_0,
/*57624*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*57633*/   /*Scope*/ 12, /*->57646*/
/*57634*/     OPC_CheckPredicate, 80, // Predicate_atomic_load_xor_16
/*57636*/     OPC_EmitMergeInputChains1_0,
/*57637*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*57646*/   /*Scope*/ 12, /*->57659*/
/*57647*/     OPC_CheckPredicate, 81, // Predicate_atomic_load_xor_32
/*57649*/     OPC_EmitMergeInputChains1_0,
/*57650*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*57659*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_NAND),// ->57712
/*57663*/   OPC_RecordMemRef,
/*57664*/   OPC_RecordNode,   // #0 = 'atomic_load_nand' chained node
/*57665*/   OPC_RecordChild1, // #1 = $ptr
/*57666*/   OPC_CheckChild1Type, MVT::i32,
/*57668*/   OPC_RecordChild2, // #2 = $incr
/*57669*/   OPC_CheckType, MVT::i32,
/*57671*/   OPC_Scope, 12, /*->57685*/ // 3 children in Scope
/*57673*/     OPC_CheckPredicate, 82, // Predicate_atomic_load_nand_8
/*57675*/     OPC_EmitMergeInputChains1_0,
/*57676*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*57685*/   /*Scope*/ 12, /*->57698*/
/*57686*/     OPC_CheckPredicate, 83, // Predicate_atomic_load_nand_16
/*57688*/     OPC_EmitMergeInputChains1_0,
/*57689*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*57698*/   /*Scope*/ 12, /*->57711*/
/*57699*/     OPC_CheckPredicate, 84, // Predicate_atomic_load_nand_32
/*57701*/     OPC_EmitMergeInputChains1_0,
/*57702*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*57711*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_SWAP),// ->57764
/*57715*/   OPC_RecordMemRef,
/*57716*/   OPC_RecordNode,   // #0 = 'atomic_swap' chained node
/*57717*/   OPC_RecordChild1, // #1 = $ptr
/*57718*/   OPC_CheckChild1Type, MVT::i32,
/*57720*/   OPC_RecordChild2, // #2 = $new
/*57721*/   OPC_CheckType, MVT::i32,
/*57723*/   OPC_Scope, 12, /*->57737*/ // 3 children in Scope
/*57725*/     OPC_CheckPredicate, 85, // Predicate_atomic_swap_8
/*57727*/     OPC_EmitMergeInputChains1_0,
/*57728*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I8:i32 GPR:i32:$ptr, GPR:i32:$new)
/*57737*/   /*Scope*/ 12, /*->57750*/
/*57738*/     OPC_CheckPredicate, 86, // Predicate_atomic_swap_16
/*57740*/     OPC_EmitMergeInputChains1_0,
/*57741*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I16:i32 GPR:i32:$ptr, GPR:i32:$new)
/*57750*/   /*Scope*/ 12, /*->57763*/
/*57751*/     OPC_CheckPredicate, 87, // Predicate_atomic_swap_32
/*57753*/     OPC_EmitMergeInputChains1_0,
/*57754*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*57763*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 53,  TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->57820
/*57767*/   OPC_RecordMemRef,
/*57768*/   OPC_RecordNode,   // #0 = 'atomic_cmp_swap' chained node
/*57769*/   OPC_RecordChild1, // #1 = $ptr
/*57770*/   OPC_CheckChild1Type, MVT::i32,
/*57772*/   OPC_RecordChild2, // #2 = $old
/*57773*/   OPC_RecordChild3, // #3 = $new
/*57774*/   OPC_CheckType, MVT::i32,
/*57776*/   OPC_Scope, 13, /*->57791*/ // 3 children in Scope
/*57778*/     OPC_CheckPredicate, 88, // Predicate_atomic_cmp_swap_8
/*57780*/     OPC_EmitMergeInputChains1_0,
/*57781*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I8:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*57791*/   /*Scope*/ 13, /*->57805*/
/*57792*/     OPC_CheckPredicate, 89, // Predicate_atomic_cmp_swap_16
/*57794*/     OPC_EmitMergeInputChains1_0,
/*57795*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I16:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*57805*/   /*Scope*/ 13, /*->57819*/
/*57806*/     OPC_CheckPredicate, 90, // Predicate_atomic_cmp_swap_32
/*57808*/     OPC_EmitMergeInputChains1_0,
/*57809*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*57819*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 40,  TARGET_VAL(ARMISD::RRX),// ->57863
/*57823*/   OPC_CaptureGlueInput,
/*57824*/   OPC_RecordChild0, // #0 = $Rm
/*57825*/   OPC_CheckType, MVT::i32,
/*57827*/   OPC_Scope, 10, /*->57839*/ // 2 children in Scope
/*57829*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*57831*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RRX:i32 GPR:i32:$Rm)
/*57839*/   /*Scope*/ 22, /*->57862*/
/*57840*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*57842*/     OPC_EmitInteger, MVT::i32, 14, 
/*57845*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57848*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57851*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*57862*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRL_FLAG),// ->57903
/*57866*/   OPC_RecordChild0, // #0 = $src
/*57867*/   OPC_CheckType, MVT::i32,
/*57869*/   OPC_Scope, 11, /*->57882*/ // 2 children in Scope
/*57871*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*57873*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*57882*/   /*Scope*/ 19, /*->57902*/
/*57883*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*57885*/     OPC_EmitInteger, MVT::i32, 14, 
/*57888*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57891*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*57902*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRA_FLAG),// ->57943
/*57906*/   OPC_RecordChild0, // #0 = $src
/*57907*/   OPC_CheckType, MVT::i32,
/*57909*/   OPC_Scope, 11, /*->57922*/ // 2 children in Scope
/*57911*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*57913*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*57922*/   /*Scope*/ 19, /*->57942*/
/*57923*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*57925*/     OPC_EmitInteger, MVT::i32, 14, 
/*57928*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57931*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*57942*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::MULHS),// ->57992
/*57946*/   OPC_RecordChild0, // #0 = $Rn
/*57947*/   OPC_RecordChild1, // #1 = $Rm
/*57948*/   OPC_CheckType, MVT::i32,
/*57950*/   OPC_Scope, 19, /*->57971*/ // 2 children in Scope
/*57952*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*57954*/     OPC_EmitInteger, MVT::i32, 14, 
/*57957*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57960*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*57971*/   /*Scope*/ 19, /*->57991*/
/*57972*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*57974*/     OPC_EmitInteger, MVT::i32, 14, 
/*57977*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57980*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*57991*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::CTLZ),// ->58038
/*57995*/   OPC_RecordChild0, // #0 = $Rm
/*57996*/   OPC_CheckType, MVT::i32,
/*57998*/   OPC_Scope, 18, /*->58018*/ // 2 children in Scope
/*58000*/     OPC_CheckPatternPredicate, 40, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*58002*/     OPC_EmitInteger, MVT::i32, 14, 
/*58005*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58008*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CLZ), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (CLZ:i32 GPR:i32:$Rm)
/*58018*/   /*Scope*/ 18, /*->58037*/
/*58019*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*58021*/     OPC_EmitInteger, MVT::i32, 14, 
/*58024*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58027*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLZ), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*58037*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::RBIT),// ->58084
/*58041*/   OPC_RecordChild0, // #0 = $Rm
/*58042*/   OPC_CheckType, MVT::i32,
/*58044*/   OPC_Scope, 18, /*->58064*/ // 2 children in Scope
/*58046*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*58048*/     OPC_EmitInteger, MVT::i32, 14, 
/*58051*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58054*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RBIT:i32 GPR:i32:$Rm)
/*58064*/   /*Scope*/ 18, /*->58083*/
/*58065*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*58067*/     OPC_EmitInteger, MVT::i32, 14, 
/*58070*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58073*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*58083*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::BSWAP),// ->58149
/*58087*/   OPC_RecordChild0, // #0 = $Rm
/*58088*/   OPC_CheckType, MVT::i32,
/*58090*/   OPC_Scope, 18, /*->58110*/ // 3 children in Scope
/*58092*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*58094*/     OPC_EmitInteger, MVT::i32, 14, 
/*58097*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58100*/     OPC_MorphNodeTo, TARGET_VAL(ARM::REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (REV:i32 GPR:i32:$Rm)
/*58110*/   /*Scope*/ 18, /*->58129*/
/*58111*/     OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*58113*/     OPC_EmitInteger, MVT::i32, 14, 
/*58116*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58119*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tREV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tREV:i32 tGPR:i32:$Rm)
/*58129*/   /*Scope*/ 18, /*->58148*/
/*58130*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*58132*/     OPC_EmitInteger, MVT::i32, 14, 
/*58135*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58138*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*58148*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 32,  TARGET_VAL(ARMISD::THREAD_POINTER),// ->58184
/*58152*/   OPC_CheckType, MVT::i32,
/*58154*/   OPC_Scope, 7, /*->58163*/ // 3 children in Scope
/*58156*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (TPsoft:i32)
/*58163*/   /*Scope*/ 9, /*->58173*/
/*58164*/     OPC_CheckPatternPredicate, 16, // (Subtarget->isThumb())
/*58166*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (tTPsoft:i32)
/*58173*/   /*Scope*/ 9, /*->58183*/
/*58174*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*58176*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2TPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (t2TPsoft:i32)
/*58183*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 76,  TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->58263
/*58187*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_setjmp' chained node
/*58188*/   OPC_RecordChild1, // #1 = $src
/*58189*/   OPC_CheckChild1Type, MVT::i32,
/*58191*/   OPC_RecordChild2, // #2 = $val
/*58192*/   OPC_CheckChild2Type, MVT::i32,
/*58194*/   OPC_CheckType, MVT::i32,
/*58196*/   OPC_Scope, 12, /*->58210*/ // 5 children in Scope
/*58198*/     OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (Subtarget->hasVFP2())
/*58200*/     OPC_EmitMergeInputChains1_0,
/*58201*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*58210*/   /*Scope*/ 12, /*->58223*/
/*58211*/     OPC_CheckPatternPredicate, 42, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*58213*/     OPC_EmitMergeInputChains1_0,
/*58214*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*58223*/   /*Scope*/ 12, /*->58236*/
/*58224*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58226*/     OPC_EmitMergeInputChains1_0,
/*58227*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*58236*/   /*Scope*/ 12, /*->58249*/
/*58237*/     OPC_CheckPatternPredicate, 43, // (Subtarget->isThumb2()) && (Subtarget->hasVFP2())
/*58239*/     OPC_EmitMergeInputChains1_0,
/*58240*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*58249*/   /*Scope*/ 12, /*->58262*/
/*58250*/     OPC_CheckPatternPredicate, 44, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*58252*/     OPC_EmitMergeInputChains1_0,
/*58253*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*58262*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::SDIV),// ->58289
/*58266*/   OPC_RecordChild0, // #0 = $Rn
/*58267*/   OPC_RecordChild1, // #1 = $Rm
/*58268*/   OPC_CheckType, MVT::i32,
/*58270*/   OPC_CheckPatternPredicate, 45, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*58272*/   OPC_EmitInteger, MVT::i32, 14, 
/*58275*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58278*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2SDIV), 0,
                1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
            // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::UDIV),// ->58315
/*58292*/   OPC_RecordChild0, // #0 = $Rn
/*58293*/   OPC_RecordChild1, // #1 = $Rm
/*58294*/   OPC_CheckType, MVT::i32,
/*58296*/   OPC_CheckPatternPredicate, 45, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*58298*/   OPC_EmitInteger, MVT::i32, 14, 
/*58301*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58304*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDIV), 0,
                1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
            // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
          /*SwitchOpcode*/ 25|128,3/*409*/,  TARGET_VAL(ISD::BITCAST),// ->58728
/*58319*/   OPC_RecordChild0, // #0 = $Sn
/*58320*/   OPC_Scope, 22, /*->58344*/ // 14 children in Scope
/*58322*/     OPC_CheckChild0Type, MVT::f32,
/*58324*/     OPC_CheckType, MVT::i32,
/*58326*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*58328*/     OPC_EmitInteger, MVT::i32, 14, 
/*58331*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58334*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVRS), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
              // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*58344*/   /*Scope*/ 29, /*->58374*/
/*58345*/     OPC_CheckChild0Type, MVT::v1i64,
/*58347*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->58353
/*58350*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->58358
/*58355*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->58363
/*58360*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->58368
/*58365*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->58373
/*58370*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*58374*/   /*Scope*/ 29, /*->58404*/
/*58375*/     OPC_CheckChild0Type, MVT::v2i32,
/*58377*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->58383
/*58380*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->58388
/*58385*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->58393
/*58390*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->58398
/*58395*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->58403
/*58400*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*58404*/   /*Scope*/ 29, /*->58434*/
/*58405*/     OPC_CheckChild0Type, MVT::v4i16,
/*58407*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->58413
/*58410*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->58418
/*58415*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->58423
/*58420*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->58428
/*58425*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->58433
/*58430*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*58434*/   /*Scope*/ 29, /*->58464*/
/*58435*/     OPC_CheckChild0Type, MVT::v8i8,
/*58437*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->58443
/*58440*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->58448
/*58445*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->58453
/*58450*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->58458
/*58455*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->58463
/*58460*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*58464*/   /*Scope*/ 29, /*->58494*/
/*58465*/     OPC_CheckChild0Type, MVT::v2f32,
/*58467*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->58473
/*58470*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->58478
/*58475*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->58483
/*58480*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->58488
/*58485*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->58493
/*58490*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              0, // EndSwitchType
/*58494*/   /*Scope*/ 22, /*->58517*/
/*58495*/     OPC_CheckChild0Type, MVT::i32,
/*58497*/     OPC_CheckType, MVT::f32,
/*58499*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*58501*/     OPC_EmitInteger, MVT::i32, 14, 
/*58504*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58507*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVSR), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
              // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*58517*/   /*Scope*/ 29, /*->58547*/
/*58518*/     OPC_CheckChild0Type, MVT::f64,
/*58520*/     OPC_SwitchType /*5 cases */, 3,  MVT::v1i64,// ->58526
/*58523*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->58531
/*58528*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->58536
/*58533*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->58541
/*58538*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->58546
/*58543*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*58547*/   /*Scope*/ 29, /*->58577*/
/*58548*/     OPC_CheckChild0Type, MVT::v4i32,
/*58550*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->58556
/*58553*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->58561
/*58558*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->58566
/*58563*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->58571
/*58568*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->58576
/*58573*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*58577*/   /*Scope*/ 29, /*->58607*/
/*58578*/     OPC_CheckChild0Type, MVT::v8i16,
/*58580*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->58586
/*58583*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->58591
/*58588*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->58596
/*58593*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->58601
/*58598*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->58606
/*58603*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*58607*/   /*Scope*/ 29, /*->58637*/
/*58608*/     OPC_CheckChild0Type, MVT::v16i8,
/*58610*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->58616
/*58613*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->58621
/*58618*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->58626
/*58623*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->58631
/*58628*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->58636
/*58633*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*58637*/   /*Scope*/ 29, /*->58667*/
/*58638*/     OPC_CheckChild0Type, MVT::v2f64,
/*58640*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->58646
/*58643*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->58651
/*58648*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->58656
/*58653*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->58661
/*58658*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->58666
/*58663*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              0, // EndSwitchType
/*58667*/   /*Scope*/ 29, /*->58697*/
/*58668*/     OPC_CheckChild0Type, MVT::v4f32,
/*58670*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->58676
/*58673*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->58681
/*58678*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->58686
/*58683*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->58691
/*58688*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->58696
/*58693*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*58697*/   /*Scope*/ 29, /*->58727*/
/*58698*/     OPC_CheckChild0Type, MVT::v2i64,
/*58700*/     OPC_SwitchType /*5 cases */, 3,  MVT::v4i32,// ->58706
/*58703*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->58711
/*58708*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->58716
/*58713*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->58721
/*58718*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->58726
/*58723*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*58727*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::FP32_TO_FP16),// ->58766
/*58731*/   OPC_RecordChild0, // #0 = $a
/*58732*/   OPC_CheckChild0Type, MVT::f32,
/*58734*/   OPC_CheckType, MVT::i32,
/*58736*/   OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*58738*/   OPC_EmitInteger, MVT::i32, 14, 
/*58741*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58744*/   OPC_EmitNode, TARGET_VAL(ARM::VCVTBSH), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3 
/*58754*/   OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58757*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
            // Src: (f32_to_f16:i32 SPR:f32:$a) - Complexity = 3
            // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
          /*SwitchOpcode*/ 90|128,1/*218*/,  TARGET_VAL(ISD::FNEG),// ->58988
/*58770*/   OPC_Scope, 52, /*->58824*/ // 2 children in Scope
/*58772*/     OPC_MoveChild, 0,
/*58774*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*58777*/     OPC_RecordChild0, // #0 = $Dn
/*58778*/     OPC_RecordChild1, // #1 = $Dm
/*58779*/     OPC_MoveParent,
/*58780*/     OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->58802
/*58783*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*58785*/       OPC_EmitInteger, MVT::i32, 14, 
/*58788*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58791*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 19,  MVT::f32,// ->58823
/*58804*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*58806*/       OPC_EmitInteger, MVT::i32, 14, 
/*58809*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58812*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*58824*/   /*Scope*/ 33|128,1/*161*/, /*->58987*/
/*58826*/     OPC_RecordChild0, // #0 = $Dm
/*58827*/     OPC_SwitchType /*4 cases */, 18,  MVT::f64,// ->58848
/*58830*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*58832*/       OPC_EmitInteger, MVT::i32, 14, 
/*58835*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58838*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VNEGD:f64 DPR:f64:$Dm)
              /*SwitchType*/ 96,  MVT::f32,// ->58946
/*58850*/       OPC_Scope, 18, /*->58870*/ // 2 children in Scope
/*58852*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*58854*/         OPC_EmitInteger, MVT::i32, 14, 
/*58857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58860*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*58870*/       /*Scope*/ 74, /*->58945*/
/*58871*/         OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*58873*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*58880*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58883*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*58892*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58895*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*58905*/         OPC_EmitInteger, MVT::i32, 14, 
/*58908*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58911*/         OPC_EmitNode, TARGET_VAL(ARM::VNEGfd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*58921*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58924*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*58933*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58936*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*58945*/       0, /*End of Scope*/
              /*SwitchType*/ 18,  MVT::v2f32,// ->58966
/*58948*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58950*/       OPC_EmitInteger, MVT::i32, 14, 
/*58953*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58956*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 18,  MVT::v4f32,// ->58986
/*58968*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58970*/       OPC_EmitInteger, MVT::i32, 14, 
/*58973*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58976*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGf32q), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*58987*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 55|128,4/*567*/,  TARGET_VAL(ISD::FMUL),// ->59559
/*58992*/   OPC_Scope, 52, /*->59046*/ // 6 children in Scope
/*58994*/     OPC_MoveChild, 0,
/*58996*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*58999*/     OPC_RecordChild0, // #0 = $a
/*59000*/     OPC_MoveParent,
/*59001*/     OPC_RecordChild1, // #1 = $b
/*59002*/     OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->59024
/*59005*/       OPC_CheckPatternPredicate, 46, // (!HonorSignDependentRoundingFPMath())
/*59007*/       OPC_EmitInteger, MVT::i32, 14, 
/*59010*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59013*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 19,  MVT::f32,// ->59045
/*59026*/       OPC_CheckPatternPredicate, 46, // (!HonorSignDependentRoundingFPMath())
/*59028*/       OPC_EmitInteger, MVT::i32, 14, 
/*59031*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59034*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*59046*/   /*Scope*/ 25|128,2/*281*/, /*->59329*/
/*59048*/     OPC_RecordChild0, // #0 = $b
/*59049*/     OPC_Scope, 51, /*->59102*/ // 3 children in Scope
/*59051*/       OPC_MoveChild, 1,
/*59053*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*59056*/       OPC_RecordChild0, // #1 = $a
/*59057*/       OPC_MoveParent,
/*59058*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->59080
/*59061*/         OPC_CheckPatternPredicate, 46, // (!HonorSignDependentRoundingFPMath())
/*59063*/         OPC_EmitInteger, MVT::i32, 14, 
/*59066*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59069*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 19,  MVT::f32,// ->59101
/*59082*/         OPC_CheckPatternPredicate, 46, // (!HonorSignDependentRoundingFPMath())
/*59084*/         OPC_EmitInteger, MVT::i32, 14, 
/*59087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59090*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*59102*/     /*Scope*/ 29|128,1/*157*/, /*->59261*/
/*59104*/       OPC_RecordChild1, // #1 = $Dm
/*59105*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->59127
/*59108*/         OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*59110*/         OPC_EmitInteger, MVT::i32, 14, 
/*59113*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59116*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->59260
/*59130*/         OPC_Scope, 19, /*->59151*/ // 2 children in Scope
/*59132*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*59134*/           OPC_EmitInteger, MVT::i32, 14, 
/*59137*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59140*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*59151*/         /*Scope*/ 107, /*->59259*/
/*59152*/           OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59154*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*59161*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59164*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*59173*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59176*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*59186*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*59193*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59196*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*59205*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59208*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*59218*/           OPC_EmitInteger, MVT::i32, 14, 
/*59221*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59224*/           OPC_EmitNode, TARGET_VAL(ARM::VMULfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*59235*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59238*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*59247*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59250*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*59259*/         0, /*End of Scope*/
                0, // EndSwitchType
/*59261*/     /*Scope*/ 66, /*->59328*/
/*59262*/       OPC_MoveChild, 1,
/*59264*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*59267*/       OPC_RecordChild0, // #1 = $Vm
/*59268*/       OPC_CheckChild0Type, MVT::v2f32,
/*59270*/       OPC_RecordChild1, // #2 = $lane
/*59271*/       OPC_MoveChild, 1,
/*59273*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59276*/       OPC_MoveParent,
/*59277*/       OPC_MoveParent,
/*59278*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->59303
/*59281*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59283*/         OPC_EmitConvertToTarget, 2,
/*59285*/         OPC_EmitInteger, MVT::i32, 14, 
/*59288*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59291*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4f32,// ->59327
/*59305*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59307*/         OPC_EmitConvertToTarget, 2,
/*59309*/         OPC_EmitInteger, MVT::i32, 14, 
/*59312*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59315*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*59328*/     0, /*End of Scope*/
/*59329*/   /*Scope*/ 67, /*->59397*/
/*59330*/     OPC_MoveChild, 0,
/*59332*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*59335*/     OPC_RecordChild0, // #0 = $Vm
/*59336*/     OPC_CheckChild0Type, MVT::v2f32,
/*59338*/     OPC_RecordChild1, // #1 = $lane
/*59339*/     OPC_MoveChild, 1,
/*59341*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59344*/     OPC_MoveParent,
/*59345*/     OPC_MoveParent,
/*59346*/     OPC_RecordChild1, // #2 = $Vn
/*59347*/     OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->59372
/*59350*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59352*/       OPC_EmitConvertToTarget, 1,
/*59354*/       OPC_EmitInteger, MVT::i32, 14, 
/*59357*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59360*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 22,  MVT::v4f32,// ->59396
/*59374*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59376*/       OPC_EmitConvertToTarget, 1,
/*59378*/       OPC_EmitInteger, MVT::i32, 14, 
/*59381*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59384*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*59397*/   /*Scope*/ 56, /*->59454*/
/*59398*/     OPC_RecordChild0, // #0 = $src1
/*59399*/     OPC_MoveChild, 1,
/*59401*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*59404*/     OPC_RecordChild0, // #1 = $src2
/*59405*/     OPC_CheckChild0Type, MVT::v4f32,
/*59407*/     OPC_RecordChild1, // #2 = $lane
/*59408*/     OPC_MoveChild, 1,
/*59410*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59413*/     OPC_MoveParent,
/*59414*/     OPC_MoveParent,
/*59415*/     OPC_CheckType, MVT::v4f32,
/*59417*/     OPC_EmitConvertToTarget, 2,
/*59419*/     OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*59422*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*59431*/     OPC_EmitConvertToTarget, 2,
/*59433*/     OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*59436*/     OPC_EmitInteger, MVT::i32, 14, 
/*59439*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59442*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*59454*/   /*Scope*/ 56, /*->59511*/
/*59455*/     OPC_MoveChild, 0,
/*59457*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*59460*/     OPC_RecordChild0, // #0 = $src2
/*59461*/     OPC_CheckChild0Type, MVT::v4f32,
/*59463*/     OPC_RecordChild1, // #1 = $lane
/*59464*/     OPC_MoveChild, 1,
/*59466*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59469*/     OPC_MoveParent,
/*59470*/     OPC_MoveParent,
/*59471*/     OPC_RecordChild1, // #2 = $src1
/*59472*/     OPC_CheckType, MVT::v4f32,
/*59474*/     OPC_EmitConvertToTarget, 1,
/*59476*/     OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*59479*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*59488*/     OPC_EmitConvertToTarget, 1,
/*59490*/     OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*59493*/     OPC_EmitInteger, MVT::i32, 14, 
/*59496*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59499*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*59511*/   /*Scope*/ 46, /*->59558*/
/*59512*/     OPC_RecordChild0, // #0 = $Vn
/*59513*/     OPC_RecordChild1, // #1 = $Vm
/*59514*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->59536
/*59517*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59519*/       OPC_EmitInteger, MVT::i32, 14, 
/*59522*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59525*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 19,  MVT::v4f32,// ->59557
/*59538*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59540*/       OPC_EmitInteger, MVT::i32, 14, 
/*59543*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59546*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*59558*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 51,  TARGET_VAL(ISD::ConstantFP),// ->59613
/*59562*/   OPC_RecordNode,   // #0 = $imm
/*59563*/   OPC_SwitchType /*2 cases */, 22,  MVT::f64,// ->59588
/*59566*/     OPC_CheckPredicate, 91, // Predicate_vfp_f64imm
/*59568*/     OPC_CheckPatternPredicate, 47, // (Subtarget->hasVFP3())
/*59570*/     OPC_EmitConvertToTarget, 0,
/*59572*/     OPC_EmitInteger, MVT::i32, 14, 
/*59575*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59578*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 1, 2, 3, 
              // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>>:$imm - Complexity = 4
              // Dst: (FCONSTD:f64 (fpimm:f64):$imm)
            /*SwitchType*/ 22,  MVT::f32,// ->59612
/*59590*/     OPC_CheckPredicate, 92, // Predicate_vfp_f32imm
/*59592*/     OPC_CheckPatternPredicate, 47, // (Subtarget->hasVFP3())
/*59594*/     OPC_EmitConvertToTarget, 0,
/*59596*/     OPC_EmitInteger, MVT::i32, 14, 
/*59599*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59602*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>>:$imm - Complexity = 4
              // Dst: (FCONSTS:f32 (fpimm:f32):$imm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::FDIV),// ->59662
/*59616*/   OPC_RecordChild0, // #0 = $Dn
/*59617*/   OPC_RecordChild1, // #1 = $Dm
/*59618*/   OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->59640
/*59621*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*59623*/     OPC_EmitInteger, MVT::i32, 14, 
/*59626*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59629*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVD), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
            /*SwitchType*/ 19,  MVT::f32,// ->59661
/*59642*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*59644*/     OPC_EmitInteger, MVT::i32, 14, 
/*59647*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59650*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVS), 0,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 121,  TARGET_VAL(ISD::FABS),// ->59786
/*59665*/   OPC_RecordChild0, // #0 = $Dm
/*59666*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->59687
/*59669*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*59671*/     OPC_EmitInteger, MVT::i32, 14, 
/*59674*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59677*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VABSD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VABSD:f64 DPR:f64:$Dm)
            /*SwitchType*/ 96,  MVT::f32,// ->59785
/*59689*/     OPC_Scope, 18, /*->59709*/ // 2 children in Scope
/*59691*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*59693*/       OPC_EmitInteger, MVT::i32, 14, 
/*59696*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59699*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VABSS:f32 SPR:f32:$Sm)
/*59709*/     /*Scope*/ 74, /*->59784*/
/*59710*/       OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59712*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*59719*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59722*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*59731*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59734*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*59744*/       OPC_EmitInteger, MVT::i32, 14, 
/*59747*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59750*/       OPC_EmitNode, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*59760*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59763*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*59772*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59775*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*59784*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::FP_EXTEND),// ->59812
/*59789*/   OPC_RecordChild0, // #0 = $Sm
/*59790*/   OPC_CheckChild0Type, MVT::f32,
/*59792*/   OPC_CheckType, MVT::f64,
/*59794*/   OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*59796*/   OPC_EmitInteger, MVT::i32, 14, 
/*59799*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59802*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTDS), 0,
                1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fextend:f64 SPR:f32:$Sm) - Complexity = 3
            // Dst: (VCVTDS:f64 SPR:f32:$Sm)
          /*SwitchOpcode*/ 21,  TARGET_VAL(ISD::FP_ROUND),// ->59836
/*59815*/   OPC_RecordChild0, // #0 = $Dm
/*59816*/   OPC_CheckType, MVT::f32,
/*59818*/   OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*59820*/   OPC_EmitInteger, MVT::i32, 14, 
/*59823*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59826*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTSD), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fround:f32 DPR:f64:$Dm) - Complexity = 3
            // Dst: (VCVTSD:f32 DPR:f64:$Dm)
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::FSQRT),// ->59882
/*59839*/   OPC_RecordChild0, // #0 = $Dm
/*59840*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->59861
/*59843*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*59845*/     OPC_EmitInteger, MVT::i32, 14, 
/*59848*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59851*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VSQRTD:f64 DPR:f64:$Dm)
            /*SwitchType*/ 18,  MVT::f32,// ->59881
/*59863*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*59865*/     OPC_EmitInteger, MVT::i32, 14, 
/*59868*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59871*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSQRTS:f32 SPR:f32:$Sm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 21,  TARGET_VAL(ARMISD::VMOVDRR),// ->59906
/*59885*/   OPC_RecordChild0, // #0 = $Rt
/*59886*/   OPC_RecordChild1, // #1 = $Rt2
/*59887*/   OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*59889*/   OPC_EmitInteger, MVT::i32, 14, 
/*59892*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59895*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
            // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
          /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::SITOF),// ->60030
/*59909*/   OPC_RecordChild0, // #0 = $Sm
/*59910*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->59931
/*59913*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*59915*/     OPC_EmitInteger, MVT::i32, 14, 
/*59918*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59921*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_sitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSITOD:f64 SPR:f32:$Sm)
            /*SwitchType*/ 96,  MVT::f32,// ->60029
/*59933*/     OPC_Scope, 18, /*->59953*/ // 2 children in Scope
/*59935*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*59937*/       OPC_EmitInteger, MVT::i32, 14, 
/*59940*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59943*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_sitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSITOS:f32 SPR:f32:$Sm)
/*59953*/     /*Scope*/ 74, /*->60028*/
/*59954*/       OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59956*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*59963*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59966*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*59975*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59978*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*59988*/       OPC_EmitInteger, MVT::i32, 14, 
/*59991*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59994*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTs2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*60004*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60007*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*60016*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60019*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_sitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTs2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*60028*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::UITOF),// ->60154
/*60033*/   OPC_RecordChild0, // #0 = $Sm
/*60034*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->60055
/*60037*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*60039*/     OPC_EmitInteger, MVT::i32, 14, 
/*60042*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60045*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_uitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VUITOD:f64 SPR:f32:$Sm)
            /*SwitchType*/ 96,  MVT::f32,// ->60153
/*60057*/     OPC_Scope, 18, /*->60077*/ // 2 children in Scope
/*60059*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*60061*/       OPC_EmitInteger, MVT::i32, 14, 
/*60064*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60067*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_uitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VUITOS:f32 SPR:f32:$Sm)
/*60077*/     /*Scope*/ 74, /*->60152*/
/*60078*/       OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*60080*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*60087*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60090*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*60099*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60102*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*60112*/       OPC_EmitInteger, MVT::i32, 14, 
/*60115*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60118*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTu2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*60128*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60131*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*60140*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60143*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_uitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTu2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*60152*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOSI),// ->60280
/*60157*/   OPC_RecordChild0, // #0 = $Dm
/*60158*/   OPC_Scope, 20, /*->60180*/ // 2 children in Scope
/*60160*/     OPC_CheckChild0Type, MVT::f64,
/*60162*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*60164*/     OPC_EmitInteger, MVT::i32, 14, 
/*60167*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60170*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftosi:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOSIZD:f32 DPR:f64:$Dm)
/*60180*/   /*Scope*/ 98, /*->60279*/
/*60181*/     OPC_CheckChild0Type, MVT::f32,
/*60183*/     OPC_Scope, 18, /*->60203*/ // 2 children in Scope
/*60185*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*60187*/       OPC_EmitInteger, MVT::i32, 14, 
/*60190*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60193*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftosi:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOSIZS:f32 SPR:f32:$Sm)
/*60203*/     /*Scope*/ 74, /*->60278*/
/*60204*/       OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*60206*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*60213*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60216*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*60225*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60228*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*60238*/       OPC_EmitInteger, MVT::i32, 14, 
/*60241*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60244*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2sd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*60254*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60257*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*60266*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60269*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftosi:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2sd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*60278*/     0, /*End of Scope*/
/*60279*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOUI),// ->60406
/*60283*/   OPC_RecordChild0, // #0 = $Dm
/*60284*/   OPC_Scope, 20, /*->60306*/ // 2 children in Scope
/*60286*/     OPC_CheckChild0Type, MVT::f64,
/*60288*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*60290*/     OPC_EmitInteger, MVT::i32, 14, 
/*60293*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60296*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftoui:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOUIZD:f32 DPR:f64:$Dm)
/*60306*/   /*Scope*/ 98, /*->60405*/
/*60307*/     OPC_CheckChild0Type, MVT::f32,
/*60309*/     OPC_Scope, 18, /*->60329*/ // 2 children in Scope
/*60311*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*60313*/       OPC_EmitInteger, MVT::i32, 14, 
/*60316*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60319*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftoui:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOUIZS:f32 SPR:f32:$Sm)
/*60329*/     /*Scope*/ 74, /*->60404*/
/*60330*/       OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*60332*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*60339*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60342*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*60351*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60354*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*60364*/       OPC_EmitInteger, MVT::i32, 14, 
/*60367*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60370*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2ud), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*60380*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60383*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*60392*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60395*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftoui:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2ud:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*60404*/     0, /*End of Scope*/
/*60405*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::FP16_TO_FP32),// ->60444
/*60409*/   OPC_RecordChild0, // #0 = $a
/*60410*/   OPC_CheckChild0Type, MVT::i32,
/*60412*/   OPC_CheckType, MVT::f32,
/*60414*/   OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*60416*/   OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*60419*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*60428*/   OPC_EmitInteger, MVT::i32, 14, 
/*60431*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60434*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHS), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
            // Src: (f16_to_f32:f32 GPR:i32:$a) - Complexity = 3
            // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:f32))
          /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMAX),// ->60556
/*60447*/   OPC_RecordChild0, // #0 = $a
/*60448*/   OPC_RecordChild1, // #1 = $b
/*60449*/   OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*60451*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*60458*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60461*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*60470*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60473*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*60483*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*60490*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60493*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*60502*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60505*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*60515*/   OPC_EmitInteger, MVT::i32, 14, 
/*60518*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60521*/   OPC_EmitNode, TARGET_VAL(ARM::VMAXfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*60532*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60535*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*60544*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60547*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmax:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
          /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMIN),// ->60668
/*60559*/   OPC_RecordChild0, // #0 = $a
/*60560*/   OPC_RecordChild1, // #1 = $b
/*60561*/   OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*60563*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*60570*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60573*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*60582*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60585*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*60595*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*60602*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60605*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*60614*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60617*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*60627*/   OPC_EmitInteger, MVT::i32, 14, 
/*60630*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60633*/   OPC_EmitNode, TARGET_VAL(ARM::VMINfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*60644*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60647*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*60656*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60659*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmin:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLs),// ->60838
/*60672*/   OPC_RecordChild0, // #0 = $Vn
/*60673*/   OPC_Scope, 68, /*->60743*/ // 3 children in Scope
/*60675*/     OPC_CheckChild0Type, MVT::v4i16,
/*60677*/     OPC_Scope, 40, /*->60719*/ // 2 children in Scope
/*60679*/       OPC_MoveChild, 1,
/*60681*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*60684*/       OPC_RecordChild0, // #1 = $Vm
/*60685*/       OPC_CheckChild0Type, MVT::v4i16,
/*60687*/       OPC_RecordChild1, // #2 = $lane
/*60688*/       OPC_MoveChild, 1,
/*60690*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60693*/       OPC_MoveParent,
/*60694*/       OPC_MoveParent,
/*60695*/       OPC_CheckType, MVT::v4i32,
/*60697*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60699*/       OPC_EmitConvertToTarget, 2,
/*60701*/       OPC_EmitInteger, MVT::i32, 14, 
/*60704*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60707*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*60719*/     /*Scope*/ 22, /*->60742*/
/*60720*/       OPC_RecordChild1, // #1 = $Vm
/*60721*/       OPC_CheckType, MVT::v4i32,
/*60723*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60725*/       OPC_EmitInteger, MVT::i32, 14, 
/*60728*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60731*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*60742*/     0, /*End of Scope*/
/*60743*/   /*Scope*/ 68, /*->60812*/
/*60744*/     OPC_CheckChild0Type, MVT::v2i32,
/*60746*/     OPC_Scope, 40, /*->60788*/ // 2 children in Scope
/*60748*/       OPC_MoveChild, 1,
/*60750*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*60753*/       OPC_RecordChild0, // #1 = $Vm
/*60754*/       OPC_CheckChild0Type, MVT::v2i32,
/*60756*/       OPC_RecordChild1, // #2 = $lane
/*60757*/       OPC_MoveChild, 1,
/*60759*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60762*/       OPC_MoveParent,
/*60763*/       OPC_MoveParent,
/*60764*/       OPC_CheckType, MVT::v2i64,
/*60766*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60768*/       OPC_EmitConvertToTarget, 2,
/*60770*/       OPC_EmitInteger, MVT::i32, 14, 
/*60773*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60776*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*60788*/     /*Scope*/ 22, /*->60811*/
/*60789*/       OPC_RecordChild1, // #1 = $Vm
/*60790*/       OPC_CheckType, MVT::v2i64,
/*60792*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60794*/       OPC_EmitInteger, MVT::i32, 14, 
/*60797*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60800*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*60811*/     0, /*End of Scope*/
/*60812*/   /*Scope*/ 24, /*->60837*/
/*60813*/     OPC_CheckChild0Type, MVT::v8i8,
/*60815*/     OPC_RecordChild1, // #1 = $Vm
/*60816*/     OPC_CheckType, MVT::v8i16,
/*60818*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60820*/     OPC_EmitInteger, MVT::i32, 14, 
/*60823*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60826*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*60837*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLu),// ->61008
/*60842*/   OPC_RecordChild0, // #0 = $Vn
/*60843*/   OPC_Scope, 68, /*->60913*/ // 3 children in Scope
/*60845*/     OPC_CheckChild0Type, MVT::v4i16,
/*60847*/     OPC_Scope, 40, /*->60889*/ // 2 children in Scope
/*60849*/       OPC_MoveChild, 1,
/*60851*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*60854*/       OPC_RecordChild0, // #1 = $Vm
/*60855*/       OPC_CheckChild0Type, MVT::v4i16,
/*60857*/       OPC_RecordChild1, // #2 = $lane
/*60858*/       OPC_MoveChild, 1,
/*60860*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60863*/       OPC_MoveParent,
/*60864*/       OPC_MoveParent,
/*60865*/       OPC_CheckType, MVT::v4i32,
/*60867*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60869*/       OPC_EmitConvertToTarget, 2,
/*60871*/       OPC_EmitInteger, MVT::i32, 14, 
/*60874*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60877*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*60889*/     /*Scope*/ 22, /*->60912*/
/*60890*/       OPC_RecordChild1, // #1 = $Vm
/*60891*/       OPC_CheckType, MVT::v4i32,
/*60893*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60895*/       OPC_EmitInteger, MVT::i32, 14, 
/*60898*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60901*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*60912*/     0, /*End of Scope*/
/*60913*/   /*Scope*/ 68, /*->60982*/
/*60914*/     OPC_CheckChild0Type, MVT::v2i32,
/*60916*/     OPC_Scope, 40, /*->60958*/ // 2 children in Scope
/*60918*/       OPC_MoveChild, 1,
/*60920*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*60923*/       OPC_RecordChild0, // #1 = $Vm
/*60924*/       OPC_CheckChild0Type, MVT::v2i32,
/*60926*/       OPC_RecordChild1, // #2 = $lane
/*60927*/       OPC_MoveChild, 1,
/*60929*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60932*/       OPC_MoveParent,
/*60933*/       OPC_MoveParent,
/*60934*/       OPC_CheckType, MVT::v2i64,
/*60936*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60938*/       OPC_EmitConvertToTarget, 2,
/*60940*/       OPC_EmitInteger, MVT::i32, 14, 
/*60943*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60946*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*60958*/     /*Scope*/ 22, /*->60981*/
/*60959*/       OPC_RecordChild1, // #1 = $Vm
/*60960*/       OPC_CheckType, MVT::v2i64,
/*60962*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60964*/       OPC_EmitInteger, MVT::i32, 14, 
/*60967*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60970*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*60981*/     0, /*End of Scope*/
/*60982*/   /*Scope*/ 24, /*->61007*/
/*60983*/     OPC_CheckChild0Type, MVT::v8i8,
/*60985*/     OPC_RecordChild1, // #1 = $Vm
/*60986*/     OPC_CheckType, MVT::v8i16,
/*60988*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60990*/     OPC_EmitInteger, MVT::i32, 14, 
/*60993*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60996*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*61007*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VORRIMM),// ->61105
/*61011*/   OPC_RecordChild0, // #0 = $src
/*61012*/   OPC_RecordChild1, // #1 = $SIMM
/*61013*/   OPC_MoveChild, 1,
/*61015*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*61018*/   OPC_MoveParent,
/*61019*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->61041
/*61022*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61024*/     OPC_EmitInteger, MVT::i32, 14, 
/*61027*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61030*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
            /*SwitchType*/ 19,  MVT::v2i32,// ->61062
/*61043*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61045*/     OPC_EmitInteger, MVT::i32, 14, 
/*61048*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61051*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
            /*SwitchType*/ 19,  MVT::v8i16,// ->61083
/*61064*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61066*/     OPC_EmitInteger, MVT::i32, 14, 
/*61069*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61072*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
            /*SwitchType*/ 19,  MVT::v4i32,// ->61104
/*61085*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61087*/     OPC_EmitInteger, MVT::i32, 14, 
/*61090*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61093*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VBICIMM),// ->61202
/*61108*/   OPC_RecordChild0, // #0 = $src
/*61109*/   OPC_RecordChild1, // #1 = $SIMM
/*61110*/   OPC_MoveChild, 1,
/*61112*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*61115*/   OPC_MoveParent,
/*61116*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->61138
/*61119*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61121*/     OPC_EmitInteger, MVT::i32, 14, 
/*61124*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61127*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
            /*SwitchType*/ 19,  MVT::v2i32,// ->61159
/*61140*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61142*/     OPC_EmitInteger, MVT::i32, 14, 
/*61145*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61148*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
            /*SwitchType*/ 19,  MVT::v8i16,// ->61180
/*61161*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61163*/     OPC_EmitInteger, MVT::i32, 14, 
/*61166*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61169*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
            /*SwitchType*/ 19,  MVT::v4i32,// ->61201
/*61182*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61184*/     OPC_EmitInteger, MVT::i32, 14, 
/*61187*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61190*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 89,  TARGET_VAL(ARMISD::VMVNIMM),// ->61294
/*61205*/   OPC_RecordChild0, // #0 = $SIMM
/*61206*/   OPC_MoveChild, 0,
/*61208*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*61211*/   OPC_MoveParent,
/*61212*/   OPC_SwitchType /*4 cases */, 18,  MVT::v4i16,// ->61233
/*61215*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61217*/     OPC_EmitInteger, MVT::i32, 14, 
/*61220*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61223*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->61253
/*61235*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61237*/     OPC_EmitInteger, MVT::i32, 14, 
/*61240*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61243*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->61273
/*61255*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61257*/     OPC_EmitInteger, MVT::i32, 14, 
/*61260*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61263*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->61293
/*61275*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61277*/     OPC_EmitInteger, MVT::i32, 14, 
/*61280*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61283*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHL),// ->61492
/*61298*/   OPC_RecordChild0, // #0 = $Vm
/*61299*/   OPC_RecordChild1, // #1 = $SIMM
/*61300*/   OPC_MoveChild, 1,
/*61302*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61305*/   OPC_MoveParent,
/*61306*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->61330
/*61309*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61311*/     OPC_EmitConvertToTarget, 1,
/*61313*/     OPC_EmitInteger, MVT::i32, 14, 
/*61316*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61319*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->61353
/*61332*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61334*/     OPC_EmitConvertToTarget, 1,
/*61336*/     OPC_EmitInteger, MVT::i32, 14, 
/*61339*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61342*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->61376
/*61355*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61357*/     OPC_EmitConvertToTarget, 1,
/*61359*/     OPC_EmitInteger, MVT::i32, 14, 
/*61362*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61365*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->61399
/*61378*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61380*/     OPC_EmitConvertToTarget, 1,
/*61382*/     OPC_EmitInteger, MVT::i32, 14, 
/*61385*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61388*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->61422
/*61401*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61403*/     OPC_EmitConvertToTarget, 1,
/*61405*/     OPC_EmitInteger, MVT::i32, 14, 
/*61408*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61411*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->61445
/*61424*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61426*/     OPC_EmitConvertToTarget, 1,
/*61428*/     OPC_EmitInteger, MVT::i32, 14, 
/*61431*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61434*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->61468
/*61447*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61449*/     OPC_EmitConvertToTarget, 1,
/*61451*/     OPC_EmitInteger, MVT::i32, 14, 
/*61454*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61457*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->61491
/*61470*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61472*/     OPC_EmitConvertToTarget, 1,
/*61474*/     OPC_EmitInteger, MVT::i32, 14, 
/*61477*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61480*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRs),// ->61690
/*61496*/   OPC_RecordChild0, // #0 = $Vm
/*61497*/   OPC_RecordChild1, // #1 = $SIMM
/*61498*/   OPC_MoveChild, 1,
/*61500*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61503*/   OPC_MoveParent,
/*61504*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->61528
/*61507*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61509*/     OPC_EmitConvertToTarget, 1,
/*61511*/     OPC_EmitInteger, MVT::i32, 14, 
/*61514*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61517*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->61551
/*61530*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61532*/     OPC_EmitConvertToTarget, 1,
/*61534*/     OPC_EmitInteger, MVT::i32, 14, 
/*61537*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61540*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->61574
/*61553*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61555*/     OPC_EmitConvertToTarget, 1,
/*61557*/     OPC_EmitInteger, MVT::i32, 14, 
/*61560*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61563*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->61597
/*61576*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61578*/     OPC_EmitConvertToTarget, 1,
/*61580*/     OPC_EmitInteger, MVT::i32, 14, 
/*61583*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61586*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->61620
/*61599*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61601*/     OPC_EmitConvertToTarget, 1,
/*61603*/     OPC_EmitInteger, MVT::i32, 14, 
/*61606*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61609*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->61643
/*61622*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61624*/     OPC_EmitConvertToTarget, 1,
/*61626*/     OPC_EmitInteger, MVT::i32, 14, 
/*61629*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61632*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->61666
/*61645*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61647*/     OPC_EmitConvertToTarget, 1,
/*61649*/     OPC_EmitInteger, MVT::i32, 14, 
/*61652*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61655*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->61689
/*61668*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61670*/     OPC_EmitConvertToTarget, 1,
/*61672*/     OPC_EmitInteger, MVT::i32, 14, 
/*61675*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61678*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRu),// ->61888
/*61694*/   OPC_RecordChild0, // #0 = $Vm
/*61695*/   OPC_RecordChild1, // #1 = $SIMM
/*61696*/   OPC_MoveChild, 1,
/*61698*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61701*/   OPC_MoveParent,
/*61702*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->61726
/*61705*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61707*/     OPC_EmitConvertToTarget, 1,
/*61709*/     OPC_EmitInteger, MVT::i32, 14, 
/*61712*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61715*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->61749
/*61728*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61730*/     OPC_EmitConvertToTarget, 1,
/*61732*/     OPC_EmitInteger, MVT::i32, 14, 
/*61735*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61738*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->61772
/*61751*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61753*/     OPC_EmitConvertToTarget, 1,
/*61755*/     OPC_EmitInteger, MVT::i32, 14, 
/*61758*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61761*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->61795
/*61774*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61776*/     OPC_EmitConvertToTarget, 1,
/*61778*/     OPC_EmitInteger, MVT::i32, 14, 
/*61781*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61784*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->61818
/*61797*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61799*/     OPC_EmitConvertToTarget, 1,
/*61801*/     OPC_EmitInteger, MVT::i32, 14, 
/*61804*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61807*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->61841
/*61820*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61822*/     OPC_EmitConvertToTarget, 1,
/*61824*/     OPC_EmitInteger, MVT::i32, 14, 
/*61827*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61830*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->61864
/*61843*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61845*/     OPC_EmitConvertToTarget, 1,
/*61847*/     OPC_EmitInteger, MVT::i32, 14, 
/*61850*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61853*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->61887
/*61866*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61868*/     OPC_EmitConvertToTarget, 1,
/*61870*/     OPC_EmitInteger, MVT::i32, 14, 
/*61873*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61876*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLs),// ->61993
/*61891*/   OPC_RecordChild0, // #0 = $Vm
/*61892*/   OPC_Scope, 32, /*->61926*/ // 3 children in Scope
/*61894*/     OPC_CheckChild0Type, MVT::v8i8,
/*61896*/     OPC_RecordChild1, // #1 = $SIMM
/*61897*/     OPC_MoveChild, 1,
/*61899*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61902*/     OPC_MoveParent,
/*61903*/     OPC_CheckType, MVT::v8i16,
/*61905*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61907*/     OPC_EmitConvertToTarget, 1,
/*61909*/     OPC_EmitInteger, MVT::i32, 14, 
/*61912*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61915*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*61926*/   /*Scope*/ 32, /*->61959*/
/*61927*/     OPC_CheckChild0Type, MVT::v4i16,
/*61929*/     OPC_RecordChild1, // #1 = $SIMM
/*61930*/     OPC_MoveChild, 1,
/*61932*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61935*/     OPC_MoveParent,
/*61936*/     OPC_CheckType, MVT::v4i32,
/*61938*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61940*/     OPC_EmitConvertToTarget, 1,
/*61942*/     OPC_EmitInteger, MVT::i32, 14, 
/*61945*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61948*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*61959*/   /*Scope*/ 32, /*->61992*/
/*61960*/     OPC_CheckChild0Type, MVT::v2i32,
/*61962*/     OPC_RecordChild1, // #1 = $SIMM
/*61963*/     OPC_MoveChild, 1,
/*61965*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61968*/     OPC_MoveParent,
/*61969*/     OPC_CheckType, MVT::v2i64,
/*61971*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61973*/     OPC_EmitConvertToTarget, 1,
/*61975*/     OPC_EmitInteger, MVT::i32, 14, 
/*61978*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61981*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*61992*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLu),// ->62098
/*61996*/   OPC_RecordChild0, // #0 = $Vm
/*61997*/   OPC_Scope, 32, /*->62031*/ // 3 children in Scope
/*61999*/     OPC_CheckChild0Type, MVT::v8i8,
/*62001*/     OPC_RecordChild1, // #1 = $SIMM
/*62002*/     OPC_MoveChild, 1,
/*62004*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62007*/     OPC_MoveParent,
/*62008*/     OPC_CheckType, MVT::v8i16,
/*62010*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62012*/     OPC_EmitConvertToTarget, 1,
/*62014*/     OPC_EmitInteger, MVT::i32, 14, 
/*62017*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62020*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*62031*/   /*Scope*/ 32, /*->62064*/
/*62032*/     OPC_CheckChild0Type, MVT::v4i16,
/*62034*/     OPC_RecordChild1, // #1 = $SIMM
/*62035*/     OPC_MoveChild, 1,
/*62037*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62040*/     OPC_MoveParent,
/*62041*/     OPC_CheckType, MVT::v4i32,
/*62043*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62045*/     OPC_EmitConvertToTarget, 1,
/*62047*/     OPC_EmitInteger, MVT::i32, 14, 
/*62050*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62053*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*62064*/   /*Scope*/ 32, /*->62097*/
/*62065*/     OPC_CheckChild0Type, MVT::v2i32,
/*62067*/     OPC_RecordChild1, // #1 = $SIMM
/*62068*/     OPC_MoveChild, 1,
/*62070*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62073*/     OPC_MoveParent,
/*62074*/     OPC_CheckType, MVT::v2i64,
/*62076*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62078*/     OPC_EmitConvertToTarget, 1,
/*62080*/     OPC_EmitInteger, MVT::i32, 14, 
/*62083*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62086*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*62097*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLi),// ->62203
/*62101*/   OPC_RecordChild0, // #0 = $Vm
/*62102*/   OPC_Scope, 32, /*->62136*/ // 3 children in Scope
/*62104*/     OPC_CheckChild0Type, MVT::v8i8,
/*62106*/     OPC_RecordChild1, // #1 = $SIMM
/*62107*/     OPC_MoveChild, 1,
/*62109*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62112*/     OPC_MoveParent,
/*62113*/     OPC_CheckType, MVT::v8i16,
/*62115*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62117*/     OPC_EmitConvertToTarget, 1,
/*62119*/     OPC_EmitInteger, MVT::i32, 14, 
/*62122*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62125*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*62136*/   /*Scope*/ 32, /*->62169*/
/*62137*/     OPC_CheckChild0Type, MVT::v4i16,
/*62139*/     OPC_RecordChild1, // #1 = $SIMM
/*62140*/     OPC_MoveChild, 1,
/*62142*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62145*/     OPC_MoveParent,
/*62146*/     OPC_CheckType, MVT::v4i32,
/*62148*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62150*/     OPC_EmitConvertToTarget, 1,
/*62152*/     OPC_EmitInteger, MVT::i32, 14, 
/*62155*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62158*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*62169*/   /*Scope*/ 32, /*->62202*/
/*62170*/     OPC_CheckChild0Type, MVT::v2i32,
/*62172*/     OPC_RecordChild1, // #1 = $SIMM
/*62173*/     OPC_MoveChild, 1,
/*62175*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62178*/     OPC_MoveParent,
/*62179*/     OPC_CheckType, MVT::v2i64,
/*62181*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62183*/     OPC_EmitConvertToTarget, 1,
/*62185*/     OPC_EmitInteger, MVT::i32, 14, 
/*62188*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62191*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*62202*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHRN),// ->62308
/*62206*/   OPC_RecordChild0, // #0 = $Vm
/*62207*/   OPC_Scope, 32, /*->62241*/ // 3 children in Scope
/*62209*/     OPC_CheckChild0Type, MVT::v8i16,
/*62211*/     OPC_RecordChild1, // #1 = $SIMM
/*62212*/     OPC_MoveChild, 1,
/*62214*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62217*/     OPC_MoveParent,
/*62218*/     OPC_CheckType, MVT::v8i8,
/*62220*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62222*/     OPC_EmitConvertToTarget, 1,
/*62224*/     OPC_EmitInteger, MVT::i32, 14, 
/*62227*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62230*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*62241*/   /*Scope*/ 32, /*->62274*/
/*62242*/     OPC_CheckChild0Type, MVT::v4i32,
/*62244*/     OPC_RecordChild1, // #1 = $SIMM
/*62245*/     OPC_MoveChild, 1,
/*62247*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62250*/     OPC_MoveParent,
/*62251*/     OPC_CheckType, MVT::v4i16,
/*62253*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62255*/     OPC_EmitConvertToTarget, 1,
/*62257*/     OPC_EmitInteger, MVT::i32, 14, 
/*62260*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62263*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*62274*/   /*Scope*/ 32, /*->62307*/
/*62275*/     OPC_CheckChild0Type, MVT::v2i64,
/*62277*/     OPC_RecordChild1, // #1 = $SIMM
/*62278*/     OPC_MoveChild, 1,
/*62280*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62283*/     OPC_MoveParent,
/*62284*/     OPC_CheckType, MVT::v2i32,
/*62286*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62288*/     OPC_EmitConvertToTarget, 1,
/*62290*/     OPC_EmitInteger, MVT::i32, 14, 
/*62293*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62296*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*62307*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRs),// ->62506
/*62312*/   OPC_RecordChild0, // #0 = $Vm
/*62313*/   OPC_RecordChild1, // #1 = $SIMM
/*62314*/   OPC_MoveChild, 1,
/*62316*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62319*/   OPC_MoveParent,
/*62320*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->62344
/*62323*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62325*/     OPC_EmitConvertToTarget, 1,
/*62327*/     OPC_EmitInteger, MVT::i32, 14, 
/*62330*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62333*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->62367
/*62346*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62348*/     OPC_EmitConvertToTarget, 1,
/*62350*/     OPC_EmitInteger, MVT::i32, 14, 
/*62353*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62356*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->62390
/*62369*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62371*/     OPC_EmitConvertToTarget, 1,
/*62373*/     OPC_EmitInteger, MVT::i32, 14, 
/*62376*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62379*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->62413
/*62392*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62394*/     OPC_EmitConvertToTarget, 1,
/*62396*/     OPC_EmitInteger, MVT::i32, 14, 
/*62399*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62402*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->62436
/*62415*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62417*/     OPC_EmitConvertToTarget, 1,
/*62419*/     OPC_EmitInteger, MVT::i32, 14, 
/*62422*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62425*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->62459
/*62438*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62440*/     OPC_EmitConvertToTarget, 1,
/*62442*/     OPC_EmitInteger, MVT::i32, 14, 
/*62445*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62448*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->62482
/*62461*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62463*/     OPC_EmitConvertToTarget, 1,
/*62465*/     OPC_EmitInteger, MVT::i32, 14, 
/*62468*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62471*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->62505
/*62484*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62486*/     OPC_EmitConvertToTarget, 1,
/*62488*/     OPC_EmitInteger, MVT::i32, 14, 
/*62491*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62494*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRu),// ->62704
/*62510*/   OPC_RecordChild0, // #0 = $Vm
/*62511*/   OPC_RecordChild1, // #1 = $SIMM
/*62512*/   OPC_MoveChild, 1,
/*62514*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62517*/   OPC_MoveParent,
/*62518*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->62542
/*62521*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62523*/     OPC_EmitConvertToTarget, 1,
/*62525*/     OPC_EmitInteger, MVT::i32, 14, 
/*62528*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62531*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->62565
/*62544*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62546*/     OPC_EmitConvertToTarget, 1,
/*62548*/     OPC_EmitInteger, MVT::i32, 14, 
/*62551*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62554*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->62588
/*62567*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62569*/     OPC_EmitConvertToTarget, 1,
/*62571*/     OPC_EmitInteger, MVT::i32, 14, 
/*62574*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62577*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->62611
/*62590*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62592*/     OPC_EmitConvertToTarget, 1,
/*62594*/     OPC_EmitInteger, MVT::i32, 14, 
/*62597*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62600*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->62634
/*62613*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62615*/     OPC_EmitConvertToTarget, 1,
/*62617*/     OPC_EmitInteger, MVT::i32, 14, 
/*62620*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62623*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->62657
/*62636*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62638*/     OPC_EmitConvertToTarget, 1,
/*62640*/     OPC_EmitInteger, MVT::i32, 14, 
/*62643*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62646*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->62680
/*62659*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62661*/     OPC_EmitConvertToTarget, 1,
/*62663*/     OPC_EmitInteger, MVT::i32, 14, 
/*62666*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62669*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->62703
/*62682*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62684*/     OPC_EmitConvertToTarget, 1,
/*62686*/     OPC_EmitInteger, MVT::i32, 14, 
/*62689*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62692*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VRSHRN),// ->62809
/*62707*/   OPC_RecordChild0, // #0 = $Vm
/*62708*/   OPC_Scope, 32, /*->62742*/ // 3 children in Scope
/*62710*/     OPC_CheckChild0Type, MVT::v8i16,
/*62712*/     OPC_RecordChild1, // #1 = $SIMM
/*62713*/     OPC_MoveChild, 1,
/*62715*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62718*/     OPC_MoveParent,
/*62719*/     OPC_CheckType, MVT::v8i8,
/*62721*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62723*/     OPC_EmitConvertToTarget, 1,
/*62725*/     OPC_EmitInteger, MVT::i32, 14, 
/*62728*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62731*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*62742*/   /*Scope*/ 32, /*->62775*/
/*62743*/     OPC_CheckChild0Type, MVT::v4i32,
/*62745*/     OPC_RecordChild1, // #1 = $SIMM
/*62746*/     OPC_MoveChild, 1,
/*62748*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62751*/     OPC_MoveParent,
/*62752*/     OPC_CheckType, MVT::v4i16,
/*62754*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62756*/     OPC_EmitConvertToTarget, 1,
/*62758*/     OPC_EmitInteger, MVT::i32, 14, 
/*62761*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62764*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*62775*/   /*Scope*/ 32, /*->62808*/
/*62776*/     OPC_CheckChild0Type, MVT::v2i64,
/*62778*/     OPC_RecordChild1, // #1 = $SIMM
/*62779*/     OPC_MoveChild, 1,
/*62781*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62784*/     OPC_MoveParent,
/*62785*/     OPC_CheckType, MVT::v2i32,
/*62787*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62789*/     OPC_EmitConvertToTarget, 1,
/*62791*/     OPC_EmitInteger, MVT::i32, 14, 
/*62794*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62797*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*62808*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLs),// ->63007
/*62813*/   OPC_RecordChild0, // #0 = $Vm
/*62814*/   OPC_RecordChild1, // #1 = $SIMM
/*62815*/   OPC_MoveChild, 1,
/*62817*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62820*/   OPC_MoveParent,
/*62821*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->62845
/*62824*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62826*/     OPC_EmitConvertToTarget, 1,
/*62828*/     OPC_EmitInteger, MVT::i32, 14, 
/*62831*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62834*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->62868
/*62847*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62849*/     OPC_EmitConvertToTarget, 1,
/*62851*/     OPC_EmitInteger, MVT::i32, 14, 
/*62854*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62857*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->62891
/*62870*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62872*/     OPC_EmitConvertToTarget, 1,
/*62874*/     OPC_EmitInteger, MVT::i32, 14, 
/*62877*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62880*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->62914
/*62893*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62895*/     OPC_EmitConvertToTarget, 1,
/*62897*/     OPC_EmitInteger, MVT::i32, 14, 
/*62900*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62903*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->62937
/*62916*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62918*/     OPC_EmitConvertToTarget, 1,
/*62920*/     OPC_EmitInteger, MVT::i32, 14, 
/*62923*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62926*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->62960
/*62939*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62941*/     OPC_EmitConvertToTarget, 1,
/*62943*/     OPC_EmitInteger, MVT::i32, 14, 
/*62946*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62949*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->62983
/*62962*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62964*/     OPC_EmitConvertToTarget, 1,
/*62966*/     OPC_EmitInteger, MVT::i32, 14, 
/*62969*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62972*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->63006
/*62985*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62987*/     OPC_EmitConvertToTarget, 1,
/*62989*/     OPC_EmitInteger, MVT::i32, 14, 
/*62992*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62995*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLu),// ->63205
/*63011*/   OPC_RecordChild0, // #0 = $Vm
/*63012*/   OPC_RecordChild1, // #1 = $SIMM
/*63013*/   OPC_MoveChild, 1,
/*63015*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63018*/   OPC_MoveParent,
/*63019*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->63043
/*63022*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63024*/     OPC_EmitConvertToTarget, 1,
/*63026*/     OPC_EmitInteger, MVT::i32, 14, 
/*63029*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63032*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->63066
/*63045*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63047*/     OPC_EmitConvertToTarget, 1,
/*63049*/     OPC_EmitInteger, MVT::i32, 14, 
/*63052*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63055*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->63089
/*63068*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63070*/     OPC_EmitConvertToTarget, 1,
/*63072*/     OPC_EmitInteger, MVT::i32, 14, 
/*63075*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63078*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->63112
/*63091*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63093*/     OPC_EmitConvertToTarget, 1,
/*63095*/     OPC_EmitInteger, MVT::i32, 14, 
/*63098*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63101*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->63135
/*63114*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63116*/     OPC_EmitConvertToTarget, 1,
/*63118*/     OPC_EmitInteger, MVT::i32, 14, 
/*63121*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63124*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->63158
/*63137*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63139*/     OPC_EmitConvertToTarget, 1,
/*63141*/     OPC_EmitInteger, MVT::i32, 14, 
/*63144*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63147*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->63181
/*63160*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63162*/     OPC_EmitConvertToTarget, 1,
/*63164*/     OPC_EmitInteger, MVT::i32, 14, 
/*63167*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63170*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->63204
/*63183*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63185*/     OPC_EmitConvertToTarget, 1,
/*63187*/     OPC_EmitInteger, MVT::i32, 14, 
/*63190*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63193*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLsu),// ->63403
/*63209*/   OPC_RecordChild0, // #0 = $Vm
/*63210*/   OPC_RecordChild1, // #1 = $SIMM
/*63211*/   OPC_MoveChild, 1,
/*63213*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63216*/   OPC_MoveParent,
/*63217*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->63241
/*63220*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63222*/     OPC_EmitConvertToTarget, 1,
/*63224*/     OPC_EmitInteger, MVT::i32, 14, 
/*63227*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63230*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->63264
/*63243*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63245*/     OPC_EmitConvertToTarget, 1,
/*63247*/     OPC_EmitInteger, MVT::i32, 14, 
/*63250*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63253*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->63287
/*63266*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63268*/     OPC_EmitConvertToTarget, 1,
/*63270*/     OPC_EmitInteger, MVT::i32, 14, 
/*63273*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63276*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->63310
/*63289*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63291*/     OPC_EmitConvertToTarget, 1,
/*63293*/     OPC_EmitInteger, MVT::i32, 14, 
/*63296*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63299*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->63333
/*63312*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63314*/     OPC_EmitConvertToTarget, 1,
/*63316*/     OPC_EmitInteger, MVT::i32, 14, 
/*63319*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63322*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->63356
/*63335*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63337*/     OPC_EmitConvertToTarget, 1,
/*63339*/     OPC_EmitInteger, MVT::i32, 14, 
/*63342*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63345*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->63379
/*63358*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63360*/     OPC_EmitConvertToTarget, 1,
/*63362*/     OPC_EmitInteger, MVT::i32, 14, 
/*63365*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63368*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->63402
/*63381*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63383*/     OPC_EmitConvertToTarget, 1,
/*63385*/     OPC_EmitInteger, MVT::i32, 14, 
/*63388*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63391*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNs),// ->63508
/*63406*/   OPC_RecordChild0, // #0 = $Vm
/*63407*/   OPC_Scope, 32, /*->63441*/ // 3 children in Scope
/*63409*/     OPC_CheckChild0Type, MVT::v8i16,
/*63411*/     OPC_RecordChild1, // #1 = $SIMM
/*63412*/     OPC_MoveChild, 1,
/*63414*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63417*/     OPC_MoveParent,
/*63418*/     OPC_CheckType, MVT::v8i8,
/*63420*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63422*/     OPC_EmitConvertToTarget, 1,
/*63424*/     OPC_EmitInteger, MVT::i32, 14, 
/*63427*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63430*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*63441*/   /*Scope*/ 32, /*->63474*/
/*63442*/     OPC_CheckChild0Type, MVT::v4i32,
/*63444*/     OPC_RecordChild1, // #1 = $SIMM
/*63445*/     OPC_MoveChild, 1,
/*63447*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63450*/     OPC_MoveParent,
/*63451*/     OPC_CheckType, MVT::v4i16,
/*63453*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63455*/     OPC_EmitConvertToTarget, 1,
/*63457*/     OPC_EmitInteger, MVT::i32, 14, 
/*63460*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63463*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*63474*/   /*Scope*/ 32, /*->63507*/
/*63475*/     OPC_CheckChild0Type, MVT::v2i64,
/*63477*/     OPC_RecordChild1, // #1 = $SIMM
/*63478*/     OPC_MoveChild, 1,
/*63480*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63483*/     OPC_MoveParent,
/*63484*/     OPC_CheckType, MVT::v2i32,
/*63486*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63488*/     OPC_EmitConvertToTarget, 1,
/*63490*/     OPC_EmitInteger, MVT::i32, 14, 
/*63493*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63496*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*63507*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNu),// ->63613
/*63511*/   OPC_RecordChild0, // #0 = $Vm
/*63512*/   OPC_Scope, 32, /*->63546*/ // 3 children in Scope
/*63514*/     OPC_CheckChild0Type, MVT::v8i16,
/*63516*/     OPC_RecordChild1, // #1 = $SIMM
/*63517*/     OPC_MoveChild, 1,
/*63519*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63522*/     OPC_MoveParent,
/*63523*/     OPC_CheckType, MVT::v8i8,
/*63525*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63527*/     OPC_EmitConvertToTarget, 1,
/*63529*/     OPC_EmitInteger, MVT::i32, 14, 
/*63532*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63535*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*63546*/   /*Scope*/ 32, /*->63579*/
/*63547*/     OPC_CheckChild0Type, MVT::v4i32,
/*63549*/     OPC_RecordChild1, // #1 = $SIMM
/*63550*/     OPC_MoveChild, 1,
/*63552*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63555*/     OPC_MoveParent,
/*63556*/     OPC_CheckType, MVT::v4i16,
/*63558*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63560*/     OPC_EmitConvertToTarget, 1,
/*63562*/     OPC_EmitInteger, MVT::i32, 14, 
/*63565*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63568*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*63579*/   /*Scope*/ 32, /*->63612*/
/*63580*/     OPC_CheckChild0Type, MVT::v2i64,
/*63582*/     OPC_RecordChild1, // #1 = $SIMM
/*63583*/     OPC_MoveChild, 1,
/*63585*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63588*/     OPC_MoveParent,
/*63589*/     OPC_CheckType, MVT::v2i32,
/*63591*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63593*/     OPC_EmitConvertToTarget, 1,
/*63595*/     OPC_EmitInteger, MVT::i32, 14, 
/*63598*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63601*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*63612*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNsu),// ->63718
/*63616*/   OPC_RecordChild0, // #0 = $Vm
/*63617*/   OPC_Scope, 32, /*->63651*/ // 3 children in Scope
/*63619*/     OPC_CheckChild0Type, MVT::v8i16,
/*63621*/     OPC_RecordChild1, // #1 = $SIMM
/*63622*/     OPC_MoveChild, 1,
/*63624*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63627*/     OPC_MoveParent,
/*63628*/     OPC_CheckType, MVT::v8i8,
/*63630*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63632*/     OPC_EmitConvertToTarget, 1,
/*63634*/     OPC_EmitInteger, MVT::i32, 14, 
/*63637*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63640*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*63651*/   /*Scope*/ 32, /*->63684*/
/*63652*/     OPC_CheckChild0Type, MVT::v4i32,
/*63654*/     OPC_RecordChild1, // #1 = $SIMM
/*63655*/     OPC_MoveChild, 1,
/*63657*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63660*/     OPC_MoveParent,
/*63661*/     OPC_CheckType, MVT::v4i16,
/*63663*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63665*/     OPC_EmitConvertToTarget, 1,
/*63667*/     OPC_EmitInteger, MVT::i32, 14, 
/*63670*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63673*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*63684*/   /*Scope*/ 32, /*->63717*/
/*63685*/     OPC_CheckChild0Type, MVT::v2i64,
/*63687*/     OPC_RecordChild1, // #1 = $SIMM
/*63688*/     OPC_MoveChild, 1,
/*63690*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63693*/     OPC_MoveParent,
/*63694*/     OPC_CheckType, MVT::v2i32,
/*63696*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63698*/     OPC_EmitConvertToTarget, 1,
/*63700*/     OPC_EmitInteger, MVT::i32, 14, 
/*63703*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63706*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*63717*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNs),// ->63823
/*63721*/   OPC_RecordChild0, // #0 = $Vm
/*63722*/   OPC_Scope, 32, /*->63756*/ // 3 children in Scope
/*63724*/     OPC_CheckChild0Type, MVT::v8i16,
/*63726*/     OPC_RecordChild1, // #1 = $SIMM
/*63727*/     OPC_MoveChild, 1,
/*63729*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63732*/     OPC_MoveParent,
/*63733*/     OPC_CheckType, MVT::v8i8,
/*63735*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63737*/     OPC_EmitConvertToTarget, 1,
/*63739*/     OPC_EmitInteger, MVT::i32, 14, 
/*63742*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63745*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*63756*/   /*Scope*/ 32, /*->63789*/
/*63757*/     OPC_CheckChild0Type, MVT::v4i32,
/*63759*/     OPC_RecordChild1, // #1 = $SIMM
/*63760*/     OPC_MoveChild, 1,
/*63762*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63765*/     OPC_MoveParent,
/*63766*/     OPC_CheckType, MVT::v4i16,
/*63768*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63770*/     OPC_EmitConvertToTarget, 1,
/*63772*/     OPC_EmitInteger, MVT::i32, 14, 
/*63775*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63778*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*63789*/   /*Scope*/ 32, /*->63822*/
/*63790*/     OPC_CheckChild0Type, MVT::v2i64,
/*63792*/     OPC_RecordChild1, // #1 = $SIMM
/*63793*/     OPC_MoveChild, 1,
/*63795*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63798*/     OPC_MoveParent,
/*63799*/     OPC_CheckType, MVT::v2i32,
/*63801*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63803*/     OPC_EmitConvertToTarget, 1,
/*63805*/     OPC_EmitInteger, MVT::i32, 14, 
/*63808*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63811*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*63822*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNu),// ->63928
/*63826*/   OPC_RecordChild0, // #0 = $Vm
/*63827*/   OPC_Scope, 32, /*->63861*/ // 3 children in Scope
/*63829*/     OPC_CheckChild0Type, MVT::v8i16,
/*63831*/     OPC_RecordChild1, // #1 = $SIMM
/*63832*/     OPC_MoveChild, 1,
/*63834*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63837*/     OPC_MoveParent,
/*63838*/     OPC_CheckType, MVT::v8i8,
/*63840*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63842*/     OPC_EmitConvertToTarget, 1,
/*63844*/     OPC_EmitInteger, MVT::i32, 14, 
/*63847*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63850*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*63861*/   /*Scope*/ 32, /*->63894*/
/*63862*/     OPC_CheckChild0Type, MVT::v4i32,
/*63864*/     OPC_RecordChild1, // #1 = $SIMM
/*63865*/     OPC_MoveChild, 1,
/*63867*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63870*/     OPC_MoveParent,
/*63871*/     OPC_CheckType, MVT::v4i16,
/*63873*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63875*/     OPC_EmitConvertToTarget, 1,
/*63877*/     OPC_EmitInteger, MVT::i32, 14, 
/*63880*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63883*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*63894*/   /*Scope*/ 32, /*->63927*/
/*63895*/     OPC_CheckChild0Type, MVT::v2i64,
/*63897*/     OPC_RecordChild1, // #1 = $SIMM
/*63898*/     OPC_MoveChild, 1,
/*63900*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63903*/     OPC_MoveParent,
/*63904*/     OPC_CheckType, MVT::v2i32,
/*63906*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63908*/     OPC_EmitConvertToTarget, 1,
/*63910*/     OPC_EmitInteger, MVT::i32, 14, 
/*63913*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63916*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*63927*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNsu),// ->64033
/*63931*/   OPC_RecordChild0, // #0 = $Vm
/*63932*/   OPC_Scope, 32, /*->63966*/ // 3 children in Scope
/*63934*/     OPC_CheckChild0Type, MVT::v8i16,
/*63936*/     OPC_RecordChild1, // #1 = $SIMM
/*63937*/     OPC_MoveChild, 1,
/*63939*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63942*/     OPC_MoveParent,
/*63943*/     OPC_CheckType, MVT::v8i8,
/*63945*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63947*/     OPC_EmitConvertToTarget, 1,
/*63949*/     OPC_EmitInteger, MVT::i32, 14, 
/*63952*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63955*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*63966*/   /*Scope*/ 32, /*->63999*/
/*63967*/     OPC_CheckChild0Type, MVT::v4i32,
/*63969*/     OPC_RecordChild1, // #1 = $SIMM
/*63970*/     OPC_MoveChild, 1,
/*63972*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63975*/     OPC_MoveParent,
/*63976*/     OPC_CheckType, MVT::v4i16,
/*63978*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63980*/     OPC_EmitConvertToTarget, 1,
/*63982*/     OPC_EmitInteger, MVT::i32, 14, 
/*63985*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63988*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*63999*/   /*Scope*/ 32, /*->64032*/
/*64000*/     OPC_CheckChild0Type, MVT::v2i64,
/*64002*/     OPC_RecordChild1, // #1 = $SIMM
/*64003*/     OPC_MoveChild, 1,
/*64005*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64008*/     OPC_MoveParent,
/*64009*/     OPC_CheckType, MVT::v2i32,
/*64011*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64013*/     OPC_EmitConvertToTarget, 1,
/*64015*/     OPC_EmitInteger, MVT::i32, 14, 
/*64018*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64021*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*64032*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSLI),// ->64240
/*64037*/   OPC_RecordChild0, // #0 = $src1
/*64038*/   OPC_RecordChild1, // #1 = $Vm
/*64039*/   OPC_RecordChild2, // #2 = $SIMM
/*64040*/   OPC_MoveChild, 2,
/*64042*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64045*/   OPC_MoveParent,
/*64046*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->64071
/*64049*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64051*/     OPC_EmitConvertToTarget, 2,
/*64053*/     OPC_EmitInteger, MVT::i32, 14, 
/*64056*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64059*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->64095
/*64073*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64075*/     OPC_EmitConvertToTarget, 2,
/*64077*/     OPC_EmitInteger, MVT::i32, 14, 
/*64080*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64083*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->64119
/*64097*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64099*/     OPC_EmitConvertToTarget, 2,
/*64101*/     OPC_EmitInteger, MVT::i32, 14, 
/*64104*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64107*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->64143
/*64121*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64123*/     OPC_EmitConvertToTarget, 2,
/*64125*/     OPC_EmitInteger, MVT::i32, 14, 
/*64128*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64131*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->64167
/*64145*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64147*/     OPC_EmitConvertToTarget, 2,
/*64149*/     OPC_EmitInteger, MVT::i32, 14, 
/*64152*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64155*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->64191
/*64169*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64171*/     OPC_EmitConvertToTarget, 2,
/*64173*/     OPC_EmitInteger, MVT::i32, 14, 
/*64176*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64179*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->64215
/*64193*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64195*/     OPC_EmitConvertToTarget, 2,
/*64197*/     OPC_EmitInteger, MVT::i32, 14, 
/*64200*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64203*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->64239
/*64217*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64219*/     OPC_EmitConvertToTarget, 2,
/*64221*/     OPC_EmitInteger, MVT::i32, 14, 
/*64224*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64227*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSRI),// ->64447
/*64244*/   OPC_RecordChild0, // #0 = $src1
/*64245*/   OPC_RecordChild1, // #1 = $Vm
/*64246*/   OPC_RecordChild2, // #2 = $SIMM
/*64247*/   OPC_MoveChild, 2,
/*64249*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64252*/   OPC_MoveParent,
/*64253*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->64278
/*64256*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64258*/     OPC_EmitConvertToTarget, 2,
/*64260*/     OPC_EmitInteger, MVT::i32, 14, 
/*64263*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64266*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->64302
/*64280*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64282*/     OPC_EmitConvertToTarget, 2,
/*64284*/     OPC_EmitInteger, MVT::i32, 14, 
/*64287*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64290*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->64326
/*64304*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64306*/     OPC_EmitConvertToTarget, 2,
/*64308*/     OPC_EmitInteger, MVT::i32, 14, 
/*64311*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64314*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->64350
/*64328*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64330*/     OPC_EmitConvertToTarget, 2,
/*64332*/     OPC_EmitInteger, MVT::i32, 14, 
/*64335*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64338*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->64374
/*64352*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64354*/     OPC_EmitConvertToTarget, 2,
/*64356*/     OPC_EmitInteger, MVT::i32, 14, 
/*64359*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64362*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->64398
/*64376*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64378*/     OPC_EmitConvertToTarget, 2,
/*64380*/     OPC_EmitInteger, MVT::i32, 14, 
/*64383*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64386*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->64422
/*64400*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64402*/     OPC_EmitConvertToTarget, 2,
/*64404*/     OPC_EmitInteger, MVT::i32, 14, 
/*64407*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64410*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->64446
/*64424*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64426*/     OPC_EmitConvertToTarget, 2,
/*64428*/     OPC_EmitInteger, MVT::i32, 14, 
/*64431*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64434*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 41|128,1/*169*/,  TARGET_VAL(ARMISD::VMOVIMM),// ->64620
/*64451*/   OPC_RecordChild0, // #0 = $SIMM
/*64452*/   OPC_MoveChild, 0,
/*64454*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*64457*/   OPC_MoveParent,
/*64458*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->64479
/*64461*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64463*/     OPC_EmitInteger, MVT::i32, 14, 
/*64466*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64469*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v16i8,// ->64499
/*64481*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64483*/     OPC_EmitInteger, MVT::i32, 14, 
/*64486*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64489*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i16,// ->64519
/*64501*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64503*/     OPC_EmitInteger, MVT::i32, 14, 
/*64506*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64509*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->64539
/*64521*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64523*/     OPC_EmitInteger, MVT::i32, 14, 
/*64526*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64529*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->64559
/*64541*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64543*/     OPC_EmitInteger, MVT::i32, 14, 
/*64546*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64549*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->64579
/*64561*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64563*/     OPC_EmitInteger, MVT::i32, 14, 
/*64566*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64569*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v1i64,// ->64599
/*64581*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64583*/     OPC_EmitInteger, MVT::i32, 14, 
/*64586*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64589*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i64,// ->64619
/*64601*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64603*/     OPC_EmitInteger, MVT::i32, 14, 
/*64606*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64609*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43|128,3/*427*/,  TARGET_VAL(ARMISD::VDUPLANE),// ->65051
/*64624*/   OPC_RecordChild0, // #0 = $Vm
/*64625*/   OPC_Scope, 57, /*->64684*/ // 8 children in Scope
/*64627*/     OPC_CheckChild0Type, MVT::v8i8,
/*64629*/     OPC_RecordChild1, // #1 = $lane
/*64630*/     OPC_MoveChild, 1,
/*64632*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64635*/     OPC_MoveParent,
/*64636*/     OPC_SwitchType /*2 cases */, 21,  MVT::v8i8,// ->64660
/*64639*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64641*/       OPC_EmitConvertToTarget, 1,
/*64643*/       OPC_EmitInteger, MVT::i32, 14, 
/*64646*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64649*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8d), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 21,  MVT::v16i8,// ->64683
/*64662*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64664*/       OPC_EmitConvertToTarget, 1,
/*64666*/       OPC_EmitInteger, MVT::i32, 14, 
/*64669*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64672*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*64684*/   /*Scope*/ 57, /*->64742*/
/*64685*/     OPC_CheckChild0Type, MVT::v4i16,
/*64687*/     OPC_RecordChild1, // #1 = $lane
/*64688*/     OPC_MoveChild, 1,
/*64690*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64693*/     OPC_MoveParent,
/*64694*/     OPC_SwitchType /*2 cases */, 21,  MVT::v4i16,// ->64718
/*64697*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64699*/       OPC_EmitConvertToTarget, 1,
/*64701*/       OPC_EmitInteger, MVT::i32, 14, 
/*64704*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64707*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16d), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 21,  MVT::v8i16,// ->64741
/*64720*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64722*/       OPC_EmitConvertToTarget, 1,
/*64724*/       OPC_EmitInteger, MVT::i32, 14, 
/*64727*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64730*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*64742*/   /*Scope*/ 57, /*->64800*/
/*64743*/     OPC_CheckChild0Type, MVT::v2i32,
/*64745*/     OPC_RecordChild1, // #1 = $lane
/*64746*/     OPC_MoveChild, 1,
/*64748*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64751*/     OPC_MoveParent,
/*64752*/     OPC_SwitchType /*2 cases */, 21,  MVT::v2i32,// ->64776
/*64755*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64757*/       OPC_EmitConvertToTarget, 1,
/*64759*/       OPC_EmitInteger, MVT::i32, 14, 
/*64762*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64765*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 21,  MVT::v4i32,// ->64799
/*64778*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64780*/       OPC_EmitConvertToTarget, 1,
/*64782*/       OPC_EmitInteger, MVT::i32, 14, 
/*64785*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64788*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*64800*/   /*Scope*/ 47, /*->64848*/
/*64801*/     OPC_CheckChild0Type, MVT::v16i8,
/*64803*/     OPC_RecordChild1, // #1 = $lane
/*64804*/     OPC_MoveChild, 1,
/*64806*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64809*/     OPC_MoveParent,
/*64810*/     OPC_CheckType, MVT::v16i8,
/*64812*/     OPC_EmitConvertToTarget, 1,
/*64814*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*64817*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*64826*/     OPC_EmitConvertToTarget, 1,
/*64828*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*64831*/     OPC_EmitInteger, MVT::i32, 14, 
/*64834*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64837*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*64848*/   /*Scope*/ 47, /*->64896*/
/*64849*/     OPC_CheckChild0Type, MVT::v8i16,
/*64851*/     OPC_RecordChild1, // #1 = $lane
/*64852*/     OPC_MoveChild, 1,
/*64854*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64857*/     OPC_MoveParent,
/*64858*/     OPC_CheckType, MVT::v8i16,
/*64860*/     OPC_EmitConvertToTarget, 1,
/*64862*/     OPC_EmitNodeXForm, 4, 2, // DSubReg_i16_reg
/*64865*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4 
/*64874*/     OPC_EmitConvertToTarget, 1,
/*64876*/     OPC_EmitNodeXForm, 5, 5, // SubReg_i16_lane
/*64879*/     OPC_EmitInteger, MVT::i32, 14, 
/*64882*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64885*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*64896*/   /*Scope*/ 47, /*->64944*/
/*64897*/     OPC_CheckChild0Type, MVT::v4i32,
/*64899*/     OPC_RecordChild1, // #1 = $lane
/*64900*/     OPC_MoveChild, 1,
/*64902*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64905*/     OPC_MoveParent,
/*64906*/     OPC_CheckType, MVT::v4i32,
/*64908*/     OPC_EmitConvertToTarget, 1,
/*64910*/     OPC_EmitNodeXForm, 6, 2, // DSubReg_i32_reg
/*64913*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*64922*/     OPC_EmitConvertToTarget, 1,
/*64924*/     OPC_EmitNodeXForm, 7, 5, // SubReg_i32_lane
/*64927*/     OPC_EmitInteger, MVT::i32, 14, 
/*64930*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64933*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*64944*/   /*Scope*/ 57, /*->65002*/
/*64945*/     OPC_CheckChild0Type, MVT::v2f32,
/*64947*/     OPC_RecordChild1, // #1 = $lane
/*64948*/     OPC_MoveChild, 1,
/*64950*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64953*/     OPC_MoveParent,
/*64954*/     OPC_SwitchType /*2 cases */, 21,  MVT::v2f32,// ->64978
/*64957*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64959*/       OPC_EmitConvertToTarget, 1,
/*64961*/       OPC_EmitInteger, MVT::i32, 14, 
/*64964*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64967*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLNfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLNfd:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 21,  MVT::v4f32,// ->65001
/*64980*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64982*/       OPC_EmitConvertToTarget, 1,
/*64984*/       OPC_EmitInteger, MVT::i32, 14, 
/*64987*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64990*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLNfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLNfq:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*65002*/   /*Scope*/ 47, /*->65050*/
/*65003*/     OPC_CheckChild0Type, MVT::v4f32,
/*65005*/     OPC_RecordChild1, // #1 = $lane
/*65006*/     OPC_MoveChild, 1,
/*65008*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65011*/     OPC_MoveParent,
/*65012*/     OPC_CheckType, MVT::v4f32,
/*65014*/     OPC_EmitConvertToTarget, 1,
/*65016*/     OPC_EmitNodeXForm, 6, 2, // DSubReg_i32_reg
/*65019*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*65028*/     OPC_EmitConvertToTarget, 1,
/*65030*/     OPC_EmitNodeXForm, 7, 5, // SubReg_i32_lane
/*65033*/     OPC_EmitInteger, MVT::i32, 14, 
/*65036*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65039*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLNfq), 0,
                  1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLNfq:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65050*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 15|128,1/*143*/,  TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->65198
/*65055*/   OPC_RecordChild0, // #0 = $src
/*65056*/   OPC_Scope, 27, /*->65085*/ // 5 children in Scope
/*65058*/     OPC_CheckChild0Type, MVT::v16i8,
/*65060*/     OPC_RecordChild1, // #1 = $start
/*65061*/     OPC_MoveChild, 1,
/*65063*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65066*/     OPC_CheckType, MVT::i32,
/*65068*/     OPC_MoveParent,
/*65069*/     OPC_CheckType, MVT::v8i8,
/*65071*/     OPC_EmitConvertToTarget, 1,
/*65073*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*65076*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*65085*/   /*Scope*/ 27, /*->65113*/
/*65086*/     OPC_CheckChild0Type, MVT::v8i16,
/*65088*/     OPC_RecordChild1, // #1 = $start
/*65089*/     OPC_MoveChild, 1,
/*65091*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65094*/     OPC_CheckType, MVT::i32,
/*65096*/     OPC_MoveParent,
/*65097*/     OPC_CheckType, MVT::v4i16,
/*65099*/     OPC_EmitConvertToTarget, 1,
/*65101*/     OPC_EmitNodeXForm, 4, 2, // DSubReg_i16_reg
/*65104*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*65113*/   /*Scope*/ 27, /*->65141*/
/*65114*/     OPC_CheckChild0Type, MVT::v4i32,
/*65116*/     OPC_RecordChild1, // #1 = $start
/*65117*/     OPC_MoveChild, 1,
/*65119*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65122*/     OPC_CheckType, MVT::i32,
/*65124*/     OPC_MoveParent,
/*65125*/     OPC_CheckType, MVT::v2i32,
/*65127*/     OPC_EmitConvertToTarget, 1,
/*65129*/     OPC_EmitNodeXForm, 6, 2, // DSubReg_i32_reg
/*65132*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*65141*/   /*Scope*/ 27, /*->65169*/
/*65142*/     OPC_CheckChild0Type, MVT::v2i64,
/*65144*/     OPC_RecordChild1, // #1 = $start
/*65145*/     OPC_MoveChild, 1,
/*65147*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65150*/     OPC_CheckType, MVT::i32,
/*65152*/     OPC_MoveParent,
/*65153*/     OPC_CheckType, MVT::v1i64,
/*65155*/     OPC_EmitConvertToTarget, 1,
/*65157*/     OPC_EmitNodeXForm, 15, 2, // DSubReg_f64_reg
/*65160*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v1i64, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*65169*/   /*Scope*/ 27, /*->65197*/
/*65170*/     OPC_CheckChild0Type, MVT::v4f32,
/*65172*/     OPC_RecordChild1, // #1 = $start
/*65173*/     OPC_MoveChild, 1,
/*65175*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65178*/     OPC_CheckType, MVT::i32,
/*65180*/     OPC_MoveParent,
/*65181*/     OPC_CheckType, MVT::v2f32,
/*65183*/     OPC_EmitConvertToTarget, 1,
/*65185*/     OPC_EmitNodeXForm, 6, 2, // DSubReg_i32_reg
/*65188*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*65197*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VEXT),// ->65405
/*65202*/   OPC_RecordChild0, // #0 = $Vn
/*65203*/   OPC_RecordChild1, // #1 = $Vm
/*65204*/   OPC_RecordChild2, // #2 = $index
/*65205*/   OPC_MoveChild, 2,
/*65207*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65210*/   OPC_MoveParent,
/*65211*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->65236
/*65214*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65216*/     OPC_EmitConvertToTarget, 2,
/*65218*/     OPC_EmitInteger, MVT::i32, 14, 
/*65221*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65224*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i16,// ->65260
/*65238*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65240*/     OPC_EmitConvertToTarget, 2,
/*65242*/     OPC_EmitInteger, MVT::i32, 14, 
/*65245*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65248*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2i32,// ->65284
/*65262*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65264*/     OPC_EmitConvertToTarget, 2,
/*65266*/     OPC_EmitInteger, MVT::i32, 14, 
/*65269*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65272*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v16i8,// ->65308
/*65286*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65288*/     OPC_EmitConvertToTarget, 2,
/*65290*/     OPC_EmitInteger, MVT::i32, 14, 
/*65293*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65296*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v8i16,// ->65332
/*65310*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65312*/     OPC_EmitConvertToTarget, 2,
/*65314*/     OPC_EmitInteger, MVT::i32, 14, 
/*65317*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65320*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i32,// ->65356
/*65334*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65336*/     OPC_EmitConvertToTarget, 2,
/*65338*/     OPC_EmitInteger, MVT::i32, 14, 
/*65341*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65344*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2f32,// ->65380
/*65358*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65360*/     OPC_EmitConvertToTarget, 2,
/*65362*/     OPC_EmitInteger, MVT::i32, 14, 
/*65365*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65368*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTdf), 0,
                  1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTdf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4f32,// ->65404
/*65382*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65384*/     OPC_EmitConvertToTarget, 2,
/*65386*/     OPC_EmitInteger, MVT::i32, 14, 
/*65389*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65392*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTqf), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTqf:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
            0, // EndSwitchType
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::TRAP),// ->65431
/*65408*/   OPC_RecordNode,   // #0 = 'trap' chained node
/*65409*/   OPC_Scope, 9, /*->65420*/ // 2 children in Scope
/*65411*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*65413*/     OPC_EmitMergeInputChains1_0,
/*65414*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (TRAP)
/*65420*/   /*Scope*/ 9, /*->65430*/
/*65421*/     OPC_CheckPatternPredicate, 16, // (Subtarget->isThumb())
/*65423*/     OPC_EmitMergeInputChains1_0,
/*65424*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (tTRAP)
/*65430*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 50,  TARGET_VAL(ARMISD::RET_FLAG),// ->65484
/*65434*/   OPC_RecordNode,   // #0 = 'ARMretflag' chained node
/*65435*/   OPC_CaptureGlueInput,
/*65436*/   OPC_Scope, 17, /*->65455*/ // 3 children in Scope
/*65438*/     OPC_CheckPatternPredicate, 48, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*65440*/     OPC_EmitMergeInputChains1_0,
/*65441*/     OPC_EmitInteger, MVT::i32, 14, 
/*65444*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65447*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (BX_RET)
/*65455*/   /*Scope*/ 17, /*->65473*/
/*65456*/     OPC_CheckPatternPredicate, 49, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*65458*/     OPC_EmitMergeInputChains1_0,
/*65459*/     OPC_EmitInteger, MVT::i32, 14, 
/*65462*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65465*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (MOVPCLR)
/*65473*/   /*Scope*/ 9, /*->65483*/
/*65474*/     OPC_CheckPatternPredicate, 16, // (Subtarget->isThumb())
/*65476*/     OPC_EmitMergeInputChains1_0,
/*65477*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (tBX_RET)
/*65483*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 39,  TARGET_VAL(ISD::BRIND),// ->65526
/*65487*/   OPC_RecordNode,   // #0 = 'brind' chained node
/*65488*/   OPC_RecordChild1, // #1 = $dst
/*65489*/   OPC_CheckChild1Type, MVT::i32,
/*65491*/   OPC_Scope, 10, /*->65503*/ // 3 children in Scope
/*65493*/     OPC_CheckPatternPredicate, 48, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*65495*/     OPC_EmitMergeInputChains1_0,
/*65496*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (BX GPR:i32:$dst)
/*65503*/   /*Scope*/ 10, /*->65514*/
/*65504*/     OPC_CheckPatternPredicate, 49, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*65506*/     OPC_EmitMergeInputChains1_0,
/*65507*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (MOVPCRX GPR:i32:$dst)
/*65514*/   /*Scope*/ 10, /*->65525*/
/*65515*/     OPC_CheckPatternPredicate, 16, // (Subtarget->isThumb())
/*65517*/     OPC_EmitMergeInputChains1_0,
/*65518*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$Rm) - Complexity = 3
              // Dst: (tBRIND GPR:i32:$Rm)
/*65525*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 79,  TARGET_VAL(ARMISD::CALL_NOLINK),// ->65608
/*65529*/   OPC_RecordNode,   // #0 = 'ARMcall_nolink' chained node
/*65530*/   OPC_CaptureGlueInput,
/*65531*/   OPC_RecordChild1, // #1 = $func
/*65532*/   OPC_CheckChild1Type, MVT::i32,
/*65534*/   OPC_Scope, 11, /*->65547*/ // 6 children in Scope
/*65536*/     OPC_CheckPatternPredicate, 50, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps()) && (!Subtarget->isTargetDarwin())
/*65538*/     OPC_EmitMergeInputChains1_0,
/*65539*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*65547*/   /*Scope*/ 11, /*->65559*/
/*65548*/     OPC_CheckPatternPredicate, 51, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps()) && (!Subtarget->isTargetDarwin())
/*65550*/     OPC_EmitMergeInputChains1_0,
/*65551*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*65559*/   /*Scope*/ 11, /*->65571*/
/*65560*/     OPC_CheckPatternPredicate, 52, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps()) && (Subtarget->isTargetDarwin())
/*65562*/     OPC_EmitMergeInputChains1_0,
/*65563*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BXr9_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (BXr9_CALL:i32 tGPR:i32:$func)
/*65571*/   /*Scope*/ 11, /*->65583*/
/*65572*/     OPC_CheckPatternPredicate, 53, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps()) && (Subtarget->isTargetDarwin())
/*65574*/     OPC_EmitMergeInputChains1_0,
/*65575*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRXr9_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (BMOVPCRXr9_CALL:i32 tGPR:i32:$func)
/*65583*/   /*Scope*/ 11, /*->65595*/
/*65584*/     OPC_CheckPatternPredicate, 54, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (!Subtarget->isTargetDarwin())
/*65586*/     OPC_EmitMergeInputChains1_0,
/*65587*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (tBX:i32 tGPR:i32:$func)
/*65595*/   /*Scope*/ 11, /*->65607*/
/*65596*/     OPC_CheckPatternPredicate, 55, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->isTargetDarwin())
/*65598*/     OPC_EmitMergeInputChains1_0,
/*65599*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBXr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (tBXr9:i32 tGPR:i32:$func)
/*65607*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::BR),// ->65654
/*65611*/   OPC_RecordNode,   // #0 = 'br' chained node
/*65612*/   OPC_RecordChild1, // #1 = $target
/*65613*/   OPC_MoveChild, 1,
/*65615*/   OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*65618*/   OPC_MoveParent,
/*65619*/   OPC_Scope, 10, /*->65631*/ // 3 children in Scope
/*65621*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*65623*/     OPC_EmitMergeInputChains1_0,
/*65624*/     OPC_MorphNodeTo, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (B (bb:Other):$target)
/*65631*/   /*Scope*/ 10, /*->65642*/
/*65632*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*65634*/     OPC_EmitMergeInputChains1_0,
/*65635*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (tB (bb:Other):$target)
/*65642*/   /*Scope*/ 10, /*->65653*/
/*65643*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*65645*/     OPC_EmitMergeInputChains1_0,
/*65646*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (t2B (bb:Other):$target)
/*65653*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 14,  TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->65671
/*65657*/   OPC_RecordNode,   // #0 = 'ARMMemBarrierMCR' chained node
/*65658*/   OPC_RecordChild1, // #1 = $zero
/*65659*/   OPC_CheckChild1Type, MVT::i32,
/*65661*/   OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*65663*/   OPC_EmitMergeInputChains1_0,
/*65664*/   OPC_MorphNodeTo, TARGET_VAL(ARM::DMB_MCR), 0|OPFL_Chain,
                0/*#VTs*/, 1/*#Ops*/, 1, 
            // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
            // Dst: (DMB_MCR GPR:i32:$zero)
          /*SwitchOpcode*/ 35,  TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->65709
/*65674*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_longjmp' chained node
/*65675*/   OPC_RecordChild1, // #1 = $src
/*65676*/   OPC_CheckChild1Type, MVT::i32,
/*65678*/   OPC_RecordChild2, // #2 = $scratch
/*65679*/   OPC_CheckChild2Type, MVT::i32,
/*65681*/   OPC_Scope, 12, /*->65695*/ // 2 children in Scope
/*65683*/     OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*65685*/     OPC_EmitMergeInputChains1_0,
/*65686*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*65695*/   /*Scope*/ 12, /*->65708*/
/*65696*/     OPC_CheckPatternPredicate, 38, // (Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*65698*/     OPC_EmitMergeInputChains1_0,
/*65699*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*65708*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 14,  TARGET_VAL(ARMISD::EH_SJLJ_DISPATCHSETUP),// ->65726
/*65712*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_dispatchsetup' chained node
/*65713*/   OPC_RecordChild1, // #1 = $src
/*65714*/   OPC_CheckChild1Type, MVT::i32,
/*65716*/   OPC_CheckPatternPredicate, 35, // (Subtarget->isTargetDarwin())
/*65718*/   OPC_EmitMergeInputChains1_0,
/*65719*/   OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_dispatchsetup), 0|OPFL_Chain,
                0/*#VTs*/, 1/*#Ops*/, 1, 
            // Src: (ARMeh_sjlj_dispatchsetup GPR:i32:$src) - Complexity = 3
            // Dst: (Int_eh_sjlj_dispatchsetup GPR:i32:$src)
          /*SwitchOpcode*/ 47,  TARGET_VAL(ARMISD::CMPFP),// ->65776
/*65729*/   OPC_RecordChild0, // #0 = $Dd
/*65730*/   OPC_Scope, 21, /*->65753*/ // 2 children in Scope
/*65732*/     OPC_CheckChild0Type, MVT::f64,
/*65734*/     OPC_RecordChild1, // #1 = $Dm
/*65735*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*65737*/     OPC_EmitInteger, MVT::i32, 14, 
/*65740*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65743*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*65753*/   /*Scope*/ 21, /*->65775*/
/*65754*/     OPC_CheckChild0Type, MVT::f32,
/*65756*/     OPC_RecordChild1, // #1 = $Sm
/*65757*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*65759*/     OPC_EmitInteger, MVT::i32, 14, 
/*65762*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65765*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*65775*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::CMPFPw0),// ->65822
/*65779*/   OPC_RecordChild0, // #0 = $Dd
/*65780*/   OPC_Scope, 19, /*->65801*/ // 2 children in Scope
/*65782*/     OPC_CheckChild0Type, MVT::f64,
/*65784*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*65786*/     OPC_EmitInteger, MVT::i32, 14, 
/*65789*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65792*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 DPR:f64:$Dd) - Complexity = 3
              // Dst: (VCMPEZD DPR:f64:$Dd)
/*65801*/   /*Scope*/ 19, /*->65821*/
/*65802*/     OPC_CheckChild0Type, MVT::f32,
/*65804*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*65806*/     OPC_EmitInteger, MVT::i32, 14, 
/*65809*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65812*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 SPR:f32:$Sd) - Complexity = 3
              // Dst: (VCMPEZS SPR:f32:$Sd)
/*65821*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 18,  TARGET_VAL(ARMISD::FMSTAT),// ->65843
/*65825*/   OPC_CaptureGlueInput,
/*65826*/   OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*65828*/   OPC_EmitInteger, MVT::i32, 14, 
/*65831*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65834*/   OPC_MorphNodeTo, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
            // Src: (arm_fmstat) - Complexity = 3
            // Dst: (FMSTAT:i32)
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCEQ),// ->66046
/*65847*/   OPC_RecordChild0, // #0 = $Vn
/*65848*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->65873
/*65851*/     OPC_CheckChild0Type, MVT::v8i8,
/*65853*/     OPC_RecordChild1, // #1 = $Vm
/*65854*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65856*/     OPC_EmitInteger, MVT::i32, 14, 
/*65859*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65862*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->65897
/*65875*/     OPC_CheckChild0Type, MVT::v4i16,
/*65877*/     OPC_RecordChild1, // #1 = $Vm
/*65878*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65880*/     OPC_EmitInteger, MVT::i32, 14, 
/*65883*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65886*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->65947
/*65899*/     OPC_Scope, 22, /*->65923*/ // 2 children in Scope
/*65901*/       OPC_CheckChild0Type, MVT::v2i32,
/*65903*/       OPC_RecordChild1, // #1 = $Vm
/*65904*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65906*/       OPC_EmitInteger, MVT::i32, 14, 
/*65909*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65912*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*65923*/     /*Scope*/ 22, /*->65946*/
/*65924*/       OPC_CheckChild0Type, MVT::v2f32,
/*65926*/       OPC_RecordChild1, // #1 = $Vm
/*65927*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65929*/       OPC_EmitInteger, MVT::i32, 14, 
/*65932*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65935*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*65946*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->65971
/*65949*/     OPC_CheckChild0Type, MVT::v16i8,
/*65951*/     OPC_RecordChild1, // #1 = $Vm
/*65952*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65954*/     OPC_EmitInteger, MVT::i32, 14, 
/*65957*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65960*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->65995
/*65973*/     OPC_CheckChild0Type, MVT::v8i16,
/*65975*/     OPC_RecordChild1, // #1 = $Vm
/*65976*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65978*/     OPC_EmitInteger, MVT::i32, 14, 
/*65981*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65984*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->66045
/*65997*/     OPC_Scope, 22, /*->66021*/ // 2 children in Scope
/*65999*/       OPC_CheckChild0Type, MVT::v4i32,
/*66001*/       OPC_RecordChild1, // #1 = $Vm
/*66002*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66004*/       OPC_EmitInteger, MVT::i32, 14, 
/*66007*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66010*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*66021*/     /*Scope*/ 22, /*->66044*/
/*66022*/       OPC_CheckChild0Type, MVT::v4f32,
/*66024*/       OPC_RecordChild1, // #1 = $Vm
/*66025*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66027*/       OPC_EmitInteger, MVT::i32, 14, 
/*66030*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66033*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66044*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCEQZ),// ->66233
/*66050*/   OPC_RecordChild0, // #0 = $Vm
/*66051*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->66074
/*66054*/     OPC_CheckChild0Type, MVT::v8i8,
/*66056*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66058*/     OPC_EmitInteger, MVT::i32, 14, 
/*66061*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66064*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->66096
/*66076*/     OPC_CheckChild0Type, MVT::v4i16,
/*66078*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66080*/     OPC_EmitInteger, MVT::i32, 14, 
/*66083*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66086*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->66142
/*66098*/     OPC_Scope, 20, /*->66120*/ // 2 children in Scope
/*66100*/       OPC_CheckChild0Type, MVT::v2i32,
/*66102*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66104*/       OPC_EmitInteger, MVT::i32, 14, 
/*66107*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66110*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*66120*/     /*Scope*/ 20, /*->66141*/
/*66121*/       OPC_CheckChild0Type, MVT::v2f32,
/*66123*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66125*/       OPC_EmitInteger, MVT::i32, 14, 
/*66128*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66131*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*66141*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->66164
/*66144*/     OPC_CheckChild0Type, MVT::v16i8,
/*66146*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66148*/     OPC_EmitInteger, MVT::i32, 14, 
/*66151*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66154*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->66186
/*66166*/     OPC_CheckChild0Type, MVT::v8i16,
/*66168*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66170*/     OPC_EmitInteger, MVT::i32, 14, 
/*66173*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66176*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->66232
/*66188*/     OPC_Scope, 20, /*->66210*/ // 2 children in Scope
/*66190*/       OPC_CheckChild0Type, MVT::v4i32,
/*66192*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66194*/       OPC_EmitInteger, MVT::i32, 14, 
/*66197*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66200*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*66210*/     /*Scope*/ 20, /*->66231*/
/*66211*/       OPC_CheckChild0Type, MVT::v4f32,
/*66213*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66215*/       OPC_EmitInteger, MVT::i32, 14, 
/*66218*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66221*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*66231*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGE),// ->66436
/*66237*/   OPC_RecordChild0, // #0 = $Vn
/*66238*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->66263
/*66241*/     OPC_CheckChild0Type, MVT::v8i8,
/*66243*/     OPC_RecordChild1, // #1 = $Vm
/*66244*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66246*/     OPC_EmitInteger, MVT::i32, 14, 
/*66249*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66252*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->66287
/*66265*/     OPC_CheckChild0Type, MVT::v4i16,
/*66267*/     OPC_RecordChild1, // #1 = $Vm
/*66268*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66270*/     OPC_EmitInteger, MVT::i32, 14, 
/*66273*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66276*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->66337
/*66289*/     OPC_Scope, 22, /*->66313*/ // 2 children in Scope
/*66291*/       OPC_CheckChild0Type, MVT::v2i32,
/*66293*/       OPC_RecordChild1, // #1 = $Vm
/*66294*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66296*/       OPC_EmitInteger, MVT::i32, 14, 
/*66299*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66302*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*66313*/     /*Scope*/ 22, /*->66336*/
/*66314*/       OPC_CheckChild0Type, MVT::v2f32,
/*66316*/       OPC_RecordChild1, // #1 = $Vm
/*66317*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66319*/       OPC_EmitInteger, MVT::i32, 14, 
/*66322*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66325*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66336*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->66361
/*66339*/     OPC_CheckChild0Type, MVT::v16i8,
/*66341*/     OPC_RecordChild1, // #1 = $Vm
/*66342*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66344*/     OPC_EmitInteger, MVT::i32, 14, 
/*66347*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66350*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->66385
/*66363*/     OPC_CheckChild0Type, MVT::v8i16,
/*66365*/     OPC_RecordChild1, // #1 = $Vm
/*66366*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66368*/     OPC_EmitInteger, MVT::i32, 14, 
/*66371*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66374*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->66435
/*66387*/     OPC_Scope, 22, /*->66411*/ // 2 children in Scope
/*66389*/       OPC_CheckChild0Type, MVT::v4i32,
/*66391*/       OPC_RecordChild1, // #1 = $Vm
/*66392*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66394*/       OPC_EmitInteger, MVT::i32, 14, 
/*66397*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66400*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*66411*/     /*Scope*/ 22, /*->66434*/
/*66412*/       OPC_CheckChild0Type, MVT::v4f32,
/*66414*/       OPC_RecordChild1, // #1 = $Vm
/*66415*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66417*/       OPC_EmitInteger, MVT::i32, 14, 
/*66420*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66423*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66434*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGEU),// ->66587
/*66440*/   OPC_RecordChild0, // #0 = $Vn
/*66441*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->66466
/*66444*/     OPC_CheckChild0Type, MVT::v8i8,
/*66446*/     OPC_RecordChild1, // #1 = $Vm
/*66447*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66449*/     OPC_EmitInteger, MVT::i32, 14, 
/*66452*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66455*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->66490
/*66468*/     OPC_CheckChild0Type, MVT::v4i16,
/*66470*/     OPC_RecordChild1, // #1 = $Vm
/*66471*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66473*/     OPC_EmitInteger, MVT::i32, 14, 
/*66476*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66479*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->66514
/*66492*/     OPC_CheckChild0Type, MVT::v2i32,
/*66494*/     OPC_RecordChild1, // #1 = $Vm
/*66495*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66497*/     OPC_EmitInteger, MVT::i32, 14, 
/*66500*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66503*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->66538
/*66516*/     OPC_CheckChild0Type, MVT::v16i8,
/*66518*/     OPC_RecordChild1, // #1 = $Vm
/*66519*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66521*/     OPC_EmitInteger, MVT::i32, 14, 
/*66524*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66527*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->66562
/*66540*/     OPC_CheckChild0Type, MVT::v8i16,
/*66542*/     OPC_RecordChild1, // #1 = $Vm
/*66543*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66545*/     OPC_EmitInteger, MVT::i32, 14, 
/*66548*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66551*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->66586
/*66564*/     OPC_CheckChild0Type, MVT::v4i32,
/*66566*/     OPC_RecordChild1, // #1 = $Vm
/*66567*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66569*/     OPC_EmitInteger, MVT::i32, 14, 
/*66572*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66575*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGEZ),// ->66774
/*66591*/   OPC_RecordChild0, // #0 = $Vm
/*66592*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->66615
/*66595*/     OPC_CheckChild0Type, MVT::v8i8,
/*66597*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66599*/     OPC_EmitInteger, MVT::i32, 14, 
/*66602*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66605*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->66637
/*66617*/     OPC_CheckChild0Type, MVT::v4i16,
/*66619*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66621*/     OPC_EmitInteger, MVT::i32, 14, 
/*66624*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66627*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->66683
/*66639*/     OPC_Scope, 20, /*->66661*/ // 2 children in Scope
/*66641*/       OPC_CheckChild0Type, MVT::v2i32,
/*66643*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66645*/       OPC_EmitInteger, MVT::i32, 14, 
/*66648*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66651*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*66661*/     /*Scope*/ 20, /*->66682*/
/*66662*/       OPC_CheckChild0Type, MVT::v2f32,
/*66664*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66666*/       OPC_EmitInteger, MVT::i32, 14, 
/*66669*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66672*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*66682*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->66705
/*66685*/     OPC_CheckChild0Type, MVT::v16i8,
/*66687*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66689*/     OPC_EmitInteger, MVT::i32, 14, 
/*66692*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66695*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->66727
/*66707*/     OPC_CheckChild0Type, MVT::v8i16,
/*66709*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66711*/     OPC_EmitInteger, MVT::i32, 14, 
/*66714*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66717*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->66773
/*66729*/     OPC_Scope, 20, /*->66751*/ // 2 children in Scope
/*66731*/       OPC_CheckChild0Type, MVT::v4i32,
/*66733*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66735*/       OPC_EmitInteger, MVT::i32, 14, 
/*66738*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66741*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*66751*/     /*Scope*/ 20, /*->66772*/
/*66752*/       OPC_CheckChild0Type, MVT::v4f32,
/*66754*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66756*/       OPC_EmitInteger, MVT::i32, 14, 
/*66759*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66762*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*66772*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLEZ),// ->66961
/*66778*/   OPC_RecordChild0, // #0 = $Vm
/*66779*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->66802
/*66782*/     OPC_CheckChild0Type, MVT::v8i8,
/*66784*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66786*/     OPC_EmitInteger, MVT::i32, 14, 
/*66789*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66792*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->66824
/*66804*/     OPC_CheckChild0Type, MVT::v4i16,
/*66806*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66808*/     OPC_EmitInteger, MVT::i32, 14, 
/*66811*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66814*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->66870
/*66826*/     OPC_Scope, 20, /*->66848*/ // 2 children in Scope
/*66828*/       OPC_CheckChild0Type, MVT::v2i32,
/*66830*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66832*/       OPC_EmitInteger, MVT::i32, 14, 
/*66835*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66838*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*66848*/     /*Scope*/ 20, /*->66869*/
/*66849*/       OPC_CheckChild0Type, MVT::v2f32,
/*66851*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66853*/       OPC_EmitInteger, MVT::i32, 14, 
/*66856*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66859*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*66869*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->66892
/*66872*/     OPC_CheckChild0Type, MVT::v16i8,
/*66874*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66876*/     OPC_EmitInteger, MVT::i32, 14, 
/*66879*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66882*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->66914
/*66894*/     OPC_CheckChild0Type, MVT::v8i16,
/*66896*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66898*/     OPC_EmitInteger, MVT::i32, 14, 
/*66901*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66904*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->66960
/*66916*/     OPC_Scope, 20, /*->66938*/ // 2 children in Scope
/*66918*/       OPC_CheckChild0Type, MVT::v4i32,
/*66920*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66922*/       OPC_EmitInteger, MVT::i32, 14, 
/*66925*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66928*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*66938*/     /*Scope*/ 20, /*->66959*/
/*66939*/       OPC_CheckChild0Type, MVT::v4f32,
/*66941*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66943*/       OPC_EmitInteger, MVT::i32, 14, 
/*66946*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66949*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*66959*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGT),// ->67164
/*66965*/   OPC_RecordChild0, // #0 = $Vn
/*66966*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->66991
/*66969*/     OPC_CheckChild0Type, MVT::v8i8,
/*66971*/     OPC_RecordChild1, // #1 = $Vm
/*66972*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66974*/     OPC_EmitInteger, MVT::i32, 14, 
/*66977*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66980*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->67015
/*66993*/     OPC_CheckChild0Type, MVT::v4i16,
/*66995*/     OPC_RecordChild1, // #1 = $Vm
/*66996*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66998*/     OPC_EmitInteger, MVT::i32, 14, 
/*67001*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67004*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->67065
/*67017*/     OPC_Scope, 22, /*->67041*/ // 2 children in Scope
/*67019*/       OPC_CheckChild0Type, MVT::v2i32,
/*67021*/       OPC_RecordChild1, // #1 = $Vm
/*67022*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67024*/       OPC_EmitInteger, MVT::i32, 14, 
/*67027*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67030*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*67041*/     /*Scope*/ 22, /*->67064*/
/*67042*/       OPC_CheckChild0Type, MVT::v2f32,
/*67044*/       OPC_RecordChild1, // #1 = $Vm
/*67045*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67047*/       OPC_EmitInteger, MVT::i32, 14, 
/*67050*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67053*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67064*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->67089
/*67067*/     OPC_CheckChild0Type, MVT::v16i8,
/*67069*/     OPC_RecordChild1, // #1 = $Vm
/*67070*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67072*/     OPC_EmitInteger, MVT::i32, 14, 
/*67075*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67078*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->67113
/*67091*/     OPC_CheckChild0Type, MVT::v8i16,
/*67093*/     OPC_RecordChild1, // #1 = $Vm
/*67094*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67096*/     OPC_EmitInteger, MVT::i32, 14, 
/*67099*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67102*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->67163
/*67115*/     OPC_Scope, 22, /*->67139*/ // 2 children in Scope
/*67117*/       OPC_CheckChild0Type, MVT::v4i32,
/*67119*/       OPC_RecordChild1, // #1 = $Vm
/*67120*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67122*/       OPC_EmitInteger, MVT::i32, 14, 
/*67125*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67128*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*67139*/     /*Scope*/ 22, /*->67162*/
/*67140*/       OPC_CheckChild0Type, MVT::v4f32,
/*67142*/       OPC_RecordChild1, // #1 = $Vm
/*67143*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67145*/       OPC_EmitInteger, MVT::i32, 14, 
/*67148*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67151*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67162*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGTU),// ->67315
/*67168*/   OPC_RecordChild0, // #0 = $Vn
/*67169*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->67194
/*67172*/     OPC_CheckChild0Type, MVT::v8i8,
/*67174*/     OPC_RecordChild1, // #1 = $Vm
/*67175*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67177*/     OPC_EmitInteger, MVT::i32, 14, 
/*67180*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67183*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->67218
/*67196*/     OPC_CheckChild0Type, MVT::v4i16,
/*67198*/     OPC_RecordChild1, // #1 = $Vm
/*67199*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67201*/     OPC_EmitInteger, MVT::i32, 14, 
/*67204*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67207*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->67242
/*67220*/     OPC_CheckChild0Type, MVT::v2i32,
/*67222*/     OPC_RecordChild1, // #1 = $Vm
/*67223*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67225*/     OPC_EmitInteger, MVT::i32, 14, 
/*67228*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67231*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->67266
/*67244*/     OPC_CheckChild0Type, MVT::v16i8,
/*67246*/     OPC_RecordChild1, // #1 = $Vm
/*67247*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67249*/     OPC_EmitInteger, MVT::i32, 14, 
/*67252*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67255*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->67290
/*67268*/     OPC_CheckChild0Type, MVT::v8i16,
/*67270*/     OPC_RecordChild1, // #1 = $Vm
/*67271*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67273*/     OPC_EmitInteger, MVT::i32, 14, 
/*67276*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67279*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->67314
/*67292*/     OPC_CheckChild0Type, MVT::v4i32,
/*67294*/     OPC_RecordChild1, // #1 = $Vm
/*67295*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67297*/     OPC_EmitInteger, MVT::i32, 14, 
/*67300*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67303*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGTZ),// ->67502
/*67319*/   OPC_RecordChild0, // #0 = $Vm
/*67320*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->67343
/*67323*/     OPC_CheckChild0Type, MVT::v8i8,
/*67325*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67327*/     OPC_EmitInteger, MVT::i32, 14, 
/*67330*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67333*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->67365
/*67345*/     OPC_CheckChild0Type, MVT::v4i16,
/*67347*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67349*/     OPC_EmitInteger, MVT::i32, 14, 
/*67352*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67355*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->67411
/*67367*/     OPC_Scope, 20, /*->67389*/ // 2 children in Scope
/*67369*/       OPC_CheckChild0Type, MVT::v2i32,
/*67371*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67373*/       OPC_EmitInteger, MVT::i32, 14, 
/*67376*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67379*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*67389*/     /*Scope*/ 20, /*->67410*/
/*67390*/       OPC_CheckChild0Type, MVT::v2f32,
/*67392*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67394*/       OPC_EmitInteger, MVT::i32, 14, 
/*67397*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67400*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*67410*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->67433
/*67413*/     OPC_CheckChild0Type, MVT::v16i8,
/*67415*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67417*/     OPC_EmitInteger, MVT::i32, 14, 
/*67420*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67423*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->67455
/*67435*/     OPC_CheckChild0Type, MVT::v8i16,
/*67437*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67439*/     OPC_EmitInteger, MVT::i32, 14, 
/*67442*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67445*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->67501
/*67457*/     OPC_Scope, 20, /*->67479*/ // 2 children in Scope
/*67459*/       OPC_CheckChild0Type, MVT::v4i32,
/*67461*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67463*/       OPC_EmitInteger, MVT::i32, 14, 
/*67466*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67469*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*67479*/     /*Scope*/ 20, /*->67500*/
/*67480*/       OPC_CheckChild0Type, MVT::v4f32,
/*67482*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67484*/       OPC_EmitInteger, MVT::i32, 14, 
/*67487*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67490*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*67500*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLTZ),// ->67689
/*67506*/   OPC_RecordChild0, // #0 = $Vm
/*67507*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->67530
/*67510*/     OPC_CheckChild0Type, MVT::v8i8,
/*67512*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67514*/     OPC_EmitInteger, MVT::i32, 14, 
/*67517*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67520*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->67552
/*67532*/     OPC_CheckChild0Type, MVT::v4i16,
/*67534*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67536*/     OPC_EmitInteger, MVT::i32, 14, 
/*67539*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67542*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->67598
/*67554*/     OPC_Scope, 20, /*->67576*/ // 2 children in Scope
/*67556*/       OPC_CheckChild0Type, MVT::v2i32,
/*67558*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67560*/       OPC_EmitInteger, MVT::i32, 14, 
/*67563*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67566*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*67576*/     /*Scope*/ 20, /*->67597*/
/*67577*/       OPC_CheckChild0Type, MVT::v2f32,
/*67579*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67581*/       OPC_EmitInteger, MVT::i32, 14, 
/*67584*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67587*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*67597*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->67620
/*67600*/     OPC_CheckChild0Type, MVT::v16i8,
/*67602*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67604*/     OPC_EmitInteger, MVT::i32, 14, 
/*67607*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67610*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->67642
/*67622*/     OPC_CheckChild0Type, MVT::v8i16,
/*67624*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67626*/     OPC_EmitInteger, MVT::i32, 14, 
/*67629*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67632*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->67688
/*67644*/     OPC_Scope, 20, /*->67666*/ // 2 children in Scope
/*67646*/       OPC_CheckChild0Type, MVT::v4i32,
/*67648*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67650*/       OPC_EmitInteger, MVT::i32, 14, 
/*67653*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67656*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*67666*/     /*Scope*/ 20, /*->67687*/
/*67667*/       OPC_CheckChild0Type, MVT::v4f32,
/*67669*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67671*/       OPC_EmitInteger, MVT::i32, 14, 
/*67674*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67677*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*67687*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VTST),// ->67840
/*67693*/   OPC_RecordChild0, // #0 = $Vn
/*67694*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->67719
/*67697*/     OPC_CheckChild0Type, MVT::v8i8,
/*67699*/     OPC_RecordChild1, // #1 = $Vm
/*67700*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67702*/     OPC_EmitInteger, MVT::i32, 14, 
/*67705*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67708*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->67743
/*67721*/     OPC_CheckChild0Type, MVT::v4i16,
/*67723*/     OPC_RecordChild1, // #1 = $Vm
/*67724*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67726*/     OPC_EmitInteger, MVT::i32, 14, 
/*67729*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67732*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->67767
/*67745*/     OPC_CheckChild0Type, MVT::v2i32,
/*67747*/     OPC_RecordChild1, // #1 = $Vm
/*67748*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67750*/     OPC_EmitInteger, MVT::i32, 14, 
/*67753*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67756*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->67791
/*67769*/     OPC_CheckChild0Type, MVT::v16i8,
/*67771*/     OPC_RecordChild1, // #1 = $Vm
/*67772*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67774*/     OPC_EmitInteger, MVT::i32, 14, 
/*67777*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67780*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->67815
/*67793*/     OPC_CheckChild0Type, MVT::v8i16,
/*67795*/     OPC_RecordChild1, // #1 = $Vm
/*67796*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67798*/     OPC_EmitInteger, MVT::i32, 14, 
/*67801*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67804*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->67839
/*67817*/     OPC_CheckChild0Type, MVT::v4i32,
/*67819*/     OPC_RecordChild1, // #1 = $Vm
/*67820*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67822*/     OPC_EmitInteger, MVT::i32, 14, 
/*67825*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67828*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::TRUNCATE),// ->67912
/*67843*/   OPC_RecordChild0, // #0 = $Vm
/*67844*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->67867
/*67847*/     OPC_CheckChild0Type, MVT::v8i16,
/*67849*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67851*/     OPC_EmitInteger, MVT::i32, 14, 
/*67854*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67857*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->67889
/*67869*/     OPC_CheckChild0Type, MVT::v4i32,
/*67871*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67873*/     OPC_EmitInteger, MVT::i32, 14, 
/*67876*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67879*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
            /*SwitchType*/ 20,  MVT::v2i32,// ->67911
/*67891*/     OPC_CheckChild0Type, MVT::v2i64,
/*67893*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67895*/     OPC_EmitInteger, MVT::i32, 14, 
/*67898*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67901*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
              // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::SIGN_EXTEND),// ->67984
/*67915*/   OPC_RecordChild0, // #0 = $Vm
/*67916*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->67939
/*67919*/     OPC_CheckChild0Type, MVT::v8i8,
/*67921*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67923*/     OPC_EmitInteger, MVT::i32, 14, 
/*67926*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67929*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->67961
/*67941*/     OPC_CheckChild0Type, MVT::v4i16,
/*67943*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67945*/     OPC_EmitInteger, MVT::i32, 14, 
/*67948*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67951*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
            /*SwitchType*/ 20,  MVT::v2i64,// ->67983
/*67963*/     OPC_CheckChild0Type, MVT::v2i32,
/*67965*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67967*/     OPC_EmitInteger, MVT::i32, 14, 
/*67970*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67973*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_SINT),// ->68034
/*67987*/   OPC_RecordChild0, // #0 = $Vm
/*67988*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->68011
/*67991*/     OPC_CheckChild0Type, MVT::v2f32,
/*67993*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67995*/     OPC_EmitInteger, MVT::i32, 14, 
/*67998*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68001*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sd), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->68033
/*68013*/     OPC_CheckChild0Type, MVT::v4f32,
/*68015*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68017*/     OPC_EmitInteger, MVT::i32, 14, 
/*68020*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68023*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_UINT),// ->68084
/*68037*/   OPC_RecordChild0, // #0 = $Vm
/*68038*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->68061
/*68041*/     OPC_CheckChild0Type, MVT::v2f32,
/*68043*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68045*/     OPC_EmitInteger, MVT::i32, 14, 
/*68048*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68051*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2ud), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->68083
/*68063*/     OPC_CheckChild0Type, MVT::v4f32,
/*68065*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68067*/     OPC_EmitInteger, MVT::i32, 14, 
/*68070*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68073*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2uq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 35|128,1/*163*/,  TARGET_VAL(ARMISD::VREV64),// ->68251
/*68088*/   OPC_RecordChild0, // #0 = $Vm
/*68089*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->68110
/*68092*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68094*/     OPC_EmitInteger, MVT::i32, 14, 
/*68097*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68100*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->68130
/*68112*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68114*/     OPC_EmitInteger, MVT::i32, 14, 
/*68117*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68120*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i32,// ->68150
/*68132*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68134*/     OPC_EmitInteger, MVT::i32, 14, 
/*68137*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68140*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->68170
/*68152*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68154*/     OPC_EmitInteger, MVT::i32, 14, 
/*68157*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68160*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->68190
/*68172*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68174*/     OPC_EmitInteger, MVT::i32, 14, 
/*68177*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68180*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->68210
/*68192*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68194*/     OPC_EmitInteger, MVT::i32, 14, 
/*68197*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68200*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
            /*SwitchType*/ 18,  MVT::v2f32,// ->68230
/*68212*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68214*/     OPC_EmitInteger, MVT::i32, 14, 
/*68217*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68220*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64df), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VREV64df:v2f32 DPR:v2f32:$Vm)
            /*SwitchType*/ 18,  MVT::v4f32,// ->68250
/*68232*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68234*/     OPC_EmitInteger, MVT::i32, 14, 
/*68237*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68240*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64qf), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VREV64qf:v4f32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 83,  TARGET_VAL(ARMISD::VREV32),// ->68337
/*68254*/   OPC_RecordChild0, // #0 = $Vm
/*68255*/   OPC_SwitchType /*4 cases */, 18,  MVT::v8i8,// ->68276
/*68258*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68260*/     OPC_EmitInteger, MVT::i32, 14, 
/*68263*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68266*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->68296
/*68278*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68280*/     OPC_EmitInteger, MVT::i32, 14, 
/*68283*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68286*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->68316
/*68298*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68300*/     OPC_EmitInteger, MVT::i32, 14, 
/*68303*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68306*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->68336
/*68318*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68320*/     OPC_EmitInteger, MVT::i32, 14, 
/*68323*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68326*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::VREV16),// ->68383
/*68340*/   OPC_RecordChild0, // #0 = $Vm
/*68341*/   OPC_SwitchType /*2 cases */, 18,  MVT::v8i8,// ->68362
/*68344*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68346*/     OPC_EmitInteger, MVT::i32, 14, 
/*68349*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68352*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->68382
/*68364*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68366*/     OPC_EmitInteger, MVT::i32, 14, 
/*68369*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68372*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 67|128,2/*323*/,  TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->68710
/*68387*/   OPC_RecordChild0, // #0 = $src
/*68388*/   OPC_Scope, 116|128,1/*244*/, /*->68635*/ // 3 children in Scope
/*68391*/     OPC_CheckChild0Type, MVT::i32,
/*68393*/     OPC_SwitchType /*6 cases */, 28,  MVT::v8i8,// ->68424
/*68396*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #1 
/*68403*/       OPC_EmitInteger, MVT::i32, 0, 
/*68406*/       OPC_EmitInteger, MVT::i32, 14, 
/*68409*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68412*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v4i16,// ->68454
/*68426*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #1 
/*68433*/       OPC_EmitInteger, MVT::i32, 0, 
/*68436*/       OPC_EmitInteger, MVT::i32, 14, 
/*68439*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68442*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v2i32,// ->68484
/*68456*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #1 
/*68463*/       OPC_EmitInteger, MVT::i32, 0, 
/*68466*/       OPC_EmitInteger, MVT::i32, 14, 
/*68469*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68472*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 48,  MVT::v16i8,// ->68534
/*68486*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v16i8, 0/*#Ops*/,  // Results = #1 
/*68493*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #2 
/*68500*/       OPC_EmitInteger, MVT::i32, 0, 
/*68503*/       OPC_EmitInteger, MVT::i32, 14, 
/*68506*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68509*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6 
/*68521*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*68524*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v8i16,// ->68584
/*68536*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i16, 0/*#Ops*/,  // Results = #1 
/*68543*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #2 
/*68550*/       OPC_EmitInteger, MVT::i32, 0, 
/*68553*/       OPC_EmitInteger, MVT::i32, 14, 
/*68556*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68559*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6 
/*68571*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*68574*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v4i32,// ->68634
/*68586*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i32, 0/*#Ops*/,  // Results = #1 
/*68593*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #2 
/*68600*/       OPC_EmitInteger, MVT::i32, 0, 
/*68603*/       OPC_EmitInteger, MVT::i32, 14, 
/*68606*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68609*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6 
/*68621*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*68624*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
              0, // EndSwitchType
/*68635*/   /*Scope*/ 48, /*->68684*/
/*68636*/     OPC_CheckChild0Type, MVT::f32,
/*68638*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->68661
/*68641*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*68648*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68651*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
              /*SwitchType*/ 20,  MVT::v4f32,// ->68683
/*68663*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1 
/*68670*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68673*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
              0, // EndSwitchType
/*68684*/   /*Scope*/ 24, /*->68709*/
/*68685*/     OPC_CheckChild0Type, MVT::f64,
/*68687*/     OPC_CheckType, MVT::v2f64,
/*68689*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f64, 0/*#Ops*/,  // Results = #1 
/*68696*/     OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*68699*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
              // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
              // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*68709*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::SINT_TO_FP),// ->68760
/*68713*/   OPC_RecordChild0, // #0 = $Vm
/*68714*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->68737
/*68717*/     OPC_CheckChild0Type, MVT::v2i32,
/*68719*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68721*/     OPC_EmitInteger, MVT::i32, 14, 
/*68724*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68727*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4f32,// ->68759
/*68739*/     OPC_CheckChild0Type, MVT::v4i32,
/*68741*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68743*/     OPC_EmitInteger, MVT::i32, 14, 
/*68746*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68749*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::UINT_TO_FP),// ->68810
/*68763*/   OPC_RecordChild0, // #0 = $Vm
/*68764*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->68787
/*68767*/     OPC_CheckChild0Type, MVT::v2i32,
/*68769*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68771*/     OPC_EmitInteger, MVT::i32, 14, 
/*68774*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68777*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4f32,// ->68809
/*68789*/     OPC_CheckChild0Type, MVT::v4i32,
/*68791*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68793*/     OPC_EmitInteger, MVT::i32, 14, 
/*68796*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68799*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          0, // EndSwitchOpcode
    0
  }; // Total Array size is 68812 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 553
  // #OPC_RecordNode                     = 41
  // #OPC_RecordChild                    = 1840
  // #OPC_RecordMemRef                   = 14
  // #OPC_CaptureGlueInput               = 11
  // #OPC_MoveChild                      = 2029
  // #OPC_MoveParent                     = 2707
  // #OPC_CheckSame                      = 228
  // #OPC_CheckPatternPredicate          = 1805
  // #OPC_CheckPredicate                 = 517
  // #OPC_CheckOpcode                    = 1102
  // #OPC_SwitchOpcode                   = 49
  // #OPC_CheckType                      = 1188
  // #OPC_SwitchType                     = 194
  // #OPC_CheckChildType                 = 1132
  // #OPC_CheckInteger                   = 498
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 52
  // #OPC_CheckComplexPat                = 236
  // #OPC_CheckAndImm                    = 286
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 3
  // #OPC_EmitInteger                    = 1872
  // #OPC_EmitStringInteger              = 90
  // #OPC_EmitRegister                   = 2015
  // #OPC_EmitConvertToTarget            = 601
  // #OPC_EmitMergeInputChains           = 265
  // #OPC_EmitCopyToReg                  = 0
  // #OPC_EmitNode                       = 193
  // #OPC_EmitNodeXForm                  = 148
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 68
  // #OPC_MorphNodeTo                    = 1963

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckPatternPredicate(unsigned PredNo) const {
  switch (PredNo) {
  default: assert(0 && "Invalid predicate in table?");
  case 0: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops());
  case 1: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops());
  case 2: return (Subtarget->isThumb2());
  case 3: return (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2());
  case 4: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 5: return (!Subtarget->isThumb());
  case 6: return (Subtarget->hasNEON());
  case 7: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 8: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps());
  case 9: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 10: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops());
  case 11: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 12: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 13: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops());
  case 14: return (Subtarget->hasVFP2());
  case 15: return (!Subtarget->isThumb()) && (Subtarget->useMovt());
  case 16: return (Subtarget->isThumb());
  case 17: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP());
  case 18: return (Subtarget->hasNEON()) && (Subtarget->hasFP16());
  case 19: return (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx());
  case 20: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx());
  case 21: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 22: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx());
  case 23: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 24: return (!Subtarget->isThumb()) && (!Subtarget->isTargetDarwin());
  case 25: return (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin());
  case 26: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin());
  case 27: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin());
  case 28: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin());
  case 29: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin());
  case 30: return (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 31: return (Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 32: return (Subtarget->isThumb2()) && (Subtarget->useMovt());
  case 33: return (!Subtarget->isThumb()) && (!Subtarget->useMovt());
  case 34: return (Subtarget->isThumb2()) && (!Subtarget->useMovt());
  case 35: return (Subtarget->isTargetDarwin());
  case 36: return (!Subtarget->isTargetDarwin());
  case 37: return (Subtarget->isThumb()) && (!Subtarget->isTargetDarwin());
  case 38: return (Subtarget->isThumb()) && (Subtarget->isTargetDarwin());
  case 39: return (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 40: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 41: return (!Subtarget->isThumb()) && (Subtarget->hasVFP2());
  case 42: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 43: return (Subtarget->isThumb2()) && (Subtarget->hasVFP2());
  case 44: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 45: return (Subtarget->hasDivide()) && (Subtarget->isThumb2());
  case 46: return (!HonorSignDependentRoundingFPMath());
  case 47: return (Subtarget->hasVFP3());
  case 48: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps());
  case 49: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 50: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps()) && (!Subtarget->isTargetDarwin());
  case 51: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps()) && (!Subtarget->isTargetDarwin());
  case 52: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps()) && (Subtarget->isTargetDarwin());
  case 53: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps()) && (Subtarget->isTargetDarwin());
  case 54: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (!Subtarget->isTargetDarwin());
  case 55: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->isTargetDarwin());
  }
}

bool CheckNodePredicate(SDNode *Node, unsigned PredNo) const {
  switch (PredNo) {
  default: assert(0 && "Invalid predicate in table?");
  case 0: { // Predicate_lsl_amt
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (N->getZExtValue() < 32);

  }
  case 1: { // Predicate_asr_amt
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (N->getZExtValue() <= 32);

  }
  case 2: { // Predicate_imm1_15
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (int32_t)N->getZExtValue() >= 1 && (int32_t)N->getZExtValue() < 16;

  }
  case 3: { // Predicate_imm16_31
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (int32_t)N->getZExtValue() >= 16 && (int32_t)N->getZExtValue() < 32;

  }
  case 4: { // Predicate_lo16AllZero
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 5: { // Predicate_t2_so_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
 return Pred_t2_so_imm(N); 
  }
  case 6: { // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 7: { // Predicate_so_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
 return Pred_so_imm(N); 
  }
  case 8: { // Predicate_t2_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 9: { // Predicate_rot_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    int32_t v = (int32_t)N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 10: { // Predicate_sext_16_node
    SDNode *N = Node;

  return CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17;

  }
  case 11: { // Predicate_imm0_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(-N->getZExtValue()) < 255;

  }
  case 12: { // Predicate_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(-(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 13: { // Predicate_imm0_7
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)N->getZExtValue() < 8;

  }
  case 14: { // Predicate_imm8_255
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)N->getZExtValue() >= 8 && (uint32_t)N->getZExtValue() < 256;

  }
  case 15: { // Predicate_imm0_7_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 16: { // Predicate_imm8_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 17: { // Predicate_imm0_4095
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)N->getZExtValue() < 4096;

  }
  case 18: { // Predicate_t2_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(-((uint32_t)N->getZExtValue())) != -1;

  }
  case 19: { // Predicate_imm0_4095_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 20: { // Predicate_bf_inv_mask_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 21: { // Predicate_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 22: { // Predicate_imm1_31
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (int32_t)N->getZExtValue() >= 1 && (int32_t)N->getZExtValue() < 32;

  }
  case 23: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 24: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 25: { // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 26: { // Predicate_post_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 27: { // Predicate_post_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 28: { // Predicate_post_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 29: { // Predicate_istore
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 30: { // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 31: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 32: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 33: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 34: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 35: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 36: { // Predicate_pre_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 37: { // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 38: { // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 39: { // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 40: { // Predicate_and_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 41: { // Predicate_xor_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 42: { // Predicate_imm0_255
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)N->getZExtValue() < 256;

  }
  case 43: { // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 44: { // Predicate_zextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 45: { // Predicate_zextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 46: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 47: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 48: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 49: { // Predicate_zextloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 50: { // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 51: { // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 52: { // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 53: { // Predicate_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 54: { // Predicate_adde_dead_carry
    SDNode *N = Node;
return !N->hasAnyUseOfValue(1);
  }
  case 55: { // Predicate_adde_live_carry
    SDNode *N = Node;
return N->hasAnyUseOfValue(1);
  }
  case 56: { // Predicate_imm0_255_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 57: { // Predicate_sube_dead_carry
    SDNode *N = Node;
return !N->hasAnyUseOfValue(1);
  }
  case 58: { // Predicate_sube_live_carry
    SDNode *N = Node;
return N->hasAnyUseOfValue(1);
  }
  case 59: { // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 60: { // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 61: { // Predicate_fadd_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 62: { // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 63: { // Predicate_imm0_65535
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)N->getZExtValue() < 65536;

  }
  case 64: { // Predicate_arm_i32imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (Subtarget->hasV6T2Ops())
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 65: { // Predicate_thumb_immshifted
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 66: { // Predicate_imm0_255_comp
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 67: { // Predicate_atomic_load_add_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 68: { // Predicate_atomic_load_add_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 69: { // Predicate_atomic_load_add_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 70: { // Predicate_atomic_load_sub_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 71: { // Predicate_atomic_load_sub_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 72: { // Predicate_atomic_load_sub_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 73: { // Predicate_atomic_load_and_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 74: { // Predicate_atomic_load_and_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 75: { // Predicate_atomic_load_and_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 76: { // Predicate_atomic_load_or_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 77: { // Predicate_atomic_load_or_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 78: { // Predicate_atomic_load_or_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 79: { // Predicate_atomic_load_xor_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 80: { // Predicate_atomic_load_xor_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 81: { // Predicate_atomic_load_xor_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 82: { // Predicate_atomic_load_nand_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 83: { // Predicate_atomic_load_nand_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 84: { // Predicate_atomic_load_nand_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 85: { // Predicate_atomic_swap_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 86: { // Predicate_atomic_swap_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 87: { // Predicate_atomic_swap_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 88: { // Predicate_atomic_cmp_swap_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 89: { // Predicate_atomic_cmp_swap_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 90: { // Predicate_atomic_cmp_swap_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 91: { // Predicate_vfp_f64imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM::getVFPf64Imm(N->getValueAPF()) != -1;
    
  }
  case 92: { // Predicate_vfp_f32imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM::getVFPf32Imm(N->getValueAPF()) != -1;
    
  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent, SDValue N,
                         unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: assert(0 && "Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
    return SelectT2ShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 1:
    Result.resize(NextRes+3);
    return SelectShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 2:
    Result.resize(NextRes+3);
    return SelectShiftShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 3:
    Result.resize(NextRes+3);
    return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 4:
    Result.resize(NextRes+2);
    return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 5:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 8:
    Result.resize(NextRes+3);
    return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 9:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+1);
    return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 11:
    Result.resize(NextRes+2);
    return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+3);
    return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 13:
    Result.resize(NextRes+2);
    return SelectAddrMode2Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 17:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 18:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 19:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 20:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 23:
    Result.resize(NextRes+2);
    return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) {
  switch (XFormNo) {
  default: assert(0 && "Invalid xform # in table?");
  case 0: {  // lsl_shift_imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Sh = ARM_AM::getSORegOpc(ARM_AM::lsl, N->getZExtValue());
  return CurDAG->getTargetConstant(Sh, MVT::i32);

  }
  case 1: {  // asr_shift_imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Sh = ARM_AM::getSORegOpc(ARM_AM::asr, N->getZExtValue());
  return CurDAG->getTargetConstant(Sh, MVT::i32);

  }
  case 2: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, MVT::i32);

  }
  case 3: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 4: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, MVT::i32);

  }
  case 5: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, MVT::i32);

  }
  case 6: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, MVT::i32);

  }
  case 7: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, MVT::i32);

  }
  case 8: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 9: {  // so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 10: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), MVT::i32);

  }
  case 11: {  // so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), MVT::i32);

  }
  case 12: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 13: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, MVT::i32);

  }
  case 14: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, MVT::i32);

  }
  case 15: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), MVT::i32);

  }
  case 16: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), MVT::i32);

  }
  case 17: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 18: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  }
}

