============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/TD/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Teriia
   Run Date =   Sat Jul  2 19:51:01 2022

   Run on =     DESKTOP-ND05MAH
============================================================
RUN-1002 : start command "open_project SDRV4_0.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/ip/fifo8in.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../../../rtl/PWM.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../../../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(696)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1158)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../../../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../../../rtl/Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../../../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../../../rtl/filter.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../../../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../../../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/gmii2rgmii.v
HDL-1007 : analyze verilog file ../../../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../../../rtl/ip/oddr.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/counter_test.v
RUN-1001 : Project manager successfully analyzed 75 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SDRV4_0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db ../syn_1/SDRV4_0_gate.db" in  1.870549s wall, 1.703125s user + 0.156250s system = 1.859375s CPU (99.4%)

RUN-1004 : used memory is 343 MB, reserved memory is 319 MB, peak memory is 350 MB
RUN-1002 : start command "read_sdc ../../../pin/timing_cons.sdc"
USR-1009 : NO module with IP_SDC ...
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "create_clock -name adc_clkl -period 62.5 -waveform 0 31.25 "
RUN-1102 : create_clock: clock name: adc_clkl, type: 0, period: 62500, rise: 0, fall: 31250.
RUN-1002 : start command "get_nets  rgmii_rxc "
RUN-1002 : start command "create_clock -name rgmii_rxcl -period 8 -waveform 0 4 "
RUN-1102 : create_clock: clock name: rgmii_rxcl, type: 0, period: 8000, rise: 0, fall: 4000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "get_nets differentiator/filter/CLK"
RUN-1002 : start command "create_generated_clock -name filter_clkl -source  -master_clock adc_clkl -divide_by 32 -phase 0 "
RUN-1002 : start command "get_clocks adc_clkl"
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "get_clocks adc_clkl"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "get_clocks rgmii_rxcl"
RUN-1002 : start command "set_false_path -from  -to "
SYN-1001 : 	kept net: differentiator/clk(differentiator/clk_syn_1)
SYN-1001 : 	kept net: differentiator/filter/CLK(differentiator/filter/CLK_syn_5)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../../pin/timing_cons.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SDR_Pad
SYN-5055 WARNING: The kept net PLL/clk0_out will be merged to another kept net CW_clk
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CW_clk driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net differentiator/clk is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net QN8027_clk_dup_1 is clkc2 of pll PLL/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc3 of pll PLL/pll_inst.
SYN-4019 : Net clk_in_dup_1 is refclk of pll PLL/pll_inst.
SYN-4020 : Net clk_in_dup_1 is fbclk of pll PLL/pll_inst.
SYN-4024 : Net "differentiator/filter/CLK" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "rgmii_rxc_dup_1" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/rowcnt[1]" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/sa_clk" drives clk pins.
SYN-4024 : Net "u_spi_master/u_spictrl/u_clkgen/spi_clk" drives clk pins.
SYN-4024 : Net "i2c/DUT_FIFO_TX/w_counter_n" drives clk pins.
SYN-4024 : Net "APBTube/ClkDiv/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net APBTube/ClkDiv/div_clk as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/rowcnt[1] as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/sa_clk as clock net
SYN-4025 : Tag rtl::Net CW_clk as clock net
SYN-4025 : Tag rtl::Net QN8027_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net differentiator/clk as clock net
SYN-4025 : Tag rtl::Net differentiator/filter/CLK as clock net
SYN-4025 : Tag rtl::Net i2c/DUT_FIFO_TX/w_counter_n as clock net
SYN-4025 : Tag rtl::Net rgmii_rxc_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net u_spi_master/u_spictrl/u_clkgen/spi_clk as clock net
SYN-4026 : Tagged 13 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net differentiator/filter/CLK to drive 449 clock pins.
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net rgmii_rxc_dup_1 to drive 95 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/rowcnt[1] to drive 26 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/sa_clk to drive 10 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_spi_master/u_spictrl/u_clkgen/spi_clk to drive 5 clock pins.
SYN-4015 : Create BUFG instance for clk Net i2c/DUT_FIFO_TX/w_counter_n to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net APBTube/ClkDiv/div_clk to drive 2 clock pins.
PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 13064 instances
RUN-0007 : 8434 luts, 3410 seqs, 714 mslices, 370 lslices, 79 pads, 14 brams, 29 dsps
RUN-1001 : There are total 15583 nets
RUN-1001 : 9288 nets have 2 pins
RUN-1001 : 4793 nets have [3 - 5] pins
RUN-1001 : 855 nets have [6 - 10] pins
RUN-1001 : 320 nets have [11 - 20] pins
RUN-1001 : 307 nets have [21 - 99] pins
RUN-1001 : 20 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     380     
RUN-1001 :   No   |  No   |  Yes  |     928     
RUN-1001 :   No   |  Yes  |  No   |     107     
RUN-1001 :   Yes  |  No   |  No   |     803     
RUN-1001 :   Yes  |  No   |  Yes  |    1059     
RUN-1001 :   Yes  |  Yes  |  No   |     133     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    10   |  88   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 107
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13062 instances, 8434 luts, 3410 seqs, 1084 slices, 191 macros(1084 instances: 714 mslices 370 lslices)
PHY-3001 : Huge net LCD_RST_dup_37 with 1521 pins
PHY-0007 : Cell area utilization is 54%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 64640, tnet num: 15284, tinst num: 13062, tnode num: 76505, tedge num: 106877.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15284 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.517870s wall, 1.375000s user + 0.140625s system = 1.515625s CPU (99.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.4377e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13062.
PHY-3001 : Level 1 #clusters 1790.
PHY-3001 : End clustering;  0.106498s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (88.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 54%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.28465e+06, overlap = 455.875
PHY-3002 : Step(2): len = 1.13359e+06, overlap = 468.188
PHY-3002 : Step(3): len = 811848, overlap = 577.562
PHY-3002 : Step(4): len = 717433, overlap = 621.5
PHY-3002 : Step(5): len = 573267, overlap = 717.875
PHY-3002 : Step(6): len = 500145, overlap = 784.75
PHY-3002 : Step(7): len = 410907, overlap = 870.812
PHY-3002 : Step(8): len = 356357, overlap = 938.531
PHY-3002 : Step(9): len = 305011, overlap = 1010.25
PHY-3002 : Step(10): len = 269740, overlap = 1053.97
PHY-3002 : Step(11): len = 234503, overlap = 1117.28
PHY-3002 : Step(12): len = 213051, overlap = 1168.94
PHY-3002 : Step(13): len = 190792, overlap = 1179.19
PHY-3002 : Step(14): len = 169693, overlap = 1197.53
PHY-3002 : Step(15): len = 153443, overlap = 1244.47
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.69717e-06
PHY-3002 : Step(16): len = 160311, overlap = 1208
PHY-3002 : Step(17): len = 213574, overlap = 1102.09
PHY-3002 : Step(18): len = 222673, overlap = 1070.72
PHY-3002 : Step(19): len = 231575, overlap = 1082.09
PHY-3002 : Step(20): len = 227693, overlap = 1084.62
PHY-3002 : Step(21): len = 223962, overlap = 1062.47
PHY-3002 : Step(22): len = 217726, overlap = 1061.78
PHY-3002 : Step(23): len = 216026, overlap = 1037.53
PHY-3002 : Step(24): len = 214626, overlap = 1022.5
PHY-3002 : Step(25): len = 212548, overlap = 1005.16
PHY-3002 : Step(26): len = 209757, overlap = 991.281
PHY-3002 : Step(27): len = 207983, overlap = 1006.75
PHY-3002 : Step(28): len = 206812, overlap = 995.375
PHY-3002 : Step(29): len = 204345, overlap = 994.219
PHY-3002 : Step(30): len = 202534, overlap = 1006.5
PHY-3002 : Step(31): len = 201000, overlap = 996.844
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.39435e-06
PHY-3002 : Step(32): len = 213809, overlap = 975.25
PHY-3002 : Step(33): len = 230231, overlap = 964.781
PHY-3002 : Step(34): len = 238198, overlap = 956.438
PHY-3002 : Step(35): len = 241999, overlap = 967.406
PHY-3002 : Step(36): len = 242895, overlap = 954.625
PHY-3002 : Step(37): len = 243200, overlap = 922.844
PHY-3002 : Step(38): len = 242212, overlap = 913.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.78869e-06
PHY-3002 : Step(39): len = 259876, overlap = 882.438
PHY-3002 : Step(40): len = 280752, overlap = 827.844
PHY-3002 : Step(41): len = 293495, overlap = 770.594
PHY-3002 : Step(42): len = 298204, overlap = 769.812
PHY-3002 : Step(43): len = 296194, overlap = 763.562
PHY-3002 : Step(44): len = 294244, overlap = 791
PHY-3002 : Step(45): len = 291982, overlap = 797.719
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.35774e-05
PHY-3002 : Step(46): len = 316981, overlap = 754.75
PHY-3002 : Step(47): len = 339677, overlap = 686.031
PHY-3002 : Step(48): len = 354104, overlap = 633.25
PHY-3002 : Step(49): len = 357514, overlap = 630.406
PHY-3002 : Step(50): len = 353905, overlap = 630.719
PHY-3002 : Step(51): len = 352453, overlap = 636.969
PHY-3002 : Step(52): len = 350065, overlap = 640.906
PHY-3002 : Step(53): len = 349997, overlap = 645.531
PHY-3002 : Step(54): len = 350415, overlap = 646.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.71548e-05
PHY-3002 : Step(55): len = 380909, overlap = 595.781
PHY-3002 : Step(56): len = 407492, overlap = 558.312
PHY-3002 : Step(57): len = 420021, overlap = 523.25
PHY-3002 : Step(58): len = 422536, overlap = 512.906
PHY-3002 : Step(59): len = 419815, overlap = 506.719
PHY-3002 : Step(60): len = 418803, overlap = 498.406
PHY-3002 : Step(61): len = 416639, overlap = 501.656
PHY-3002 : Step(62): len = 416384, overlap = 491.812
PHY-3002 : Step(63): len = 415207, overlap = 486.938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.43095e-05
PHY-3002 : Step(64): len = 442154, overlap = 455.844
PHY-3002 : Step(65): len = 460670, overlap = 411.562
PHY-3002 : Step(66): len = 472031, overlap = 401.844
PHY-3002 : Step(67): len = 476341, overlap = 389.438
PHY-3002 : Step(68): len = 476097, overlap = 378.781
PHY-3002 : Step(69): len = 476115, overlap = 376.406
PHY-3002 : Step(70): len = 474310, overlap = 377.094
PHY-3002 : Step(71): len = 472605, overlap = 377.562
PHY-3002 : Step(72): len = 472594, overlap = 375.219
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000108619
PHY-3002 : Step(73): len = 495053, overlap = 330.906
PHY-3002 : Step(74): len = 513851, overlap = 272.688
PHY-3002 : Step(75): len = 521083, overlap = 267.125
PHY-3002 : Step(76): len = 525950, overlap = 269.375
PHY-3002 : Step(77): len = 530058, overlap = 266.719
PHY-3002 : Step(78): len = 531934, overlap = 258.219
PHY-3002 : Step(79): len = 529278, overlap = 265.844
PHY-3002 : Step(80): len = 528028, overlap = 278.375
PHY-3002 : Step(81): len = 528112, overlap = 290.844
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000217238
PHY-3002 : Step(82): len = 544077, overlap = 258.469
PHY-3002 : Step(83): len = 558198, overlap = 236.594
PHY-3002 : Step(84): len = 564088, overlap = 238.375
PHY-3002 : Step(85): len = 567066, overlap = 238.062
PHY-3002 : Step(86): len = 569617, overlap = 247.031
PHY-3002 : Step(87): len = 570554, overlap = 227.188
PHY-3002 : Step(88): len = 569329, overlap = 221.469
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000416168
PHY-3002 : Step(89): len = 577190, overlap = 213.406
PHY-3002 : Step(90): len = 584982, overlap = 204.719
PHY-3002 : Step(91): len = 589520, overlap = 202.188
PHY-3002 : Step(92): len = 593024, overlap = 194.531
PHY-3002 : Step(93): len = 596046, overlap = 191.219
PHY-3002 : Step(94): len = 598616, overlap = 187.969
PHY-3002 : Step(95): len = 598634, overlap = 189.625
PHY-3002 : Step(96): len = 598859, overlap = 186
PHY-3002 : Step(97): len = 599817, overlap = 181.188
PHY-3002 : Step(98): len = 599875, overlap = 187.969
PHY-3002 : Step(99): len = 599875, overlap = 178.312
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000736456
PHY-3002 : Step(100): len = 604942, overlap = 176.562
PHY-3002 : Step(101): len = 609534, overlap = 167.5
PHY-3002 : Step(102): len = 612001, overlap = 168.156
PHY-3002 : Step(103): len = 613694, overlap = 170.156
PHY-3002 : Step(104): len = 615567, overlap = 177.344
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00138313
PHY-3002 : Step(105): len = 620085, overlap = 171.844
PHY-3002 : Step(106): len = 627463, overlap = 166.406
PHY-3002 : Step(107): len = 631521, overlap = 156.625
PHY-3002 : Step(108): len = 634886, overlap = 151.719
PHY-3002 : Step(109): len = 637703, overlap = 146.812
PHY-3002 : Step(110): len = 639184, overlap = 140.688
PHY-3002 : Step(111): len = 638792, overlap = 146.875
PHY-3002 : Step(112): len = 638889, overlap = 141.688
PHY-3002 : Step(113): len = 640480, overlap = 148.688
PHY-3002 : Step(114): len = 641490, overlap = 147.094
PHY-3002 : Step(115): len = 640864, overlap = 142.156
PHY-3002 : Step(116): len = 640694, overlap = 143.688
PHY-3002 : Step(117): len = 641884, overlap = 142.156
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00238674
PHY-3002 : Step(118): len = 643472, overlap = 145.438
PHY-3002 : Step(119): len = 645332, overlap = 147.719
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015183s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (102.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/15583.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 893216, over cnt = 1986(5%), over = 11261, worst = 52
PHY-1001 : End global iterations;  0.714303s wall, 1.093750s user + 0.203125s system = 1.296875s CPU (181.6%)

PHY-1001 : Congestion index: top1 = 105.11, top5 = 79.23, top10 = 67.54, top15 = 60.20.
PHY-3001 : End congestion estimation;  0.912793s wall, 1.296875s user + 0.203125s system = 1.500000s CPU (164.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15284 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.711266s wall, 0.656250s user + 0.046875s system = 0.703125s CPU (98.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000222726
PHY-3002 : Step(120): len = 789601, overlap = 67
PHY-3002 : Step(121): len = 786457, overlap = 58.7812
PHY-3002 : Step(122): len = 778667, overlap = 62
PHY-3002 : Step(123): len = 776499, overlap = 57.8125
PHY-3002 : Step(124): len = 778416, overlap = 52.9688
PHY-3002 : Step(125): len = 779561, overlap = 46.7188
PHY-3002 : Step(126): len = 779987, overlap = 40.375
PHY-3002 : Step(127): len = 777909, overlap = 38.9688
PHY-3002 : Step(128): len = 776092, overlap = 37.0938
PHY-3002 : Step(129): len = 774562, overlap = 33.1875
PHY-3002 : Step(130): len = 771427, overlap = 28.4375
PHY-3002 : Step(131): len = 766977, overlap = 28.125
PHY-3002 : Step(132): len = 761840, overlap = 33.875
PHY-3002 : Step(133): len = 758035, overlap = 32.9375
PHY-3002 : Step(134): len = 755666, overlap = 29.8125
PHY-3002 : Step(135): len = 753238, overlap = 30.5625
PHY-3002 : Step(136): len = 750508, overlap = 30.0625
PHY-3002 : Step(137): len = 748844, overlap = 30.1562
PHY-3002 : Step(138): len = 747407, overlap = 29.0625
PHY-3002 : Step(139): len = 745837, overlap = 33.2812
PHY-3002 : Step(140): len = 744114, overlap = 35.0312
PHY-3002 : Step(141): len = 742655, overlap = 40.0938
PHY-3002 : Step(142): len = 741644, overlap = 43.5938
PHY-3002 : Step(143): len = 740233, overlap = 42.9375
PHY-3002 : Step(144): len = 738208, overlap = 41.875
PHY-3002 : Step(145): len = 736187, overlap = 44.5625
PHY-3002 : Step(146): len = 734731, overlap = 41.9062
PHY-3002 : Step(147): len = 732831, overlap = 40.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000445453
PHY-3002 : Step(148): len = 741320, overlap = 39
PHY-3002 : Step(149): len = 744393, overlap = 36.7188
PHY-3002 : Step(150): len = 751558, overlap = 38.4375
PHY-3002 : Step(151): len = 754517, overlap = 34.1875
PHY-3002 : Step(152): len = 756126, overlap = 33.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000890141
PHY-3002 : Step(153): len = 764539, overlap = 27.8125
PHY-3002 : Step(154): len = 769585, overlap = 27.1875
PHY-3002 : Step(155): len = 772197, overlap = 26.2812
PHY-3002 : Step(156): len = 775442, overlap = 26.2812
PHY-3002 : Step(157): len = 779777, overlap = 29.8438
PHY-3002 : Step(158): len = 783577, overlap = 27.3125
PHY-3002 : Step(159): len = 785523, overlap = 26.625
PHY-3002 : Step(160): len = 788728, overlap = 24.5938
PHY-3002 : Step(161): len = 790704, overlap = 23.8438
PHY-3002 : Step(162): len = 794260, overlap = 20.375
PHY-3002 : Step(163): len = 795869, overlap = 20.0625
PHY-3002 : Step(164): len = 797346, overlap = 19.5
PHY-3002 : Step(165): len = 797917, overlap = 19.5312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00159736
PHY-3002 : Step(166): len = 800414, overlap = 18.625
PHY-3002 : Step(167): len = 802715, overlap = 18.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 75/15583.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 918160, over cnt = 2906(8%), over = 13089, worst = 70
PHY-1001 : End global iterations;  0.995608s wall, 1.703125s user + 0.093750s system = 1.796875s CPU (180.5%)

PHY-1001 : Congestion index: top1 = 101.44, top5 = 78.92, top10 = 68.53, top15 = 62.05.
PHY-3001 : End congestion estimation;  1.248093s wall, 1.968750s user + 0.093750s system = 2.062500s CPU (165.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15284 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.776438s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000261945
PHY-3002 : Step(168): len = 790903, overlap = 150.031
PHY-3002 : Step(169): len = 779525, overlap = 118.312
PHY-3002 : Step(170): len = 766440, overlap = 99.9062
PHY-3002 : Step(171): len = 752205, overlap = 103.562
PHY-3002 : Step(172): len = 739987, overlap = 106.75
PHY-3002 : Step(173): len = 728114, overlap = 103.438
PHY-3002 : Step(174): len = 718422, overlap = 104.344
PHY-3002 : Step(175): len = 709917, overlap = 106.719
PHY-3002 : Step(176): len = 700424, overlap = 114.531
PHY-3002 : Step(177): len = 694816, overlap = 111.969
PHY-3002 : Step(178): len = 689124, overlap = 117.094
PHY-3002 : Step(179): len = 682559, overlap = 122.156
PHY-3002 : Step(180): len = 678851, overlap = 129.75
PHY-3002 : Step(181): len = 675886, overlap = 130.688
PHY-3002 : Step(182): len = 672504, overlap = 135.281
PHY-3002 : Step(183): len = 670571, overlap = 137.312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000523891
PHY-3002 : Step(184): len = 678465, overlap = 129.312
PHY-3002 : Step(185): len = 681522, overlap = 127.781
PHY-3002 : Step(186): len = 686172, overlap = 124.219
PHY-3002 : Step(187): len = 695074, overlap = 118.781
PHY-3002 : Step(188): len = 699873, overlap = 107.594
PHY-3002 : Step(189): len = 701787, overlap = 103.406
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00104778
PHY-3002 : Step(190): len = 706993, overlap = 102.281
PHY-3002 : Step(191): len = 712949, overlap = 93.6562
PHY-3002 : Step(192): len = 719669, overlap = 90.75
PHY-3002 : Step(193): len = 725288, overlap = 83.9688
PHY-3002 : Step(194): len = 728607, overlap = 84.75
PHY-3002 : Step(195): len = 732721, overlap = 79.25
PHY-3002 : Step(196): len = 735474, overlap = 77.3438
PHY-3002 : Step(197): len = 738112, overlap = 75.7812
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 64640, tnet num: 15284, tinst num: 13062, tnode num: 76505, tedge num: 106877.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.273279s wall, 1.156250s user + 0.109375s system = 1.265625s CPU (99.4%)

RUN-1004 : used memory is 545 MB, reserved memory is 533 MB, peak memory is 639 MB
OPT-1001 : Total overflow 347.72 peak overflow 3.62
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 468/15583.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 869280, over cnt = 3247(9%), over = 12248, worst = 29
PHY-1001 : End global iterations;  1.251750s wall, 1.906250s user + 0.109375s system = 2.015625s CPU (161.0%)

PHY-1001 : Congestion index: top1 = 93.15, top5 = 73.73, top10 = 64.73, top15 = 59.28.
PHY-1001 : End incremental global routing;  1.499158s wall, 2.156250s user + 0.109375s system = 2.265625s CPU (151.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15284 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.704672s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (99.8%)

OPT-1001 : 25 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 79 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 12946 has valid locations, 177 needs to be replaced
PHY-3001 : design contains 13214 instances, 8445 luts, 3551 seqs, 1084 slices, 191 macros(1084 instances: 714 mslices 370 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 754083
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13688/15735.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 878040, over cnt = 3256(9%), over = 12269, worst = 29
PHY-1001 : End global iterations;  0.207811s wall, 0.250000s user + 0.046875s system = 0.296875s CPU (142.9%)

PHY-1001 : Congestion index: top1 = 92.89, top5 = 73.87, top10 = 64.94, top15 = 59.58.
PHY-3001 : End congestion estimation;  0.480565s wall, 0.500000s user + 0.062500s system = 0.562500s CPU (117.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 65213, tnet num: 15436, tinst num: 13214, tnode num: 77444, tedge num: 107719.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.252860s wall, 1.218750s user + 0.031250s system = 1.250000s CPU (99.8%)

RUN-1004 : used memory is 589 MB, reserved memory is 586 MB, peak memory is 650 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15436 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.166656s wall, 2.046875s user + 0.109375s system = 2.156250s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(198): len = 753434, overlap = 0
PHY-3002 : Step(199): len = 752944, overlap = 0
PHY-3002 : Step(200): len = 752697, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13801/15735.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 877456, over cnt = 3251(9%), over = 12273, worst = 29
PHY-1001 : End global iterations;  0.172895s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (126.5%)

PHY-1001 : Congestion index: top1 = 93.25, top5 = 74.05, top10 = 65.05, top15 = 59.65.
PHY-3001 : End congestion estimation;  0.450504s wall, 0.453125s user + 0.046875s system = 0.500000s CPU (111.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15436 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.791347s wall, 0.734375s user + 0.046875s system = 0.781250s CPU (98.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000603979
PHY-3002 : Step(201): len = 752536, overlap = 76.6562
PHY-3002 : Step(202): len = 752585, overlap = 76.5938
PHY-3001 : Final: Len = 752585, Over = 76.5938
PHY-3001 : End incremental placement;  4.407315s wall, 4.484375s user + 0.468750s system = 4.953125s CPU (112.4%)

OPT-1001 : Total overflow 349.50 peak overflow 3.62
OPT-1001 : End high-fanout net optimization;  7.051706s wall, 7.765625s user + 0.593750s system = 8.359375s CPU (118.5%)

OPT-1001 : Current memory(MB): used = 648, reserve = 638, peak = 662.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13780/15735.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 879416, over cnt = 3261(9%), over = 11667, worst = 29
PHY-1002 : len = 938504, over cnt = 2391(6%), over = 6245, worst = 25
PHY-1002 : len = 993480, over cnt = 949(2%), over = 2033, worst = 19
PHY-1002 : len = 1.01436e+06, over cnt = 386(1%), over = 748, worst = 14
PHY-1002 : len = 1.02436e+06, over cnt = 11(0%), over = 19, worst = 5
PHY-1001 : End global iterations;  2.049862s wall, 2.718750s user + 0.078125s system = 2.796875s CPU (136.4%)

PHY-1001 : Congestion index: top1 = 70.28, top5 = 62.39, top10 = 58.00, top15 = 55.05.
OPT-1001 : End congestion update;  2.382078s wall, 3.046875s user + 0.093750s system = 3.140625s CPU (131.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15436 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.682327s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (98.5%)

OPT-0007 : Start: WNS -28750 TNS -315184 NUM_FEPS 11
OPT-6001 CRITICAL-WARNING: Abort timing optimization due to too bad WNS.
OPT-1001 : Current memory(MB): used = 644, reserve = 633, peak = 662.
OPT-1001 : End physical optimization;  11.673893s wall, 13.125000s user + 0.812500s system = 13.937500s CPU (119.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8445 LUT to BLE ...
SYN-4008 : Packed 8445 LUT and 1406 SEQ to BLE.
SYN-4003 : Packing 2145 remaining SEQ's ...
SYN-4005 : Packed 1927 SEQ with LUT/SLICE
SYN-4006 : 5174 single LUT's are left
SYN-4006 : 218 single SEQ's are left
SYN-4011 : Packing model "SDR_Pad" (AL_USER_NORMAL) with 8663/9891 primitive instances ...
PHY-3001 : End packing;  1.009673s wall, 0.953125s user + 0.046875s system = 1.000000s CPU (99.0%)

PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 6036 instances
RUN-1001 : 2950 mslices, 2950 lslices, 79 pads, 14 brams, 29 dsps
RUN-1001 : There are total 14587 nets
RUN-1001 : 7671 nets have 2 pins
RUN-1001 : 5072 nets have [3 - 5] pins
RUN-1001 : 1020 nets have [6 - 10] pins
RUN-1001 : 384 nets have [11 - 20] pins
RUN-1001 : 434 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 6034 instances, 5900 slices, 191 macros(1084 instances: 714 mslices 370 lslices)
PHY-3001 : Cell area utilization is 66%
PHY-3001 : After packing: Len = 772716, Over = 201.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8420/14587.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 991176, over cnt = 2219(6%), over = 3535, worst = 7
PHY-1002 : len = 995336, over cnt = 1600(4%), over = 2317, worst = 6
PHY-1002 : len = 1.01298e+06, over cnt = 673(1%), over = 884, worst = 5
PHY-1002 : len = 1.02478e+06, over cnt = 157(0%), over = 216, worst = 5
PHY-1002 : len = 1.02924e+06, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End global iterations;  1.859395s wall, 2.375000s user + 0.109375s system = 2.484375s CPU (133.6%)

PHY-1001 : Congestion index: top1 = 70.82, top5 = 62.77, top10 = 58.29, top15 = 55.31.
PHY-3001 : End congestion estimation;  2.214947s wall, 2.718750s user + 0.125000s system = 2.843750s CPU (128.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 63145, tnet num: 14288, tinst num: 6034, tnode num: 73060, tedge num: 108047.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.527542s wall, 1.484375s user + 0.046875s system = 1.531250s CPU (100.2%)

RUN-1004 : used memory is 598 MB, reserved memory is 593 MB, peak memory is 662 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.304798s wall, 2.203125s user + 0.093750s system = 2.296875s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.00781e-05
PHY-3002 : Step(203): len = 752860, overlap = 201
PHY-3002 : Step(204): len = 741661, overlap = 222
PHY-3002 : Step(205): len = 733491, overlap = 235.75
PHY-3002 : Step(206): len = 726295, overlap = 244.5
PHY-3002 : Step(207): len = 721234, overlap = 247.75
PHY-3002 : Step(208): len = 715480, overlap = 251.5
PHY-3002 : Step(209): len = 711367, overlap = 255.25
PHY-3002 : Step(210): len = 706712, overlap = 258.75
PHY-3002 : Step(211): len = 702269, overlap = 257
PHY-3002 : Step(212): len = 699474, overlap = 261.25
PHY-3002 : Step(213): len = 695586, overlap = 267
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000140156
PHY-3002 : Step(214): len = 712015, overlap = 234.25
PHY-3002 : Step(215): len = 724027, overlap = 222.25
PHY-3002 : Step(216): len = 730994, overlap = 218.5
PHY-3002 : Step(217): len = 735965, overlap = 218
PHY-3002 : Step(218): len = 739536, overlap = 214.25
PHY-3002 : Step(219): len = 743329, overlap = 201
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000280312
PHY-3002 : Step(220): len = 760327, overlap = 181.75
PHY-3002 : Step(221): len = 770824, overlap = 172.5
PHY-3002 : Step(222): len = 779968, overlap = 162.75
PHY-3002 : Step(223): len = 787578, overlap = 153.5
PHY-3002 : Step(224): len = 789735, overlap = 151.5
PHY-3002 : Step(225): len = 791221, overlap = 152.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000560625
PHY-3002 : Step(226): len = 801980, overlap = 142.5
PHY-3002 : Step(227): len = 811843, overlap = 138.75
PHY-3002 : Step(228): len = 820200, overlap = 129.75
PHY-3002 : Step(229): len = 828828, overlap = 127.75
PHY-3002 : Step(230): len = 833161, overlap = 128
PHY-3002 : Step(231): len = 837287, overlap = 126.75
PHY-3002 : Step(232): len = 840183, overlap = 123.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00111645
PHY-3002 : Step(233): len = 847765, overlap = 118.75
PHY-3002 : Step(234): len = 854424, overlap = 116.5
PHY-3002 : Step(235): len = 860067, overlap = 118
PHY-3002 : Step(236): len = 869467, overlap = 113.5
PHY-3002 : Step(237): len = 876553, overlap = 104.75
PHY-3002 : Step(238): len = 879408, overlap = 106.5
PHY-3002 : Step(239): len = 880327, overlap = 104.5
PHY-3002 : Step(240): len = 883297, overlap = 107.75
PHY-3002 : Step(241): len = 883657, overlap = 107
PHY-3002 : Step(242): len = 884313, overlap = 103.5
PHY-3002 : Step(243): len = 885438, overlap = 106.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00192811
PHY-3002 : Step(244): len = 889558, overlap = 105.25
PHY-3002 : Step(245): len = 894279, overlap = 103.5
PHY-3002 : Step(246): len = 900299, overlap = 101.5
PHY-3002 : Step(247): len = 906906, overlap = 101.75
PHY-3002 : Step(248): len = 910556, overlap = 105
PHY-3002 : Step(249): len = 913374, overlap = 103.25
PHY-3002 : Step(250): len = 916469, overlap = 101
PHY-3002 : Step(251): len = 919052, overlap = 99.75
PHY-3002 : Step(252): len = 920999, overlap = 100.25
PHY-3002 : Step(253): len = 922414, overlap = 98.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00360745
PHY-3002 : Step(254): len = 925050, overlap = 99
PHY-3002 : Step(255): len = 929778, overlap = 95.25
PHY-3002 : Step(256): len = 934093, overlap = 92
PHY-3002 : Step(257): len = 936826, overlap = 89.25
PHY-3002 : Step(258): len = 939847, overlap = 89.5
PHY-3002 : Step(259): len = 943340, overlap = 90
PHY-3002 : Step(260): len = 947693, overlap = 93.75
PHY-3002 : Step(261): len = 949375, overlap = 93
PHY-3002 : Step(262): len = 950449, overlap = 89.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00626359
PHY-3002 : Step(263): len = 951911, overlap = 87
PHY-3002 : Step(264): len = 954729, overlap = 86.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.657763s wall, 1.203125s user + 3.203125s system = 4.406250s CPU (265.8%)

PHY-3001 : Trial Legalized: Len = 982918
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 115/14587.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.15787e+06, over cnt = 2870(8%), over = 5123, worst = 8
PHY-1002 : len = 1.17691e+06, over cnt = 1868(5%), over = 2915, worst = 8
PHY-1002 : len = 1.19706e+06, over cnt = 794(2%), over = 1314, worst = 8
PHY-1002 : len = 1.21111e+06, over cnt = 161(0%), over = 288, worst = 7
PHY-1002 : len = 1.21486e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.607870s wall, 4.109375s user + 0.265625s system = 4.375000s CPU (167.8%)

PHY-1001 : Congestion index: top1 = 65.95, top5 = 59.74, top10 = 55.88, top15 = 53.36.
PHY-3001 : End congestion estimation;  3.001538s wall, 4.468750s user + 0.281250s system = 4.750000s CPU (158.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.800399s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (97.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000337889
PHY-3002 : Step(265): len = 940879, overlap = 33.75
PHY-3002 : Step(266): len = 921231, overlap = 41.5
PHY-3002 : Step(267): len = 901829, overlap = 57
PHY-3002 : Step(268): len = 887221, overlap = 73.25
PHY-3002 : Step(269): len = 877927, overlap = 78.75
PHY-3002 : Step(270): len = 871470, overlap = 88.75
PHY-3002 : Step(271): len = 864786, overlap = 97.75
PHY-3002 : Step(272): len = 860672, overlap = 102.25
PHY-3002 : Step(273): len = 857644, overlap = 102.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000667455
PHY-3002 : Step(274): len = 867249, overlap = 96.25
PHY-3002 : Step(275): len = 874002, overlap = 95.5
PHY-3002 : Step(276): len = 880251, overlap = 90.5
PHY-3002 : Step(277): len = 883827, overlap = 86.75
PHY-3002 : Step(278): len = 885328, overlap = 83.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025514s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (122.5%)

PHY-3001 : Legalized: Len = 898961, Over = 0
PHY-3001 : Spreading special nets. 50 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.051583s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (90.9%)

PHY-3001 : 75 instances has been re-located, deltaX = 22, deltaY = 52, maxDist = 2.
PHY-3001 : Final: Len = 900070, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 63145, tnet num: 14288, tinst num: 6034, tnode num: 73060, tedge num: 108047.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.639260s wall, 1.593750s user + 0.046875s system = 1.640625s CPU (100.1%)

RUN-1004 : used memory is 606 MB, reserved memory is 608 MB, peak memory is 687 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3163/14587.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.07954e+06, over cnt = 2720(7%), over = 4579, worst = 7
PHY-1002 : len = 1.09786e+06, over cnt = 1588(4%), over = 2279, worst = 7
PHY-1002 : len = 1.11484e+06, over cnt = 756(2%), over = 1045, worst = 6
PHY-1002 : len = 1.12456e+06, over cnt = 278(0%), over = 418, worst = 5
PHY-1002 : len = 1.13104e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.273802s wall, 3.515625s user + 0.125000s system = 3.640625s CPU (160.1%)

PHY-1001 : Congestion index: top1 = 65.28, top5 = 59.34, top10 = 55.84, top15 = 53.34.
PHY-1001 : End incremental global routing;  2.600965s wall, 3.843750s user + 0.125000s system = 3.968750s CPU (152.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.785884s wall, 0.687500s user + 0.046875s system = 0.734375s CPU (93.4%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 79 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5942 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 6037 instances, 5903 slices, 191 macros(1084 instances: 714 mslices 370 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 900631
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13377/14590.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.13191e+06, over cnt = 20(0%), over = 21, worst = 2
PHY-1002 : len = 1.13194e+06, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 1.13199e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.453687s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (99.9%)

PHY-1001 : Congestion index: top1 = 65.28, top5 = 59.34, top10 = 55.85, top15 = 53.34.
PHY-3001 : End congestion estimation;  0.805267s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (100.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 63178, tnet num: 14291, tinst num: 6037, tnode num: 73102, tedge num: 108095.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.724961s wall, 1.593750s user + 0.109375s system = 1.703125s CPU (98.7%)

RUN-1004 : used memory is 637 MB, reserved memory is 632 MB, peak memory is 697 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14291 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.513264s wall, 2.343750s user + 0.156250s system = 2.500000s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(279): len = 900325, overlap = 0
PHY-3002 : Step(280): len = 900314, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13373/14590.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.13143e+06, over cnt = 14(0%), over = 17, worst = 3
PHY-1002 : len = 1.1315e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1.13151e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.460886s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (94.9%)

PHY-1001 : Congestion index: top1 = 65.28, top5 = 59.34, top10 = 55.84, top15 = 53.33.
PHY-3001 : End congestion estimation;  0.818208s wall, 0.765625s user + 0.046875s system = 0.812500s CPU (99.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14291 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.803754s wall, 0.765625s user + 0.031250s system = 0.796875s CPU (99.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000291568
PHY-3002 : Step(281): len = 900297, overlap = 0
PHY-3002 : Step(282): len = 900297, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006171s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (253.2%)

PHY-3001 : Legalized: Len = 900328, Over = 0
PHY-3001 : End spreading;  0.056218s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (111.2%)

PHY-3001 : Final: Len = 900328, Over = 0
PHY-3001 : End incremental placement;  5.349575s wall, 5.062500s user + 0.296875s system = 5.359375s CPU (100.2%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  9.155444s wall, 10.015625s user + 0.468750s system = 10.484375s CPU (114.5%)

OPT-1001 : Current memory(MB): used = 705, reserve = 702, peak = 708.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13373/14590.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.13158e+06, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 1.13161e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 1.1316e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.452111s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (100.2%)

PHY-1001 : Congestion index: top1 = 65.28, top5 = 59.34, top10 = 55.84, top15 = 53.34.
OPT-1001 : End congestion update;  0.818397s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (99.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14291 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.685281s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (100.3%)

OPT-0007 : Start: WNS -28058 TNS -307138 NUM_FEPS 11
OPT-1001 : End path based optimization;  1.505799s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (99.6%)

OPT-1001 : Current memory(MB): used = 705, reserve = 702, peak = 708.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14291 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.640868s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (100.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13379/14590.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.1316e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.136488s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.0%)

PHY-1001 : Congestion index: top1 = 65.28, top5 = 59.34, top10 = 55.84, top15 = 53.34.
PHY-1001 : End incremental global routing;  0.485372s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (103.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14291 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.828107s wall, 0.796875s user + 0.031250s system = 0.828125s CPU (100.0%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13379/14590.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.1316e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.144386s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (108.2%)

PHY-1001 : Congestion index: top1 = 65.28, top5 = 59.34, top10 = 55.84, top15 = 53.34.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14291 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.634011s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (98.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -28058 TNS -307138 NUM_FEPS 11
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 64.862069
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -28058ps with too many logic level 62 
RUN-1001 :       #2 path slack -28058ps with too many logic level 62 
RUN-1001 :       #3 path slack -28058ps with too many logic level 62 
RUN-1001 :       #4 path slack -28058ps with too many logic level 62 
RUN-1001 :       #5 path slack -27958ps with too many logic level 62 
RUN-1001 :       #6 path slack -27958ps with too many logic level 62 
RUN-1001 :       #7 path slack -27958ps with too many logic level 62 
RUN-1001 :       #8 path slack -27958ps with too many logic level 62 
RUN-1001 :       #9 path slack -27958ps with too many logic level 62 
RUN-1001 :       #10 path slack -27958ps with too many logic level 62 
OPT-1002 :   please consider adjusting synthesis strategy to reduce the large logic level of these critical paths
RUN-1001 :   0 HFN exist on timing critical paths out of 14590 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 14590 nets
OPT-1001 : End physical optimization;  15.738498s wall, 16.437500s user + 0.625000s system = 17.062500s CPU (108.4%)

RUN-1003 : finish command "place" in  55.054394s wall, 92.718750s user + 19.484375s system = 112.203125s CPU (203.8%)

RUN-1004 : used memory is 588 MB, reserved memory is 577 MB, peak memory is 708 MB
RUN-1002 : start command "export_db SDRV4_0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_place.db" in  2.335652s wall, 3.828125s user + 0.140625s system = 3.968750s CPU (169.9%)

RUN-1004 : used memory is 606 MB, reserved memory is 602 MB, peak memory is 708 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route effort high"
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |    high    |      medium      |   *    
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 6039 instances
RUN-1001 : 2953 mslices, 2950 lslices, 79 pads, 14 brams, 29 dsps
RUN-1001 : There are total 14590 nets
RUN-1001 : 7671 nets have 2 pins
RUN-1001 : 5072 nets have [3 - 5] pins
RUN-1001 : 1021 nets have [6 - 10] pins
RUN-1001 : 385 nets have [11 - 20] pins
RUN-1001 : 435 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 63178, tnet num: 14291, tinst num: 6037, tnode num: 73102, tedge num: 108095.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.464649s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (100.3%)

RUN-1004 : used memory is 596 MB, reserved memory is 587 MB, peak memory is 708 MB
PHY-1001 : 2953 mslices, 2950 lslices, 79 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14291 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.05994e+06, over cnt = 2878(8%), over = 5204, worst = 9
PHY-1002 : len = 1.08281e+06, over cnt = 1777(5%), over = 2741, worst = 8
PHY-1002 : len = 1.10054e+06, over cnt = 958(2%), over = 1398, worst = 8
PHY-1002 : len = 1.11907e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1.11918e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.364772s wall, 4.062500s user + 0.281250s system = 4.343750s CPU (183.7%)

PHY-1001 : Congestion index: top1 = 64.74, top5 = 58.86, top10 = 55.40, top15 = 52.92.
PHY-1001 : End global routing;  2.760741s wall, 4.406250s user + 0.296875s system = 4.703125s CPU (170.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 691, reserve = 688, peak = 708.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_10 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : Current memory(MB): used = 950, reserve = 949, peak = 950.
PHY-1001 : End build detailed router design. 4.190216s wall, 4.046875s user + 0.140625s system = 4.187500s CPU (99.9%)

PHY-1001 : Detail Route in high effort ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 145488, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 5.897447s wall, 5.734375s user + 0.125000s system = 5.859375s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 985, reserve = 985, peak = 985.
PHY-1001 : End phase 1; 5.909283s wall, 5.750000s user + 0.125000s system = 5.875000s CPU (99.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Patch 7500 net; 53.916115s wall, 52.828125s user + 0.890625s system = 53.718750s CPU (99.6%)

PHY-1022 : len = 2.03375e+06, over cnt = 408(0%), over = 408, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 1000, reserve = 999, peak = 1000.
PHY-1001 : End initial routed; 89.627873s wall, 112.609375s user + 1.953125s system = 114.562500s CPU (127.8%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 3577/13378(26%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -46.565  |  -1856.887  |  695  
RUN-1001 :   Hold   |   0.130   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 3.016953s wall, 2.812500s user + 0.187500s system = 3.000000s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 1011, reserve = 1011, peak = 1011.
PHY-1001 : End phase 2; 92.644891s wall, 115.421875s user + 2.140625s system = 117.562500s CPU (126.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 1619 nets with SWNS -44.367ns STNS -1702.216ns FEP 671.
PHY-1001 : End OPT Iter 1; 1.171834s wall, 7.078125s user + 0.109375s system = 7.187500s CPU (613.4%)

PHY-1001 : ===== OPT Iter 2 =====
PHY-1001 : Processed 885 nets with SWNS -42.084ns STNS -1110.086ns FEP 495.
PHY-1001 : End OPT Iter 2; 2.740505s wall, 6.484375s user + 0.250000s system = 6.734375s CPU (245.7%)

PHY-1001 : ===== OPT Iter 3 =====
PHY-1001 : Processed 100 pins with SWNS -39.291ns STNS -1078.893ns FEP 493.
PHY-1001 : End OPT Iter 3; 0.704342s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (99.8%)

PHY-1022 : len = 2.06911e+06, over cnt = 3337(0%), over = 3362, worst = 2, crit = 0
PHY-1001 : End optimize timing; 4.873607s wall, 14.515625s user + 0.359375s system = 14.875000s CPU (305.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.02444e+06, over cnt = 370(0%), over = 372, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 10.584849s wall, 10.656250s user + 0.171875s system = 10.828125s CPU (102.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.02325e+06, over cnt = 28(0%), over = 28, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 6.083096s wall, 6.500000s user + 0.031250s system = 6.531250s CPU (107.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.02314e+06, over cnt = 22(0%), over = 22, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 6.138546s wall, 6.000000s user + 0.109375s system = 6.109375s CPU (99.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.02314e+06, over cnt = 18(0%), over = 18, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 12.545652s wall, 12.250000s user + 0.265625s system = 12.515625s CPU (99.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.02326e+06, over cnt = 18(0%), over = 18, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 9.528403s wall, 9.328125s user + 0.171875s system = 9.500000s CPU (99.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.02326e+06, over cnt = 19(0%), over = 19, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 11.566230s wall, 11.296875s user + 0.234375s system = 11.531250s CPU (99.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.02314e+06, over cnt = 18(0%), over = 18, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 15.109306s wall, 14.718750s user + 0.343750s system = 15.062500s CPU (99.7%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.02318e+06, over cnt = 18(0%), over = 18, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 22.355124s wall, 21.843750s user + 0.421875s system = 22.265625s CPU (99.6%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1022 : len = 2.02303e+06, over cnt = 17(0%), over = 17, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 12.881416s wall, 12.656250s user + 0.156250s system = 12.812500s CPU (99.5%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1022 : len = 2.02323e+06, over cnt = 17(0%), over = 17, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 14.301106s wall, 13.953125s user + 0.328125s system = 14.281250s CPU (99.9%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1022 : len = 2.02318e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 6.139329s wall, 6.015625s user + 0.093750s system = 6.109375s CPU (99.5%)

PHY-1001 : ===== DR Iter 12 =====
PHY-1022 : len = 2.02331e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 1.861045s wall, 1.828125s user + 0.031250s system = 1.859375s CPU (99.9%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 2.02334e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 1.714622s wall, 1.625000s user + 0.078125s system = 1.703125s CPU (99.3%)

PHY-1001 : ===== DR Iter 14 =====
PHY-1022 : len = 2.02339e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 14; 0.179881s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (95.5%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 2711/13378(20%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -41.432  |  -1100.183  |  504  
RUN-1001 :   Hold   |   0.130   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 3.025388s wall, 2.812500s user + 0.156250s system = 2.968750s CPU (98.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 1104 feed throughs used by 745 nets
PHY-1001 : End commit to database; 2.259709s wall, 2.046875s user + 0.203125s system = 2.250000s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 1106, reserve = 1109, peak = 1106.
PHY-1001 : End phase 3; 141.480344s wall, 148.593750s user + 3.156250s system = 151.750000s CPU (107.3%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 1230 nets with SWNS -40.536ns STNS -1097.260ns FEP 504.
PHY-1001 : End OPT Iter 1; 1.121628s wall, 7.281250s user + 0.234375s system = 7.515625s CPU (670.1%)

PHY-1001 : ===== OPT Iter 2 =====
PHY-1001 : Processed 573 nets with SWNS -39.967ns STNS -1069.729ns FEP 488.
PHY-1001 : End OPT Iter 2; 2.520573s wall, 5.234375s user + 0.156250s system = 5.390625s CPU (213.9%)

PHY-1001 : ===== OPT Iter 3 =====
PHY-1001 : Processed 56 pins with SWNS -39.448ns STNS -1063.948ns FEP 488.
PHY-1001 : End OPT Iter 3; 0.482981s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (100.3%)

PHY-1022 : len = 2.02978e+06, over cnt = 970(0%), over = 970, worst = 1, crit = 33
PHY-1001 : End optimize timing; 4.362426s wall, 13.218750s user + 0.406250s system = 13.625000s CPU (312.3%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-39.448ns, -1063.948ns, 488}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.01888e+06, over cnt = 133(0%), over = 135, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 3.309944s wall, 3.406250s user + 0.062500s system = 3.468750s CPU (104.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.01833e+06, over cnt = 20(0%), over = 22, worst = 2, crit = 0
PHY-1001 : End DR Iter 2; 2.550429s wall, 2.546875s user + 0.031250s system = 2.578125s CPU (101.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.01839e+06, over cnt = 9(0%), over = 11, worst = 2, crit = 0
PHY-1001 : End DR Iter 3; 2.713759s wall, 2.640625s user + 0.078125s system = 2.718750s CPU (100.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.01839e+06, over cnt = 7(0%), over = 9, worst = 2, crit = 0
PHY-1001 : End DR Iter 4; 3.411517s wall, 3.343750s user + 0.046875s system = 3.390625s CPU (99.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.01838e+06, over cnt = 4(0%), over = 6, worst = 2, crit = 0
PHY-1001 : End DR Iter 5; 2.827481s wall, 2.687500s user + 0.140625s system = 2.828125s CPU (100.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.01839e+06, over cnt = 3(0%), over = 5, worst = 2, crit = 0
PHY-1001 : End DR Iter 6; 3.483150s wall, 3.375000s user + 0.062500s system = 3.437500s CPU (98.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.01837e+06, over cnt = 3(0%), over = 5, worst = 2, crit = 0
PHY-1001 : End DR Iter 7; 3.735259s wall, 3.671875s user + 0.062500s system = 3.734375s CPU (100.0%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.01829e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 2.306279s wall, 2.265625s user + 0.015625s system = 2.281250s CPU (98.9%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1022 : len = 2.01836e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.894413s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (99.6%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1022 : len = 2.01838e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 1.018777s wall, 0.953125s user + 0.078125s system = 1.031250s CPU (101.2%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1022 : len = 2.01836e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 11; 0.177403s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (105.7%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 2343/13378(17%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -40.046  |  -880.242  |  411  
RUN-1001 :   Hold   |   0.130   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.820622s wall, 2.687500s user + 0.093750s system = 2.781250s CPU (98.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 1255 feed throughs used by 866 nets
PHY-1001 : End commit to database; 2.075985s wall, 1.937500s user + 0.125000s system = 2.062500s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 1114, reserve = 1117, peak = 1114.
PHY-1001 : End phase 4; 35.799303s wall, 43.921875s user + 1.203125s system = 45.125000s CPU (126.0%)

PHY-1003 : Routed, final wirelength = 2.01836e+06
PHY-1001 : Current memory(MB): used = 1118, reserve = 1121, peak = 1118.
PHY-1001 : End export database. 0.066890s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (116.8%)

PHY-1001 : End detail routing;  280.507285s wall, 318.218750s user + 6.781250s system = 325.000000s CPU (115.9%)

RUN-1003 : finish command "route" in  285.758215s wall, 325.078125s user + 7.125000s system = 332.203125s CPU (116.3%)

RUN-1004 : used memory is 1039 MB, reserved memory is 1049 MB, peak memory is 1118 MB
RUN-1002 : start command "report_area -io_info -file SDRV4_0_phy.area"
RUN-1001 : standard
***Report Model: SDR_Pad Device: EG4S20BG256***

IO Statistics
#IO                        79
  #input                   19
  #output                  57
  #inout                    3

Utilization Statistics
#lut                    11315   out of  19600   57.73%
#reg                     3751   out of  19600   19.14%
#le                     11533
  #lut only              7782   out of  11533   67.48%
  #reg only               218   out of  11533    1.89%
  #lut&reg               3533   out of  11533   30.63%
#dsp                       29   out of     29  100.00%
#bram                       6   out of     64    9.38%
  #bram9k                   4
  #fifo9k                   2
#bram32k                    8   out of     16   50.00%
#adc                        1   out of      1  100.00%
#pad                       79   out of    186   42.47%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                   Type               DriverType         Driver                                            Fanout
#1        u_logic/SCLK                               GCLK               pll                PLL/pll_inst.clkc3                                2252
#2        differentiator/filter/CLK                  GCLK               mslice             differentiator/filter_clk_r_reg_syn_10.q0         287
#3        SWCLK_dup_1                                GCLK               io                 SWCLK_syn_2.di                                    83
#4        rgmii_rxc_dup_1                            GCLK               io                 rgmii_rxc_syn_2.di                                75
#5        APB_Keyboard/KeyToCol/rowcnt[1]            GCLK               mslice             UART/reg_baud_cntr_i_b_n_syn_5.q0                 18
#6        differentiator/clk                         GCLK               pll                PLL/pll_inst.clkc1                                15
#7        APB_Keyboard/KeyToCol/sa_clk               GCLK               lslice             APB_Keyboard/KeyToCol/sa_clk_reg_syn_9.q0         8
#8        u_spi_master/u_spictrl/u_clkgen/spi_clk    GCLK               mslice             u_spi_master/u_txfifo/elements_b[3]_syn_144.q0    4
#9        i2c/DUT_FIFO_TX/w_counter_n                GCLK               lslice             i2c/DUT_FIFO_TX/reg0_syn_73.f1                    3
#10       APBTube/ClkDiv/div_clk                     GCLK               lslice             APBTube/ClkDiv/div_clk_reg_syn_9.q1               2
#11       clk_in_dup_1                               GeneralRouting     io                 clk_in_syn_2.di                                   1
#12       PLL/clk0_buf                               GCLK               pll                PLL/pll_inst.clkc0                                0
#13       QN8027_clk_dup_1                           GCLK               pll                PLL/pll_inst.clkc2                                0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     BGM_sw         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD           INPUT        F13        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
     clk_in         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      engg          INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
     mic_in         INPUT        P11        LVCMOS33          N/A          PULLUP      NONE    
   out_switch       INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
   pwm_start        INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   rgmii_rxc        INPUT         K6        LVCMOS33          N/A          PULLUP      NONE    
       A           OUTPUT         A4        LVCMOS33           8            NONE       NONE    
    Audio_Lo       OUTPUT         P8        LVCMOS33           8            NONE       NONE    
       B           OUTPUT         A6        LVCMOS33           8            NONE       NONE    
       C           OUTPUT         B8        LVCMOS33           8            NONE       NONE    
       D           OUTPUT         E8        LVCMOS33           8            NONE       NONE    
     DIG[3]        OUTPUT         A3        LVCMOS33           8            NONE       NONE    
     DIG[2]        OUTPUT         A5        LVCMOS33           8            NONE       NONE    
     DIG[1]        OUTPUT         B6        LVCMOS33           8            NONE       NONE    
     DIG[0]        OUTPUT         C9        LVCMOS33           8            NONE       NONE    
       DP          OUTPUT         C8        LVCMOS33           8            NONE       NONE    
       E           OUTPUT         A7        LVCMOS33           8            NONE       NONE    
       F           OUTPUT         B5        LVCMOS33           8            NONE       NONE    
       G           OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   LCD_BL_CTR      OUTPUT         F5        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT         C7        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT         E3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT         C3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT         B1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT         A2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT         B2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT         F6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT         B3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT         D5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT         C4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT         E6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT         C5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT         C6        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT         E7        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT         D8        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT         D6        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT         F7        LVCMOS33           8            NONE       NONE    
   MSI001_clk      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
    PWM_out        OUTPUT        H11        LVCMOS33           8            NONE       NONE    
   QN8027_clk      OUTPUT        T15        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT         M9        LVCMOS33           8            NONE       NONE    
    SPI_CS_0       OUTPUT         P9        LVCMOS33           8            NONE       NONE    
   SPI_SDO_0       OUTPUT         N9        LVCMOS33           8            NONE       NONE    
      TXD          OUTPUT        F15        LVCMOS33           8            NONE       NONE    
  empty_flag1      OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  empty_flag2      OUTPUT        B16        LVCMOS33           8            NONE       NONE    
   full_flag1      OUTPUT        B15        LVCMOS33           8            NONE       NONE    
   full_flag2      OUTPUT        C15        LVCMOS33           8            NONE       NONE    
  rgmii_td[3]      OUTPUT         G5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[2]      OUTPUT         H4        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[1]      OUTPUT         G6        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[0]      OUTPUT         H5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_tx_ctl     OUTPUT         G3        LVCMOS33           8            NONE      ODDRX1   
   rgmii_txc       OUTPUT         H3        LVCMOS33           8            NONE      ODDRX1   
     row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
  speaker_out      OUTPUT         N8        LVCMOS33           8            NONE       NONE    
      SCL           INOUT         P7        LVCMOS33           8           PULLUP      NONE    
      SDA           INOUT         L8        LVCMOS33           8           PULLUP      NONE    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                                |Module                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                                     |SDR_Pad                         |11533  |10312   |1003    |3757    |14      |29      |
|  ADC                                   |ADC                             |0      |0       |0       |0       |0       |0       |
|  AHB_FIFO_Interface                    |AHB_FIFO_Interface              |4      |4       |0       |2       |0       |0       |
|  APBTube                               |APBTube                         |84     |72      |10      |55      |0       |0       |
|    ClkDiv                              |ClkDiv                          |29     |19      |10      |9       |0       |0       |
|    SSeg                                |SSeg                            |6      |6       |0       |0       |0       |0       |
|  APB_Keyboard                          |APB_Keyboard                    |103    |88      |15      |60      |0       |0       |
|    KeyToCol                            |KeyToCol                        |90     |75      |15      |47      |0       |0       |
|  Buzzer                                |Buzzer                          |610    |544     |44      |295     |0       |0       |
|    APB_BDMAC                           |APB_BDMAC                       |66     |59      |0       |50      |0       |0       |
|    AddrCnt_BGM                         |AddrCnt                         |66     |58      |8       |32      |0       |0       |
|    AddrCnt_Sound                       |AddrCnt                         |64     |56      |8       |32      |0       |0       |
|    BDMA_BGM                            |BDMA                            |33     |33      |0       |28      |0       |0       |
|    BDMA_Sound                          |BDMA                            |34     |34      |0       |30      |0       |0       |
|    BeatCnt_BGM                         |BeatCnt                         |48     |38      |8       |29      |0       |0       |
|    BeatCnt_Sound                       |BeatCnt                         |55     |41      |8       |27      |0       |0       |
|    BuzzerCtr_BGM                       |BuzzerCtr                       |14     |14      |0       |6       |0       |0       |
|    BuzzerCtr_Sound                     |BuzzerCtr                       |5      |5       |0       |3       |0       |0       |
|    TunePWM_BGM                         |TunePWM                         |108    |102     |6       |23      |0       |0       |
|    TunePWM_Sound                       |TunePWM                         |99     |93      |6       |21      |0       |0       |
|  Interface_9341                        |Interface_9341                  |6      |6       |0       |4       |0       |0       |
|  Interface_9341_FIFO                   |FIFO_synq                       |136    |130     |6       |37      |0       |0       |
|  PLL                                   |PLL                             |0      |0       |0       |0       |0       |0       |
|  PTFIFO                                |FIFO_synq                       |118    |110     |8       |14      |0       |0       |
|  Printer                               |Printer                         |349    |321     |26      |138     |0       |0       |
|    LCD_ini                             |LCD_ini                         |76     |65      |9       |23      |0       |0       |
|      Block_ROM_init_data               |Block_ROM_init_data             |32     |32      |0       |0       |0       |0       |
|      Block_ROM_init_sign               |Block_ROM_init_sign             |4      |4       |0       |0       |0       |0       |
|    Printer_ctr                         |Printer_ctr                     |65     |65      |0       |35      |0       |0       |
|  RAMCODE_Interface                     |AHBlite_Block_RAM               |79     |79      |0       |27      |0       |0       |
|  RAMDATA_Interface                     |AHBlite_Block_RAM               |32     |32      |0       |15      |0       |0       |
|  RAM_CODE                              |Block_RAM                       |2      |2       |0       |0       |8       |0       |
|  RAM_DATA                              |Block_RAM                       |6      |6       |0       |0       |4       |0       |
|  RSSI_reader                           |RSSI_reader                     |20     |16      |4       |9       |0       |0       |
|  RealTankSoCBusMtx                     |RealTankSoCBusMtx               |160    |160     |0       |102     |0       |0       |
|    u_RealTankSoCBusIn_0                |RealTankSoCBusIn                |25     |25      |0       |19      |0       |0       |
|    u_RealTankSoCBusIn_1                |RealTankSoCBusIn                |18     |18      |0       |17      |0       |0       |
|    u_RealTankSoCBusIn_2                |RealTankSoCBusIn                |12     |12      |0       |12      |0       |0       |
|    u_RealTankSoCBusIn_3                |RealTankSoCBusIn                |14     |14      |0       |14      |0       |0       |
|    u_realtanksocbusdecs0               |RealTankSoCBusDecS0             |12     |12      |0       |5       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |8      |8       |0       |3       |0       |0       |
|    u_realtanksocbusdecs2               |RealTankSoCBusDecS2             |2      |2       |0       |2       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |2      |2       |0       |2       |0       |0       |
|    u_realtanksocbusoutm0_0             |RealTankSoCBusOutM0             |51     |51      |0       |23      |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM0             |51     |51      |0       |23      |0       |0       |
|    u_realtanksocbusoutm1_1             |RealTankSoCBusOutM1             |4      |4       |0       |0       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM1             |4      |4       |0       |0       |0       |0       |
|    u_realtanksocbusoutm2_2             |RealTankSoCBusOutM2             |14     |14      |0       |6       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM2             |10     |10      |0       |4       |0       |0       |
|    u_realtanksocbusoutm3_3             |RealTankSoCBusOutM3             |8      |8       |0       |4       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM3             |8      |8       |0       |4       |0       |0       |
|  SNR_reader                            |SNR_reader                      |97     |75      |22      |12      |0       |0       |
|  Timer                                 |Timer                           |45     |27      |10      |26      |0       |0       |
|  UART                                  |cmsdk_apb_uart                  |196    |184     |12      |112     |0       |0       |
|  ahb_to_apb                            |cmsdk_ahb_to_apb                |78     |78      |0       |21      |0       |0       |
|  differentiator                        |differentiator                  |1276   |616     |487     |480     |0       |26      |
|    filter                              |filter                          |1115   |542     |415     |460     |0       |24      |
|  ethernet                              |ethernet                        |320    |281     |39      |83      |2       |0       |
|    Ethernet_TX_Inst                    |Ethernet_TX                     |308    |269     |39      |71      |0       |0       |
|    Gmii_to_Rgmii                       |Gmii_to_Rgmii                   |8      |8       |0       |8       |0       |0       |
|    counter_test                        |counter_test                    |4      |4       |0       |4       |0       |0       |
|    fifo1                               |fifo8in                         |0      |0       |0       |0       |1       |0       |
|    fifo2                               |fifo8in                         |0      |0       |0       |0       |1       |0       |
|  i2c                                   |i2c                             |405    |312     |92      |83      |0       |0       |
|    DUT_APB                             |apb                             |21     |20      |0       |18      |0       |0       |
|    DUT_FIFO_TX                         |i2c_fifo                        |55     |55      |0       |13      |0       |0       |
|    DUT_I2C_INTERNAL_RX_TX              |module_i2c                      |329    |237     |92      |52      |0       |0       |
|  pwm_dac                               |pwm                             |480    |348     |132     |49      |0       |0       |
|  u_RSSI_APB                            |RSSI_APB_interface              |2      |2       |0       |2       |0       |0       |
|  u_SNR_APB                             |SNR_APB_interface               |2      |2       |0       |0       |0       |0       |
|  u_logic                               |cortexm0ds_logic                |5895   |5832    |59      |1588    |0       |3       |
|  u_spi_master                          |apb_spi_master                  |1004   |963     |37      |524     |0       |0       |
|    u_axiregs                           |spi_master_apb_if               |122    |119     |0       |120     |0       |0       |
|    u_rxfifo                            |spi_master_fifo                 |12     |12      |0       |7       |0       |0       |
|    u_spictrl                           |spi_master_controller           |618    |581     |37      |183     |0       |0       |
|      u_clkgen                          |spi_master_clkgen               |75     |70      |5       |22      |0       |0       |
|      u_rxreg                           |spi_master_rx                   |66     |52      |14      |34      |0       |0       |
|      u_txreg                           |spi_master_tx                   |452    |434     |18      |122     |0       |0       |
|    u_txfifo                            |spi_master_fifo                 |252    |251     |0       |214     |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       7595  
    #2          2       3009  
    #3          3       1326  
    #4          4       733   
    #5        5-10      1085  
    #6        11-50     729   
    #7       51-100      23   
    #8       101-500     1    
  Average     3.21            

RUN-1002 : start command "export_db SDRV4_0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_pr.db" in  2.183239s wall, 3.671875s user + 0.078125s system = 3.750000s CPU (171.8%)

RUN-1004 : used memory is 1040 MB, reserved memory is 1050 MB, peak memory is 1118 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 63178, tnet num: 14291, tinst num: 6037, tnode num: 73102, tedge num: 108095.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.381303s wall, 1.265625s user + 0.093750s system = 1.359375s CPU (98.4%)

RUN-1004 : used memory is 1043 MB, reserved memory is 1053 MB, peak memory is 1118 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 14291 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 Similar messages will be suppressed.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 13 (9 unconstrainted).
TMR-5009 WARNING: No clock constraint on 9 clock net(s): 
	APBTube/ClkDiv/div_clk_syn_6
	APB_Keyboard/KeyToCol/rowcnt[1]_syn_10
	APB_Keyboard/KeyToCol/sa_clk_syn_6
	CW_clk
	QN8027_clk_dup_1
	SWCLK_syn_4
	clk_in_dup_1
	i2c/DUT_FIFO_TX/w_counter_n_syn_2
	u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SDRV4_0_phy.timing, timing summary in SDRV4_0_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing" in  1.052922s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (99.4%)

RUN-1004 : used memory is 1050 MB, reserved memory is 1059 MB, peak memory is 1118 MB
RUN-1002 : start command "export_bid SDRV4_0_inst.bid"
RUN-1002 : start command "bitgen -bit SDRV4_0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 6037
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 14590, pip num: 161751
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 1255
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3182 valid insts, and 442423 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100011010000000000000000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file SDRV4_0.bit.
RUN-1003 : finish command "bitgen -bit SDRV4_0.bit" in  12.102962s wall, 150.218750s user + 3.109375s system = 153.328125s CPU (1266.9%)

RUN-1004 : used memory is 1200 MB, reserved memory is 1199 MB, peak memory is 1316 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20220702_195101.log"
