// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "yuv2rgb.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic yuv2rgb::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic yuv2rgb::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> yuv2rgb::ap_ST_fsm_state1 = "1";
const sc_lv<3> yuv2rgb::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> yuv2rgb::ap_ST_fsm_state10 = "100";
const bool yuv2rgb::ap_const_boolean_1 = true;
const sc_lv<32> yuv2rgb::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> yuv2rgb::ap_const_lv32_1 = "1";
const bool yuv2rgb::ap_const_boolean_0 = false;
const sc_lv<1> yuv2rgb::ap_const_lv1_0 = "0";
const sc_lv<1> yuv2rgb::ap_const_lv1_1 = "1";
const sc_lv<16> yuv2rgb::ap_const_lv16_0 = "0000000000000000";
const sc_lv<16> yuv2rgb::ap_const_lv16_1 = "1";
const sc_lv<10> yuv2rgb::ap_const_lv10_0 = "0000000000";
const sc_lv<8> yuv2rgb::ap_const_lv8_0 = "00000000";
const sc_lv<9> yuv2rgb::ap_const_lv9_1F0 = "111110000";
const sc_lv<8> yuv2rgb::ap_const_lv8_80 = "10000000";
const sc_lv<17> yuv2rgb::ap_const_lv17_1FF30 = "11111111100110000";
const sc_lv<32> yuv2rgb::ap_const_lv32_10 = "10000";
const sc_lv<32> yuv2rgb::ap_const_lv32_11 = "10001";
const sc_lv<2> yuv2rgb::ap_const_lv2_1 = "1";
const sc_lv<32> yuv2rgb::ap_const_lv32_8 = "1000";
const sc_lv<32> yuv2rgb::ap_const_lv32_F = "1111";
const sc_lv<8> yuv2rgb::ap_const_lv8_FF = "11111111";
const sc_lv<2> yuv2rgb::ap_const_lv2_0 = "00";
const sc_lv<9> yuv2rgb::ap_const_lv9_0 = "000000000";
const sc_lv<32> yuv2rgb::ap_const_lv32_12 = "10010";
const sc_lv<3> yuv2rgb::ap_const_lv3_0 = "000";
const sc_lv<32> yuv2rgb::ap_const_lv32_2 = "10";
const sc_lv<18> yuv2rgb::ap_const_lv18_12A = "100101010";
const sc_lv<18> yuv2rgb::ap_const_lv18_80 = "10000000";
const sc_lv<18> yuv2rgb::ap_const_lv18_199 = "110011001";
const sc_lv<16> yuv2rgb::ap_const_lv16_FF9C = "1111111110011100";

yuv2rgb::yuv2rgb(sc_module_name name) : sc_module(name), mVcdFile(0) {
    yuv_filter_mul_mubkb_U29 = new yuv_filter_mul_mubkb<1,1,16,16,32>("yuv_filter_mul_mubkb_U29");
    yuv_filter_mul_mubkb_U29->din0(mul_ln68_fu_593_p0);
    yuv_filter_mul_mubkb_U29->din1(mul_ln68_fu_593_p1);
    yuv_filter_mul_mubkb_U29->dout(mul_ln68_fu_593_p2);
    yuv_filter_mac_mufYi_U30 = new yuv_filter_mac_mufYi<1,1,10,9,9,18>("yuv_filter_mac_mufYi_U30");
    yuv_filter_mac_mufYi_U30->din0(grp_fu_599_p0);
    yuv_filter_mac_mufYi_U30->din1(C_reg_688);
    yuv_filter_mac_mufYi_U30->din2(grp_fu_599_p2);
    yuv_filter_mac_mufYi_U30->dout(grp_fu_599_p3);
    yuv_filter_mac_mug8j_U31 = new yuv_filter_mac_mug8j<1,1,10,8,18,18>("yuv_filter_mac_mug8j_U31");
    yuv_filter_mac_mug8j_U31->din0(grp_fu_609_p0);
    yuv_filter_mac_mug8j_U31->din1(E_reg_700);
    yuv_filter_mac_mug8j_U31->din2(grp_fu_599_p3);
    yuv_filter_mac_mug8j_U31->dout(grp_fu_609_p3);
    yuv_filter_mac_muhbi_U32 = new yuv_filter_mac_muhbi<1,1,8,8,17,17>("yuv_filter_mac_muhbi_U32");
    yuv_filter_mac_muhbi_U32->din0(grp_fu_618_p0);
    yuv_filter_mac_muhbi_U32->din1(D_reg_693);
    yuv_filter_mac_muhbi_U32->din2(mul_ln101_1_reg_705);
    yuv_filter_mac_muhbi_U32->dout(grp_fu_618_p3);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_C_fu_337_p2);
    sensitive << ( zext_ln97_fu_333_p1 );

    SC_METHOD(thread_D_fu_343_p2);
    sensitive << ( in_channels_ch2_q0 );

    SC_METHOD(thread_E_fu_349_p2);
    sensitive << ( in_channels_ch3_q0 );

    SC_METHOD(thread_G_fu_445_p3);
    sensitive << ( or_ln101_fu_439_p2 );
    sensitive << ( select_ln101_fu_431_p3 );
    sensitive << ( trunc_ln3_fu_421_p4 );

    SC_METHOD(thread_add_ln101_1_fu_392_p2);
    sensitive << ( grp_fu_599_p3 );
    sensitive << ( sext_ln101_2_fu_389_p1 );

    SC_METHOD(thread_add_ln102_1_fu_464_p2);
    sensitive << ( grp_fu_599_p3 );
    sensitive << ( sext_ln102_1_fu_460_p1 );

    SC_METHOD(thread_add_ln102_fu_520_p2);
    sensitive << ( sext_ln102_fu_513_p1 );
    sensitive << ( sext_ln102_2_fu_517_p1 );

    SC_METHOD(thread_add_ln85_fu_248_p2);
    sensitive << ( indvar_flatten_reg_202 );

    SC_METHOD(thread_add_ln94_1_fu_315_p2);
    sensitive << ( add_ln94_fu_305_p2 );
    sensitive << ( zext_ln94_fu_311_p1 );

    SC_METHOD(thread_add_ln94_fu_305_p2);
    sensitive << ( zext_ln94_2_cast_fu_297_p3 );
    sensitive << ( zext_ln94_cast_fu_285_p3 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state10);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter4);

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter5);

    SC_METHOD(thread_ap_block_state8_pp0_stage0_iter6);

    SC_METHOD(thread_ap_block_state9_pp0_stage0_iter7);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln85_fu_243_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state10 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_ap_phi_mux_x_0_phi_fu_217_p4);
    sensitive << ( x_0_reg_213 );
    sensitive << ( icmp_ln85_reg_642 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( select_ln94_1_reg_651 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state10 );

    SC_METHOD(thread_ap_return_0);
    sensitive << ( in_width_read );
    sensitive << ( ap_CS_fsm_state10 );

    SC_METHOD(thread_ap_return_1);
    sensitive << ( in_height_read );
    sensitive << ( ap_CS_fsm_state10 );

    SC_METHOD(thread_grp_fu_599_p0);
    sensitive << ( icmp_ln85_reg_642_pp0_iter4_reg );
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_grp_fu_599_p2);
    sensitive << ( icmp_ln85_reg_642_pp0_iter4_reg );
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_grp_fu_609_p0);
    sensitive << ( icmp_ln85_reg_642_pp0_iter4_reg );
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_grp_fu_618_p0);
    sensitive << ( icmp_ln85_reg_642_pp0_iter4_reg );
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_icmp_ln100_fu_380_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln85_reg_642_pp0_iter4_reg );
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( tmp_fu_371_p4 );

    SC_METHOD(thread_icmp_ln101_fu_407_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln85_reg_642_pp0_iter4_reg );
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( tmp_3_fu_397_p4 );

    SC_METHOD(thread_icmp_ln102_fu_536_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln85_reg_642_pp0_iter5_reg );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( tmp_5_fu_526_p4 );

    SC_METHOD(thread_icmp_ln85_fu_243_p2);
    sensitive << ( indvar_flatten_reg_202 );
    sensitive << ( mul_ln68_reg_637 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln88_fu_260_p2);
    sensitive << ( in_height_read );
    sensitive << ( y_0_reg_224 );
    sensitive << ( icmp_ln85_fu_243_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_channels_ch1_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln94_1_fu_327_p1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_channels_ch1_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter4 );

    SC_METHOD(thread_in_channels_ch2_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln94_1_fu_327_p1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_channels_ch2_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter4 );

    SC_METHOD(thread_in_channels_ch3_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln94_1_fu_327_p1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_channels_ch3_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter4 );

    SC_METHOD(thread_mul_ln101_1_fu_359_p1);
    sensitive << ( E_fu_349_p2 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_mul_ln101_1_fu_359_p2);
    sensitive << ( mul_ln101_1_fu_359_p1 );

    SC_METHOD(thread_mul_ln68_fu_593_p0);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( mul_ln68_fu_593_p00 );

    SC_METHOD(thread_mul_ln68_fu_593_p00);
    sensitive << ( in_height_read );

    SC_METHOD(thread_mul_ln68_fu_593_p1);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( mul_ln68_fu_593_p10 );

    SC_METHOD(thread_mul_ln68_fu_593_p10);
    sensitive << ( in_width_read );

    SC_METHOD(thread_or_ln100_fu_492_p2);
    sensitive << ( icmp_ln100_reg_716 );
    sensitive << ( tmp_1_fu_469_p3 );

    SC_METHOD(thread_or_ln101_fu_439_p2);
    sensitive << ( icmp_ln101_fu_407_p2 );
    sensitive << ( tmp_4_fu_413_p3 );

    SC_METHOD(thread_or_ln102_fu_568_p2);
    sensitive << ( icmp_ln102_fu_536_p2 );
    sensitive << ( tmp_6_fu_542_p3 );

    SC_METHOD(thread_out_channels_ch1_address0);
    sensitive << ( zext_ln94_1_reg_666_pp0_iter5_reg );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_out_channels_ch1_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_out_channels_ch1_d0);
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( or_ln100_fu_492_p2 );
    sensitive << ( select_ln100_fu_485_p3 );
    sensitive << ( trunc_ln_fu_476_p4 );

    SC_METHOD(thread_out_channels_ch1_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln85_reg_642_pp0_iter5_reg );
    sensitive << ( ap_enable_reg_pp0_iter6 );

    SC_METHOD(thread_out_channels_ch2_address0);
    sensitive << ( zext_ln94_1_reg_666_pp0_iter5_reg );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_out_channels_ch2_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_out_channels_ch2_d0);
    sensitive << ( G_reg_722 );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_out_channels_ch2_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln85_reg_642_pp0_iter5_reg );
    sensitive << ( ap_enable_reg_pp0_iter6 );

    SC_METHOD(thread_out_channels_ch3_address0);
    sensitive << ( zext_ln94_1_reg_666_pp0_iter5_reg );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_out_channels_ch3_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_out_channels_ch3_d0);
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( or_ln102_fu_568_p2 );
    sensitive << ( select_ln102_fu_560_p3 );
    sensitive << ( trunc_ln4_fu_550_p4 );

    SC_METHOD(thread_out_channels_ch3_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln85_reg_642_pp0_iter5_reg );
    sensitive << ( ap_enable_reg_pp0_iter6 );

    SC_METHOD(thread_select_ln100_fu_485_p3);
    sensitive << ( icmp_ln100_reg_716 );

    SC_METHOD(thread_select_ln101_fu_431_p3);
    sensitive << ( icmp_ln101_fu_407_p2 );

    SC_METHOD(thread_select_ln102_fu_560_p3);
    sensitive << ( icmp_ln102_fu_536_p2 );

    SC_METHOD(thread_select_ln94_1_fu_273_p3);
    sensitive << ( ap_phi_mux_x_0_phi_fu_217_p4 );
    sensitive << ( icmp_ln88_fu_260_p2 );
    sensitive << ( x_fu_254_p2 );

    SC_METHOD(thread_select_ln94_fu_265_p3);
    sensitive << ( y_0_reg_224 );
    sensitive << ( icmp_ln88_fu_260_p2 );

    SC_METHOD(thread_sext_ln101_2_fu_389_p1);
    sensitive << ( grp_fu_618_p3 );

    SC_METHOD(thread_sext_ln102_1_fu_460_p1);
    sensitive << ( shl_ln102_1_fu_453_p3 );

    SC_METHOD(thread_sext_ln102_2_fu_517_p1);
    sensitive << ( add_ln102_1_reg_727 );

    SC_METHOD(thread_sext_ln102_fu_513_p1);
    sensitive << ( shl_ln_fu_506_p3 );

    SC_METHOD(thread_shl_ln102_1_fu_453_p3);
    sensitive << ( D_reg_693 );

    SC_METHOD(thread_shl_ln_fu_506_p3);
    sensitive << ( D_reg_693_pp0_iter5_reg );

    SC_METHOD(thread_tmp_1_fu_469_p3);
    sensitive << ( add_ln100_1_reg_710 );

    SC_METHOD(thread_tmp_3_fu_397_p4);
    sensitive << ( add_ln101_1_fu_392_p2 );

    SC_METHOD(thread_tmp_4_fu_413_p3);
    sensitive << ( add_ln101_1_fu_392_p2 );

    SC_METHOD(thread_tmp_5_fu_526_p4);
    sensitive << ( add_ln102_fu_520_p2 );

    SC_METHOD(thread_tmp_6_fu_542_p3);
    sensitive << ( add_ln102_fu_520_p2 );

    SC_METHOD(thread_tmp_fu_371_p4);
    sensitive << ( grp_fu_609_p3 );

    SC_METHOD(thread_trunc_ln3_fu_421_p4);
    sensitive << ( add_ln101_1_fu_392_p2 );

    SC_METHOD(thread_trunc_ln4_fu_550_p4);
    sensitive << ( add_ln102_fu_520_p2 );

    SC_METHOD(thread_trunc_ln94_1_fu_293_p1);
    sensitive << ( select_ln94_1_fu_273_p3 );

    SC_METHOD(thread_trunc_ln94_fu_281_p1);
    sensitive << ( select_ln94_1_fu_273_p3 );

    SC_METHOD(thread_trunc_ln_fu_476_p4);
    sensitive << ( add_ln100_1_reg_710 );

    SC_METHOD(thread_x_fu_254_p2);
    sensitive << ( ap_phi_mux_x_0_phi_fu_217_p4 );

    SC_METHOD(thread_y_fu_321_p2);
    sensitive << ( select_ln94_fu_265_p3 );

    SC_METHOD(thread_zext_ln94_1_fu_327_p1);
    sensitive << ( add_ln94_1_reg_656 );

    SC_METHOD(thread_zext_ln94_2_cast_fu_297_p3);
    sensitive << ( trunc_ln94_1_fu_293_p1 );

    SC_METHOD(thread_zext_ln94_cast_fu_285_p3);
    sensitive << ( trunc_ln94_fu_281_p1 );

    SC_METHOD(thread_zext_ln94_fu_311_p1);
    sensitive << ( select_ln94_fu_265_p3 );

    SC_METHOD(thread_zext_ln97_fu_333_p1);
    sensitive << ( in_channels_ch1_q0 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( icmp_ln85_fu_243_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter5 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter6 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter7 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "yuv2rgb_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, in_channels_ch1_address0, "(port)in_channels_ch1_address0");
    sc_trace(mVcdFile, in_channels_ch1_ce0, "(port)in_channels_ch1_ce0");
    sc_trace(mVcdFile, in_channels_ch1_q0, "(port)in_channels_ch1_q0");
    sc_trace(mVcdFile, in_channels_ch2_address0, "(port)in_channels_ch2_address0");
    sc_trace(mVcdFile, in_channels_ch2_ce0, "(port)in_channels_ch2_ce0");
    sc_trace(mVcdFile, in_channels_ch2_q0, "(port)in_channels_ch2_q0");
    sc_trace(mVcdFile, in_channels_ch3_address0, "(port)in_channels_ch3_address0");
    sc_trace(mVcdFile, in_channels_ch3_ce0, "(port)in_channels_ch3_ce0");
    sc_trace(mVcdFile, in_channels_ch3_q0, "(port)in_channels_ch3_q0");
    sc_trace(mVcdFile, in_width_read, "(port)in_width_read");
    sc_trace(mVcdFile, in_height_read, "(port)in_height_read");
    sc_trace(mVcdFile, out_channels_ch1_address0, "(port)out_channels_ch1_address0");
    sc_trace(mVcdFile, out_channels_ch1_ce0, "(port)out_channels_ch1_ce0");
    sc_trace(mVcdFile, out_channels_ch1_we0, "(port)out_channels_ch1_we0");
    sc_trace(mVcdFile, out_channels_ch1_d0, "(port)out_channels_ch1_d0");
    sc_trace(mVcdFile, out_channels_ch2_address0, "(port)out_channels_ch2_address0");
    sc_trace(mVcdFile, out_channels_ch2_ce0, "(port)out_channels_ch2_ce0");
    sc_trace(mVcdFile, out_channels_ch2_we0, "(port)out_channels_ch2_we0");
    sc_trace(mVcdFile, out_channels_ch2_d0, "(port)out_channels_ch2_d0");
    sc_trace(mVcdFile, out_channels_ch3_address0, "(port)out_channels_ch3_address0");
    sc_trace(mVcdFile, out_channels_ch3_ce0, "(port)out_channels_ch3_ce0");
    sc_trace(mVcdFile, out_channels_ch3_we0, "(port)out_channels_ch3_we0");
    sc_trace(mVcdFile, out_channels_ch3_d0, "(port)out_channels_ch3_d0");
    sc_trace(mVcdFile, ap_return_0, "(port)ap_return_0");
    sc_trace(mVcdFile, ap_return_1, "(port)ap_return_1");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten_reg_202, "indvar_flatten_reg_202");
    sc_trace(mVcdFile, x_0_reg_213, "x_0_reg_213");
    sc_trace(mVcdFile, y_0_reg_224, "y_0_reg_224");
    sc_trace(mVcdFile, mul_ln68_fu_593_p2, "mul_ln68_fu_593_p2");
    sc_trace(mVcdFile, mul_ln68_reg_637, "mul_ln68_reg_637");
    sc_trace(mVcdFile, icmp_ln85_fu_243_p2, "icmp_ln85_fu_243_p2");
    sc_trace(mVcdFile, icmp_ln85_reg_642, "icmp_ln85_reg_642");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter4, "ap_block_state6_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter5, "ap_block_state7_pp0_stage0_iter5");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage0_iter6, "ap_block_state8_pp0_stage0_iter6");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage0_iter7, "ap_block_state9_pp0_stage0_iter7");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, icmp_ln85_reg_642_pp0_iter1_reg, "icmp_ln85_reg_642_pp0_iter1_reg");
    sc_trace(mVcdFile, icmp_ln85_reg_642_pp0_iter2_reg, "icmp_ln85_reg_642_pp0_iter2_reg");
    sc_trace(mVcdFile, icmp_ln85_reg_642_pp0_iter3_reg, "icmp_ln85_reg_642_pp0_iter3_reg");
    sc_trace(mVcdFile, icmp_ln85_reg_642_pp0_iter4_reg, "icmp_ln85_reg_642_pp0_iter4_reg");
    sc_trace(mVcdFile, icmp_ln85_reg_642_pp0_iter5_reg, "icmp_ln85_reg_642_pp0_iter5_reg");
    sc_trace(mVcdFile, add_ln85_fu_248_p2, "add_ln85_fu_248_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, select_ln94_1_fu_273_p3, "select_ln94_1_fu_273_p3");
    sc_trace(mVcdFile, select_ln94_1_reg_651, "select_ln94_1_reg_651");
    sc_trace(mVcdFile, add_ln94_1_fu_315_p2, "add_ln94_1_fu_315_p2");
    sc_trace(mVcdFile, add_ln94_1_reg_656, "add_ln94_1_reg_656");
    sc_trace(mVcdFile, y_fu_321_p2, "y_fu_321_p2");
    sc_trace(mVcdFile, zext_ln94_1_fu_327_p1, "zext_ln94_1_fu_327_p1");
    sc_trace(mVcdFile, zext_ln94_1_reg_666, "zext_ln94_1_reg_666");
    sc_trace(mVcdFile, zext_ln94_1_reg_666_pp0_iter2_reg, "zext_ln94_1_reg_666_pp0_iter2_reg");
    sc_trace(mVcdFile, zext_ln94_1_reg_666_pp0_iter3_reg, "zext_ln94_1_reg_666_pp0_iter3_reg");
    sc_trace(mVcdFile, zext_ln94_1_reg_666_pp0_iter4_reg, "zext_ln94_1_reg_666_pp0_iter4_reg");
    sc_trace(mVcdFile, zext_ln94_1_reg_666_pp0_iter5_reg, "zext_ln94_1_reg_666_pp0_iter5_reg");
    sc_trace(mVcdFile, C_fu_337_p2, "C_fu_337_p2");
    sc_trace(mVcdFile, C_reg_688, "C_reg_688");
    sc_trace(mVcdFile, D_fu_343_p2, "D_fu_343_p2");
    sc_trace(mVcdFile, D_reg_693, "D_reg_693");
    sc_trace(mVcdFile, D_reg_693_pp0_iter5_reg, "D_reg_693_pp0_iter5_reg");
    sc_trace(mVcdFile, E_fu_349_p2, "E_fu_349_p2");
    sc_trace(mVcdFile, E_reg_700, "E_reg_700");
    sc_trace(mVcdFile, mul_ln101_1_fu_359_p2, "mul_ln101_1_fu_359_p2");
    sc_trace(mVcdFile, mul_ln101_1_reg_705, "mul_ln101_1_reg_705");
    sc_trace(mVcdFile, grp_fu_609_p3, "grp_fu_609_p3");
    sc_trace(mVcdFile, add_ln100_1_reg_710, "add_ln100_1_reg_710");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter5, "ap_enable_reg_pp0_iter5");
    sc_trace(mVcdFile, icmp_ln100_fu_380_p2, "icmp_ln100_fu_380_p2");
    sc_trace(mVcdFile, icmp_ln100_reg_716, "icmp_ln100_reg_716");
    sc_trace(mVcdFile, G_fu_445_p3, "G_fu_445_p3");
    sc_trace(mVcdFile, G_reg_722, "G_reg_722");
    sc_trace(mVcdFile, add_ln102_1_fu_464_p2, "add_ln102_1_fu_464_p2");
    sc_trace(mVcdFile, add_ln102_1_reg_727, "add_ln102_1_reg_727");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter6, "ap_enable_reg_pp0_iter6");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter7, "ap_enable_reg_pp0_iter7");
    sc_trace(mVcdFile, ap_phi_mux_x_0_phi_fu_217_p4, "ap_phi_mux_x_0_phi_fu_217_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, icmp_ln88_fu_260_p2, "icmp_ln88_fu_260_p2");
    sc_trace(mVcdFile, x_fu_254_p2, "x_fu_254_p2");
    sc_trace(mVcdFile, trunc_ln94_fu_281_p1, "trunc_ln94_fu_281_p1");
    sc_trace(mVcdFile, trunc_ln94_1_fu_293_p1, "trunc_ln94_1_fu_293_p1");
    sc_trace(mVcdFile, zext_ln94_2_cast_fu_297_p3, "zext_ln94_2_cast_fu_297_p3");
    sc_trace(mVcdFile, zext_ln94_cast_fu_285_p3, "zext_ln94_cast_fu_285_p3");
    sc_trace(mVcdFile, select_ln94_fu_265_p3, "select_ln94_fu_265_p3");
    sc_trace(mVcdFile, add_ln94_fu_305_p2, "add_ln94_fu_305_p2");
    sc_trace(mVcdFile, zext_ln94_fu_311_p1, "zext_ln94_fu_311_p1");
    sc_trace(mVcdFile, zext_ln97_fu_333_p1, "zext_ln97_fu_333_p1");
    sc_trace(mVcdFile, mul_ln101_1_fu_359_p1, "mul_ln101_1_fu_359_p1");
    sc_trace(mVcdFile, tmp_fu_371_p4, "tmp_fu_371_p4");
    sc_trace(mVcdFile, grp_fu_618_p3, "grp_fu_618_p3");
    sc_trace(mVcdFile, grp_fu_599_p3, "grp_fu_599_p3");
    sc_trace(mVcdFile, sext_ln101_2_fu_389_p1, "sext_ln101_2_fu_389_p1");
    sc_trace(mVcdFile, add_ln101_1_fu_392_p2, "add_ln101_1_fu_392_p2");
    sc_trace(mVcdFile, tmp_3_fu_397_p4, "tmp_3_fu_397_p4");
    sc_trace(mVcdFile, icmp_ln101_fu_407_p2, "icmp_ln101_fu_407_p2");
    sc_trace(mVcdFile, tmp_4_fu_413_p3, "tmp_4_fu_413_p3");
    sc_trace(mVcdFile, or_ln101_fu_439_p2, "or_ln101_fu_439_p2");
    sc_trace(mVcdFile, select_ln101_fu_431_p3, "select_ln101_fu_431_p3");
    sc_trace(mVcdFile, trunc_ln3_fu_421_p4, "trunc_ln3_fu_421_p4");
    sc_trace(mVcdFile, shl_ln102_1_fu_453_p3, "shl_ln102_1_fu_453_p3");
    sc_trace(mVcdFile, sext_ln102_1_fu_460_p1, "sext_ln102_1_fu_460_p1");
    sc_trace(mVcdFile, tmp_1_fu_469_p3, "tmp_1_fu_469_p3");
    sc_trace(mVcdFile, or_ln100_fu_492_p2, "or_ln100_fu_492_p2");
    sc_trace(mVcdFile, select_ln100_fu_485_p3, "select_ln100_fu_485_p3");
    sc_trace(mVcdFile, trunc_ln_fu_476_p4, "trunc_ln_fu_476_p4");
    sc_trace(mVcdFile, shl_ln_fu_506_p3, "shl_ln_fu_506_p3");
    sc_trace(mVcdFile, sext_ln102_fu_513_p1, "sext_ln102_fu_513_p1");
    sc_trace(mVcdFile, sext_ln102_2_fu_517_p1, "sext_ln102_2_fu_517_p1");
    sc_trace(mVcdFile, add_ln102_fu_520_p2, "add_ln102_fu_520_p2");
    sc_trace(mVcdFile, tmp_5_fu_526_p4, "tmp_5_fu_526_p4");
    sc_trace(mVcdFile, icmp_ln102_fu_536_p2, "icmp_ln102_fu_536_p2");
    sc_trace(mVcdFile, tmp_6_fu_542_p3, "tmp_6_fu_542_p3");
    sc_trace(mVcdFile, or_ln102_fu_568_p2, "or_ln102_fu_568_p2");
    sc_trace(mVcdFile, select_ln102_fu_560_p3, "select_ln102_fu_560_p3");
    sc_trace(mVcdFile, trunc_ln4_fu_550_p4, "trunc_ln4_fu_550_p4");
    sc_trace(mVcdFile, ap_CS_fsm_state10, "ap_CS_fsm_state10");
    sc_trace(mVcdFile, mul_ln68_fu_593_p0, "mul_ln68_fu_593_p0");
    sc_trace(mVcdFile, mul_ln68_fu_593_p1, "mul_ln68_fu_593_p1");
    sc_trace(mVcdFile, grp_fu_599_p0, "grp_fu_599_p0");
    sc_trace(mVcdFile, grp_fu_599_p2, "grp_fu_599_p2");
    sc_trace(mVcdFile, grp_fu_609_p0, "grp_fu_609_p0");
    sc_trace(mVcdFile, grp_fu_618_p0, "grp_fu_618_p0");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, mul_ln68_fu_593_p00, "mul_ln68_fu_593_p00");
    sc_trace(mVcdFile, mul_ln68_fu_593_p10, "mul_ln68_fu_593_p10");
#endif

    }
}

yuv2rgb::~yuv2rgb() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete yuv_filter_mul_mubkb_U29;
    delete yuv_filter_mac_mufYi_U30;
    delete yuv_filter_mac_mug8j_U31;
    delete yuv_filter_mac_muhbi_U32;
}

void yuv2rgb::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter5 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter5 = ap_enable_reg_pp0_iter4.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter6 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter6 = ap_enable_reg_pp0_iter5.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter7 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter7 = ap_enable_reg_pp0_iter6.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter7 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(icmp_ln85_fu_243_p2.read(), ap_const_lv1_0))) {
        indvar_flatten_reg_202 = add_ln85_fu_248_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten_reg_202 = ap_const_lv32_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln85_reg_642.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        x_0_reg_213 = select_ln94_1_reg_651.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        x_0_reg_213 = ap_const_lv16_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(icmp_ln85_fu_243_p2.read(), ap_const_lv1_0))) {
        y_0_reg_224 = y_fu_321_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        y_0_reg_224 = ap_const_lv16_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln85_reg_642_pp0_iter3_reg.read(), ap_const_lv1_0))) {
        C_reg_688 = C_fu_337_p2.read();
        D_reg_693 = D_fu_343_p2.read();
        E_reg_700 = E_fu_349_p2.read();
        mul_ln101_1_reg_705 = mul_ln101_1_fu_359_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        D_reg_693_pp0_iter5_reg = D_reg_693.read();
        icmp_ln85_reg_642_pp0_iter2_reg = icmp_ln85_reg_642_pp0_iter1_reg.read();
        icmp_ln85_reg_642_pp0_iter3_reg = icmp_ln85_reg_642_pp0_iter2_reg.read();
        icmp_ln85_reg_642_pp0_iter4_reg = icmp_ln85_reg_642_pp0_iter3_reg.read();
        icmp_ln85_reg_642_pp0_iter5_reg = icmp_ln85_reg_642_pp0_iter4_reg.read();
        zext_ln94_1_reg_666_pp0_iter2_reg = zext_ln94_1_reg_666.read();
        zext_ln94_1_reg_666_pp0_iter3_reg = zext_ln94_1_reg_666_pp0_iter2_reg.read();
        zext_ln94_1_reg_666_pp0_iter4_reg = zext_ln94_1_reg_666_pp0_iter3_reg.read();
        zext_ln94_1_reg_666_pp0_iter5_reg = zext_ln94_1_reg_666_pp0_iter4_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln85_reg_642_pp0_iter4_reg.read(), ap_const_lv1_0))) {
        G_reg_722 = G_fu_445_p3.read();
        add_ln102_1_reg_727 = add_ln102_1_fu_464_p2.read();
        icmp_ln100_reg_716 = icmp_ln100_fu_380_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter5.read()) && esl_seteq<1,1,1>(icmp_ln85_reg_642_pp0_iter4_reg.read(), ap_const_lv1_0))) {
        add_ln100_1_reg_710 = grp_fu_609_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln85_fu_243_p2.read(), ap_const_lv1_0))) {
        add_ln94_1_reg_656 = add_ln94_1_fu_315_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln85_reg_642 = icmp_ln85_fu_243_p2.read();
        icmp_ln85_reg_642_pp0_iter1_reg = icmp_ln85_reg_642.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        mul_ln68_reg_637 = mul_ln68_fu_593_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln85_fu_243_p2.read(), ap_const_lv1_0))) {
        select_ln94_1_reg_651 = select_ln94_1_fu_273_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln85_reg_642.read(), ap_const_lv1_0))) {
        zext_ln94_1_reg_666 = zext_ln94_1_fu_327_p1.read();
    }
}

void yuv2rgb::thread_C_fu_337_p2() {
    C_fu_337_p2 = (!ap_const_lv9_1F0.is_01() || !zext_ln97_fu_333_p1.read().is_01())? sc_lv<9>(): (sc_bigint<9>(ap_const_lv9_1F0) + sc_biguint<9>(zext_ln97_fu_333_p1.read()));
}

void yuv2rgb::thread_D_fu_343_p2() {
    D_fu_343_p2 = (in_channels_ch2_q0.read() ^ ap_const_lv8_80);
}

void yuv2rgb::thread_E_fu_349_p2() {
    E_fu_349_p2 = (in_channels_ch3_q0.read() ^ ap_const_lv8_80);
}

void yuv2rgb::thread_G_fu_445_p3() {
    G_fu_445_p3 = (!or_ln101_fu_439_p2.read()[0].is_01())? sc_lv<8>(): ((or_ln101_fu_439_p2.read()[0].to_bool())? select_ln101_fu_431_p3.read(): trunc_ln3_fu_421_p4.read());
}

void yuv2rgb::thread_add_ln101_1_fu_392_p2() {
    add_ln101_1_fu_392_p2 = (!grp_fu_599_p3.read().is_01() || !sext_ln101_2_fu_389_p1.read().is_01())? sc_lv<18>(): (sc_bigint<18>(grp_fu_599_p3.read()) + sc_bigint<18>(sext_ln101_2_fu_389_p1.read()));
}

void yuv2rgb::thread_add_ln102_1_fu_464_p2() {
    add_ln102_1_fu_464_p2 = (!grp_fu_599_p3.read().is_01() || !sext_ln102_1_fu_460_p1.read().is_01())? sc_lv<18>(): (sc_bigint<18>(grp_fu_599_p3.read()) + sc_bigint<18>(sext_ln102_1_fu_460_p1.read()));
}

void yuv2rgb::thread_add_ln102_fu_520_p2() {
    add_ln102_fu_520_p2 = (!sext_ln102_fu_513_p1.read().is_01() || !sext_ln102_2_fu_517_p1.read().is_01())? sc_lv<19>(): (sc_bigint<19>(sext_ln102_fu_513_p1.read()) + sc_bigint<19>(sext_ln102_2_fu_517_p1.read()));
}

void yuv2rgb::thread_add_ln85_fu_248_p2() {
    add_ln85_fu_248_p2 = (!indvar_flatten_reg_202.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<32>(): (sc_biguint<32>(indvar_flatten_reg_202.read()) + sc_biguint<32>(ap_const_lv32_1));
}

void yuv2rgb::thread_add_ln94_1_fu_315_p2() {
    add_ln94_1_fu_315_p2 = (!add_ln94_fu_305_p2.read().is_01() || !zext_ln94_fu_311_p1.read().is_01())? sc_lv<23>(): (sc_biguint<23>(add_ln94_fu_305_p2.read()) + sc_biguint<23>(zext_ln94_fu_311_p1.read()));
}

void yuv2rgb::thread_add_ln94_fu_305_p2() {
    add_ln94_fu_305_p2 = (!zext_ln94_2_cast_fu_297_p3.read().is_01() || !zext_ln94_cast_fu_285_p3.read().is_01())? sc_lv<23>(): (sc_biguint<23>(zext_ln94_2_cast_fu_297_p3.read()) + sc_biguint<23>(zext_ln94_cast_fu_285_p3.read()));
}

void yuv2rgb::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void yuv2rgb::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void yuv2rgb::thread_ap_CS_fsm_state10() {
    ap_CS_fsm_state10 = ap_CS_fsm.read()[2];
}

void yuv2rgb::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void yuv2rgb::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void yuv2rgb::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void yuv2rgb::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void yuv2rgb::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void yuv2rgb::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void yuv2rgb::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void yuv2rgb::thread_ap_block_state6_pp0_stage0_iter4() {
    ap_block_state6_pp0_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void yuv2rgb::thread_ap_block_state7_pp0_stage0_iter5() {
    ap_block_state7_pp0_stage0_iter5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void yuv2rgb::thread_ap_block_state8_pp0_stage0_iter6() {
    ap_block_state8_pp0_stage0_iter6 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void yuv2rgb::thread_ap_block_state9_pp0_stage0_iter7() {
    ap_block_state9_pp0_stage0_iter7 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void yuv2rgb::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln85_fu_243_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void yuv2rgb::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void yuv2rgb::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void yuv2rgb::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void yuv2rgb::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter5.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter6.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter7.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void yuv2rgb::thread_ap_phi_mux_x_0_phi_fu_217_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln85_reg_642.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_x_0_phi_fu_217_p4 = select_ln94_1_reg_651.read();
    } else {
        ap_phi_mux_x_0_phi_fu_217_p4 = x_0_reg_213.read();
    }
}

void yuv2rgb::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void yuv2rgb::thread_ap_return_0() {
    ap_return_0 = in_width_read.read();
}

void yuv2rgb::thread_ap_return_1() {
    ap_return_1 = in_height_read.read();
}

void yuv2rgb::thread_grp_fu_599_p0() {
    grp_fu_599_p0 =  (sc_lv<10>) (ap_const_lv18_12A);
}

void yuv2rgb::thread_grp_fu_599_p2() {
    grp_fu_599_p2 =  (sc_lv<9>) (ap_const_lv18_80);
}

void yuv2rgb::thread_grp_fu_609_p0() {
    grp_fu_609_p0 =  (sc_lv<10>) (ap_const_lv18_199);
}

void yuv2rgb::thread_grp_fu_618_p0() {
    grp_fu_618_p0 =  (sc_lv<8>) (ap_const_lv16_FF9C);
}

void yuv2rgb::thread_icmp_ln100_fu_380_p2() {
    icmp_ln100_fu_380_p2 = (!tmp_fu_371_p4.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(tmp_fu_371_p4.read() == ap_const_lv2_1);
}

void yuv2rgb::thread_icmp_ln101_fu_407_p2() {
    icmp_ln101_fu_407_p2 = (!tmp_3_fu_397_p4.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(tmp_3_fu_397_p4.read() == ap_const_lv2_1);
}

void yuv2rgb::thread_icmp_ln102_fu_536_p2() {
    icmp_ln102_fu_536_p2 = (!tmp_5_fu_526_p4.read().is_01() || !ap_const_lv3_0.is_01())? sc_lv<1>(): (sc_bigint<3>(tmp_5_fu_526_p4.read()) > sc_bigint<3>(ap_const_lv3_0));
}

void yuv2rgb::thread_icmp_ln85_fu_243_p2() {
    icmp_ln85_fu_243_p2 = (!indvar_flatten_reg_202.read().is_01() || !mul_ln68_reg_637.read().is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_202.read() == mul_ln68_reg_637.read());
}

void yuv2rgb::thread_icmp_ln88_fu_260_p2() {
    icmp_ln88_fu_260_p2 = (!y_0_reg_224.read().is_01() || !in_height_read.read().is_01())? sc_lv<1>(): sc_lv<1>(y_0_reg_224.read() == in_height_read.read());
}

void yuv2rgb::thread_in_channels_ch1_address0() {
    in_channels_ch1_address0 =  (sc_lv<22>) (zext_ln94_1_fu_327_p1.read());
}

void yuv2rgb::thread_in_channels_ch1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter4.read())))) {
        in_channels_ch1_ce0 = ap_const_logic_1;
    } else {
        in_channels_ch1_ce0 = ap_const_logic_0;
    }
}

void yuv2rgb::thread_in_channels_ch2_address0() {
    in_channels_ch2_address0 =  (sc_lv<22>) (zext_ln94_1_fu_327_p1.read());
}

void yuv2rgb::thread_in_channels_ch2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter4.read())))) {
        in_channels_ch2_ce0 = ap_const_logic_1;
    } else {
        in_channels_ch2_ce0 = ap_const_logic_0;
    }
}

void yuv2rgb::thread_in_channels_ch3_address0() {
    in_channels_ch3_address0 =  (sc_lv<22>) (zext_ln94_1_fu_327_p1.read());
}

void yuv2rgb::thread_in_channels_ch3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter4.read())))) {
        in_channels_ch3_ce0 = ap_const_logic_1;
    } else {
        in_channels_ch3_ce0 = ap_const_logic_0;
    }
}

void yuv2rgb::thread_mul_ln101_1_fu_359_p1() {
    mul_ln101_1_fu_359_p1 = E_fu_349_p2.read();
}

void yuv2rgb::thread_mul_ln101_1_fu_359_p2() {
    mul_ln101_1_fu_359_p2 = (!ap_const_lv17_1FF30.is_01() || !mul_ln101_1_fu_359_p1.read().is_01())? sc_lv<17>(): sc_bigint<17>(ap_const_lv17_1FF30) * sc_bigint<8>(mul_ln101_1_fu_359_p1.read());
}

void yuv2rgb::thread_mul_ln68_fu_593_p0() {
    mul_ln68_fu_593_p0 =  (sc_lv<16>) (mul_ln68_fu_593_p00.read());
}

void yuv2rgb::thread_mul_ln68_fu_593_p00() {
    mul_ln68_fu_593_p00 = esl_zext<32,16>(in_height_read.read());
}

void yuv2rgb::thread_mul_ln68_fu_593_p1() {
    mul_ln68_fu_593_p1 =  (sc_lv<16>) (mul_ln68_fu_593_p10.read());
}

void yuv2rgb::thread_mul_ln68_fu_593_p10() {
    mul_ln68_fu_593_p10 = esl_zext<32,16>(in_width_read.read());
}

void yuv2rgb::thread_or_ln100_fu_492_p2() {
    or_ln100_fu_492_p2 = (icmp_ln100_reg_716.read() | tmp_1_fu_469_p3.read());
}

void yuv2rgb::thread_or_ln101_fu_439_p2() {
    or_ln101_fu_439_p2 = (icmp_ln101_fu_407_p2.read() | tmp_4_fu_413_p3.read());
}

void yuv2rgb::thread_or_ln102_fu_568_p2() {
    or_ln102_fu_568_p2 = (icmp_ln102_fu_536_p2.read() | tmp_6_fu_542_p3.read());
}

void yuv2rgb::thread_out_channels_ch1_address0() {
    out_channels_ch1_address0 =  (sc_lv<22>) (zext_ln94_1_reg_666_pp0_iter5_reg.read());
}

void yuv2rgb::thread_out_channels_ch1_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read())))) {
        out_channels_ch1_ce0 = ap_const_logic_1;
    } else {
        out_channels_ch1_ce0 = ap_const_logic_0;
    }
}

void yuv2rgb::thread_out_channels_ch1_d0() {
    out_channels_ch1_d0 = (!or_ln100_fu_492_p2.read()[0].is_01())? sc_lv<8>(): ((or_ln100_fu_492_p2.read()[0].to_bool())? select_ln100_fu_485_p3.read(): trunc_ln_fu_476_p4.read());
}

void yuv2rgb::thread_out_channels_ch1_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln85_reg_642_pp0_iter5_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()))) {
        out_channels_ch1_we0 = ap_const_logic_1;
    } else {
        out_channels_ch1_we0 = ap_const_logic_0;
    }
}

void yuv2rgb::thread_out_channels_ch2_address0() {
    out_channels_ch2_address0 =  (sc_lv<22>) (zext_ln94_1_reg_666_pp0_iter5_reg.read());
}

void yuv2rgb::thread_out_channels_ch2_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read())))) {
        out_channels_ch2_ce0 = ap_const_logic_1;
    } else {
        out_channels_ch2_ce0 = ap_const_logic_0;
    }
}

void yuv2rgb::thread_out_channels_ch2_d0() {
    out_channels_ch2_d0 = G_reg_722.read();
}

void yuv2rgb::thread_out_channels_ch2_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln85_reg_642_pp0_iter5_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()))) {
        out_channels_ch2_we0 = ap_const_logic_1;
    } else {
        out_channels_ch2_we0 = ap_const_logic_0;
    }
}

void yuv2rgb::thread_out_channels_ch3_address0() {
    out_channels_ch3_address0 =  (sc_lv<22>) (zext_ln94_1_reg_666_pp0_iter5_reg.read());
}

void yuv2rgb::thread_out_channels_ch3_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read())))) {
        out_channels_ch3_ce0 = ap_const_logic_1;
    } else {
        out_channels_ch3_ce0 = ap_const_logic_0;
    }
}

void yuv2rgb::thread_out_channels_ch3_d0() {
    out_channels_ch3_d0 = (!or_ln102_fu_568_p2.read()[0].is_01())? sc_lv<8>(): ((or_ln102_fu_568_p2.read()[0].to_bool())? select_ln102_fu_560_p3.read(): trunc_ln4_fu_550_p4.read());
}

void yuv2rgb::thread_out_channels_ch3_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln85_reg_642_pp0_iter5_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()))) {
        out_channels_ch3_we0 = ap_const_logic_1;
    } else {
        out_channels_ch3_we0 = ap_const_logic_0;
    }
}

void yuv2rgb::thread_select_ln100_fu_485_p3() {
    select_ln100_fu_485_p3 = (!icmp_ln100_reg_716.read()[0].is_01())? sc_lv<8>(): ((icmp_ln100_reg_716.read()[0].to_bool())? ap_const_lv8_FF: ap_const_lv8_0);
}

void yuv2rgb::thread_select_ln101_fu_431_p3() {
    select_ln101_fu_431_p3 = (!icmp_ln101_fu_407_p2.read()[0].is_01())? sc_lv<8>(): ((icmp_ln101_fu_407_p2.read()[0].to_bool())? ap_const_lv8_FF: ap_const_lv8_0);
}

void yuv2rgb::thread_select_ln102_fu_560_p3() {
    select_ln102_fu_560_p3 = (!icmp_ln102_fu_536_p2.read()[0].is_01())? sc_lv<8>(): ((icmp_ln102_fu_536_p2.read()[0].to_bool())? ap_const_lv8_FF: ap_const_lv8_0);
}

void yuv2rgb::thread_select_ln94_1_fu_273_p3() {
    select_ln94_1_fu_273_p3 = (!icmp_ln88_fu_260_p2.read()[0].is_01())? sc_lv<16>(): ((icmp_ln88_fu_260_p2.read()[0].to_bool())? x_fu_254_p2.read(): ap_phi_mux_x_0_phi_fu_217_p4.read());
}

void yuv2rgb::thread_select_ln94_fu_265_p3() {
    select_ln94_fu_265_p3 = (!icmp_ln88_fu_260_p2.read()[0].is_01())? sc_lv<16>(): ((icmp_ln88_fu_260_p2.read()[0].to_bool())? ap_const_lv16_0: y_0_reg_224.read());
}

void yuv2rgb::thread_sext_ln101_2_fu_389_p1() {
    sext_ln101_2_fu_389_p1 = esl_sext<18,17>(grp_fu_618_p3.read());
}

void yuv2rgb::thread_sext_ln102_1_fu_460_p1() {
    sext_ln102_1_fu_460_p1 = esl_sext<18,10>(shl_ln102_1_fu_453_p3.read());
}

void yuv2rgb::thread_sext_ln102_2_fu_517_p1() {
    sext_ln102_2_fu_517_p1 = esl_sext<19,18>(add_ln102_1_reg_727.read());
}

void yuv2rgb::thread_sext_ln102_fu_513_p1() {
    sext_ln102_fu_513_p1 = esl_sext<19,17>(shl_ln_fu_506_p3.read());
}

void yuv2rgb::thread_shl_ln102_1_fu_453_p3() {
    shl_ln102_1_fu_453_p3 = esl_concat<8,2>(D_reg_693.read(), ap_const_lv2_0);
}

void yuv2rgb::thread_shl_ln_fu_506_p3() {
    shl_ln_fu_506_p3 = esl_concat<8,9>(D_reg_693_pp0_iter5_reg.read(), ap_const_lv9_0);
}

void yuv2rgb::thread_tmp_1_fu_469_p3() {
    tmp_1_fu_469_p3 = add_ln100_1_reg_710.read().range(17, 17);
}

void yuv2rgb::thread_tmp_3_fu_397_p4() {
    tmp_3_fu_397_p4 = add_ln101_1_fu_392_p2.read().range(17, 16);
}

void yuv2rgb::thread_tmp_4_fu_413_p3() {
    tmp_4_fu_413_p3 = add_ln101_1_fu_392_p2.read().range(17, 17);
}

void yuv2rgb::thread_tmp_5_fu_526_p4() {
    tmp_5_fu_526_p4 = add_ln102_fu_520_p2.read().range(18, 16);
}

void yuv2rgb::thread_tmp_6_fu_542_p3() {
    tmp_6_fu_542_p3 = add_ln102_fu_520_p2.read().range(18, 18);
}

void yuv2rgb::thread_tmp_fu_371_p4() {
    tmp_fu_371_p4 = grp_fu_609_p3.read().range(17, 16);
}

void yuv2rgb::thread_trunc_ln3_fu_421_p4() {
    trunc_ln3_fu_421_p4 = add_ln101_1_fu_392_p2.read().range(15, 8);
}

void yuv2rgb::thread_trunc_ln4_fu_550_p4() {
    trunc_ln4_fu_550_p4 = add_ln102_fu_520_p2.read().range(15, 8);
}

void yuv2rgb::thread_trunc_ln94_1_fu_293_p1() {
    trunc_ln94_1_fu_293_p1 = select_ln94_1_fu_273_p3.read().range(15-1, 0);
}

void yuv2rgb::thread_trunc_ln94_fu_281_p1() {
    trunc_ln94_fu_281_p1 = select_ln94_1_fu_273_p3.read().range(13-1, 0);
}

void yuv2rgb::thread_trunc_ln_fu_476_p4() {
    trunc_ln_fu_476_p4 = add_ln100_1_reg_710.read().range(15, 8);
}

void yuv2rgb::thread_x_fu_254_p2() {
    x_fu_254_p2 = (!ap_const_lv16_1.is_01() || !ap_phi_mux_x_0_phi_fu_217_p4.read().is_01())? sc_lv<16>(): (sc_biguint<16>(ap_const_lv16_1) + sc_biguint<16>(ap_phi_mux_x_0_phi_fu_217_p4.read()));
}

void yuv2rgb::thread_y_fu_321_p2() {
    y_fu_321_p2 = (!ap_const_lv16_1.is_01() || !select_ln94_fu_265_p3.read().is_01())? sc_lv<16>(): (sc_biguint<16>(ap_const_lv16_1) + sc_biguint<16>(select_ln94_fu_265_p3.read()));
}

void yuv2rgb::thread_zext_ln94_1_fu_327_p1() {
    zext_ln94_1_fu_327_p1 = esl_zext<64,23>(add_ln94_1_reg_656.read());
}

void yuv2rgb::thread_zext_ln94_2_cast_fu_297_p3() {
    zext_ln94_2_cast_fu_297_p3 = esl_concat<15,8>(trunc_ln94_1_fu_293_p1.read(), ap_const_lv8_0);
}

void yuv2rgb::thread_zext_ln94_cast_fu_285_p3() {
    zext_ln94_cast_fu_285_p3 = esl_concat<13,10>(trunc_ln94_fu_281_p1.read(), ap_const_lv10_0);
}

void yuv2rgb::thread_zext_ln94_fu_311_p1() {
    zext_ln94_fu_311_p1 = esl_zext<23,16>(select_ln94_fu_265_p3.read());
}

void yuv2rgb::thread_zext_ln97_fu_333_p1() {
    zext_ln97_fu_333_p1 = esl_zext<9,8>(in_channels_ch1_q0.read());
}

void yuv2rgb::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter6.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln85_fu_243_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter6.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln85_fu_243_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state10;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

