-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity scurve_adder is
generic (
    C_S_AXI_CTRL_BUS_ADDR_WIDTH : INTEGER := 5;
    C_S_AXI_CTRL_BUS_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_stream0_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    in_stream0_TVALID : IN STD_LOGIC;
    in_stream0_TREADY : OUT STD_LOGIC;
    in_stream0_TKEEP : IN STD_LOGIC_VECTOR (1 downto 0);
    in_stream0_TSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
    in_stream0_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
    in_stream0_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream0_TID : IN STD_LOGIC_VECTOR (4 downto 0);
    in_stream0_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
    in_stream1_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_TVALID : IN STD_LOGIC;
    in_stream1_TREADY : OUT STD_LOGIC;
    in_stream1_TKEEP : IN STD_LOGIC_VECTOR (1 downto 0);
    in_stream1_TSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
    in_stream1_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
    in_stream1_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream1_TID : IN STD_LOGIC_VECTOR (4 downto 0);
    in_stream1_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
    in_stream2_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    in_stream2_TVALID : IN STD_LOGIC;
    in_stream2_TREADY : OUT STD_LOGIC;
    in_stream2_TKEEP : IN STD_LOGIC_VECTOR (1 downto 0);
    in_stream2_TSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
    in_stream2_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
    in_stream2_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream2_TID : IN STD_LOGIC_VECTOR (4 downto 0);
    in_stream2_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
    in_stream3_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    in_stream3_TVALID : IN STD_LOGIC;
    in_stream3_TREADY : OUT STD_LOGIC;
    in_stream3_TKEEP : IN STD_LOGIC_VECTOR (1 downto 0);
    in_stream3_TSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
    in_stream3_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
    in_stream3_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream3_TID : IN STD_LOGIC_VECTOR (4 downto 0);
    in_stream3_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
    in_stream4_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    in_stream4_TVALID : IN STD_LOGIC;
    in_stream4_TREADY : OUT STD_LOGIC;
    in_stream4_TKEEP : IN STD_LOGIC_VECTOR (1 downto 0);
    in_stream4_TSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
    in_stream4_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
    in_stream4_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream4_TID : IN STD_LOGIC_VECTOR (4 downto 0);
    in_stream4_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
    in_stream5_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    in_stream5_TVALID : IN STD_LOGIC;
    in_stream5_TREADY : OUT STD_LOGIC;
    in_stream5_TKEEP : IN STD_LOGIC_VECTOR (1 downto 0);
    in_stream5_TSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
    in_stream5_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
    in_stream5_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream5_TID : IN STD_LOGIC_VECTOR (4 downto 0);
    in_stream5_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC;
    out_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TUSER : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
    out_stream_TDEST : OUT STD_LOGIC_VECTOR (5 downto 0);
    s_axi_CTRL_BUS_AWVALID : IN STD_LOGIC;
    s_axi_CTRL_BUS_AWREADY : OUT STD_LOGIC;
    s_axi_CTRL_BUS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_BUS_WVALID : IN STD_LOGIC;
    s_axi_CTRL_BUS_WREADY : OUT STD_LOGIC;
    s_axi_CTRL_BUS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_BUS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_DATA_WIDTH/8-1 downto 0);
    s_axi_CTRL_BUS_ARVALID : IN STD_LOGIC;
    s_axi_CTRL_BUS_ARREADY : OUT STD_LOGIC;
    s_axi_CTRL_BUS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_BUS_RVALID : OUT STD_LOGIC;
    s_axi_CTRL_BUS_RREADY : IN STD_LOGIC;
    s_axi_CTRL_BUS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_BUS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CTRL_BUS_BVALID : OUT STD_LOGIC;
    s_axi_CTRL_BUS_BREADY : IN STD_LOGIC;
    s_axi_CTRL_BUS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of scurve_adder is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "scurve_adder,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z030ffg676-2,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.176000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=30,HLS_SYN_DSP=0,HLS_SYN_FF=1458,HLS_SYN_LUT=1733}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000001000";
    constant ap_ST_pp1_stg0_fsm_4 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000010000";
    constant ap_ST_st10_fsm_5 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000100000";
    constant ap_ST_st11_fsm_6 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001000000";
    constant ap_ST_pp2_stg0_fsm_7 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000010000000";
    constant ap_ST_st14_fsm_8 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000100000000";
    constant ap_ST_st15_fsm_9 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000001000000000";
    constant ap_ST_pp3_stg0_fsm_10 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000010000000000";
    constant ap_ST_st18_fsm_11 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000100000000000";
    constant ap_ST_st19_fsm_12 : STD_LOGIC_VECTOR (23 downto 0) := "000000000001000000000000";
    constant ap_ST_pp4_stg0_fsm_13 : STD_LOGIC_VECTOR (23 downto 0) := "000000000010000000000000";
    constant ap_ST_st22_fsm_14 : STD_LOGIC_VECTOR (23 downto 0) := "000000000100000000000000";
    constant ap_ST_st23_fsm_15 : STD_LOGIC_VECTOR (23 downto 0) := "000000001000000000000000";
    constant ap_ST_pp5_stg0_fsm_16 : STD_LOGIC_VECTOR (23 downto 0) := "000000010000000000000000";
    constant ap_ST_st26_fsm_17 : STD_LOGIC_VECTOR (23 downto 0) := "000000100000000000000000";
    constant ap_ST_st27_fsm_18 : STD_LOGIC_VECTOR (23 downto 0) := "000001000000000000000000";
    constant ap_ST_pp6_stg0_fsm_19 : STD_LOGIC_VECTOR (23 downto 0) := "000010000000000000000000";
    constant ap_ST_st30_fsm_20 : STD_LOGIC_VECTOR (23 downto 0) := "000100000000000000000000";
    constant ap_ST_st31_fsm_21 : STD_LOGIC_VECTOR (23 downto 0) := "001000000000000000000000";
    constant ap_ST_pp7_stg0_fsm_22 : STD_LOGIC_VECTOR (23 downto 0) := "010000000000000000000000";
    constant ap_ST_st34_fsm_23 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv8_C0 : STD_LOGIC_VECTOR (7 downto 0) := "11000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv8_BF : STD_LOGIC_VECTOR (7 downto 0) := "10111111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_41 : BOOLEAN;
    signal ap_ready : STD_LOGIC;
    signal N_ADDS : STD_LOGIC_VECTOR (7 downto 0);
    signal CH_INFO : STD_LOGIC_VECTOR (7 downto 0);
    signal in_stream0_TDATA_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_pp1_stg0_fsm_4 : STD_LOGIC;
    signal ap_sig_119 : BOOLEAN;
    signal ap_reg_ppiten_pp1_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it4 : STD_LOGIC := '0';
    signal exitcond_flatten_fu_1428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_2113 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_stream1_TDATA_blk_n : STD_LOGIC;
    signal tmp_7_reg_2117 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_stream2_TDATA_blk_n : STD_LOGIC;
    signal tmp_8_reg_2121 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_stream3_TDATA_blk_n : STD_LOGIC;
    signal tmp_15_reg_2125 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_stream4_TDATA_blk_n : STD_LOGIC;
    signal tmp_18_reg_2129 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_stream5_TDATA_blk_n : STD_LOGIC;
    signal tmp_24_reg_2133 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_pp2_stg0_fsm_7 : STD_LOGIC;
    signal ap_sig_176 : BOOLEAN;
    signal ap_reg_ppiten_pp2_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp2_it0 : STD_LOGIC := '0';
    signal exitcond4_reg_2543 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp3_stg0_fsm_10 : STD_LOGIC;
    signal ap_sig_191 : BOOLEAN;
    signal ap_reg_ppiten_pp3_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp3_it0 : STD_LOGIC := '0';
    signal exitcond5_reg_2602 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp4_stg0_fsm_13 : STD_LOGIC;
    signal ap_sig_207 : BOOLEAN;
    signal ap_reg_ppiten_pp4_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp4_it0 : STD_LOGIC := '0';
    signal exitcond6_reg_2661 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp5_stg0_fsm_16 : STD_LOGIC;
    signal ap_sig_223 : BOOLEAN;
    signal ap_reg_ppiten_pp5_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp5_it0 : STD_LOGIC := '0';
    signal exitcond7_reg_2720 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp6_stg0_fsm_19 : STD_LOGIC;
    signal ap_sig_239 : BOOLEAN;
    signal ap_reg_ppiten_pp6_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp6_it0 : STD_LOGIC := '0';
    signal exitcond8_reg_2779 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp7_stg0_fsm_22 : STD_LOGIC;
    signal ap_sig_255 : BOOLEAN;
    signal ap_reg_ppiten_pp7_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp7_it0 : STD_LOGIC := '0';
    signal exitcond_reg_2838 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_reg_1211 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_1_reg_1222 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_2_reg_1233 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_3_reg_1244 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_4_reg_1255 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_5_reg_1266 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_6_reg_1277 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_7_reg_1288 : STD_LOGIC_VECTOR (7 downto 0);
    signal CH_INFO_read_reg_2071 : STD_LOGIC_VECTOR (7 downto 0);
    signal N_ADDS_read_reg_2081 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_1299_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_reg_2087 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1307_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_334 : BOOLEAN;
    signal tmp_5_fu_1326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal l_fu_1332_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_8_fu_1344_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_353 : BOOLEAN;
    signal tmp_6_fu_1366_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_361 : BOOLEAN;
    signal bound_fu_1422_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal bound_reg_2137 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_388 : BOOLEAN;
    signal indvar_flatten_next_fu_1433_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_1_mid2_fu_1445_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_1_mid2_reg_2151 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_2161 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_id_V_reg_2166 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_dest_V_reg_2171 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_30_fu_1469_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_reg_2176 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2176_pp1_iter1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2176_pp1_iter2 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp_reg_2181 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_phitmp_reg_2181_pp1_iter1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_phitmp_reg_2181_pp1_iter2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_1_reg_2186 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_id_V_1_reg_2191 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_dest_V_1_reg_2196 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_32_fu_1499_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_reg_2201 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_tmp_32_reg_2201_pp1_iter1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_tmp_32_reg_2201_pp1_iter2 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp1_reg_2206 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_phitmp1_reg_2206_pp1_iter1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_phitmp1_reg_2206_pp1_iter2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_3_reg_2211 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_id_V_3_reg_2216 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_dest_V_3_reg_2221 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_41_fu_1529_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_41_reg_2226 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_tmp_41_reg_2226_pp1_iter1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_tmp_41_reg_2226_pp1_iter2 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp2_reg_2231 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_phitmp2_reg_2231_pp1_iter1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_phitmp2_reg_2231_pp1_iter2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_4_reg_2236 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_id_V_4_reg_2241 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_dest_V_4_reg_2246 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_48_fu_1559_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_48_reg_2251 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_tmp_48_reg_2251_pp1_iter1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_tmp_48_reg_2251_pp1_iter2 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp3_reg_2256 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_phitmp3_reg_2256_pp1_iter1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_phitmp3_reg_2256_pp1_iter2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_5_reg_2261 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_id_V_5_reg_2266 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_dest_V_5_reg_2271 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_49_fu_1589_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_49_reg_2276 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_tmp_49_reg_2276_pp1_iter1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_tmp_49_reg_2276_pp1_iter2 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp4_reg_2281 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_phitmp4_reg_2281_pp1_iter1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_phitmp4_reg_2281_pp1_iter2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_7_reg_2286 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_id_V_7_reg_2291 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_dest_V_7_reg_2296 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_58_fu_1619_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_reg_2301 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_tmp_58_reg_2301_pp1_iter1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_tmp_58_reg_2301_pp1_iter2 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp5_reg_2306 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_phitmp5_reg_2306_pp1_iter1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_phitmp5_reg_2306_pp1_iter2 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_12_fu_1633_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix1_ch0_addr_2_reg_2316 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_sum_pix1_ch0_addr_2_reg_2316_pp1_iter2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_sum_pix1_ch0_addr_2_reg_2316_pp1_iter3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix2_ch0_addr_2_reg_2322 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_sum_pix2_ch0_addr_2_reg_2322_pp1_iter2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_sum_pix2_ch0_addr_2_reg_2322_pp1_iter3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix1_ch1_addr_1_reg_2328 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_sum_pix1_ch1_addr_1_reg_2328_pp1_iter2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_sum_pix1_ch1_addr_1_reg_2328_pp1_iter3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix2_ch1_addr_1_reg_2334 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_sum_pix2_ch1_addr_1_reg_2334_pp1_iter2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_sum_pix2_ch1_addr_1_reg_2334_pp1_iter3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix1_ch2_addr_1_reg_2340 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_sum_pix1_ch2_addr_1_reg_2340_pp1_iter2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_sum_pix1_ch2_addr_1_reg_2340_pp1_iter3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix2_ch2_addr_1_reg_2346 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_sum_pix2_ch2_addr_1_reg_2346_pp1_iter2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_sum_pix2_ch2_addr_1_reg_2346_pp1_iter3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix1_ch3_addr_1_reg_2352 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_sum_pix1_ch3_addr_1_reg_2352_pp1_iter2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_sum_pix1_ch3_addr_1_reg_2352_pp1_iter3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix2_ch3_addr_1_reg_2358 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_sum_pix2_ch3_addr_1_reg_2358_pp1_iter2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_sum_pix2_ch3_addr_1_reg_2358_pp1_iter3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix1_ch4_addr_1_reg_2364 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_sum_pix1_ch4_addr_1_reg_2364_pp1_iter2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_sum_pix1_ch4_addr_1_reg_2364_pp1_iter3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix2_ch4_addr_1_reg_2370 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_sum_pix2_ch4_addr_1_reg_2370_pp1_iter2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_sum_pix2_ch4_addr_1_reg_2370_pp1_iter3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix1_ch5_addr_1_reg_2376 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_sum_pix1_ch5_addr_1_reg_2376_pp1_iter2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_sum_pix1_ch5_addr_1_reg_2376_pp1_iter3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix2_ch5_addr_1_reg_2382 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_sum_pix2_ch5_addr_1_reg_2382_pp1_iter2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_sum_pix2_ch5_addr_1_reg_2382_pp1_iter3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix1_ch0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix1_ch0_load_1_reg_2388 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix2_ch0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix2_ch0_load_1_reg_2393 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix1_ch1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix1_ch1_load_reg_2398 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix2_ch1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix2_ch1_load_reg_2403 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix1_ch2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix1_ch2_load_reg_2408 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix2_ch2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix2_ch2_load_reg_2413 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix1_ch3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix1_ch3_load_reg_2418 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix2_ch3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix2_ch3_load_reg_2423 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix1_ch4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix1_ch4_load_reg_2428 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix2_ch4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix2_ch4_load_reg_2433 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix1_ch5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix1_ch5_load_reg_2438 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix2_ch5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix2_ch5_load_reg_2443 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_fu_1690_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_reg_2448 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_fu_1698_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_reg_2453 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_fu_1706_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_reg_2458 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_fu_1714_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_reg_2463 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_33_fu_1722_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_33_reg_2468 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_35_fu_1730_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_35_reg_2473 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_fu_1738_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_reg_2478 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_45_fu_1746_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_45_reg_2483 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_51_fu_1754_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_51_reg_2488 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_53_fu_1762_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_53_reg_2493 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_fu_1770_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_reg_2498 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_63_fu_1778_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_63_reg_2503 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st10_fsm_5 : STD_LOGIC;
    signal ap_sig_641 : BOOLEAN;
    signal tmp_11_fu_1783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_2523 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st11_fsm_6 : STD_LOGIC;
    signal ap_sig_655 : BOOLEAN;
    signal dub_pix_ch0_user_V_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_user_V_2_reg_2528 : STD_LOGIC_VECTOR (1 downto 0);
    signal dub_pix_ch0_id_V_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_id_V_2_reg_2533 : STD_LOGIC_VECTOR (4 downto 0);
    signal dub_pix_ch0_dest_V_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_dest_V_2_reg_2538 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond4_fu_1789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_ioackin_out_stream_TREADY : STD_LOGIC;
    signal i_9_fu_1795_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_last_V_fu_1813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_2562 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st14_fsm_8 : STD_LOGIC;
    signal ap_sig_689 : BOOLEAN;
    signal tmp_29_fu_1831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_2582 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st15_fsm_9 : STD_LOGIC;
    signal ap_sig_703 : BOOLEAN;
    signal dub_pix_ch1_user_V_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_user_V_6_reg_2587 : STD_LOGIC_VECTOR (1 downto 0);
    signal dub_pix_ch1_id_V_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_id_V_6_reg_2592 : STD_LOGIC_VECTOR (4 downto 0);
    signal dub_pix_ch1_dest_V_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_dest_V_6_reg_2597 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond5_fu_1837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_10_fu_1843_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_last_V_1_fu_1861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_1_reg_2621 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st18_fsm_11 : STD_LOGIC;
    signal ap_sig_735 : BOOLEAN;
    signal tmp_47_fu_1879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_2641 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st19_fsm_12 : STD_LOGIC;
    signal ap_sig_749 : BOOLEAN;
    signal dub_pix_ch2_user_V_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_user_V_8_reg_2646 : STD_LOGIC_VECTOR (1 downto 0);
    signal dub_pix_ch2_id_V_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_id_V_8_reg_2651 : STD_LOGIC_VECTOR (4 downto 0);
    signal dub_pix_ch2_dest_V_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_dest_V_8_reg_2656 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond6_fu_1885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_16_fu_1891_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_last_V_2_fu_1909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_2_reg_2680 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st22_fsm_14 : STD_LOGIC;
    signal ap_sig_781 : BOOLEAN;
    signal tmp_65_fu_1927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_reg_2700 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st23_fsm_15 : STD_LOGIC;
    signal ap_sig_795 : BOOLEAN;
    signal dub_pix_ch3_user_V_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_user_V_9_reg_2705 : STD_LOGIC_VECTOR (1 downto 0);
    signal dub_pix_ch3_id_V_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_id_V_9_reg_2710 : STD_LOGIC_VECTOR (4 downto 0);
    signal dub_pix_ch3_dest_V_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_dest_V_9_reg_2715 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond7_fu_1933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_17_fu_1939_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_last_V_3_fu_1957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_3_reg_2739 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st26_fsm_17 : STD_LOGIC;
    signal ap_sig_827 : BOOLEAN;
    signal tmp_70_fu_1975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_reg_2759 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st27_fsm_18 : STD_LOGIC;
    signal ap_sig_841 : BOOLEAN;
    signal dub_pix_ch4_user_V_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_user_V_10_reg_2764 : STD_LOGIC_VECTOR (1 downto 0);
    signal dub_pix_ch4_id_V_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_id_V_10_reg_2769 : STD_LOGIC_VECTOR (4 downto 0);
    signal dub_pix_ch4_dest_V_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_dest_V_10_reg_2774 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond8_fu_1981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_18_fu_1987_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_last_V_4_fu_2005_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_4_reg_2798 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st30_fsm_20 : STD_LOGIC;
    signal ap_sig_873 : BOOLEAN;
    signal tmp_75_fu_2023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_reg_2818 : STD_LOGIC_VECTOR (0 downto 0);
    signal dub_pix_ch5_user_V_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_user_V_11_reg_2823 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_cseq_ST_st31_fsm_21 : STD_LOGIC;
    signal ap_sig_889 : BOOLEAN;
    signal dub_pix_ch5_id_V_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_id_V_11_reg_2828 : STD_LOGIC_VECTOR (4 downto 0);
    signal dub_pix_ch5_dest_V_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_dest_V_11_reg_2833 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond_fu_2029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_19_fu_2035_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_last_V_5_fu_2053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_5_reg_2857 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_pix1_ch0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix1_ch0_ce0 : STD_LOGIC;
    signal sum_pix1_ch0_we0 : STD_LOGIC;
    signal sum_pix1_ch0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix1_ch0_ce1 : STD_LOGIC;
    signal sum_pix1_ch0_we1 : STD_LOGIC;
    signal sum_pix1_ch0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix2_ch0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix2_ch0_ce0 : STD_LOGIC;
    signal sum_pix2_ch0_we0 : STD_LOGIC;
    signal sum_pix2_ch0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix2_ch0_ce1 : STD_LOGIC;
    signal sum_pix2_ch0_we1 : STD_LOGIC;
    signal sum_pix2_ch0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix1_ch1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix1_ch1_ce0 : STD_LOGIC;
    signal sum_pix1_ch1_we0 : STD_LOGIC;
    signal sum_pix1_ch1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix1_ch1_ce1 : STD_LOGIC;
    signal sum_pix1_ch1_we1 : STD_LOGIC;
    signal sum_pix1_ch1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix2_ch1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix2_ch1_ce0 : STD_LOGIC;
    signal sum_pix2_ch1_we0 : STD_LOGIC;
    signal sum_pix2_ch1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix2_ch1_ce1 : STD_LOGIC;
    signal sum_pix2_ch1_we1 : STD_LOGIC;
    signal sum_pix2_ch1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix1_ch2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix1_ch2_ce0 : STD_LOGIC;
    signal sum_pix1_ch2_we0 : STD_LOGIC;
    signal sum_pix1_ch2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix1_ch2_ce1 : STD_LOGIC;
    signal sum_pix1_ch2_we1 : STD_LOGIC;
    signal sum_pix1_ch2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix2_ch2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix2_ch2_ce0 : STD_LOGIC;
    signal sum_pix2_ch2_we0 : STD_LOGIC;
    signal sum_pix2_ch2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix2_ch2_ce1 : STD_LOGIC;
    signal sum_pix2_ch2_we1 : STD_LOGIC;
    signal sum_pix2_ch2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix1_ch3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix1_ch3_ce0 : STD_LOGIC;
    signal sum_pix1_ch3_we0 : STD_LOGIC;
    signal sum_pix1_ch3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix1_ch3_ce1 : STD_LOGIC;
    signal sum_pix1_ch3_we1 : STD_LOGIC;
    signal sum_pix1_ch3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix2_ch3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix2_ch3_ce0 : STD_LOGIC;
    signal sum_pix2_ch3_we0 : STD_LOGIC;
    signal sum_pix2_ch3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix2_ch3_ce1 : STD_LOGIC;
    signal sum_pix2_ch3_we1 : STD_LOGIC;
    signal sum_pix2_ch3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix1_ch4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix1_ch4_ce0 : STD_LOGIC;
    signal sum_pix1_ch4_we0 : STD_LOGIC;
    signal sum_pix1_ch4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix1_ch4_ce1 : STD_LOGIC;
    signal sum_pix1_ch4_we1 : STD_LOGIC;
    signal sum_pix1_ch4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix2_ch4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix2_ch4_ce0 : STD_LOGIC;
    signal sum_pix2_ch4_we0 : STD_LOGIC;
    signal sum_pix2_ch4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix2_ch4_ce1 : STD_LOGIC;
    signal sum_pix2_ch4_we1 : STD_LOGIC;
    signal sum_pix2_ch4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix1_ch5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix1_ch5_ce0 : STD_LOGIC;
    signal sum_pix1_ch5_we0 : STD_LOGIC;
    signal sum_pix1_ch5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix1_ch5_ce1 : STD_LOGIC;
    signal sum_pix1_ch5_we1 : STD_LOGIC;
    signal sum_pix1_ch5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix2_ch5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix2_ch5_ce0 : STD_LOGIC;
    signal sum_pix2_ch5_we0 : STD_LOGIC;
    signal sum_pix2_ch5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix2_ch5_ce1 : STD_LOGIC;
    signal sum_pix2_ch5_we1 : STD_LOGIC;
    signal sum_pix2_ch5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dub_pix_ch0_user_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dub_pix_ch0_user_V_ce0 : STD_LOGIC;
    signal dub_pix_ch0_user_V_we0 : STD_LOGIC;
    signal dub_pix_ch0_id_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dub_pix_ch0_id_V_ce0 : STD_LOGIC;
    signal dub_pix_ch0_id_V_we0 : STD_LOGIC;
    signal dub_pix_ch0_dest_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dub_pix_ch0_dest_V_ce0 : STD_LOGIC;
    signal dub_pix_ch0_dest_V_we0 : STD_LOGIC;
    signal dub_pix_ch1_user_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dub_pix_ch1_user_V_ce0 : STD_LOGIC;
    signal dub_pix_ch1_user_V_we0 : STD_LOGIC;
    signal dub_pix_ch1_id_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dub_pix_ch1_id_V_ce0 : STD_LOGIC;
    signal dub_pix_ch1_id_V_we0 : STD_LOGIC;
    signal dub_pix_ch1_dest_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dub_pix_ch1_dest_V_ce0 : STD_LOGIC;
    signal dub_pix_ch1_dest_V_we0 : STD_LOGIC;
    signal dub_pix_ch2_user_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dub_pix_ch2_user_V_ce0 : STD_LOGIC;
    signal dub_pix_ch2_user_V_we0 : STD_LOGIC;
    signal dub_pix_ch2_id_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dub_pix_ch2_id_V_ce0 : STD_LOGIC;
    signal dub_pix_ch2_id_V_we0 : STD_LOGIC;
    signal dub_pix_ch2_dest_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dub_pix_ch2_dest_V_ce0 : STD_LOGIC;
    signal dub_pix_ch2_dest_V_we0 : STD_LOGIC;
    signal dub_pix_ch3_user_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dub_pix_ch3_user_V_ce0 : STD_LOGIC;
    signal dub_pix_ch3_user_V_we0 : STD_LOGIC;
    signal dub_pix_ch3_id_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dub_pix_ch3_id_V_ce0 : STD_LOGIC;
    signal dub_pix_ch3_id_V_we0 : STD_LOGIC;
    signal dub_pix_ch3_dest_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dub_pix_ch3_dest_V_ce0 : STD_LOGIC;
    signal dub_pix_ch3_dest_V_we0 : STD_LOGIC;
    signal dub_pix_ch4_user_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dub_pix_ch4_user_V_ce0 : STD_LOGIC;
    signal dub_pix_ch4_user_V_we0 : STD_LOGIC;
    signal dub_pix_ch4_id_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dub_pix_ch4_id_V_ce0 : STD_LOGIC;
    signal dub_pix_ch4_id_V_we0 : STD_LOGIC;
    signal dub_pix_ch4_dest_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dub_pix_ch4_dest_V_ce0 : STD_LOGIC;
    signal dub_pix_ch4_dest_V_we0 : STD_LOGIC;
    signal dub_pix_ch5_user_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dub_pix_ch5_user_V_ce0 : STD_LOGIC;
    signal dub_pix_ch5_user_V_we0 : STD_LOGIC;
    signal dub_pix_ch5_id_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dub_pix_ch5_id_V_ce0 : STD_LOGIC;
    signal dub_pix_ch5_id_V_we0 : STD_LOGIC;
    signal dub_pix_ch5_dest_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dub_pix_ch5_dest_V_ce0 : STD_LOGIC;
    signal dub_pix_ch5_dest_V_we0 : STD_LOGIC;
    signal N_reg_1177 : STD_LOGIC_VECTOR (3 downto 0);
    signal N1_reg_1188 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_reg_1200 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond1_fu_1338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_1350_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_12_fu_1639_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_22_fu_1647_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_28_fu_1655_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_36_fu_1663_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_46_fu_1671_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_56_fu_1679_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_14_fu_1801_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_37_fu_1849_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_55_fu_1897_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_67_fu_1945_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_72_fu_1993_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_77_fu_2041_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_2_fu_1824_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_V_6_fu_1872_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_V_8_fu_1920_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_V_9_fu_1968_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_V_10_fu_2016_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_V_11_fu_2064_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ioackin_out_stream_TREADY : STD_LOGIC := '0';
    signal N_cast_fu_1303_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_3_fu_1315_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_fu_1321_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_1411_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl_fu_1404_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl2_fu_1418_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal exitcond2_fu_1439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_1687_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_fu_1695_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_fu_1703_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_26_fu_1711_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_31_fu_1719_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_fu_1727_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_fu_1735_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_44_fu_1743_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_50_fu_1751_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_52_fu_1759_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_59_fu_1767_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_62_fu_1775_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_1807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_fu_1818_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_fu_1855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_1866_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_57_fu_1903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_1914_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_69_fu_1951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_fu_1962_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_74_fu_1999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_fu_2010_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_79_fu_2047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_fu_2058_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st34_fsm_23 : STD_LOGIC;
    signal ap_sig_2041 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_sig_1246 : BOOLEAN;

    component scurve_adder_sum_pix1_ch0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component scurve_adder_dub_pix_ch0_user_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (1 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component scurve_adder_dub_pix_ch0_id_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (4 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component scurve_adder_dub_pix_ch0_dest_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (5 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component scurve_adder_CTRL_BUS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        N_ADDS : OUT STD_LOGIC_VECTOR (7 downto 0);
        CH_INFO : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    scurve_adder_CTRL_BUS_s_axi_U : component scurve_adder_CTRL_BUS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_BUS_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_BUS_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CTRL_BUS_AWVALID,
        AWREADY => s_axi_CTRL_BUS_AWREADY,
        AWADDR => s_axi_CTRL_BUS_AWADDR,
        WVALID => s_axi_CTRL_BUS_WVALID,
        WREADY => s_axi_CTRL_BUS_WREADY,
        WDATA => s_axi_CTRL_BUS_WDATA,
        WSTRB => s_axi_CTRL_BUS_WSTRB,
        ARVALID => s_axi_CTRL_BUS_ARVALID,
        ARREADY => s_axi_CTRL_BUS_ARREADY,
        ARADDR => s_axi_CTRL_BUS_ARADDR,
        RVALID => s_axi_CTRL_BUS_RVALID,
        RREADY => s_axi_CTRL_BUS_RREADY,
        RDATA => s_axi_CTRL_BUS_RDATA,
        RRESP => s_axi_CTRL_BUS_RRESP,
        BVALID => s_axi_CTRL_BUS_BVALID,
        BREADY => s_axi_CTRL_BUS_BREADY,
        BRESP => s_axi_CTRL_BUS_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        N_ADDS => N_ADDS,
        CH_INFO => CH_INFO);

    sum_pix1_ch0_U : component scurve_adder_sum_pix1_ch0
    generic map (
        DataWidth => 32,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => sum_pix1_ch0_address0,
        ce0 => sum_pix1_ch0_ce0,
        we0 => sum_pix1_ch0_we0,
        d0 => ap_const_lv32_0,
        q0 => sum_pix1_ch0_q0,
        address1 => sum_pix1_ch0_address1,
        ce1 => sum_pix1_ch0_ce1,
        we1 => sum_pix1_ch0_we1,
        d1 => tmp_19_reg_2448,
        q1 => sum_pix1_ch0_q1);

    sum_pix2_ch0_U : component scurve_adder_sum_pix1_ch0
    generic map (
        DataWidth => 32,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => sum_pix2_ch0_address0,
        ce0 => sum_pix2_ch0_ce0,
        we0 => sum_pix2_ch0_we0,
        d0 => ap_const_lv32_0,
        q0 => sum_pix2_ch0_q0,
        address1 => sum_pix2_ch0_address1,
        ce1 => sum_pix2_ch0_ce1,
        we1 => sum_pix2_ch0_we1,
        d1 => tmp_21_reg_2453,
        q1 => sum_pix2_ch0_q1);

    sum_pix1_ch1_U : component scurve_adder_sum_pix1_ch0
    generic map (
        DataWidth => 32,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => sum_pix1_ch1_address0,
        ce0 => sum_pix1_ch1_ce0,
        we0 => sum_pix1_ch1_we0,
        d0 => ap_const_lv32_0,
        q0 => sum_pix1_ch1_q0,
        address1 => sum_pix1_ch1_address1,
        ce1 => sum_pix1_ch1_ce1,
        we1 => sum_pix1_ch1_we1,
        d1 => tmp_25_reg_2458,
        q1 => sum_pix1_ch1_q1);

    sum_pix2_ch1_U : component scurve_adder_sum_pix1_ch0
    generic map (
        DataWidth => 32,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => sum_pix2_ch1_address0,
        ce0 => sum_pix2_ch1_ce0,
        we0 => sum_pix2_ch1_we0,
        d0 => ap_const_lv32_0,
        q0 => sum_pix2_ch1_q0,
        address1 => sum_pix2_ch1_address1,
        ce1 => sum_pix2_ch1_ce1,
        we1 => sum_pix2_ch1_we1,
        d1 => tmp_27_reg_2463,
        q1 => sum_pix2_ch1_q1);

    sum_pix1_ch2_U : component scurve_adder_sum_pix1_ch0
    generic map (
        DataWidth => 32,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => sum_pix1_ch2_address0,
        ce0 => sum_pix1_ch2_ce0,
        we0 => sum_pix1_ch2_we0,
        d0 => ap_const_lv32_0,
        q0 => sum_pix1_ch2_q0,
        address1 => sum_pix1_ch2_address1,
        ce1 => sum_pix1_ch2_ce1,
        we1 => sum_pix1_ch2_we1,
        d1 => tmp_33_reg_2468,
        q1 => sum_pix1_ch2_q1);

    sum_pix2_ch2_U : component scurve_adder_sum_pix1_ch0
    generic map (
        DataWidth => 32,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => sum_pix2_ch2_address0,
        ce0 => sum_pix2_ch2_ce0,
        we0 => sum_pix2_ch2_we0,
        d0 => ap_const_lv32_0,
        q0 => sum_pix2_ch2_q0,
        address1 => sum_pix2_ch2_address1,
        ce1 => sum_pix2_ch2_ce1,
        we1 => sum_pix2_ch2_we1,
        d1 => tmp_35_reg_2473,
        q1 => sum_pix2_ch2_q1);

    sum_pix1_ch3_U : component scurve_adder_sum_pix1_ch0
    generic map (
        DataWidth => 32,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => sum_pix1_ch3_address0,
        ce0 => sum_pix1_ch3_ce0,
        we0 => sum_pix1_ch3_we0,
        d0 => ap_const_lv32_0,
        q0 => sum_pix1_ch3_q0,
        address1 => sum_pix1_ch3_address1,
        ce1 => sum_pix1_ch3_ce1,
        we1 => sum_pix1_ch3_we1,
        d1 => tmp_43_reg_2478,
        q1 => sum_pix1_ch3_q1);

    sum_pix2_ch3_U : component scurve_adder_sum_pix1_ch0
    generic map (
        DataWidth => 32,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => sum_pix2_ch3_address0,
        ce0 => sum_pix2_ch3_ce0,
        we0 => sum_pix2_ch3_we0,
        d0 => ap_const_lv32_0,
        q0 => sum_pix2_ch3_q0,
        address1 => sum_pix2_ch3_address1,
        ce1 => sum_pix2_ch3_ce1,
        we1 => sum_pix2_ch3_we1,
        d1 => tmp_45_reg_2483,
        q1 => sum_pix2_ch3_q1);

    sum_pix1_ch4_U : component scurve_adder_sum_pix1_ch0
    generic map (
        DataWidth => 32,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => sum_pix1_ch4_address0,
        ce0 => sum_pix1_ch4_ce0,
        we0 => sum_pix1_ch4_we0,
        d0 => ap_const_lv32_0,
        q0 => sum_pix1_ch4_q0,
        address1 => sum_pix1_ch4_address1,
        ce1 => sum_pix1_ch4_ce1,
        we1 => sum_pix1_ch4_we1,
        d1 => tmp_51_reg_2488,
        q1 => sum_pix1_ch4_q1);

    sum_pix2_ch4_U : component scurve_adder_sum_pix1_ch0
    generic map (
        DataWidth => 32,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => sum_pix2_ch4_address0,
        ce0 => sum_pix2_ch4_ce0,
        we0 => sum_pix2_ch4_we0,
        d0 => ap_const_lv32_0,
        q0 => sum_pix2_ch4_q0,
        address1 => sum_pix2_ch4_address1,
        ce1 => sum_pix2_ch4_ce1,
        we1 => sum_pix2_ch4_we1,
        d1 => tmp_53_reg_2493,
        q1 => sum_pix2_ch4_q1);

    sum_pix1_ch5_U : component scurve_adder_sum_pix1_ch0
    generic map (
        DataWidth => 32,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => sum_pix1_ch5_address0,
        ce0 => sum_pix1_ch5_ce0,
        we0 => sum_pix1_ch5_we0,
        d0 => ap_const_lv32_0,
        q0 => sum_pix1_ch5_q0,
        address1 => sum_pix1_ch5_address1,
        ce1 => sum_pix1_ch5_ce1,
        we1 => sum_pix1_ch5_we1,
        d1 => tmp_60_reg_2498,
        q1 => sum_pix1_ch5_q1);

    sum_pix2_ch5_U : component scurve_adder_sum_pix1_ch0
    generic map (
        DataWidth => 32,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => sum_pix2_ch5_address0,
        ce0 => sum_pix2_ch5_ce0,
        we0 => sum_pix2_ch5_we0,
        d0 => ap_const_lv32_0,
        q0 => sum_pix2_ch5_q0,
        address1 => sum_pix2_ch5_address1,
        ce1 => sum_pix2_ch5_ce1,
        we1 => sum_pix2_ch5_we1,
        d1 => tmp_63_reg_2503,
        q1 => sum_pix2_ch5_q1);

    dub_pix_ch0_user_V_U : component scurve_adder_dub_pix_ch0_user_V
    generic map (
        DataWidth => 2,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dub_pix_ch0_user_V_address0,
        ce0 => dub_pix_ch0_user_V_ce0,
        we0 => dub_pix_ch0_user_V_we0,
        d0 => tmp_user_V_reg_2161,
        q0 => dub_pix_ch0_user_V_q0);

    dub_pix_ch0_id_V_U : component scurve_adder_dub_pix_ch0_id_V
    generic map (
        DataWidth => 5,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dub_pix_ch0_id_V_address0,
        ce0 => dub_pix_ch0_id_V_ce0,
        we0 => dub_pix_ch0_id_V_we0,
        d0 => tmp_id_V_reg_2166,
        q0 => dub_pix_ch0_id_V_q0);

    dub_pix_ch0_dest_V_U : component scurve_adder_dub_pix_ch0_dest_V
    generic map (
        DataWidth => 6,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dub_pix_ch0_dest_V_address0,
        ce0 => dub_pix_ch0_dest_V_ce0,
        we0 => dub_pix_ch0_dest_V_we0,
        d0 => tmp_dest_V_reg_2171,
        q0 => dub_pix_ch0_dest_V_q0);

    dub_pix_ch1_user_V_U : component scurve_adder_dub_pix_ch0_user_V
    generic map (
        DataWidth => 2,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dub_pix_ch1_user_V_address0,
        ce0 => dub_pix_ch1_user_V_ce0,
        we0 => dub_pix_ch1_user_V_we0,
        d0 => tmp_user_V_1_reg_2186,
        q0 => dub_pix_ch1_user_V_q0);

    dub_pix_ch1_id_V_U : component scurve_adder_dub_pix_ch0_id_V
    generic map (
        DataWidth => 5,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dub_pix_ch1_id_V_address0,
        ce0 => dub_pix_ch1_id_V_ce0,
        we0 => dub_pix_ch1_id_V_we0,
        d0 => tmp_id_V_1_reg_2191,
        q0 => dub_pix_ch1_id_V_q0);

    dub_pix_ch1_dest_V_U : component scurve_adder_dub_pix_ch0_dest_V
    generic map (
        DataWidth => 6,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dub_pix_ch1_dest_V_address0,
        ce0 => dub_pix_ch1_dest_V_ce0,
        we0 => dub_pix_ch1_dest_V_we0,
        d0 => tmp_dest_V_1_reg_2196,
        q0 => dub_pix_ch1_dest_V_q0);

    dub_pix_ch2_user_V_U : component scurve_adder_dub_pix_ch0_user_V
    generic map (
        DataWidth => 2,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dub_pix_ch2_user_V_address0,
        ce0 => dub_pix_ch2_user_V_ce0,
        we0 => dub_pix_ch2_user_V_we0,
        d0 => tmp_user_V_3_reg_2211,
        q0 => dub_pix_ch2_user_V_q0);

    dub_pix_ch2_id_V_U : component scurve_adder_dub_pix_ch0_id_V
    generic map (
        DataWidth => 5,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dub_pix_ch2_id_V_address0,
        ce0 => dub_pix_ch2_id_V_ce0,
        we0 => dub_pix_ch2_id_V_we0,
        d0 => tmp_id_V_3_reg_2216,
        q0 => dub_pix_ch2_id_V_q0);

    dub_pix_ch2_dest_V_U : component scurve_adder_dub_pix_ch0_dest_V
    generic map (
        DataWidth => 6,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dub_pix_ch2_dest_V_address0,
        ce0 => dub_pix_ch2_dest_V_ce0,
        we0 => dub_pix_ch2_dest_V_we0,
        d0 => tmp_dest_V_3_reg_2221,
        q0 => dub_pix_ch2_dest_V_q0);

    dub_pix_ch3_user_V_U : component scurve_adder_dub_pix_ch0_user_V
    generic map (
        DataWidth => 2,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dub_pix_ch3_user_V_address0,
        ce0 => dub_pix_ch3_user_V_ce0,
        we0 => dub_pix_ch3_user_V_we0,
        d0 => tmp_user_V_4_reg_2236,
        q0 => dub_pix_ch3_user_V_q0);

    dub_pix_ch3_id_V_U : component scurve_adder_dub_pix_ch0_id_V
    generic map (
        DataWidth => 5,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dub_pix_ch3_id_V_address0,
        ce0 => dub_pix_ch3_id_V_ce0,
        we0 => dub_pix_ch3_id_V_we0,
        d0 => tmp_id_V_4_reg_2241,
        q0 => dub_pix_ch3_id_V_q0);

    dub_pix_ch3_dest_V_U : component scurve_adder_dub_pix_ch0_dest_V
    generic map (
        DataWidth => 6,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dub_pix_ch3_dest_V_address0,
        ce0 => dub_pix_ch3_dest_V_ce0,
        we0 => dub_pix_ch3_dest_V_we0,
        d0 => tmp_dest_V_4_reg_2246,
        q0 => dub_pix_ch3_dest_V_q0);

    dub_pix_ch4_user_V_U : component scurve_adder_dub_pix_ch0_user_V
    generic map (
        DataWidth => 2,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dub_pix_ch4_user_V_address0,
        ce0 => dub_pix_ch4_user_V_ce0,
        we0 => dub_pix_ch4_user_V_we0,
        d0 => tmp_user_V_5_reg_2261,
        q0 => dub_pix_ch4_user_V_q0);

    dub_pix_ch4_id_V_U : component scurve_adder_dub_pix_ch0_id_V
    generic map (
        DataWidth => 5,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dub_pix_ch4_id_V_address0,
        ce0 => dub_pix_ch4_id_V_ce0,
        we0 => dub_pix_ch4_id_V_we0,
        d0 => tmp_id_V_5_reg_2266,
        q0 => dub_pix_ch4_id_V_q0);

    dub_pix_ch4_dest_V_U : component scurve_adder_dub_pix_ch0_dest_V
    generic map (
        DataWidth => 6,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dub_pix_ch4_dest_V_address0,
        ce0 => dub_pix_ch4_dest_V_ce0,
        we0 => dub_pix_ch4_dest_V_we0,
        d0 => tmp_dest_V_5_reg_2271,
        q0 => dub_pix_ch4_dest_V_q0);

    dub_pix_ch5_user_V_U : component scurve_adder_dub_pix_ch0_user_V
    generic map (
        DataWidth => 2,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dub_pix_ch5_user_V_address0,
        ce0 => dub_pix_ch5_user_V_ce0,
        we0 => dub_pix_ch5_user_V_we0,
        d0 => tmp_user_V_7_reg_2286,
        q0 => dub_pix_ch5_user_V_q0);

    dub_pix_ch5_id_V_U : component scurve_adder_dub_pix_ch0_id_V
    generic map (
        DataWidth => 5,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dub_pix_ch5_id_V_address0,
        ce0 => dub_pix_ch5_id_V_ce0,
        we0 => dub_pix_ch5_id_V_we0,
        d0 => tmp_id_V_7_reg_2291,
        q0 => dub_pix_ch5_id_V_q0);

    dub_pix_ch5_dest_V_U : component scurve_adder_dub_pix_ch0_dest_V
    generic map (
        DataWidth => 6,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dub_pix_ch5_dest_V_address0,
        ce0 => dub_pix_ch5_dest_V_ce0,
        we0 => dub_pix_ch5_dest_V_we0,
        d0 => tmp_dest_V_7_reg_2296,
        q0 => dub_pix_ch5_dest_V_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_ioackin_out_stream_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_out_stream_TREADY <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_7) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond4_reg_2543) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond4_reg_2543) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_10) and (ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_lv1_0 = exitcond5_reg_2602) and not(((ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_lv1_0 = exitcond5_reg_2602) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp4_stg0_fsm_13) and (ap_const_logic_1 = ap_reg_ppiten_pp4_it1) and (ap_const_lv1_0 = exitcond6_reg_2661) and not(((ap_const_logic_1 = ap_reg_ppiten_pp4_it1) and (ap_const_lv1_0 = exitcond6_reg_2661) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp5_stg0_fsm_16) and (ap_const_logic_1 = ap_reg_ppiten_pp5_it1) and (ap_const_lv1_0 = exitcond7_reg_2720) and not(((ap_const_logic_1 = ap_reg_ppiten_pp5_it1) and (ap_const_lv1_0 = exitcond7_reg_2720) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp6_stg0_fsm_19) and (ap_const_logic_1 = ap_reg_ppiten_pp6_it1) and (ap_const_lv1_0 = exitcond8_reg_2779) and not(((ap_const_logic_1 = ap_reg_ppiten_pp6_it1) and (ap_const_lv1_0 = exitcond8_reg_2779) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp7_stg0_fsm_22) and (ap_const_logic_1 = ap_reg_ppiten_pp7_it1) and (ap_const_lv1_0 = exitcond_reg_2838) and not(((ap_const_logic_1 = ap_reg_ppiten_pp7_it1) and (ap_const_lv1_0 = exitcond_reg_2838) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY)))))) then 
                    ap_reg_ioackin_out_stream_TREADY <= ap_const_logic_0;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_7) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond4_reg_2543) and (ap_const_logic_1 = out_stream_TREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_10) and (ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_lv1_0 = exitcond5_reg_2602) and (ap_const_logic_1 = out_stream_TREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp4_stg0_fsm_13) and (ap_const_logic_1 = ap_reg_ppiten_pp4_it1) and (ap_const_lv1_0 = exitcond6_reg_2661) and (ap_const_logic_1 = out_stream_TREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp5_stg0_fsm_16) and (ap_const_logic_1 = ap_reg_ppiten_pp5_it1) and (ap_const_lv1_0 = exitcond7_reg_2720) and (ap_const_logic_1 = out_stream_TREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp6_stg0_fsm_19) and (ap_const_logic_1 = ap_reg_ppiten_pp6_it1) and (ap_const_lv1_0 = exitcond8_reg_2779) and (ap_const_logic_1 = out_stream_TREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp7_stg0_fsm_22) and (ap_const_logic_1 = ap_reg_ppiten_pp7_it1) and (ap_const_lv1_0 = exitcond_reg_2838) and (ap_const_logic_1 = out_stream_TREADY)))) then 
                    ap_reg_ioackin_out_stream_TREADY <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)) and not((exitcond_flatten_fu_1428_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
                    ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (exitcond_flatten_fu_1428_p2 = ap_const_lv1_0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then 
                    ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)) and not((exitcond_flatten_fu_1428_p2 = ap_const_lv1_0))))) then 
                    ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))) then 
                    ap_reg_ppiten_pp1_it2 <= ap_reg_ppiten_pp1_it1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it3 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))) then 
                    ap_reg_ppiten_pp1_it3 <= ap_reg_ppiten_pp1_it2;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it4 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))) then 
                    ap_reg_ppiten_pp1_it4 <= ap_reg_ppiten_pp1_it3;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
                    ap_reg_ppiten_pp1_it4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp2_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond4_reg_2543) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and not((ap_const_lv1_0 = exitcond4_fu_1789_p2)))) then 
                    ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_6)) then 
                    ap_reg_ppiten_pp2_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp2_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond4_reg_2543) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and (ap_const_lv1_0 = exitcond4_fu_1789_p2))) then 
                    ap_reg_ppiten_pp2_it1 <= ap_const_logic_1;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_6) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond4_reg_2543) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and not((ap_const_lv1_0 = exitcond4_fu_1789_p2))))) then 
                    ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp3_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp3_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_lv1_0 = exitcond5_reg_2602) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and not((ap_const_lv1_0 = exitcond5_fu_1837_p2)))) then 
                    ap_reg_ppiten_pp3_it0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_9)) then 
                    ap_reg_ppiten_pp3_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp3_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp3_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_lv1_0 = exitcond5_reg_2602) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and (ap_const_lv1_0 = exitcond5_fu_1837_p2))) then 
                    ap_reg_ppiten_pp3_it1 <= ap_const_logic_1;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_9) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_lv1_0 = exitcond5_reg_2602) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and not((ap_const_lv1_0 = exitcond5_fu_1837_p2))))) then 
                    ap_reg_ppiten_pp3_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp4_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp4_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp4_stg0_fsm_13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp4_it1) and (ap_const_lv1_0 = exitcond6_reg_2661) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and not((ap_const_lv1_0 = exitcond6_fu_1885_p2)))) then 
                    ap_reg_ppiten_pp4_it0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_12)) then 
                    ap_reg_ppiten_pp4_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp4_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp4_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp4_stg0_fsm_13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp4_it1) and (ap_const_lv1_0 = exitcond6_reg_2661) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and (ap_const_lv1_0 = exitcond6_fu_1885_p2))) then 
                    ap_reg_ppiten_pp4_it1 <= ap_const_logic_1;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_12) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp4_stg0_fsm_13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp4_it1) and (ap_const_lv1_0 = exitcond6_reg_2661) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and not((ap_const_lv1_0 = exitcond6_fu_1885_p2))))) then 
                    ap_reg_ppiten_pp4_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp5_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp5_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp5_stg0_fsm_16) and not(((ap_const_logic_1 = ap_reg_ppiten_pp5_it1) and (ap_const_lv1_0 = exitcond7_reg_2720) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and not((ap_const_lv1_0 = exitcond7_fu_1933_p2)))) then 
                    ap_reg_ppiten_pp5_it0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st23_fsm_15)) then 
                    ap_reg_ppiten_pp5_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp5_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp5_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp5_stg0_fsm_16) and not(((ap_const_logic_1 = ap_reg_ppiten_pp5_it1) and (ap_const_lv1_0 = exitcond7_reg_2720) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and (ap_const_lv1_0 = exitcond7_fu_1933_p2))) then 
                    ap_reg_ppiten_pp5_it1 <= ap_const_logic_1;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st23_fsm_15) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp5_stg0_fsm_16) and not(((ap_const_logic_1 = ap_reg_ppiten_pp5_it1) and (ap_const_lv1_0 = exitcond7_reg_2720) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and not((ap_const_lv1_0 = exitcond7_fu_1933_p2))))) then 
                    ap_reg_ppiten_pp5_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp6_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp6_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp6_stg0_fsm_19) and not(((ap_const_logic_1 = ap_reg_ppiten_pp6_it1) and (ap_const_lv1_0 = exitcond8_reg_2779) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and not((ap_const_lv1_0 = exitcond8_fu_1981_p2)))) then 
                    ap_reg_ppiten_pp6_it0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st27_fsm_18)) then 
                    ap_reg_ppiten_pp6_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp6_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp6_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp6_stg0_fsm_19) and not(((ap_const_logic_1 = ap_reg_ppiten_pp6_it1) and (ap_const_lv1_0 = exitcond8_reg_2779) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and (ap_const_lv1_0 = exitcond8_fu_1981_p2))) then 
                    ap_reg_ppiten_pp6_it1 <= ap_const_logic_1;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st27_fsm_18) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp6_stg0_fsm_19) and not(((ap_const_logic_1 = ap_reg_ppiten_pp6_it1) and (ap_const_lv1_0 = exitcond8_reg_2779) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and not((ap_const_lv1_0 = exitcond8_fu_1981_p2))))) then 
                    ap_reg_ppiten_pp6_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp7_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp7_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp7_stg0_fsm_22) and not(((ap_const_logic_1 = ap_reg_ppiten_pp7_it1) and (ap_const_lv1_0 = exitcond_reg_2838) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and not((ap_const_lv1_0 = exitcond_fu_2029_p2)))) then 
                    ap_reg_ppiten_pp7_it0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st31_fsm_21)) then 
                    ap_reg_ppiten_pp7_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp7_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp7_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp7_stg0_fsm_22) and not(((ap_const_logic_1 = ap_reg_ppiten_pp7_it1) and (ap_const_lv1_0 = exitcond_reg_2838) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and (ap_const_lv1_0 = exitcond_fu_2029_p2))) then 
                    ap_reg_ppiten_pp7_it1 <= ap_const_logic_1;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st31_fsm_21) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp7_stg0_fsm_22) and not(((ap_const_logic_1 = ap_reg_ppiten_pp7_it1) and (ap_const_lv1_0 = exitcond_reg_2838) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and not((ap_const_lv1_0 = exitcond_fu_2029_p2))))) then 
                    ap_reg_ppiten_pp7_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    N1_reg_1188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                if (ap_sig_1246) then 
                    N1_reg_1188 <= N_reg_1177;
                elsif (not((ap_const_lv1_0 = tmp_2_fu_1307_p3))) then 
                    N1_reg_1188 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    N_reg_1177_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                N_reg_1177 <= ap_const_lv4_5;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = tmp_2_fu_1307_p3) and not((ap_const_lv1_0 = tmp_5_fu_1326_p2)))) then 
                N_reg_1177 <= l_fu_1332_p2;
            end if; 
        end if;
    end process;

    i_1_reg_1222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond_flatten_fu_1428_p2 = ap_const_lv1_0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then 
                i_1_reg_1222 <= i_12_fu_1633_p2;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
                i_1_reg_1222 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    i_2_reg_1233_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_6)) then 
                i_2_reg_1233 <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_7) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond4_reg_2543) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and (ap_const_lv1_0 = exitcond4_fu_1789_p2))) then 
                i_2_reg_1233 <= i_9_fu_1795_p2;
            end if; 
        end if;
    end process;

    i_3_reg_1244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_9)) then 
                i_3_reg_1244 <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_10) and (ap_const_logic_1 = ap_reg_ppiten_pp3_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_lv1_0 = exitcond5_reg_2602) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and (ap_const_lv1_0 = exitcond5_fu_1837_p2))) then 
                i_3_reg_1244 <= i_10_fu_1843_p2;
            end if; 
        end if;
    end process;

    i_4_reg_1255_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_12)) then 
                i_4_reg_1255 <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp4_stg0_fsm_13) and (ap_const_logic_1 = ap_reg_ppiten_pp4_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp4_it1) and (ap_const_lv1_0 = exitcond6_reg_2661) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and (ap_const_lv1_0 = exitcond6_fu_1885_p2))) then 
                i_4_reg_1255 <= i_16_fu_1891_p2;
            end if; 
        end if;
    end process;

    i_5_reg_1266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st23_fsm_15)) then 
                i_5_reg_1266 <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp5_stg0_fsm_16) and (ap_const_logic_1 = ap_reg_ppiten_pp5_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp5_it1) and (ap_const_lv1_0 = exitcond7_reg_2720) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and (ap_const_lv1_0 = exitcond7_fu_1933_p2))) then 
                i_5_reg_1266 <= i_17_fu_1939_p2;
            end if; 
        end if;
    end process;

    i_6_reg_1277_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st27_fsm_18)) then 
                i_6_reg_1277 <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp6_stg0_fsm_19) and (ap_const_logic_1 = ap_reg_ppiten_pp6_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp6_it1) and (ap_const_lv1_0 = exitcond8_reg_2779) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and (ap_const_lv1_0 = exitcond8_fu_1981_p2))) then 
                i_6_reg_1277 <= i_18_fu_1987_p2;
            end if; 
        end if;
    end process;

    i_7_reg_1288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st31_fsm_21)) then 
                i_7_reg_1288 <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp7_stg0_fsm_22) and (ap_const_logic_1 = ap_reg_ppiten_pp7_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp7_it1) and (ap_const_lv1_0 = exitcond_reg_2838) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and (ap_const_lv1_0 = exitcond_fu_2029_p2))) then 
                i_7_reg_1288 <= i_19_fu_2035_p2;
            end if; 
        end if;
    end process;

    i_reg_1200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond1_fu_1338_p2))) then 
                i_reg_1200 <= i_8_fu_1344_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and ((ap_const_lv1_0 = tmp_5_fu_1326_p2) or not((ap_const_lv1_0 = tmp_2_fu_1307_p3))))) then 
                i_reg_1200 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_1211_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond_flatten_fu_1428_p2 = ap_const_lv1_0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then 
                indvar_flatten_reg_1211 <= indvar_flatten_next_fu_1433_p2;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
                indvar_flatten_reg_1211 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then
                CH_INFO_read_reg_2071 <= CH_INFO;
                N_ADDS_read_reg_2081 <= N_ADDS;
                tmp_1_reg_2087 <= tmp_1_fu_1299_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then
                ap_reg_ppstg_phitmp1_reg_2206_pp1_iter1 <= phitmp1_reg_2206;
                ap_reg_ppstg_phitmp2_reg_2231_pp1_iter1 <= phitmp2_reg_2231;
                ap_reg_ppstg_phitmp3_reg_2256_pp1_iter1 <= phitmp3_reg_2256;
                ap_reg_ppstg_phitmp4_reg_2281_pp1_iter1 <= phitmp4_reg_2281;
                ap_reg_ppstg_phitmp5_reg_2306_pp1_iter1 <= phitmp5_reg_2306;
                ap_reg_ppstg_phitmp_reg_2181_pp1_iter1 <= phitmp_reg_2181;
                ap_reg_ppstg_tmp_30_reg_2176_pp1_iter1 <= tmp_30_reg_2176;
                ap_reg_ppstg_tmp_32_reg_2201_pp1_iter1 <= tmp_32_reg_2201;
                ap_reg_ppstg_tmp_41_reg_2226_pp1_iter1 <= tmp_41_reg_2226;
                ap_reg_ppstg_tmp_48_reg_2251_pp1_iter1 <= tmp_48_reg_2251;
                ap_reg_ppstg_tmp_49_reg_2276_pp1_iter1 <= tmp_49_reg_2276;
                ap_reg_ppstg_tmp_58_reg_2301_pp1_iter1 <= tmp_58_reg_2301;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))) then
                ap_reg_ppstg_phitmp1_reg_2206_pp1_iter2 <= ap_reg_ppstg_phitmp1_reg_2206_pp1_iter1;
                ap_reg_ppstg_phitmp2_reg_2231_pp1_iter2 <= ap_reg_ppstg_phitmp2_reg_2231_pp1_iter1;
                ap_reg_ppstg_phitmp3_reg_2256_pp1_iter2 <= ap_reg_ppstg_phitmp3_reg_2256_pp1_iter1;
                ap_reg_ppstg_phitmp4_reg_2281_pp1_iter2 <= ap_reg_ppstg_phitmp4_reg_2281_pp1_iter1;
                ap_reg_ppstg_phitmp5_reg_2306_pp1_iter2 <= ap_reg_ppstg_phitmp5_reg_2306_pp1_iter1;
                ap_reg_ppstg_phitmp_reg_2181_pp1_iter2 <= ap_reg_ppstg_phitmp_reg_2181_pp1_iter1;
                ap_reg_ppstg_sum_pix1_ch0_addr_2_reg_2316_pp1_iter2 <= sum_pix1_ch0_addr_2_reg_2316;
                ap_reg_ppstg_sum_pix1_ch0_addr_2_reg_2316_pp1_iter3 <= ap_reg_ppstg_sum_pix1_ch0_addr_2_reg_2316_pp1_iter2;
                ap_reg_ppstg_sum_pix1_ch1_addr_1_reg_2328_pp1_iter2 <= sum_pix1_ch1_addr_1_reg_2328;
                ap_reg_ppstg_sum_pix1_ch1_addr_1_reg_2328_pp1_iter3 <= ap_reg_ppstg_sum_pix1_ch1_addr_1_reg_2328_pp1_iter2;
                ap_reg_ppstg_sum_pix1_ch2_addr_1_reg_2340_pp1_iter2 <= sum_pix1_ch2_addr_1_reg_2340;
                ap_reg_ppstg_sum_pix1_ch2_addr_1_reg_2340_pp1_iter3 <= ap_reg_ppstg_sum_pix1_ch2_addr_1_reg_2340_pp1_iter2;
                ap_reg_ppstg_sum_pix1_ch3_addr_1_reg_2352_pp1_iter2 <= sum_pix1_ch3_addr_1_reg_2352;
                ap_reg_ppstg_sum_pix1_ch3_addr_1_reg_2352_pp1_iter3 <= ap_reg_ppstg_sum_pix1_ch3_addr_1_reg_2352_pp1_iter2;
                ap_reg_ppstg_sum_pix1_ch4_addr_1_reg_2364_pp1_iter2 <= sum_pix1_ch4_addr_1_reg_2364;
                ap_reg_ppstg_sum_pix1_ch4_addr_1_reg_2364_pp1_iter3 <= ap_reg_ppstg_sum_pix1_ch4_addr_1_reg_2364_pp1_iter2;
                ap_reg_ppstg_sum_pix1_ch5_addr_1_reg_2376_pp1_iter2 <= sum_pix1_ch5_addr_1_reg_2376;
                ap_reg_ppstg_sum_pix1_ch5_addr_1_reg_2376_pp1_iter3 <= ap_reg_ppstg_sum_pix1_ch5_addr_1_reg_2376_pp1_iter2;
                ap_reg_ppstg_sum_pix2_ch0_addr_2_reg_2322_pp1_iter2 <= sum_pix2_ch0_addr_2_reg_2322;
                ap_reg_ppstg_sum_pix2_ch0_addr_2_reg_2322_pp1_iter3 <= ap_reg_ppstg_sum_pix2_ch0_addr_2_reg_2322_pp1_iter2;
                ap_reg_ppstg_sum_pix2_ch1_addr_1_reg_2334_pp1_iter2 <= sum_pix2_ch1_addr_1_reg_2334;
                ap_reg_ppstg_sum_pix2_ch1_addr_1_reg_2334_pp1_iter3 <= ap_reg_ppstg_sum_pix2_ch1_addr_1_reg_2334_pp1_iter2;
                ap_reg_ppstg_sum_pix2_ch2_addr_1_reg_2346_pp1_iter2 <= sum_pix2_ch2_addr_1_reg_2346;
                ap_reg_ppstg_sum_pix2_ch2_addr_1_reg_2346_pp1_iter3 <= ap_reg_ppstg_sum_pix2_ch2_addr_1_reg_2346_pp1_iter2;
                ap_reg_ppstg_sum_pix2_ch3_addr_1_reg_2358_pp1_iter2 <= sum_pix2_ch3_addr_1_reg_2358;
                ap_reg_ppstg_sum_pix2_ch3_addr_1_reg_2358_pp1_iter3 <= ap_reg_ppstg_sum_pix2_ch3_addr_1_reg_2358_pp1_iter2;
                ap_reg_ppstg_sum_pix2_ch4_addr_1_reg_2370_pp1_iter2 <= sum_pix2_ch4_addr_1_reg_2370;
                ap_reg_ppstg_sum_pix2_ch4_addr_1_reg_2370_pp1_iter3 <= ap_reg_ppstg_sum_pix2_ch4_addr_1_reg_2370_pp1_iter2;
                ap_reg_ppstg_sum_pix2_ch5_addr_1_reg_2382_pp1_iter2 <= sum_pix2_ch5_addr_1_reg_2382;
                ap_reg_ppstg_sum_pix2_ch5_addr_1_reg_2382_pp1_iter3 <= ap_reg_ppstg_sum_pix2_ch5_addr_1_reg_2382_pp1_iter2;
                ap_reg_ppstg_tmp_30_reg_2176_pp1_iter2 <= ap_reg_ppstg_tmp_30_reg_2176_pp1_iter1;
                ap_reg_ppstg_tmp_32_reg_2201_pp1_iter2 <= ap_reg_ppstg_tmp_32_reg_2201_pp1_iter1;
                ap_reg_ppstg_tmp_41_reg_2226_pp1_iter2 <= ap_reg_ppstg_tmp_41_reg_2226_pp1_iter1;
                ap_reg_ppstg_tmp_48_reg_2251_pp1_iter2 <= ap_reg_ppstg_tmp_48_reg_2251_pp1_iter1;
                ap_reg_ppstg_tmp_49_reg_2276_pp1_iter2 <= ap_reg_ppstg_tmp_49_reg_2276_pp1_iter1;
                ap_reg_ppstg_tmp_58_reg_2301_pp1_iter2 <= ap_reg_ppstg_tmp_58_reg_2301_pp1_iter1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then
                    bound_reg_2137(15 downto 6) <= bound_fu_1422_p2(15 downto 6);
                tmp_15_reg_2125 <= CH_INFO_read_reg_2071(3 downto 3);
                tmp_18_reg_2129 <= CH_INFO_read_reg_2071(4 downto 4);
                tmp_24_reg_2133 <= CH_INFO_read_reg_2071(5 downto 5);
                tmp_6_reg_2113 <= tmp_6_fu_1366_p1;
                tmp_7_reg_2117 <= CH_INFO_read_reg_2071(1 downto 1);
                tmp_8_reg_2121 <= CH_INFO_read_reg_2071(2 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond4_reg_2543) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))))) then
                exitcond4_reg_2543 <= exitcond4_fu_1789_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_lv1_0 = exitcond5_reg_2602) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))))) then
                exitcond5_reg_2602 <= exitcond5_fu_1837_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp4_stg0_fsm_13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp4_it1) and (ap_const_lv1_0 = exitcond6_reg_2661) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))))) then
                exitcond6_reg_2661 <= exitcond6_fu_1885_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp5_stg0_fsm_16) and not(((ap_const_logic_1 = ap_reg_ppiten_pp5_it1) and (ap_const_lv1_0 = exitcond7_reg_2720) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))))) then
                exitcond7_reg_2720 <= exitcond7_fu_1933_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp6_stg0_fsm_19) and not(((ap_const_logic_1 = ap_reg_ppiten_pp6_it1) and (ap_const_lv1_0 = exitcond8_reg_2779) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))))) then
                exitcond8_reg_2779 <= exitcond8_fu_1981_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp7_stg0_fsm_22) and not(((ap_const_logic_1 = ap_reg_ppiten_pp7_it1) and (ap_const_lv1_0 = exitcond_reg_2838) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))))) then
                exitcond_reg_2838 <= exitcond_fu_2029_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (exitcond_flatten_fu_1428_p2 = ap_const_lv1_0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then
                i_1_mid2_reg_2151 <= i_1_mid2_fu_1445_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (exitcond_flatten_fu_1428_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_7_reg_2117)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then
                phitmp1_reg_2206 <= in_stream1_TDATA(15 downto 8);
                tmp_32_reg_2201 <= tmp_32_fu_1499_p1;
                tmp_dest_V_1_reg_2196 <= in_stream1_TDEST;
                tmp_id_V_1_reg_2191 <= in_stream1_TID;
                tmp_user_V_1_reg_2186 <= in_stream1_TUSER;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (exitcond_flatten_fu_1428_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_8_reg_2121)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then
                phitmp2_reg_2231 <= in_stream2_TDATA(15 downto 8);
                tmp_41_reg_2226 <= tmp_41_fu_1529_p1;
                tmp_dest_V_3_reg_2221 <= in_stream2_TDEST;
                tmp_id_V_3_reg_2216 <= in_stream2_TID;
                tmp_user_V_3_reg_2211 <= in_stream2_TUSER;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (exitcond_flatten_fu_1428_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_15_reg_2125)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then
                phitmp3_reg_2256 <= in_stream3_TDATA(15 downto 8);
                tmp_48_reg_2251 <= tmp_48_fu_1559_p1;
                tmp_dest_V_4_reg_2246 <= in_stream3_TDEST;
                tmp_id_V_4_reg_2241 <= in_stream3_TID;
                tmp_user_V_4_reg_2236 <= in_stream3_TUSER;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (exitcond_flatten_fu_1428_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_18_reg_2129)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then
                phitmp4_reg_2281 <= in_stream4_TDATA(15 downto 8);
                tmp_49_reg_2276 <= tmp_49_fu_1589_p1;
                tmp_dest_V_5_reg_2271 <= in_stream4_TDEST;
                tmp_id_V_5_reg_2266 <= in_stream4_TID;
                tmp_user_V_5_reg_2261 <= in_stream4_TUSER;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (exitcond_flatten_fu_1428_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_24_reg_2133)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then
                phitmp5_reg_2306 <= in_stream5_TDATA(15 downto 8);
                tmp_58_reg_2301 <= tmp_58_fu_1619_p1;
                tmp_dest_V_7_reg_2296 <= in_stream5_TDEST;
                tmp_id_V_7_reg_2291 <= in_stream5_TID;
                tmp_user_V_7_reg_2286 <= in_stream5_TUSER;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (exitcond_flatten_fu_1428_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_6_reg_2113)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then
                phitmp_reg_2181 <= in_stream0_TDATA(15 downto 8);
                tmp_30_reg_2176 <= tmp_30_fu_1469_p1;
                tmp_dest_V_reg_2171 <= in_stream0_TDEST;
                tmp_id_V_reg_2166 <= in_stream0_TID;
                tmp_user_V_reg_2161 <= in_stream0_TUSER;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and not((ap_const_lv1_0 = tmp_6_reg_2113)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then
                sum_pix1_ch0_addr_2_reg_2316 <= tmp_12_fu_1639_p1(8 - 1 downto 0);
                sum_pix2_ch0_addr_2_reg_2322 <= tmp_12_fu_1639_p1(8 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it2) and not((ap_const_lv1_0 = tmp_6_reg_2113)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then
                sum_pix1_ch0_load_1_reg_2388 <= sum_pix1_ch0_q0;
                sum_pix2_ch0_load_1_reg_2393 <= sum_pix2_ch0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and not((ap_const_lv1_0 = tmp_7_reg_2117)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then
                sum_pix1_ch1_addr_1_reg_2328 <= tmp_22_fu_1647_p1(8 - 1 downto 0);
                sum_pix2_ch1_addr_1_reg_2334 <= tmp_22_fu_1647_p1(8 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it2) and not((ap_const_lv1_0 = tmp_7_reg_2117)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then
                sum_pix1_ch1_load_reg_2398 <= sum_pix1_ch1_q0;
                sum_pix2_ch1_load_reg_2403 <= sum_pix2_ch1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and not((ap_const_lv1_0 = tmp_8_reg_2121)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then
                sum_pix1_ch2_addr_1_reg_2340 <= tmp_28_fu_1655_p1(8 - 1 downto 0);
                sum_pix2_ch2_addr_1_reg_2346 <= tmp_28_fu_1655_p1(8 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it2) and not((ap_const_lv1_0 = tmp_8_reg_2121)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then
                sum_pix1_ch2_load_reg_2408 <= sum_pix1_ch2_q0;
                sum_pix2_ch2_load_reg_2413 <= sum_pix2_ch2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and not((ap_const_lv1_0 = tmp_15_reg_2125)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then
                sum_pix1_ch3_addr_1_reg_2352 <= tmp_36_fu_1663_p1(8 - 1 downto 0);
                sum_pix2_ch3_addr_1_reg_2358 <= tmp_36_fu_1663_p1(8 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it2) and not((ap_const_lv1_0 = tmp_15_reg_2125)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then
                sum_pix1_ch3_load_reg_2418 <= sum_pix1_ch3_q0;
                sum_pix2_ch3_load_reg_2423 <= sum_pix2_ch3_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and not((ap_const_lv1_0 = tmp_18_reg_2129)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then
                sum_pix1_ch4_addr_1_reg_2364 <= tmp_46_fu_1671_p1(8 - 1 downto 0);
                sum_pix2_ch4_addr_1_reg_2370 <= tmp_46_fu_1671_p1(8 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it2) and not((ap_const_lv1_0 = tmp_18_reg_2129)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then
                sum_pix1_ch4_load_reg_2428 <= sum_pix1_ch4_q0;
                sum_pix2_ch4_load_reg_2433 <= sum_pix2_ch4_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and not((ap_const_lv1_0 = tmp_24_reg_2133)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then
                sum_pix1_ch5_addr_1_reg_2376 <= tmp_56_fu_1679_p1(8 - 1 downto 0);
                sum_pix2_ch5_addr_1_reg_2382 <= tmp_56_fu_1679_p1(8 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it2) and not((ap_const_lv1_0 = tmp_24_reg_2133)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then
                sum_pix1_ch5_load_reg_2438 <= sum_pix1_ch5_q0;
                sum_pix2_ch5_load_reg_2443 <= sum_pix2_ch5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_6)) then
                tmp_11_reg_2523 <= tmp_11_fu_1783_p2;
                tmp_dest_V_2_reg_2538 <= dub_pix_ch0_dest_V_q0;
                tmp_id_V_2_reg_2533 <= dub_pix_ch0_id_V_q0;
                tmp_user_V_2_reg_2528 <= dub_pix_ch0_user_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = tmp_6_reg_2113)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then
                tmp_19_reg_2448 <= tmp_19_fu_1690_p2;
                tmp_21_reg_2453 <= tmp_21_fu_1698_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = tmp_7_reg_2117)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then
                tmp_25_reg_2458 <= tmp_25_fu_1706_p2;
                tmp_27_reg_2463 <= tmp_27_fu_1714_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_9)) then
                tmp_29_reg_2582 <= tmp_29_fu_1831_p2;
                tmp_dest_V_6_reg_2597 <= dub_pix_ch1_dest_V_q0;
                tmp_id_V_6_reg_2592 <= dub_pix_ch1_id_V_q0;
                tmp_user_V_6_reg_2587 <= dub_pix_ch1_user_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = tmp_8_reg_2121)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then
                tmp_33_reg_2468 <= tmp_33_fu_1722_p2;
                tmp_35_reg_2473 <= tmp_35_fu_1730_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = tmp_15_reg_2125)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then
                tmp_43_reg_2478 <= tmp_43_fu_1738_p2;
                tmp_45_reg_2483 <= tmp_45_fu_1746_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_12)) then
                tmp_47_reg_2641 <= tmp_47_fu_1879_p2;
                tmp_dest_V_8_reg_2656 <= dub_pix_ch2_dest_V_q0;
                tmp_id_V_8_reg_2651 <= dub_pix_ch2_id_V_q0;
                tmp_user_V_8_reg_2646 <= dub_pix_ch2_user_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = tmp_18_reg_2129)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then
                tmp_51_reg_2488 <= tmp_51_fu_1754_p2;
                tmp_53_reg_2493 <= tmp_53_fu_1762_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = tmp_24_reg_2133)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)))) then
                tmp_60_reg_2498 <= tmp_60_fu_1770_p2;
                tmp_63_reg_2503 <= tmp_63_fu_1778_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st23_fsm_15)) then
                tmp_65_reg_2700 <= tmp_65_fu_1927_p2;
                tmp_dest_V_9_reg_2715 <= dub_pix_ch3_dest_V_q0;
                tmp_id_V_9_reg_2710 <= dub_pix_ch3_id_V_q0;
                tmp_user_V_9_reg_2705 <= dub_pix_ch3_user_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st27_fsm_18)) then
                tmp_70_reg_2759 <= tmp_70_fu_1975_p2;
                tmp_dest_V_10_reg_2774 <= dub_pix_ch4_dest_V_q0;
                tmp_id_V_10_reg_2769 <= dub_pix_ch4_id_V_q0;
                tmp_user_V_10_reg_2764 <= dub_pix_ch4_user_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = tmp_24_reg_2133)) and (ap_const_logic_1 = ap_sig_cseq_ST_st30_fsm_20))) then
                tmp_75_reg_2818 <= tmp_75_fu_2023_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st31_fsm_21)) then
                tmp_dest_V_11_reg_2833 <= dub_pix_ch5_dest_V_q0;
                tmp_id_V_11_reg_2828 <= dub_pix_ch5_id_V_q0;
                tmp_user_V_11_reg_2823 <= dub_pix_ch5_user_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_lv1_0 = exitcond5_reg_2602) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and (ap_const_lv1_0 = exitcond5_fu_1837_p2))) then
                tmp_last_V_1_reg_2621 <= tmp_last_V_1_fu_1861_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp4_stg0_fsm_13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp4_it1) and (ap_const_lv1_0 = exitcond6_reg_2661) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and (ap_const_lv1_0 = exitcond6_fu_1885_p2))) then
                tmp_last_V_2_reg_2680 <= tmp_last_V_2_fu_1909_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp5_stg0_fsm_16) and not(((ap_const_logic_1 = ap_reg_ppiten_pp5_it1) and (ap_const_lv1_0 = exitcond7_reg_2720) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and (ap_const_lv1_0 = exitcond7_fu_1933_p2))) then
                tmp_last_V_3_reg_2739 <= tmp_last_V_3_fu_1957_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp6_stg0_fsm_19) and not(((ap_const_logic_1 = ap_reg_ppiten_pp6_it1) and (ap_const_lv1_0 = exitcond8_reg_2779) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and (ap_const_lv1_0 = exitcond8_fu_1981_p2))) then
                tmp_last_V_4_reg_2798 <= tmp_last_V_4_fu_2005_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp7_stg0_fsm_22) and not(((ap_const_logic_1 = ap_reg_ppiten_pp7_it1) and (ap_const_lv1_0 = exitcond_reg_2838) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and (ap_const_lv1_0 = exitcond_fu_2029_p2))) then
                tmp_last_V_5_reg_2857 <= tmp_last_V_5_fu_2053_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond4_reg_2543) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and (ap_const_lv1_0 = exitcond4_fu_1789_p2))) then
                tmp_last_V_reg_2562 <= tmp_last_V_fu_1813_p2;
            end if;
        end if;
    end process;
    bound_reg_2137(5 downto 0) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_reg_ppiten_pp1_it3, ap_reg_ppiten_pp1_it4, exitcond_flatten_fu_1428_p2, tmp_6_reg_2113, tmp_7_reg_2117, tmp_8_reg_2121, tmp_15_reg_2125, tmp_18_reg_2129, tmp_24_reg_2133, ap_reg_ppiten_pp2_it1, ap_reg_ppiten_pp2_it0, exitcond4_reg_2543, ap_reg_ppiten_pp3_it1, ap_reg_ppiten_pp3_it0, exitcond5_reg_2602, ap_reg_ppiten_pp4_it1, ap_reg_ppiten_pp4_it0, exitcond6_reg_2661, ap_reg_ppiten_pp5_it1, ap_reg_ppiten_pp5_it0, exitcond7_reg_2720, ap_reg_ppiten_pp6_it1, ap_reg_ppiten_pp6_it0, exitcond8_reg_2779, ap_reg_ppiten_pp7_it1, ap_reg_ppiten_pp7_it0, exitcond_reg_2838, tmp_2_fu_1307_p3, tmp_5_fu_1326_p2, ap_sig_388, exitcond4_fu_1789_p2, ap_sig_ioackin_out_stream_TREADY, exitcond5_fu_1837_p2, exitcond6_fu_1885_p2, exitcond7_fu_1933_p2, exitcond8_fu_1981_p2, exitcond_fu_2029_p2, exitcond1_fu_1338_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if (((ap_const_lv1_0 = tmp_5_fu_1326_p2) or not((ap_const_lv1_0 = tmp_2_fu_1307_p3)))) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                end if;
            when ap_ST_st3_fsm_2 => 
                if ((ap_const_lv1_0 = exitcond1_fu_1338_p2)) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                end if;
            when ap_ST_st4_fsm_3 => 
                ap_NS_fsm <= ap_ST_pp1_stg0_fsm_4;
            when ap_ST_pp1_stg0_fsm_4 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)) and not((ap_const_logic_1 = ap_reg_ppiten_pp1_it3)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)) and not((exitcond_flatten_fu_1428_p2 = ap_const_lv1_0)) and not((ap_const_logic_1 = ap_reg_ppiten_pp1_it1)))))) then
                    ap_NS_fsm <= ap_ST_pp1_stg0_fsm_4;
                elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)) and not((ap_const_logic_1 = ap_reg_ppiten_pp1_it3))) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388)) and not((exitcond_flatten_fu_1428_p2 = ap_const_lv1_0)) and not((ap_const_logic_1 = ap_reg_ppiten_pp1_it1))))) then
                    ap_NS_fsm <= ap_ST_st10_fsm_5;
                else
                    ap_NS_fsm <= ap_ST_pp1_stg0_fsm_4;
                end if;
            when ap_ST_st10_fsm_5 => 
                if ((ap_const_lv1_0 = tmp_6_reg_2113)) then
                    ap_NS_fsm <= ap_ST_st14_fsm_8;
                else
                    ap_NS_fsm <= ap_ST_st11_fsm_6;
                end if;
            when ap_ST_st11_fsm_6 => 
                ap_NS_fsm <= ap_ST_pp2_stg0_fsm_7;
            when ap_ST_pp2_stg0_fsm_7 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond4_reg_2543) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and not((ap_const_lv1_0 = exitcond4_fu_1789_p2))))) then
                    ap_NS_fsm <= ap_ST_pp2_stg0_fsm_7;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond4_reg_2543) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and not((ap_const_lv1_0 = exitcond4_fu_1789_p2)))) then
                    ap_NS_fsm <= ap_ST_st14_fsm_8;
                else
                    ap_NS_fsm <= ap_ST_pp2_stg0_fsm_7;
                end if;
            when ap_ST_st14_fsm_8 => 
                if ((ap_const_lv1_0 = tmp_7_reg_2117)) then
                    ap_NS_fsm <= ap_ST_st18_fsm_11;
                else
                    ap_NS_fsm <= ap_ST_st15_fsm_9;
                end if;
            when ap_ST_st15_fsm_9 => 
                ap_NS_fsm <= ap_ST_pp3_stg0_fsm_10;
            when ap_ST_pp3_stg0_fsm_10 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp3_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_lv1_0 = exitcond5_reg_2602) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and not((ap_const_lv1_0 = exitcond5_fu_1837_p2))))) then
                    ap_NS_fsm <= ap_ST_pp3_stg0_fsm_10;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp3_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_lv1_0 = exitcond5_reg_2602) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and not((ap_const_lv1_0 = exitcond5_fu_1837_p2)))) then
                    ap_NS_fsm <= ap_ST_st18_fsm_11;
                else
                    ap_NS_fsm <= ap_ST_pp3_stg0_fsm_10;
                end if;
            when ap_ST_st18_fsm_11 => 
                if ((ap_const_lv1_0 = tmp_8_reg_2121)) then
                    ap_NS_fsm <= ap_ST_st22_fsm_14;
                else
                    ap_NS_fsm <= ap_ST_st19_fsm_12;
                end if;
            when ap_ST_st19_fsm_12 => 
                ap_NS_fsm <= ap_ST_pp4_stg0_fsm_13;
            when ap_ST_pp4_stg0_fsm_13 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp4_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp4_it1) and (ap_const_lv1_0 = exitcond6_reg_2661) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and not((ap_const_lv1_0 = exitcond6_fu_1885_p2))))) then
                    ap_NS_fsm <= ap_ST_pp4_stg0_fsm_13;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp4_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp4_it1) and (ap_const_lv1_0 = exitcond6_reg_2661) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and not((ap_const_lv1_0 = exitcond6_fu_1885_p2)))) then
                    ap_NS_fsm <= ap_ST_st22_fsm_14;
                else
                    ap_NS_fsm <= ap_ST_pp4_stg0_fsm_13;
                end if;
            when ap_ST_st22_fsm_14 => 
                if ((ap_const_lv1_0 = tmp_15_reg_2125)) then
                    ap_NS_fsm <= ap_ST_st26_fsm_17;
                else
                    ap_NS_fsm <= ap_ST_st23_fsm_15;
                end if;
            when ap_ST_st23_fsm_15 => 
                ap_NS_fsm <= ap_ST_pp5_stg0_fsm_16;
            when ap_ST_pp5_stg0_fsm_16 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp5_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp5_it1) and (ap_const_lv1_0 = exitcond7_reg_2720) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and not((ap_const_lv1_0 = exitcond7_fu_1933_p2))))) then
                    ap_NS_fsm <= ap_ST_pp5_stg0_fsm_16;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp5_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp5_it1) and (ap_const_lv1_0 = exitcond7_reg_2720) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and not((ap_const_lv1_0 = exitcond7_fu_1933_p2)))) then
                    ap_NS_fsm <= ap_ST_st26_fsm_17;
                else
                    ap_NS_fsm <= ap_ST_pp5_stg0_fsm_16;
                end if;
            when ap_ST_st26_fsm_17 => 
                if ((ap_const_lv1_0 = tmp_18_reg_2129)) then
                    ap_NS_fsm <= ap_ST_st30_fsm_20;
                else
                    ap_NS_fsm <= ap_ST_st27_fsm_18;
                end if;
            when ap_ST_st27_fsm_18 => 
                ap_NS_fsm <= ap_ST_pp6_stg0_fsm_19;
            when ap_ST_pp6_stg0_fsm_19 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp6_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp6_it1) and (ap_const_lv1_0 = exitcond8_reg_2779) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and not((ap_const_lv1_0 = exitcond8_fu_1981_p2))))) then
                    ap_NS_fsm <= ap_ST_pp6_stg0_fsm_19;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp6_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp6_it1) and (ap_const_lv1_0 = exitcond8_reg_2779) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and not((ap_const_lv1_0 = exitcond8_fu_1981_p2)))) then
                    ap_NS_fsm <= ap_ST_st30_fsm_20;
                else
                    ap_NS_fsm <= ap_ST_pp6_stg0_fsm_19;
                end if;
            when ap_ST_st30_fsm_20 => 
                if ((ap_const_lv1_0 = tmp_24_reg_2133)) then
                    ap_NS_fsm <= ap_ST_st34_fsm_23;
                else
                    ap_NS_fsm <= ap_ST_st31_fsm_21;
                end if;
            when ap_ST_st31_fsm_21 => 
                ap_NS_fsm <= ap_ST_pp7_stg0_fsm_22;
            when ap_ST_pp7_stg0_fsm_22 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp7_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp7_it1) and (ap_const_lv1_0 = exitcond_reg_2838) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and not((ap_const_lv1_0 = exitcond_fu_2029_p2))))) then
                    ap_NS_fsm <= ap_ST_pp7_stg0_fsm_22;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp7_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp7_it1) and (ap_const_lv1_0 = exitcond_reg_2838) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and not((ap_const_lv1_0 = exitcond_fu_2029_p2)))) then
                    ap_NS_fsm <= ap_ST_st34_fsm_23;
                else
                    ap_NS_fsm <= ap_ST_pp7_stg0_fsm_22;
                end if;
            when ap_ST_st34_fsm_23 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
        N_cast_fu_1303_p1 <= std_logic_vector(resize(signed(N_reg_1177),6));


    ap_done_assign_proc : process(ap_sig_cseq_ST_st34_fsm_23)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st34_fsm_23)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st34_fsm_23)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st34_fsm_23)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_sig_119_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_119 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_1246_assign_proc : process(tmp_2_fu_1307_p3, tmp_5_fu_1326_p2)
    begin
                ap_sig_1246 <= ((ap_const_lv1_0 = tmp_2_fu_1307_p3) and (ap_const_lv1_0 = tmp_5_fu_1326_p2));
    end process;


    ap_sig_176_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_176 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    ap_sig_191_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_191 <= (ap_const_lv1_1 = ap_CS_fsm(10 downto 10));
    end process;


    ap_sig_2041_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_2041 <= (ap_const_lv1_1 = ap_CS_fsm(23 downto 23));
    end process;


    ap_sig_207_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_207 <= (ap_const_lv1_1 = ap_CS_fsm(13 downto 13));
    end process;


    ap_sig_223_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_223 <= (ap_const_lv1_1 = ap_CS_fsm(16 downto 16));
    end process;


    ap_sig_239_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_239 <= (ap_const_lv1_1 = ap_CS_fsm(19 downto 19));
    end process;


    ap_sig_255_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_255 <= (ap_const_lv1_1 = ap_CS_fsm(22 downto 22));
    end process;


    ap_sig_334_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_334 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_353_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_353 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_361_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_361 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_388_assign_proc : process(in_stream0_TVALID, in_stream1_TVALID, in_stream2_TVALID, in_stream3_TVALID, in_stream4_TVALID, in_stream5_TVALID, exitcond_flatten_fu_1428_p2, tmp_6_reg_2113, tmp_7_reg_2117, tmp_8_reg_2121, tmp_15_reg_2125, tmp_18_reg_2129, tmp_24_reg_2133)
    begin
                ap_sig_388 <= (((exitcond_flatten_fu_1428_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_6_reg_2113)) and (in_stream0_TVALID = ap_const_logic_0)) or ((exitcond_flatten_fu_1428_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_7_reg_2117)) and (in_stream1_TVALID = ap_const_logic_0)) or ((exitcond_flatten_fu_1428_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_8_reg_2121)) and (in_stream2_TVALID = ap_const_logic_0)) or ((exitcond_flatten_fu_1428_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_15_reg_2125)) and (in_stream3_TVALID = ap_const_logic_0)) or ((exitcond_flatten_fu_1428_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_18_reg_2129)) and (in_stream4_TVALID = ap_const_logic_0)) or ((exitcond_flatten_fu_1428_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_24_reg_2133)) and (in_stream5_TVALID = ap_const_logic_0)));
    end process;


    ap_sig_41_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_41 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_641_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_641 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    ap_sig_655_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_655 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    ap_sig_689_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_689 <= (ap_const_lv1_1 = ap_CS_fsm(8 downto 8));
    end process;


    ap_sig_703_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_703 <= (ap_const_lv1_1 = ap_CS_fsm(9 downto 9));
    end process;


    ap_sig_735_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_735 <= (ap_const_lv1_1 = ap_CS_fsm(11 downto 11));
    end process;


    ap_sig_749_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_749 <= (ap_const_lv1_1 = ap_CS_fsm(12 downto 12));
    end process;


    ap_sig_781_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_781 <= (ap_const_lv1_1 = ap_CS_fsm(14 downto 14));
    end process;


    ap_sig_795_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_795 <= (ap_const_lv1_1 = ap_CS_fsm(15 downto 15));
    end process;


    ap_sig_827_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_827 <= (ap_const_lv1_1 = ap_CS_fsm(17 downto 17));
    end process;


    ap_sig_841_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_841 <= (ap_const_lv1_1 = ap_CS_fsm(18 downto 18));
    end process;


    ap_sig_873_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_873 <= (ap_const_lv1_1 = ap_CS_fsm(20 downto 20));
    end process;


    ap_sig_889_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_889 <= (ap_const_lv1_1 = ap_CS_fsm(21 downto 21));
    end process;


    ap_sig_cseq_ST_pp1_stg0_fsm_4_assign_proc : process(ap_sig_119)
    begin
        if (ap_sig_119) then 
            ap_sig_cseq_ST_pp1_stg0_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp1_stg0_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp2_stg0_fsm_7_assign_proc : process(ap_sig_176)
    begin
        if (ap_sig_176) then 
            ap_sig_cseq_ST_pp2_stg0_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp2_stg0_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp3_stg0_fsm_10_assign_proc : process(ap_sig_191)
    begin
        if (ap_sig_191) then 
            ap_sig_cseq_ST_pp3_stg0_fsm_10 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp3_stg0_fsm_10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp4_stg0_fsm_13_assign_proc : process(ap_sig_207)
    begin
        if (ap_sig_207) then 
            ap_sig_cseq_ST_pp4_stg0_fsm_13 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp4_stg0_fsm_13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp5_stg0_fsm_16_assign_proc : process(ap_sig_223)
    begin
        if (ap_sig_223) then 
            ap_sig_cseq_ST_pp5_stg0_fsm_16 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp5_stg0_fsm_16 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp6_stg0_fsm_19_assign_proc : process(ap_sig_239)
    begin
        if (ap_sig_239) then 
            ap_sig_cseq_ST_pp6_stg0_fsm_19 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp6_stg0_fsm_19 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp7_stg0_fsm_22_assign_proc : process(ap_sig_255)
    begin
        if (ap_sig_255) then 
            ap_sig_cseq_ST_pp7_stg0_fsm_22 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp7_stg0_fsm_22 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st10_fsm_5_assign_proc : process(ap_sig_641)
    begin
        if (ap_sig_641) then 
            ap_sig_cseq_ST_st10_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st10_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st11_fsm_6_assign_proc : process(ap_sig_655)
    begin
        if (ap_sig_655) then 
            ap_sig_cseq_ST_st11_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st11_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st14_fsm_8_assign_proc : process(ap_sig_689)
    begin
        if (ap_sig_689) then 
            ap_sig_cseq_ST_st14_fsm_8 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st14_fsm_8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st15_fsm_9_assign_proc : process(ap_sig_703)
    begin
        if (ap_sig_703) then 
            ap_sig_cseq_ST_st15_fsm_9 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st15_fsm_9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st18_fsm_11_assign_proc : process(ap_sig_735)
    begin
        if (ap_sig_735) then 
            ap_sig_cseq_ST_st18_fsm_11 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st18_fsm_11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st19_fsm_12_assign_proc : process(ap_sig_749)
    begin
        if (ap_sig_749) then 
            ap_sig_cseq_ST_st19_fsm_12 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st19_fsm_12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_41)
    begin
        if (ap_sig_41) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st22_fsm_14_assign_proc : process(ap_sig_781)
    begin
        if (ap_sig_781) then 
            ap_sig_cseq_ST_st22_fsm_14 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st22_fsm_14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st23_fsm_15_assign_proc : process(ap_sig_795)
    begin
        if (ap_sig_795) then 
            ap_sig_cseq_ST_st23_fsm_15 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st23_fsm_15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st26_fsm_17_assign_proc : process(ap_sig_827)
    begin
        if (ap_sig_827) then 
            ap_sig_cseq_ST_st26_fsm_17 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st26_fsm_17 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st27_fsm_18_assign_proc : process(ap_sig_841)
    begin
        if (ap_sig_841) then 
            ap_sig_cseq_ST_st27_fsm_18 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st27_fsm_18 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_334)
    begin
        if (ap_sig_334) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st30_fsm_20_assign_proc : process(ap_sig_873)
    begin
        if (ap_sig_873) then 
            ap_sig_cseq_ST_st30_fsm_20 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st30_fsm_20 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st31_fsm_21_assign_proc : process(ap_sig_889)
    begin
        if (ap_sig_889) then 
            ap_sig_cseq_ST_st31_fsm_21 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st31_fsm_21 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st34_fsm_23_assign_proc : process(ap_sig_2041)
    begin
        if (ap_sig_2041) then 
            ap_sig_cseq_ST_st34_fsm_23 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st34_fsm_23 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_353)
    begin
        if (ap_sig_353) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_361)
    begin
        if (ap_sig_361) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_ioackin_out_stream_TREADY_assign_proc : process(out_stream_TREADY, ap_reg_ioackin_out_stream_TREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_out_stream_TREADY)) then 
            ap_sig_ioackin_out_stream_TREADY <= out_stream_TREADY;
        else 
            ap_sig_ioackin_out_stream_TREADY <= ap_const_logic_1;
        end if; 
    end process;

    bound_fu_1422_p2 <= std_logic_vector(unsigned(p_shl_fu_1404_p3) - unsigned(p_shl2_fu_1418_p1));

    dub_pix_ch0_dest_V_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st10_fsm_5, tmp_12_fu_1639_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            dub_pix_ch0_dest_V_address0 <= tmp_12_fu_1639_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_5)) then 
            dub_pix_ch0_dest_V_address0 <= ap_const_lv64_0(8 - 1 downto 0);
        else 
            dub_pix_ch0_dest_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    dub_pix_ch0_dest_V_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_388, ap_sig_cseq_ST_st10_fsm_5)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_5) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch0_dest_V_ce0 <= ap_const_logic_1;
        else 
            dub_pix_ch0_dest_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch0_dest_V_we0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, tmp_6_reg_2113, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not((ap_const_lv1_0 = tmp_6_reg_2113)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch0_dest_V_we0 <= ap_const_logic_1;
        else 
            dub_pix_ch0_dest_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch0_id_V_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st10_fsm_5, tmp_12_fu_1639_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            dub_pix_ch0_id_V_address0 <= tmp_12_fu_1639_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_5)) then 
            dub_pix_ch0_id_V_address0 <= ap_const_lv64_0(8 - 1 downto 0);
        else 
            dub_pix_ch0_id_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    dub_pix_ch0_id_V_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_388, ap_sig_cseq_ST_st10_fsm_5)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_5) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch0_id_V_ce0 <= ap_const_logic_1;
        else 
            dub_pix_ch0_id_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch0_id_V_we0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, tmp_6_reg_2113, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not((ap_const_lv1_0 = tmp_6_reg_2113)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch0_id_V_we0 <= ap_const_logic_1;
        else 
            dub_pix_ch0_id_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch0_user_V_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st10_fsm_5, tmp_12_fu_1639_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            dub_pix_ch0_user_V_address0 <= tmp_12_fu_1639_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_5)) then 
            dub_pix_ch0_user_V_address0 <= ap_const_lv64_0(8 - 1 downto 0);
        else 
            dub_pix_ch0_user_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    dub_pix_ch0_user_V_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_388, ap_sig_cseq_ST_st10_fsm_5)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_5) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch0_user_V_ce0 <= ap_const_logic_1;
        else 
            dub_pix_ch0_user_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch0_user_V_we0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, tmp_6_reg_2113, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not((ap_const_lv1_0 = tmp_6_reg_2113)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch0_user_V_we0 <= ap_const_logic_1;
        else 
            dub_pix_ch0_user_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch1_dest_V_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st14_fsm_8, tmp_22_fu_1647_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            dub_pix_ch1_dest_V_address0 <= tmp_22_fu_1647_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_8)) then 
            dub_pix_ch1_dest_V_address0 <= ap_const_lv64_0(8 - 1 downto 0);
        else 
            dub_pix_ch1_dest_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    dub_pix_ch1_dest_V_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_388, ap_sig_cseq_ST_st14_fsm_8)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_8) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch1_dest_V_ce0 <= ap_const_logic_1;
        else 
            dub_pix_ch1_dest_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch1_dest_V_we0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, tmp_7_reg_2117, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not((ap_const_lv1_0 = tmp_7_reg_2117)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch1_dest_V_we0 <= ap_const_logic_1;
        else 
            dub_pix_ch1_dest_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch1_id_V_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st14_fsm_8, tmp_22_fu_1647_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            dub_pix_ch1_id_V_address0 <= tmp_22_fu_1647_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_8)) then 
            dub_pix_ch1_id_V_address0 <= ap_const_lv64_0(8 - 1 downto 0);
        else 
            dub_pix_ch1_id_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    dub_pix_ch1_id_V_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_388, ap_sig_cseq_ST_st14_fsm_8)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_8) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch1_id_V_ce0 <= ap_const_logic_1;
        else 
            dub_pix_ch1_id_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch1_id_V_we0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, tmp_7_reg_2117, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not((ap_const_lv1_0 = tmp_7_reg_2117)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch1_id_V_we0 <= ap_const_logic_1;
        else 
            dub_pix_ch1_id_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch1_user_V_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st14_fsm_8, tmp_22_fu_1647_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            dub_pix_ch1_user_V_address0 <= tmp_22_fu_1647_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_8)) then 
            dub_pix_ch1_user_V_address0 <= ap_const_lv64_0(8 - 1 downto 0);
        else 
            dub_pix_ch1_user_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    dub_pix_ch1_user_V_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_388, ap_sig_cseq_ST_st14_fsm_8)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_8) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch1_user_V_ce0 <= ap_const_logic_1;
        else 
            dub_pix_ch1_user_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch1_user_V_we0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, tmp_7_reg_2117, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not((ap_const_lv1_0 = tmp_7_reg_2117)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch1_user_V_we0 <= ap_const_logic_1;
        else 
            dub_pix_ch1_user_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch2_dest_V_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st18_fsm_11, tmp_28_fu_1655_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            dub_pix_ch2_dest_V_address0 <= tmp_28_fu_1655_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_11)) then 
            dub_pix_ch2_dest_V_address0 <= ap_const_lv64_0(8 - 1 downto 0);
        else 
            dub_pix_ch2_dest_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    dub_pix_ch2_dest_V_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_388, ap_sig_cseq_ST_st18_fsm_11)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_11) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch2_dest_V_ce0 <= ap_const_logic_1;
        else 
            dub_pix_ch2_dest_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch2_dest_V_we0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, tmp_8_reg_2121, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not((ap_const_lv1_0 = tmp_8_reg_2121)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch2_dest_V_we0 <= ap_const_logic_1;
        else 
            dub_pix_ch2_dest_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch2_id_V_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st18_fsm_11, tmp_28_fu_1655_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            dub_pix_ch2_id_V_address0 <= tmp_28_fu_1655_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_11)) then 
            dub_pix_ch2_id_V_address0 <= ap_const_lv64_0(8 - 1 downto 0);
        else 
            dub_pix_ch2_id_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    dub_pix_ch2_id_V_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_388, ap_sig_cseq_ST_st18_fsm_11)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_11) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch2_id_V_ce0 <= ap_const_logic_1;
        else 
            dub_pix_ch2_id_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch2_id_V_we0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, tmp_8_reg_2121, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not((ap_const_lv1_0 = tmp_8_reg_2121)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch2_id_V_we0 <= ap_const_logic_1;
        else 
            dub_pix_ch2_id_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch2_user_V_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st18_fsm_11, tmp_28_fu_1655_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            dub_pix_ch2_user_V_address0 <= tmp_28_fu_1655_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_11)) then 
            dub_pix_ch2_user_V_address0 <= ap_const_lv64_0(8 - 1 downto 0);
        else 
            dub_pix_ch2_user_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    dub_pix_ch2_user_V_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_388, ap_sig_cseq_ST_st18_fsm_11)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_11) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch2_user_V_ce0 <= ap_const_logic_1;
        else 
            dub_pix_ch2_user_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch2_user_V_we0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, tmp_8_reg_2121, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not((ap_const_lv1_0 = tmp_8_reg_2121)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch2_user_V_we0 <= ap_const_logic_1;
        else 
            dub_pix_ch2_user_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch3_dest_V_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st22_fsm_14, tmp_36_fu_1663_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            dub_pix_ch3_dest_V_address0 <= tmp_36_fu_1663_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st22_fsm_14)) then 
            dub_pix_ch3_dest_V_address0 <= ap_const_lv64_0(8 - 1 downto 0);
        else 
            dub_pix_ch3_dest_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    dub_pix_ch3_dest_V_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_388, ap_sig_cseq_ST_st22_fsm_14)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st22_fsm_14) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch3_dest_V_ce0 <= ap_const_logic_1;
        else 
            dub_pix_ch3_dest_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch3_dest_V_we0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, tmp_15_reg_2125, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not((ap_const_lv1_0 = tmp_15_reg_2125)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch3_dest_V_we0 <= ap_const_logic_1;
        else 
            dub_pix_ch3_dest_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch3_id_V_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st22_fsm_14, tmp_36_fu_1663_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            dub_pix_ch3_id_V_address0 <= tmp_36_fu_1663_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st22_fsm_14)) then 
            dub_pix_ch3_id_V_address0 <= ap_const_lv64_0(8 - 1 downto 0);
        else 
            dub_pix_ch3_id_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    dub_pix_ch3_id_V_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_388, ap_sig_cseq_ST_st22_fsm_14)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st22_fsm_14) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch3_id_V_ce0 <= ap_const_logic_1;
        else 
            dub_pix_ch3_id_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch3_id_V_we0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, tmp_15_reg_2125, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not((ap_const_lv1_0 = tmp_15_reg_2125)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch3_id_V_we0 <= ap_const_logic_1;
        else 
            dub_pix_ch3_id_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch3_user_V_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st22_fsm_14, tmp_36_fu_1663_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            dub_pix_ch3_user_V_address0 <= tmp_36_fu_1663_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st22_fsm_14)) then 
            dub_pix_ch3_user_V_address0 <= ap_const_lv64_0(8 - 1 downto 0);
        else 
            dub_pix_ch3_user_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    dub_pix_ch3_user_V_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_388, ap_sig_cseq_ST_st22_fsm_14)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st22_fsm_14) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch3_user_V_ce0 <= ap_const_logic_1;
        else 
            dub_pix_ch3_user_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch3_user_V_we0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, tmp_15_reg_2125, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not((ap_const_lv1_0 = tmp_15_reg_2125)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch3_user_V_we0 <= ap_const_logic_1;
        else 
            dub_pix_ch3_user_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch4_dest_V_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st26_fsm_17, tmp_46_fu_1671_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            dub_pix_ch4_dest_V_address0 <= tmp_46_fu_1671_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st26_fsm_17)) then 
            dub_pix_ch4_dest_V_address0 <= ap_const_lv64_0(8 - 1 downto 0);
        else 
            dub_pix_ch4_dest_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    dub_pix_ch4_dest_V_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_388, ap_sig_cseq_ST_st26_fsm_17)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st26_fsm_17) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch4_dest_V_ce0 <= ap_const_logic_1;
        else 
            dub_pix_ch4_dest_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch4_dest_V_we0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, tmp_18_reg_2129, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not((ap_const_lv1_0 = tmp_18_reg_2129)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch4_dest_V_we0 <= ap_const_logic_1;
        else 
            dub_pix_ch4_dest_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch4_id_V_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st26_fsm_17, tmp_46_fu_1671_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            dub_pix_ch4_id_V_address0 <= tmp_46_fu_1671_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st26_fsm_17)) then 
            dub_pix_ch4_id_V_address0 <= ap_const_lv64_0(8 - 1 downto 0);
        else 
            dub_pix_ch4_id_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    dub_pix_ch4_id_V_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_388, ap_sig_cseq_ST_st26_fsm_17)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st26_fsm_17) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch4_id_V_ce0 <= ap_const_logic_1;
        else 
            dub_pix_ch4_id_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch4_id_V_we0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, tmp_18_reg_2129, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not((ap_const_lv1_0 = tmp_18_reg_2129)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch4_id_V_we0 <= ap_const_logic_1;
        else 
            dub_pix_ch4_id_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch4_user_V_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st26_fsm_17, tmp_46_fu_1671_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            dub_pix_ch4_user_V_address0 <= tmp_46_fu_1671_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st26_fsm_17)) then 
            dub_pix_ch4_user_V_address0 <= ap_const_lv64_0(8 - 1 downto 0);
        else 
            dub_pix_ch4_user_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    dub_pix_ch4_user_V_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_388, ap_sig_cseq_ST_st26_fsm_17)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st26_fsm_17) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch4_user_V_ce0 <= ap_const_logic_1;
        else 
            dub_pix_ch4_user_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch4_user_V_we0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, tmp_18_reg_2129, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not((ap_const_lv1_0 = tmp_18_reg_2129)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch4_user_V_we0 <= ap_const_logic_1;
        else 
            dub_pix_ch4_user_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch5_dest_V_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st30_fsm_20, tmp_56_fu_1679_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            dub_pix_ch5_dest_V_address0 <= tmp_56_fu_1679_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st30_fsm_20)) then 
            dub_pix_ch5_dest_V_address0 <= ap_const_lv64_0(8 - 1 downto 0);
        else 
            dub_pix_ch5_dest_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    dub_pix_ch5_dest_V_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_388, ap_sig_cseq_ST_st30_fsm_20)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st30_fsm_20) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch5_dest_V_ce0 <= ap_const_logic_1;
        else 
            dub_pix_ch5_dest_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch5_dest_V_we0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, tmp_24_reg_2133, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not((ap_const_lv1_0 = tmp_24_reg_2133)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch5_dest_V_we0 <= ap_const_logic_1;
        else 
            dub_pix_ch5_dest_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch5_id_V_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st30_fsm_20, tmp_56_fu_1679_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            dub_pix_ch5_id_V_address0 <= tmp_56_fu_1679_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st30_fsm_20)) then 
            dub_pix_ch5_id_V_address0 <= ap_const_lv64_0(8 - 1 downto 0);
        else 
            dub_pix_ch5_id_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    dub_pix_ch5_id_V_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_388, ap_sig_cseq_ST_st30_fsm_20)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st30_fsm_20) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch5_id_V_ce0 <= ap_const_logic_1;
        else 
            dub_pix_ch5_id_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch5_id_V_we0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, tmp_24_reg_2133, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not((ap_const_lv1_0 = tmp_24_reg_2133)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch5_id_V_we0 <= ap_const_logic_1;
        else 
            dub_pix_ch5_id_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch5_user_V_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st30_fsm_20, tmp_56_fu_1679_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            dub_pix_ch5_user_V_address0 <= tmp_56_fu_1679_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st30_fsm_20)) then 
            dub_pix_ch5_user_V_address0 <= ap_const_lv64_0(8 - 1 downto 0);
        else 
            dub_pix_ch5_user_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    dub_pix_ch5_user_V_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_388, ap_sig_cseq_ST_st30_fsm_20)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st30_fsm_20) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch5_user_V_ce0 <= ap_const_logic_1;
        else 
            dub_pix_ch5_user_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_ch5_user_V_we0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, tmp_24_reg_2133, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not((ap_const_lv1_0 = tmp_24_reg_2133)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            dub_pix_ch5_user_V_we0 <= ap_const_logic_1;
        else 
            dub_pix_ch5_user_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_fu_1338_p2 <= "1" when (i_reg_1200 = ap_const_lv8_C0) else "0";
    exitcond2_fu_1439_p2 <= "1" when (i_1_reg_1222 = ap_const_lv8_C0) else "0";
    exitcond4_fu_1789_p2 <= "1" when (i_2_reg_1233 = ap_const_lv8_C0) else "0";
    exitcond5_fu_1837_p2 <= "1" when (i_3_reg_1244 = ap_const_lv8_C0) else "0";
    exitcond6_fu_1885_p2 <= "1" when (i_4_reg_1255 = ap_const_lv8_C0) else "0";
    exitcond7_fu_1933_p2 <= "1" when (i_5_reg_1266 = ap_const_lv8_C0) else "0";
    exitcond8_fu_1981_p2 <= "1" when (i_6_reg_1277 = ap_const_lv8_C0) else "0";
    exitcond_flatten_fu_1428_p2 <= "1" when (indvar_flatten_reg_1211 = bound_reg_2137) else "0";
    exitcond_fu_2029_p2 <= "1" when (i_7_reg_1288 = ap_const_lv8_C0) else "0";
    i_10_fu_1843_p2 <= std_logic_vector(unsigned(i_3_reg_1244) + unsigned(ap_const_lv8_1));
    i_12_fu_1633_p2 <= std_logic_vector(unsigned(i_1_mid2_fu_1445_p3) + unsigned(ap_const_lv8_1));
    i_16_fu_1891_p2 <= std_logic_vector(unsigned(i_4_reg_1255) + unsigned(ap_const_lv8_1));
    i_17_fu_1939_p2 <= std_logic_vector(unsigned(i_5_reg_1266) + unsigned(ap_const_lv8_1));
    i_18_fu_1987_p2 <= std_logic_vector(unsigned(i_6_reg_1277) + unsigned(ap_const_lv8_1));
    i_19_fu_2035_p2 <= std_logic_vector(unsigned(i_7_reg_1288) + unsigned(ap_const_lv8_1));
    i_1_mid2_fu_1445_p3 <= 
        ap_const_lv8_0 when (exitcond2_fu_1439_p2(0) = '1') else 
        i_1_reg_1222;
    i_8_fu_1344_p2 <= std_logic_vector(unsigned(i_reg_1200) + unsigned(ap_const_lv8_1));
    i_9_fu_1795_p2 <= std_logic_vector(unsigned(i_2_reg_1233) + unsigned(ap_const_lv8_1));

    in_stream0_TDATA_blk_n_assign_proc : process(in_stream0_TVALID, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, exitcond_flatten_fu_1428_p2, tmp_6_reg_2113)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond_flatten_fu_1428_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_6_reg_2113)))) then 
            in_stream0_TDATA_blk_n <= in_stream0_TVALID;
        else 
            in_stream0_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_stream0_TREADY_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, exitcond_flatten_fu_1428_p2, tmp_6_reg_2113, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond_flatten_fu_1428_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_6_reg_2113)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            in_stream0_TREADY <= ap_const_logic_1;
        else 
            in_stream0_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    in_stream1_TDATA_blk_n_assign_proc : process(in_stream1_TVALID, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, exitcond_flatten_fu_1428_p2, tmp_7_reg_2117)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond_flatten_fu_1428_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_7_reg_2117)))) then 
            in_stream1_TDATA_blk_n <= in_stream1_TVALID;
        else 
            in_stream1_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_stream1_TREADY_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, exitcond_flatten_fu_1428_p2, tmp_7_reg_2117, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond_flatten_fu_1428_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_7_reg_2117)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            in_stream1_TREADY <= ap_const_logic_1;
        else 
            in_stream1_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    in_stream2_TDATA_blk_n_assign_proc : process(in_stream2_TVALID, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, exitcond_flatten_fu_1428_p2, tmp_8_reg_2121)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond_flatten_fu_1428_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_8_reg_2121)))) then 
            in_stream2_TDATA_blk_n <= in_stream2_TVALID;
        else 
            in_stream2_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_stream2_TREADY_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, exitcond_flatten_fu_1428_p2, tmp_8_reg_2121, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond_flatten_fu_1428_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_8_reg_2121)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            in_stream2_TREADY <= ap_const_logic_1;
        else 
            in_stream2_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    in_stream3_TDATA_blk_n_assign_proc : process(in_stream3_TVALID, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, exitcond_flatten_fu_1428_p2, tmp_15_reg_2125)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond_flatten_fu_1428_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_15_reg_2125)))) then 
            in_stream3_TDATA_blk_n <= in_stream3_TVALID;
        else 
            in_stream3_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_stream3_TREADY_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, exitcond_flatten_fu_1428_p2, tmp_15_reg_2125, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond_flatten_fu_1428_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_15_reg_2125)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            in_stream3_TREADY <= ap_const_logic_1;
        else 
            in_stream3_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    in_stream4_TDATA_blk_n_assign_proc : process(in_stream4_TVALID, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, exitcond_flatten_fu_1428_p2, tmp_18_reg_2129)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond_flatten_fu_1428_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_18_reg_2129)))) then 
            in_stream4_TDATA_blk_n <= in_stream4_TVALID;
        else 
            in_stream4_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_stream4_TREADY_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, exitcond_flatten_fu_1428_p2, tmp_18_reg_2129, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond_flatten_fu_1428_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_18_reg_2129)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            in_stream4_TREADY <= ap_const_logic_1;
        else 
            in_stream4_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    in_stream5_TDATA_blk_n_assign_proc : process(in_stream5_TVALID, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, exitcond_flatten_fu_1428_p2, tmp_24_reg_2133)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond_flatten_fu_1428_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_24_reg_2133)))) then 
            in_stream5_TDATA_blk_n <= in_stream5_TVALID;
        else 
            in_stream5_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_stream5_TREADY_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, exitcond_flatten_fu_1428_p2, tmp_24_reg_2133, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond_flatten_fu_1428_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_24_reg_2133)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            in_stream5_TREADY <= ap_const_logic_1;
        else 
            in_stream5_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    indvar_flatten_next_fu_1433_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_1211) + unsigned(ap_const_lv16_1));
    l_fu_1332_p2 <= std_logic_vector(unsigned(N_reg_1177) + unsigned(ap_const_lv4_F));

    out_stream_TDATA_assign_proc : process(ap_sig_cseq_ST_pp2_stg0_fsm_7, ap_reg_ppiten_pp2_it1, exitcond4_reg_2543, ap_sig_cseq_ST_pp3_stg0_fsm_10, ap_reg_ppiten_pp3_it1, exitcond5_reg_2602, ap_sig_cseq_ST_pp4_stg0_fsm_13, ap_reg_ppiten_pp4_it1, exitcond6_reg_2661, ap_sig_cseq_ST_pp5_stg0_fsm_16, ap_reg_ppiten_pp5_it1, exitcond7_reg_2720, ap_sig_cseq_ST_pp6_stg0_fsm_19, ap_reg_ppiten_pp6_it1, exitcond8_reg_2779, ap_sig_cseq_ST_pp7_stg0_fsm_22, ap_reg_ppiten_pp7_it1, exitcond_reg_2838, tmp_data_V_2_fu_1824_p2, tmp_data_V_6_fu_1872_p2, tmp_data_V_8_fu_1920_p2, tmp_data_V_9_fu_1968_p2, tmp_data_V_10_fu_2016_p2, tmp_data_V_11_fu_2064_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp7_stg0_fsm_22) and (ap_const_logic_1 = ap_reg_ppiten_pp7_it1) and (ap_const_lv1_0 = exitcond_reg_2838))) then 
            out_stream_TDATA <= tmp_data_V_11_fu_2064_p2;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp6_stg0_fsm_19) and (ap_const_logic_1 = ap_reg_ppiten_pp6_it1) and (ap_const_lv1_0 = exitcond8_reg_2779))) then 
            out_stream_TDATA <= tmp_data_V_10_fu_2016_p2;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp5_stg0_fsm_16) and (ap_const_logic_1 = ap_reg_ppiten_pp5_it1) and (ap_const_lv1_0 = exitcond7_reg_2720))) then 
            out_stream_TDATA <= tmp_data_V_9_fu_1968_p2;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp4_stg0_fsm_13) and (ap_const_logic_1 = ap_reg_ppiten_pp4_it1) and (ap_const_lv1_0 = exitcond6_reg_2661))) then 
            out_stream_TDATA <= tmp_data_V_8_fu_1920_p2;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_10) and (ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_lv1_0 = exitcond5_reg_2602))) then 
            out_stream_TDATA <= tmp_data_V_6_fu_1872_p2;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_7) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond4_reg_2543))) then 
            out_stream_TDATA <= tmp_data_V_2_fu_1824_p2;
        else 
            out_stream_TDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_stream_TDATA_blk_n_assign_proc : process(out_stream_TREADY, ap_sig_cseq_ST_pp2_stg0_fsm_7, ap_reg_ppiten_pp2_it1, exitcond4_reg_2543, ap_sig_cseq_ST_pp3_stg0_fsm_10, ap_reg_ppiten_pp3_it1, exitcond5_reg_2602, ap_sig_cseq_ST_pp4_stg0_fsm_13, ap_reg_ppiten_pp4_it1, exitcond6_reg_2661, ap_sig_cseq_ST_pp5_stg0_fsm_16, ap_reg_ppiten_pp5_it1, exitcond7_reg_2720, ap_sig_cseq_ST_pp6_stg0_fsm_19, ap_reg_ppiten_pp6_it1, exitcond8_reg_2779, ap_sig_cseq_ST_pp7_stg0_fsm_22, ap_reg_ppiten_pp7_it1, exitcond_reg_2838)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_7) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond4_reg_2543)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_10) and (ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_lv1_0 = exitcond5_reg_2602)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp4_stg0_fsm_13) and (ap_const_logic_1 = ap_reg_ppiten_pp4_it1) and (ap_const_lv1_0 = exitcond6_reg_2661)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp5_stg0_fsm_16) and (ap_const_logic_1 = ap_reg_ppiten_pp5_it1) and (ap_const_lv1_0 = exitcond7_reg_2720)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp6_stg0_fsm_19) and (ap_const_logic_1 = ap_reg_ppiten_pp6_it1) and (ap_const_lv1_0 = exitcond8_reg_2779)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp7_stg0_fsm_22) and (ap_const_logic_1 = ap_reg_ppiten_pp7_it1) and (ap_const_lv1_0 = exitcond_reg_2838)))) then 
            out_stream_TDATA_blk_n <= out_stream_TREADY;
        else 
            out_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_TDEST_assign_proc : process(ap_sig_cseq_ST_pp2_stg0_fsm_7, ap_reg_ppiten_pp2_it1, exitcond4_reg_2543, ap_sig_cseq_ST_pp3_stg0_fsm_10, ap_reg_ppiten_pp3_it1, exitcond5_reg_2602, ap_sig_cseq_ST_pp4_stg0_fsm_13, ap_reg_ppiten_pp4_it1, exitcond6_reg_2661, ap_sig_cseq_ST_pp5_stg0_fsm_16, ap_reg_ppiten_pp5_it1, exitcond7_reg_2720, ap_sig_cseq_ST_pp6_stg0_fsm_19, ap_reg_ppiten_pp6_it1, exitcond8_reg_2779, ap_sig_cseq_ST_pp7_stg0_fsm_22, ap_reg_ppiten_pp7_it1, exitcond_reg_2838, tmp_dest_V_2_reg_2538, tmp_dest_V_6_reg_2597, tmp_dest_V_8_reg_2656, tmp_dest_V_9_reg_2715, tmp_dest_V_10_reg_2774, tmp_dest_V_11_reg_2833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp7_stg0_fsm_22) and (ap_const_logic_1 = ap_reg_ppiten_pp7_it1) and (ap_const_lv1_0 = exitcond_reg_2838))) then 
            out_stream_TDEST <= tmp_dest_V_11_reg_2833;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp6_stg0_fsm_19) and (ap_const_logic_1 = ap_reg_ppiten_pp6_it1) and (ap_const_lv1_0 = exitcond8_reg_2779))) then 
            out_stream_TDEST <= tmp_dest_V_10_reg_2774;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp5_stg0_fsm_16) and (ap_const_logic_1 = ap_reg_ppiten_pp5_it1) and (ap_const_lv1_0 = exitcond7_reg_2720))) then 
            out_stream_TDEST <= tmp_dest_V_9_reg_2715;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp4_stg0_fsm_13) and (ap_const_logic_1 = ap_reg_ppiten_pp4_it1) and (ap_const_lv1_0 = exitcond6_reg_2661))) then 
            out_stream_TDEST <= tmp_dest_V_8_reg_2656;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_10) and (ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_lv1_0 = exitcond5_reg_2602))) then 
            out_stream_TDEST <= tmp_dest_V_6_reg_2597;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_7) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond4_reg_2543))) then 
            out_stream_TDEST <= tmp_dest_V_2_reg_2538;
        else 
            out_stream_TDEST <= "XXXXXX";
        end if; 
    end process;


    out_stream_TID_assign_proc : process(ap_sig_cseq_ST_pp2_stg0_fsm_7, ap_reg_ppiten_pp2_it1, exitcond4_reg_2543, ap_sig_cseq_ST_pp3_stg0_fsm_10, ap_reg_ppiten_pp3_it1, exitcond5_reg_2602, ap_sig_cseq_ST_pp4_stg0_fsm_13, ap_reg_ppiten_pp4_it1, exitcond6_reg_2661, ap_sig_cseq_ST_pp5_stg0_fsm_16, ap_reg_ppiten_pp5_it1, exitcond7_reg_2720, ap_sig_cseq_ST_pp6_stg0_fsm_19, ap_reg_ppiten_pp6_it1, exitcond8_reg_2779, ap_sig_cseq_ST_pp7_stg0_fsm_22, ap_reg_ppiten_pp7_it1, exitcond_reg_2838, tmp_id_V_2_reg_2533, tmp_id_V_6_reg_2592, tmp_id_V_8_reg_2651, tmp_id_V_9_reg_2710, tmp_id_V_10_reg_2769, tmp_id_V_11_reg_2828)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp7_stg0_fsm_22) and (ap_const_logic_1 = ap_reg_ppiten_pp7_it1) and (ap_const_lv1_0 = exitcond_reg_2838))) then 
            out_stream_TID <= tmp_id_V_11_reg_2828;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp6_stg0_fsm_19) and (ap_const_logic_1 = ap_reg_ppiten_pp6_it1) and (ap_const_lv1_0 = exitcond8_reg_2779))) then 
            out_stream_TID <= tmp_id_V_10_reg_2769;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp5_stg0_fsm_16) and (ap_const_logic_1 = ap_reg_ppiten_pp5_it1) and (ap_const_lv1_0 = exitcond7_reg_2720))) then 
            out_stream_TID <= tmp_id_V_9_reg_2710;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp4_stg0_fsm_13) and (ap_const_logic_1 = ap_reg_ppiten_pp4_it1) and (ap_const_lv1_0 = exitcond6_reg_2661))) then 
            out_stream_TID <= tmp_id_V_8_reg_2651;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_10) and (ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_lv1_0 = exitcond5_reg_2602))) then 
            out_stream_TID <= tmp_id_V_6_reg_2592;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_7) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond4_reg_2543))) then 
            out_stream_TID <= tmp_id_V_2_reg_2533;
        else 
            out_stream_TID <= "XXXXX";
        end if; 
    end process;

    out_stream_TKEEP <= ap_const_lv4_F;

    out_stream_TLAST_assign_proc : process(ap_sig_cseq_ST_pp2_stg0_fsm_7, ap_reg_ppiten_pp2_it1, exitcond4_reg_2543, ap_sig_cseq_ST_pp3_stg0_fsm_10, ap_reg_ppiten_pp3_it1, exitcond5_reg_2602, ap_sig_cseq_ST_pp4_stg0_fsm_13, ap_reg_ppiten_pp4_it1, exitcond6_reg_2661, ap_sig_cseq_ST_pp5_stg0_fsm_16, ap_reg_ppiten_pp5_it1, exitcond7_reg_2720, ap_sig_cseq_ST_pp6_stg0_fsm_19, ap_reg_ppiten_pp6_it1, exitcond8_reg_2779, ap_sig_cseq_ST_pp7_stg0_fsm_22, ap_reg_ppiten_pp7_it1, exitcond_reg_2838, tmp_last_V_reg_2562, tmp_last_V_1_reg_2621, tmp_last_V_2_reg_2680, tmp_last_V_3_reg_2739, tmp_last_V_4_reg_2798, tmp_last_V_5_reg_2857)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp7_stg0_fsm_22) and (ap_const_logic_1 = ap_reg_ppiten_pp7_it1) and (ap_const_lv1_0 = exitcond_reg_2838))) then 
            out_stream_TLAST <= tmp_last_V_5_reg_2857;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp6_stg0_fsm_19) and (ap_const_logic_1 = ap_reg_ppiten_pp6_it1) and (ap_const_lv1_0 = exitcond8_reg_2779))) then 
            out_stream_TLAST <= tmp_last_V_4_reg_2798;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp5_stg0_fsm_16) and (ap_const_logic_1 = ap_reg_ppiten_pp5_it1) and (ap_const_lv1_0 = exitcond7_reg_2720))) then 
            out_stream_TLAST <= tmp_last_V_3_reg_2739;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp4_stg0_fsm_13) and (ap_const_logic_1 = ap_reg_ppiten_pp4_it1) and (ap_const_lv1_0 = exitcond6_reg_2661))) then 
            out_stream_TLAST <= tmp_last_V_2_reg_2680;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_10) and (ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_lv1_0 = exitcond5_reg_2602))) then 
            out_stream_TLAST <= tmp_last_V_1_reg_2621;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_7) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond4_reg_2543))) then 
            out_stream_TLAST <= tmp_last_V_reg_2562;
        else 
            out_stream_TLAST <= "X";
        end if; 
    end process;

    out_stream_TSTRB <= ap_const_lv4_F;

    out_stream_TUSER_assign_proc : process(ap_sig_cseq_ST_pp2_stg0_fsm_7, ap_reg_ppiten_pp2_it1, exitcond4_reg_2543, ap_sig_cseq_ST_pp3_stg0_fsm_10, ap_reg_ppiten_pp3_it1, exitcond5_reg_2602, ap_sig_cseq_ST_pp4_stg0_fsm_13, ap_reg_ppiten_pp4_it1, exitcond6_reg_2661, ap_sig_cseq_ST_pp5_stg0_fsm_16, ap_reg_ppiten_pp5_it1, exitcond7_reg_2720, ap_sig_cseq_ST_pp6_stg0_fsm_19, ap_reg_ppiten_pp6_it1, exitcond8_reg_2779, ap_sig_cseq_ST_pp7_stg0_fsm_22, ap_reg_ppiten_pp7_it1, exitcond_reg_2838, tmp_user_V_2_reg_2528, tmp_user_V_6_reg_2587, tmp_user_V_8_reg_2646, tmp_user_V_9_reg_2705, tmp_user_V_10_reg_2764, tmp_user_V_11_reg_2823)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp7_stg0_fsm_22) and (ap_const_logic_1 = ap_reg_ppiten_pp7_it1) and (ap_const_lv1_0 = exitcond_reg_2838))) then 
            out_stream_TUSER <= tmp_user_V_11_reg_2823;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp6_stg0_fsm_19) and (ap_const_logic_1 = ap_reg_ppiten_pp6_it1) and (ap_const_lv1_0 = exitcond8_reg_2779))) then 
            out_stream_TUSER <= tmp_user_V_10_reg_2764;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp5_stg0_fsm_16) and (ap_const_logic_1 = ap_reg_ppiten_pp5_it1) and (ap_const_lv1_0 = exitcond7_reg_2720))) then 
            out_stream_TUSER <= tmp_user_V_9_reg_2705;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp4_stg0_fsm_13) and (ap_const_logic_1 = ap_reg_ppiten_pp4_it1) and (ap_const_lv1_0 = exitcond6_reg_2661))) then 
            out_stream_TUSER <= tmp_user_V_8_reg_2646;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_10) and (ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_lv1_0 = exitcond5_reg_2602))) then 
            out_stream_TUSER <= tmp_user_V_6_reg_2587;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_7) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond4_reg_2543))) then 
            out_stream_TUSER <= tmp_user_V_2_reg_2528;
        else 
            out_stream_TUSER <= "XX";
        end if; 
    end process;


    out_stream_TVALID_assign_proc : process(ap_sig_cseq_ST_pp2_stg0_fsm_7, ap_reg_ppiten_pp2_it1, exitcond4_reg_2543, ap_sig_cseq_ST_pp3_stg0_fsm_10, ap_reg_ppiten_pp3_it1, exitcond5_reg_2602, ap_sig_cseq_ST_pp4_stg0_fsm_13, ap_reg_ppiten_pp4_it1, exitcond6_reg_2661, ap_sig_cseq_ST_pp5_stg0_fsm_16, ap_reg_ppiten_pp5_it1, exitcond7_reg_2720, ap_sig_cseq_ST_pp6_stg0_fsm_19, ap_reg_ppiten_pp6_it1, exitcond8_reg_2779, ap_sig_cseq_ST_pp7_stg0_fsm_22, ap_reg_ppiten_pp7_it1, exitcond_reg_2838, ap_reg_ioackin_out_stream_TREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_7) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond4_reg_2543) and (ap_const_logic_0 = ap_reg_ioackin_out_stream_TREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_10) and (ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_lv1_0 = exitcond5_reg_2602) and (ap_const_logic_0 = ap_reg_ioackin_out_stream_TREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp4_stg0_fsm_13) and (ap_const_logic_1 = ap_reg_ppiten_pp4_it1) and (ap_const_lv1_0 = exitcond6_reg_2661) and (ap_const_logic_0 = ap_reg_ioackin_out_stream_TREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp5_stg0_fsm_16) and (ap_const_logic_1 = ap_reg_ppiten_pp5_it1) and (ap_const_lv1_0 = exitcond7_reg_2720) and (ap_const_logic_0 = ap_reg_ioackin_out_stream_TREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp6_stg0_fsm_19) and (ap_const_logic_1 = ap_reg_ppiten_pp6_it1) and (ap_const_lv1_0 = exitcond8_reg_2779) and (ap_const_logic_0 = ap_reg_ioackin_out_stream_TREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp7_stg0_fsm_22) and (ap_const_logic_1 = ap_reg_ppiten_pp7_it1) and (ap_const_lv1_0 = exitcond_reg_2838) and (ap_const_logic_0 = ap_reg_ioackin_out_stream_TREADY)))) then 
            out_stream_TVALID <= ap_const_logic_1;
        else 
            out_stream_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    p_shl2_fu_1418_p1 <= std_logic_vector(resize(unsigned(tmp_fu_1411_p3),16));
    p_shl_fu_1404_p3 <= (N_ADDS_read_reg_2081 & ap_const_lv8_0);

    sum_pix1_ch0_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st3_fsm_2, tmp_s_fu_1350_p1, tmp_12_fu_1639_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            sum_pix1_ch0_address0 <= tmp_s_fu_1350_p1(8 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            sum_pix1_ch0_address0 <= tmp_12_fu_1639_p1(8 - 1 downto 0);
        else 
            sum_pix1_ch0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sum_pix1_ch0_address1_assign_proc : process(ap_reg_ppiten_pp1_it4, ap_sig_cseq_ST_pp2_stg0_fsm_7, ap_reg_ppiten_pp2_it0, ap_reg_ppstg_sum_pix1_ch0_addr_2_reg_2316_pp1_iter3, tmp_14_fu_1801_p1)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp1_it4)) then 
            sum_pix1_ch0_address1 <= ap_reg_ppstg_sum_pix1_ch0_addr_2_reg_2316_pp1_iter3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_7) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it0))) then 
            sum_pix1_ch0_address1 <= tmp_14_fu_1801_p1(8 - 1 downto 0);
        else 
            sum_pix1_ch0_address1 <= "XXXXXXXX";
        end if; 
    end process;


    sum_pix1_ch0_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st3_fsm_2, ap_sig_388)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix1_ch0_ce0 <= ap_const_logic_1;
        else 
            sum_pix1_ch0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix1_ch0_ce1_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it4, ap_sig_cseq_ST_pp2_stg0_fsm_7, ap_reg_ppiten_pp2_it1, ap_reg_ppiten_pp2_it0, exitcond4_reg_2543, ap_sig_388, ap_sig_ioackin_out_stream_TREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_7) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond4_reg_2543) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix1_ch0_ce1 <= ap_const_logic_1;
        else 
            sum_pix1_ch0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix1_ch0_we0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, exitcond1_fu_1338_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond1_fu_1338_p2)))) then 
            sum_pix1_ch0_we0 <= ap_const_logic_1;
        else 
            sum_pix1_ch0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix1_ch0_we1_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it4, tmp_6_reg_2113, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and not((ap_const_lv1_0 = tmp_6_reg_2113)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix1_ch0_we1 <= ap_const_logic_1;
        else 
            sum_pix1_ch0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix1_ch1_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st3_fsm_2, tmp_s_fu_1350_p1, tmp_22_fu_1647_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            sum_pix1_ch1_address0 <= tmp_s_fu_1350_p1(8 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            sum_pix1_ch1_address0 <= tmp_22_fu_1647_p1(8 - 1 downto 0);
        else 
            sum_pix1_ch1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sum_pix1_ch1_address1_assign_proc : process(ap_reg_ppiten_pp1_it4, ap_sig_cseq_ST_pp3_stg0_fsm_10, ap_reg_ppiten_pp3_it0, ap_reg_ppstg_sum_pix1_ch1_addr_1_reg_2328_pp1_iter3, tmp_37_fu_1849_p1)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp1_it4)) then 
            sum_pix1_ch1_address1 <= ap_reg_ppstg_sum_pix1_ch1_addr_1_reg_2328_pp1_iter3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_10) and (ap_const_logic_1 = ap_reg_ppiten_pp3_it0))) then 
            sum_pix1_ch1_address1 <= tmp_37_fu_1849_p1(8 - 1 downto 0);
        else 
            sum_pix1_ch1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    sum_pix1_ch1_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st3_fsm_2, ap_sig_388)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix1_ch1_ce0 <= ap_const_logic_1;
        else 
            sum_pix1_ch1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix1_ch1_ce1_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it4, ap_sig_cseq_ST_pp3_stg0_fsm_10, ap_reg_ppiten_pp3_it1, ap_reg_ppiten_pp3_it0, exitcond5_reg_2602, ap_sig_388, ap_sig_ioackin_out_stream_TREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_10) and (ap_const_logic_1 = ap_reg_ppiten_pp3_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_lv1_0 = exitcond5_reg_2602) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix1_ch1_ce1 <= ap_const_logic_1;
        else 
            sum_pix1_ch1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix1_ch1_we0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, exitcond1_fu_1338_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond1_fu_1338_p2)))) then 
            sum_pix1_ch1_we0 <= ap_const_logic_1;
        else 
            sum_pix1_ch1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix1_ch1_we1_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it4, tmp_7_reg_2117, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and not((ap_const_lv1_0 = tmp_7_reg_2117)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix1_ch1_we1 <= ap_const_logic_1;
        else 
            sum_pix1_ch1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix1_ch2_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st3_fsm_2, tmp_s_fu_1350_p1, tmp_28_fu_1655_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            sum_pix1_ch2_address0 <= tmp_s_fu_1350_p1(8 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            sum_pix1_ch2_address0 <= tmp_28_fu_1655_p1(8 - 1 downto 0);
        else 
            sum_pix1_ch2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sum_pix1_ch2_address1_assign_proc : process(ap_reg_ppiten_pp1_it4, ap_sig_cseq_ST_pp4_stg0_fsm_13, ap_reg_ppiten_pp4_it0, ap_reg_ppstg_sum_pix1_ch2_addr_1_reg_2340_pp1_iter3, tmp_55_fu_1897_p1)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp1_it4)) then 
            sum_pix1_ch2_address1 <= ap_reg_ppstg_sum_pix1_ch2_addr_1_reg_2340_pp1_iter3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp4_stg0_fsm_13) and (ap_const_logic_1 = ap_reg_ppiten_pp4_it0))) then 
            sum_pix1_ch2_address1 <= tmp_55_fu_1897_p1(8 - 1 downto 0);
        else 
            sum_pix1_ch2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    sum_pix1_ch2_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st3_fsm_2, ap_sig_388)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix1_ch2_ce0 <= ap_const_logic_1;
        else 
            sum_pix1_ch2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix1_ch2_ce1_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it4, ap_sig_cseq_ST_pp4_stg0_fsm_13, ap_reg_ppiten_pp4_it1, ap_reg_ppiten_pp4_it0, exitcond6_reg_2661, ap_sig_388, ap_sig_ioackin_out_stream_TREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp4_stg0_fsm_13) and (ap_const_logic_1 = ap_reg_ppiten_pp4_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp4_it1) and (ap_const_lv1_0 = exitcond6_reg_2661) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix1_ch2_ce1 <= ap_const_logic_1;
        else 
            sum_pix1_ch2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix1_ch2_we0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, exitcond1_fu_1338_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond1_fu_1338_p2)))) then 
            sum_pix1_ch2_we0 <= ap_const_logic_1;
        else 
            sum_pix1_ch2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix1_ch2_we1_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it4, tmp_8_reg_2121, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and not((ap_const_lv1_0 = tmp_8_reg_2121)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix1_ch2_we1 <= ap_const_logic_1;
        else 
            sum_pix1_ch2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix1_ch3_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st3_fsm_2, tmp_s_fu_1350_p1, tmp_36_fu_1663_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            sum_pix1_ch3_address0 <= tmp_s_fu_1350_p1(8 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            sum_pix1_ch3_address0 <= tmp_36_fu_1663_p1(8 - 1 downto 0);
        else 
            sum_pix1_ch3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sum_pix1_ch3_address1_assign_proc : process(ap_reg_ppiten_pp1_it4, ap_sig_cseq_ST_pp5_stg0_fsm_16, ap_reg_ppiten_pp5_it0, ap_reg_ppstg_sum_pix1_ch3_addr_1_reg_2352_pp1_iter3, tmp_67_fu_1945_p1)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp1_it4)) then 
            sum_pix1_ch3_address1 <= ap_reg_ppstg_sum_pix1_ch3_addr_1_reg_2352_pp1_iter3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp5_stg0_fsm_16) and (ap_const_logic_1 = ap_reg_ppiten_pp5_it0))) then 
            sum_pix1_ch3_address1 <= tmp_67_fu_1945_p1(8 - 1 downto 0);
        else 
            sum_pix1_ch3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    sum_pix1_ch3_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st3_fsm_2, ap_sig_388)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix1_ch3_ce0 <= ap_const_logic_1;
        else 
            sum_pix1_ch3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix1_ch3_ce1_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it4, ap_sig_cseq_ST_pp5_stg0_fsm_16, ap_reg_ppiten_pp5_it1, ap_reg_ppiten_pp5_it0, exitcond7_reg_2720, ap_sig_388, ap_sig_ioackin_out_stream_TREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp5_stg0_fsm_16) and (ap_const_logic_1 = ap_reg_ppiten_pp5_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp5_it1) and (ap_const_lv1_0 = exitcond7_reg_2720) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix1_ch3_ce1 <= ap_const_logic_1;
        else 
            sum_pix1_ch3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix1_ch3_we0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, exitcond1_fu_1338_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond1_fu_1338_p2)))) then 
            sum_pix1_ch3_we0 <= ap_const_logic_1;
        else 
            sum_pix1_ch3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix1_ch3_we1_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it4, tmp_15_reg_2125, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and not((ap_const_lv1_0 = tmp_15_reg_2125)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix1_ch3_we1 <= ap_const_logic_1;
        else 
            sum_pix1_ch3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix1_ch4_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st3_fsm_2, tmp_s_fu_1350_p1, tmp_46_fu_1671_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            sum_pix1_ch4_address0 <= tmp_s_fu_1350_p1(8 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            sum_pix1_ch4_address0 <= tmp_46_fu_1671_p1(8 - 1 downto 0);
        else 
            sum_pix1_ch4_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sum_pix1_ch4_address1_assign_proc : process(ap_reg_ppiten_pp1_it4, ap_sig_cseq_ST_pp6_stg0_fsm_19, ap_reg_ppiten_pp6_it0, ap_reg_ppstg_sum_pix1_ch4_addr_1_reg_2364_pp1_iter3, tmp_72_fu_1993_p1)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp1_it4)) then 
            sum_pix1_ch4_address1 <= ap_reg_ppstg_sum_pix1_ch4_addr_1_reg_2364_pp1_iter3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp6_stg0_fsm_19) and (ap_const_logic_1 = ap_reg_ppiten_pp6_it0))) then 
            sum_pix1_ch4_address1 <= tmp_72_fu_1993_p1(8 - 1 downto 0);
        else 
            sum_pix1_ch4_address1 <= "XXXXXXXX";
        end if; 
    end process;


    sum_pix1_ch4_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st3_fsm_2, ap_sig_388)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix1_ch4_ce0 <= ap_const_logic_1;
        else 
            sum_pix1_ch4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix1_ch4_ce1_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it4, ap_sig_cseq_ST_pp6_stg0_fsm_19, ap_reg_ppiten_pp6_it1, ap_reg_ppiten_pp6_it0, exitcond8_reg_2779, ap_sig_388, ap_sig_ioackin_out_stream_TREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp6_stg0_fsm_19) and (ap_const_logic_1 = ap_reg_ppiten_pp6_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp6_it1) and (ap_const_lv1_0 = exitcond8_reg_2779) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix1_ch4_ce1 <= ap_const_logic_1;
        else 
            sum_pix1_ch4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix1_ch4_we0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, exitcond1_fu_1338_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond1_fu_1338_p2)))) then 
            sum_pix1_ch4_we0 <= ap_const_logic_1;
        else 
            sum_pix1_ch4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix1_ch4_we1_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it4, tmp_18_reg_2129, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and not((ap_const_lv1_0 = tmp_18_reg_2129)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix1_ch4_we1 <= ap_const_logic_1;
        else 
            sum_pix1_ch4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix1_ch5_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st3_fsm_2, tmp_s_fu_1350_p1, tmp_56_fu_1679_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            sum_pix1_ch5_address0 <= tmp_s_fu_1350_p1(8 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            sum_pix1_ch5_address0 <= tmp_56_fu_1679_p1(8 - 1 downto 0);
        else 
            sum_pix1_ch5_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sum_pix1_ch5_address1_assign_proc : process(ap_reg_ppiten_pp1_it4, ap_sig_cseq_ST_pp7_stg0_fsm_22, ap_reg_ppiten_pp7_it0, ap_reg_ppstg_sum_pix1_ch5_addr_1_reg_2376_pp1_iter3, tmp_77_fu_2041_p1)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp1_it4)) then 
            sum_pix1_ch5_address1 <= ap_reg_ppstg_sum_pix1_ch5_addr_1_reg_2376_pp1_iter3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp7_stg0_fsm_22) and (ap_const_logic_1 = ap_reg_ppiten_pp7_it0))) then 
            sum_pix1_ch5_address1 <= tmp_77_fu_2041_p1(8 - 1 downto 0);
        else 
            sum_pix1_ch5_address1 <= "XXXXXXXX";
        end if; 
    end process;


    sum_pix1_ch5_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st3_fsm_2, ap_sig_388)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix1_ch5_ce0 <= ap_const_logic_1;
        else 
            sum_pix1_ch5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix1_ch5_ce1_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it4, ap_sig_cseq_ST_pp7_stg0_fsm_22, ap_reg_ppiten_pp7_it1, ap_reg_ppiten_pp7_it0, exitcond_reg_2838, ap_sig_388, ap_sig_ioackin_out_stream_TREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp7_stg0_fsm_22) and (ap_const_logic_1 = ap_reg_ppiten_pp7_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp7_it1) and (ap_const_lv1_0 = exitcond_reg_2838) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix1_ch5_ce1 <= ap_const_logic_1;
        else 
            sum_pix1_ch5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix1_ch5_we0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, exitcond1_fu_1338_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond1_fu_1338_p2)))) then 
            sum_pix1_ch5_we0 <= ap_const_logic_1;
        else 
            sum_pix1_ch5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix1_ch5_we1_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it4, tmp_24_reg_2133, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and not((ap_const_lv1_0 = tmp_24_reg_2133)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix1_ch5_we1 <= ap_const_logic_1;
        else 
            sum_pix1_ch5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix2_ch0_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st3_fsm_2, tmp_s_fu_1350_p1, tmp_12_fu_1639_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            sum_pix2_ch0_address0 <= tmp_s_fu_1350_p1(8 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            sum_pix2_ch0_address0 <= tmp_12_fu_1639_p1(8 - 1 downto 0);
        else 
            sum_pix2_ch0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sum_pix2_ch0_address1_assign_proc : process(ap_reg_ppiten_pp1_it4, ap_sig_cseq_ST_pp2_stg0_fsm_7, ap_reg_ppiten_pp2_it0, ap_reg_ppstg_sum_pix2_ch0_addr_2_reg_2322_pp1_iter3, tmp_14_fu_1801_p1)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp1_it4)) then 
            sum_pix2_ch0_address1 <= ap_reg_ppstg_sum_pix2_ch0_addr_2_reg_2322_pp1_iter3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_7) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it0))) then 
            sum_pix2_ch0_address1 <= tmp_14_fu_1801_p1(8 - 1 downto 0);
        else 
            sum_pix2_ch0_address1 <= "XXXXXXXX";
        end if; 
    end process;


    sum_pix2_ch0_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st3_fsm_2, ap_sig_388)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix2_ch0_ce0 <= ap_const_logic_1;
        else 
            sum_pix2_ch0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix2_ch0_ce1_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it4, ap_sig_cseq_ST_pp2_stg0_fsm_7, ap_reg_ppiten_pp2_it1, ap_reg_ppiten_pp2_it0, exitcond4_reg_2543, ap_sig_388, ap_sig_ioackin_out_stream_TREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_7) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond4_reg_2543) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix2_ch0_ce1 <= ap_const_logic_1;
        else 
            sum_pix2_ch0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix2_ch0_we0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, exitcond1_fu_1338_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond1_fu_1338_p2)))) then 
            sum_pix2_ch0_we0 <= ap_const_logic_1;
        else 
            sum_pix2_ch0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix2_ch0_we1_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it4, tmp_6_reg_2113, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and not((ap_const_lv1_0 = tmp_6_reg_2113)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix2_ch0_we1 <= ap_const_logic_1;
        else 
            sum_pix2_ch0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix2_ch1_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st3_fsm_2, tmp_s_fu_1350_p1, tmp_22_fu_1647_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            sum_pix2_ch1_address0 <= tmp_s_fu_1350_p1(8 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            sum_pix2_ch1_address0 <= tmp_22_fu_1647_p1(8 - 1 downto 0);
        else 
            sum_pix2_ch1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sum_pix2_ch1_address1_assign_proc : process(ap_reg_ppiten_pp1_it4, ap_sig_cseq_ST_pp3_stg0_fsm_10, ap_reg_ppiten_pp3_it0, ap_reg_ppstg_sum_pix2_ch1_addr_1_reg_2334_pp1_iter3, tmp_37_fu_1849_p1)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp1_it4)) then 
            sum_pix2_ch1_address1 <= ap_reg_ppstg_sum_pix2_ch1_addr_1_reg_2334_pp1_iter3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_10) and (ap_const_logic_1 = ap_reg_ppiten_pp3_it0))) then 
            sum_pix2_ch1_address1 <= tmp_37_fu_1849_p1(8 - 1 downto 0);
        else 
            sum_pix2_ch1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    sum_pix2_ch1_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st3_fsm_2, ap_sig_388)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix2_ch1_ce0 <= ap_const_logic_1;
        else 
            sum_pix2_ch1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix2_ch1_ce1_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it4, ap_sig_cseq_ST_pp3_stg0_fsm_10, ap_reg_ppiten_pp3_it1, ap_reg_ppiten_pp3_it0, exitcond5_reg_2602, ap_sig_388, ap_sig_ioackin_out_stream_TREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_10) and (ap_const_logic_1 = ap_reg_ppiten_pp3_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_lv1_0 = exitcond5_reg_2602) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix2_ch1_ce1 <= ap_const_logic_1;
        else 
            sum_pix2_ch1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix2_ch1_we0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, exitcond1_fu_1338_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond1_fu_1338_p2)))) then 
            sum_pix2_ch1_we0 <= ap_const_logic_1;
        else 
            sum_pix2_ch1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix2_ch1_we1_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it4, tmp_7_reg_2117, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and not((ap_const_lv1_0 = tmp_7_reg_2117)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix2_ch1_we1 <= ap_const_logic_1;
        else 
            sum_pix2_ch1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix2_ch2_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st3_fsm_2, tmp_s_fu_1350_p1, tmp_28_fu_1655_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            sum_pix2_ch2_address0 <= tmp_s_fu_1350_p1(8 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            sum_pix2_ch2_address0 <= tmp_28_fu_1655_p1(8 - 1 downto 0);
        else 
            sum_pix2_ch2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sum_pix2_ch2_address1_assign_proc : process(ap_reg_ppiten_pp1_it4, ap_sig_cseq_ST_pp4_stg0_fsm_13, ap_reg_ppiten_pp4_it0, ap_reg_ppstg_sum_pix2_ch2_addr_1_reg_2346_pp1_iter3, tmp_55_fu_1897_p1)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp1_it4)) then 
            sum_pix2_ch2_address1 <= ap_reg_ppstg_sum_pix2_ch2_addr_1_reg_2346_pp1_iter3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp4_stg0_fsm_13) and (ap_const_logic_1 = ap_reg_ppiten_pp4_it0))) then 
            sum_pix2_ch2_address1 <= tmp_55_fu_1897_p1(8 - 1 downto 0);
        else 
            sum_pix2_ch2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    sum_pix2_ch2_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st3_fsm_2, ap_sig_388)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix2_ch2_ce0 <= ap_const_logic_1;
        else 
            sum_pix2_ch2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix2_ch2_ce1_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it4, ap_sig_cseq_ST_pp4_stg0_fsm_13, ap_reg_ppiten_pp4_it1, ap_reg_ppiten_pp4_it0, exitcond6_reg_2661, ap_sig_388, ap_sig_ioackin_out_stream_TREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp4_stg0_fsm_13) and (ap_const_logic_1 = ap_reg_ppiten_pp4_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp4_it1) and (ap_const_lv1_0 = exitcond6_reg_2661) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix2_ch2_ce1 <= ap_const_logic_1;
        else 
            sum_pix2_ch2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix2_ch2_we0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, exitcond1_fu_1338_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond1_fu_1338_p2)))) then 
            sum_pix2_ch2_we0 <= ap_const_logic_1;
        else 
            sum_pix2_ch2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix2_ch2_we1_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it4, tmp_8_reg_2121, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and not((ap_const_lv1_0 = tmp_8_reg_2121)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix2_ch2_we1 <= ap_const_logic_1;
        else 
            sum_pix2_ch2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix2_ch3_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st3_fsm_2, tmp_s_fu_1350_p1, tmp_36_fu_1663_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            sum_pix2_ch3_address0 <= tmp_s_fu_1350_p1(8 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            sum_pix2_ch3_address0 <= tmp_36_fu_1663_p1(8 - 1 downto 0);
        else 
            sum_pix2_ch3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sum_pix2_ch3_address1_assign_proc : process(ap_reg_ppiten_pp1_it4, ap_sig_cseq_ST_pp5_stg0_fsm_16, ap_reg_ppiten_pp5_it0, ap_reg_ppstg_sum_pix2_ch3_addr_1_reg_2358_pp1_iter3, tmp_67_fu_1945_p1)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp1_it4)) then 
            sum_pix2_ch3_address1 <= ap_reg_ppstg_sum_pix2_ch3_addr_1_reg_2358_pp1_iter3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp5_stg0_fsm_16) and (ap_const_logic_1 = ap_reg_ppiten_pp5_it0))) then 
            sum_pix2_ch3_address1 <= tmp_67_fu_1945_p1(8 - 1 downto 0);
        else 
            sum_pix2_ch3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    sum_pix2_ch3_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st3_fsm_2, ap_sig_388)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix2_ch3_ce0 <= ap_const_logic_1;
        else 
            sum_pix2_ch3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix2_ch3_ce1_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it4, ap_sig_cseq_ST_pp5_stg0_fsm_16, ap_reg_ppiten_pp5_it1, ap_reg_ppiten_pp5_it0, exitcond7_reg_2720, ap_sig_388, ap_sig_ioackin_out_stream_TREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp5_stg0_fsm_16) and (ap_const_logic_1 = ap_reg_ppiten_pp5_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp5_it1) and (ap_const_lv1_0 = exitcond7_reg_2720) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix2_ch3_ce1 <= ap_const_logic_1;
        else 
            sum_pix2_ch3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix2_ch3_we0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, exitcond1_fu_1338_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond1_fu_1338_p2)))) then 
            sum_pix2_ch3_we0 <= ap_const_logic_1;
        else 
            sum_pix2_ch3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix2_ch3_we1_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it4, tmp_15_reg_2125, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and not((ap_const_lv1_0 = tmp_15_reg_2125)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix2_ch3_we1 <= ap_const_logic_1;
        else 
            sum_pix2_ch3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix2_ch4_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st3_fsm_2, tmp_s_fu_1350_p1, tmp_46_fu_1671_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            sum_pix2_ch4_address0 <= tmp_s_fu_1350_p1(8 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            sum_pix2_ch4_address0 <= tmp_46_fu_1671_p1(8 - 1 downto 0);
        else 
            sum_pix2_ch4_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sum_pix2_ch4_address1_assign_proc : process(ap_reg_ppiten_pp1_it4, ap_sig_cseq_ST_pp6_stg0_fsm_19, ap_reg_ppiten_pp6_it0, ap_reg_ppstg_sum_pix2_ch4_addr_1_reg_2370_pp1_iter3, tmp_72_fu_1993_p1)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp1_it4)) then 
            sum_pix2_ch4_address1 <= ap_reg_ppstg_sum_pix2_ch4_addr_1_reg_2370_pp1_iter3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp6_stg0_fsm_19) and (ap_const_logic_1 = ap_reg_ppiten_pp6_it0))) then 
            sum_pix2_ch4_address1 <= tmp_72_fu_1993_p1(8 - 1 downto 0);
        else 
            sum_pix2_ch4_address1 <= "XXXXXXXX";
        end if; 
    end process;


    sum_pix2_ch4_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st3_fsm_2, ap_sig_388)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix2_ch4_ce0 <= ap_const_logic_1;
        else 
            sum_pix2_ch4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix2_ch4_ce1_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it4, ap_sig_cseq_ST_pp6_stg0_fsm_19, ap_reg_ppiten_pp6_it1, ap_reg_ppiten_pp6_it0, exitcond8_reg_2779, ap_sig_388, ap_sig_ioackin_out_stream_TREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp6_stg0_fsm_19) and (ap_const_logic_1 = ap_reg_ppiten_pp6_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp6_it1) and (ap_const_lv1_0 = exitcond8_reg_2779) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix2_ch4_ce1 <= ap_const_logic_1;
        else 
            sum_pix2_ch4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix2_ch4_we0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, exitcond1_fu_1338_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond1_fu_1338_p2)))) then 
            sum_pix2_ch4_we0 <= ap_const_logic_1;
        else 
            sum_pix2_ch4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix2_ch4_we1_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it4, tmp_18_reg_2129, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and not((ap_const_lv1_0 = tmp_18_reg_2129)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix2_ch4_we1 <= ap_const_logic_1;
        else 
            sum_pix2_ch4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix2_ch5_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st3_fsm_2, tmp_s_fu_1350_p1, tmp_56_fu_1679_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            sum_pix2_ch5_address0 <= tmp_s_fu_1350_p1(8 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            sum_pix2_ch5_address0 <= tmp_56_fu_1679_p1(8 - 1 downto 0);
        else 
            sum_pix2_ch5_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sum_pix2_ch5_address1_assign_proc : process(ap_reg_ppiten_pp1_it4, ap_sig_cseq_ST_pp7_stg0_fsm_22, ap_reg_ppiten_pp7_it0, ap_reg_ppstg_sum_pix2_ch5_addr_1_reg_2382_pp1_iter3, tmp_77_fu_2041_p1)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp1_it4)) then 
            sum_pix2_ch5_address1 <= ap_reg_ppstg_sum_pix2_ch5_addr_1_reg_2382_pp1_iter3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp7_stg0_fsm_22) and (ap_const_logic_1 = ap_reg_ppiten_pp7_it0))) then 
            sum_pix2_ch5_address1 <= tmp_77_fu_2041_p1(8 - 1 downto 0);
        else 
            sum_pix2_ch5_address1 <= "XXXXXXXX";
        end if; 
    end process;


    sum_pix2_ch5_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_st3_fsm_2, ap_sig_388)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix2_ch5_ce0 <= ap_const_logic_1;
        else 
            sum_pix2_ch5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix2_ch5_ce1_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it4, ap_sig_cseq_ST_pp7_stg0_fsm_22, ap_reg_ppiten_pp7_it1, ap_reg_ppiten_pp7_it0, exitcond_reg_2838, ap_sig_388, ap_sig_ioackin_out_stream_TREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp7_stg0_fsm_22) and (ap_const_logic_1 = ap_reg_ppiten_pp7_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp7_it1) and (ap_const_lv1_0 = exitcond_reg_2838) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix2_ch5_ce1 <= ap_const_logic_1;
        else 
            sum_pix2_ch5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix2_ch5_we0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, exitcond1_fu_1338_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond1_fu_1338_p2)))) then 
            sum_pix2_ch5_we0 <= ap_const_logic_1;
        else 
            sum_pix2_ch5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix2_ch5_we1_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it4, tmp_24_reg_2133, ap_sig_388)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and not((ap_const_lv1_0 = tmp_24_reg_2133)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_388))))) then 
            sum_pix2_ch5_we1 <= ap_const_logic_1;
        else 
            sum_pix2_ch5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_11_fu_1783_p2 <= "1" when (N1_reg_1188 = ap_const_lv4_0) else "0";
    tmp_12_fu_1639_p1 <= std_logic_vector(resize(unsigned(i_1_mid2_reg_2151),64));
    tmp_14_fu_1801_p1 <= std_logic_vector(resize(unsigned(i_2_reg_1233),64));
    tmp_16_fu_1807_p2 <= "1" when (i_2_reg_1233 = ap_const_lv8_BF) else "0";
    tmp_17_fu_1687_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_tmp_30_reg_2176_pp1_iter2),32));
    tmp_19_fu_1690_p2 <= std_logic_vector(unsigned(tmp_17_fu_1687_p1) + unsigned(sum_pix1_ch0_load_1_reg_2388));
    tmp_1_fu_1299_p1 <= CH_INFO(6 - 1 downto 0);
    tmp_20_fu_1695_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_phitmp_reg_2181_pp1_iter2),32));
    tmp_21_fu_1698_p2 <= std_logic_vector(unsigned(tmp_20_fu_1695_p1) + unsigned(sum_pix2_ch0_load_1_reg_2393));
    tmp_22_fu_1647_p1 <= std_logic_vector(resize(unsigned(i_1_mid2_reg_2151),64));
    tmp_23_fu_1703_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_tmp_32_reg_2201_pp1_iter2),32));
    tmp_25_fu_1706_p2 <= std_logic_vector(unsigned(tmp_23_fu_1703_p1) + unsigned(sum_pix1_ch1_load_reg_2398));
    tmp_26_fu_1711_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_phitmp1_reg_2206_pp1_iter2),32));
    tmp_27_fu_1714_p2 <= std_logic_vector(unsigned(tmp_26_fu_1711_p1) + unsigned(sum_pix2_ch1_load_reg_2403));
    tmp_28_fu_1655_p1 <= std_logic_vector(resize(unsigned(i_1_mid2_reg_2151),64));
    tmp_29_fu_1831_p2 <= "1" when (N1_reg_1188 = ap_const_lv4_1) else "0";
    tmp_2_fu_1307_p3 <= N_reg_1177(3 downto 3);
    tmp_30_fu_1469_p1 <= in_stream0_TDATA(8 - 1 downto 0);
    tmp_31_fu_1719_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_tmp_41_reg_2226_pp1_iter2),32));
    tmp_32_fu_1499_p1 <= in_stream1_TDATA(8 - 1 downto 0);
    tmp_33_fu_1722_p2 <= std_logic_vector(unsigned(tmp_31_fu_1719_p1) + unsigned(sum_pix1_ch2_load_reg_2408));
    tmp_34_fu_1727_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_phitmp2_reg_2231_pp1_iter2),32));
    tmp_35_fu_1730_p2 <= std_logic_vector(unsigned(tmp_34_fu_1727_p1) + unsigned(sum_pix2_ch2_load_reg_2413));
    tmp_36_fu_1663_p1 <= std_logic_vector(resize(unsigned(i_1_mid2_reg_2151),64));
    tmp_37_fu_1849_p1 <= std_logic_vector(resize(unsigned(i_3_reg_1244),64));
    tmp_38_fu_1818_p2 <= std_logic_vector(shift_left(unsigned(sum_pix2_ch0_q1),to_integer(unsigned('0' & ap_const_lv32_10(31-1 downto 0)))));
    tmp_39_fu_1855_p2 <= "1" when (i_3_reg_1244 = ap_const_lv8_BF) else "0";
    tmp_3_fu_1315_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv6_1),to_integer(unsigned('0' & N_cast_fu_1303_p1(6-1 downto 0)))));
    tmp_40_fu_1735_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_tmp_48_reg_2251_pp1_iter2),32));
    tmp_41_fu_1529_p1 <= in_stream2_TDATA(8 - 1 downto 0);
    tmp_43_fu_1738_p2 <= std_logic_vector(unsigned(tmp_40_fu_1735_p1) + unsigned(sum_pix1_ch3_load_reg_2418));
    tmp_44_fu_1743_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_phitmp3_reg_2256_pp1_iter2),32));
    tmp_45_fu_1746_p2 <= std_logic_vector(unsigned(tmp_44_fu_1743_p1) + unsigned(sum_pix2_ch3_load_reg_2423));
    tmp_46_fu_1671_p1 <= std_logic_vector(resize(unsigned(i_1_mid2_reg_2151),64));
    tmp_47_fu_1879_p2 <= "1" when (N1_reg_1188 = ap_const_lv4_2) else "0";
    tmp_48_fu_1559_p1 <= in_stream3_TDATA(8 - 1 downto 0);
    tmp_49_fu_1589_p1 <= in_stream4_TDATA(8 - 1 downto 0);
    tmp_4_fu_1321_p2 <= (tmp_3_fu_1315_p2 and tmp_1_reg_2087);
    tmp_50_fu_1751_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_tmp_49_reg_2276_pp1_iter2),32));
    tmp_51_fu_1754_p2 <= std_logic_vector(unsigned(tmp_50_fu_1751_p1) + unsigned(sum_pix1_ch4_load_reg_2428));
    tmp_52_fu_1759_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_phitmp4_reg_2281_pp1_iter2),32));
    tmp_53_fu_1762_p2 <= std_logic_vector(unsigned(tmp_52_fu_1759_p1) + unsigned(sum_pix2_ch4_load_reg_2433));
    tmp_54_fu_1866_p2 <= std_logic_vector(shift_left(unsigned(sum_pix2_ch1_q1),to_integer(unsigned('0' & ap_const_lv32_10(31-1 downto 0)))));
    tmp_55_fu_1897_p1 <= std_logic_vector(resize(unsigned(i_4_reg_1255),64));
    tmp_56_fu_1679_p1 <= std_logic_vector(resize(unsigned(i_1_mid2_reg_2151),64));
    tmp_57_fu_1903_p2 <= "1" when (i_4_reg_1255 = ap_const_lv8_BF) else "0";
    tmp_58_fu_1619_p1 <= in_stream5_TDATA(8 - 1 downto 0);
    tmp_59_fu_1767_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_tmp_58_reg_2301_pp1_iter2),32));
    tmp_5_fu_1326_p2 <= "1" when (tmp_4_fu_1321_p2 = ap_const_lv6_0) else "0";
    tmp_60_fu_1770_p2 <= std_logic_vector(unsigned(tmp_59_fu_1767_p1) + unsigned(sum_pix1_ch5_load_reg_2438));
    tmp_62_fu_1775_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_phitmp5_reg_2306_pp1_iter2),32));
    tmp_63_fu_1778_p2 <= std_logic_vector(unsigned(tmp_62_fu_1775_p1) + unsigned(sum_pix2_ch5_load_reg_2443));
    tmp_64_fu_1914_p2 <= std_logic_vector(shift_left(unsigned(sum_pix2_ch2_q1),to_integer(unsigned('0' & ap_const_lv32_10(31-1 downto 0)))));
    tmp_65_fu_1927_p2 <= "1" when (N1_reg_1188 = ap_const_lv4_3) else "0";
    tmp_67_fu_1945_p1 <= std_logic_vector(resize(unsigned(i_5_reg_1266),64));
    tmp_68_fu_1962_p2 <= std_logic_vector(shift_left(unsigned(sum_pix2_ch3_q1),to_integer(unsigned('0' & ap_const_lv32_10(31-1 downto 0)))));
    tmp_69_fu_1951_p2 <= "1" when (i_5_reg_1266 = ap_const_lv8_BF) else "0";
    tmp_6_fu_1366_p1 <= CH_INFO_read_reg_2071(1 - 1 downto 0);
    tmp_70_fu_1975_p2 <= "1" when (N1_reg_1188 = ap_const_lv4_4) else "0";
    tmp_72_fu_1993_p1 <= std_logic_vector(resize(unsigned(i_6_reg_1277),64));
    tmp_73_fu_2010_p2 <= std_logic_vector(shift_left(unsigned(sum_pix2_ch4_q1),to_integer(unsigned('0' & ap_const_lv32_10(31-1 downto 0)))));
    tmp_74_fu_1999_p2 <= "1" when (i_6_reg_1277 = ap_const_lv8_BF) else "0";
    tmp_75_fu_2023_p2 <= "1" when (N1_reg_1188 = ap_const_lv4_5) else "0";
    tmp_77_fu_2041_p1 <= std_logic_vector(resize(unsigned(i_7_reg_1288),64));
    tmp_78_fu_2058_p2 <= std_logic_vector(shift_left(unsigned(sum_pix2_ch5_q1),to_integer(unsigned('0' & ap_const_lv32_10(31-1 downto 0)))));
    tmp_79_fu_2047_p2 <= "1" when (i_7_reg_1288 = ap_const_lv8_BF) else "0";
    tmp_data_V_10_fu_2016_p2 <= (sum_pix1_ch4_q1 or tmp_73_fu_2010_p2);
    tmp_data_V_11_fu_2064_p2 <= (sum_pix1_ch5_q1 or tmp_78_fu_2058_p2);
    tmp_data_V_2_fu_1824_p2 <= (sum_pix1_ch0_q1 or tmp_38_fu_1818_p2);
    tmp_data_V_6_fu_1872_p2 <= (sum_pix1_ch1_q1 or tmp_54_fu_1866_p2);
    tmp_data_V_8_fu_1920_p2 <= (sum_pix1_ch2_q1 or tmp_64_fu_1914_p2);
    tmp_data_V_9_fu_1968_p2 <= (sum_pix1_ch3_q1 or tmp_68_fu_1962_p2);
    tmp_fu_1411_p3 <= (N_ADDS_read_reg_2081 & ap_const_lv6_0);
    tmp_last_V_1_fu_1861_p2 <= (tmp_29_reg_2582 and tmp_39_fu_1855_p2);
    tmp_last_V_2_fu_1909_p2 <= (tmp_47_reg_2641 and tmp_57_fu_1903_p2);
    tmp_last_V_3_fu_1957_p2 <= (tmp_65_reg_2700 and tmp_69_fu_1951_p2);
    tmp_last_V_4_fu_2005_p2 <= (tmp_70_reg_2759 and tmp_74_fu_1999_p2);
    tmp_last_V_5_fu_2053_p2 <= (tmp_75_reg_2818 and tmp_79_fu_2047_p2);
    tmp_last_V_fu_1813_p2 <= (tmp_11_reg_2523 and tmp_16_fu_1807_p2);
    tmp_s_fu_1350_p1 <= std_logic_vector(resize(unsigned(i_reg_1200),64));
end behav;
