LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

entity blocoOperacional is
    port
    (
        InpA,InpB: in unsigned(3 downto 0);
        selA: in std_logic;
        wrA,wrB: in std_logic;
        ALUop: in std_logic_vector(1 downto 0);

        ALUout: buffer unsigned(4 downto 0);
    );
end entity;

architecture behavior of blocoOperacional is

    component multiplexador is
        port
        (
            Inp0,Inp1: in unsigned(3 downto 0);
            selA: in std_logic;

            OutMux: out unsigned(3 downto 0)
        );
    end component;
    signal OutMux: unsigned(3 downto 0);

    component registrador is
        port
        (
            DataIn: in unsigned(3 downto 0);
            clock: in std_logic;

            DataOut: out unsigned(3 downto 0)
        );
    end component;
    signal DataOutA,DataOutB: unsigned(3 downto 0);

    component ULA is
        port
        (
            A,B: in unsigned(3 downto 0);
            ALUop: in std_logic_vector(1 downto 0);

            ALUout: out unsigned(4 downto 0)
        );
    end component;

begin

    mux1: multiplexador port map(ALUout,InpA,selA,OutMux);
    regA: registrador port map(OutMux,wrA,DataOutA);
    regB: registrador port map(InpB,wrB,DataOutB);
    alu1: ULA port map(DataOutA,DataOutB,ALUop,ALUout);

end architecture;