# basic_verilog_yxy