[![GPLv3 License](https://img.shields.io/badge/License-GPL%20v3-orange.svg)](https://opensource.org/licenses/) [![MIT License](https://img.shields.io/apm/l/atomic-design-ui.svg?)](https://github.com/arvin2079/atomic-design-ui/blob/master/LICENSEs)
## Verilog implementation of circuits listed below :
- `n-bit carry-look-ahead full-adder`
- `Shift-register`
- `2 to 1 and 4 to 1 multiplexer`
- `D Flip-Flop`
- `Increment program counter`

## Usage :
```bash
## iverilog compile command :
iverilog -o [DESTINATION_FILE] [VERILOG_FILE.v]

## iverilog execution command :
vvp [DESTINATION_FILE]
```
## Contributing
Pull requests are welcome.
Please open an issue first to discuss what you would like to change  For major changes.
Feel free to use the source by the way :wink:.
