---
title: "Digital Logic - BEI I/II Syllabus"
meta_title: "Syllabus: Digital Logic (EX152) - BEI Year 1 Part 2 | IOE Notes"
description: "Detailed syllabus for Digital Logic (EX152), a first year, second part subject in the IOE BEI program."
draft: false
image: "/images/syllabus/electronics-syllabus.jpg"
tags: ["BEI", "Electronics, Communication and Information Engineering"]
subject: "Digital Logic"
subject_code: "EX152"
faculty: "Electronics, Communication and Information Engineering"
faculty-code: "BEI"
lecture: 3
tutorial: 1
practical: 3
year: 'I'
part: 'II'
---

### Course Objectives
This course mainly focuses on study, analyze basic principle, design and applications of digital circuitries in various fields. It also shows an important branch of the electronics that revolutionizes the modern digital world.

---

### 1. Introduction (5 hours)
- Digital versus analog signals
- Logic level diagram
- Digital integrated circuits (ICs)
- Clock triggering systems
- Digital system applications
- Digital codes and conversions
  - Decimal, binary, octal and hexadecimal codes
  - BCD code
  - Excess-3 code
  - Gray code
  - Examples of code conversions
- Alphanumeric codes: ASCII code and EBCDIC code
- 1's complement and 2's complement
- Signed number representation

---

### 2. Logic Gates (3 hours)
- Basic gates and their equivalents
- Universal gates and their equivalents
- Exclusive gates and their equivalents
- Positive and negative logic
- De'Morgan's laws
- Applications of logic gates

---

### 3. Boolean Algebra and K-Maps (4 hours)
- Boolean algebra and its laws
- Simplifications of Boolean expressions
- Minterms and maxterms
- Sum-of-product and product-of-sum methods
- Truth tables and Karnaugh map
- Four variables K-maps
- Cell, pairs, quads and octets
- Rolling, envelop effects and redundant groups
- Don't care conditions

---

### 4. Combinational Logic Circuits (8 hours)
- Design procedures
- Half-adder and full-adder
- Half-subtractor and full-subtractor
- Ripple carry adders and fast adders
- Multiplexers design
- Demultiplexers design
- Basic encoders
- Priority encoders
- Encoder designs
- Decoder designs
- BCD-to-decimal decoder
- Seven-segment decoder
- Magnitude comparators

---

### 5. Sequential Logic Circuits (5 hours)
- Latches and flip-flops: SR, D, T and JK
- Excitation tables, characteristic equations
- Master-slave flip-flops
- Flip-flop timing diagrams
- Flip-flops as the state machines
- Flip-flop conversions
- Flip-flop applications

---

### 6. Registers and Counters (7 hours)
- Register fundamentals, register types
- SISO, SIPO, PISO and PIPO registers
- Data transfer timing diagrams
- Asynchronous counters
- Up, down and mod-n asynchronous counters
- Synchronous counters
- Up, down and mod-n synchronous counters
- Register and counter applications

---

### 7. Sequential Machine Designs (8 hours)
- Machine design procedures
- Primitive state diagrams
- Transition/flow tables
- Redundant states
- Pure binary assignment tables
- Excitation maps
- Realization of the models
- Circuit diagram of synchronous machine
- One-bit and two-bit input sequence detectors

---

### 8. Digital Integrated Circuits (5 hours)
- BJT and MOSFET switching circuits
- TTL parameters
- TTL circuits: NAND, NOT, NOR
- CMOS parameters
- CMOS logic circuits: NAND, NOR, NOT
- Three-state TTL devices
- Digital devices applications
  - Multiplexing displays
  - Frequency counters
  - Time measurements

---

### Tutorial
1. Different code conversion examples
2. Sign numbers addition and subtraction
3. Realization of positive and negative logic gates
4. Application of Boolean algebra and K-map for various logic designs
5. Multiplexer tree concepts
6. Realization of adder/subtractor using multiplexers
7. Demultiplexer tree concepts
8. Realization of adder/subtractor using demultiplexers
9. 16 - to - 4 line encoder design
10. Octal and decimal priority encoder designs
11. 4 – to – 16 line decoder design
12. BCD-to-decimal decoder design
13. Any segment of 7-segment decoder design
14. Concept of designing n-bit magnitude comparator
15. Flip-flop conversion from one flip-flop to another type
16. Shift register timing diagram practice
17. Ripple counter design concept
18. Decade synchronous counter design
19. Up and down counter in a single circuit
20. 3-bit and 4-bit binary sequence detector synchronous machine design

---

### Laboratory
1. Basic gates, universal gates and exclusive gates
2. De' Morgan's law and its familiarization with NAND and NOR Gates
3. Encoders and decoders
4. Multiplexers and demultiplexers
5. Binary addition and subtraction
6. Latches, RS, and T flip-flops
7. D and JK flip-flop and master-slave flip-flop
8. Shift registers
9. Circuit realizations on ripple counters
10. Circuit realizations on synchronous counters

---

### References
1. Floyd T. (2020), "Digital Fundamentals", John Willy & Sons Pvt. Ltd.
2. Mano M. M. (2010), "Digital Design", McGraw-Hill Publication.
3. Leach Donald P., Malvino Albert P. and Saha G. (2012), "Digital Principles and Applications," Tata McGraw-Hill.
4. Fletcher William I. (1990), "An Engineering Approach to Digital Design", Printice Hall of India, New Delhi.
5. Gothmann W. H. (2009), "Digital Electronics: An Introduction to Theory and Practice", PHI Edition.

---

### Final Examination (Mark Distribution)

| S.N | Chapters | Workload (hrs) | Marks |
|-----|----------|----------------|-------|
| 1   | 1        | 5              | 7     |
| 2   | 2        | 3              | 4     |
| 3   | 3        | 4              | 5     |
| 4   | 4        | 8              | 10    |
| 5   | 5        | 5              | 7     |
| 6   | 6        | 7              | 10    |
| 7   | 7        | 8              | 10    |
| 8   | 8        | 5              | 7     |
|     | **Total**| **45**         | **60**|

*There may be minor deviation in marks distribution.*