v 4
file . "../CORE/arm_core.vhdl" "42a1a57931423e266b9e413970b85e285553c92a" "20240115135852.428":
  entity arm_core at 1( 0) + 0 on 1473;
  architecture struct of arm_core at 33( 685) + 0 on 1474;
file . "../EXEC/exec.vhdl" "8495d5eb27993e1764505e098c663e0a91e9c004" "20240115135852.370":
  entity exec at 1( 0) + 0 on 1471;
  architecture behavior of exec at 79( 3109) + 0 on 1472;
file . "../EXEC/alu.vhdl" "e60a0574aa28130a29cfa28a0b09c426c4e7cc50" "20240115135852.330":
  entity alu at 1( 0) + 0 on 1469;
  architecture behavioral of alu at 20( 928) + 0 on 1470;
file . "../EXEC/adder_4b.vhdl" "7666f119cb0024bae960bd453a98e0cd6a350480" "20240115135852.267":
  entity add_4b at 2( 1) + 0 on 1465;
  architecture behav of add_4b at 15( 279) + 0 on 1466;
file . "../DECOD/decod.vhdl" "f5a248d6087ad7ace187f4ca90ce05449ad6bd7c" "20240115135013.403":
  entity decod at 1( 0) + 0 on 1437;
  architecture behavior of decod at 82( 2273) + 0 on 1438;
file . "../IFETCH/ifetch.vhdl" "17672bdef9f2c24907c03917f2651a2b114fa28b" "20231213162722.959":
  entity ifetch at 1( 0) + 0 on 177;
  architecture behavior of ifetch at 32( 727) + 0 on 178;
file . "main_tb.vhdl" "c616ea2d841e1249ce5264316814fa2c4a29d28f" "20231213172917.403":
  entity main_tb at 1( 0) + 0 on 661;
  architecture behav of main_tb at 14( 180) + 0 on 662;
file . "icache.vhdl" "7ed8f6502e51831d37788841eb96febf8ccad09f" "20231213160836.299":
  entity icache at 1( 0) + 0 on 13;
  architecture behavior of icache at 20( 398) + 0 on 14;
file . "ram.vhdl" "590c7c18afda585ad1a0caf256cf688264c8e28d" "20231213160836.275":
  package ram at 1( 0) + 0 on 11 body;
  package body ram at 26( 915) + 0 on 12;
file . "dcache.vhdl" "253c47942f1791113ced310a3e406e8c882db18d" "20231213160836.325":
  entity dcache at 1( 0) + 0 on 15;
  architecture behavior of dcache at 26( 532) + 0 on 16;
file . "../FIFO/fifo.vhdl" "aa3aa692073359d0226318279eea2b858524f4ef" "20231213162543.284":
  entity fifo at 1( 0) + 0 on 159;
  architecture dataflow of fifo at 25( 414) + 0 on 160;
file . "../DECOD/reg.vhdl" "544e97a5f36fb930729652db55a58345642acd33" "20231213160836.458":
  entity reg at 1( 0) + 0 on 23;
  architecture behavior of reg at 69( 1594) + 0 on 24;
file . "../EXEC/add_1b.vhdl" "fcb372239676e0b8488d383b387beb49b586020b" "20240115135852.243":
  entity add_1b at 2( 1) + 0 on 1463;
  architecture behavior of add_1b at 14( 229) + 0 on 1464;
file . "../EXEC/adder_32b.vhdl" "4c9dce51275f1b4e6203c88a6d6a1407b59d8457" "20240115135852.292":
  entity add_32b at 1( 0) + 0 on 1467;
  architecture behavior of add_32b at 14( 292) + 0 on 1468;
file . "../EXEC/shifter.vhdl" "13b9ea10c1e4c6265836ecd9d53a06415169488c" "20231213162345.802":
  entity shifter at 1( 0) + 0 on 141;
  architecture archi of shifter at 27( 719) + 0 on 142;
file . "../MEM/mem.vhdl" "97ecd6abc10b16bdc8804905096130cc853ecae8" "20231213160837.263":
  entity mem at 1( 0) + 0 on 39;
  architecture behavior of mem at 41( 1035) + 0 on 40;
