

================================================================
== Vitis HLS Report for 'yuv_scale'
================================================================
* Date:           Sun Mar  2 10:35:38 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        yuv_filter_soultion4
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
    +---------+---------+----------+-----------+-------+---------+---------+
    |    40007|  2457607|  0.400 ms|  24.576 ms|  40007|  2457607|       no|
    +---------+---------+----------+-----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+-----------+-------+---------+------------------------------------------------+
        |                                                                |                                                      |  Latency (cycles) |  Latency (absolute)  |     Interval    |                    Pipeline                    |
        |                            Instance                            |                        Module                        |   min   |   max   |    min   |    max    |  min  |   max   |                      Type                      |
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+-----------+-------+---------+------------------------------------------------+
        |grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98  |yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y  |    40004|  2457604|  0.400 ms|  24.576 ms|  40001|  2457601|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+-----------+-------+---------+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 5 [1/1] ( I:3.63ns O:3.63ns )   --->   "%V_scale_1 = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %V_scale"   --->   Operation 5 'read' 'V_scale_1' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 6 [1/1] ( I:3.63ns O:3.63ns )   --->   "%U_scale_1 = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %U_scale"   --->   Operation 6 'read' 'U_scale_1' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 7 [1/1] ( I:3.63ns O:3.63ns )   --->   "%Y_scale_1 = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %Y_scale"   --->   Operation 7 'read' 'Y_scale_1' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 8 [1/1] ( I:3.63ns O:3.63ns )   --->   "%width = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %p_yuv_width"   --->   Operation 8 'read' 'width' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] ( I:3.63ns O:3.63ns )   --->   "%height = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %p_yuv_height"   --->   Operation 9 'read' 'height' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln153 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %p_scale_width, i16 %width" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:153->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 10 'write' 'write_ln153' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln164 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %p_scale_height, i16 %height" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:164->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 11 'write' 'write_ln164' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%cast = zext i16 %width"   --->   Operation 12 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%cast1 = zext i16 %height"   --->   Operation 13 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (5.58ns)   --->   "%bound = mul i32 %cast, i32 %cast1"   --->   Operation 14 'mul' 'bound' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%fence_ln156 = fence void @_ssdm_op_Fence, i8 %V_scale, i8 %U_scale, i8 %Y_scale, i16 %p_yuv_width, i16 %p_yuv_height, i16 %p_scale_width, i16 %p_scale_height, i32 4294967295, i8 %p_yuv_channels_ch1, i8 %p_yuv_channels_ch2, i8 %p_yuv_channels_ch3, i8 %p_scale_channels_ch1, i8 %p_scale_channels_ch2, i8 %p_scale_channels_ch3" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:156->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 15 'fence' 'fence_ln156' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 16 [2/2] (4.14ns)   --->   "%call_ln0 = call void @yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y, i32 %bound, i8 %p_yuv_channels_ch1, i8 %p_yuv_channels_ch2, i8 %p_yuv_channels_ch3, i8 %Y_scale_1, i8 %U_scale_1, i8 %V_scale_1, i8 %p_scale_channels_ch1, i8 %p_scale_channels_ch2, i8 %p_scale_channels_ch3"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_scale_height, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_scale_width, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_yuv_height, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_yuv_width, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_scale_channels_ch3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_scale_channels_ch2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_scale_channels_ch1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_yuv_channels_ch3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_yuv_channels_ch2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_yuv_channels_ch1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %V_scale, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %U_scale, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Y_scale, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln0 = call void @yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y, i32 %bound, i8 %p_yuv_channels_ch1, i8 %p_yuv_channels_ch2, i8 %p_yuv_channels_ch3, i8 %Y_scale_1, i8 %U_scale_1, i8 %V_scale_1, i8 %p_scale_channels_ch1, i8 %p_scale_channels_ch2, i8 %p_scale_channels_ch3"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln51 = ret" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 31 'ret' 'ret_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_yuv_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_yuv_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_yuv_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_yuv_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_yuv_height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_scale_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_scale_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_scale_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_scale_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_scale_height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Y_scale]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ U_scale]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ V_scale]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
V_scale_1         (read         ) [ 00111]
U_scale_1         (read         ) [ 00111]
Y_scale_1         (read         ) [ 00111]
width             (read         ) [ 00100]
height            (read         ) [ 00100]
write_ln153       (write        ) [ 00000]
write_ln164       (write        ) [ 00000]
cast              (zext         ) [ 00000]
cast1             (zext         ) [ 00000]
bound             (mul          ) [ 00011]
fence_ln156       (fence        ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
call_ln0          (call         ) [ 00000]
ret_ln51          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_yuv_channels_ch1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_yuv_channels_ch1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_yuv_channels_ch2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_yuv_channels_ch2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_yuv_channels_ch3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_yuv_channels_ch3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_yuv_width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_yuv_width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_yuv_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_yuv_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_scale_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_scale_channels_ch1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_scale_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_scale_channels_ch2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_scale_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_scale_channels_ch3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_scale_width">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_scale_width"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_scale_height">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_scale_height"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Y_scale">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_scale"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="U_scale">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_scale"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="V_scale">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_scale"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Fence"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="V_scale_1_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_scale_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="U_scale_1_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U_scale_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="Y_scale_1_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y_scale_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="width_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="height_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln153_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="0" index="2" bw="16" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln153/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln164_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="0" index="2" bw="16" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln164/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="1"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="0" index="3" bw="8" slack="0"/>
<pin id="103" dir="0" index="4" bw="8" slack="0"/>
<pin id="104" dir="0" index="5" bw="8" slack="2"/>
<pin id="105" dir="0" index="6" bw="8" slack="2"/>
<pin id="106" dir="0" index="7" bw="8" slack="2"/>
<pin id="107" dir="0" index="8" bw="8" slack="0"/>
<pin id="108" dir="0" index="9" bw="8" slack="0"/>
<pin id="109" dir="0" index="10" bw="8" slack="0"/>
<pin id="110" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="cast_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="1"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="cast1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="1"/>
<pin id="123" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="bound_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="fence_ln156_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="0" index="2" bw="8" slack="0"/>
<pin id="134" dir="0" index="3" bw="8" slack="0"/>
<pin id="135" dir="0" index="4" bw="16" slack="0"/>
<pin id="136" dir="0" index="5" bw="16" slack="0"/>
<pin id="137" dir="0" index="6" bw="16" slack="0"/>
<pin id="138" dir="0" index="7" bw="16" slack="0"/>
<pin id="139" dir="0" index="8" bw="1" slack="0"/>
<pin id="140" dir="0" index="9" bw="8" slack="0"/>
<pin id="141" dir="0" index="10" bw="8" slack="0"/>
<pin id="142" dir="0" index="11" bw="8" slack="0"/>
<pin id="143" dir="0" index="12" bw="8" slack="0"/>
<pin id="144" dir="0" index="13" bw="8" slack="0"/>
<pin id="145" dir="0" index="14" bw="8" slack="0"/>
<pin id="146" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln156/2 "/>
</bind>
</comp>

<comp id="162" class="1005" name="V_scale_1_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="2"/>
<pin id="164" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="V_scale_1 "/>
</bind>
</comp>

<comp id="167" class="1005" name="U_scale_1_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="2"/>
<pin id="169" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="U_scale_1 "/>
</bind>
</comp>

<comp id="172" class="1005" name="Y_scale_1_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="2"/>
<pin id="174" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="Y_scale_1 "/>
</bind>
</comp>

<comp id="177" class="1005" name="width_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="1"/>
<pin id="179" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="width "/>
</bind>
</comp>

<comp id="182" class="1005" name="height_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="1"/>
<pin id="184" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height "/>
</bind>
</comp>

<comp id="187" class="1005" name="bound_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="26" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="24" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="26" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="22" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="26" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="20" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="30" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="70" pin="2"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="76" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="111"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="98" pin=8"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="98" pin=9"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="98" pin=10"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="121" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="130" pin=4"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="130" pin=5"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="130" pin=6"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="130" pin=7"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="130" pin=8"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="130" pin=9"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="130" pin=10"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="130" pin=11"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="130" pin=12"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="130" pin=13"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="130" pin=14"/></net>

<net id="165"><net_src comp="52" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="98" pin=7"/></net>

<net id="170"><net_src comp="58" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="98" pin=6"/></net>

<net id="175"><net_src comp="64" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="98" pin=5"/></net>

<net id="180"><net_src comp="70" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="185"><net_src comp="76" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="190"><net_src comp="124" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="98" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_scale_channels_ch1 | {3 4 }
	Port: p_scale_channels_ch2 | {3 4 }
	Port: p_scale_channels_ch3 | {3 4 }
	Port: p_scale_width | {1 }
	Port: p_scale_height | {1 }
 - Input state : 
	Port: yuv_scale : p_yuv_channels_ch1 | {3 4 }
	Port: yuv_scale : p_yuv_channels_ch2 | {3 4 }
	Port: yuv_scale : p_yuv_channels_ch3 | {3 4 }
	Port: yuv_scale : p_yuv_width | {1 }
	Port: yuv_scale : p_yuv_height | {1 }
	Port: yuv_scale : Y_scale | {1 }
	Port: yuv_scale : U_scale | {1 }
	Port: yuv_scale : V_scale | {1 }
  - Chain level:
	State 1
	State 2
		bound : 1
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|---------|
| Operation|                         Functional Unit                        |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   call   | grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98 |    0    |   126   |   201   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|    mul   |                          bound_fu_124                          |    1    |    0    |    6    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|          |                      V_scale_1_read_fu_52                      |    0    |    0    |    0    |
|          |                      U_scale_1_read_fu_58                      |    0    |    0    |    0    |
|   read   |                      Y_scale_1_read_fu_64                      |    0    |    0    |    0    |
|          |                        width_read_fu_70                        |    0    |    0    |    0    |
|          |                        height_read_fu_76                       |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   write  |                     write_ln153_write_fu_82                    |    0    |    0    |    0    |
|          |                     write_ln164_write_fu_90                    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   zext   |                           cast_fu_118                          |    0    |    0    |    0    |
|          |                          cast1_fu_121                          |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   fence  |                       fence_ln156_fu_130                       |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                |    1    |   126   |   207   |
|----------|----------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|U_scale_1_reg_167|    8   |
|V_scale_1_reg_162|    8   |
|Y_scale_1_reg_172|    8   |
|  bound_reg_187  |   32   |
|  height_reg_182 |   16   |
|  width_reg_177  |   16   |
+-----------------+--------+
|      Total      |   88   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   126  |   207  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   88   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   214  |   207  |
+-----------+--------+--------+--------+
