Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c9ce2c9b37ec44ebadc014dec8d032e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FIR_behav xil_defaultlib.tb_FIR xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port s_axis_fir_tkeep [C:/Users/mehbo/OneDrive/Documents/lab_9/lab_9.srcs/sim_1/new/tb_FIR.v:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIR
Compiling module xil_defaultlib.tb_FIR
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_FIR_behav
