Binary file ./111111_mi.dtb matches
Binary file ./am335x-abbbi.dtb matches
Binary file ./am335x-arduino-tre.dtb matches
Binary file ./am335x-base0033.dtb matches
Binary file ./am335x-boneblack-bbb-exp-c.dtb matches
Binary file ./am335x-boneblack-bbb-exp-r.dtb matches
Binary file ./am335x-boneblack-bbbmini.dtb matches
./am335x-boneblack-bbbmini.dts:169:&tscadc {
./am335x-boneblack-bbbmini.dts:170:	adc {
./am335x-boneblack-bbbmini.dts:171:		ti,adc-channels = <0 1>;
./am335x-boneblack-bbbmini-forErle.dts:180:&tscadc {
./am335x-boneblack-bbbmini-forErle.dts:181:	adc {
./am335x-boneblack-bbbmini-forErle.dts:182:		ti,adc-channels = <0 1>;
Binary file ./am335x-boneblack-bbbmini-forErle_mi.dtb matches
./am335x-boneblack-bbbmini-forErle_mi.dts:141:&tscadc {
./am335x-boneblack-bbbmini-forErle_mi.dts:142:	adc {
./am335x-boneblack-bbbmini-forErle_mi.dts:143:		ti,adc-channels = <0 1>;
./am335x-boneblack-bbbmini-forErle_mi.dts.bk.20151204:143:&tscadc {
./am335x-boneblack-bbbmini-forErle_mi.dts.bk.20151204:144:	adc {
./am335x-boneblack-bbbmini-forErle_mi.dts.bk.20151204:145:		ti,adc-channels = <0 1>;
Binary file ./am335x-boneblack.dtb matches
Binary file ./am335x-boneblack-emmc-overlay.dtb matches
Binary file ./am335x-boneblack-forSMT.dtb matches
./am335x-boneblack-forSMT.dts:143:&tscadc {
./am335x-boneblack-forSMT.dts:145:	adc {
./am335x-boneblack-forSMT.dts:146:		ti,adc-channels = <0 1>;
Binary file ./am335x-boneblack-hdmi-overlay.dtb matches
Binary file ./am335x-boneblack-nhdmi-overlay.dtb matches
Binary file ./am335x-boneblack-overlay.dtb matches
Binary file ./am335x-boneblack-replicape.dtb matches
Binary file ./am335x-boneblack-spi0.dtb matches
Binary file ./am335x-boneblack-ttyS2.dtb matches
Binary file ./am335x-boneblack-wl1835mod.dtb matches
./am335x-bone-common-universal.dtsi:857:	/* P9_32                VADC    */
Binary file ./am335x-bone.dtb matches
Binary file ./am335x-bonegreen.dtb matches
Binary file ./am335x-bonegreen-overlay.dtb matches
./am335x-cape-bbb-exp-r.dtsi:109:&tscadc {
./am335x-cape-bbb-exp-r.dtsi:118:	adc {
./am335x-cape-bbb-exp-r.dtsi:119:		ti,adc-channels = <4 5 6 7>;
Binary file ./am335x-chiliboard.dtb matches
Binary file ./am335x-evm.dtb matches
./am335x-evm.dts:830:&tscadc {
./am335x-evm.dts:840:	adc {
./am335x-evm.dts:841:		ti,adc-channels = <4 5 6 7>;
Binary file ./am335x-evmsk.dtb matches
./am335x-evmsk.dts:720:&tscadc {
Binary file ./am335x-lxm.dtb matches
Binary file ./am335x-nano.dtb matches
Binary file ./am335x-pepper.dtb matches
./am335x-pepper.dts:499:&tscadc {
./am335x-pepper.dts:508:	adc {
./am335x-pepper.dts:509:		ti,adc-channels = <4 5 6 7>;
./am33xx-clocks.dtsi:19:	adc_tsc_fck: adc_tsc_fck {
./am33xx.dtsi:864:		tscadc: tscadc@44e0d000 {
./am33xx.dtsi:865:			compatible = "ti,am3359-tscadc";
./am33xx.dtsi:869:			ti,hwmods = "adc_tsc";
./am33xx.dtsi:875:			am335x_adc: adc {
./am33xx.dtsi:877:				compatible = "ti,am3359-adc";
./am4372.dtsi:139:					compatible = "ti,am437-padconf",
./am4372.dtsi:756:		tscadc: tscadc@44e0d000 {
./am4372.dtsi:757:			compatible = "ti,am3359-tscadc";
./am4372.dtsi:759:			ti,hwmods = "adc_tsc";
./am4372.dtsi:761:			clocks = <&adc_tsc_fck>;
./am4372.dtsi:769:			adc {
./am4372.dtsi:771:				compatible = "ti,am3359-adc";
Binary file ./am437x-gp-evm.dtb matches
./am437x-gp-evm.dts:871:&tscadc {
./am437x-gp-evm.dts:874:	adc {
./am437x-gp-evm.dts:875:		ti,adc-channels = <0 1 2 3 4 5 6 7>;
Binary file ./am437x-gp-evm-hdmi.dtb matches
Binary file ./am437x-idk-evm.dtb matches
Binary file ./am437x-sk-evm.dtb matches
Binary file ./am43x-epos-evm.dtb matches
./am43x-epos-evm.dts:714:&tscadc {
./am43x-epos-evm.dts:717:	adc {
./am43x-epos-evm.dts:718:		ti,adc-channels = <0 1 2 3 4 5 6 7>;
Binary file ./am43x-epos-evm-hdmi.dtb matches
./am43xx-clocks.dtsi:35:	adc_tsc_fck: adc_tsc_fck {
Binary file ./am571x-idk.dtb matches
Binary file ./am571x-idk-lcd-osd.dtb matches
Binary file ./am572x-idk.dtb matches
Binary file ./am572x-idk-lcd-osd.dtb matches
Binary file ./am57xx-beagle-x15.dtb matches
./am57xx-beagle-x15.dts:577:		adc-settle-ms = <40>;
Binary file ./am57xx-evm.dtb matches
./at91-ariag25.dts:137:			adc0: adc@f804c000 {
./at91-ariag25.dts:139:				atmel,adc-channels-used = <0xf>;
./at91-cosino.dtsi:74:			adc0: adc@f804c000 {
./at91-cosino.dtsi:75:				atmel,adc-ts-wires = <4>;
./at91-cosino.dtsi:76:				atmel,adc-ts-pressure-threshold = <10000>;
./at91-cosino_mega2560.dts:29:			adc0: adc@f804c000 {
./at91-cosino_mega2560.dts:30:				atmel,adc-ts-wires = <4>;
./at91-cosino_mega2560.dts:31:				atmel,adc-ts-pressure-threshold = <10000>;
./at91sam9260.dtsi:65:		adc_op_clk: adc_op_clk{
./at91sam9260.dtsi:247:					adc_clk: adc_clk {
./at91sam9260.dtsi:923:			adc0: adc@fffe0000 {
./at91sam9260.dtsi:926:				compatible = "atmel,at91sam9260-adc";
./at91sam9260.dtsi:929:				clocks = <&adc_clk>, <&adc_op_clk>;
./at91sam9260.dtsi:930:				clock-names = "adc_clk", "adc_op_clk";
./at91sam9260.dtsi:931:				atmel,adc-use-external-triggers;
./at91sam9260.dtsi:932:				atmel,adc-channels-used = <0xf>;
./at91sam9260.dtsi:933:				atmel,adc-vref = <3300>;
./at91sam9260.dtsi:934:				atmel,adc-startup-time = <15>;
./at91sam9260.dtsi:935:				atmel,adc-res = <8 10>;
./at91sam9260.dtsi:936:				atmel,adc-res-names = "lowres", "highres";
./at91sam9260.dtsi:937:				atmel,adc-use-res = "highres";
./at91sam9g20.dtsi:38:			adc0: adc@fffe0000 {
./at91sam9g20.dtsi:39:				atmel,adc-startup-time = <40>;
./at91sam9g45.dtsi:70:		adc_op_clk: adc_op_clk{
./at91sam9g45.dtsi:330:					adc_clk: adc_clk {
./at91sam9g45.dtsi:446:				adc0 {
./at91sam9g45.dtsi:447:					pinctrl_adc0_adtrg: adc0_adtrg {
./at91sam9g45.dtsi:450:					pinctrl_adc0_ad0: adc0_ad0 {
./at91sam9g45.dtsi:453:					pinctrl_adc0_ad1: adc0_ad1 {
./at91sam9g45.dtsi:456:					pinctrl_adc0_ad2: adc0_ad2 {
./at91sam9g45.dtsi:459:					pinctrl_adc0_ad3: adc0_ad3 {
./at91sam9g45.dtsi:462:					pinctrl_adc0_ad4: adc0_ad4 {
./at91sam9g45.dtsi:465:					pinctrl_adc0_ad5: adc0_ad5 {
./at91sam9g45.dtsi:468:					pinctrl_adc0_ad6: adc0_ad6 {
./at91sam9g45.dtsi:471:					pinctrl_adc0_ad7: adc0_ad7 {
./at91sam9g45.dtsi:1022:			adc0: adc@fffb0000 {
./at91sam9g45.dtsi:1025:				compatible = "atmel,at91sam9g45-adc";
./at91sam9g45.dtsi:1028:				clocks = <&adc_clk>, <&adc_op_clk>;
./at91sam9g45.dtsi:1029:				clock-names = "adc_clk", "adc_op_clk";
./at91sam9g45.dtsi:1030:				atmel,adc-channels-used = <0xff>;
./at91sam9g45.dtsi:1031:				atmel,adc-vref = <3300>;
./at91sam9g45.dtsi:1032:				atmel,adc-startup-time = <40>;
./at91sam9g45.dtsi:1033:				atmel,adc-res = <8 10>;
./at91sam9g45.dtsi:1034:				atmel,adc-res-names = "lowres", "highres";
./at91sam9g45.dtsi:1035:				atmel,adc-use-res = "highres";
./at91sam9m10g45ek.dts:142:			adc0: adc@fffb0000 {
./at91sam9m10g45ek.dts:145:					&pinctrl_adc0_ad0
./at91sam9m10g45ek.dts:146:					&pinctrl_adc0_ad1
./at91sam9m10g45ek.dts:147:					&pinctrl_adc0_ad2
./at91sam9m10g45ek.dts:148:					&pinctrl_adc0_ad3
./at91sam9m10g45ek.dts:149:					&pinctrl_adc0_ad4
./at91sam9m10g45ek.dts:150:					&pinctrl_adc0_ad5
./at91sam9m10g45ek.dts:151:					&pinctrl_adc0_ad6
./at91sam9m10g45ek.dts:152:					&pinctrl_adc0_ad7>;
./at91sam9m10g45ek.dts:153:				atmel,adc-ts-wires = <4>;
./at91sam9n12.dtsi:329:					adc_clk: adc_clk {
./at91sam9rl.dtsi:66:		adc_op_clk: adc_op_clk{
./at91sam9rl.dtsi:252:			adc0: adc@fffd0000 {
./at91sam9rl.dtsi:255:				compatible = "atmel,at91sam9rl-adc";
./at91sam9rl.dtsi:258:				clocks = <&adc_clk>, <&adc_op_clk>;
./at91sam9rl.dtsi:259:				clock-names = "adc_clk", "adc_op_clk";
./at91sam9rl.dtsi:260:				atmel,adc-use-external-triggers;
./at91sam9rl.dtsi:261:				atmel,adc-channels-used = <0x3f>;
./at91sam9rl.dtsi:262:				atmel,adc-vref = <3300>;
./at91sam9rl.dtsi:263:				atmel,adc-startup-time = <40>;
./at91sam9rl.dtsi:264:				atmel,adc-res = <8 10>;
./at91sam9rl.dtsi:265:				atmel,adc-res-names = "lowres", "highres";
./at91sam9rl.dtsi:266:				atmel,adc-use-res = "highres";
./at91sam9rl.dtsi:404:				adc0 {
./at91sam9rl.dtsi:405:					pinctrl_adc0_ts: adc0_ts-0 {
./at91sam9rl.dtsi:413:					pinctrl_adc0_ad0: adc0_ad0-0 {
./at91sam9rl.dtsi:417:					pinctrl_adc0_ad1: adc0_ad1-0 {
./at91sam9rl.dtsi:421:					pinctrl_adc0_ad2: adc0_ad2-0 {
./at91sam9rl.dtsi:425:					pinctrl_adc0_ad3: adc0_ad3-0 {
./at91sam9rl.dtsi:429:					pinctrl_adc0_ad4: adc0_ad4-0 {
./at91sam9rl.dtsi:433:					pinctrl_adc0_ad5: adc0_ad5-0 {
./at91sam9rl.dtsi:437:					pinctrl_adc0_adtrg: adc0_adtrg-0 {
./at91sam9rl.dtsi:996:					adc_clk: adc_clk {
./at91sam9rlek.dts:134:			adc0: adc@fffd0000 {
./at91sam9rlek.dts:137:					&pinctrl_adc0_ad0
./at91sam9rlek.dts:138:					&pinctrl_adc0_ad1
./at91sam9rlek.dts:139:					&pinctrl_adc0_ad2
./at91sam9rlek.dts:140:					&pinctrl_adc0_ad3
./at91sam9rlek.dts:141:					&pinctrl_adc0_ad4
./at91sam9rlek.dts:142:					&pinctrl_adc0_ad5
./at91sam9rlek.dts:143:					&pinctrl_adc0_adtrg>;
./at91sam9rlek.dts:144:				atmel,adc-ts-wires = <4>;
./at91sam9x5.dtsi:68:		adc_op_clk: adc_op_clk{
./at91sam9x5.dtsi:339:					adc_clk: adc_clk {
./at91sam9x5.dtsi:985:			adc0: adc@f804c000 {
./at91sam9x5.dtsi:988:				compatible = "atmel,at91sam9x5-adc";
./at91sam9x5.dtsi:991:				clocks = <&adc_clk>,
./at91sam9x5.dtsi:992:					 <&adc_op_clk>;
./at91sam9x5.dtsi:993:				clock-names = "adc_clk", "adc_op_clk";
./at91sam9x5.dtsi:994:				atmel,adc-use-external-triggers;
./at91sam9x5.dtsi:995:				atmel,adc-channels-used = <0xffff>;
./at91sam9x5.dtsi:996:				atmel,adc-vref = <3300>;
./at91sam9x5.dtsi:997:				atmel,adc-startup-time = <40>;
./at91sam9x5.dtsi:998:				atmel,adc-res = <8 10>;
./at91sam9x5.dtsi:999:				atmel,adc-res-names = "lowres", "highres";
./at91sam9x5.dtsi:1000:				atmel,adc-use-res = "highres";
./at91-sama5d3_xplained.dts:145:			adc0: adc@f8018000 {
./at91-sama5d3_xplained.dts:147:					&pinctrl_adc0_adtrg
./at91-sama5d3_xplained.dts:148:					&pinctrl_adc0_ad0
./at91-sama5d3_xplained.dts:149:					&pinctrl_adc0_ad1
./at91-sama5d3_xplained.dts:150:					&pinctrl_adc0_ad2
./at91-sama5d3_xplained.dts:151:					&pinctrl_adc0_ad3
./at91-sama5d3_xplained.dts:152:					&pinctrl_adc0_ad4
./at91-sama5d3_xplained.dts:153:					&pinctrl_adc0_ad5
./at91-sama5d3_xplained.dts:154:					&pinctrl_adc0_ad6
./at91-sama5d3_xplained.dts:155:					&pinctrl_adc0_ad7
./at91-sama5d3_xplained.dts:156:					&pinctrl_adc0_ad8
./at91-sama5d3_xplained.dts:157:					&pinctrl_adc0_ad9
./at91-sama5d4ek.dts:101:			adc0: adc@fc034000 {
./at91-sama5d4ek.dts:103:				atmel,adc-vref = <3300>;
./at91-sama5d4ek.dts:104:				/*atmel,adc-ts-wires = <4>;*/	/* Set up ADC touch screen */
./at91-sama5d4ek.dts:105:				status = "okay";		/* Enable ADC IIO support */
./at91-sama5d4_xplained.dts:125:			adc0: adc@fc034000 {
./at91-sama5d4_xplained.dts:126:				atmel,adc-vref = <3300>;
./atlas7.dtsi:595:			adc: adc@10d80000 {
./atlas7.dtsi:596:				compatible = "sirf,atlas7-adc";
./bcm11351.dtsi:2: * Copyright (C) 2012-2013 Broadcom Corporation
./bcm21664.dtsi:2: * Copyright (C) 2014 Broadcom Corporation
./bcm21664-garnet.dts:2: * Copyright (C) 2014 Broadcom Corporation
./bcm28155-ap.dts:2: * Copyright (C) 2013 Broadcom Corporation
./bcm47081-asus-rt-n18u.dts:2: * Broadcom BCM470X / BCM5301X ARM platform code.
./bcm47081-buffalo-wzr-600dhp2.dts:2: * Broadcom BCM470X / BCM5301X ARM platform code.
./bcm47081-buffalo-wzr-900dhp.dts:2: * Broadcom BCM470X / BCM5301X ARM platform code.
./bcm47081.dtsi:2: * Broadcom BCM470X / BCM5301X ARM platform code.
./bcm4708-buffalo-wzr-1750dhp.dts:2: * Broadcom BCM470X / BCM5301X ARM platform code.
./bcm4708.dtsi:2: * Broadcom BCM470X / BCM5301X ARM platform code.
./bcm4708-luxul-xwc-1000.dts:2: * Broadcom BCM470X / BCM5301X ARM platform code.
./bcm4708-netgear-r6250.dts:2: * Broadcom BCM470X / BCM5301X arm platform code.
./bcm4708-netgear-r6300-v2.dts:2: * Broadcom BCM470X / BCM5301X ARM platform code.
./bcm4709-netgear-r8000.dts:2: * Broadcom BCM470X / BCM5301X ARM platform code.
./bcm5301x.dtsi:2: * Broadcom BCM470X / BCM5301X ARM platform code.
./bcm63138.dtsi:2: * Broadcom BCM63138 DSL SoCs Device Tree
./bcm63138.dtsi:12:	model = "Broadcom BCM63138 DSL SoC";
./bcm7445-bcm97445svmb.dts:5:	model = "Broadcom STB (bcm7445), SVMB reference board";
./bcm7445.dtsi:8:	model = "Broadcom STB (bcm7445)";
./bcm911360_entphn.dts:4: *  Copyright(c) 2014 Broadcom Corporation.  All rights reserved.
./bcm911360_entphn.dts:16: *    * Neither the name of Broadcom Corporation nor the names of its
./bcm911360k.dts:4: *  Copyright(c) 2014 Broadcom Corporation.  All rights reserved.
./bcm911360k.dts:16: *    * Neither the name of Broadcom Corporation nor the names of its
./bcm958300k.dts:4: *  Copyright(c) 2014 Broadcom Corporation.  All rights reserved.
./bcm958300k.dts:16: *    * Neither the name of Broadcom Corporation nor the names of its
./bcm958305k.dts:4: *  Copyright(c) 2015 Broadcom Corporation.  All rights reserved.
./bcm958305k.dts:16: *    * Neither the name of Broadcom Corporation nor the names of its
./bcm963138dvt.dts:2: * Broadcom BCM63138 Reference Board DTS
./bcm963138dvt.dts:11:	model = "Broadcom BCM963138DVT";
./bcm-cygnus-clock.dtsi:4: *  Copyright(c) 2014 Broadcom Corporation.  All rights reserved.
./bcm-cygnus-clock.dtsi:16: *    * Neither the name of Broadcom Corporation nor the names of its
./bcm-cygnus-clock.dtsi:74:	adc_clk: adc_clk {
./bcm-cygnus.dtsi:4: *  Copyright(c) 2014 Broadcom Corporation.  All rights reserved.
./bcm-cygnus.dtsi:16: *    * Neither the name of Broadcom Corporation nor the names of its
./bcm-cygnus.dtsi:40:	model = "Broadcom Cygnus SoC";
./cros-adc-thermistors.dtsi:3: * children of the IIO based ADC.
./cros-adc-thermistors.dtsi:15:&adc {
./cros-adc-thermistors.dtsi:21:		io-channels = <&adc 3>;
./cros-adc-thermistors.dtsi:28:		io-channels = <&adc 4>;
./cros-adc-thermistors.dtsi:35:		io-channels = <&adc 5>;
./cros-adc-thermistors.dtsi:42:		io-channels = <&adc 6>;
Binary file ./dra72-evm.dtb matches
./dra72-evm.dts:598:		adc-settle-ms = <40>;
Binary file ./dra72-evm-lcd-lg.dtb matches
Binary file ./dra72-evm-lcd-osd.dtb matches
./dra7.dtsi:142:					compatible = "ti,dra7-padconf",
./dra7.dtsi:314:		dra7_iodelay_core: padconf@4844a000 {
Binary file ./dra7-evm.dtb matches
./dra7-evm.dts:793:		adc-settle-ms = <40>;
Binary file ./dra7-evm-lcd-lg.dtb matches
Binary file ./dra7-evm-lcd-osd.dtb matches
./dra7xx-clocks.dtsi:946:	adc_gfclk_mux: adc_gfclk_mux {
./ea3250.dts:157:			adc@40048000 {
./efm32gg-dk3750.dts:24:		adc@40002000 {
./efm32gg.dtsi:25:		adc: adc@40002000 {
./efm32gg.dtsi:26:			compatible = "efm32,adc";
./efm32gg.dtsi:29:			clocks = <&cmu clk_HFPERCLKADC0>;
./exynos3250.dtsi:347:		adc: adc@126C0000 {
./exynos3250.dtsi:348:			compatible = "samsung,exynos3250-adc",
./exynos3250.dtsi:349:				     "samsung,exynos-adc-v2";
./exynos3250.dtsi:352:			clock-names = "adc", "sclk";
./exynos3250.dtsi:353:			clocks = <&cmu CLK_TSADC>, <&cmu CLK_SCLK_TSADC>;
./exynos3250-monk.dts:120:&adc {
./exynos3250-monk.dts:123:	assigned-clocks = <&cmu CLK_SCLK_TSADC>;
./exynos3250-monk.dts:131:		io-channels = <&adc 0>;
./exynos3250-monk.dts:139:		io-channels = <&adc 1>;
./exynos3250-rinato.dts:111:&adc {
./exynos3250-rinato.dts:114:	assigned-clocks = <&cmu CLK_SCLK_TSADC>;
./exynos3250-rinato.dts:122:		io-channels = <&adc 0>;
./exynos3250-rinato.dts:130:		io-channels = <&adc 1>;
./exynos4210-origen.dts:165:					regulator-name = "VADC_3.3V";
./exynos4210-universal_c210.dts:259:					regulator-name = "VADC_3.3V";
./exynos4412-trats2.dts:133:	adc: adc@126C0000 {
./exynos4412-trats2.dts:920:		io-channels = <&adc 1>;  /* AP temperature */
./exynos4412-trats2.dts:928:		io-channels = <&adc 2>;  /* Battery temperature */
./exynos4415.dtsi:401:		adc: adc@126C0000 {
./exynos4415.dtsi:402:			compatible = "samsung,exynos3250-adc",
./exynos4415.dtsi:403:				     "samsung,exynos-adc-v2";
./exynos4415.dtsi:406:			clock-names = "adc", "sclk";
./exynos4415.dtsi:407:			clocks = <&cmu CLK_TSADC>, <&cmu CLK_SCLK_TSADC>;
./exynos4x12.dtsi:125:	adc: adc@126C0000 {
./exynos4x12.dtsi:126:		compatible = "samsung,exynos-adc-v1";
./exynos4x12.dtsi:130:		clocks = <&clock CLK_TSADC>;
./exynos4x12.dtsi:131:		clock-names = "adc";
./exynos5250.dtsi:795:	adc: adc@12D10000 {
./exynos5250.dtsi:796:		compatible = "samsung,exynos-adc-v1";
./exynos5250.dtsi:799:		clocks = <&clock CLK_ADC>;
./exynos5250.dtsi:800:		clock-names = "adc";
./exynos5420-arndale-octa.dts:123:					regulator-name = "PVDD_ADC_1V8";
./exynos5420.dtsi:567:	adc: adc@12D10000 {
./exynos5420.dtsi:568:		compatible = "samsung,exynos-adc-v2";
./exynos5420.dtsi:571:		clocks = <&clock CLK_TSADC>;
./exynos5420.dtsi:572:		clock-names = "adc";
./exynos5420-peach-pit.dts:141:&adc {
./exynos5420-peach-pit.dts:1065:#include "cros-adc-thermistors.dtsi"
./exynos5800-peach-pi.dts:135:&adc {
./exynos5800-peach-pi.dts:1028:#include "cros-adc-thermistors.dtsi"
./imx23.dtsi:331:				interrupt-names = "audio-adc", "audio-dac", "spdif-tx", "i2c",
./imx23.dtsi:432:			lradc: lradc@80050000 {
./imx23.dtsi:433:				compatible = "fsl,imx23-lradc";
./imx23.dtsi:534:		io-channels = <&lradc 8>;
./imx23-evk.dts:93:			lradc@80050000 {
./imx23-evk.dts:95:				fsl,lradc-touchscreen-wires = <4>;
./imx23-olinuxino.dts:73:			lradc@80050000 {
./imx25.dtsi:269:				compatible = "fsl,imx25-adc", "fsl,imx21-tsc";
./imx27-apf27dev.dts:86:	adc@0 {
./imx27-phytec-phycard-s-rdk.dts:73:	adc@64 {
./imx27-phytec-phycore-som.dtsi:91:		fsl,mc13xxx-uses-adc;
./imx28-apf28dev.dts:123:			lradc@80050000 {
./imx28-apf28dev.dts:124:				fsl,lradc-touchscreen-wires = <4>;
./imx28-cfa10049.dts:236:					adc0: nau7802@2a {
./imx28-cfa10049.dts:248:					adc1: nau7802@2a {
./imx28-cfa10049.dts:260:					adc2: nau7802@2a {
./imx28-cfa10049.dts:291:			lradc@80050000 {
./imx28-cfa10049.dts:293:				fsl,lradc-touchscreen-wires = <4>;
./imx28-cfa10055.dts:125:			lradc@80050000 {
./imx28-cfa10055.dts:126:				fsl,lradc-touchscreen-wires = <4>;
./imx28-cfa10057.dts:111:			lradc@80050000 {
./imx28-cfa10057.dts:112:				fsl,lradc-touchscreen-wires = <4>;
./imx28-cfa10058.dts:84:			lradc@80050000 {
./imx28-cfa10058.dts:85:				fsl,lradc-touchscreen-wires = <4>;
./imx28.dtsi:71:			hsadc: hsadc@80002000 {
./imx28.dtsi:89:						  "hsadc", "lcdif", "empty", "empty";
./imx28.dtsi:1052:			lradc: lradc@80050000 {
./imx28.dtsi:1053:				compatible = "fsl,imx28-lradc";
./imx28.dtsi:1248:		io-channels = <&lradc 8>;
./imx28-eukrea-mbmx28lc.dtsi:189:&lradc {
./imx28-eukrea-mbmx28lc.dtsi:190:	fsl,lradc-touchscreen-wires = <4>;
./imx28-evk.dts:184:			lradc@80050000 {
./imx28-evk.dts:186:				fsl,lradc-touchscreen-wires = <4>;
./imx28-m28evk.dts:155:			lradc@80050000 {
./imx28-m28evk.dts:157:				fsl,lradc-touchscreen-wires = <4>;
./imx28-pinfunc.h:280:#define MX28_PAD_ENET0_TX_CLK__HSADC_TRIGGER		0x4051
./imx28-pinfunc.h:295:#define MX28_PAD_GPMI_RDY3__HSADC_TRIGGER		0x0172
./imx28-tx28.dts:466:&lradc {
./imx28-tx28.dts:467:	fsl,lradc-touchscreen-wires = <4>;
./imx53-m53.dtsi:71:			st,adc-freq = <1>;
./imx6qdl-phytec-pbab01.dtsi:141:	adc@64 {
./imx6sx.dtsi:1102:				vadc: vadc@02228000 {
./imx6sx.dtsi:1104:					reg-names = "vadc-vafe", "vadc-vdec";
./imx6sx.dtsi:1105:					clocks = <&clks IMX6SX_CLK_VADC>,
./imx6sx.dtsi:1107:					clock-names = "vadc", "csi";
./imx6sx.dtsi:1112:			adc1: adc@02280000 {
./imx6sx.dtsi:1113:				compatible = "fsl,imx6sx-adc", "fsl,vf610-adc";
./imx6sx.dtsi:1117:				clock-names = "adc";
./imx6sx.dtsi:1121:			adc2: adc@02284000 {
./imx6sx.dtsi:1122:				compatible = "fsl,imx6sx-adc", "fsl,vf610-adc";
./imx6sx.dtsi:1126:				clock-names = "adc";
./imx6sx-pinfunc.h:148:#define MX6SX_PAD_CSI_DATA00__VADC_DATA_4                         0x004C 0x0394 0x0000 0x8 0x0
./imx6sx-pinfunc.h:158:#define MX6SX_PAD_CSI_DATA01__VADC_DATA_5                         0x0050 0x0398 0x0000 0x8 0x0
./imx6sx-pinfunc.h:168:#define MX6SX_PAD_CSI_DATA02__VADC_DATA_6                         0x0054 0x039C 0x0000 0x8 0x0
./imx6sx-pinfunc.h:178:#define MX6SX_PAD_CSI_DATA03__VADC_DATA_7                         0x0058 0x03A0 0x0000 0x8 0x0
./imx6sx-pinfunc.h:189:#define MX6SX_PAD_CSI_DATA04__VADC_DATA_8                         0x005C 0x03A4 0x0000 0x8 0x0
./imx6sx-pinfunc.h:200:#define MX6SX_PAD_CSI_DATA05__VADC_DATA_9                         0x0060 0x03A8 0x0000 0x8 0x0
./imx6sx-pinfunc.h:210:#define MX6SX_PAD_CSI_DATA06__VADC_DATA_10                        0x0064 0x03AC 0x0000 0x8 0x0
./imx6sx-pinfunc.h:220:#define MX6SX_PAD_CSI_DATA07__VADC_DATA_11                        0x0068 0x03B0 0x0000 0x8 0x0
./imx6sx-pinfunc.h:230:#define MX6SX_PAD_CSI_HSYNC__VADC_DATA_2                          0x006C 0x03B4 0x0000 0x8 0x0
./imx6sx-pinfunc.h:241:#define MX6SX_PAD_CSI_MCLK__VADC_DATA_1                           0x0070 0x03B8 0x0000 0x8 0x0
./imx6sx-pinfunc.h:252:#define MX6SX_PAD_CSI_PIXCLK__VADC_CLK                            0x0074 0x03BC 0x0000 0x8 0x0
./imx6sx-pinfunc.h:262:#define MX6SX_PAD_CSI_VSYNC__VADC_DATA_3                          0x0078 0x03C0 0x0000 0x8 0x0
./imx6sx-pinfunc.h:370:#define MX6SX_PAD_KEY_COL0__VADC_DATA_0                           0x00A4 0x03EC 0x0000 0x8 0x0
./imx6sx-pinfunc.h:457:#define MX6SX_PAD_LCD1_CLK__VADC_TEST_0                           0x00CC 0x0414 0x0000 0x8 0x0
./imx6sx-pinfunc.h:467:#define MX6SX_PAD_LCD1_DATA00__VADC_TEST_5                        0x00D0 0x0418 0x0000 0x8 0x0
./imx6sx-pinfunc.h:477:#define MX6SX_PAD_LCD1_DATA01__VADC_TEST_6                        0x00D4 0x041C 0x0000 0x8 0x0
./imx6sx-pinfunc.h:487:#define MX6SX_PAD_LCD1_DATA02__VADC_TEST_7                        0x00D8 0x0420 0x0000 0x8 0x0
./imx6sx-pinfunc.h:497:#define MX6SX_PAD_LCD1_DATA03__VADC_TEST_8                        0x00DC 0x0424 0x0000 0x8 0x0
./imx6sx-pinfunc.h:506:#define MX6SX_PAD_LCD1_DATA04__VADC_TEST_9                        0x00E0 0x0428 0x0000 0x8 0x0
./imx6sx-pinfunc.h:515:#define MX6SX_PAD_LCD1_DATA05__VADC_TEST_10                       0x00E4 0x042C 0x0000 0x8 0x0
./imx6sx-pinfunc.h:524:#define MX6SX_PAD_LCD1_DATA06__VADC_TEST_11                       0x00E8 0x0430 0x0000 0x8 0x0
./imx6sx-pinfunc.h:533:#define MX6SX_PAD_LCD1_DATA07__VADC_TEST_12                       0x00EC 0x0434 0x0000 0x8 0x0
./imx6sx-pinfunc.h:542:#define MX6SX_PAD_LCD1_DATA08__VADC_TEST_13                       0x00F0 0x0438 0x0000 0x8 0x0
./imx6sx-pinfunc.h:551:#define MX6SX_PAD_LCD1_DATA09__VADC_TEST_14                       0x00F4 0x043C 0x0000 0x8 0x0
./imx6sx-pinfunc.h:560:#define MX6SX_PAD_LCD1_DATA10__VADC_TEST_15                       0x00F8 0x0440 0x0000 0x8 0x0
./imx6sx-pinfunc.h:569:#define MX6SX_PAD_LCD1_DATA11__VADC_TEST_16                       0x00FC 0x0444 0x0000 0x8 0x0
./imx6sx-pinfunc.h:578:#define MX6SX_PAD_LCD1_DATA12__VADC_TEST_17                       0x0100 0x0448 0x0000 0x8 0x0
./imx6sx-pinfunc.h:587:#define MX6SX_PAD_LCD1_DATA13__VADC_TEST_18                       0x0104 0x044C 0x0000 0x8 0x0
./imx6sx-pinfunc.h:596:#define MX6SX_PAD_LCD1_DATA14__VADC_TEST_19                       0x0108 0x0450 0x0000 0x8 0x0
./imx6sx-pinfunc.h:693:#define MX6SX_PAD_LCD1_ENABLE__VADC_TEST_1                        0x0130 0x0478 0x0000 0x8 0x0
./imx6sx-pinfunc.h:703:#define MX6SX_PAD_LCD1_HSYNC__VADC_TEST_2                         0x0134 0x047C 0x0000 0x8 0x0
./imx6sx-pinfunc.h:713:#define MX6SX_PAD_LCD1_RESET__VADC_TEST_4                         0x0138 0x0480 0x0000 0x8 0x0
./imx6sx-pinfunc.h:723:#define MX6SX_PAD_LCD1_VSYNC__VADC_TEST_3                         0x013C 0x0484 0x0000 0x8 0x0
./imx6sx-pinfunc.h:1201:#define MX6SX_PAD_SD1_CLK__VADC_ADC_PROC_CLK                      0x0220 0x0568 0x0000 0x8 0x0
./imx6sx-pinfunc.h:1211:#define MX6SX_PAD_SD1_CMD__VADC_EXT_SYSCLK                        0x0224 0x056C 0x0000 0x8 0x0
./imx6sx-pinfunc.h:1222:#define MX6SX_PAD_SD1_DATA0__VADC_CLAMP_UP                        0x0228 0x0570 0x0000 0x8 0x0
./imx6sx-pinfunc.h:1233:#define MX6SX_PAD_SD1_DATA1__VADC_CLAMP_DOWN                      0x022C 0x0574 0x0000 0x8 0x0
./imx6sx-pinfunc.h:1243:#define MX6SX_PAD_SD1_DATA2__VADC_EXT_PD_N                        0x0230 0x0578 0x0000 0x8 0x0
./imx6sx-pinfunc.h:1252:#define MX6SX_PAD_SD1_DATA3__VADC_RST_N                           0x0234 0x057C 0x0000 0x8 0x0
./imx6sx-pinfunc.h:1261:#define MX6SX_PAD_SD2_CLK__VADC_CLAMP_CURRENT_5                   0x0238 0x0580 0x0000 0x8 0x0
./imx6sx-pinfunc.h:1271:#define MX6SX_PAD_SD2_CMD__VADC_CLAMP_CURRENT_4                   0x023C 0x0584 0x0000 0x8 0x0
./imx6sx-pinfunc.h:1282:#define MX6SX_PAD_SD2_DATA0__VADC_CLAMP_CURRENT_0                 0x0240 0x0588 0x0000 0x8 0x0
./imx6sx-pinfunc.h:1293:#define MX6SX_PAD_SD2_DATA1__VADC_CLAMP_CURRENT_1                 0x0244 0x058C 0x0000 0x8 0x0
./imx6sx-pinfunc.h:1304:#define MX6SX_PAD_SD2_DATA2__VADC_CLAMP_CURRENT_2                 0x0248 0x0590 0x0000 0x8 0x0
./imx6sx-pinfunc.h:1315:#define MX6SX_PAD_SD2_DATA3__VADC_CLAMP_CURRENT_3                 0x024C 0x0594 0x0000 0x8 0x0
./include/dt-bindings/clock/samsung,s3c64xx-clock.h:80:#define PCLK_TSADC		62
./include/dt-bindings/clock/exynos7-clk.h:70:#define PCLK_ADCIF			12
./include/dt-bindings/clock/exynos3250.h:68:#define CLK_MOUT_TSADC			48
./include/dt-bindings/clock/exynos3250.h:106:#define CLK_DIV_TSADC_PRE		87
./include/dt-bindings/clock/exynos3250.h:107:#define CLK_DIV_TSADC			88
./include/dt-bindings/clock/exynos3250.h:196:#define CLK_TSADC			193
./include/dt-bindings/clock/exynos3250.h:241:#define CLK_SCLK_TSADC			238
./include/dt-bindings/clock/exynos5420.h:79:#define CLK_TSADC		270
./include/dt-bindings/clock/efm32-cmu.h:39:#define clk_HFPERCLKADC0	35
./include/dt-bindings/clock/exynos5250.h:108:#define CLK_ADC			303
./include/dt-bindings/clock/rk3066a-cru.h:31:#define SRST_TSADC		92
./include/dt-bindings/clock/exynos5260-clk.h:335:#define PERI_CLK_ADC					30
./include/dt-bindings/clock/exynos5260-clk.h:453:#define ISP_CLK_MTCADC					20
./include/dt-bindings/clock/alphascale,asm9260.h:59:#define CLKID_AHB_ADC0		41
./include/dt-bindings/clock/alphascale,asm9260.h:94:#define CLKID_SYS_ADCANA	73
./include/dt-bindings/clock/exynos4.h:166:#define CLK_TSADC		326
./include/dt-bindings/clock/exynos4.h:210:#define CLK_MTCADC_ISP		371 /* Exynos4x12 only */
./include/dt-bindings/clock/exynos5433.h:188:#define CLK_SCLK_ISP_MCTADC_CAM1	249
./include/dt-bindings/clock/exynos5433.h:452:#define CLK_PCLK_ADCIF			48
./include/dt-bindings/clock/exynos5433.h:1371:#define CLK_PCLK_ISP_MCTADC				84
./include/dt-bindings/clock/exynos5433.h:1392:#define CLK_SCLK_ISP_MCTADC				105
./include/dt-bindings/clock/bcm21664.h:2: * Copyright (C) 2013 Broadcom Corporation
./include/dt-bindings/clock/bcm21664.h:20: * the clock control units (CCUs) on Broadcom BCM21664 family SoCs.
./include/dt-bindings/clock/pistachio-clk.h:37:#define CLK_WIFI_ADC			43
./include/dt-bindings/clock/pistachio-clk.h:48:#define CLK_AUX_ADC_INTERNAL		54
./include/dt-bindings/clock/pistachio-clk.h:49:#define CLK_AUX_ADC			55
./include/dt-bindings/clock/pistachio-clk.h:80:#define CLK_AUX_ADC_INTERNAL_DIV	87
./include/dt-bindings/clock/pistachio-clk.h:81:#define CLK_AUX_ADC_DIV			88
./include/dt-bindings/clock/rk3288-cru.h:33:#define SCLK_TSADC		72
./include/dt-bindings/clock/rk3288-cru.h:34:#define SCLK_SARADC		73
./include/dt-bindings/clock/rk3288-cru.h:53:#define SCLK_HSADC		92
./include/dt-bindings/clock/rk3288-cru.h:141:#define PCLK_TSADC		346
./include/dt-bindings/clock/rk3288-cru.h:142:#define PCLK_SARADC		347
./include/dt-bindings/clock/rk3288-cru.h:178:#define HCLK_HSADC		460
./include/dt-bindings/clock/rk3288-cru.h:277:#define SRST_HSADC		76
./include/dt-bindings/clock/rk3288-cru.h:285:#define SRST_SARADC		87
./include/dt-bindings/clock/rk3288-cru.h:348:#define SRST_TSADC		159
./include/dt-bindings/clock/s3c2412.h:48:#define PCLK_ADC		36
./include/dt-bindings/clock/s5pv210.h:157:#define CLK_TSADC		136
./include/dt-bindings/clock/s3c2443.h:76:#define PCLK_ADC		79
./include/dt-bindings/clock/exynos4415.h:69:#define CLK_MOUT_TSADC_ISP		48
./include/dt-bindings/clock/exynos4415.h:75:#define CLK_MOUT_TSADC			54
./include/dt-bindings/clock/exynos4415.h:137:#define CLK_DIV_TSADC_PRE		121
./include/dt-bindings/clock/exynos4415.h:138:#define CLK_DIV_TSADC			122
./include/dt-bindings/clock/exynos4415.h:255:#define CLK_TSADC			260
./include/dt-bindings/clock/exynos4415.h:310:#define CLK_SCLK_TSADC			351
./include/dt-bindings/clock/s3c2410.h:40:#define PCLK_ADC		22
./include/dt-bindings/clock/imx6sx-clock.h:228:#define IMX6SX_CLK_VADC			215
./include/dt-bindings/clock/bcm281xx.h:2: * Copyright (C) 2013 Broadcom Corporation
./include/dt-bindings/clock/bcm281xx.h:20: * the clock control units (CCUs) on Broadcom BCM281XX family SoCs.
./include/dt-bindings/clock/rk3188-cru-common.h:33:#define SCLK_SARADC		71
./include/dt-bindings/clock/rk3188-cru-common.h:45:#define SCLK_HSADC		83
./include/dt-bindings/clock/rk3188-cru-common.h:83:#define PCLK_SARADC		330
./include/dt-bindings/clock/rk3188-cru-common.h:102:#define PCLK_TSADC		349
./include/dt-bindings/clock/rk3188-cru-common.h:116:#define HCLK_HSADC		459
./include/dt-bindings/clock/rk3188-cru-common.h:192:#define SRST_HSADC		76
./include/dt-bindings/clock/rk3188-cru-common.h:203:#define SRST_SARADC		87
./include/dt-bindings/clock/vf610-clock.h:146:#define VF610_CLK_VADC_SEL		133
./include/dt-bindings/clock/vf610-clock.h:147:#define VF610_CLK_VADC_EN		134
./include/dt-bindings/clock/vf610-clock.h:148:#define VF610_CLK_VADC_DIV		135
./include/dt-bindings/clock/vf610-clock.h:149:#define VF610_CLK_VADC_DIV_HALF		136
./include/dt-bindings/clock/vf610-clock.h:150:#define VF610_CLK_VADC			137
./include/dt-bindings/clock/vf610-clock.h:151:#define VF610_CLK_ADC0			138
./include/dt-bindings/clock/vf610-clock.h:152:#define VF610_CLK_ADC1			139
./include/dt-bindings/dma/jz4780-dma.h:13:#define JZ4780_DMA_SADC_RX	0x9
./include/dt-bindings/mfd/as3722.h:50:#define AS3722_IRQ_ADC			31
./include/dt-bindings/pinctrl/omap.h:54: * padconf registers instead of the offset from padconf base.
./include/dt-bindings/pinctrl/omap.h:70: * Macros to allow using the offset from the padconf physical address
./include/dt-bindings/pinctrl/omap.h:71: * instead  of the offset from padconf base.
./include/dt-bindings/pinctrl/omap.h:73:#define OMAP_PADCONF_OFFSET(offset, base_offset)	((offset) - (base_offset))
./include/dt-bindings/pinctrl/omap.h:75:#define OMAP4_IOPAD(offset, val)	OMAP_PADCONF_OFFSET((offset), 0x0040) (val)
./include/dt-bindings/pinctrl/omap.h:76:#define OMAP5_IOPAD(offset, val)	OMAP_PADCONF_OFFSET((offset), 0x0040) (val)
./include/dt-bindings/pinctrl/pinctrl-tegra-xusb.h:4:#define TEGRA_XUSB_PADCTL_PCIE 0
./include/dt-bindings/pinctrl/pinctrl-tegra-xusb.h:5:#define TEGRA_XUSB_PADCTL_SATA 1
./include/dt-bindings/iio/qcom,spmi-vadc.h:14:#ifndef _DT_BINDINGS_QCOM_SPMI_VADC_H
./include/dt-bindings/iio/qcom,spmi-vadc.h:15:#define _DT_BINDINGS_QCOM_SPMI_VADC_H
./include/dt-bindings/iio/qcom,spmi-vadc.h:17:/* Voltage ADC channels */
./include/dt-bindings/iio/qcom,spmi-vadc.h:18:#define VADC_USBIN				0x00
./include/dt-bindings/iio/qcom,spmi-vadc.h:19:#define VADC_DCIN				0x01
./include/dt-bindings/iio/qcom,spmi-vadc.h:20:#define VADC_VCHG_SNS				0x02
./include/dt-bindings/iio/qcom,spmi-vadc.h:21:#define VADC_SPARE1_03				0x03
./include/dt-bindings/iio/qcom,spmi-vadc.h:22:#define VADC_USB_ID_MV				0x04
./include/dt-bindings/iio/qcom,spmi-vadc.h:23:#define VADC_VCOIN				0x05
./include/dt-bindings/iio/qcom,spmi-vadc.h:24:#define VADC_VBAT_SNS				0x06
./include/dt-bindings/iio/qcom,spmi-vadc.h:25:#define VADC_VSYS				0x07
./include/dt-bindings/iio/qcom,spmi-vadc.h:26:#define VADC_DIE_TEMP				0x08
./include/dt-bindings/iio/qcom,spmi-vadc.h:27:#define VADC_REF_625MV				0x09
./include/dt-bindings/iio/qcom,spmi-vadc.h:28:#define VADC_REF_1250MV				0x0a
./include/dt-bindings/iio/qcom,spmi-vadc.h:29:#define VADC_CHG_TEMP				0x0b
./include/dt-bindings/iio/qcom,spmi-vadc.h:30:#define VADC_SPARE1				0x0c
./include/dt-bindings/iio/qcom,spmi-vadc.h:31:#define VADC_SPARE2				0x0d
./include/dt-bindings/iio/qcom,spmi-vadc.h:32:#define VADC_GND_REF				0x0e
./include/dt-bindings/iio/qcom,spmi-vadc.h:33:#define VADC_VDD_VADC				0x0f
./include/dt-bindings/iio/qcom,spmi-vadc.h:35:#define VADC_P_MUX1_1_1				0x10
./include/dt-bindings/iio/qcom,spmi-vadc.h:36:#define VADC_P_MUX2_1_1				0x11
./include/dt-bindings/iio/qcom,spmi-vadc.h:37:#define VADC_P_MUX3_1_1				0x12
./include/dt-bindings/iio/qcom,spmi-vadc.h:38:#define VADC_P_MUX4_1_1				0x13
./include/dt-bindings/iio/qcom,spmi-vadc.h:39:#define VADC_P_MUX5_1_1				0x14
./include/dt-bindings/iio/qcom,spmi-vadc.h:40:#define VADC_P_MUX6_1_1				0x15
./include/dt-bindings/iio/qcom,spmi-vadc.h:41:#define VADC_P_MUX7_1_1				0x16
./include/dt-bindings/iio/qcom,spmi-vadc.h:42:#define VADC_P_MUX8_1_1				0x17
./include/dt-bindings/iio/qcom,spmi-vadc.h:43:#define VADC_P_MUX9_1_1				0x18
./include/dt-bindings/iio/qcom,spmi-vadc.h:44:#define VADC_P_MUX10_1_1			0x19
./include/dt-bindings/iio/qcom,spmi-vadc.h:45:#define VADC_P_MUX11_1_1			0x1a
./include/dt-bindings/iio/qcom,spmi-vadc.h:46:#define VADC_P_MUX12_1_1			0x1b
./include/dt-bindings/iio/qcom,spmi-vadc.h:47:#define VADC_P_MUX13_1_1			0x1c
./include/dt-bindings/iio/qcom,spmi-vadc.h:48:#define VADC_P_MUX14_1_1			0x1d
./include/dt-bindings/iio/qcom,spmi-vadc.h:49:#define VADC_P_MUX15_1_1			0x1e
./include/dt-bindings/iio/qcom,spmi-vadc.h:50:#define VADC_P_MUX16_1_1			0x1f
./include/dt-bindings/iio/qcom,spmi-vadc.h:52:#define VADC_P_MUX1_1_3				0x20
./include/dt-bindings/iio/qcom,spmi-vadc.h:53:#define VADC_P_MUX2_1_3				0x21
./include/dt-bindings/iio/qcom,spmi-vadc.h:54:#define VADC_P_MUX3_1_3				0x22
./include/dt-bindings/iio/qcom,spmi-vadc.h:55:#define VADC_P_MUX4_1_3				0x23
./include/dt-bindings/iio/qcom,spmi-vadc.h:56:#define VADC_P_MUX5_1_3				0x24
./include/dt-bindings/iio/qcom,spmi-vadc.h:57:#define VADC_P_MUX6_1_3				0x25
./include/dt-bindings/iio/qcom,spmi-vadc.h:58:#define VADC_P_MUX7_1_3				0x26
./include/dt-bindings/iio/qcom,spmi-vadc.h:59:#define VADC_P_MUX8_1_3				0x27
./include/dt-bindings/iio/qcom,spmi-vadc.h:60:#define VADC_P_MUX9_1_3				0x28
./include/dt-bindings/iio/qcom,spmi-vadc.h:61:#define VADC_P_MUX10_1_3			0x29
./include/dt-bindings/iio/qcom,spmi-vadc.h:62:#define VADC_P_MUX11_1_3			0x2a
./include/dt-bindings/iio/qcom,spmi-vadc.h:63:#define VADC_P_MUX12_1_3			0x2b
./include/dt-bindings/iio/qcom,spmi-vadc.h:64:#define VADC_P_MUX13_1_3			0x2c
./include/dt-bindings/iio/qcom,spmi-vadc.h:65:#define VADC_P_MUX14_1_3			0x2d
./include/dt-bindings/iio/qcom,spmi-vadc.h:66:#define VADC_P_MUX15_1_3			0x2e
./include/dt-bindings/iio/qcom,spmi-vadc.h:67:#define VADC_P_MUX16_1_3			0x2f
./include/dt-bindings/iio/qcom,spmi-vadc.h:69:#define VADC_LR_MUX1_BAT_THERM			0x30
./include/dt-bindings/iio/qcom,spmi-vadc.h:70:#define VADC_LR_MUX2_BAT_ID			0x31
./include/dt-bindings/iio/qcom,spmi-vadc.h:71:#define VADC_LR_MUX3_XO_THERM			0x32
./include/dt-bindings/iio/qcom,spmi-vadc.h:72:#define VADC_LR_MUX4_AMUX_THM1			0x33
./include/dt-bindings/iio/qcom,spmi-vadc.h:73:#define VADC_LR_MUX5_AMUX_THM2			0x34
./include/dt-bindings/iio/qcom,spmi-vadc.h:74:#define VADC_LR_MUX6_AMUX_THM3			0x35
./include/dt-bindings/iio/qcom,spmi-vadc.h:75:#define VADC_LR_MUX7_HW_ID			0x36
./include/dt-bindings/iio/qcom,spmi-vadc.h:76:#define VADC_LR_MUX8_AMUX_THM4			0x37
./include/dt-bindings/iio/qcom,spmi-vadc.h:77:#define VADC_LR_MUX9_AMUX_THM5			0x38
./include/dt-bindings/iio/qcom,spmi-vadc.h:78:#define VADC_LR_MUX10_USB_ID			0x39
./include/dt-bindings/iio/qcom,spmi-vadc.h:79:#define VADC_AMUX_PU1				0x3a
./include/dt-bindings/iio/qcom,spmi-vadc.h:80:#define VADC_AMUX_PU2				0x3b
./include/dt-bindings/iio/qcom,spmi-vadc.h:81:#define VADC_LR_MUX3_BUF_XO_THERM		0x3c
./include/dt-bindings/iio/qcom,spmi-vadc.h:83:#define VADC_LR_MUX1_PU1_BAT_THERM		0x70
./include/dt-bindings/iio/qcom,spmi-vadc.h:84:#define VADC_LR_MUX2_PU1_BAT_ID			0x71
./include/dt-bindings/iio/qcom,spmi-vadc.h:85:#define VADC_LR_MUX3_PU1_XO_THERM		0x72
./include/dt-bindings/iio/qcom,spmi-vadc.h:86:#define VADC_LR_MUX4_PU1_AMUX_THM1		0x73
./include/dt-bindings/iio/qcom,spmi-vadc.h:87:#define VADC_LR_MUX5_PU1_AMUX_THM2		0x74
./include/dt-bindings/iio/qcom,spmi-vadc.h:88:#define VADC_LR_MUX6_PU1_AMUX_THM3		0x75
./include/dt-bindings/iio/qcom,spmi-vadc.h:89:#define VADC_LR_MUX7_PU1_AMUX_HW_ID		0x76
./include/dt-bindings/iio/qcom,spmi-vadc.h:90:#define VADC_LR_MUX8_PU1_AMUX_THM4		0x77
./include/dt-bindings/iio/qcom,spmi-vadc.h:91:#define VADC_LR_MUX9_PU1_AMUX_THM5		0x78
./include/dt-bindings/iio/qcom,spmi-vadc.h:92:#define VADC_LR_MUX10_PU1_AMUX_USB_ID		0x79
./include/dt-bindings/iio/qcom,spmi-vadc.h:93:#define VADC_LR_MUX3_BUF_PU1_XO_THERM		0x7c
./include/dt-bindings/iio/qcom,spmi-vadc.h:95:#define VADC_LR_MUX1_PU2_BAT_THERM		0xb0
./include/dt-bindings/iio/qcom,spmi-vadc.h:96:#define VADC_LR_MUX2_PU2_BAT_ID			0xb1
./include/dt-bindings/iio/qcom,spmi-vadc.h:97:#define VADC_LR_MUX3_PU2_XO_THERM		0xb2
./include/dt-bindings/iio/qcom,spmi-vadc.h:98:#define VADC_LR_MUX4_PU2_AMUX_THM1		0xb3
./include/dt-bindings/iio/qcom,spmi-vadc.h:99:#define VADC_LR_MUX5_PU2_AMUX_THM2		0xb4
./include/dt-bindings/iio/qcom,spmi-vadc.h:100:#define VADC_LR_MUX6_PU2_AMUX_THM3		0xb5
./include/dt-bindings/iio/qcom,spmi-vadc.h:101:#define VADC_LR_MUX7_PU2_AMUX_HW_ID		0xb6
./include/dt-bindings/iio/qcom,spmi-vadc.h:102:#define VADC_LR_MUX8_PU2_AMUX_THM4		0xb7
./include/dt-bindings/iio/qcom,spmi-vadc.h:103:#define VADC_LR_MUX9_PU2_AMUX_THM5		0xb8
./include/dt-bindings/iio/qcom,spmi-vadc.h:104:#define VADC_LR_MUX10_PU2_AMUX_USB_ID		0xb9
./include/dt-bindings/iio/qcom,spmi-vadc.h:105:#define VADC_LR_MUX3_BUF_PU2_XO_THERM		0xbc
./include/dt-bindings/iio/qcom,spmi-vadc.h:107:#define VADC_LR_MUX1_PU1_PU2_BAT_THERM		0xf0
./include/dt-bindings/iio/qcom,spmi-vadc.h:108:#define VADC_LR_MUX2_PU1_PU2_BAT_ID		0xf1
./include/dt-bindings/iio/qcom,spmi-vadc.h:109:#define VADC_LR_MUX3_PU1_PU2_XO_THERM		0xf2
./include/dt-bindings/iio/qcom,spmi-vadc.h:110:#define VADC_LR_MUX4_PU1_PU2_AMUX_THM1		0xf3
./include/dt-bindings/iio/qcom,spmi-vadc.h:111:#define VADC_LR_MUX5_PU1_PU2_AMUX_THM2		0xf4
./include/dt-bindings/iio/qcom,spmi-vadc.h:112:#define VADC_LR_MUX6_PU1_PU2_AMUX_THM3		0xf5
./include/dt-bindings/iio/qcom,spmi-vadc.h:113:#define VADC_LR_MUX7_PU1_PU2_AMUX_HW_ID		0xf6
./include/dt-bindings/iio/qcom,spmi-vadc.h:114:#define VADC_LR_MUX8_PU1_PU2_AMUX_THM4		0xf7
./include/dt-bindings/iio/qcom,spmi-vadc.h:115:#define VADC_LR_MUX9_PU1_PU2_AMUX_THM5		0xf8
./include/dt-bindings/iio/qcom,spmi-vadc.h:116:#define VADC_LR_MUX10_PU1_PU2_AMUX_USB_ID	0xf9
./include/dt-bindings/iio/qcom,spmi-vadc.h:117:#define VADC_LR_MUX3_BUF_PU1_PU2_XO_THERM	0xfc
./include/dt-bindings/iio/qcom,spmi-vadc.h:119:#endif /* _DT_BINDINGS_QCOM_SPMI_VADC_H */
./lpc32xx.dtsi:265:			 * TSC vs. ADC: Since those two share the same
./lpc32xx.dtsi:271:			adc@40048000 {
./lpc32xx.dtsi:272:				compatible = "nxp,lpc3220-adc";
./nspire.dtsi:105:		adc: adc@C4000000 {
./omap2420.dtsi:44:					compatible = "ti,omap2420-padconf",
./omap2430.dtsi:44:					compatible = "ti,omap2430-padconf",
./omap34xx.dtsi:33:			compatible = "ti,omap3-padconf", "pinctrl-single";
./omap36xx.dtsi:65:			compatible = "ti,omap3-padconf", "pinctrl-single";
./omap3.dtsi:104:					compatible = "ti,omap3-padconf",
./omap3.dtsi:131:					compatible = "ti,omap3-padconf",
./omap3-n900.dts:142:		io-channels = <&twl_madc 0>, <&twl_madc 4>, <&twl_madc 12>;
./omap4.dtsi:171:			omap4_padconf_core: scm@100000 {
./omap4.dtsi:172:				compatible = "ti,omap4-scm-padconf-core",
./omap4.dtsi:179:					compatible = "ti,omap4-padconf",
./omap4.dtsi:190:				omap4_padconf_global: omap4_padconf_global@5a0 {
./omap4.dtsi:200:						syscon = <&omap4_padconf_global>;
./omap4.dtsi:250:					compatible = "ti,omap4-padconf",
Binary file ./omap5-cm-t54.dtb matches
./omap5.dtsi:165:			scm_padconf_core: scm@2800 {
./omap5.dtsi:166:				compatible = "ti,omap5-scm-padconf-core",
./omap5.dtsi:173:					compatible = "ti,omap5-padconf",
./omap5.dtsi:184:				omap5_padconf_global: omap5_padconf_global@5a0 {
./omap5.dtsi:194:						syscon = <&omap5_padconf_global>;
./omap5.dtsi:271:				compatible = "ti,omap5-padconf",
Binary file ./omap5-sbc-t54.dtb matches
Binary file ./omap5-uevm.dtb matches
./pxa910-dkb.dts:142:						marvell,88pm860x-gpadc-prebias = <1>;
./pxa910-dkb.dts:143:						marvell,88pm860x-gpadc-slot-cycle = <1>;
./rk3066a-bqcurie2.dts:59:		/* VOL+ comes somehow thru the ADC */
./rk3066a-rayeager.dts:431:&saradc {
./rk3288.dtsi:209:	saradc: saradc@ff100000 {
./rk3288.dtsi:210:		compatible = "rockchip,saradc";
./rk3288.dtsi:214:		clocks = <&cru SCLK_SARADC>, <&cru PCLK_SARADC>;
./rk3288.dtsi:215:		clock-names = "saradc", "apb_pclk";
./rk3288.dtsi:385:	tsadc: tsadc@ff280000 {
./rk3288.dtsi:386:		compatible = "rockchip,rk3288-tsadc";
./rk3288.dtsi:389:		clocks = <&cru SCLK_TSADC>, <&cru PCLK_TSADC>;
./rk3288.dtsi:390:		clock-names = "tsadc", "apb_pclk";
./rk3288.dtsi:391:		resets = <&cru SRST_TSADC>;
./rk3288.dtsi:392:		reset-names = "tsadc-apb";
./rk3288.dtsi:1210:		tsadc {
./rk3288-evb.dtsi:182:&tsadc {
./rk3288-firefly.dtsi:424:&saradc {
./rk3288-thermal.dtsi:17:	thermal-sensors = <&tsadc 0>;
./rk3288-thermal.dtsi:24:	thermal-sensors = <&tsadc 1>;
./rk3288-thermal.dtsi:52:	thermal-sensors = <&tsadc 2>;
./rk3xxx.dtsi:353:	saradc: saradc@2006c000 {
./rk3xxx.dtsi:354:		compatible = "rockchip,saradc";
./rk3xxx.dtsi:358:		clocks = <&cru SCLK_SARADC>, <&cru PCLK_SARADC>;
./rk3xxx.dtsi:359:		clock-names = "saradc", "apb_pclk";
./s5pv210-aquila.dts:108:					regulator-name = "VADC_3.3V";
./s5pv210-goni.dts:119:					regulator-name = "VADC_3.3V";
./sama5d3.dtsi:75:		adc_op_clk: adc_op_clk{
./sama5d3.dtsi:295:			adc0: adc@f8018000 {
./sama5d3.dtsi:298:				compatible = "atmel,at91sam9x5-adc";
./sama5d3.dtsi:303:					&pinctrl_adc0_adtrg
./sama5d3.dtsi:304:					&pinctrl_adc0_ad0
./sama5d3.dtsi:305:					&pinctrl_adc0_ad1
./sama5d3.dtsi:306:					&pinctrl_adc0_ad2
./sama5d3.dtsi:307:					&pinctrl_adc0_ad3
./sama5d3.dtsi:308:					&pinctrl_adc0_ad4
./sama5d3.dtsi:309:					&pinctrl_adc0_ad5
./sama5d3.dtsi:310:					&pinctrl_adc0_ad6
./sama5d3.dtsi:311:					&pinctrl_adc0_ad7
./sama5d3.dtsi:312:					&pinctrl_adc0_ad8
./sama5d3.dtsi:313:					&pinctrl_adc0_ad9
./sama5d3.dtsi:314:					&pinctrl_adc0_ad10
./sama5d3.dtsi:315:					&pinctrl_adc0_ad11
./sama5d3.dtsi:317:				clocks = <&adc_clk>,
./sama5d3.dtsi:318:					 <&adc_op_clk>;
./sama5d3.dtsi:319:				clock-names = "adc_clk", "adc_op_clk";
./sama5d3.dtsi:320:				atmel,adc-channels-used = <0xfff>;
./sama5d3.dtsi:321:				atmel,adc-startup-time = <40>;
./sama5d3.dtsi:322:				atmel,adc-use-external-triggers;
./sama5d3.dtsi:323:				atmel,adc-vref = <3000>;
./sama5d3.dtsi:324:				atmel,adc-res = <10 12>;
./sama5d3.dtsi:325:				atmel,adc-res-names = "lowres", "highres";
./sama5d3.dtsi:490:				adc0 {
./sama5d3.dtsi:491:					pinctrl_adc0_adtrg: adc0_adtrg {
./sama5d3.dtsi:495:					pinctrl_adc0_ad0: adc0_ad0 {
./sama5d3.dtsi:499:					pinctrl_adc0_ad1: adc0_ad1 {
./sama5d3.dtsi:503:					pinctrl_adc0_ad2: adc0_ad2 {
./sama5d3.dtsi:507:					pinctrl_adc0_ad3: adc0_ad3 {
./sama5d3.dtsi:511:					pinctrl_adc0_ad4: adc0_ad4 {
./sama5d3.dtsi:515:					pinctrl_adc0_ad5: adc0_ad5 {
./sama5d3.dtsi:519:					pinctrl_adc0_ad6: adc0_ad6 {
./sama5d3.dtsi:523:					pinctrl_adc0_ad7: adc0_ad7 {
./sama5d3.dtsi:527:					pinctrl_adc0_ad8: adc0_ad8 {
./sama5d3.dtsi:531:					pinctrl_adc0_ad9: adc0_ad9 {
./sama5d3.dtsi:535:					pinctrl_adc0_ad10: adc0_ad10 {
./sama5d3.dtsi:539:					pinctrl_adc0_ad11: adc0_ad11 {
./sama5d3.dtsi:1186:					adc_clk: adc_clk {
./sama5d3xdm.dtsi:25:			adc0: adc@f8018000 {
./sama5d3xdm.dtsi:26:				atmel,adc-ts-wires = <4>;
./sama5d3xdm.dtsi:27:				atmel,adc-ts-pressure-threshold = <10000>;
./sama5d3xmb.dtsi:105:			adc0: adc@f8018000 {
./sama5d3xmb.dtsi:108:					&pinctrl_adc0_adtrg
./sama5d3xmb.dtsi:109:					&pinctrl_adc0_ad0
./sama5d3xmb.dtsi:110:					&pinctrl_adc0_ad1
./sama5d3xmb.dtsi:111:					&pinctrl_adc0_ad2
./sama5d3xmb.dtsi:112:					&pinctrl_adc0_ad3
./sama5d3xmb.dtsi:113:					&pinctrl_adc0_ad4
./sama5d4.dtsi:105:		adc_op_clk: adc_op_clk{
./sama5d4.dtsi:709:					adc_clk: adc_clk {
./sama5d4.dtsi:1077:			adc0: adc@fc034000 {
./sama5d4.dtsi:1078:				compatible = "atmel,at91sam9x5-adc";
./sama5d4.dtsi:1084:					&pinctrl_adc0_ad0
./sama5d4.dtsi:1085:					&pinctrl_adc0_ad1
./sama5d4.dtsi:1086:					&pinctrl_adc0_ad2
./sama5d4.dtsi:1087:					&pinctrl_adc0_ad3
./sama5d4.dtsi:1088:					&pinctrl_adc0_ad4
./sama5d4.dtsi:1090:				clocks = <&adc_clk>,
./sama5d4.dtsi:1091:					 <&adc_op_clk>;
./sama5d4.dtsi:1092:				clock-names = "adc_clk", "adc_op_clk";
./sama5d4.dtsi:1093:				atmel,adc-channels-used = <0x01f>;
./sama5d4.dtsi:1094:				atmel,adc-startup-time = <40>;
./sama5d4.dtsi:1095:				atmel,adc-use-external;
./sama5d4.dtsi:1096:				atmel,adc-vref = <3000>;
./sama5d4.dtsi:1097:				atmel,adc-res = <8 10>;
./sama5d4.dtsi:1098:				atmel,adc-sample-hold-time = <11>;
./sama5d4.dtsi:1099:				atmel,adc-res-names = "lowres", "highres";
./sama5d4.dtsi:1100:				atmel,adc-ts-pressure-threshold = <10000>;
./sama5d4.dtsi:1303:				adc0 {
./sama5d4.dtsi:1304:					pinctrl_adc0_adtrg: adc0_adtrg {
./sama5d4.dtsi:1308:					pinctrl_adc0_ad0: adc0_ad0 {
./sama5d4.dtsi:1312:					pinctrl_adc0_ad1: adc0_ad1 {
./sama5d4.dtsi:1316:					pinctrl_adc0_ad2: adc0_ad2 {
./sama5d4.dtsi:1320:					pinctrl_adc0_ad3: adc0_ad3 {
./sama5d4.dtsi:1324:					pinctrl_adc0_ad4: adc0_ad4 {
./spear1310-evb.dts:231:			adc@e0080000 {
./spear1310-evb.dts:379:						ts,adc-freq = <1>;
./spear1340-evb.dts:280:			adc@e0080000 {
./spear1340-evb.dts:490:						ts,adc-freq = <1>;
./spear13xx.dtsi:310:			adc@e0080000 {
./spear13xx.dtsi:311:				compatible = "st,spear600-adc";
./spear320-hmi.dts:264:						ts,adc-freq = <1>;
./ste-dbx5x0.dtsi:449:				ab8500-gpadc {
./ste-dbx5x0.dtsi:450:					compatible = "stericsson,ab8500-gpadc";
./ste-dbx5x0.dtsi:454:					vddadc-supply = <&ab8500_ldo_tvout_reg>;
./ste-dbx5x0.dtsi:475:					vddadc-supply	= <&ab8500_ldo_tvout_reg>;
./ste-dbx5x0.dtsi:594:					// supply for tvout; gpadc; TVOUT LDO
./sun4i-a10.dtsi:823:		lradc: lradc@01c22800 {
./sun4i-a10.dtsi:824:			compatible = "allwinner,sun4i-a10-lradc-keys";
./sun5i-a10s.dtsi:563:		lradc: lradc@01c22800 {
./sun5i-a10s.dtsi:564:			compatible = "allwinner,sun4i-a10-lradc-keys";
./sun5i-a10s-olinuxino-micro.dts:147:		lradc: lradc@01c22800 {
./sun5i-a13.dtsi:545:		lradc: lradc@01c22800 {
./sun5i-a13.dtsi:546:			compatible = "allwinner,sun4i-a10-lradc-keys";
./sun5i-a13-olinuxino.dts:113:		lradc: lradc@01c22800 {
./sun7i-a20.dtsi:1032:		lradc: lradc@01c22800 {
./sun7i-a20.dtsi:1033:			compatible = "allwinner,sun4i-a10-lradc-keys";
./sun7i-a20-olinuxino-micro.dts:111:		lradc: lradc@01c22800 {
./sun8i-a23.dtsi:413:		lradc: lradc@01c22800 {
./sun8i-a23.dtsi:414:			compatible = "allwinner,sun4i-a10-lradc-keys";
./sun8i-a23-ippo-q8h-v5.dts:90:		lradc: lradc@01c22800 {
./sun9i-a80.dtsi:297:					"apb0_lradc", "apb0_gpadc", "apb0_twd",
./tegra124.dtsi:53:		phys = <&padctl TEGRA_XUSB_PADCTL_PCIE>;
./tegra124.dtsi:623:		phys = <&padctl TEGRA_XUSB_PADCTL_SATA>;
./tegra124.dtsi:644:	padctl: padctl@0,7009f000 {
./tegra124.dtsi:645:		compatible = "nvidia,tegra124-xusb-padctl";
./tegra124.dtsi:648:		reset-names = "padctl";
./tegra124-jetson-tk1.dts:1650:	padctl@0,7009f000 {
./tegra124-jetson-tk1.dts:1651:		pinctrl-0 = <&padctl_default>;
./tegra124-jetson-tk1.dts:1654:		padctl_default: pinmux {
./tegra124-jetson-tk1-emc.dtsi:102:				nvidia,emc-xm2dqspadctrl2 = <0x0130b118>;
./tegra124-jetson-tk1-emc.dtsi:270:				nvidia,emc-xm2dqspadctrl2 = <0x0130b118>;
./tegra124-jetson-tk1-emc.dtsi:438:				nvidia,emc-xm2dqspadctrl2 = <0x0130b118>;
./tegra124-jetson-tk1-emc.dtsi:606:				nvidia,emc-xm2dqspadctrl2 = <0x0130b118>;
./tegra124-jetson-tk1-emc.dtsi:774:				nvidia,emc-xm2dqspadctrl2 = <0x0130b118>;
./tegra124-jetson-tk1-emc.dtsi:942:				nvidia,emc-xm2dqspadctrl2 = <0x0130b118>;
./tegra124-jetson-tk1-emc.dtsi:1110:				nvidia,emc-xm2dqspadctrl2 = <0x01231339>;
./tegra124-jetson-tk1-emc.dtsi:1278:				nvidia,emc-xm2dqspadctrl2 = <0x01231339>;
./tegra124-jetson-tk1-emc.dtsi:1446:				nvidia,emc-xm2dqspadctrl2 = <0x0123133d>;
./tegra124-jetson-tk1-emc.dtsi:1614:				nvidia,emc-xm2dqspadctrl2 = <0x0121113d>;
./tegra124-jetson-tk1-emc.dtsi:1782:				nvidia,emc-xm2dqspadctrl2 = <0x0120113d>;
./tegra124-jetson-tk1-emc.dtsi:1950:				nvidia,emc-xm2dqspadctrl2 = <0x0120113d>;
./tegra124-nyan-big-emc.dtsi:91:				nvidia,emc-xm2dqspadctrl2 = <0x0130b118>;
./tegra124-nyan-big-emc.dtsi:259:				nvidia,emc-xm2dqspadctrl2 = <0x0130b118>;
./tegra124-nyan-big-emc.dtsi:427:				nvidia,emc-xm2dqspadctrl2 = <0x0130b118>;
./tegra124-nyan-big-emc.dtsi:595:				nvidia,emc-xm2dqspadctrl2 = <0x0130b118>;
./tegra124-nyan-big-emc.dtsi:763:				nvidia,emc-xm2dqspadctrl2 = <0x0130b118>;
./tegra124-nyan-big-emc.dtsi:931:				nvidia,emc-xm2dqspadctrl2 = <0x0130b118>;
./tegra124-nyan-big-emc.dtsi:1099:				nvidia,emc-xm2dqspadctrl2 = <0x01231339>;
./tegra124-nyan-big-emc.dtsi:1267:				nvidia,emc-xm2dqspadctrl2 = <0x01231339>;
./tegra124-nyan-big-emc.dtsi:1435:				nvidia,emc-xm2dqspadctrl2 = <0x0121113d>;
./tegra124-nyan-big-emc.dtsi:1603:				nvidia,emc-xm2dqspadctrl2 = <0x0120113d>;
./tegra124-nyan-blaze-emc.dtsi:91:				nvidia,emc-xm2dqspadctrl2 = <0x0130b118>;
./tegra124-nyan-blaze-emc.dtsi:259:				nvidia,emc-xm2dqspadctrl2 = <0x0130b118>;
./tegra124-nyan-blaze-emc.dtsi:427:				nvidia,emc-xm2dqspadctrl2 = <0x0130b118>;
./tegra124-nyan-blaze-emc.dtsi:595:				nvidia,emc-xm2dqspadctrl2 = <0x0130b118>;
./tegra124-nyan-blaze-emc.dtsi:763:				nvidia,emc-xm2dqspadctrl2 = <0x0130b118>;
./tegra124-nyan-blaze-emc.dtsi:931:				nvidia,emc-xm2dqspadctrl2 = <0x0130b118>;
./tegra124-nyan-blaze-emc.dtsi:1099:				nvidia,emc-xm2dqspadctrl2 = <0x01231339>;
./tegra124-nyan-blaze-emc.dtsi:1267:				nvidia,emc-xm2dqspadctrl2 = <0x01231339>;
./tegra124-nyan-blaze-emc.dtsi:1435:				nvidia,emc-xm2dqspadctrl2 = <0x0121113d>;
./tegra124-nyan-blaze-emc.dtsi:1603:				nvidia,emc-xm2dqspadctrl2 = <0x0120113d>;
./tegra20-whistler.dts:498:					regulator-name = "vrtc,pmu_vccadc";
./tegra30-apalis.dtsi:548:				/* 3.25 MHz ADC clock speed */
./tegra30-apalis.dtsi:549:				st,adc-freq = <1>;
./tegra30-apalis.dtsi:559:				/* 12-bit ADC */
./tegra30-apalis.dtsi:561:				/* internal ADC reference */
./tegra30-apalis.dtsi:563:				/* ADC converstion time: 80 clocks */
./twl4030.dtsi:156:	twl_madc: madc {
./twl4030.dtsi:157:		compatible = "ti,twl4030-madc";
./vf610-pinfunc.h:61:#define VF610_PAD_PTA16__ADC1_SE0		0x018 0x000 ALT3 0x0
./vf610-pinfunc.h:69:#define VF610_PAD_PTA17__ADC1_SE1		0x01C 0x000 ALT3 0x0
./vf610-pinfunc.h:76:#define VF610_PAD_PTA18__ADC0_SE0		0x020 0x000 ALT2 0x0
./vf610-pinfunc.h:84:#define VF610_PAD_PTA19__ADC0_SE1		0x024 0x000 ALT2 0x0
./vf610-pinfunc.h:161:#define VF610_PAD_PTB0__ADC0_SE2		0x058 0x000 ALT2 0x0
./vf610-pinfunc.h:169:#define VF610_PAD_PTB1__ADC0_SE3		0x05C 0x000 ALT2 0x0
./vf610-pinfunc.h:177:#define VF610_PAD_PTB2__ADC1_SE2		0x060 0x000 ALT2 0x0
./vf610-pinfunc.h:185:#define VF610_PAD_PTB3__ADC1_SE3		0x064 0x000 ALT2 0x0
./vf610-pinfunc.h:193:#define VF610_PAD_PTB4__ADC0_SE4		0x068 0x000 ALT3 0x0
./vf610-pinfunc.h:201:#define VF610_PAD_PTB5__ADC1_SE4		0x06C 0x000 ALT3 0x0
./vf610-pinfunc.h:386:#define VF610_PAD_PTC14__ADC0_SE6		0x0EC 0x000 ALT6 0x0
./vf610-pinfunc.h:393:#define VF610_PAD_PTC15__ADC0_SE7		0x0F0 0x000 ALT6 0x0
./vf610-pinfunc.h:400:#define VF610_PAD_PTC16__ADC1_SE6		0x0F4 0x000 ALT6 0x0
./vf610-pinfunc.h:404:#define VF610_PAD_PTC17__ADC1_SE7		0x0F8 0x000 ALT3 0x0
./vf610-pinfunc.h:670:#define VF610_PAD_PTC30__ADC0_SE5		0x19C 0x000 ALT6 0x0
./vf610-pinfunc.h:675:#define VF610_PAD_PTC31__ADC1_SE5		0x1A0 0x000 ALT6 0x0
./vf610-twr.dts:89:&adc0 {
./vf610-twr.dts:91:	pinctrl-0 = <&pinctrl_adc0_ad5>;
./vf610-twr.dts:177:		pinctrl_adc0_ad5: adc0ad5grp {
./vf610-twr.dts:179:				VF610_PAD_PTC30__ADC0_SE5		0xa1
./vf-colibri.dtsi:18:&adc0 {
./vf-colibri.dtsi:22:&adc1 {
./vfxxx.dtsi:223:			adc0: adc@4003b000 {
./vfxxx.dtsi:224:				compatible = "fsl,vf610-adc";
./vfxxx.dtsi:227:				clocks = <&clks VF610_CLK_ADC0>;
./vfxxx.dtsi:228:				clock-names = "adc";
./vfxxx.dtsi:439:			adc1: adc@400bb000 {
./vfxxx.dtsi:440:				compatible = "fsl,vf610-adc";
./vfxxx.dtsi:443:				clocks = <&clks VF610_CLK_ADC1>;
./vfxxx.dtsi:444:				clock-names = "adc";
./zynq-7000.dtsi:67:		adc: adc@f8007100 {
./zynq-7000.dtsi:68:			compatible = "xlnx,zynq-xadc-1.00.a";
