I 000047 55 706           1304961012907 arhxor
(_unit VHDL (entxor 0 6 (arhxor 0 11 ))
  (_version v38)
  (_time 1304961012907 2011.05.09 20:10:12)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304961012903)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhxor 1 -1
  )
)
I 000047 55 706           1304961074603 arhxor
(_unit VHDL (entxor 0 6 (arhxor 0 11 ))
  (_version v38)
  (_time 1304961074602 2011.05.09 20:11:14)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304961012903)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhxor 1 -1
  )
)
I 000049 55 1227          1304961074645 arhfinal
(_unit VHDL (final 0 46 (arhfinal 0 52 ))
  (_version v38)
  (_time 1304961074644 2011.05.09 20:11:14)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304961013093)
    (_use )
  )
  (_object
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 48 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 48 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 49 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 49 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 61 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 62 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000047 55 706           1304961475936 arhxor
(_unit VHDL (entxor 0 6 (arhxor 0 11 ))
  (_version v38)
  (_time 1304961475935 2011.05.09 20:17:55)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304961012903)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhxor 1 -1
  )
)
I 000049 55 2788          1304961476075 arhfinal
(_unit VHDL (final 0 46 (arhfinal 0 52 ))
  (_version v38)
  (_time 1304961476075 2011.05.09 20:17:56)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304961013093)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 60 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 60 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 60 (_entity (_in ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 60 (_entity (_in ))))
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 61 (_entity (_inout ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~132 0 62 (_entity (_out ))))
      )
    )
    (entxor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 56 (_entity (_out ))))
      )
    )
  )
  (_instantiation u1 0 68 (_component registru )
    (_port
      ((clkl)(clkl))
      ((clks)(clks))
      ((mode)(mode))
      ((ser)(x))
      ((a)(u))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation u2 0 69 (_component entxor )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((y)(x))
    )
    (_use (_entity . entxor)
    )
  )
  (_object
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 48 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 48 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 49 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 49 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 61 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 62 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 65 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~134 0 66 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~134 0 66 (_architecture (_uni ))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~134 0 66 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000047 55 706           1304961516227 arhxor
(_unit VHDL (entxor 0 6 (arhxor 0 11 ))
  (_version v38)
  (_time 1304961516226 2011.05.09 20:18:36)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304961012903)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhxor 1 -1
  )
)
I 000049 55 2788          1304961516269 arhfinal
(_unit VHDL (final 0 46 (arhfinal 0 51 ))
  (_version v38)
  (_time 1304961516268 2011.05.09 20:18:36)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304961013093)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 59 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 59 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 59 (_entity (_in ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 59 (_entity (_in ))))
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 60 (_entity (_inout ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~132 0 61 (_entity (_out ))))
      )
    )
    (entxor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 54 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 54 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 55 (_entity (_out ))))
      )
    )
  )
  (_instantiation u1 0 67 (_component registru )
    (_port
      ((clkl)(clkl))
      ((clks)(clks))
      ((mode)(mode))
      ((ser)(x))
      ((a)(u))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation u2 0 68 (_component entxor )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((y)(x))
    )
    (_use (_entity . entxor)
    )
  )
  (_object
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 48 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 48 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 49 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 49 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 60 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 61 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 64 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~134 0 65 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~134 0 65 (_architecture (_uni ))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~134 0 65 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000047 55 706           1304961523838 arhxor
(_unit VHDL (entxor 0 6 (arhxor 0 11 ))
  (_version v38)
  (_time 1304961523837 2011.05.09 20:18:43)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304961012903)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhxor 1 -1
  )
)
I 000049 55 2788          1304961523894 arhfinal
(_unit VHDL (final 0 46 (arhfinal 0 50 ))
  (_version v38)
  (_time 1304961523894 2011.05.09 20:18:43)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304961013093)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 58 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 58 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 58 (_entity (_in ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 58 (_entity (_in ))))
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 59 (_entity (_inout ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~132 0 60 (_entity (_out ))))
      )
    )
    (entxor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 54 (_entity (_out ))))
      )
    )
  )
  (_instantiation u1 0 66 (_component registru )
    (_port
      ((clkl)(clkl))
      ((clks)(clks))
      ((mode)(mode))
      ((ser)(x))
      ((a)(u))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation u2 0 67 (_component entxor )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((y)(x))
    )
    (_use (_entity . entxor)
    )
  )
  (_object
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 48 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 48 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 49 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 49 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 60 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 63 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~134 0 64 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~134 0 64 (_architecture (_uni ))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~134 0 64 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000047 55 706           1304961554314 arhxor
(_unit VHDL (entxor 0 6 (arhxor 0 11 ))
  (_version v38)
  (_time 1304961554314 2011.05.09 20:19:14)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304961012903)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhxor 1 -1
  )
)
I 000049 55 2932          1304961554359 arhfinal
(_unit VHDL (final 0 46 (arhfinal 0 50 ))
  (_version v38)
  (_time 1304961554358 2011.05.09 20:19:14)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304961013093)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 58 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 58 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 58 (_entity (_in ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 58 (_entity (_in ))))
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 59 (_entity (_inout ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~132 0 60 (_entity (_out ))))
      )
    )
    (entxor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 54 (_entity (_out ))))
      )
    )
  )
  (_instantiation u1 0 66 (_component registru )
    (_port
      ((clkl)(clkl))
      ((clks)(clks))
      ((mode)(mode))
      ((ser)(x))
      ((a)(u))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation u2 0 67 (_component entxor )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((y)(x))
    )
    (_use (_entity . entxor)
    )
  )
  (_object
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 48 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 48 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 49 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 49 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 60 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 63 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~134 0 64 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~134 0 64 (_architecture (_uni ))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~134 0 64 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000047 55 706           1304961644717 arhxor
(_unit VHDL (entxor 0 6 (arhxor 0 11 ))
  (_version v38)
  (_time 1304961644716 2011.05.09 20:20:44)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304961012903)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhxor 1 -1
  )
)
I 000052 55 1310          1304961644769 arhregistru
(_unit VHDL (registru 0 17 (arhregistru 0 23 ))
  (_version v38)
  (_time 1304961644768 2011.05.09 20:20:44)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304961644766)
    (_use )
  )
  (_object
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 18 (_entity (_in )(_event))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 18 (_entity (_in )(_event))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 19 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 20 (_entity (_inout ))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(5(3))(5(2))(5(1))(5(0))(5))(_sensitivity(0)(2)(1)(4))(_read(3)(5(3))(5(2))(5(1))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhregistru 1 -1
  )
)
I 000049 55 2794          1304961644811 arhfinal
(_unit VHDL (final 0 44 (arhfinal 0 50 ))
  (_version v38)
  (_time 1304961644810 2011.05.09 20:20:44)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304961644808)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 58 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 58 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 58 (_entity (_in ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 58 (_entity (_in ))))
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 59 (_entity (_inout ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~132 0 60 (_entity (_inout ))))
      )
    )
    (entxor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 54 (_entity (_inout ))))
      )
    )
  )
  (_instantiation u1 0 66 (_component registru )
    (_port
      ((clkl)(clkl))
      ((clks)(clks))
      ((mode)(mode))
      ((ser)(x))
      ((a)(u))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation u2 0 67 (_component entxor )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((y)(x))
    )
    (_use (_entity . entxor)
    )
  )
  (_object
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 46 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 47 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 47 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 60 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 63 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~134 0 64 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~134 0 64 (_architecture (_uni ))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~134 0 64 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000047 55 706           1304961722638 arhxor
(_unit VHDL (entxor 0 6 (arhxor 0 11 ))
  (_version v38)
  (_time 1304961722638 2011.05.09 20:22:02)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304961012903)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhxor 1 -1
  )
)
I 000049 55 2794          1304961722682 arhfinal
(_unit VHDL (final 0 44 (arhfinal 0 51 ))
  (_version v38)
  (_time 1304961722681 2011.05.09 20:22:02)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304961644808)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 59 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 59 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 59 (_entity (_in ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 59 (_entity (_in ))))
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 60 (_entity (_inout ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~132 0 61 (_entity (_inout ))))
      )
    )
    (entxor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 54 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 54 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 55 (_entity (_inout ))))
      )
    )
  )
  (_instantiation u1 0 67 (_component registru )
    (_port
      ((clkl)(clkl))
      ((clks)(clks))
      ((mode)(mode))
      ((ser)(x))
      ((a)(u))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation u2 0 68 (_component entxor )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((y)(x))
    )
    (_use (_entity . entxor)
    )
  )
  (_object
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 46 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 47 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 47 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 60 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 61 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 64 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~134 0 65 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~134 0 65 (_architecture (_uni ))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~134 0 65 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000047 55 706           1304961730978 arhxor
(_unit VHDL (entxor 0 6 (arhxor 0 11 ))
  (_version v38)
  (_time 1304961730978 2011.05.09 20:22:10)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304961012903)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhxor 1 -1
  )
)
I 000049 55 2794          1304961731019 arhfinal
(_unit VHDL (final 0 44 (arhfinal 0 51 ))
  (_version v38)
  (_time 1304961731018 2011.05.09 20:22:11)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304961644808)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 59 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 59 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 59 (_entity (_in ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 59 (_entity (_in ))))
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 60 (_entity (_inout ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~132 0 61 (_entity (_inout ))))
      )
    )
    (entxor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 54 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 54 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 55 (_entity (_inout ))))
      )
    )
  )
  (_instantiation u1 0 67 (_component registru )
    (_port
      ((clkl)(clkl))
      ((clks)(clks))
      ((mode)(mode))
      ((ser)(x))
      ((a)(u))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation u2 0 68 (_component entxor )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((y)(x))
    )
    (_use (_entity . entxor)
    )
  )
  (_object
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 46 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 47 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 47 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 60 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 61 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 64 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~134 0 65 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~134 0 65 (_architecture (_uni ))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~134 0 65 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000047 55 706           1304961739543 arhxor
(_unit VHDL (entxor 0 6 (arhxor 0 11 ))
  (_version v38)
  (_time 1304961739543 2011.05.09 20:22:19)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304961012903)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhxor 1 -1
  )
)
I 000052 55 1310          1304961739580 arhregistru
(_unit VHDL (registru 0 17 (arhregistru 0 23 ))
  (_version v38)
  (_time 1304961739580 2011.05.09 20:22:19)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304961644766)
    (_use )
  )
  (_object
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 18 (_entity (_in )(_event))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 18 (_entity (_in )(_event))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 19 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 20 (_entity (_inout ))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(5(3))(5(2))(5(1))(5(0))(5))(_sensitivity(0)(2)(1)(4))(_read(3)(5(3))(5(2))(5(1))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhregistru 1 -1
  )
)
I 000049 55 2794          1304961739738 arhfinal
(_unit VHDL (final 0 44 (arhfinal 0 52 ))
  (_version v38)
  (_time 1304961739738 2011.05.09 20:22:19)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304961644808)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 60 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 60 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 60 (_entity (_in ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 60 (_entity (_in ))))
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 61 (_entity (_inout ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~132 0 62 (_entity (_inout ))))
      )
    )
    (entxor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 56 (_entity (_inout ))))
      )
    )
  )
  (_instantiation u1 0 68 (_component registru )
    (_port
      ((clkl)(clkl))
      ((clks)(clks))
      ((mode)(mode))
      ((ser)(x))
      ((a)(u))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation u2 0 69 (_component entxor )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((y)(x))
    )
    (_use (_entity . entxor)
    )
  )
  (_object
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 46 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 47 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 47 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 61 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 62 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 65 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~134 0 66 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~134 0 66 (_architecture (_uni ))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~134 0 66 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000047 55 706           1304962155619 arhxor
(_unit VHDL (entxor 0 6 (arhxor 0 11 ))
  (_version v38)
  (_time 1304962155619 2011.05.09 20:29:15)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304961012903)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhxor 1 -1
  )
)
I 000052 55 1310          1304962155668 arhregistru
(_unit VHDL (registru 0 17 (arhregistru 0 23 ))
  (_version v38)
  (_time 1304962155668 2011.05.09 20:29:15)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304961644766)
    (_use )
  )
  (_object
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 18 (_entity (_in )(_event))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 18 (_entity (_in )(_event))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 19 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 20 (_entity (_inout ))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(5(3))(5(2))(5(1))(5(0))(5))(_sensitivity(0)(2)(1)(4))(_read(3)(5(3))(5(2))(5(1))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhregistru 1 -1
  )
)
I 000049 55 2866          1304962155709 arhfinal
(_unit VHDL (final 0 46 (arhfinal 0 52 ))
  (_version v38)
  (_time 1304962155708 2011.05.09 20:29:15)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304962155706)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 60 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 60 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 60 (_entity (_in ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 60 (_entity (_in ))))
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 61 (_entity (_inout ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~132 0 62 (_entity (_inout ))))
      )
    )
    (entxor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 56 (_entity (_inout ))))
      )
    )
  )
  (_instantiation u1 0 68 (_component registru )
    (_port
      ((clkl)(clkl))
      ((clks)(clks))
      ((mode)(mode))
      ((ser)(x))
      ((a)(u))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation u2 0 69 (_component entxor )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((y)(x))
    )
    (_use (_entity . entxor)
    )
  )
  (_object
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 48 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 48 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 49 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 49 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 61 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 62 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 65 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~134 0 66 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~134 0 66 (_architecture (_uni ))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~134 0 66 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000047 55 706           1304962252779 arhxor
(_unit VHDL (entxor 0 6 (arhxor 0 11 ))
  (_version v38)
  (_time 1304962252779 2011.05.09 20:30:52)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304961012903)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhxor 1 -1
  )
)
I 000052 55 1310          1304962252820 arhregistru
(_unit VHDL (registru 0 17 (arhregistru 0 23 ))
  (_version v38)
  (_time 1304962252820 2011.05.09 20:30:52)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304961644766)
    (_use )
  )
  (_object
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 18 (_entity (_in )(_event))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 18 (_entity (_in )(_event))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 19 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 20 (_entity (_inout ))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(5(3))(5(2))(5(1))(5(0))(5))(_sensitivity(0)(2)(1)(4))(_read(3)(5(3))(5(2))(5(1))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhregistru 1 -1
  )
)
I 000049 55 2866          1304962252863 arhfinal
(_unit VHDL (final 0 46 (arhfinal 0 52 ))
  (_version v38)
  (_time 1304962252862 2011.05.09 20:30:52)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304962155706)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 60 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 60 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 60 (_entity (_in ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 60 (_entity (_in ))))
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 61 (_entity (_inout ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~132 0 62 (_entity (_inout ))))
      )
    )
    (entxor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 56 (_entity (_inout ))))
      )
    )
  )
  (_instantiation u1 0 68 (_component registru )
    (_port
      ((clkl)(clkl))
      ((clks)(clks))
      ((mode)(mode))
      ((ser)(x))
      ((a)(u))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation u2 0 69 (_component entxor )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((y)(x))
    )
    (_use (_entity . entxor)
    )
  )
  (_object
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 48 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 48 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 49 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 49 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 61 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 62 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 65 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~134 0 66 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~134 0 66 (_architecture (_uni ))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~134 0 66 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000047 55 706           1304962400943 arhxor
(_unit VHDL (entxor 0 6 (arhxor 0 11 ))
  (_version v38)
  (_time 1304962400943 2011.05.09 20:33:20)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304961012903)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhxor 1 -1
  )
)
I 000052 55 1310          1304962400993 arhregistru
(_unit VHDL (registru 0 17 (arhregistru 0 23 ))
  (_version v38)
  (_time 1304962400993 2011.05.09 20:33:20)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304961644766)
    (_use )
  )
  (_object
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 18 (_entity (_in )(_event))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 18 (_entity (_in )(_event))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 19 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 20 (_entity (_inout ))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(5(3))(5(2))(5(1))(5(0))(5))(_sensitivity(0)(2)(1)(4))(_read(3)(5(3))(5(2))(5(1))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhregistru 1 -1
  )
)
I 000049 55 2866          1304962401033 arhfinal
(_unit VHDL (final 0 46 (arhfinal 0 52 ))
  (_version v38)
  (_time 1304962401032 2011.05.09 20:33:21)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304962155706)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 60 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 60 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 60 (_entity (_in ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 60 (_entity (_in ))))
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 61 (_entity (_inout ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~132 0 62 (_entity (_inout ))))
      )
    )
    (entxor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 56 (_entity (_inout ))))
      )
    )
  )
  (_instantiation u1 0 68 (_component registru )
    (_port
      ((clkl)(clkl))
      ((clks)(clks))
      ((mode)(mode))
      ((ser)(x))
      ((a)(u))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation u2 0 69 (_component entxor )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((y)(x))
    )
    (_use (_entity . entxor)
    )
  )
  (_object
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 48 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 48 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 49 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 49 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 61 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 62 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 65 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~134 0 66 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~134 0 66 (_architecture (_uni ))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~134 0 66 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000047 55 706           1304962441108 arhxor
(_unit VHDL (entxor 0 6 (arhxor 0 11 ))
  (_version v38)
  (_time 1304962441107 2011.05.09 20:34:01)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304961012903)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhxor 1 -1
  )
)
I 000052 55 1310          1304962441144 arhregistru
(_unit VHDL (registru 0 17 (arhregistru 0 23 ))
  (_version v38)
  (_time 1304962441144 2011.05.09 20:34:01)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304961644766)
    (_use )
  )
  (_object
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 18 (_entity (_in )(_event))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 18 (_entity (_in )(_event))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 19 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 20 (_entity (_inout ))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(5(3))(5(2))(5(1))(5(0))(5))(_sensitivity(0)(2)(1)(4))(_read(3)(5(3))(5(2))(5(1))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhregistru 1 -1
  )
)
I 000049 55 2866          1304962441182 arhfinal
(_unit VHDL (final 0 46 (arhfinal 0 52 ))
  (_version v38)
  (_time 1304962441181 2011.05.09 20:34:01)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304962155706)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 60 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 60 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 60 (_entity (_in ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 60 (_entity (_in ))))
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 61 (_entity (_inout ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~132 0 62 (_entity (_inout ))))
      )
    )
    (entxor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 56 (_entity (_inout ))))
      )
    )
  )
  (_instantiation u1 0 68 (_component registru )
    (_port
      ((clkl)(clkl))
      ((clks)(clks))
      ((mode)(mode))
      ((ser)(x))
      ((a)(u))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation u2 0 69 (_component entxor )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((y)(x))
    )
    (_use (_entity . entxor)
    )
  )
  (_object
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 48 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 48 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 49 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 49 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 61 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 62 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 65 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~134 0 66 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~134 0 66 (_architecture (_uni ))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~134 0 66 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000047 55 706           1304963924873 arhxor
(_unit VHDL (entxor 0 6 (arhxor 0 11 ))
  (_version v38)
  (_time 1304963924873 2011.05.09 20:58:44)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304961012903)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhxor 1 -1
  )
)
I 000049 55 2522          1304963925058 arhfinal
(_unit VHDL (final 0 56 (arhfinal 0 62 ))
  (_version v38)
  (_time 1304963925057 2011.05.09 20:58:45)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304963925056)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 70 (_entity (_in ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 70 (_entity (_in ))))
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 71 (_entity (_inout ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~132 0 72 (_entity (_inout ))))
      )
    )
    (entxor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 66 (_entity (_inout ))))
      )
    )
  )
  (_instantiation u1 0 78 (_component registru )
    (_port
      ((mode)(mode))
      ((ser)(x))
      ((a)(u))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation u2 0 79 (_component entxor )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((y)(x))
    )
    (_use (_entity . entxor)
    )
  )
  (_object
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 57 (_entity (_in ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 57 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 58 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 59 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 71 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 72 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 75 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~134 0 76 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~134 0 76 (_architecture (_uni ))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~134 0 76 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000047 55 706           1304963932769 arhxor
(_unit VHDL (entxor 0 6 (arhxor 0 11 ))
  (_version v38)
  (_time 1304963932769 2011.05.09 20:58:52)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304961012903)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhxor 1 -1
  )
)
I 000049 55 2522          1304963932814 arhfinal
(_unit VHDL (final 0 56 (arhfinal 0 62 ))
  (_version v38)
  (_time 1304963932814 2011.05.09 20:58:52)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304963925056)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 70 (_entity (_in ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 70 (_entity (_in ))))
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 71 (_entity (_inout ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~132 0 72 (_entity (_inout ))))
      )
    )
    (entxor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 66 (_entity (_inout ))))
      )
    )
  )
  (_instantiation u1 0 78 (_component registru )
    (_port
      ((mode)(mode))
      ((ser)(x))
      ((a)(u))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation u2 0 79 (_component entxor )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((y)(x))
    )
    (_use (_entity . entxor)
    )
  )
  (_object
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 57 (_entity (_in ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 57 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 58 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 59 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 71 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 72 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 75 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~134 0 76 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~134 0 76 (_architecture (_uni ))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~134 0 76 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000047 55 706           1304963946999 arhxor
(_unit VHDL (entxor 0 6 (arhxor 0 11 ))
  (_version v38)
  (_time 1304963946999 2011.05.09 20:59:06)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304961012903)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhxor 1 -1
  )
)
I 000052 55 1403          1304963947040 arhregistru
(_unit VHDL (registru 0 17 (arhregistru 0 23 ))
  (_version v38)
  (_time 1304963947039 2011.05.09 20:59:07)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304963925050)
    (_use )
  )
  (_object
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 19 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 20 (_entity (_inout ))))
    (_signal (_internal clkl ~extSTD.STANDARD.BIT 0 24 (_architecture (_uni )(_event))))
    (_signal (_internal clks ~extSTD.STANDARD.BIT 0 24 (_architecture (_uni )(_event))))
    (_process
      (CLOCK(_architecture 0 0 26 (_process (_wait_for)(_target(4)(5)))))
      (line__34(_architecture 1 0 34 (_process (_simple)(_target(3(3))(3(2))(3(1))(3(0))(3))(_sensitivity(4)(5)(0)(2))(_read(1)(3(3))(3(2))(3(1))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhregistru 2 -1
  )
)
I 000049 55 2522          1304963947079 arhfinal
(_unit VHDL (final 0 56 (arhfinal 0 61 ))
  (_version v38)
  (_time 1304963947078 2011.05.09 20:59:07)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304963925056)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 69 (_entity (_in ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 69 (_entity (_in ))))
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 70 (_entity (_inout ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~132 0 71 (_entity (_inout ))))
      )
    )
    (entxor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 64 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 64 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 65 (_entity (_inout ))))
      )
    )
  )
  (_instantiation u1 0 77 (_component registru )
    (_port
      ((mode)(mode))
      ((ser)(x))
      ((a)(u))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation u2 0 78 (_component entxor )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((y)(x))
    )
    (_use (_entity . entxor)
    )
  )
  (_object
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 57 (_entity (_in ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 57 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 58 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 59 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 70 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 71 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 74 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~134 0 75 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~134 0 75 (_architecture (_uni ))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~134 0 75 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000047 55 706           1304963951498 arhxor
(_unit VHDL (entxor 0 6 (arhxor 0 11 ))
  (_version v38)
  (_time 1304963951498 2011.05.09 20:59:11)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304961012903)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhxor 1 -1
  )
)
I 000052 55 1403          1304963951536 arhregistru
(_unit VHDL (registru 0 17 (arhregistru 0 23 ))
  (_version v38)
  (_time 1304963951536 2011.05.09 20:59:11)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304963925050)
    (_use )
  )
  (_object
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 19 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 20 (_entity (_inout ))))
    (_signal (_internal clkl ~extSTD.STANDARD.BIT 0 24 (_architecture (_uni )(_event))))
    (_signal (_internal clks ~extSTD.STANDARD.BIT 0 24 (_architecture (_uni )(_event))))
    (_process
      (CLOCK(_architecture 0 0 26 (_process (_wait_for)(_target(4)(5)))))
      (line__34(_architecture 1 0 34 (_process (_simple)(_target(3(3))(3(2))(3(1))(3(0))(3))(_sensitivity(4)(5)(0)(2))(_read(1)(3(3))(3(2))(3(1))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhregistru 2 -1
  )
)
I 000049 55 2522          1304963951573 arhfinal
(_unit VHDL (final 0 56 (arhfinal 0 61 ))
  (_version v38)
  (_time 1304963951573 2011.05.09 20:59:11)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304963925056)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 69 (_entity (_in ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 69 (_entity (_in ))))
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 70 (_entity (_inout ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~132 0 71 (_entity (_inout ))))
      )
    )
    (entxor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 64 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 64 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 65 (_entity (_inout ))))
      )
    )
  )
  (_instantiation u1 0 77 (_component registru )
    (_port
      ((mode)(mode))
      ((ser)(x))
      ((a)(u))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation u2 0 78 (_component entxor )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((y)(x))
    )
    (_use (_entity . entxor)
    )
  )
  (_object
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 57 (_entity (_in ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 57 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 58 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 59 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 70 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 71 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 74 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~134 0 75 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~134 0 75 (_architecture (_uni ))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~134 0 75 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000047 55 706           1304963997308 arhxor
(_unit VHDL (entxor 0 6 (arhxor 0 11 ))
  (_version v38)
  (_time 1304963997308 2011.05.09 20:59:57)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304961012903)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhxor 1 -1
  )
)
I 000052 55 1403          1304963997351 arhregistru
(_unit VHDL (registru 0 17 (arhregistru 0 23 ))
  (_version v38)
  (_time 1304963997351 2011.05.09 20:59:57)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304963925050)
    (_use )
  )
  (_object
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 19 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 20 (_entity (_inout ))))
    (_signal (_internal clkl ~extSTD.STANDARD.BIT 0 24 (_architecture (_uni )(_event))))
    (_signal (_internal clks ~extSTD.STANDARD.BIT 0 24 (_architecture (_uni )(_event))))
    (_process
      (CLOCK(_architecture 0 0 26 (_process (_wait_for)(_target(4)(5)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(3(3))(3(2))(3(1))(3(0))(3))(_sensitivity(4)(5)(0)(2))(_read(1)(3(3))(3(2))(3(1))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhregistru 2 -1
  )
)
I 000049 55 2450          1304963997395 arhfinal
(_unit VHDL (final 0 54 (arhfinal 0 60 ))
  (_version v38)
  (_time 1304963997394 2011.05.09 20:59:57)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304963997392)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 68 (_entity (_in ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 68 (_entity (_in ))))
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 69 (_entity (_inout ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~132 0 70 (_entity (_inout ))))
      )
    )
    (entxor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 63 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 63 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 64 (_entity (_inout ))))
      )
    )
  )
  (_instantiation u1 0 76 (_component registru )
    (_port
      ((mode)(mode))
      ((ser)(x))
      ((a)(u))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation u2 0 77 (_component entxor )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((y)(x))
    )
    (_use (_entity . entxor)
    )
  )
  (_object
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 56 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 57 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 69 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 70 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 73 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~134 0 74 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~134 0 74 (_architecture (_uni ))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~134 0 74 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000047 55 706           1304964826217 arhxor
(_unit VHDL (entxor 0 6 (arhxor 0 11 ))
  (_version v38)
  (_time 1304964826217 2011.05.09 21:13:46)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304961012903)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhxor 1 -1
  )
)
I 000049 55 2450          1304964826417 arhfinal
(_unit VHDL (final 0 54 (arhfinal 0 59 ))
  (_version v38)
  (_time 1304964826416 2011.05.09 21:13:46)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304963997392)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 67 (_entity (_in ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 67 (_entity (_in ))))
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 68 (_entity (_inout ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~132 0 69 (_entity (_inout ))))
      )
    )
    (entxor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 62 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 62 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 63 (_entity (_inout ))))
      )
    )
  )
  (_instantiation u1 0 75 (_component registru )
    (_port
      ((mode)(mode))
      ((ser)(x))
      ((a)(u))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation u2 0 76 (_component entxor )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((y)(x))
    )
    (_use (_entity . entxor)
    )
  )
  (_object
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 56 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 57 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 68 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 69 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 72 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~134 0 73 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~134 0 73 (_architecture (_uni ))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~134 0 73 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000047 55 706           1304964868523 arhxor
(_unit VHDL (entxor 0 6 (arhxor 0 11 ))
  (_version v38)
  (_time 1304964868523 2011.05.09 21:14:28)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304961012903)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhxor 1 -1
  )
)
I 000052 55 1403          1304964868562 arhregistru
(_unit VHDL (registru 0 17 (arhregistru 0 23 ))
  (_version v38)
  (_time 1304964868561 2011.05.09 21:14:28)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304963925050)
    (_use )
  )
  (_object
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 19 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 20 (_entity (_inout ))))
    (_signal (_internal clkl ~extSTD.STANDARD.BIT 0 24 (_architecture (_uni )(_event))))
    (_signal (_internal clks ~extSTD.STANDARD.BIT 0 24 (_architecture (_uni )(_event))))
    (_process
      (CLOCK(_architecture 0 0 26 (_process (_wait_for)(_target(4)(5)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(3(3))(3(2))(3(1))(3(0))(3))(_sensitivity(4)(5)(0)(2))(_read(1)(3(3))(3(2))(3(1))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhregistru 2 -1
  )
)
I 000049 55 2450          1304964868599 arhfinal
(_unit VHDL (final 0 54 (arhfinal 0 60 ))
  (_version v38)
  (_time 1304964868599 2011.05.09 21:14:28)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304963997392)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 68 (_entity (_in ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 68 (_entity (_in ))))
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 69 (_entity (_inout ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~132 0 70 (_entity (_inout ))))
      )
    )
    (entxor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 63 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 63 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 64 (_entity (_inout ))))
      )
    )
  )
  (_instantiation u1 0 76 (_component registru )
    (_port
      ((mode)(mode))
      ((ser)(x))
      ((a)(u))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation u2 0 77 (_component entxor )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((y)(x))
    )
    (_use (_entity . entxor)
    )
  )
  (_object
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 56 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 57 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 69 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 70 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 73 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~134 0 74 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~134 0 74 (_architecture (_uni ))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~134 0 74 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000047 55 706           1305012880228 arhxor
(_unit VHDL (entxor 0 6 (arhxor 0 11 ))
  (_version v38)
  (_time 1305012880227 2011.05.10 10:34:40)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304961012903)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhxor 1 -1
  )
)
I 000052 55 1403          1305012880587 arhregistru
(_unit VHDL (registru 0 17 (arhregistru 0 23 ))
  (_version v38)
  (_time 1305012880587 2011.05.10 10:34:40)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304963925050)
    (_use )
  )
  (_object
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 19 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 20 (_entity (_inout ))))
    (_signal (_internal clkl ~extSTD.STANDARD.BIT 0 24 (_architecture (_uni )(_event))))
    (_signal (_internal clks ~extSTD.STANDARD.BIT 0 24 (_architecture (_uni )(_event))))
    (_process
      (CLOCK(_architecture 0 0 26 (_process (_wait_for)(_target(4)(5)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(3(3))(3(2))(3(1))(3(0))(3))(_sensitivity(4)(5)(0)(2))(_read(1)(3(3))(3(2))(3(1))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhregistru 2 -1
  )
)
I 000049 55 2364          1305012880626 arhfinal
(_unit VHDL (final 0 54 (arhfinal 0 60 ))
  (_version v38)
  (_time 1305012880626 2011.05.10 10:34:40)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304963997392)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 68 (_entity (_in ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 68 (_entity (_in ))))
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 69 (_entity (_inout ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~132 0 70 (_entity (_inout ))))
      )
    )
    (entxor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 63 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 63 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 64 (_entity (_inout ))))
      )
    )
  )
  (_instantiation u1 0 76 (_component registru )
    (_port
      ((mode)(mode))
      ((ser)(x))
      ((a)(u))
      ((q)(q))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation u2 0 77 (_component entxor )
    (_port
      ((a)(q(0)))
      ((b)(q(3)))
      ((y)(x))
    )
    (_use (_entity . entxor)
    )
  )
  (_object
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 56 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 57 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 69 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 70 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 73 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~134 0 74 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~134 0 74 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000047 55 706           1305012890706 arhxor
(_unit VHDL (entxor 0 6 (arhxor 0 11 ))
  (_version v38)
  (_time 1305012890706 2011.05.10 10:34:50)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304961012903)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhxor 1 -1
  )
)
I 000052 55 1403          1305012890745 arhregistru
(_unit VHDL (registru 0 17 (arhregistru 0 23 ))
  (_version v38)
  (_time 1305012890745 2011.05.10 10:34:50)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304963925050)
    (_use )
  )
  (_object
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 19 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 20 (_entity (_inout ))))
    (_signal (_internal clkl ~extSTD.STANDARD.BIT 0 24 (_architecture (_uni )(_event))))
    (_signal (_internal clks ~extSTD.STANDARD.BIT 0 24 (_architecture (_uni )(_event))))
    (_process
      (CLOCK(_architecture 0 0 26 (_process (_wait_for)(_target(4)(5)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(3(3))(3(2))(3(1))(3(0))(3))(_sensitivity(4)(5)(0)(2))(_read(1)(3(3))(3(2))(3(1))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhregistru 2 -1
  )
)
I 000049 55 2364          1305012890783 arhfinal
(_unit VHDL (final 0 54 (arhfinal 0 60 ))
  (_version v38)
  (_time 1305012890782 2011.05.10 10:34:50)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304963997392)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 68 (_entity (_in ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 68 (_entity (_in ))))
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 69 (_entity (_inout ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~132 0 70 (_entity (_inout ))))
      )
    )
    (entxor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 63 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 63 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 64 (_entity (_inout ))))
      )
    )
  )
  (_instantiation u1 0 76 (_component registru )
    (_port
      ((mode)(mode))
      ((ser)(x))
      ((a)(a))
      ((q)(q))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation u2 0 77 (_component entxor )
    (_port
      ((a)(q(0)))
      ((b)(q(3)))
      ((y)(x))
    )
    (_use (_entity . entxor)
    )
  )
  (_object
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 56 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 57 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 69 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 70 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 73 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~134 0 74 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~134 0 74 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000047 55 706           1305012904728 arhxor
(_unit VHDL (entxor 0 6 (arhxor 0 11 ))
  (_version v38)
  (_time 1305012904728 2011.05.10 10:35:04)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304961012903)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhxor 1 -1
  )
)
I 000052 55 1403          1305012904767 arhregistru
(_unit VHDL (registru 0 17 (arhregistru 0 23 ))
  (_version v38)
  (_time 1305012904767 2011.05.10 10:35:04)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304963925050)
    (_use )
  )
  (_object
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 19 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 20 (_entity (_inout ))))
    (_signal (_internal clkl ~extSTD.STANDARD.BIT 0 24 (_architecture (_uni )(_event))))
    (_signal (_internal clks ~extSTD.STANDARD.BIT 0 24 (_architecture (_uni )(_event))))
    (_process
      (CLOCK(_architecture 0 0 26 (_process (_wait_for)(_target(4)(5)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(3(3))(3(2))(3(1))(3(0))(3))(_sensitivity(4)(5)(0)(2))(_read(1)(3(3))(3(2))(3(1))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhregistru 2 -1
  )
)
I 000049 55 2167          1305012904805 arhfinal
(_unit VHDL (final 0 54 (arhfinal 0 60 ))
  (_version v38)
  (_time 1305012904804 2011.05.10 10:35:04)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304963997392)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 68 (_entity (_in ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 68 (_entity (_in ))))
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 69 (_entity (_inout ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~132 0 70 (_entity (_inout ))))
      )
    )
    (entxor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 63 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 63 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 64 (_entity (_inout ))))
      )
    )
  )
  (_instantiation u1 0 76 (_component registru )
    (_port
      ((mode)(mode))
      ((ser)(x))
      ((a)(a))
      ((q)(q))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation u2 0 77 (_component entxor )
    (_port
      ((a)(q(0)))
      ((b)(q(3)))
      ((y)(x))
    )
    (_use (_entity . entxor)
    )
  )
  (_object
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 56 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 57 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 69 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 70 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 73 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000047 55 706           1305588078628 arhxor
(_unit VHDL (entxor 0 6 (arhxor 0 11 ))
  (_version v38)
  (_time 1305588078640 2011.05.17 02:21:18)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304961012903)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhxor 1 -1
  )
)
I 000052 55 1403          1305588079065 arhregistru
(_unit VHDL (registru 0 17 (arhregistru 0 23 ))
  (_version v38)
  (_time 1305588079062 2011.05.17 02:21:19)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304963925050)
    (_use )
  )
  (_object
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 19 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 20 (_entity (_inout ))))
    (_signal (_internal clkl ~extSTD.STANDARD.BIT 0 24 (_architecture (_uni )(_event))))
    (_signal (_internal clks ~extSTD.STANDARD.BIT 0 24 (_architecture (_uni )(_event))))
    (_process
      (CLOCK(_architecture 0 0 26 (_process (_wait_for)(_target(4)(5)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(3(3))(3(2))(3(1))(3(0))(3))(_sensitivity(2)(0)(4)(5))(_read(1)(3(3))(3(2))(3(1))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhregistru 2 -1
  )
)
I 000049 55 2167          1305588079144 arhfinal
(_unit VHDL (final 0 54 (arhfinal 0 60 ))
  (_version v38)
  (_time 1305588079140 2011.05.17 02:21:19)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304963997392)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 68 (_entity (_in ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 68 (_entity (_in ))))
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 69 (_entity (_inout ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~132 0 70 (_entity (_inout ))))
      )
    )
    (entxor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 63 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 63 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 64 (_entity (_inout ))))
      )
    )
  )
  (_instantiation u1 0 76 (_component registru )
    (_port
      ((mode)(mode))
      ((ser)(x))
      ((a)(a))
      ((q)(q))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation u2 0 77 (_component entxor )
    (_port
      ((a)(q(0)))
      ((b)(q(3)))
      ((y)(x))
    )
    (_use (_entity . entxor)
    )
  )
  (_object
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 56 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 57 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 69 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 70 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 73 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000047 55 706           1305634573063 arhxor
(_unit VHDL (entxor 0 6 (arhxor 0 11 ))
  (_version v38)
  (_time 1305634573062 2011.05.17 15:16:13)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304961012903)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhxor 1 -1
  )
)
I 000052 55 1403          1305634573203 arhregistru
(_unit VHDL (registru 0 17 (arhregistru 0 23 ))
  (_version v38)
  (_time 1305634573203 2011.05.17 15:16:13)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304963925050)
    (_use )
  )
  (_object
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 19 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 20 (_entity (_inout ))))
    (_signal (_internal clkl ~extSTD.STANDARD.BIT 0 24 (_architecture (_uni )(_event))))
    (_signal (_internal clks ~extSTD.STANDARD.BIT 0 24 (_architecture (_uni )(_event))))
    (_process
      (CLOCK(_architecture 0 0 26 (_process (_wait_for)(_target(4)(5)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(3(3))(3(2))(3(1))(3(0))(3))(_sensitivity(2)(0)(4)(5))(_read(1)(3(3))(3(2))(3(1))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhregistru 2 -1
  )
)
I 000049 55 2167          1305634573254 arhfinal
(_unit VHDL (final 0 54 (arhfinal 0 60 ))
  (_version v38)
  (_time 1305634573250 2011.05.17 15:16:13)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304963997392)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 68 (_entity (_in ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 68 (_entity (_in ))))
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 69 (_entity (_inout ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~132 0 70 (_entity (_inout ))))
      )
    )
    (entxor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 63 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 63 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 64 (_entity (_inout ))))
      )
    )
  )
  (_instantiation u1 0 76 (_component registru )
    (_port
      ((mode)(mode))
      ((ser)(x))
      ((a)(a))
      ((q)(q))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation u2 0 77 (_component entxor )
    (_port
      ((a)(q(0)))
      ((b)(q(3)))
      ((y)(x))
    )
    (_use (_entity . entxor)
    )
  )
  (_object
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 56 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 57 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 69 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 70 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 73 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000047 55 706           1305634592346 arhxor
(_unit VHDL (entxor 0 6 (arhxor 0 11 ))
  (_version v38)
  (_time 1305634592343 2011.05.17 15:16:32)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304961012903)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhxor 1 -1
  )
)
I 000052 55 1403          1305634592394 arhregistru
(_unit VHDL (registru 0 17 (arhregistru 0 23 ))
  (_version v38)
  (_time 1305634592390 2011.05.17 15:16:32)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304963925050)
    (_use )
  )
  (_object
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 19 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 20 (_entity (_inout ))))
    (_signal (_internal clkl ~extSTD.STANDARD.BIT 0 24 (_architecture (_uni )(_event))))
    (_signal (_internal clks ~extSTD.STANDARD.BIT 0 24 (_architecture (_uni )(_event))))
    (_process
      (CLOCK(_architecture 0 0 26 (_process (_wait_for)(_target(4)(5)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(3(3))(3(2))(3(1))(3(0))(3))(_sensitivity(2)(0)(4)(5))(_read(1)(3(3))(3(2))(3(1))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhregistru 2 -1
  )
)
V 000047 55 706           1305634605704 arhxor
(_unit VHDL (entxor 0 6 (arhxor 0 11 ))
  (_version v38)
  (_time 1305634605703 2011.05.17 15:16:45)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304961012903)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhxor 1 -1
  )
)
V 000052 55 1403          1305634605751 arhregistru
(_unit VHDL (registru 0 17 (arhregistru 0 23 ))
  (_version v38)
  (_time 1305634605750 2011.05.17 15:16:45)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304963925050)
    (_use )
  )
  (_object
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 19 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 20 (_entity (_inout ))))
    (_signal (_internal clkl ~extSTD.STANDARD.BIT 0 24 (_architecture (_uni )(_event))))
    (_signal (_internal clks ~extSTD.STANDARD.BIT 0 24 (_architecture (_uni )(_event))))
    (_process
      (CLOCK(_architecture 0 0 26 (_process (_wait_for)(_target(4)(5)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(3(3))(3(2))(3(1))(3(0))(3))(_sensitivity(2)(0)(4)(5))(_read(1)(3(3))(3(2))(3(1))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhregistru 2 -1
  )
)
V 000049 55 2167          1305634605799 arhfinal
(_unit VHDL (final 0 54 (arhfinal 0 60 ))
  (_version v38)
  (_time 1305634605796 2011.05.17 15:16:45)
  (_source (\./src/pseudo.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304963997392)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 68 (_entity (_in ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 68 (_entity (_in ))))
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 69 (_entity (_inout ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~132 0 70 (_entity (_inout ))))
      )
    )
    (entxor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 63 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 63 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 64 (_entity (_inout ))))
      )
    )
  )
  (_instantiation u1 0 76 (_component registru )
    (_port
      ((mode)(mode))
      ((ser)(x))
      ((a)(a))
      ((q)(q))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation u2 0 77 (_component entxor )
    (_port
      ((a)(q(0)))
      ((b)(q(3)))
      ((y)(x))
    )
    (_use (_entity . entxor)
    )
  )
  (_object
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 56 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 57 (_entity (_inout ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 69 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~132 0 70 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 73 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
