Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr 18 00:06:05 2022
| Host         : Zjh-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Basys3_Top_timing_summary_routed.rpt -pb Basys3_Top_timing_summary_routed.pb -rpx Basys3_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_alu_op_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_alu_op_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_alu_op_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_alu_op_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_alu_op_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_alu_op_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_alu_op_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_alu_op_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_alu_op_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_alu_op_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_alu_op_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_imm_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_imm_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_imm_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_imm_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_imm_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_imm_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_imm_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_imm_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_pc_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_pc_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_pc_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_pc_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_pc_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_pc_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rs_value_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rs_value_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rs_value_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rs_value_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rs_value_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rs_value_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_rt_value_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_src1_is_pc_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_src1_is_sa_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/es_src2_is_imm_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.610        0.000                      0                 1409        0.051        0.000                      0                 1409        8.750        0.000                       0                   504  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.610        0.000                      0                 1409        0.051        0.000                      0                 1409        8.750        0.000                       0                   504  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 cpu/es_src1_is_pc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/inst_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.296ns  (logic 4.225ns (31.777%)  route 9.071ns (68.223%))
  Logic Levels:           20  (CARRY4=10 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 24.776 - 20.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.546     5.067    cpu/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  cpu/es_src1_is_pc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  cpu/es_src1_is_pc_reg/Q
                         net (fo=135, routed)         1.754     7.277    cpu/u_alu/es_src2_is_8
    SLICE_X35Y55         LUT3 (Prop_lut3_I0_O)        0.124     7.401 r  cpu/u_alu/ms_alu_result[31]_i_40/O
                         net (fo=9, routed)           0.806     8.208    cpu/u_alu/es_imm_reg[7]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.332 r  cpu/u_alu/ms_alu_result[7]_i_11/O
                         net (fo=1, routed)           0.000     8.332    cpu/u_alu_n_36
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.733 r  cpu/ms_alu_result_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.733    cpu/ms_alu_result_reg[7]_i_10_n_1
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.847 r  cpu/ms_alu_result_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.847    cpu/ms_alu_result_reg[11]_i_17_n_1
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.961 r  cpu/ms_alu_result_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.961    cpu/ms_alu_result_reg[15]_i_12_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.075 r  cpu/ms_alu_result_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.075    cpu/ms_alu_result_reg[19]_i_12_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.189 r  cpu/ms_alu_result_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.189    cpu/ms_alu_result_reg[23]_i_12_n_1
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.303 r  cpu/ms_alu_result_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.303    cpu/ms_alu_result_reg[31]_i_32_n_1
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.616 r  cpu/ms_alu_result_reg[31]_i_20/O[3]
                         net (fo=2, routed)           0.444    10.060    cpu/ms_alu_result_reg[31]_i_20_n_5
    SLICE_X39Y65         LUT5 (Prop_lut5_I4_O)        0.306    10.366 f  cpu/ms_alu_result[0]_i_11/O
                         net (fo=2, routed)           1.176    11.542    cpu/ms_alu_result[0]_i_11_n_1
    SLICE_X39Y56         LUT6 (Prop_lut6_I1_O)        0.124    11.666 r  cpu/es_rt_value[0]_i_2/O
                         net (fo=2, routed)           0.442    12.108    cpu/u_regfile/es_rt_value_reg[0]_2
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.232 r  cpu/u_regfile/es_rs_value[0]_i_1/O
                         net (fo=3, routed)           0.654    12.886    cpu/u_regfile/es_gr_we_reg[0]
    SLICE_X35Y60         LUT6 (Prop_lut6_I2_O)        0.124    13.010 r  cpu/u_regfile/rs_eq_rt_carry_i_4/O
                         net (fo=1, routed)           0.000    13.010    cpu/u_regfile_n_68
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.542 r  cpu/rs_eq_rt_carry/CO[3]
                         net (fo=1, routed)           0.000    13.542    cpu/rs_eq_rt_carry_n_1
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.656 r  cpu/rs_eq_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.656    cpu/rs_eq_rt_carry__0_n_1
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.884 r  cpu/rs_eq_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.736    14.620    cpu/rs_eq_rt
    SLICE_X43Y64         LUT6 (Prop_lut6_I3_O)        0.313    14.933 r  cpu/fs_pc[30]_i_4/O
                         net (fo=46, routed)          0.602    15.535    cpu/u_regfile/fs_pc_reg[30]_2
    SLICE_X45Y59         LUT6 (Prop_lut6_I4_O)        0.124    15.659 f  cpu/u_regfile/fs_pc[8]_i_1/O
                         net (fo=3, routed)           1.032    16.691    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.124    16.815 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1/O
                         net (fo=16, routed)          0.755    17.570    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I3_O)        0.124    17.694 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[12]_INST_0/O
                         net (fo=2, routed)           0.668    18.363    cpu/inst_reg[31]_0[14]
    SLICE_X46Y61         FDRE                                         r  cpu/inst_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.435    24.776    cpu/clk_IBUF_BUFG
    SLICE_X46Y61         FDRE                                         r  cpu/inst_reg[14]/C
                         clock pessimism              0.258    25.034    
                         clock uncertainty           -0.035    24.999    
    SLICE_X46Y61         FDRE (Setup_fdre_C_D)       -0.026    24.973    cpu/inst_reg[14]
  -------------------------------------------------------------------
                         required time                         24.973    
                         arrival time                         -18.363    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.623ns  (required time - arrival time)
  Source:                 cpu/es_src1_is_pc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/inst_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.285ns  (logic 4.225ns (31.803%)  route 9.060ns (68.197%))
  Logic Levels:           20  (CARRY4=10 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 24.776 - 20.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.546     5.067    cpu/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  cpu/es_src1_is_pc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  cpu/es_src1_is_pc_reg/Q
                         net (fo=135, routed)         1.754     7.277    cpu/u_alu/es_src2_is_8
    SLICE_X35Y55         LUT3 (Prop_lut3_I0_O)        0.124     7.401 r  cpu/u_alu/ms_alu_result[31]_i_40/O
                         net (fo=9, routed)           0.806     8.208    cpu/u_alu/es_imm_reg[7]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.332 r  cpu/u_alu/ms_alu_result[7]_i_11/O
                         net (fo=1, routed)           0.000     8.332    cpu/u_alu_n_36
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.733 r  cpu/ms_alu_result_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.733    cpu/ms_alu_result_reg[7]_i_10_n_1
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.847 r  cpu/ms_alu_result_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.847    cpu/ms_alu_result_reg[11]_i_17_n_1
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.961 r  cpu/ms_alu_result_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.961    cpu/ms_alu_result_reg[15]_i_12_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.075 r  cpu/ms_alu_result_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.075    cpu/ms_alu_result_reg[19]_i_12_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.189 r  cpu/ms_alu_result_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.189    cpu/ms_alu_result_reg[23]_i_12_n_1
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.303 r  cpu/ms_alu_result_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.303    cpu/ms_alu_result_reg[31]_i_32_n_1
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.616 r  cpu/ms_alu_result_reg[31]_i_20/O[3]
                         net (fo=2, routed)           0.444    10.060    cpu/ms_alu_result_reg[31]_i_20_n_5
    SLICE_X39Y65         LUT5 (Prop_lut5_I4_O)        0.306    10.366 f  cpu/ms_alu_result[0]_i_11/O
                         net (fo=2, routed)           1.176    11.542    cpu/ms_alu_result[0]_i_11_n_1
    SLICE_X39Y56         LUT6 (Prop_lut6_I1_O)        0.124    11.666 r  cpu/es_rt_value[0]_i_2/O
                         net (fo=2, routed)           0.442    12.108    cpu/u_regfile/es_rt_value_reg[0]_2
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.232 r  cpu/u_regfile/es_rs_value[0]_i_1/O
                         net (fo=3, routed)           0.654    12.886    cpu/u_regfile/es_gr_we_reg[0]
    SLICE_X35Y60         LUT6 (Prop_lut6_I2_O)        0.124    13.010 r  cpu/u_regfile/rs_eq_rt_carry_i_4/O
                         net (fo=1, routed)           0.000    13.010    cpu/u_regfile_n_68
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.542 r  cpu/rs_eq_rt_carry/CO[3]
                         net (fo=1, routed)           0.000    13.542    cpu/rs_eq_rt_carry_n_1
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.656 r  cpu/rs_eq_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.656    cpu/rs_eq_rt_carry__0_n_1
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.884 r  cpu/rs_eq_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.736    14.620    cpu/rs_eq_rt
    SLICE_X43Y64         LUT6 (Prop_lut6_I3_O)        0.313    14.933 r  cpu/fs_pc[30]_i_4/O
                         net (fo=46, routed)          0.602    15.535    cpu/u_regfile/fs_pc_reg[30]_2
    SLICE_X45Y59         LUT6 (Prop_lut6_I4_O)        0.124    15.659 f  cpu/u_regfile/fs_pc[8]_i_1/O
                         net (fo=3, routed)           1.032    16.691    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.124    16.815 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1/O
                         net (fo=16, routed)          0.755    17.570    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I3_O)        0.124    17.694 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[12]_INST_0/O
                         net (fo=2, routed)           0.657    18.352    cpu/inst_reg[31]_0[12]
    SLICE_X46Y61         FDRE                                         r  cpu/inst_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.435    24.776    cpu/clk_IBUF_BUFG
    SLICE_X46Y61         FDRE                                         r  cpu/inst_reg[12]/C
                         clock pessimism              0.258    25.034    
                         clock uncertainty           -0.035    24.999    
    SLICE_X46Y61         FDRE (Setup_fdre_C_D)       -0.024    24.975    cpu/inst_reg[12]
  -------------------------------------------------------------------
                         required time                         24.975    
                         arrival time                         -18.352    
  -------------------------------------------------------------------
                         slack                                  6.623    

Slack (MET) :             7.198ns  (required time - arrival time)
  Source:                 cpu/es_src1_is_pc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/inst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.769ns  (logic 4.225ns (33.087%)  route 8.544ns (66.913%))
  Logic Levels:           20  (CARRY4=10 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 24.781 - 20.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.546     5.067    cpu/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  cpu/es_src1_is_pc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  cpu/es_src1_is_pc_reg/Q
                         net (fo=135, routed)         1.754     7.277    cpu/u_alu/es_src2_is_8
    SLICE_X35Y55         LUT3 (Prop_lut3_I0_O)        0.124     7.401 r  cpu/u_alu/ms_alu_result[31]_i_40/O
                         net (fo=9, routed)           0.806     8.208    cpu/u_alu/es_imm_reg[7]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.332 r  cpu/u_alu/ms_alu_result[7]_i_11/O
                         net (fo=1, routed)           0.000     8.332    cpu/u_alu_n_36
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.733 r  cpu/ms_alu_result_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.733    cpu/ms_alu_result_reg[7]_i_10_n_1
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.847 r  cpu/ms_alu_result_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.847    cpu/ms_alu_result_reg[11]_i_17_n_1
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.961 r  cpu/ms_alu_result_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.961    cpu/ms_alu_result_reg[15]_i_12_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.075 r  cpu/ms_alu_result_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.075    cpu/ms_alu_result_reg[19]_i_12_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.189 r  cpu/ms_alu_result_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.189    cpu/ms_alu_result_reg[23]_i_12_n_1
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.303 r  cpu/ms_alu_result_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.303    cpu/ms_alu_result_reg[31]_i_32_n_1
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.616 r  cpu/ms_alu_result_reg[31]_i_20/O[3]
                         net (fo=2, routed)           0.444    10.060    cpu/ms_alu_result_reg[31]_i_20_n_5
    SLICE_X39Y65         LUT5 (Prop_lut5_I4_O)        0.306    10.366 f  cpu/ms_alu_result[0]_i_11/O
                         net (fo=2, routed)           1.176    11.542    cpu/ms_alu_result[0]_i_11_n_1
    SLICE_X39Y56         LUT6 (Prop_lut6_I1_O)        0.124    11.666 r  cpu/es_rt_value[0]_i_2/O
                         net (fo=2, routed)           0.442    12.108    cpu/u_regfile/es_rt_value_reg[0]_2
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.232 r  cpu/u_regfile/es_rs_value[0]_i_1/O
                         net (fo=3, routed)           0.654    12.886    cpu/u_regfile/es_gr_we_reg[0]
    SLICE_X35Y60         LUT6 (Prop_lut6_I2_O)        0.124    13.010 r  cpu/u_regfile/rs_eq_rt_carry_i_4/O
                         net (fo=1, routed)           0.000    13.010    cpu/u_regfile_n_68
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.542 r  cpu/rs_eq_rt_carry/CO[3]
                         net (fo=1, routed)           0.000    13.542    cpu/rs_eq_rt_carry_n_1
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.656 r  cpu/rs_eq_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.656    cpu/rs_eq_rt_carry__0_n_1
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.884 r  cpu/rs_eq_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.736    14.620    cpu/rs_eq_rt
    SLICE_X43Y64         LUT6 (Prop_lut6_I3_O)        0.313    14.933 r  cpu/fs_pc[30]_i_4/O
                         net (fo=46, routed)          0.602    15.535    cpu/u_regfile/fs_pc_reg[30]_2
    SLICE_X45Y59         LUT6 (Prop_lut6_I4_O)        0.124    15.659 f  cpu/u_regfile/fs_pc[8]_i_1/O
                         net (fo=3, routed)           1.032    16.691    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.124    16.815 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1/O
                         net (fo=16, routed)          0.897    17.712    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I3_O)        0.124    17.836 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=1, routed)           0.000    17.836    cpu/inst_reg[31]_0[2]
    SLICE_X48Y58         FDRE                                         r  cpu/inst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.440    24.781    cpu/clk_IBUF_BUFG
    SLICE_X48Y58         FDRE                                         r  cpu/inst_reg[2]/C
                         clock pessimism              0.258    25.039    
                         clock uncertainty           -0.035    25.004    
    SLICE_X48Y58         FDRE (Setup_fdre_C_D)        0.031    25.035    cpu/inst_reg[2]
  -------------------------------------------------------------------
                         required time                         25.035    
                         arrival time                         -17.836    
  -------------------------------------------------------------------
                         slack                                  7.198    

Slack (MET) :             7.204ns  (required time - arrival time)
  Source:                 cpu/es_src1_is_pc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/inst_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.765ns  (logic 4.225ns (33.099%)  route 8.540ns (66.901%))
  Logic Levels:           20  (CARRY4=10 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 24.781 - 20.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.546     5.067    cpu/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  cpu/es_src1_is_pc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  cpu/es_src1_is_pc_reg/Q
                         net (fo=135, routed)         1.754     7.277    cpu/u_alu/es_src2_is_8
    SLICE_X35Y55         LUT3 (Prop_lut3_I0_O)        0.124     7.401 r  cpu/u_alu/ms_alu_result[31]_i_40/O
                         net (fo=9, routed)           0.806     8.208    cpu/u_alu/es_imm_reg[7]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.332 r  cpu/u_alu/ms_alu_result[7]_i_11/O
                         net (fo=1, routed)           0.000     8.332    cpu/u_alu_n_36
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.733 r  cpu/ms_alu_result_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.733    cpu/ms_alu_result_reg[7]_i_10_n_1
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.847 r  cpu/ms_alu_result_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.847    cpu/ms_alu_result_reg[11]_i_17_n_1
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.961 r  cpu/ms_alu_result_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.961    cpu/ms_alu_result_reg[15]_i_12_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.075 r  cpu/ms_alu_result_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.075    cpu/ms_alu_result_reg[19]_i_12_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.189 r  cpu/ms_alu_result_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.189    cpu/ms_alu_result_reg[23]_i_12_n_1
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.303 r  cpu/ms_alu_result_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.303    cpu/ms_alu_result_reg[31]_i_32_n_1
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.616 r  cpu/ms_alu_result_reg[31]_i_20/O[3]
                         net (fo=2, routed)           0.444    10.060    cpu/ms_alu_result_reg[31]_i_20_n_5
    SLICE_X39Y65         LUT5 (Prop_lut5_I4_O)        0.306    10.366 f  cpu/ms_alu_result[0]_i_11/O
                         net (fo=2, routed)           1.176    11.542    cpu/ms_alu_result[0]_i_11_n_1
    SLICE_X39Y56         LUT6 (Prop_lut6_I1_O)        0.124    11.666 r  cpu/es_rt_value[0]_i_2/O
                         net (fo=2, routed)           0.442    12.108    cpu/u_regfile/es_rt_value_reg[0]_2
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.232 r  cpu/u_regfile/es_rs_value[0]_i_1/O
                         net (fo=3, routed)           0.654    12.886    cpu/u_regfile/es_gr_we_reg[0]
    SLICE_X35Y60         LUT6 (Prop_lut6_I2_O)        0.124    13.010 r  cpu/u_regfile/rs_eq_rt_carry_i_4/O
                         net (fo=1, routed)           0.000    13.010    cpu/u_regfile_n_68
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.542 r  cpu/rs_eq_rt_carry/CO[3]
                         net (fo=1, routed)           0.000    13.542    cpu/rs_eq_rt_carry_n_1
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.656 r  cpu/rs_eq_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.656    cpu/rs_eq_rt_carry__0_n_1
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.884 r  cpu/rs_eq_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.736    14.620    cpu/rs_eq_rt
    SLICE_X43Y64         LUT6 (Prop_lut6_I3_O)        0.313    14.933 r  cpu/fs_pc[30]_i_4/O
                         net (fo=46, routed)          0.602    15.535    cpu/u_regfile/fs_pc_reg[30]_2
    SLICE_X45Y59         LUT6 (Prop_lut6_I4_O)        0.124    15.659 f  cpu/u_regfile/fs_pc[8]_i_1/O
                         net (fo=3, routed)           1.032    16.691    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.124    16.815 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1/O
                         net (fo=16, routed)          0.892    17.708    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I3_O)        0.124    17.832 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0/O
                         net (fo=1, routed)           0.000    17.832    cpu/inst_reg[31]_0[31]
    SLICE_X48Y58         FDRE                                         r  cpu/inst_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.440    24.781    cpu/clk_IBUF_BUFG
    SLICE_X48Y58         FDRE                                         r  cpu/inst_reg[31]/C
                         clock pessimism              0.258    25.039    
                         clock uncertainty           -0.035    25.004    
    SLICE_X48Y58         FDRE (Setup_fdre_C_D)        0.032    25.036    cpu/inst_reg[31]
  -------------------------------------------------------------------
                         required time                         25.036    
                         arrival time                         -17.832    
  -------------------------------------------------------------------
                         slack                                  7.204    

Slack (MET) :             7.322ns  (required time - arrival time)
  Source:                 cpu/es_src1_is_pc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/inst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.643ns  (logic 4.225ns (33.418%)  route 8.418ns (66.582%))
  Logic Levels:           20  (CARRY4=10 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 24.778 - 20.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.546     5.067    cpu/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  cpu/es_src1_is_pc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  cpu/es_src1_is_pc_reg/Q
                         net (fo=135, routed)         1.754     7.277    cpu/u_alu/es_src2_is_8
    SLICE_X35Y55         LUT3 (Prop_lut3_I0_O)        0.124     7.401 r  cpu/u_alu/ms_alu_result[31]_i_40/O
                         net (fo=9, routed)           0.806     8.208    cpu/u_alu/es_imm_reg[7]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.332 r  cpu/u_alu/ms_alu_result[7]_i_11/O
                         net (fo=1, routed)           0.000     8.332    cpu/u_alu_n_36
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.733 r  cpu/ms_alu_result_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.733    cpu/ms_alu_result_reg[7]_i_10_n_1
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.847 r  cpu/ms_alu_result_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.847    cpu/ms_alu_result_reg[11]_i_17_n_1
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.961 r  cpu/ms_alu_result_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.961    cpu/ms_alu_result_reg[15]_i_12_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.075 r  cpu/ms_alu_result_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.075    cpu/ms_alu_result_reg[19]_i_12_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.189 r  cpu/ms_alu_result_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.189    cpu/ms_alu_result_reg[23]_i_12_n_1
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.303 r  cpu/ms_alu_result_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.303    cpu/ms_alu_result_reg[31]_i_32_n_1
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.616 r  cpu/ms_alu_result_reg[31]_i_20/O[3]
                         net (fo=2, routed)           0.444    10.060    cpu/ms_alu_result_reg[31]_i_20_n_5
    SLICE_X39Y65         LUT5 (Prop_lut5_I4_O)        0.306    10.366 f  cpu/ms_alu_result[0]_i_11/O
                         net (fo=2, routed)           1.176    11.542    cpu/ms_alu_result[0]_i_11_n_1
    SLICE_X39Y56         LUT6 (Prop_lut6_I1_O)        0.124    11.666 r  cpu/es_rt_value[0]_i_2/O
                         net (fo=2, routed)           0.442    12.108    cpu/u_regfile/es_rt_value_reg[0]_2
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.232 r  cpu/u_regfile/es_rs_value[0]_i_1/O
                         net (fo=3, routed)           0.654    12.886    cpu/u_regfile/es_gr_we_reg[0]
    SLICE_X35Y60         LUT6 (Prop_lut6_I2_O)        0.124    13.010 r  cpu/u_regfile/rs_eq_rt_carry_i_4/O
                         net (fo=1, routed)           0.000    13.010    cpu/u_regfile_n_68
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.542 r  cpu/rs_eq_rt_carry/CO[3]
                         net (fo=1, routed)           0.000    13.542    cpu/rs_eq_rt_carry_n_1
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.656 r  cpu/rs_eq_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.656    cpu/rs_eq_rt_carry__0_n_1
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.884 r  cpu/rs_eq_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.736    14.620    cpu/rs_eq_rt
    SLICE_X43Y64         LUT6 (Prop_lut6_I3_O)        0.313    14.933 r  cpu/fs_pc[30]_i_4/O
                         net (fo=46, routed)          0.602    15.535    cpu/u_regfile/fs_pc_reg[30]_2
    SLICE_X45Y59         LUT6 (Prop_lut6_I4_O)        0.124    15.659 f  cpu/u_regfile/fs_pc[8]_i_1/O
                         net (fo=3, routed)           1.032    16.691    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.124    16.815 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1/O
                         net (fo=16, routed)          0.771    17.586    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124    17.710 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=1, routed)           0.000    17.710    cpu/inst_reg[31]_0[1]
    SLICE_X47Y58         FDRE                                         r  cpu/inst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.437    24.778    cpu/clk_IBUF_BUFG
    SLICE_X47Y58         FDRE                                         r  cpu/inst_reg[1]/C
                         clock pessimism              0.258    25.036    
                         clock uncertainty           -0.035    25.001    
    SLICE_X47Y58         FDRE (Setup_fdre_C_D)        0.031    25.032    cpu/inst_reg[1]
  -------------------------------------------------------------------
                         required time                         25.032    
                         arrival time                         -17.710    
  -------------------------------------------------------------------
                         slack                                  7.322    

Slack (MET) :             7.342ns  (required time - arrival time)
  Source:                 cpu/es_src1_is_pc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/inst_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.624ns  (logic 4.225ns (33.467%)  route 8.399ns (66.533%))
  Logic Levels:           20  (CARRY4=10 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 24.780 - 20.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.546     5.067    cpu/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  cpu/es_src1_is_pc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  cpu/es_src1_is_pc_reg/Q
                         net (fo=135, routed)         1.754     7.277    cpu/u_alu/es_src2_is_8
    SLICE_X35Y55         LUT3 (Prop_lut3_I0_O)        0.124     7.401 r  cpu/u_alu/ms_alu_result[31]_i_40/O
                         net (fo=9, routed)           0.806     8.208    cpu/u_alu/es_imm_reg[7]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.332 r  cpu/u_alu/ms_alu_result[7]_i_11/O
                         net (fo=1, routed)           0.000     8.332    cpu/u_alu_n_36
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.733 r  cpu/ms_alu_result_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.733    cpu/ms_alu_result_reg[7]_i_10_n_1
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.847 r  cpu/ms_alu_result_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.847    cpu/ms_alu_result_reg[11]_i_17_n_1
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.961 r  cpu/ms_alu_result_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.961    cpu/ms_alu_result_reg[15]_i_12_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.075 r  cpu/ms_alu_result_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.075    cpu/ms_alu_result_reg[19]_i_12_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.189 r  cpu/ms_alu_result_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.189    cpu/ms_alu_result_reg[23]_i_12_n_1
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.303 r  cpu/ms_alu_result_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.303    cpu/ms_alu_result_reg[31]_i_32_n_1
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.616 r  cpu/ms_alu_result_reg[31]_i_20/O[3]
                         net (fo=2, routed)           0.444    10.060    cpu/ms_alu_result_reg[31]_i_20_n_5
    SLICE_X39Y65         LUT5 (Prop_lut5_I4_O)        0.306    10.366 f  cpu/ms_alu_result[0]_i_11/O
                         net (fo=2, routed)           1.176    11.542    cpu/ms_alu_result[0]_i_11_n_1
    SLICE_X39Y56         LUT6 (Prop_lut6_I1_O)        0.124    11.666 r  cpu/es_rt_value[0]_i_2/O
                         net (fo=2, routed)           0.442    12.108    cpu/u_regfile/es_rt_value_reg[0]_2
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.232 r  cpu/u_regfile/es_rs_value[0]_i_1/O
                         net (fo=3, routed)           0.654    12.886    cpu/u_regfile/es_gr_we_reg[0]
    SLICE_X35Y60         LUT6 (Prop_lut6_I2_O)        0.124    13.010 r  cpu/u_regfile/rs_eq_rt_carry_i_4/O
                         net (fo=1, routed)           0.000    13.010    cpu/u_regfile_n_68
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.542 r  cpu/rs_eq_rt_carry/CO[3]
                         net (fo=1, routed)           0.000    13.542    cpu/rs_eq_rt_carry_n_1
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.656 r  cpu/rs_eq_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.656    cpu/rs_eq_rt_carry__0_n_1
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.884 r  cpu/rs_eq_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.736    14.620    cpu/rs_eq_rt
    SLICE_X43Y64         LUT6 (Prop_lut6_I3_O)        0.313    14.933 r  cpu/fs_pc[30]_i_4/O
                         net (fo=46, routed)          0.602    15.535    cpu/u_regfile/fs_pc_reg[30]_2
    SLICE_X45Y59         LUT6 (Prop_lut6_I4_O)        0.124    15.659 f  cpu/u_regfile/fs_pc[8]_i_1/O
                         net (fo=3, routed)           1.032    16.691    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.124    16.815 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1/O
                         net (fo=16, routed)          0.752    17.567    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I3_O)        0.124    17.691 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/O
                         net (fo=1, routed)           0.000    17.691    cpu/inst_reg[31]_0[29]
    SLICE_X48Y59         FDRE                                         r  cpu/inst_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.439    24.780    cpu/clk_IBUF_BUFG
    SLICE_X48Y59         FDRE                                         r  cpu/inst_reg[29]/C
                         clock pessimism              0.258    25.038    
                         clock uncertainty           -0.035    25.003    
    SLICE_X48Y59         FDRE (Setup_fdre_C_D)        0.031    25.034    cpu/inst_reg[29]
  -------------------------------------------------------------------
                         required time                         25.034    
                         arrival time                         -17.691    
  -------------------------------------------------------------------
                         slack                                  7.342    

Slack (MET) :             7.347ns  (required time - arrival time)
  Source:                 cpu/es_src1_is_pc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/inst_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.620ns  (logic 4.225ns (33.478%)  route 8.395ns (66.522%))
  Logic Levels:           20  (CARRY4=10 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 24.780 - 20.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.546     5.067    cpu/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  cpu/es_src1_is_pc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  cpu/es_src1_is_pc_reg/Q
                         net (fo=135, routed)         1.754     7.277    cpu/u_alu/es_src2_is_8
    SLICE_X35Y55         LUT3 (Prop_lut3_I0_O)        0.124     7.401 r  cpu/u_alu/ms_alu_result[31]_i_40/O
                         net (fo=9, routed)           0.806     8.208    cpu/u_alu/es_imm_reg[7]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.332 r  cpu/u_alu/ms_alu_result[7]_i_11/O
                         net (fo=1, routed)           0.000     8.332    cpu/u_alu_n_36
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.733 r  cpu/ms_alu_result_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.733    cpu/ms_alu_result_reg[7]_i_10_n_1
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.847 r  cpu/ms_alu_result_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.847    cpu/ms_alu_result_reg[11]_i_17_n_1
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.961 r  cpu/ms_alu_result_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.961    cpu/ms_alu_result_reg[15]_i_12_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.075 r  cpu/ms_alu_result_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.075    cpu/ms_alu_result_reg[19]_i_12_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.189 r  cpu/ms_alu_result_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.189    cpu/ms_alu_result_reg[23]_i_12_n_1
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.303 r  cpu/ms_alu_result_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.303    cpu/ms_alu_result_reg[31]_i_32_n_1
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.616 r  cpu/ms_alu_result_reg[31]_i_20/O[3]
                         net (fo=2, routed)           0.444    10.060    cpu/ms_alu_result_reg[31]_i_20_n_5
    SLICE_X39Y65         LUT5 (Prop_lut5_I4_O)        0.306    10.366 f  cpu/ms_alu_result[0]_i_11/O
                         net (fo=2, routed)           1.176    11.542    cpu/ms_alu_result[0]_i_11_n_1
    SLICE_X39Y56         LUT6 (Prop_lut6_I1_O)        0.124    11.666 r  cpu/es_rt_value[0]_i_2/O
                         net (fo=2, routed)           0.442    12.108    cpu/u_regfile/es_rt_value_reg[0]_2
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.232 r  cpu/u_regfile/es_rs_value[0]_i_1/O
                         net (fo=3, routed)           0.654    12.886    cpu/u_regfile/es_gr_we_reg[0]
    SLICE_X35Y60         LUT6 (Prop_lut6_I2_O)        0.124    13.010 r  cpu/u_regfile/rs_eq_rt_carry_i_4/O
                         net (fo=1, routed)           0.000    13.010    cpu/u_regfile_n_68
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.542 r  cpu/rs_eq_rt_carry/CO[3]
                         net (fo=1, routed)           0.000    13.542    cpu/rs_eq_rt_carry_n_1
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.656 r  cpu/rs_eq_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.656    cpu/rs_eq_rt_carry__0_n_1
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.884 r  cpu/rs_eq_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.736    14.620    cpu/rs_eq_rt
    SLICE_X43Y64         LUT6 (Prop_lut6_I3_O)        0.313    14.933 r  cpu/fs_pc[30]_i_4/O
                         net (fo=46, routed)          0.602    15.535    cpu/u_regfile/fs_pc_reg[30]_2
    SLICE_X45Y59         LUT6 (Prop_lut6_I4_O)        0.124    15.659 f  cpu/u_regfile/fs_pc[8]_i_1/O
                         net (fo=3, routed)           1.032    16.691    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.124    16.815 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1/O
                         net (fo=16, routed)          0.748    17.563    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I3_O)        0.124    17.687 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           0.000    17.687    cpu/inst_reg[31]_0[5]
    SLICE_X49Y59         FDRE                                         r  cpu/inst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.439    24.780    cpu/clk_IBUF_BUFG
    SLICE_X49Y59         FDRE                                         r  cpu/inst_reg[5]/C
                         clock pessimism              0.258    25.038    
                         clock uncertainty           -0.035    25.003    
    SLICE_X49Y59         FDRE (Setup_fdre_C_D)        0.032    25.035    cpu/inst_reg[5]
  -------------------------------------------------------------------
                         required time                         25.035    
                         arrival time                         -17.687    
  -------------------------------------------------------------------
                         slack                                  7.347    

Slack (MET) :             7.351ns  (required time - arrival time)
  Source:                 cpu/es_src1_is_pc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/inst_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.615ns  (logic 4.225ns (33.491%)  route 8.390ns (66.509%))
  Logic Levels:           20  (CARRY4=10 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 24.780 - 20.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.546     5.067    cpu/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  cpu/es_src1_is_pc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  cpu/es_src1_is_pc_reg/Q
                         net (fo=135, routed)         1.754     7.277    cpu/u_alu/es_src2_is_8
    SLICE_X35Y55         LUT3 (Prop_lut3_I0_O)        0.124     7.401 r  cpu/u_alu/ms_alu_result[31]_i_40/O
                         net (fo=9, routed)           0.806     8.208    cpu/u_alu/es_imm_reg[7]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.332 r  cpu/u_alu/ms_alu_result[7]_i_11/O
                         net (fo=1, routed)           0.000     8.332    cpu/u_alu_n_36
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.733 r  cpu/ms_alu_result_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.733    cpu/ms_alu_result_reg[7]_i_10_n_1
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.847 r  cpu/ms_alu_result_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.847    cpu/ms_alu_result_reg[11]_i_17_n_1
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.961 r  cpu/ms_alu_result_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.961    cpu/ms_alu_result_reg[15]_i_12_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.075 r  cpu/ms_alu_result_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.075    cpu/ms_alu_result_reg[19]_i_12_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.189 r  cpu/ms_alu_result_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.189    cpu/ms_alu_result_reg[23]_i_12_n_1
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.303 r  cpu/ms_alu_result_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.303    cpu/ms_alu_result_reg[31]_i_32_n_1
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.616 r  cpu/ms_alu_result_reg[31]_i_20/O[3]
                         net (fo=2, routed)           0.444    10.060    cpu/ms_alu_result_reg[31]_i_20_n_5
    SLICE_X39Y65         LUT5 (Prop_lut5_I4_O)        0.306    10.366 f  cpu/ms_alu_result[0]_i_11/O
                         net (fo=2, routed)           1.176    11.542    cpu/ms_alu_result[0]_i_11_n_1
    SLICE_X39Y56         LUT6 (Prop_lut6_I1_O)        0.124    11.666 r  cpu/es_rt_value[0]_i_2/O
                         net (fo=2, routed)           0.442    12.108    cpu/u_regfile/es_rt_value_reg[0]_2
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.232 r  cpu/u_regfile/es_rs_value[0]_i_1/O
                         net (fo=3, routed)           0.654    12.886    cpu/u_regfile/es_gr_we_reg[0]
    SLICE_X35Y60         LUT6 (Prop_lut6_I2_O)        0.124    13.010 r  cpu/u_regfile/rs_eq_rt_carry_i_4/O
                         net (fo=1, routed)           0.000    13.010    cpu/u_regfile_n_68
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.542 r  cpu/rs_eq_rt_carry/CO[3]
                         net (fo=1, routed)           0.000    13.542    cpu/rs_eq_rt_carry_n_1
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.656 r  cpu/rs_eq_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.656    cpu/rs_eq_rt_carry__0_n_1
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.884 r  cpu/rs_eq_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.736    14.620    cpu/rs_eq_rt
    SLICE_X43Y64         LUT6 (Prop_lut6_I3_O)        0.313    14.933 r  cpu/fs_pc[30]_i_4/O
                         net (fo=46, routed)          0.602    15.535    cpu/u_regfile/fs_pc_reg[30]_2
    SLICE_X45Y59         LUT6 (Prop_lut6_I4_O)        0.124    15.659 f  cpu/u_regfile/fs_pc[8]_i_1/O
                         net (fo=3, routed)           1.032    16.691    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.124    16.815 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1/O
                         net (fo=16, routed)          0.743    17.558    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I4_O)        0.124    17.682 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=1, routed)           0.000    17.682    cpu/inst_reg[31]_0[24]
    SLICE_X49Y59         FDRE                                         r  cpu/inst_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.439    24.780    cpu/clk_IBUF_BUFG
    SLICE_X49Y59         FDRE                                         r  cpu/inst_reg[24]/C
                         clock pessimism              0.258    25.038    
                         clock uncertainty           -0.035    25.003    
    SLICE_X49Y59         FDRE (Setup_fdre_C_D)        0.031    25.034    cpu/inst_reg[24]
  -------------------------------------------------------------------
                         required time                         25.034    
                         arrival time                         -17.682    
  -------------------------------------------------------------------
                         slack                                  7.351    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 cpu/es_src1_is_pc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/inst_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.615ns  (logic 4.101ns (32.509%)  route 8.514ns (67.491%))
  Logic Levels:           19  (CARRY4=10 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 24.780 - 20.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.546     5.067    cpu/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  cpu/es_src1_is_pc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  cpu/es_src1_is_pc_reg/Q
                         net (fo=135, routed)         1.754     7.277    cpu/u_alu/es_src2_is_8
    SLICE_X35Y55         LUT3 (Prop_lut3_I0_O)        0.124     7.401 r  cpu/u_alu/ms_alu_result[31]_i_40/O
                         net (fo=9, routed)           0.806     8.208    cpu/u_alu/es_imm_reg[7]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.332 r  cpu/u_alu/ms_alu_result[7]_i_11/O
                         net (fo=1, routed)           0.000     8.332    cpu/u_alu_n_36
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.733 r  cpu/ms_alu_result_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.733    cpu/ms_alu_result_reg[7]_i_10_n_1
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.847 r  cpu/ms_alu_result_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.847    cpu/ms_alu_result_reg[11]_i_17_n_1
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.961 r  cpu/ms_alu_result_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.961    cpu/ms_alu_result_reg[15]_i_12_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.075 r  cpu/ms_alu_result_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.075    cpu/ms_alu_result_reg[19]_i_12_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.189 r  cpu/ms_alu_result_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.189    cpu/ms_alu_result_reg[23]_i_12_n_1
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.303 r  cpu/ms_alu_result_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.303    cpu/ms_alu_result_reg[31]_i_32_n_1
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.616 r  cpu/ms_alu_result_reg[31]_i_20/O[3]
                         net (fo=2, routed)           0.444    10.060    cpu/ms_alu_result_reg[31]_i_20_n_5
    SLICE_X39Y65         LUT5 (Prop_lut5_I4_O)        0.306    10.366 f  cpu/ms_alu_result[0]_i_11/O
                         net (fo=2, routed)           1.176    11.542    cpu/ms_alu_result[0]_i_11_n_1
    SLICE_X39Y56         LUT6 (Prop_lut6_I1_O)        0.124    11.666 r  cpu/es_rt_value[0]_i_2/O
                         net (fo=2, routed)           0.442    12.108    cpu/u_regfile/es_rt_value_reg[0]_2
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.232 r  cpu/u_regfile/es_rs_value[0]_i_1/O
                         net (fo=3, routed)           0.654    12.886    cpu/u_regfile/es_gr_we_reg[0]
    SLICE_X35Y60         LUT6 (Prop_lut6_I2_O)        0.124    13.010 r  cpu/u_regfile/rs_eq_rt_carry_i_4/O
                         net (fo=1, routed)           0.000    13.010    cpu/u_regfile_n_68
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.542 r  cpu/rs_eq_rt_carry/CO[3]
                         net (fo=1, routed)           0.000    13.542    cpu/rs_eq_rt_carry_n_1
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.656 r  cpu/rs_eq_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.656    cpu/rs_eq_rt_carry__0_n_1
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.884 r  cpu/rs_eq_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.736    14.620    cpu/rs_eq_rt
    SLICE_X43Y64         LUT6 (Prop_lut6_I3_O)        0.313    14.933 r  cpu/fs_pc[30]_i_4/O
                         net (fo=46, routed)          0.765    15.698    cpu/u_regfile/fs_pc_reg[30]_2
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124    15.822 r  cpu/u_regfile/fs_pc[2]_i_1/O
                         net (fo=19, routed)          1.736    17.558    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X49Y59         LUT6 (Prop_lut6_I1_O)        0.124    17.682 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=1, routed)           0.000    17.682    cpu/inst_reg[31]_0[21]
    SLICE_X49Y59         FDRE                                         r  cpu/inst_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.439    24.780    cpu/clk_IBUF_BUFG
    SLICE_X49Y59         FDRE                                         r  cpu/inst_reg[21]/C
                         clock pessimism              0.258    25.038    
                         clock uncertainty           -0.035    25.003    
    SLICE_X49Y59         FDRE (Setup_fdre_C_D)        0.031    25.034    cpu/inst_reg[21]
  -------------------------------------------------------------------
                         required time                         25.034    
                         arrival time                         -17.682    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 cpu/es_src1_is_pc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/inst_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.615ns  (logic 4.101ns (32.509%)  route 8.514ns (67.491%))
  Logic Levels:           19  (CARRY4=10 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 24.780 - 20.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.546     5.067    cpu/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  cpu/es_src1_is_pc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  cpu/es_src1_is_pc_reg/Q
                         net (fo=135, routed)         1.754     7.277    cpu/u_alu/es_src2_is_8
    SLICE_X35Y55         LUT3 (Prop_lut3_I0_O)        0.124     7.401 r  cpu/u_alu/ms_alu_result[31]_i_40/O
                         net (fo=9, routed)           0.806     8.208    cpu/u_alu/es_imm_reg[7]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.332 r  cpu/u_alu/ms_alu_result[7]_i_11/O
                         net (fo=1, routed)           0.000     8.332    cpu/u_alu_n_36
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.733 r  cpu/ms_alu_result_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.733    cpu/ms_alu_result_reg[7]_i_10_n_1
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.847 r  cpu/ms_alu_result_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.847    cpu/ms_alu_result_reg[11]_i_17_n_1
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.961 r  cpu/ms_alu_result_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.961    cpu/ms_alu_result_reg[15]_i_12_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.075 r  cpu/ms_alu_result_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.075    cpu/ms_alu_result_reg[19]_i_12_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.189 r  cpu/ms_alu_result_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.189    cpu/ms_alu_result_reg[23]_i_12_n_1
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.303 r  cpu/ms_alu_result_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.303    cpu/ms_alu_result_reg[31]_i_32_n_1
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.616 r  cpu/ms_alu_result_reg[31]_i_20/O[3]
                         net (fo=2, routed)           0.444    10.060    cpu/ms_alu_result_reg[31]_i_20_n_5
    SLICE_X39Y65         LUT5 (Prop_lut5_I4_O)        0.306    10.366 f  cpu/ms_alu_result[0]_i_11/O
                         net (fo=2, routed)           1.176    11.542    cpu/ms_alu_result[0]_i_11_n_1
    SLICE_X39Y56         LUT6 (Prop_lut6_I1_O)        0.124    11.666 r  cpu/es_rt_value[0]_i_2/O
                         net (fo=2, routed)           0.442    12.108    cpu/u_regfile/es_rt_value_reg[0]_2
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.232 r  cpu/u_regfile/es_rs_value[0]_i_1/O
                         net (fo=3, routed)           0.654    12.886    cpu/u_regfile/es_gr_we_reg[0]
    SLICE_X35Y60         LUT6 (Prop_lut6_I2_O)        0.124    13.010 r  cpu/u_regfile/rs_eq_rt_carry_i_4/O
                         net (fo=1, routed)           0.000    13.010    cpu/u_regfile_n_68
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.542 r  cpu/rs_eq_rt_carry/CO[3]
                         net (fo=1, routed)           0.000    13.542    cpu/rs_eq_rt_carry_n_1
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.656 r  cpu/rs_eq_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.656    cpu/rs_eq_rt_carry__0_n_1
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.884 r  cpu/rs_eq_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.736    14.620    cpu/rs_eq_rt
    SLICE_X43Y64         LUT6 (Prop_lut6_I3_O)        0.313    14.933 r  cpu/fs_pc[30]_i_4/O
                         net (fo=46, routed)          0.765    15.698    cpu/u_regfile/fs_pc_reg[30]_2
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124    15.822 r  cpu/u_regfile/fs_pc[2]_i_1/O
                         net (fo=19, routed)          1.736    17.558    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124    17.682 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0/O
                         net (fo=1, routed)           0.000    17.682    cpu/inst_reg[31]_0[28]
    SLICE_X48Y59         FDRE                                         r  cpu/inst_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.439    24.780    cpu/clk_IBUF_BUFG
    SLICE_X48Y59         FDRE                                         r  cpu/inst_reg[28]/C
                         clock pessimism              0.258    25.038    
                         clock uncertainty           -0.035    25.003    
    SLICE_X48Y59         FDRE (Setup_fdre_C_D)        0.031    25.034    cpu/inst_reg[28]
  -------------------------------------------------------------------
                         required time                         25.034    
                         arrival time                         -17.682    
  -------------------------------------------------------------------
                         slack                                  7.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cpu/es_rt_value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram/led_reg[13]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.917%)  route 0.241ns (63.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.559     1.442    cpu/clk_IBUF_BUFG
    SLICE_X32Y60         FDRE                                         r  cpu/es_rt_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  cpu/es_rt_value_reg[13]/Q
                         net (fo=5, routed)           0.241     1.824    ram/led_reg[15]_3[13]
    SLICE_X37Y59         FDRE                                         r  ram/led_reg[13]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.828     1.956    ram/CLK
    SLICE_X37Y59         FDRE                                         r  ram/led_reg[13]_lopt_replica/C
                         clock pessimism             -0.249     1.707    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.066     1.773    ram/led_reg[13]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cpu/ws_dest_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.031%)  route 0.179ns (55.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.554     1.437    cpu/clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  cpu/ws_dest_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  cpu/ws_dest_reg[4]/Q
                         net (fo=99, routed)          0.179     1.757    cpu/u_regfile/rf_reg_r1_0_31_30_31/ADDRD4
    SLICE_X38Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.820     1.948    cpu/u_regfile/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X38Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.478     1.470    
    SLICE_X38Y68         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.670    cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cpu/ws_dest_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.031%)  route 0.179ns (55.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.554     1.437    cpu/clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  cpu/ws_dest_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  cpu/ws_dest_reg[4]/Q
                         net (fo=99, routed)          0.179     1.757    cpu/u_regfile/rf_reg_r1_0_31_30_31/ADDRD4
    SLICE_X38Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.820     1.948    cpu/u_regfile/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X38Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.478     1.470    
    SLICE_X38Y68         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.670    cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cpu/ws_dest_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.031%)  route 0.179ns (55.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.554     1.437    cpu/clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  cpu/ws_dest_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  cpu/ws_dest_reg[4]/Q
                         net (fo=99, routed)          0.179     1.757    cpu/u_regfile/rf_reg_r1_0_31_30_31/ADDRD4
    SLICE_X38Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.820     1.948    cpu/u_regfile/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X38Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMB/CLK
                         clock pessimism             -0.478     1.470    
    SLICE_X38Y68         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.670    cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cpu/ws_dest_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.031%)  route 0.179ns (55.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.554     1.437    cpu/clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  cpu/ws_dest_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  cpu/ws_dest_reg[4]/Q
                         net (fo=99, routed)          0.179     1.757    cpu/u_regfile/rf_reg_r1_0_31_30_31/ADDRD4
    SLICE_X38Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.820     1.948    cpu/u_regfile/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X38Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMB_D1/CLK
                         clock pessimism             -0.478     1.470    
    SLICE_X38Y68         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.670    cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cpu/ws_dest_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.031%)  route 0.179ns (55.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.554     1.437    cpu/clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  cpu/ws_dest_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  cpu/ws_dest_reg[4]/Q
                         net (fo=99, routed)          0.179     1.757    cpu/u_regfile/rf_reg_r1_0_31_30_31/ADDRD4
    SLICE_X38Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.820     1.948    cpu/u_regfile/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X38Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMC/CLK
                         clock pessimism             -0.478     1.470    
    SLICE_X38Y68         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.670    cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cpu/ws_dest_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.031%)  route 0.179ns (55.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.554     1.437    cpu/clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  cpu/ws_dest_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  cpu/ws_dest_reg[4]/Q
                         net (fo=99, routed)          0.179     1.757    cpu/u_regfile/rf_reg_r1_0_31_30_31/ADDRD4
    SLICE_X38Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.820     1.948    cpu/u_regfile/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X38Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMC_D1/CLK
                         clock pessimism             -0.478     1.470    
    SLICE_X38Y68         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.670    cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cpu/ws_dest_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.031%)  route 0.179ns (55.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.554     1.437    cpu/clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  cpu/ws_dest_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  cpu/ws_dest_reg[4]/Q
                         net (fo=99, routed)          0.179     1.757    cpu/u_regfile/rf_reg_r1_0_31_30_31/ADDRD4
    SLICE_X38Y68         RAMS32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.820     1.948    cpu/u_regfile/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X38Y68         RAMS32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMD/CLK
                         clock pessimism             -0.478     1.470    
    SLICE_X38Y68         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.670    cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMD
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cpu/ws_dest_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.031%)  route 0.179ns (55.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.554     1.437    cpu/clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  cpu/ws_dest_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  cpu/ws_dest_reg[4]/Q
                         net (fo=99, routed)          0.179     1.757    cpu/u_regfile/rf_reg_r1_0_31_30_31/ADDRD4
    SLICE_X38Y68         RAMS32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.820     1.948    cpu/u_regfile/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X38Y68         RAMS32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMD_D1/CLK
                         clock pessimism             -0.478     1.470    
    SLICE_X38Y68         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.670    cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 cpu/ws_final_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.560     1.443    cpu/clk_IBUF_BUFG
    SLICE_X33Y57         FDRE                                         r  cpu/ws_final_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  cpu/ws_final_result_reg[4]/Q
                         net (fo=4, routed)           0.127     1.711    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIC0
    SLICE_X34Y58         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.827     1.955    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X34Y58         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.478     1.477    
    SLICE_X34Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.621    cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X44Y57   cpu/ds_pc_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X44Y60   cpu/ds_pc_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X44Y60   cpu/ds_pc_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X42Y59   cpu/ds_pc_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X44Y62   cpu/ds_pc_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X42Y59   cpu/ds_pc_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X42Y59   cpu/ds_pc_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X44Y62   cpu/ds_pc_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X44Y62   cpu/ds_pc_reg[17]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y68   cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y68   cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y68   cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y68   cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y68   cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y68   cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y68   cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y68   cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y68   cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y68   cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y63   cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y63   cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y63   cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y63   cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y63   cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y63   cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y57   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y63   cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y57   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y57   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK



