{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 00:42:59 2024 " "Info: Processing started: Sat Apr 27 00:42:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off micro_address_generator -c micro_address_generator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off micro_address_generator -c micro_address_generator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "uIR0 Q4 15.655 ns Longest " "Info: Longest tpd from source pin \"uIR0\" to destination pin \"Q4\" is 15.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR0 1 PIN PIN_57 13 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_57; Fanout = 13; PIN Node = 'uIR0'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR0 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/micro_address_generator/micro_address_generator.bdf" { { 448 880 1048 464 "uIR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.317 ns) + CELL(0.623 ns) 7.934 ns mux3-8:inst\|inst34~40 2 COMB LCCOMB_X1_Y9_N26 1 " "Info: 2: + IC(6.317 ns) + CELL(0.623 ns) = 7.934 ns; Loc. = LCCOMB_X1_Y9_N26; Fanout = 1; COMB Node = 'mux3-8:inst\|inst34~40'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.940 ns" { uIR0 mux3-8:inst|inst34~40 } "NODE_NAME" } } { "mux3-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/micro_address_generator/mux3-8.bdf" { { 160 752 816 208 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 8.501 ns mux3-8:inst\|inst34~41 3 COMB LCCOMB_X1_Y9_N4 1 " "Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 8.501 ns; Loc. = LCCOMB_X1_Y9_N4; Fanout = 1; COMB Node = 'mux3-8:inst\|inst34~41'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { mux3-8:inst|inst34~40 mux3-8:inst|inst34~41 } "NODE_NAME" } } { "mux3-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/micro_address_generator/mux3-8.bdf" { { 160 752 816 208 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.898 ns) + CELL(3.256 ns) 15.655 ns Q4 4 PIN PIN_86 0 " "Info: 4: + IC(3.898 ns) + CELL(3.256 ns) = 15.655 ns; Loc. = PIN_86; Fanout = 0; PIN Node = 'Q4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.154 ns" { mux3-8:inst|inst34~41 Q4 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/micro_address_generator/micro_address_generator.bdf" { { -16 1520 1696 0 "Q4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.079 ns ( 32.44 % ) " "Info: Total cell delay = 5.079 ns ( 32.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.576 ns ( 67.56 % ) " "Info: Total interconnect delay = 10.576 ns ( 67.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.655 ns" { uIR0 mux3-8:inst|inst34~40 mux3-8:inst|inst34~41 Q4 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.655 ns" { uIR0 {} uIR0~combout {} mux3-8:inst|inst34~40 {} mux3-8:inst|inst34~41 {} Q4 {} } { 0.000ns 0.000ns 6.317ns 0.361ns 3.898ns } { 0.000ns 0.994ns 0.623ns 0.206ns 3.256ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 00:42:59 2024 " "Info: Processing ended: Sat Apr 27 00:42:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
