# Reading C:/intelFPGA_lite/18.1/modelsim_ae/tcl/vsim/pref.tcl
# do Lab3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ae/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/cgreg/Documents/Uni/ECE2072/Lab\ 3/output_files {C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/lfsr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:00 on Sep 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files" C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/lfsr.v 
# -- Compiling module lfsr
# 
# Top level modules:
# 	lfsr
# End time: 12:13:00 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cgreg/Documents/Uni/ECE2072/Lab\ 3/output_files {C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/lfsr_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:00 on Sep 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files" C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/lfsr_tb.v 
# -- Compiling module lfsr_tb
# 
# Top level modules:
# 	lfsr_tb
# End time: 12:13:00 on Sep 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.lfsr_tb
# vsim work.lfsr_tb 
# Start time: 12:13:03 on Sep 03,2024
# //  ModelSim - Intel FPGA Edition 10.5b Oct  5 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.lfsr_tb
# Loading work.lfsr
add wave -position end  sim:/lfsr_tb/Q
add wave -position end  sim:/lfsr_tb/clk
add wave -position end  sim:/lfsr_tb/errors
add wave -position end  sim:/lfsr_tb/i
run -all
# Starting LFSR Test...
# Cycle  0: Q =  0 (Correct)
# Cycle  1: Q =  1 (Correct)
# Cycle  2: Q =  3 (Correct)
# Cycle  3: Q =  7 (Correct)
# Cycle  4: Q = 14 (Correct)
# Cycle  5: Q = 28 (Correct)
# Cycle  6: Q = 25 (Correct)
# Cycle  7: Q = 18 (Correct)
# Cycle  8: Q =  4 (Correct)
# Cycle  9: Q =  8 (Correct)
# Cycle 10: Q = 17 (Correct)
# Cycle 11: Q =  2 (Correct)
# Cycle 12: Q =  5 (Correct)
# Cycle 13: Q = 10 (Correct)
# Cycle 14: Q = 21 (Correct)
# Cycle 15: Q = 11 (Correct)
# Cycle 16: Q = 23 (Correct)
# Cycle 17: Q = 15 (Correct)
# Cycle 18: Q = 30 (Correct)
# Cycle 19: Q = 29 (Correct)
# Cycle 20: Q = 27 (Correct)
# Cycle 21: Q = 22 (Correct)
# Cycle 22: Q = 13 (Correct)
# Cycle 23: Q = 26 (Correct)
# Cycle 24: Q = 20 (Correct)
# Cycle 25: Q =  9 (Correct)
# Cycle 26: Q = 19 (Correct)
# Cycle 27: Q =  6 (Correct)
# Cycle 28: Q = 12 (Correct)
# Cycle 29: Q = 24 (Correct)
# Cycle 30: Q = 16 (Correct)
# Cycle 31: Q =  0 (Correct)
# Test Passed: All outputs are correct.
# ** Note: $stop    : C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/lfsr_tb.v(84)
#    Time: 321 ns  Iteration: 0  Instance: /lfsr_tb
# Break in Module lfsr_tb at C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/lfsr_tb.v line 84
# End time: 12:16:27 on Sep 03,2024, Elapsed time: 0:03:24
# Errors: 0, Warnings: 0
