timestamp 1678383033
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use PMOS_S_13339638_X1_Y1_1678382967_1678382967 PMOS_S_13339638_X1_Y1_1678382967_1678382967_0 1 0 0 0 1 1512
use NMOS_S_94657632_X1_Y1_1678382966_1678382967 NMOS_S_94657632_X1_Y1_1678382966_1678382967_0 1 0 0 0 -1 1512
node "m1_226_560#" 5 886.404 226 560 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 107072 3936 0 0 0 0 0 0 0 0
node "li_61_1411#" 52 188.245 61 1411 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10100 504 7616 496 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "li_61_1411#" "m1_226_560#" 12.3956
cap "NMOS_S_94657632_X1_Y1_1678382966_1678382967_0/a_147_315#" "PMOS_S_13339638_X1_Y1_1678382967_1678382967_0/w_0_0#" 18.7641
cap "PMOS_S_13339638_X1_Y1_1678382967_1678382967_0/a_230_315#" "NMOS_S_94657632_X1_Y1_1678382966_1678382967_0/a_147_315#" 6.54985
cap "PMOS_S_13339638_X1_Y1_1678382967_1678382967_0/a_200_252#" "PMOS_S_13339638_X1_Y1_1678382967_1678382967_0/w_0_0#" 3.08459
cap "PMOS_S_13339638_X1_Y1_1678382967_1678382967_0/a_230_315#" "PMOS_S_13339638_X1_Y1_1678382967_1678382967_0/a_200_252#" 47.933
cap "PMOS_S_13339638_X1_Y1_1678382967_1678382967_0/a_200_252#" "NMOS_S_94657632_X1_Y1_1678382966_1678382967_0/a_147_315#" 319.501
cap "NMOS_S_94657632_X1_Y1_1678382966_1678382967_0/a_147_315#" "PMOS_S_13339638_X1_Y1_1678382967_1678382967_0/a_230_315#" 5.4743
cap "PMOS_S_13339638_X1_Y1_1678382967_1678382967_0/w_0_0#" "PMOS_S_13339638_X1_Y1_1678382967_1678382967_0/a_200_252#" 542.504
cap "PMOS_S_13339638_X1_Y1_1678382967_1678382967_0/w_0_0#" "PMOS_S_13339638_X1_Y1_1678382967_1678382967_0/a_230_315#" 16.4467
cap "PMOS_S_13339638_X1_Y1_1678382967_1678382967_0/a_200_252#" "PMOS_S_13339638_X1_Y1_1678382967_1678382967_0/a_230_315#" 85.0911
cap "NMOS_S_94657632_X1_Y1_1678382966_1678382967_0/a_147_315#" "PMOS_S_13339638_X1_Y1_1678382967_1678382967_0/w_0_0#" 30.5211
cap "NMOS_S_94657632_X1_Y1_1678382966_1678382967_0/a_147_315#" "PMOS_S_13339638_X1_Y1_1678382967_1678382967_0/a_200_252#" 0.61409
merge "NMOS_S_94657632_X1_Y1_1678382966_1678382967_0/a_147_315#" "PMOS_S_13339638_X1_Y1_1678382967_1678382967_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_13339638_X1_Y1_1678382967_1678382967_0/VSUBS" "VSUBS"
merge "NMOS_S_94657632_X1_Y1_1678382966_1678382967_0/a_200_252#" "PMOS_S_13339638_X1_Y1_1678382967_1678382967_0/a_200_252#" -823.626 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_13339638_X1_Y1_1678382967_1678382967_0/a_200_252#" "m1_226_560#"
merge "NMOS_S_94657632_X1_Y1_1678382966_1678382967_0/a_230_315#" "PMOS_S_13339638_X1_Y1_1678382967_1678382967_0/a_230_315#" -211.964 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7616 -496 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_13339638_X1_Y1_1678382967_1678382967_0/a_230_315#" "li_61_1411#"
