
dez_led_volt_app4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a5cc  080001f8  080001f8  000011f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b4  0800a7c8  0800a7c8  0000b7c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ac7c  0800ac7c  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ac7c  0800ac7c  0000bc7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ac84  0800ac84  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ac84  0800ac84  0000bc84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ac88  0800ac88  0000bc88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800ac8c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000270  200001d4  0800ae60  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000444  0800ae60  0000c444  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012319  00000000  00000000  0000c20a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024b5  00000000  00000000  0001e523  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f10  00000000  00000000  000209d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b8e  00000000  00000000  000218e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a642  00000000  00000000  00022476  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011627  00000000  00000000  0004cab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00111be8  00000000  00000000  0005e0df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016fcc7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054b8  00000000  00000000  0016fd0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  001751c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	@ (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	@ (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	@ (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	200001d4 	.word	0x200001d4
 8000214:	00000000 	.word	0x00000000
 8000218:	0800a7ac 	.word	0x0800a7ac

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	@ (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	@ (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	@ (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	200001d8 	.word	0x200001d8
 8000234:	0800a7ac 	.word	0x0800a7ac

08000238 <strlen>:
 8000238:	4603      	mov	r3, r0
 800023a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023e:	2a00      	cmp	r2, #0
 8000240:	d1fb      	bne.n	800023a <strlen+0x2>
 8000242:	1a18      	subs	r0, r3, r0
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr

08000248 <__aeabi_drsub>:
 8000248:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800024c:	e002      	b.n	8000254 <__adddf3>
 800024e:	bf00      	nop

08000250 <__aeabi_dsub>:
 8000250:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000254 <__adddf3>:
 8000254:	b530      	push	{r4, r5, lr}
 8000256:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800025a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800025e:	ea94 0f05 	teq	r4, r5
 8000262:	bf08      	it	eq
 8000264:	ea90 0f02 	teqeq	r0, r2
 8000268:	bf1f      	itttt	ne
 800026a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800026e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000272:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000276:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800027a:	f000 80e2 	beq.w	8000442 <__adddf3+0x1ee>
 800027e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000282:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000286:	bfb8      	it	lt
 8000288:	426d      	neglt	r5, r5
 800028a:	dd0c      	ble.n	80002a6 <__adddf3+0x52>
 800028c:	442c      	add	r4, r5
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	ea82 0000 	eor.w	r0, r2, r0
 800029a:	ea83 0101 	eor.w	r1, r3, r1
 800029e:	ea80 0202 	eor.w	r2, r0, r2
 80002a2:	ea81 0303 	eor.w	r3, r1, r3
 80002a6:	2d36      	cmp	r5, #54	@ 0x36
 80002a8:	bf88      	it	hi
 80002aa:	bd30      	pophi	{r4, r5, pc}
 80002ac:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002b4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002b8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002bc:	d002      	beq.n	80002c4 <__adddf3+0x70>
 80002be:	4240      	negs	r0, r0
 80002c0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002c4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002cc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002d0:	d002      	beq.n	80002d8 <__adddf3+0x84>
 80002d2:	4252      	negs	r2, r2
 80002d4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d8:	ea94 0f05 	teq	r4, r5
 80002dc:	f000 80a7 	beq.w	800042e <__adddf3+0x1da>
 80002e0:	f1a4 0401 	sub.w	r4, r4, #1
 80002e4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e8:	db0d      	blt.n	8000306 <__adddf3+0xb2>
 80002ea:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ee:	fa22 f205 	lsr.w	r2, r2, r5
 80002f2:	1880      	adds	r0, r0, r2
 80002f4:	f141 0100 	adc.w	r1, r1, #0
 80002f8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002fc:	1880      	adds	r0, r0, r2
 80002fe:	fa43 f305 	asr.w	r3, r3, r5
 8000302:	4159      	adcs	r1, r3
 8000304:	e00e      	b.n	8000324 <__adddf3+0xd0>
 8000306:	f1a5 0520 	sub.w	r5, r5, #32
 800030a:	f10e 0e20 	add.w	lr, lr, #32
 800030e:	2a01      	cmp	r2, #1
 8000310:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000314:	bf28      	it	cs
 8000316:	f04c 0c02 	orrcs.w	ip, ip, #2
 800031a:	fa43 f305 	asr.w	r3, r3, r5
 800031e:	18c0      	adds	r0, r0, r3
 8000320:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000324:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000328:	d507      	bpl.n	800033a <__adddf3+0xe6>
 800032a:	f04f 0e00 	mov.w	lr, #0
 800032e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000332:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000336:	eb6e 0101 	sbc.w	r1, lr, r1
 800033a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800033e:	d31b      	bcc.n	8000378 <__adddf3+0x124>
 8000340:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000344:	d30c      	bcc.n	8000360 <__adddf3+0x10c>
 8000346:	0849      	lsrs	r1, r1, #1
 8000348:	ea5f 0030 	movs.w	r0, r0, rrx
 800034c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000350:	f104 0401 	add.w	r4, r4, #1
 8000354:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000358:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800035c:	f080 809a 	bcs.w	8000494 <__adddf3+0x240>
 8000360:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000364:	bf08      	it	eq
 8000366:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800036a:	f150 0000 	adcs.w	r0, r0, #0
 800036e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000372:	ea41 0105 	orr.w	r1, r1, r5
 8000376:	bd30      	pop	{r4, r5, pc}
 8000378:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800037c:	4140      	adcs	r0, r0
 800037e:	eb41 0101 	adc.w	r1, r1, r1
 8000382:	3c01      	subs	r4, #1
 8000384:	bf28      	it	cs
 8000386:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800038a:	d2e9      	bcs.n	8000360 <__adddf3+0x10c>
 800038c:	f091 0f00 	teq	r1, #0
 8000390:	bf04      	itt	eq
 8000392:	4601      	moveq	r1, r0
 8000394:	2000      	moveq	r0, #0
 8000396:	fab1 f381 	clz	r3, r1
 800039a:	bf08      	it	eq
 800039c:	3320      	addeq	r3, #32
 800039e:	f1a3 030b 	sub.w	r3, r3, #11
 80003a2:	f1b3 0220 	subs.w	r2, r3, #32
 80003a6:	da0c      	bge.n	80003c2 <__adddf3+0x16e>
 80003a8:	320c      	adds	r2, #12
 80003aa:	dd08      	ble.n	80003be <__adddf3+0x16a>
 80003ac:	f102 0c14 	add.w	ip, r2, #20
 80003b0:	f1c2 020c 	rsb	r2, r2, #12
 80003b4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b8:	fa21 f102 	lsr.w	r1, r1, r2
 80003bc:	e00c      	b.n	80003d8 <__adddf3+0x184>
 80003be:	f102 0214 	add.w	r2, r2, #20
 80003c2:	bfd8      	it	le
 80003c4:	f1c2 0c20 	rsble	ip, r2, #32
 80003c8:	fa01 f102 	lsl.w	r1, r1, r2
 80003cc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003d0:	bfdc      	itt	le
 80003d2:	ea41 010c 	orrle.w	r1, r1, ip
 80003d6:	4090      	lslle	r0, r2
 80003d8:	1ae4      	subs	r4, r4, r3
 80003da:	bfa2      	ittt	ge
 80003dc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003e0:	4329      	orrge	r1, r5
 80003e2:	bd30      	popge	{r4, r5, pc}
 80003e4:	ea6f 0404 	mvn.w	r4, r4
 80003e8:	3c1f      	subs	r4, #31
 80003ea:	da1c      	bge.n	8000426 <__adddf3+0x1d2>
 80003ec:	340c      	adds	r4, #12
 80003ee:	dc0e      	bgt.n	800040e <__adddf3+0x1ba>
 80003f0:	f104 0414 	add.w	r4, r4, #20
 80003f4:	f1c4 0220 	rsb	r2, r4, #32
 80003f8:	fa20 f004 	lsr.w	r0, r0, r4
 80003fc:	fa01 f302 	lsl.w	r3, r1, r2
 8000400:	ea40 0003 	orr.w	r0, r0, r3
 8000404:	fa21 f304 	lsr.w	r3, r1, r4
 8000408:	ea45 0103 	orr.w	r1, r5, r3
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f1c4 040c 	rsb	r4, r4, #12
 8000412:	f1c4 0220 	rsb	r2, r4, #32
 8000416:	fa20 f002 	lsr.w	r0, r0, r2
 800041a:	fa01 f304 	lsl.w	r3, r1, r4
 800041e:	ea40 0003 	orr.w	r0, r0, r3
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	fa21 f004 	lsr.w	r0, r1, r4
 800042a:	4629      	mov	r1, r5
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	f094 0f00 	teq	r4, #0
 8000432:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000436:	bf06      	itte	eq
 8000438:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800043c:	3401      	addeq	r4, #1
 800043e:	3d01      	subne	r5, #1
 8000440:	e74e      	b.n	80002e0 <__adddf3+0x8c>
 8000442:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000446:	bf18      	it	ne
 8000448:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044c:	d029      	beq.n	80004a2 <__adddf3+0x24e>
 800044e:	ea94 0f05 	teq	r4, r5
 8000452:	bf08      	it	eq
 8000454:	ea90 0f02 	teqeq	r0, r2
 8000458:	d005      	beq.n	8000466 <__adddf3+0x212>
 800045a:	ea54 0c00 	orrs.w	ip, r4, r0
 800045e:	bf04      	itt	eq
 8000460:	4619      	moveq	r1, r3
 8000462:	4610      	moveq	r0, r2
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	ea91 0f03 	teq	r1, r3
 800046a:	bf1e      	ittt	ne
 800046c:	2100      	movne	r1, #0
 800046e:	2000      	movne	r0, #0
 8000470:	bd30      	popne	{r4, r5, pc}
 8000472:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000476:	d105      	bne.n	8000484 <__adddf3+0x230>
 8000478:	0040      	lsls	r0, r0, #1
 800047a:	4149      	adcs	r1, r1
 800047c:	bf28      	it	cs
 800047e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000482:	bd30      	pop	{r4, r5, pc}
 8000484:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000488:	bf3c      	itt	cc
 800048a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800048e:	bd30      	popcc	{r4, r5, pc}
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000494:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000498:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800049c:	f04f 0000 	mov.w	r0, #0
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004a6:	bf1a      	itte	ne
 80004a8:	4619      	movne	r1, r3
 80004aa:	4610      	movne	r0, r2
 80004ac:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004b0:	bf1c      	itt	ne
 80004b2:	460b      	movne	r3, r1
 80004b4:	4602      	movne	r2, r0
 80004b6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004ba:	bf06      	itte	eq
 80004bc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004c0:	ea91 0f03 	teqeq	r1, r3
 80004c4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	bf00      	nop

080004cc <__aeabi_ui2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e0:	f04f 0500 	mov.w	r5, #0
 80004e4:	f04f 0100 	mov.w	r1, #0
 80004e8:	e750      	b.n	800038c <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_i2d>:
 80004ec:	f090 0f00 	teq	r0, #0
 80004f0:	bf04      	itt	eq
 80004f2:	2100      	moveq	r1, #0
 80004f4:	4770      	bxeq	lr
 80004f6:	b530      	push	{r4, r5, lr}
 80004f8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000500:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000504:	bf48      	it	mi
 8000506:	4240      	negmi	r0, r0
 8000508:	f04f 0100 	mov.w	r1, #0
 800050c:	e73e      	b.n	800038c <__adddf3+0x138>
 800050e:	bf00      	nop

08000510 <__aeabi_f2d>:
 8000510:	0042      	lsls	r2, r0, #1
 8000512:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000516:	ea4f 0131 	mov.w	r1, r1, rrx
 800051a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800051e:	bf1f      	itttt	ne
 8000520:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000524:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000528:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800052c:	4770      	bxne	lr
 800052e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000532:	bf08      	it	eq
 8000534:	4770      	bxeq	lr
 8000536:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800053a:	bf04      	itt	eq
 800053c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000540:	4770      	bxeq	lr
 8000542:	b530      	push	{r4, r5, lr}
 8000544:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000548:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800054c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000550:	e71c      	b.n	800038c <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_ul2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f04f 0500 	mov.w	r5, #0
 8000562:	e00a      	b.n	800057a <__aeabi_l2d+0x16>

08000564 <__aeabi_l2d>:
 8000564:	ea50 0201 	orrs.w	r2, r0, r1
 8000568:	bf08      	it	eq
 800056a:	4770      	bxeq	lr
 800056c:	b530      	push	{r4, r5, lr}
 800056e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000572:	d502      	bpl.n	800057a <__aeabi_l2d+0x16>
 8000574:	4240      	negs	r0, r0
 8000576:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800057a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800057e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000582:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000586:	f43f aed8 	beq.w	800033a <__adddf3+0xe6>
 800058a:	f04f 0203 	mov.w	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800059a:	bf18      	it	ne
 800059c:	3203      	addne	r2, #3
 800059e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005a2:	f1c2 0320 	rsb	r3, r2, #32
 80005a6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005aa:	fa20 f002 	lsr.w	r0, r0, r2
 80005ae:	fa01 fe03 	lsl.w	lr, r1, r3
 80005b2:	ea40 000e 	orr.w	r0, r0, lr
 80005b6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ba:	4414      	add	r4, r2
 80005bc:	e6bd      	b.n	800033a <__adddf3+0xe6>
 80005be:	bf00      	nop

080005c0 <__aeabi_dmul>:
 80005c0:	b570      	push	{r4, r5, r6, lr}
 80005c2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005c6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ce:	bf1d      	ittte	ne
 80005d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005d4:	ea94 0f0c 	teqne	r4, ip
 80005d8:	ea95 0f0c 	teqne	r5, ip
 80005dc:	f000 f8de 	bleq	800079c <__aeabi_dmul+0x1dc>
 80005e0:	442c      	add	r4, r5
 80005e2:	ea81 0603 	eor.w	r6, r1, r3
 80005e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005f2:	bf18      	it	ne
 80005f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000600:	d038      	beq.n	8000674 <__aeabi_dmul+0xb4>
 8000602:	fba0 ce02 	umull	ip, lr, r0, r2
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800060e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000612:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000616:	f04f 0600 	mov.w	r6, #0
 800061a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800061e:	f09c 0f00 	teq	ip, #0
 8000622:	bf18      	it	ne
 8000624:	f04e 0e01 	orrne.w	lr, lr, #1
 8000628:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800062c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000630:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000634:	d204      	bcs.n	8000640 <__aeabi_dmul+0x80>
 8000636:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800063a:	416d      	adcs	r5, r5
 800063c:	eb46 0606 	adc.w	r6, r6, r6
 8000640:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000644:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000648:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800064c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000650:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000654:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000658:	bf88      	it	hi
 800065a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800065e:	d81e      	bhi.n	800069e <__aeabi_dmul+0xde>
 8000660:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000664:	bf08      	it	eq
 8000666:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800066a:	f150 0000 	adcs.w	r0, r0, #0
 800066e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000678:	ea46 0101 	orr.w	r1, r6, r1
 800067c:	ea40 0002 	orr.w	r0, r0, r2
 8000680:	ea81 0103 	eor.w	r1, r1, r3
 8000684:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000688:	bfc2      	ittt	gt
 800068a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800068e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000692:	bd70      	popgt	{r4, r5, r6, pc}
 8000694:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000698:	f04f 0e00 	mov.w	lr, #0
 800069c:	3c01      	subs	r4, #1
 800069e:	f300 80ab 	bgt.w	80007f8 <__aeabi_dmul+0x238>
 80006a2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006a6:	bfde      	ittt	le
 80006a8:	2000      	movle	r0, #0
 80006aa:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006ae:	bd70      	pople	{r4, r5, r6, pc}
 80006b0:	f1c4 0400 	rsb	r4, r4, #0
 80006b4:	3c20      	subs	r4, #32
 80006b6:	da35      	bge.n	8000724 <__aeabi_dmul+0x164>
 80006b8:	340c      	adds	r4, #12
 80006ba:	dc1b      	bgt.n	80006f4 <__aeabi_dmul+0x134>
 80006bc:	f104 0414 	add.w	r4, r4, #20
 80006c0:	f1c4 0520 	rsb	r5, r4, #32
 80006c4:	fa00 f305 	lsl.w	r3, r0, r5
 80006c8:	fa20 f004 	lsr.w	r0, r0, r4
 80006cc:	fa01 f205 	lsl.w	r2, r1, r5
 80006d0:	ea40 0002 	orr.w	r0, r0, r2
 80006d4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006d8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e0:	fa21 f604 	lsr.w	r6, r1, r4
 80006e4:	eb42 0106 	adc.w	r1, r2, r6
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 040c 	rsb	r4, r4, #12
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f304 	lsl.w	r3, r0, r4
 8000700:	fa20 f005 	lsr.w	r0, r0, r5
 8000704:	fa01 f204 	lsl.w	r2, r1, r4
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000710:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000714:	f141 0100 	adc.w	r1, r1, #0
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 0520 	rsb	r5, r4, #32
 8000728:	fa00 f205 	lsl.w	r2, r0, r5
 800072c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000730:	fa20 f304 	lsr.w	r3, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea43 0302 	orr.w	r3, r3, r2
 800073c:	fa21 f004 	lsr.w	r0, r1, r4
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	fa21 f204 	lsr.w	r2, r1, r4
 8000748:	ea20 0002 	bic.w	r0, r0, r2
 800074c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f094 0f00 	teq	r4, #0
 8000760:	d10f      	bne.n	8000782 <__aeabi_dmul+0x1c2>
 8000762:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000766:	0040      	lsls	r0, r0, #1
 8000768:	eb41 0101 	adc.w	r1, r1, r1
 800076c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000770:	bf08      	it	eq
 8000772:	3c01      	subeq	r4, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1a6>
 8000776:	ea41 0106 	orr.w	r1, r1, r6
 800077a:	f095 0f00 	teq	r5, #0
 800077e:	bf18      	it	ne
 8000780:	4770      	bxne	lr
 8000782:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000786:	0052      	lsls	r2, r2, #1
 8000788:	eb43 0303 	adc.w	r3, r3, r3
 800078c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000790:	bf08      	it	eq
 8000792:	3d01      	subeq	r5, #1
 8000794:	d0f7      	beq.n	8000786 <__aeabi_dmul+0x1c6>
 8000796:	ea43 0306 	orr.w	r3, r3, r6
 800079a:	4770      	bx	lr
 800079c:	ea94 0f0c 	teq	r4, ip
 80007a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007a4:	bf18      	it	ne
 80007a6:	ea95 0f0c 	teqne	r5, ip
 80007aa:	d00c      	beq.n	80007c6 <__aeabi_dmul+0x206>
 80007ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b0:	bf18      	it	ne
 80007b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b6:	d1d1      	bne.n	800075c <__aeabi_dmul+0x19c>
 80007b8:	ea81 0103 	eor.w	r1, r1, r3
 80007bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c0:	f04f 0000 	mov.w	r0, #0
 80007c4:	bd70      	pop	{r4, r5, r6, pc}
 80007c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ca:	bf06      	itte	eq
 80007cc:	4610      	moveq	r0, r2
 80007ce:	4619      	moveq	r1, r3
 80007d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007d4:	d019      	beq.n	800080a <__aeabi_dmul+0x24a>
 80007d6:	ea94 0f0c 	teq	r4, ip
 80007da:	d102      	bne.n	80007e2 <__aeabi_dmul+0x222>
 80007dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007e0:	d113      	bne.n	800080a <__aeabi_dmul+0x24a>
 80007e2:	ea95 0f0c 	teq	r5, ip
 80007e6:	d105      	bne.n	80007f4 <__aeabi_dmul+0x234>
 80007e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ec:	bf1c      	itt	ne
 80007ee:	4610      	movne	r0, r2
 80007f0:	4619      	movne	r1, r3
 80007f2:	d10a      	bne.n	800080a <__aeabi_dmul+0x24a>
 80007f4:	ea81 0103 	eor.w	r1, r1, r3
 80007f8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007fc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000800:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000804:	f04f 0000 	mov.w	r0, #0
 8000808:	bd70      	pop	{r4, r5, r6, pc}
 800080a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800080e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000812:	bd70      	pop	{r4, r5, r6, pc}

08000814 <__aeabi_ddiv>:
 8000814:	b570      	push	{r4, r5, r6, lr}
 8000816:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800081a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800081e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000822:	bf1d      	ittte	ne
 8000824:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000828:	ea94 0f0c 	teqne	r4, ip
 800082c:	ea95 0f0c 	teqne	r5, ip
 8000830:	f000 f8a7 	bleq	8000982 <__aeabi_ddiv+0x16e>
 8000834:	eba4 0405 	sub.w	r4, r4, r5
 8000838:	ea81 0e03 	eor.w	lr, r1, r3
 800083c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000840:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000844:	f000 8088 	beq.w	8000958 <__aeabi_ddiv+0x144>
 8000848:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800084c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000850:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000854:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000858:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800085c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000860:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000864:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000868:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800086c:	429d      	cmp	r5, r3
 800086e:	bf08      	it	eq
 8000870:	4296      	cmpeq	r6, r2
 8000872:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000876:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800087a:	d202      	bcs.n	8000882 <__aeabi_ddiv+0x6e>
 800087c:	085b      	lsrs	r3, r3, #1
 800087e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000882:	1ab6      	subs	r6, r6, r2
 8000884:	eb65 0503 	sbc.w	r5, r5, r3
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000892:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008f0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008f4:	d018      	beq.n	8000928 <__aeabi_ddiv+0x114>
 80008f6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008fa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008fe:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000902:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000906:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800090a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800090e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000912:	d1c0      	bne.n	8000896 <__aeabi_ddiv+0x82>
 8000914:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000918:	d10b      	bne.n	8000932 <__aeabi_ddiv+0x11e>
 800091a:	ea41 0100 	orr.w	r1, r1, r0
 800091e:	f04f 0000 	mov.w	r0, #0
 8000922:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000926:	e7b6      	b.n	8000896 <__aeabi_ddiv+0x82>
 8000928:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800092c:	bf04      	itt	eq
 800092e:	4301      	orreq	r1, r0
 8000930:	2000      	moveq	r0, #0
 8000932:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000936:	bf88      	it	hi
 8000938:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800093c:	f63f aeaf 	bhi.w	800069e <__aeabi_dmul+0xde>
 8000940:	ebb5 0c03 	subs.w	ip, r5, r3
 8000944:	bf04      	itt	eq
 8000946:	ebb6 0c02 	subseq.w	ip, r6, r2
 800094a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800094e:	f150 0000 	adcs.w	r0, r0, #0
 8000952:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000956:	bd70      	pop	{r4, r5, r6, pc}
 8000958:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800095c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000960:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000964:	bfc2      	ittt	gt
 8000966:	ebd4 050c 	rsbsgt	r5, r4, ip
 800096a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800096e:	bd70      	popgt	{r4, r5, r6, pc}
 8000970:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000974:	f04f 0e00 	mov.w	lr, #0
 8000978:	3c01      	subs	r4, #1
 800097a:	e690      	b.n	800069e <__aeabi_dmul+0xde>
 800097c:	ea45 0e06 	orr.w	lr, r5, r6
 8000980:	e68d      	b.n	800069e <__aeabi_dmul+0xde>
 8000982:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000986:	ea94 0f0c 	teq	r4, ip
 800098a:	bf08      	it	eq
 800098c:	ea95 0f0c 	teqeq	r5, ip
 8000990:	f43f af3b 	beq.w	800080a <__aeabi_dmul+0x24a>
 8000994:	ea94 0f0c 	teq	r4, ip
 8000998:	d10a      	bne.n	80009b0 <__aeabi_ddiv+0x19c>
 800099a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800099e:	f47f af34 	bne.w	800080a <__aeabi_dmul+0x24a>
 80009a2:	ea95 0f0c 	teq	r5, ip
 80009a6:	f47f af25 	bne.w	80007f4 <__aeabi_dmul+0x234>
 80009aa:	4610      	mov	r0, r2
 80009ac:	4619      	mov	r1, r3
 80009ae:	e72c      	b.n	800080a <__aeabi_dmul+0x24a>
 80009b0:	ea95 0f0c 	teq	r5, ip
 80009b4:	d106      	bne.n	80009c4 <__aeabi_ddiv+0x1b0>
 80009b6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ba:	f43f aefd 	beq.w	80007b8 <__aeabi_dmul+0x1f8>
 80009be:	4610      	mov	r0, r2
 80009c0:	4619      	mov	r1, r3
 80009c2:	e722      	b.n	800080a <__aeabi_dmul+0x24a>
 80009c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ce:	f47f aec5 	bne.w	800075c <__aeabi_dmul+0x19c>
 80009d2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009d6:	f47f af0d 	bne.w	80007f4 <__aeabi_dmul+0x234>
 80009da:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009de:	f47f aeeb 	bne.w	80007b8 <__aeabi_dmul+0x1f8>
 80009e2:	e712      	b.n	800080a <__aeabi_dmul+0x24a>

080009e4 <__gedf2>:
 80009e4:	f04f 3cff 	mov.w	ip, #4294967295
 80009e8:	e006      	b.n	80009f8 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__ledf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	e002      	b.n	80009f8 <__cmpdf2+0x4>
 80009f2:	bf00      	nop

080009f4 <__cmpdf2>:
 80009f4:	f04f 0c01 	mov.w	ip, #1
 80009f8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a0e:	d01b      	beq.n	8000a48 <__cmpdf2+0x54>
 8000a10:	b001      	add	sp, #4
 8000a12:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a16:	bf0c      	ite	eq
 8000a18:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a1c:	ea91 0f03 	teqne	r1, r3
 8000a20:	bf02      	ittt	eq
 8000a22:	ea90 0f02 	teqeq	r0, r2
 8000a26:	2000      	moveq	r0, #0
 8000a28:	4770      	bxeq	lr
 8000a2a:	f110 0f00 	cmn.w	r0, #0
 8000a2e:	ea91 0f03 	teq	r1, r3
 8000a32:	bf58      	it	pl
 8000a34:	4299      	cmppl	r1, r3
 8000a36:	bf08      	it	eq
 8000a38:	4290      	cmpeq	r0, r2
 8000a3a:	bf2c      	ite	cs
 8000a3c:	17d8      	asrcs	r0, r3, #31
 8000a3e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a42:	f040 0001 	orr.w	r0, r0, #1
 8000a46:	4770      	bx	lr
 8000a48:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d102      	bne.n	8000a58 <__cmpdf2+0x64>
 8000a52:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a56:	d107      	bne.n	8000a68 <__cmpdf2+0x74>
 8000a58:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a5c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a60:	d1d6      	bne.n	8000a10 <__cmpdf2+0x1c>
 8000a62:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a66:	d0d3      	beq.n	8000a10 <__cmpdf2+0x1c>
 8000a68:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdrcmple>:
 8000a70:	4684      	mov	ip, r0
 8000a72:	4610      	mov	r0, r2
 8000a74:	4662      	mov	r2, ip
 8000a76:	468c      	mov	ip, r1
 8000a78:	4619      	mov	r1, r3
 8000a7a:	4663      	mov	r3, ip
 8000a7c:	e000      	b.n	8000a80 <__aeabi_cdcmpeq>
 8000a7e:	bf00      	nop

08000a80 <__aeabi_cdcmpeq>:
 8000a80:	b501      	push	{r0, lr}
 8000a82:	f7ff ffb7 	bl	80009f4 <__cmpdf2>
 8000a86:	2800      	cmp	r0, #0
 8000a88:	bf48      	it	mi
 8000a8a:	f110 0f00 	cmnmi.w	r0, #0
 8000a8e:	bd01      	pop	{r0, pc}

08000a90 <__aeabi_dcmpeq>:
 8000a90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a94:	f7ff fff4 	bl	8000a80 <__aeabi_cdcmpeq>
 8000a98:	bf0c      	ite	eq
 8000a9a:	2001      	moveq	r0, #1
 8000a9c:	2000      	movne	r0, #0
 8000a9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_dcmplt>:
 8000aa4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa8:	f7ff ffea 	bl	8000a80 <__aeabi_cdcmpeq>
 8000aac:	bf34      	ite	cc
 8000aae:	2001      	movcc	r0, #1
 8000ab0:	2000      	movcs	r0, #0
 8000ab2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_dcmple>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff ffe0 	bl	8000a80 <__aeabi_cdcmpeq>
 8000ac0:	bf94      	ite	ls
 8000ac2:	2001      	movls	r0, #1
 8000ac4:	2000      	movhi	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmpge>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffce 	bl	8000a70 <__aeabi_cdrcmple>
 8000ad4:	bf94      	ite	ls
 8000ad6:	2001      	movls	r0, #1
 8000ad8:	2000      	movhi	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmpgt>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffc4 	bl	8000a70 <__aeabi_cdrcmple>
 8000ae8:	bf34      	ite	cc
 8000aea:	2001      	movcc	r0, #1
 8000aec:	2000      	movcs	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpun>:
 8000af4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x10>
 8000afe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b02:	d10a      	bne.n	8000b1a <__aeabi_dcmpun+0x26>
 8000b04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b0c:	d102      	bne.n	8000b14 <__aeabi_dcmpun+0x20>
 8000b0e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b12:	d102      	bne.n	8000b1a <__aeabi_dcmpun+0x26>
 8000b14:	f04f 0000 	mov.w	r0, #0
 8000b18:	4770      	bx	lr
 8000b1a:	f04f 0001 	mov.w	r0, #1
 8000b1e:	4770      	bx	lr

08000b20 <__aeabi_d2iz>:
 8000b20:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b24:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b28:	d215      	bcs.n	8000b56 <__aeabi_d2iz+0x36>
 8000b2a:	d511      	bpl.n	8000b50 <__aeabi_d2iz+0x30>
 8000b2c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b30:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b34:	d912      	bls.n	8000b5c <__aeabi_d2iz+0x3c>
 8000b36:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b3a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b3e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b42:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b46:	fa23 f002 	lsr.w	r0, r3, r2
 8000b4a:	bf18      	it	ne
 8000b4c:	4240      	negne	r0, r0
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5a:	d105      	bne.n	8000b68 <__aeabi_d2iz+0x48>
 8000b5c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b60:	bf08      	it	eq
 8000b62:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b66:	4770      	bx	lr
 8000b68:	f04f 0000 	mov.w	r0, #0
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop

08000b70 <__aeabi_d2uiz>:
 8000b70:	004a      	lsls	r2, r1, #1
 8000b72:	d211      	bcs.n	8000b98 <__aeabi_d2uiz+0x28>
 8000b74:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b78:	d211      	bcs.n	8000b9e <__aeabi_d2uiz+0x2e>
 8000b7a:	d50d      	bpl.n	8000b98 <__aeabi_d2uiz+0x28>
 8000b7c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b80:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b84:	d40e      	bmi.n	8000ba4 <__aeabi_d2uiz+0x34>
 8000b86:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b8a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b8e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b92:	fa23 f002 	lsr.w	r0, r3, r2
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d102      	bne.n	8000baa <__aeabi_d2uiz+0x3a>
 8000ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba8:	4770      	bx	lr
 8000baa:	f04f 0000 	mov.w	r0, #0
 8000bae:	4770      	bx	lr

08000bb0 <__aeabi_d2f>:
 8000bb0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bb4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb8:	bf24      	itt	cs
 8000bba:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bbe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bc2:	d90d      	bls.n	8000be0 <__aeabi_d2f+0x30>
 8000bc4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bcc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bd4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd8:	bf08      	it	eq
 8000bda:	f020 0001 	biceq.w	r0, r0, #1
 8000bde:	4770      	bx	lr
 8000be0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000be4:	d121      	bne.n	8000c2a <__aeabi_d2f+0x7a>
 8000be6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bea:	bfbc      	itt	lt
 8000bec:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf0:	4770      	bxlt	lr
 8000bf2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bf6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bfa:	f1c2 0218 	rsb	r2, r2, #24
 8000bfe:	f1c2 0c20 	rsb	ip, r2, #32
 8000c02:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c06:	fa20 f002 	lsr.w	r0, r0, r2
 8000c0a:	bf18      	it	ne
 8000c0c:	f040 0001 	orrne.w	r0, r0, #1
 8000c10:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c14:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c18:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c1c:	ea40 000c 	orr.w	r0, r0, ip
 8000c20:	fa23 f302 	lsr.w	r3, r3, r2
 8000c24:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c28:	e7cc      	b.n	8000bc4 <__aeabi_d2f+0x14>
 8000c2a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c2e:	d107      	bne.n	8000c40 <__aeabi_d2f+0x90>
 8000c30:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c34:	bf1e      	ittt	ne
 8000c36:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c3a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c3e:	4770      	bxne	lr
 8000c40:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c44:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c48:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop

08000c50 <__aeabi_uldivmod>:
 8000c50:	b953      	cbnz	r3, 8000c68 <__aeabi_uldivmod+0x18>
 8000c52:	b94a      	cbnz	r2, 8000c68 <__aeabi_uldivmod+0x18>
 8000c54:	2900      	cmp	r1, #0
 8000c56:	bf08      	it	eq
 8000c58:	2800      	cmpeq	r0, #0
 8000c5a:	bf1c      	itt	ne
 8000c5c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c60:	f04f 30ff 	movne.w	r0, #4294967295
 8000c64:	f000 b9e6 	b.w	8001034 <__aeabi_idiv0>
 8000c68:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c6c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c70:	f000 f83c 	bl	8000cec <__udivmoddi4>
 8000c74:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c7c:	b004      	add	sp, #16
 8000c7e:	4770      	bx	lr

08000c80 <__aeabi_d2lz>:
 8000c80:	b538      	push	{r3, r4, r5, lr}
 8000c82:	2200      	movs	r2, #0
 8000c84:	2300      	movs	r3, #0
 8000c86:	4604      	mov	r4, r0
 8000c88:	460d      	mov	r5, r1
 8000c8a:	f7ff ff0b 	bl	8000aa4 <__aeabi_dcmplt>
 8000c8e:	b928      	cbnz	r0, 8000c9c <__aeabi_d2lz+0x1c>
 8000c90:	4620      	mov	r0, r4
 8000c92:	4629      	mov	r1, r5
 8000c94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c98:	f000 b80a 	b.w	8000cb0 <__aeabi_d2ulz>
 8000c9c:	4620      	mov	r0, r4
 8000c9e:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000ca2:	f000 f805 	bl	8000cb0 <__aeabi_d2ulz>
 8000ca6:	4240      	negs	r0, r0
 8000ca8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cac:	bd38      	pop	{r3, r4, r5, pc}
 8000cae:	bf00      	nop

08000cb0 <__aeabi_d2ulz>:
 8000cb0:	b5d0      	push	{r4, r6, r7, lr}
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	4b0b      	ldr	r3, [pc, #44]	@ (8000ce4 <__aeabi_d2ulz+0x34>)
 8000cb6:	4606      	mov	r6, r0
 8000cb8:	460f      	mov	r7, r1
 8000cba:	f7ff fc81 	bl	80005c0 <__aeabi_dmul>
 8000cbe:	f7ff ff57 	bl	8000b70 <__aeabi_d2uiz>
 8000cc2:	4604      	mov	r4, r0
 8000cc4:	f7ff fc02 	bl	80004cc <__aeabi_ui2d>
 8000cc8:	2200      	movs	r2, #0
 8000cca:	4b07      	ldr	r3, [pc, #28]	@ (8000ce8 <__aeabi_d2ulz+0x38>)
 8000ccc:	f7ff fc78 	bl	80005c0 <__aeabi_dmul>
 8000cd0:	4602      	mov	r2, r0
 8000cd2:	460b      	mov	r3, r1
 8000cd4:	4630      	mov	r0, r6
 8000cd6:	4639      	mov	r1, r7
 8000cd8:	f7ff faba 	bl	8000250 <__aeabi_dsub>
 8000cdc:	f7ff ff48 	bl	8000b70 <__aeabi_d2uiz>
 8000ce0:	4621      	mov	r1, r4
 8000ce2:	bdd0      	pop	{r4, r6, r7, pc}
 8000ce4:	3df00000 	.word	0x3df00000
 8000ce8:	41f00000 	.word	0x41f00000

08000cec <__udivmoddi4>:
 8000cec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000cf0:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000cf2:	4688      	mov	r8, r1
 8000cf4:	4604      	mov	r4, r0
 8000cf6:	468e      	mov	lr, r1
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d14a      	bne.n	8000d92 <__udivmoddi4+0xa6>
 8000cfc:	428a      	cmp	r2, r1
 8000cfe:	4617      	mov	r7, r2
 8000d00:	d95f      	bls.n	8000dc2 <__udivmoddi4+0xd6>
 8000d02:	fab2 f682 	clz	r6, r2
 8000d06:	b14e      	cbz	r6, 8000d1c <__udivmoddi4+0x30>
 8000d08:	f1c6 0320 	rsb	r3, r6, #32
 8000d0c:	fa01 fe06 	lsl.w	lr, r1, r6
 8000d10:	40b7      	lsls	r7, r6
 8000d12:	40b4      	lsls	r4, r6
 8000d14:	fa20 f303 	lsr.w	r3, r0, r3
 8000d18:	ea43 0e0e 	orr.w	lr, r3, lr
 8000d1c:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d20:	fa1f fc87 	uxth.w	ip, r7
 8000d24:	0c23      	lsrs	r3, r4, #16
 8000d26:	fbbe f1f8 	udiv	r1, lr, r8
 8000d2a:	fb08 ee11 	mls	lr, r8, r1, lr
 8000d2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d32:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000d36:	429a      	cmp	r2, r3
 8000d38:	d907      	bls.n	8000d4a <__udivmoddi4+0x5e>
 8000d3a:	18fb      	adds	r3, r7, r3
 8000d3c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d40:	d202      	bcs.n	8000d48 <__udivmoddi4+0x5c>
 8000d42:	429a      	cmp	r2, r3
 8000d44:	f200 8154 	bhi.w	8000ff0 <__udivmoddi4+0x304>
 8000d48:	4601      	mov	r1, r0
 8000d4a:	1a9b      	subs	r3, r3, r2
 8000d4c:	b2a2      	uxth	r2, r4
 8000d4e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d52:	fb08 3310 	mls	r3, r8, r0, r3
 8000d56:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000d5e:	4594      	cmp	ip, r2
 8000d60:	d90b      	bls.n	8000d7a <__udivmoddi4+0x8e>
 8000d62:	18ba      	adds	r2, r7, r2
 8000d64:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d68:	bf2c      	ite	cs
 8000d6a:	2401      	movcs	r4, #1
 8000d6c:	2400      	movcc	r4, #0
 8000d6e:	4594      	cmp	ip, r2
 8000d70:	d902      	bls.n	8000d78 <__udivmoddi4+0x8c>
 8000d72:	2c00      	cmp	r4, #0
 8000d74:	f000 813f 	beq.w	8000ff6 <__udivmoddi4+0x30a>
 8000d78:	4618      	mov	r0, r3
 8000d7a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d7e:	eba2 020c 	sub.w	r2, r2, ip
 8000d82:	2100      	movs	r1, #0
 8000d84:	b11d      	cbz	r5, 8000d8e <__udivmoddi4+0xa2>
 8000d86:	40f2      	lsrs	r2, r6
 8000d88:	2300      	movs	r3, #0
 8000d8a:	e9c5 2300 	strd	r2, r3, [r5]
 8000d8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d905      	bls.n	8000da2 <__udivmoddi4+0xb6>
 8000d96:	b10d      	cbz	r5, 8000d9c <__udivmoddi4+0xb0>
 8000d98:	e9c5 0100 	strd	r0, r1, [r5]
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	4608      	mov	r0, r1
 8000da0:	e7f5      	b.n	8000d8e <__udivmoddi4+0xa2>
 8000da2:	fab3 f183 	clz	r1, r3
 8000da6:	2900      	cmp	r1, #0
 8000da8:	d14e      	bne.n	8000e48 <__udivmoddi4+0x15c>
 8000daa:	4543      	cmp	r3, r8
 8000dac:	f0c0 8112 	bcc.w	8000fd4 <__udivmoddi4+0x2e8>
 8000db0:	4282      	cmp	r2, r0
 8000db2:	f240 810f 	bls.w	8000fd4 <__udivmoddi4+0x2e8>
 8000db6:	4608      	mov	r0, r1
 8000db8:	2d00      	cmp	r5, #0
 8000dba:	d0e8      	beq.n	8000d8e <__udivmoddi4+0xa2>
 8000dbc:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dc0:	e7e5      	b.n	8000d8e <__udivmoddi4+0xa2>
 8000dc2:	2a00      	cmp	r2, #0
 8000dc4:	f000 80ac 	beq.w	8000f20 <__udivmoddi4+0x234>
 8000dc8:	fab2 f682 	clz	r6, r2
 8000dcc:	2e00      	cmp	r6, #0
 8000dce:	f040 80bb 	bne.w	8000f48 <__udivmoddi4+0x25c>
 8000dd2:	1a8b      	subs	r3, r1, r2
 8000dd4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000dd8:	b2bc      	uxth	r4, r7
 8000dda:	2101      	movs	r1, #1
 8000ddc:	0c02      	lsrs	r2, r0, #16
 8000dde:	b280      	uxth	r0, r0
 8000de0:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de4:	fb0e 331c 	mls	r3, lr, ip, r3
 8000de8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000dec:	fb04 f20c 	mul.w	r2, r4, ip
 8000df0:	429a      	cmp	r2, r3
 8000df2:	d90e      	bls.n	8000e12 <__udivmoddi4+0x126>
 8000df4:	18fb      	adds	r3, r7, r3
 8000df6:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dfa:	bf2c      	ite	cs
 8000dfc:	f04f 0901 	movcs.w	r9, #1
 8000e00:	f04f 0900 	movcc.w	r9, #0
 8000e04:	429a      	cmp	r2, r3
 8000e06:	d903      	bls.n	8000e10 <__udivmoddi4+0x124>
 8000e08:	f1b9 0f00 	cmp.w	r9, #0
 8000e0c:	f000 80ec 	beq.w	8000fe8 <__udivmoddi4+0x2fc>
 8000e10:	46c4      	mov	ip, r8
 8000e12:	1a9b      	subs	r3, r3, r2
 8000e14:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e1c:	fb04 f408 	mul.w	r4, r4, r8
 8000e20:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000e24:	4294      	cmp	r4, r2
 8000e26:	d90b      	bls.n	8000e40 <__udivmoddi4+0x154>
 8000e28:	18ba      	adds	r2, r7, r2
 8000e2a:	f108 33ff 	add.w	r3, r8, #4294967295
 8000e2e:	bf2c      	ite	cs
 8000e30:	2001      	movcs	r0, #1
 8000e32:	2000      	movcc	r0, #0
 8000e34:	4294      	cmp	r4, r2
 8000e36:	d902      	bls.n	8000e3e <__udivmoddi4+0x152>
 8000e38:	2800      	cmp	r0, #0
 8000e3a:	f000 80d1 	beq.w	8000fe0 <__udivmoddi4+0x2f4>
 8000e3e:	4698      	mov	r8, r3
 8000e40:	1b12      	subs	r2, r2, r4
 8000e42:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000e46:	e79d      	b.n	8000d84 <__udivmoddi4+0x98>
 8000e48:	f1c1 0620 	rsb	r6, r1, #32
 8000e4c:	408b      	lsls	r3, r1
 8000e4e:	fa08 f401 	lsl.w	r4, r8, r1
 8000e52:	fa00 f901 	lsl.w	r9, r0, r1
 8000e56:	fa22 f706 	lsr.w	r7, r2, r6
 8000e5a:	fa28 f806 	lsr.w	r8, r8, r6
 8000e5e:	408a      	lsls	r2, r1
 8000e60:	431f      	orrs	r7, r3
 8000e62:	fa20 f306 	lsr.w	r3, r0, r6
 8000e66:	0c38      	lsrs	r0, r7, #16
 8000e68:	4323      	orrs	r3, r4
 8000e6a:	fa1f fc87 	uxth.w	ip, r7
 8000e6e:	0c1c      	lsrs	r4, r3, #16
 8000e70:	fbb8 fef0 	udiv	lr, r8, r0
 8000e74:	fb00 881e 	mls	r8, r0, lr, r8
 8000e78:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000e7c:	fb0e f80c 	mul.w	r8, lr, ip
 8000e80:	45a0      	cmp	r8, r4
 8000e82:	d90e      	bls.n	8000ea2 <__udivmoddi4+0x1b6>
 8000e84:	193c      	adds	r4, r7, r4
 8000e86:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e8a:	bf2c      	ite	cs
 8000e8c:	f04f 0b01 	movcs.w	fp, #1
 8000e90:	f04f 0b00 	movcc.w	fp, #0
 8000e94:	45a0      	cmp	r8, r4
 8000e96:	d903      	bls.n	8000ea0 <__udivmoddi4+0x1b4>
 8000e98:	f1bb 0f00 	cmp.w	fp, #0
 8000e9c:	f000 80b8 	beq.w	8001010 <__udivmoddi4+0x324>
 8000ea0:	46d6      	mov	lr, sl
 8000ea2:	eba4 0408 	sub.w	r4, r4, r8
 8000ea6:	fa1f f883 	uxth.w	r8, r3
 8000eaa:	fbb4 f3f0 	udiv	r3, r4, r0
 8000eae:	fb00 4413 	mls	r4, r0, r3, r4
 8000eb2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eb6:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000eba:	45a4      	cmp	ip, r4
 8000ebc:	d90e      	bls.n	8000edc <__udivmoddi4+0x1f0>
 8000ebe:	193c      	adds	r4, r7, r4
 8000ec0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000ec4:	bf2c      	ite	cs
 8000ec6:	f04f 0801 	movcs.w	r8, #1
 8000eca:	f04f 0800 	movcc.w	r8, #0
 8000ece:	45a4      	cmp	ip, r4
 8000ed0:	d903      	bls.n	8000eda <__udivmoddi4+0x1ee>
 8000ed2:	f1b8 0f00 	cmp.w	r8, #0
 8000ed6:	f000 809f 	beq.w	8001018 <__udivmoddi4+0x32c>
 8000eda:	4603      	mov	r3, r0
 8000edc:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000ee0:	eba4 040c 	sub.w	r4, r4, ip
 8000ee4:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ee8:	4564      	cmp	r4, ip
 8000eea:	4673      	mov	r3, lr
 8000eec:	46e0      	mov	r8, ip
 8000eee:	d302      	bcc.n	8000ef6 <__udivmoddi4+0x20a>
 8000ef0:	d107      	bne.n	8000f02 <__udivmoddi4+0x216>
 8000ef2:	45f1      	cmp	r9, lr
 8000ef4:	d205      	bcs.n	8000f02 <__udivmoddi4+0x216>
 8000ef6:	ebbe 0302 	subs.w	r3, lr, r2
 8000efa:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000efe:	3801      	subs	r0, #1
 8000f00:	46e0      	mov	r8, ip
 8000f02:	b15d      	cbz	r5, 8000f1c <__udivmoddi4+0x230>
 8000f04:	ebb9 0203 	subs.w	r2, r9, r3
 8000f08:	eb64 0408 	sbc.w	r4, r4, r8
 8000f0c:	fa04 f606 	lsl.w	r6, r4, r6
 8000f10:	fa22 f301 	lsr.w	r3, r2, r1
 8000f14:	40cc      	lsrs	r4, r1
 8000f16:	431e      	orrs	r6, r3
 8000f18:	e9c5 6400 	strd	r6, r4, [r5]
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	e736      	b.n	8000d8e <__udivmoddi4+0xa2>
 8000f20:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f24:	0c01      	lsrs	r1, r0, #16
 8000f26:	4614      	mov	r4, r2
 8000f28:	b280      	uxth	r0, r0
 8000f2a:	4696      	mov	lr, r2
 8000f2c:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f30:	2620      	movs	r6, #32
 8000f32:	4690      	mov	r8, r2
 8000f34:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000f38:	4610      	mov	r0, r2
 8000f3a:	fbb1 f1f2 	udiv	r1, r1, r2
 8000f3e:	eba3 0308 	sub.w	r3, r3, r8
 8000f42:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f46:	e74b      	b.n	8000de0 <__udivmoddi4+0xf4>
 8000f48:	40b7      	lsls	r7, r6
 8000f4a:	f1c6 0320 	rsb	r3, r6, #32
 8000f4e:	fa01 f206 	lsl.w	r2, r1, r6
 8000f52:	fa21 f803 	lsr.w	r8, r1, r3
 8000f56:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f5a:	fa20 f303 	lsr.w	r3, r0, r3
 8000f5e:	b2bc      	uxth	r4, r7
 8000f60:	40b0      	lsls	r0, r6
 8000f62:	4313      	orrs	r3, r2
 8000f64:	0c02      	lsrs	r2, r0, #16
 8000f66:	0c19      	lsrs	r1, r3, #16
 8000f68:	b280      	uxth	r0, r0
 8000f6a:	fbb8 f9fe 	udiv	r9, r8, lr
 8000f6e:	fb0e 8819 	mls	r8, lr, r9, r8
 8000f72:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f76:	fb09 f804 	mul.w	r8, r9, r4
 8000f7a:	4588      	cmp	r8, r1
 8000f7c:	d951      	bls.n	8001022 <__udivmoddi4+0x336>
 8000f7e:	1879      	adds	r1, r7, r1
 8000f80:	f109 3cff 	add.w	ip, r9, #4294967295
 8000f84:	bf2c      	ite	cs
 8000f86:	f04f 0a01 	movcs.w	sl, #1
 8000f8a:	f04f 0a00 	movcc.w	sl, #0
 8000f8e:	4588      	cmp	r8, r1
 8000f90:	d902      	bls.n	8000f98 <__udivmoddi4+0x2ac>
 8000f92:	f1ba 0f00 	cmp.w	sl, #0
 8000f96:	d031      	beq.n	8000ffc <__udivmoddi4+0x310>
 8000f98:	eba1 0108 	sub.w	r1, r1, r8
 8000f9c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa0:	fb09 f804 	mul.w	r8, r9, r4
 8000fa4:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fa8:	b29b      	uxth	r3, r3
 8000faa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fae:	4543      	cmp	r3, r8
 8000fb0:	d235      	bcs.n	800101e <__udivmoddi4+0x332>
 8000fb2:	18fb      	adds	r3, r7, r3
 8000fb4:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fb8:	bf2c      	ite	cs
 8000fba:	f04f 0a01 	movcs.w	sl, #1
 8000fbe:	f04f 0a00 	movcc.w	sl, #0
 8000fc2:	4543      	cmp	r3, r8
 8000fc4:	d2bb      	bcs.n	8000f3e <__udivmoddi4+0x252>
 8000fc6:	f1ba 0f00 	cmp.w	sl, #0
 8000fca:	d1b8      	bne.n	8000f3e <__udivmoddi4+0x252>
 8000fcc:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd0:	443b      	add	r3, r7
 8000fd2:	e7b4      	b.n	8000f3e <__udivmoddi4+0x252>
 8000fd4:	1a84      	subs	r4, r0, r2
 8000fd6:	eb68 0203 	sbc.w	r2, r8, r3
 8000fda:	2001      	movs	r0, #1
 8000fdc:	4696      	mov	lr, r2
 8000fde:	e6eb      	b.n	8000db8 <__udivmoddi4+0xcc>
 8000fe0:	443a      	add	r2, r7
 8000fe2:	f1a8 0802 	sub.w	r8, r8, #2
 8000fe6:	e72b      	b.n	8000e40 <__udivmoddi4+0x154>
 8000fe8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fec:	443b      	add	r3, r7
 8000fee:	e710      	b.n	8000e12 <__udivmoddi4+0x126>
 8000ff0:	3902      	subs	r1, #2
 8000ff2:	443b      	add	r3, r7
 8000ff4:	e6a9      	b.n	8000d4a <__udivmoddi4+0x5e>
 8000ff6:	443a      	add	r2, r7
 8000ff8:	3802      	subs	r0, #2
 8000ffa:	e6be      	b.n	8000d7a <__udivmoddi4+0x8e>
 8000ffc:	eba7 0808 	sub.w	r8, r7, r8
 8001000:	f1a9 0c02 	sub.w	ip, r9, #2
 8001004:	4441      	add	r1, r8
 8001006:	fbb1 f9fe 	udiv	r9, r1, lr
 800100a:	fb09 f804 	mul.w	r8, r9, r4
 800100e:	e7c9      	b.n	8000fa4 <__udivmoddi4+0x2b8>
 8001010:	f1ae 0e02 	sub.w	lr, lr, #2
 8001014:	443c      	add	r4, r7
 8001016:	e744      	b.n	8000ea2 <__udivmoddi4+0x1b6>
 8001018:	3b02      	subs	r3, #2
 800101a:	443c      	add	r4, r7
 800101c:	e75e      	b.n	8000edc <__udivmoddi4+0x1f0>
 800101e:	4649      	mov	r1, r9
 8001020:	e78d      	b.n	8000f3e <__udivmoddi4+0x252>
 8001022:	eba1 0108 	sub.w	r1, r1, r8
 8001026:	46cc      	mov	ip, r9
 8001028:	fbb1 f9fe 	udiv	r9, r1, lr
 800102c:	fb09 f804 	mul.w	r8, r9, r4
 8001030:	e7b8      	b.n	8000fa4 <__udivmoddi4+0x2b8>
 8001032:	bf00      	nop

08001034 <__aeabi_idiv0>:
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop

08001038 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b088      	sub	sp, #32
 800103c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800103e:	f000 fcbe 	bl	80019be <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001042:	f000 f877 	bl	8001134 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001046:	f000 f97d 	bl	8001344 <MX_GPIO_Init>
  MX_ADC1_Init();
 800104a:	f000 f8b9 	bl	80011c0 <MX_ADC1_Init>
  MX_LPUART1_UART_Init();
 800104e:	f000 f92d 	bl	80012ac <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);  //  
 8001052:	2201      	movs	r2, #1
 8001054:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001058:	482e      	ldr	r0, [pc, #184]	@ (8001114 <main+0xdc>)
 800105a:	f002 fabb 	bl	80035d4 <HAL_GPIO_WritePin>
  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 800105e:	2101      	movs	r1, #1
 8001060:	482d      	ldr	r0, [pc, #180]	@ (8001118 <main+0xe0>)
 8001062:	f002 facf 	bl	8003604 <HAL_GPIO_TogglePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);  //  
 8001066:	2201      	movs	r2, #1
 8001068:	2101      	movs	r1, #1
 800106a:	482b      	ldr	r0, [pc, #172]	@ (8001118 <main+0xe0>)
 800106c:	f002 fab2 	bl	80035d4 <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	      if (HAL_UART_Receive(&hlpuart1, &received_cmd, 1, 100) == HAL_OK) {
 8001070:	2364      	movs	r3, #100	@ 0x64
 8001072:	2201      	movs	r2, #1
 8001074:	4929      	ldr	r1, [pc, #164]	@ (800111c <main+0xe4>)
 8001076:	482a      	ldr	r0, [pc, #168]	@ (8001120 <main+0xe8>)
 8001078:	f004 f926 	bl	80052c8 <HAL_UART_Receive>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d1f6      	bne.n	8001070 <main+0x38>
	          if (received_cmd == 'm') {
 8001082:	4b26      	ldr	r3, [pc, #152]	@ (800111c <main+0xe4>)
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	2b6d      	cmp	r3, #109	@ 0x6d
 8001088:	d1f2      	bne.n	8001070 <main+0x38>
	              uint32_t adcValue = 0;
 800108a:	2300      	movs	r3, #0
 800108c:	61fb      	str	r3, [r7, #28]
	              float voltage = 0.0f;
 800108e:	f04f 0300 	mov.w	r3, #0
 8001092:	61bb      	str	r3, [r7, #24]
	              char response[4] = {0};
 8001094:	2300      	movs	r3, #0
 8001096:	617b      	str	r3, [r7, #20]

	              //    ADC
	              if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) == HAL_OK &&
 8001098:	217f      	movs	r1, #127	@ 0x7f
 800109a:	4822      	ldr	r0, [pc, #136]	@ (8001124 <main+0xec>)
 800109c:	f001 ff30 	bl	8002f00 <HAL_ADCEx_Calibration_Start>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d1e4      	bne.n	8001070 <main+0x38>
	                  HAL_ADC_Start(&hadc1) == HAL_OK &&
 80010a6:	481f      	ldr	r0, [pc, #124]	@ (8001124 <main+0xec>)
 80010a8:	f001 f868 	bl	800217c <HAL_ADC_Start>
 80010ac:	4603      	mov	r3, r0
	              if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) == HAL_OK &&
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d1de      	bne.n	8001070 <main+0x38>
	                  HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 80010b2:	2164      	movs	r1, #100	@ 0x64
 80010b4:	481b      	ldr	r0, [pc, #108]	@ (8001124 <main+0xec>)
 80010b6:	f001 f91b 	bl	80022f0 <HAL_ADC_PollForConversion>
 80010ba:	4603      	mov	r3, r0
	                  HAL_ADC_Start(&hadc1) == HAL_OK &&
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d1d7      	bne.n	8001070 <main+0x38>

	                  adcValue = HAL_ADC_GetValue(&hadc1);
 80010c0:	4818      	ldr	r0, [pc, #96]	@ (8001124 <main+0xec>)
 80010c2:	f001 f9ed 	bl	80024a0 <HAL_ADC_GetValue>
 80010c6:	61f8      	str	r0, [r7, #28]
	                  voltage = (float)adcValue * 3.3f / 4095.0f;
 80010c8:	69fb      	ldr	r3, [r7, #28]
 80010ca:	ee07 3a90 	vmov	s15, r3
 80010ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010d2:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001128 <main+0xf0>
 80010d6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010da:	eddf 6a14 	vldr	s13, [pc, #80]	@ 800112c <main+0xf4>
 80010de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010e2:	edc7 7a06 	vstr	s15, [r7, #24]
	                  char voltage_str[16];  //   
	                  sprintf(voltage_str, "%.4f\n", voltage);  //   4   
 80010e6:	69b8      	ldr	r0, [r7, #24]
 80010e8:	f7ff fa12 	bl	8000510 <__aeabi_f2d>
 80010ec:	4602      	mov	r2, r0
 80010ee:	460b      	mov	r3, r1
 80010f0:	1d38      	adds	r0, r7, #4
 80010f2:	490f      	ldr	r1, [pc, #60]	@ (8001130 <main+0xf8>)
 80010f4:	f005 fefa 	bl	8006eec <siprintf>
	                  HAL_UART_Transmit(&hlpuart1, (uint8_t*)voltage_str, strlen(voltage_str), 500);
 80010f8:	1d3b      	adds	r3, r7, #4
 80010fa:	4618      	mov	r0, r3
 80010fc:	f7ff f89c 	bl	8000238 <strlen>
 8001100:	4603      	mov	r3, r0
 8001102:	b29a      	uxth	r2, r3
 8001104:	1d39      	adds	r1, r7, #4
 8001106:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800110a:	4805      	ldr	r0, [pc, #20]	@ (8001120 <main+0xe8>)
 800110c:	f004 f84e 	bl	80051ac <HAL_UART_Transmit>
	      if (HAL_UART_Receive(&hlpuart1, &received_cmd, 1, 100) == HAL_OK) {
 8001110:	e7ae      	b.n	8001070 <main+0x38>
 8001112:	bf00      	nop
 8001114:	42020800 	.word	0x42020800
 8001118:	42020400 	.word	0x42020400
 800111c:	200002ec 	.word	0x200002ec
 8001120:	20000258 	.word	0x20000258
 8001124:	200001f0 	.word	0x200001f0
 8001128:	40533333 	.word	0x40533333
 800112c:	457ff000 	.word	0x457ff000
 8001130:	0800a7c8 	.word	0x0800a7c8

08001134 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b098      	sub	sp, #96	@ 0x60
 8001138:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800113a:	f107 0318 	add.w	r3, r7, #24
 800113e:	2248      	movs	r2, #72	@ 0x48
 8001140:	2100      	movs	r1, #0
 8001142:	4618      	mov	r0, r3
 8001144:	f005 ff37 	bl	8006fb6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001148:	1d3b      	adds	r3, r7, #4
 800114a:	2200      	movs	r2, #0
 800114c:	601a      	str	r2, [r3, #0]
 800114e:	605a      	str	r2, [r3, #4]
 8001150:	609a      	str	r2, [r3, #8]
 8001152:	60da      	str	r2, [r3, #12]
 8001154:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2) != HAL_OK)
 8001156:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800115a:	f002 fa7b 	bl	8003654 <HAL_PWREx_ControlVoltageScaling>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001164:	f000 f95c 	bl	8001420 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001168:	2310      	movs	r3, #16
 800116a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800116c:	2301      	movs	r3, #1
 800116e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001170:	2300      	movs	r3, #0
 8001172:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001174:	2360      	movs	r3, #96	@ 0x60
 8001176:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001178:	2300      	movs	r3, #0
 800117a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800117c:	f107 0318 	add.w	r3, r7, #24
 8001180:	4618      	mov	r0, r3
 8001182:	f002 faf7 	bl	8003774 <HAL_RCC_OscConfig>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 800118c:	f000 f948 	bl	8001420 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001190:	230f      	movs	r3, #15
 8001192:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001194:	2300      	movs	r3, #0
 8001196:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001198:	2300      	movs	r3, #0
 800119a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800119c:	2300      	movs	r3, #0
 800119e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011a0:	2300      	movs	r3, #0
 80011a2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011a4:	1d3b      	adds	r3, r7, #4
 80011a6:	2100      	movs	r1, #0
 80011a8:	4618      	mov	r0, r3
 80011aa:	f002 ffb9 	bl	8004120 <HAL_RCC_ClockConfig>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80011b4:	f000 f934 	bl	8001420 <Error_Handler>
  }
}
 80011b8:	bf00      	nop
 80011ba:	3760      	adds	r7, #96	@ 0x60
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b08a      	sub	sp, #40	@ 0x28
 80011c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80011c6:	f107 031c 	add.w	r3, r7, #28
 80011ca:	2200      	movs	r2, #0
 80011cc:	601a      	str	r2, [r3, #0]
 80011ce:	605a      	str	r2, [r3, #4]
 80011d0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80011d2:	1d3b      	adds	r3, r7, #4
 80011d4:	2200      	movs	r2, #0
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	605a      	str	r2, [r3, #4]
 80011da:	609a      	str	r2, [r3, #8]
 80011dc:	60da      	str	r2, [r3, #12]
 80011de:	611a      	str	r2, [r3, #16]
 80011e0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011e2:	4b2f      	ldr	r3, [pc, #188]	@ (80012a0 <MX_ADC1_Init+0xe0>)
 80011e4:	4a2f      	ldr	r2, [pc, #188]	@ (80012a4 <MX_ADC1_Init+0xe4>)
 80011e6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80011e8:	4b2d      	ldr	r3, [pc, #180]	@ (80012a0 <MX_ADC1_Init+0xe0>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011ee:	4b2c      	ldr	r3, [pc, #176]	@ (80012a0 <MX_ADC1_Init+0xe0>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011f4:	4b2a      	ldr	r3, [pc, #168]	@ (80012a0 <MX_ADC1_Init+0xe0>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011fa:	4b29      	ldr	r3, [pc, #164]	@ (80012a0 <MX_ADC1_Init+0xe0>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001200:	4b27      	ldr	r3, [pc, #156]	@ (80012a0 <MX_ADC1_Init+0xe0>)
 8001202:	2204      	movs	r2, #4
 8001204:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001206:	4b26      	ldr	r3, [pc, #152]	@ (80012a0 <MX_ADC1_Init+0xe0>)
 8001208:	2200      	movs	r2, #0
 800120a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800120c:	4b24      	ldr	r3, [pc, #144]	@ (80012a0 <MX_ADC1_Init+0xe0>)
 800120e:	2200      	movs	r2, #0
 8001210:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001212:	4b23      	ldr	r3, [pc, #140]	@ (80012a0 <MX_ADC1_Init+0xe0>)
 8001214:	2201      	movs	r2, #1
 8001216:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001218:	4b21      	ldr	r3, [pc, #132]	@ (80012a0 <MX_ADC1_Init+0xe0>)
 800121a:	2200      	movs	r2, #0
 800121c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001220:	4b1f      	ldr	r3, [pc, #124]	@ (80012a0 <MX_ADC1_Init+0xe0>)
 8001222:	2200      	movs	r2, #0
 8001224:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001226:	4b1e      	ldr	r3, [pc, #120]	@ (80012a0 <MX_ADC1_Init+0xe0>)
 8001228:	2200      	movs	r2, #0
 800122a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800122c:	4b1c      	ldr	r3, [pc, #112]	@ (80012a0 <MX_ADC1_Init+0xe0>)
 800122e:	2200      	movs	r2, #0
 8001230:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001234:	4b1a      	ldr	r3, [pc, #104]	@ (80012a0 <MX_ADC1_Init+0xe0>)
 8001236:	2200      	movs	r2, #0
 8001238:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800123a:	4b19      	ldr	r3, [pc, #100]	@ (80012a0 <MX_ADC1_Init+0xe0>)
 800123c:	2200      	movs	r2, #0
 800123e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001242:	4817      	ldr	r0, [pc, #92]	@ (80012a0 <MX_ADC1_Init+0xe0>)
 8001244:	f000 fe4e 	bl	8001ee4 <HAL_ADC_Init>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800124e:	f000 f8e7 	bl	8001420 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001252:	2300      	movs	r3, #0
 8001254:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001256:	f107 031c 	add.w	r3, r7, #28
 800125a:	4619      	mov	r1, r3
 800125c:	4810      	ldr	r0, [pc, #64]	@ (80012a0 <MX_ADC1_Init+0xe0>)
 800125e:	f001 feb1 	bl	8002fc4 <HAL_ADCEx_MultiModeConfigChannel>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001268:	f000 f8da 	bl	8001420 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800126c:	4b0e      	ldr	r3, [pc, #56]	@ (80012a8 <MX_ADC1_Init+0xe8>)
 800126e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001270:	2306      	movs	r3, #6
 8001272:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001274:	2300      	movs	r3, #0
 8001276:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001278:	237f      	movs	r3, #127	@ 0x7f
 800127a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800127c:	2304      	movs	r3, #4
 800127e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001280:	2300      	movs	r3, #0
 8001282:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001284:	1d3b      	adds	r3, r7, #4
 8001286:	4619      	mov	r1, r3
 8001288:	4805      	ldr	r0, [pc, #20]	@ (80012a0 <MX_ADC1_Init+0xe0>)
 800128a:	f001 f917 	bl	80024bc <HAL_ADC_ConfigChannel>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8001294:	f000 f8c4 	bl	8001420 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001298:	bf00      	nop
 800129a:	3728      	adds	r7, #40	@ 0x28
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	200001f0 	.word	0x200001f0
 80012a4:	42028000 	.word	0x42028000
 80012a8:	14f00020 	.word	0x14f00020

080012ac <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80012b0:	4b22      	ldr	r3, [pc, #136]	@ (800133c <MX_LPUART1_UART_Init+0x90>)
 80012b2:	4a23      	ldr	r2, [pc, #140]	@ (8001340 <MX_LPUART1_UART_Init+0x94>)
 80012b4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 80012b6:	4b21      	ldr	r3, [pc, #132]	@ (800133c <MX_LPUART1_UART_Init+0x90>)
 80012b8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80012bc:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80012be:	4b1f      	ldr	r3, [pc, #124]	@ (800133c <MX_LPUART1_UART_Init+0x90>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80012c4:	4b1d      	ldr	r3, [pc, #116]	@ (800133c <MX_LPUART1_UART_Init+0x90>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80012ca:	4b1c      	ldr	r3, [pc, #112]	@ (800133c <MX_LPUART1_UART_Init+0x90>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80012d0:	4b1a      	ldr	r3, [pc, #104]	@ (800133c <MX_LPUART1_UART_Init+0x90>)
 80012d2:	220c      	movs	r2, #12
 80012d4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012d6:	4b19      	ldr	r3, [pc, #100]	@ (800133c <MX_LPUART1_UART_Init+0x90>)
 80012d8:	2200      	movs	r2, #0
 80012da:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012dc:	4b17      	ldr	r3, [pc, #92]	@ (800133c <MX_LPUART1_UART_Init+0x90>)
 80012de:	2200      	movs	r2, #0
 80012e0:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80012e2:	4b16      	ldr	r3, [pc, #88]	@ (800133c <MX_LPUART1_UART_Init+0x90>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012e8:	4b14      	ldr	r3, [pc, #80]	@ (800133c <MX_LPUART1_UART_Init+0x90>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80012ee:	4b13      	ldr	r3, [pc, #76]	@ (800133c <MX_LPUART1_UART_Init+0x90>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80012f4:	4811      	ldr	r0, [pc, #68]	@ (800133c <MX_LPUART1_UART_Init+0x90>)
 80012f6:	f003 ff09 	bl	800510c <HAL_UART_Init>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001300:	f000 f88e 	bl	8001420 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001304:	2100      	movs	r1, #0
 8001306:	480d      	ldr	r0, [pc, #52]	@ (800133c <MX_LPUART1_UART_Init+0x90>)
 8001308:	f004 fdfe 	bl	8005f08 <HAL_UARTEx_SetTxFifoThreshold>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001312:	f000 f885 	bl	8001420 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001316:	2100      	movs	r1, #0
 8001318:	4808      	ldr	r0, [pc, #32]	@ (800133c <MX_LPUART1_UART_Init+0x90>)
 800131a:	f004 fe33 	bl	8005f84 <HAL_UARTEx_SetRxFifoThreshold>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001324:	f000 f87c 	bl	8001420 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001328:	4804      	ldr	r0, [pc, #16]	@ (800133c <MX_LPUART1_UART_Init+0x90>)
 800132a:	f004 fdb4 	bl	8005e96 <HAL_UARTEx_DisableFifoMode>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001334:	f000 f874 	bl	8001420 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001338:	bf00      	nop
 800133a:	bd80      	pop	{r7, pc}
 800133c:	20000258 	.word	0x20000258
 8001340:	40008000 	.word	0x40008000

08001344 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b08a      	sub	sp, #40	@ 0x28
 8001348:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800134a:	f107 0314 	add.w	r3, r7, #20
 800134e:	2200      	movs	r2, #0
 8001350:	601a      	str	r2, [r3, #0]
 8001352:	605a      	str	r2, [r3, #4]
 8001354:	609a      	str	r2, [r3, #8]
 8001356:	60da      	str	r2, [r3, #12]
 8001358:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800135a:	4b2e      	ldr	r3, [pc, #184]	@ (8001414 <MX_GPIO_Init+0xd0>)
 800135c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800135e:	4a2d      	ldr	r2, [pc, #180]	@ (8001414 <MX_GPIO_Init+0xd0>)
 8001360:	f043 0304 	orr.w	r3, r3, #4
 8001364:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001366:	4b2b      	ldr	r3, [pc, #172]	@ (8001414 <MX_GPIO_Init+0xd0>)
 8001368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800136a:	f003 0304 	and.w	r3, r3, #4
 800136e:	613b      	str	r3, [r7, #16]
 8001370:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001372:	4b28      	ldr	r3, [pc, #160]	@ (8001414 <MX_GPIO_Init+0xd0>)
 8001374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001376:	4a27      	ldr	r2, [pc, #156]	@ (8001414 <MX_GPIO_Init+0xd0>)
 8001378:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800137c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800137e:	4b25      	ldr	r3, [pc, #148]	@ (8001414 <MX_GPIO_Init+0xd0>)
 8001380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001382:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001386:	60fb      	str	r3, [r7, #12]
 8001388:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800138a:	4b22      	ldr	r3, [pc, #136]	@ (8001414 <MX_GPIO_Init+0xd0>)
 800138c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800138e:	4a21      	ldr	r2, [pc, #132]	@ (8001414 <MX_GPIO_Init+0xd0>)
 8001390:	f043 0301 	orr.w	r3, r3, #1
 8001394:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001396:	4b1f      	ldr	r3, [pc, #124]	@ (8001414 <MX_GPIO_Init+0xd0>)
 8001398:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800139a:	f003 0301 	and.w	r3, r3, #1
 800139e:	60bb      	str	r3, [r7, #8]
 80013a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013a2:	4b1c      	ldr	r3, [pc, #112]	@ (8001414 <MX_GPIO_Init+0xd0>)
 80013a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013a6:	4a1b      	ldr	r2, [pc, #108]	@ (8001414 <MX_GPIO_Init+0xd0>)
 80013a8:	f043 0302 	orr.w	r3, r3, #2
 80013ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013ae:	4b19      	ldr	r3, [pc, #100]	@ (8001414 <MX_GPIO_Init+0xd0>)
 80013b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013b2:	f003 0302 	and.w	r3, r3, #2
 80013b6:	607b      	str	r3, [r7, #4]
 80013b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80013ba:	2200      	movs	r2, #0
 80013bc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013c0:	4815      	ldr	r0, [pc, #84]	@ (8001418 <MX_GPIO_Init+0xd4>)
 80013c2:	f002 f907 	bl	80035d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80013c6:	2200      	movs	r2, #0
 80013c8:	2101      	movs	r1, #1
 80013ca:	4814      	ldr	r0, [pc, #80]	@ (800141c <MX_GPIO_Init+0xd8>)
 80013cc:	f002 f902 	bl	80035d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80013d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013d6:	2301      	movs	r3, #1
 80013d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013da:	2300      	movs	r3, #0
 80013dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013de:	2300      	movs	r3, #0
 80013e0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013e2:	f107 0314 	add.w	r3, r7, #20
 80013e6:	4619      	mov	r1, r3
 80013e8:	480b      	ldr	r0, [pc, #44]	@ (8001418 <MX_GPIO_Init+0xd4>)
 80013ea:	f001 ff73 	bl	80032d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80013ee:	2301      	movs	r3, #1
 80013f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013f2:	2301      	movs	r3, #1
 80013f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f6:	2300      	movs	r3, #0
 80013f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013fa:	2300      	movs	r3, #0
 80013fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013fe:	f107 0314 	add.w	r3, r7, #20
 8001402:	4619      	mov	r1, r3
 8001404:	4805      	ldr	r0, [pc, #20]	@ (800141c <MX_GPIO_Init+0xd8>)
 8001406:	f001 ff65 	bl	80032d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800140a:	bf00      	nop
 800140c:	3728      	adds	r7, #40	@ 0x28
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	40021000 	.word	0x40021000
 8001418:	42020800 	.word	0x42020800
 800141c:	42020400 	.word	0x42020400

08001420 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001424:	b672      	cpsid	i
}
 8001426:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001428:	bf00      	nop
 800142a:	e7fd      	b.n	8001428 <Error_Handler+0x8>

0800142c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001432:	4b0f      	ldr	r3, [pc, #60]	@ (8001470 <HAL_MspInit+0x44>)
 8001434:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001436:	4a0e      	ldr	r2, [pc, #56]	@ (8001470 <HAL_MspInit+0x44>)
 8001438:	f043 0301 	orr.w	r3, r3, #1
 800143c:	6613      	str	r3, [r2, #96]	@ 0x60
 800143e:	4b0c      	ldr	r3, [pc, #48]	@ (8001470 <HAL_MspInit+0x44>)
 8001440:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001442:	f003 0301 	and.w	r3, r3, #1
 8001446:	607b      	str	r3, [r7, #4]
 8001448:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800144a:	4b09      	ldr	r3, [pc, #36]	@ (8001470 <HAL_MspInit+0x44>)
 800144c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800144e:	4a08      	ldr	r2, [pc, #32]	@ (8001470 <HAL_MspInit+0x44>)
 8001450:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001454:	6593      	str	r3, [r2, #88]	@ 0x58
 8001456:	4b06      	ldr	r3, [pc, #24]	@ (8001470 <HAL_MspInit+0x44>)
 8001458:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800145a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800145e:	603b      	str	r3, [r7, #0]
 8001460:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

    /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001462:	f002 f953 	bl	800370c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001466:	bf00      	nop
 8001468:	3708      	adds	r7, #8
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	40021000 	.word	0x40021000

08001474 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b0ae      	sub	sp, #184	@ 0xb8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800147c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001480:	2200      	movs	r2, #0
 8001482:	601a      	str	r2, [r3, #0]
 8001484:	605a      	str	r2, [r3, #4]
 8001486:	609a      	str	r2, [r3, #8]
 8001488:	60da      	str	r2, [r3, #12]
 800148a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800148c:	f107 0310 	add.w	r3, r7, #16
 8001490:	2294      	movs	r2, #148	@ 0x94
 8001492:	2100      	movs	r1, #0
 8001494:	4618      	mov	r0, r3
 8001496:	f005 fd8e 	bl	8006fb6 <memset>
  if(hadc->Instance==ADC1)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a27      	ldr	r2, [pc, #156]	@ (800153c <HAL_ADC_MspInit+0xc8>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d146      	bne.n	8001532 <HAL_ADC_MspInit+0xbe>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80014a4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80014a8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80014aa:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80014ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSAI1SOURCE_MSI;
 80014b2:	2301      	movs	r3, #1
 80014b4:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80014b6:	2301      	movs	r3, #1
 80014b8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 80014ba:	2310      	movs	r3, #16
 80014bc:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80014be:	2307      	movs	r3, #7
 80014c0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80014c2:	2302      	movs	r3, #2
 80014c4:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80014c6:	2302      	movs	r3, #2
 80014c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80014ca:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80014ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014d0:	f107 0310 	add.w	r3, r7, #16
 80014d4:	4618      	mov	r0, r3
 80014d6:	f003 f903 	bl	80046e0 <HAL_RCCEx_PeriphCLKConfig>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80014e0:	f7ff ff9e 	bl	8001420 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80014e4:	4b16      	ldr	r3, [pc, #88]	@ (8001540 <HAL_ADC_MspInit+0xcc>)
 80014e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014e8:	4a15      	ldr	r2, [pc, #84]	@ (8001540 <HAL_ADC_MspInit+0xcc>)
 80014ea:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80014ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014f0:	4b13      	ldr	r3, [pc, #76]	@ (8001540 <HAL_ADC_MspInit+0xcc>)
 80014f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80014f8:	60fb      	str	r3, [r7, #12]
 80014fa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014fc:	4b10      	ldr	r3, [pc, #64]	@ (8001540 <HAL_ADC_MspInit+0xcc>)
 80014fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001500:	4a0f      	ldr	r2, [pc, #60]	@ (8001540 <HAL_ADC_MspInit+0xcc>)
 8001502:	f043 0301 	orr.w	r3, r3, #1
 8001506:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001508:	4b0d      	ldr	r3, [pc, #52]	@ (8001540 <HAL_ADC_MspInit+0xcc>)
 800150a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800150c:	f003 0301 	and.w	r3, r3, #1
 8001510:	60bb      	str	r3, [r7, #8]
 8001512:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001514:	2301      	movs	r3, #1
 8001516:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800151a:	2303      	movs	r3, #3
 800151c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001520:	2300      	movs	r3, #0
 8001522:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001526:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800152a:	4619      	mov	r1, r3
 800152c:	4805      	ldr	r0, [pc, #20]	@ (8001544 <HAL_ADC_MspInit+0xd0>)
 800152e:	f001 fed1 	bl	80032d4 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001532:	bf00      	nop
 8001534:	37b8      	adds	r7, #184	@ 0xb8
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	42028000 	.word	0x42028000
 8001540:	40021000 	.word	0x40021000
 8001544:	42020000 	.word	0x42020000

08001548 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b0ae      	sub	sp, #184	@ 0xb8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001550:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001554:	2200      	movs	r2, #0
 8001556:	601a      	str	r2, [r3, #0]
 8001558:	605a      	str	r2, [r3, #4]
 800155a:	609a      	str	r2, [r3, #8]
 800155c:	60da      	str	r2, [r3, #12]
 800155e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001560:	f107 0310 	add.w	r3, r7, #16
 8001564:	2294      	movs	r2, #148	@ 0x94
 8001566:	2100      	movs	r1, #0
 8001568:	4618      	mov	r0, r3
 800156a:	f005 fd24 	bl	8006fb6 <memset>
  if(huart->Instance==LPUART1)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a21      	ldr	r2, [pc, #132]	@ (80015f8 <HAL_UART_MspInit+0xb0>)
 8001574:	4293      	cmp	r3, r2
 8001576:	d13b      	bne.n	80015f0 <HAL_UART_MspInit+0xa8>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001578:	2320      	movs	r3, #32
 800157a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800157c:	2300      	movs	r3, #0
 800157e:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001580:	f107 0310 	add.w	r3, r7, #16
 8001584:	4618      	mov	r0, r3
 8001586:	f003 f8ab 	bl	80046e0 <HAL_RCCEx_PeriphCLKConfig>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001590:	f7ff ff46 	bl	8001420 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001594:	4b19      	ldr	r3, [pc, #100]	@ (80015fc <HAL_UART_MspInit+0xb4>)
 8001596:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001598:	4a18      	ldr	r2, [pc, #96]	@ (80015fc <HAL_UART_MspInit+0xb4>)
 800159a:	f043 0301 	orr.w	r3, r3, #1
 800159e:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80015a0:	4b16      	ldr	r3, [pc, #88]	@ (80015fc <HAL_UART_MspInit+0xb4>)
 80015a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015a4:	f003 0301 	and.w	r3, r3, #1
 80015a8:	60fb      	str	r3, [r7, #12]
 80015aa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ac:	4b13      	ldr	r3, [pc, #76]	@ (80015fc <HAL_UART_MspInit+0xb4>)
 80015ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015b0:	4a12      	ldr	r2, [pc, #72]	@ (80015fc <HAL_UART_MspInit+0xb4>)
 80015b2:	f043 0302 	orr.w	r3, r3, #2
 80015b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015b8:	4b10      	ldr	r3, [pc, #64]	@ (80015fc <HAL_UART_MspInit+0xb4>)
 80015ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015bc:	f003 0302 	and.w	r3, r3, #2
 80015c0:	60bb      	str	r3, [r7, #8]
 80015c2:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PB10     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80015c4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80015c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015cc:	2302      	movs	r3, #2
 80015ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d2:	2300      	movs	r3, #0
 80015d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d8:	2300      	movs	r3, #0
 80015da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80015de:	2308      	movs	r3, #8
 80015e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015e4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80015e8:	4619      	mov	r1, r3
 80015ea:	4805      	ldr	r0, [pc, #20]	@ (8001600 <HAL_UART_MspInit+0xb8>)
 80015ec:	f001 fe72 	bl	80032d4 <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 80015f0:	bf00      	nop
 80015f2:	37b8      	adds	r7, #184	@ 0xb8
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	40008000 	.word	0x40008000
 80015fc:	40021000 	.word	0x40021000
 8001600:	42020400 	.word	0x42020400

08001604 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001608:	bf00      	nop
 800160a:	e7fd      	b.n	8001608 <NMI_Handler+0x4>

0800160c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001610:	bf00      	nop
 8001612:	e7fd      	b.n	8001610 <HardFault_Handler+0x4>

08001614 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001618:	bf00      	nop
 800161a:	e7fd      	b.n	8001618 <MemManage_Handler+0x4>

0800161c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001620:	bf00      	nop
 8001622:	e7fd      	b.n	8001620 <BusFault_Handler+0x4>

08001624 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001628:	bf00      	nop
 800162a:	e7fd      	b.n	8001628 <UsageFault_Handler+0x4>

0800162c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001630:	bf00      	nop
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr

0800163a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800163a:	b480      	push	{r7}
 800163c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800163e:	bf00      	nop
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr

08001648 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800164c:	bf00      	nop
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr

08001656 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001656:	b580      	push	{r7, lr}
 8001658:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800165a:	f000 fa07 	bl	8001a6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800165e:	bf00      	nop
 8001660:	bd80      	pop	{r7, pc}

08001662 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001662:	b480      	push	{r7}
 8001664:	af00      	add	r7, sp, #0
  return 1;
 8001666:	2301      	movs	r3, #1
}
 8001668:	4618      	mov	r0, r3
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr

08001672 <_kill>:

int _kill(int pid, int sig)
{
 8001672:	b580      	push	{r7, lr}
 8001674:	b082      	sub	sp, #8
 8001676:	af00      	add	r7, sp, #0
 8001678:	6078      	str	r0, [r7, #4]
 800167a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800167c:	f005 fcee 	bl	800705c <__errno>
 8001680:	4603      	mov	r3, r0
 8001682:	2216      	movs	r2, #22
 8001684:	601a      	str	r2, [r3, #0]
  return -1;
 8001686:	f04f 33ff 	mov.w	r3, #4294967295
}
 800168a:	4618      	mov	r0, r3
 800168c:	3708      	adds	r7, #8
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}

08001692 <_exit>:

void _exit (int status)
{
 8001692:	b580      	push	{r7, lr}
 8001694:	b082      	sub	sp, #8
 8001696:	af00      	add	r7, sp, #0
 8001698:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800169a:	f04f 31ff 	mov.w	r1, #4294967295
 800169e:	6878      	ldr	r0, [r7, #4]
 80016a0:	f7ff ffe7 	bl	8001672 <_kill>
  while (1) {}    /* Make sure we hang here */
 80016a4:	bf00      	nop
 80016a6:	e7fd      	b.n	80016a4 <_exit+0x12>

080016a8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b086      	sub	sp, #24
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	60f8      	str	r0, [r7, #12]
 80016b0:	60b9      	str	r1, [r7, #8]
 80016b2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016b4:	2300      	movs	r3, #0
 80016b6:	617b      	str	r3, [r7, #20]
 80016b8:	e00a      	b.n	80016d0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016ba:	f3af 8000 	nop.w
 80016be:	4601      	mov	r1, r0
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	1c5a      	adds	r2, r3, #1
 80016c4:	60ba      	str	r2, [r7, #8]
 80016c6:	b2ca      	uxtb	r2, r1
 80016c8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016ca:	697b      	ldr	r3, [r7, #20]
 80016cc:	3301      	adds	r3, #1
 80016ce:	617b      	str	r3, [r7, #20]
 80016d0:	697a      	ldr	r2, [r7, #20]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	429a      	cmp	r2, r3
 80016d6:	dbf0      	blt.n	80016ba <_read+0x12>
  }

  return len;
 80016d8:	687b      	ldr	r3, [r7, #4]
}
 80016da:	4618      	mov	r0, r3
 80016dc:	3718      	adds	r7, #24
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}

080016e2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016e2:	b580      	push	{r7, lr}
 80016e4:	b086      	sub	sp, #24
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	60f8      	str	r0, [r7, #12]
 80016ea:	60b9      	str	r1, [r7, #8]
 80016ec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016ee:	2300      	movs	r3, #0
 80016f0:	617b      	str	r3, [r7, #20]
 80016f2:	e009      	b.n	8001708 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	1c5a      	adds	r2, r3, #1
 80016f8:	60ba      	str	r2, [r7, #8]
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	4618      	mov	r0, r3
 80016fe:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	3301      	adds	r3, #1
 8001706:	617b      	str	r3, [r7, #20]
 8001708:	697a      	ldr	r2, [r7, #20]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	429a      	cmp	r2, r3
 800170e:	dbf1      	blt.n	80016f4 <_write+0x12>
  }
  return len;
 8001710:	687b      	ldr	r3, [r7, #4]
}
 8001712:	4618      	mov	r0, r3
 8001714:	3718      	adds	r7, #24
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}

0800171a <_close>:

int _close(int file)
{
 800171a:	b480      	push	{r7}
 800171c:	b083      	sub	sp, #12
 800171e:	af00      	add	r7, sp, #0
 8001720:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001722:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001726:	4618      	mov	r0, r3
 8001728:	370c      	adds	r7, #12
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr

08001732 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001732:	b480      	push	{r7}
 8001734:	b083      	sub	sp, #12
 8001736:	af00      	add	r7, sp, #0
 8001738:	6078      	str	r0, [r7, #4]
 800173a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001742:	605a      	str	r2, [r3, #4]
  return 0;
 8001744:	2300      	movs	r3, #0
}
 8001746:	4618      	mov	r0, r3
 8001748:	370c      	adds	r7, #12
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr

08001752 <_isatty>:

int _isatty(int file)
{
 8001752:	b480      	push	{r7}
 8001754:	b083      	sub	sp, #12
 8001756:	af00      	add	r7, sp, #0
 8001758:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800175a:	2301      	movs	r3, #1
}
 800175c:	4618      	mov	r0, r3
 800175e:	370c      	adds	r7, #12
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr

08001768 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001768:	b480      	push	{r7}
 800176a:	b085      	sub	sp, #20
 800176c:	af00      	add	r7, sp, #0
 800176e:	60f8      	str	r0, [r7, #12]
 8001770:	60b9      	str	r1, [r7, #8]
 8001772:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001774:	2300      	movs	r3, #0
}
 8001776:	4618      	mov	r0, r3
 8001778:	3714      	adds	r7, #20
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
	...

08001784 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b086      	sub	sp, #24
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800178c:	4a14      	ldr	r2, [pc, #80]	@ (80017e0 <_sbrk+0x5c>)
 800178e:	4b15      	ldr	r3, [pc, #84]	@ (80017e4 <_sbrk+0x60>)
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001798:	4b13      	ldr	r3, [pc, #76]	@ (80017e8 <_sbrk+0x64>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d102      	bne.n	80017a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017a0:	4b11      	ldr	r3, [pc, #68]	@ (80017e8 <_sbrk+0x64>)
 80017a2:	4a12      	ldr	r2, [pc, #72]	@ (80017ec <_sbrk+0x68>)
 80017a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017a6:	4b10      	ldr	r3, [pc, #64]	@ (80017e8 <_sbrk+0x64>)
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	4413      	add	r3, r2
 80017ae:	693a      	ldr	r2, [r7, #16]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d207      	bcs.n	80017c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017b4:	f005 fc52 	bl	800705c <__errno>
 80017b8:	4603      	mov	r3, r0
 80017ba:	220c      	movs	r2, #12
 80017bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017be:	f04f 33ff 	mov.w	r3, #4294967295
 80017c2:	e009      	b.n	80017d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017c4:	4b08      	ldr	r3, [pc, #32]	@ (80017e8 <_sbrk+0x64>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017ca:	4b07      	ldr	r3, [pc, #28]	@ (80017e8 <_sbrk+0x64>)
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	4413      	add	r3, r2
 80017d2:	4a05      	ldr	r2, [pc, #20]	@ (80017e8 <_sbrk+0x64>)
 80017d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017d6:	68fb      	ldr	r3, [r7, #12]
}
 80017d8:	4618      	mov	r0, r3
 80017da:	3718      	adds	r7, #24
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	20030000 	.word	0x20030000
 80017e4:	00000400 	.word	0x00000400
 80017e8:	200002f0 	.word	0x200002f0
 80017ec:	20000448 	.word	0x20000448

080017f0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80017f4:	4b06      	ldr	r3, [pc, #24]	@ (8001810 <SystemInit+0x20>)
 80017f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017fa:	4a05      	ldr	r2, [pc, #20]	@ (8001810 <SystemInit+0x20>)
 80017fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001800:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001804:	bf00      	nop
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	e000ed00 	.word	0xe000ed00

08001814 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8001814:	b480      	push	{r7}
 8001816:	b087      	sub	sp, #28
 8001818:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 800181a:	4b4f      	ldr	r3, [pc, #316]	@ (8001958 <SystemCoreClockUpdate+0x144>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f003 0308 	and.w	r3, r3, #8
 8001822:	2b00      	cmp	r3, #0
 8001824:	d107      	bne.n	8001836 <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 8001826:	4b4c      	ldr	r3, [pc, #304]	@ (8001958 <SystemCoreClockUpdate+0x144>)
 8001828:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800182c:	0a1b      	lsrs	r3, r3, #8
 800182e:	f003 030f 	and.w	r3, r3, #15
 8001832:	617b      	str	r3, [r7, #20]
 8001834:	e005      	b.n	8001842 <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 8001836:	4b48      	ldr	r3, [pc, #288]	@ (8001958 <SystemCoreClockUpdate+0x144>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	091b      	lsrs	r3, r3, #4
 800183c:	f003 030f 	and.w	r3, r3, #15
 8001840:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 8001842:	4a46      	ldr	r2, [pc, #280]	@ (800195c <SystemCoreClockUpdate+0x148>)
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800184a:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800184c:	4b42      	ldr	r3, [pc, #264]	@ (8001958 <SystemCoreClockUpdate+0x144>)
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	f003 030c 	and.w	r3, r3, #12
 8001854:	2b0c      	cmp	r3, #12
 8001856:	d866      	bhi.n	8001926 <SystemCoreClockUpdate+0x112>
 8001858:	a201      	add	r2, pc, #4	@ (adr r2, 8001860 <SystemCoreClockUpdate+0x4c>)
 800185a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800185e:	bf00      	nop
 8001860:	08001895 	.word	0x08001895
 8001864:	08001927 	.word	0x08001927
 8001868:	08001927 	.word	0x08001927
 800186c:	08001927 	.word	0x08001927
 8001870:	0800189d 	.word	0x0800189d
 8001874:	08001927 	.word	0x08001927
 8001878:	08001927 	.word	0x08001927
 800187c:	08001927 	.word	0x08001927
 8001880:	080018a5 	.word	0x080018a5
 8001884:	08001927 	.word	0x08001927
 8001888:	08001927 	.word	0x08001927
 800188c:	08001927 	.word	0x08001927
 8001890:	080018ad 	.word	0x080018ad
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8001894:	4a32      	ldr	r2, [pc, #200]	@ (8001960 <SystemCoreClockUpdate+0x14c>)
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	6013      	str	r3, [r2, #0]
      break;
 800189a:	e048      	b.n	800192e <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800189c:	4b30      	ldr	r3, [pc, #192]	@ (8001960 <SystemCoreClockUpdate+0x14c>)
 800189e:	4a31      	ldr	r2, [pc, #196]	@ (8001964 <SystemCoreClockUpdate+0x150>)
 80018a0:	601a      	str	r2, [r3, #0]
      break;
 80018a2:	e044      	b.n	800192e <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80018a4:	4b2e      	ldr	r3, [pc, #184]	@ (8001960 <SystemCoreClockUpdate+0x14c>)
 80018a6:	4a2f      	ldr	r2, [pc, #188]	@ (8001964 <SystemCoreClockUpdate+0x150>)
 80018a8:	601a      	str	r2, [r3, #0]
      break;
 80018aa:	e040      	b.n	800192e <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80018ac:	4b2a      	ldr	r3, [pc, #168]	@ (8001958 <SystemCoreClockUpdate+0x144>)
 80018ae:	68db      	ldr	r3, [r3, #12]
 80018b0:	f003 0303 	and.w	r3, r3, #3
 80018b4:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 80018b6:	4b28      	ldr	r3, [pc, #160]	@ (8001958 <SystemCoreClockUpdate+0x144>)
 80018b8:	68db      	ldr	r3, [r3, #12]
 80018ba:	091b      	lsrs	r3, r3, #4
 80018bc:	f003 030f 	and.w	r3, r3, #15
 80018c0:	3301      	adds	r3, #1
 80018c2:	60bb      	str	r3, [r7, #8]

      switch (pllsource)
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	2b02      	cmp	r3, #2
 80018c8:	d003      	beq.n	80018d2 <SystemCoreClockUpdate+0xbe>
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	2b03      	cmp	r3, #3
 80018ce:	d006      	beq.n	80018de <SystemCoreClockUpdate+0xca>
 80018d0:	e00b      	b.n	80018ea <SystemCoreClockUpdate+0xd6>
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 80018d2:	4a24      	ldr	r2, [pc, #144]	@ (8001964 <SystemCoreClockUpdate+0x150>)
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80018da:	613b      	str	r3, [r7, #16]
          break;
 80018dc:	e00b      	b.n	80018f6 <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 80018de:	4a21      	ldr	r2, [pc, #132]	@ (8001964 <SystemCoreClockUpdate+0x150>)
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80018e6:	613b      	str	r3, [r7, #16]
          break;
 80018e8:	e005      	b.n	80018f6 <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 80018ea:	697a      	ldr	r2, [r7, #20]
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80018f2:	613b      	str	r3, [r7, #16]
          break;
 80018f4:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 80018f6:	4b18      	ldr	r3, [pc, #96]	@ (8001958 <SystemCoreClockUpdate+0x144>)
 80018f8:	68db      	ldr	r3, [r3, #12]
 80018fa:	0a1b      	lsrs	r3, r3, #8
 80018fc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	fb02 f303 	mul.w	r3, r2, r3
 8001906:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 8001908:	4b13      	ldr	r3, [pc, #76]	@ (8001958 <SystemCoreClockUpdate+0x144>)
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	0e5b      	lsrs	r3, r3, #25
 800190e:	f003 0303 	and.w	r3, r3, #3
 8001912:	3301      	adds	r3, #1
 8001914:	005b      	lsls	r3, r3, #1
 8001916:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 8001918:	693a      	ldr	r2, [r7, #16]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001920:	4a0f      	ldr	r2, [pc, #60]	@ (8001960 <SystemCoreClockUpdate+0x14c>)
 8001922:	6013      	str	r3, [r2, #0]
      break;
 8001924:	e003      	b.n	800192e <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 8001926:	4a0e      	ldr	r2, [pc, #56]	@ (8001960 <SystemCoreClockUpdate+0x14c>)
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	6013      	str	r3, [r2, #0]
      break;
 800192c:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 800192e:	4b0a      	ldr	r3, [pc, #40]	@ (8001958 <SystemCoreClockUpdate+0x144>)
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	091b      	lsrs	r3, r3, #4
 8001934:	f003 030f 	and.w	r3, r3, #15
 8001938:	4a0b      	ldr	r2, [pc, #44]	@ (8001968 <SystemCoreClockUpdate+0x154>)
 800193a:	5cd3      	ldrb	r3, [r2, r3]
 800193c:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 800193e:	4b08      	ldr	r3, [pc, #32]	@ (8001960 <SystemCoreClockUpdate+0x14c>)
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	fa22 f303 	lsr.w	r3, r2, r3
 8001948:	4a05      	ldr	r2, [pc, #20]	@ (8001960 <SystemCoreClockUpdate+0x14c>)
 800194a:	6013      	str	r3, [r2, #0]
}
 800194c:	bf00      	nop
 800194e:	371c      	adds	r7, #28
 8001950:	46bd      	mov	sp, r7
 8001952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001956:	4770      	bx	lr
 8001958:	40021000 	.word	0x40021000
 800195c:	0800a7e8 	.word	0x0800a7e8
 8001960:	20000000 	.word	0x20000000
 8001964:	00f42400 	.word	0x00f42400
 8001968:	0800a7d0 	.word	0x0800a7d0

0800196c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 800196c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019a4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001970:	f7ff ff3e 	bl	80017f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001974:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001976:	e003      	b.n	8001980 <LoopCopyDataInit>

08001978 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001978:	4b0b      	ldr	r3, [pc, #44]	@ (80019a8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800197a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800197c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800197e:	3104      	adds	r1, #4

08001980 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001980:	480a      	ldr	r0, [pc, #40]	@ (80019ac <LoopForever+0xa>)
	ldr	r3, =_edata
 8001982:	4b0b      	ldr	r3, [pc, #44]	@ (80019b0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001984:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001986:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001988:	d3f6      	bcc.n	8001978 <CopyDataInit>
	ldr	r2, =_sbss
 800198a:	4a0a      	ldr	r2, [pc, #40]	@ (80019b4 <LoopForever+0x12>)
	b	LoopFillZerobss
 800198c:	e002      	b.n	8001994 <LoopFillZerobss>

0800198e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800198e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001990:	f842 3b04 	str.w	r3, [r2], #4

08001994 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001994:	4b08      	ldr	r3, [pc, #32]	@ (80019b8 <LoopForever+0x16>)
	cmp	r2, r3
 8001996:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001998:	d3f9      	bcc.n	800198e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800199a:	f005 fb65 	bl	8007068 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800199e:	f7ff fb4b 	bl	8001038 <main>

080019a2 <LoopForever>:

LoopForever:
    b LoopForever
 80019a2:	e7fe      	b.n	80019a2 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80019a4:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 80019a8:	0800ac8c 	.word	0x0800ac8c
	ldr	r0, =_sdata
 80019ac:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80019b0:	200001d4 	.word	0x200001d4
	ldr	r2, =_sbss
 80019b4:	200001d4 	.word	0x200001d4
	ldr	r3, = _ebss
 80019b8:	20000444 	.word	0x20000444

080019bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80019bc:	e7fe      	b.n	80019bc <ADC1_2_IRQHandler>

080019be <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019be:	b580      	push	{r7, lr}
 80019c0:	b082      	sub	sp, #8
 80019c2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80019c4:	2300      	movs	r3, #0
 80019c6:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80019c8:	2004      	movs	r0, #4
 80019ca:	f001 fc51 	bl	8003270 <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 80019ce:	f7ff ff21 	bl	8001814 <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019d2:	2007      	movs	r0, #7
 80019d4:	f000 f80e 	bl	80019f4 <HAL_InitTick>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d002      	beq.n	80019e4 <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 80019de:	2301      	movs	r3, #1
 80019e0:	71fb      	strb	r3, [r7, #7]
 80019e2:	e001      	b.n	80019e8 <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80019e4:	f7ff fd22 	bl	800142c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80019e8:	79fb      	ldrb	r3, [r7, #7]
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3708      	adds	r7, #8
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
	...

080019f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b084      	sub	sp, #16
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80019fc:	2300      	movs	r3, #0
 80019fe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001a00:	4b17      	ldr	r3, [pc, #92]	@ (8001a60 <HAL_InitTick+0x6c>)
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d023      	beq.n	8001a50 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001a08:	4b16      	ldr	r3, [pc, #88]	@ (8001a64 <HAL_InitTick+0x70>)
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	4b14      	ldr	r3, [pc, #80]	@ (8001a60 <HAL_InitTick+0x6c>)
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	4619      	mov	r1, r3
 8001a12:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a16:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f001 fc4b 	bl	80032ba <HAL_SYSTICK_Config>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d10f      	bne.n	8001a4a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2b07      	cmp	r3, #7
 8001a2e:	d809      	bhi.n	8001a44 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a30:	2200      	movs	r2, #0
 8001a32:	6879      	ldr	r1, [r7, #4]
 8001a34:	f04f 30ff 	mov.w	r0, #4294967295
 8001a38:	f001 fc25 	bl	8003286 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a3c:	4a0a      	ldr	r2, [pc, #40]	@ (8001a68 <HAL_InitTick+0x74>)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6013      	str	r3, [r2, #0]
 8001a42:	e007      	b.n	8001a54 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001a44:	2301      	movs	r3, #1
 8001a46:	73fb      	strb	r3, [r7, #15]
 8001a48:	e004      	b.n	8001a54 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	73fb      	strb	r3, [r7, #15]
 8001a4e:	e001      	b.n	8001a54 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a50:	2301      	movs	r3, #1
 8001a52:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a54:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3710      	adds	r7, #16
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	20000008 	.word	0x20000008
 8001a64:	20000000 	.word	0x20000000
 8001a68:	20000004 	.word	0x20000004

08001a6c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a70:	4b06      	ldr	r3, [pc, #24]	@ (8001a8c <HAL_IncTick+0x20>)
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	461a      	mov	r2, r3
 8001a76:	4b06      	ldr	r3, [pc, #24]	@ (8001a90 <HAL_IncTick+0x24>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4413      	add	r3, r2
 8001a7c:	4a04      	ldr	r2, [pc, #16]	@ (8001a90 <HAL_IncTick+0x24>)
 8001a7e:	6013      	str	r3, [r2, #0]
}
 8001a80:	bf00      	nop
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr
 8001a8a:	bf00      	nop
 8001a8c:	20000008 	.word	0x20000008
 8001a90:	200002f4 	.word	0x200002f4

08001a94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  return uwTick;
 8001a98:	4b03      	ldr	r3, [pc, #12]	@ (8001aa8 <HAL_GetTick+0x14>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	200002f4 	.word	0x200002f4

08001aac <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
 8001ab4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	431a      	orrs	r2, r3
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	609a      	str	r2, [r3, #8]
}
 8001ac6:	bf00      	nop
 8001ac8:	370c      	adds	r7, #12
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr

08001ad2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001ad2:	b480      	push	{r7}
 8001ad4:	b083      	sub	sp, #12
 8001ad6:	af00      	add	r7, sp, #0
 8001ad8:	6078      	str	r0, [r7, #4]
 8001ada:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	689b      	ldr	r3, [r3, #8]
 8001ae0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	431a      	orrs	r2, r3
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	609a      	str	r2, [r3, #8]
}
 8001aec:	bf00      	nop
 8001aee:	370c      	adds	r7, #12
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr

08001af8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b083      	sub	sp, #12
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	370c      	adds	r7, #12
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr

08001b14 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b087      	sub	sp, #28
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	60f8      	str	r0, [r7, #12]
 8001b1c:	60b9      	str	r1, [r7, #8]
 8001b1e:	607a      	str	r2, [r7, #4]
 8001b20:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	3360      	adds	r3, #96	@ 0x60
 8001b26:	461a      	mov	r2, r3
 8001b28:	68bb      	ldr	r3, [r7, #8]
 8001b2a:	009b      	lsls	r3, r3, #2
 8001b2c:	4413      	add	r3, r2
 8001b2e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	681a      	ldr	r2, [r3, #0]
 8001b34:	4b08      	ldr	r3, [pc, #32]	@ (8001b58 <LL_ADC_SetOffset+0x44>)
 8001b36:	4013      	ands	r3, r2
 8001b38:	687a      	ldr	r2, [r7, #4]
 8001b3a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001b3e:	683a      	ldr	r2, [r7, #0]
 8001b40:	430a      	orrs	r2, r1
 8001b42:	4313      	orrs	r3, r2
 8001b44:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001b4c:	bf00      	nop
 8001b4e:	371c      	adds	r7, #28
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr
 8001b58:	03fff000 	.word	0x03fff000

08001b5c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b085      	sub	sp, #20
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
 8001b64:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	3360      	adds	r3, #96	@ 0x60
 8001b6a:	461a      	mov	r2, r3
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	4413      	add	r3, r2
 8001b72:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3714      	adds	r7, #20
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr

08001b88 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b087      	sub	sp, #28
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	60f8      	str	r0, [r7, #12]
 8001b90:	60b9      	str	r1, [r7, #8]
 8001b92:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	3360      	adds	r3, #96	@ 0x60
 8001b98:	461a      	mov	r2, r3
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	009b      	lsls	r3, r3, #2
 8001b9e:	4413      	add	r3, r2
 8001ba0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	431a      	orrs	r2, r3
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001bb2:	bf00      	nop
 8001bb4:	371c      	adds	r7, #28
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbc:	4770      	bx	lr

08001bbe <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001bbe:	b480      	push	{r7}
 8001bc0:	b083      	sub	sp, #12
 8001bc2:	af00      	add	r7, sp, #0
 8001bc4:	6078      	str	r0, [r7, #4]
 8001bc6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	695b      	ldr	r3, [r3, #20]
 8001bcc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	431a      	orrs	r2, r3
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	615a      	str	r2, [r3, #20]
}
 8001bd8:	bf00      	nop
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	68db      	ldr	r3, [r3, #12]
 8001bf0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d101      	bne.n	8001bfc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	e000      	b.n	8001bfe <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001bfc:	2300      	movs	r3, #0
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	370c      	adds	r7, #12
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr

08001c0a <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L5, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001c0a:	b480      	push	{r7}
 8001c0c:	b087      	sub	sp, #28
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	60f8      	str	r0, [r7, #12]
 8001c12:	60b9      	str	r1, [r7, #8]
 8001c14:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	3330      	adds	r3, #48	@ 0x30
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	0a1b      	lsrs	r3, r3, #8
 8001c20:	009b      	lsls	r3, r3, #2
 8001c22:	f003 030c 	and.w	r3, r3, #12
 8001c26:	4413      	add	r3, r2
 8001c28:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	68bb      	ldr	r3, [r7, #8]
 8001c30:	f003 031f 	and.w	r3, r3, #31
 8001c34:	211f      	movs	r1, #31
 8001c36:	fa01 f303 	lsl.w	r3, r1, r3
 8001c3a:	43db      	mvns	r3, r3
 8001c3c:	401a      	ands	r2, r3
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	0e9b      	lsrs	r3, r3, #26
 8001c42:	f003 011f 	and.w	r1, r3, #31
 8001c46:	68bb      	ldr	r3, [r7, #8]
 8001c48:	f003 031f 	and.w	r3, r3, #31
 8001c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c50:	431a      	orrs	r2, r3
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001c56:	bf00      	nop
 8001c58:	371c      	adds	r7, #28
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr

08001c62 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001c62:	b480      	push	{r7}
 8001c64:	b087      	sub	sp, #28
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	60f8      	str	r0, [r7, #12]
 8001c6a:	60b9      	str	r1, [r7, #8]
 8001c6c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	3314      	adds	r3, #20
 8001c72:	461a      	mov	r2, r3
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	0e5b      	lsrs	r3, r3, #25
 8001c78:	009b      	lsls	r3, r3, #2
 8001c7a:	f003 0304 	and.w	r3, r3, #4
 8001c7e:	4413      	add	r3, r2
 8001c80:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	0d1b      	lsrs	r3, r3, #20
 8001c8a:	f003 031f 	and.w	r3, r3, #31
 8001c8e:	2107      	movs	r1, #7
 8001c90:	fa01 f303 	lsl.w	r3, r1, r3
 8001c94:	43db      	mvns	r3, r3
 8001c96:	401a      	ands	r2, r3
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	0d1b      	lsrs	r3, r3, #20
 8001c9c:	f003 031f 	and.w	r3, r3, #31
 8001ca0:	6879      	ldr	r1, [r7, #4]
 8001ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ca6:	431a      	orrs	r2, r3
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001cac:	bf00      	nop
 8001cae:	371c      	adds	r7, #28
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr

08001cb8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b085      	sub	sp, #20
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	60f8      	str	r0, [r7, #12]
 8001cc0:	60b9      	str	r1, [r7, #8]
 8001cc2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cd0:	43db      	mvns	r3, r3
 8001cd2:	401a      	ands	r2, r3
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	f003 0318 	and.w	r3, r3, #24
 8001cda:	4908      	ldr	r1, [pc, #32]	@ (8001cfc <LL_ADC_SetChannelSingleDiff+0x44>)
 8001cdc:	40d9      	lsrs	r1, r3
 8001cde:	68bb      	ldr	r3, [r7, #8]
 8001ce0:	400b      	ands	r3, r1
 8001ce2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ce6:	431a      	orrs	r2, r3
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001cee:	bf00      	nop
 8001cf0:	3714      	adds	r7, #20
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	0007ffff 	.word	0x0007ffff

08001d00 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	f003 031f 	and.w	r3, r3, #31
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	370c      	adds	r7, #12
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr

08001d1c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b083      	sub	sp, #12
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	370c      	adds	r7, #12
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr

08001d38 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	689b      	ldr	r3, [r3, #8]
 8001d44:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001d48:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001d4c:	687a      	ldr	r2, [r7, #4]
 8001d4e:	6093      	str	r3, [r2, #8]
}
 8001d50:	bf00      	nop
 8001d52:	370c      	adds	r7, #12
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr

08001d5c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001d6c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001d70:	d101      	bne.n	8001d76 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001d72:	2301      	movs	r3, #1
 8001d74:	e000      	b.n	8001d78 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001d76:	2300      	movs	r3, #0
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	370c      	adds	r7, #12
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr

08001d84 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001d94:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001d98:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001da0:	bf00      	nop
 8001da2:	370c      	adds	r7, #12
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr

08001dac <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dbc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001dc0:	d101      	bne.n	8001dc6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e000      	b.n	8001dc8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001dc6:	2300      	movs	r3, #0
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	370c      	adds	r7, #12
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr

08001dd4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001de4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001de8:	f043 0201 	orr.w	r2, r3, #1
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001df0:	bf00      	nop
 8001df2:	370c      	adds	r7, #12
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr

08001dfc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001e0c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001e10:	f043 0202 	orr.w	r2, r3, #2
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001e18:	bf00      	nop
 8001e1a:	370c      	adds	r7, #12
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr

08001e24 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	f003 0301 	and.w	r3, r3, #1
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d101      	bne.n	8001e3c <LL_ADC_IsEnabled+0x18>
 8001e38:	2301      	movs	r3, #1
 8001e3a:	e000      	b.n	8001e3e <LL_ADC_IsEnabled+0x1a>
 8001e3c:	2300      	movs	r3, #0
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	370c      	adds	r7, #12
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr

08001e4a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001e4a:	b480      	push	{r7}
 8001e4c:	b083      	sub	sp, #12
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	f003 0302 	and.w	r3, r3, #2
 8001e5a:	2b02      	cmp	r3, #2
 8001e5c:	d101      	bne.n	8001e62 <LL_ADC_IsDisableOngoing+0x18>
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e000      	b.n	8001e64 <LL_ADC_IsDisableOngoing+0x1a>
 8001e62:	2300      	movs	r3, #0
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001e80:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001e84:	f043 0204 	orr.w	r2, r3, #4
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	f003 0304 	and.w	r3, r3, #4
 8001ea8:	2b04      	cmp	r3, #4
 8001eaa:	d101      	bne.n	8001eb0 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001eac:	2301      	movs	r3, #1
 8001eae:	e000      	b.n	8001eb2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001eb0:	2300      	movs	r3, #0
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	370c      	adds	r7, #12
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr

08001ebe <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001ebe:	b480      	push	{r7}
 8001ec0:	b083      	sub	sp, #12
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	f003 0308 	and.w	r3, r3, #8
 8001ece:	2b08      	cmp	r3, #8
 8001ed0:	d101      	bne.n	8001ed6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e000      	b.n	8001ed8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001ed6:	2300      	movs	r3, #0
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	370c      	adds	r7, #12
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr

08001ee4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001ee4:	b590      	push	{r4, r7, lr}
 8001ee6:	b089      	sub	sp, #36	@ 0x24
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001eec:	2300      	movs	r3, #0
 8001eee:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d101      	bne.n	8001efe <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	e12e      	b.n	800215c <HAL_ADC_Init+0x278>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	691b      	ldr	r3, [r3, #16]
 8001f02:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d109      	bne.n	8001f20 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f0c:	6878      	ldr	r0, [r7, #4]
 8001f0e:	f7ff fab1 	bl	8001474 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7ff ff19 	bl	8001d5c <LL_ADC_IsDeepPowerDownEnabled>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d004      	beq.n	8001f3a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4618      	mov	r0, r3
 8001f36:	f7ff feff 	bl	8001d38 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f7ff ff34 	bl	8001dac <LL_ADC_IsInternalRegulatorEnabled>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d115      	bne.n	8001f76 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f7ff ff18 	bl	8001d84 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f54:	4b83      	ldr	r3, [pc, #524]	@ (8002164 <HAL_ADC_Init+0x280>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	099b      	lsrs	r3, r3, #6
 8001f5a:	4a83      	ldr	r2, [pc, #524]	@ (8002168 <HAL_ADC_Init+0x284>)
 8001f5c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f60:	099b      	lsrs	r3, r3, #6
 8001f62:	3301      	adds	r3, #1
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001f68:	e002      	b.n	8001f70 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	3b01      	subs	r3, #1
 8001f6e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d1f9      	bne.n	8001f6a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f7ff ff16 	bl	8001dac <LL_ADC_IsInternalRegulatorEnabled>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d10d      	bne.n	8001fa2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f8a:	f043 0210 	orr.w	r2, r3, #16
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f96:	f043 0201 	orr.w	r2, r3, #1
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7ff ff76 	bl	8001e98 <LL_ADC_REG_IsConversionOngoing>
 8001fac:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fb2:	f003 0310 	and.w	r3, r3, #16
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	f040 80c7 	bne.w	800214a <HAL_ADC_Init+0x266>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	f040 80c3 	bne.w	800214a <HAL_ADC_Init+0x266>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fc8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001fcc:	f043 0202 	orr.w	r2, r3, #2
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f7ff ff23 	bl	8001e24 <LL_ADC_IsEnabled>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d110      	bne.n	8002006 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001fe4:	4861      	ldr	r0, [pc, #388]	@ (800216c <HAL_ADC_Init+0x288>)
 8001fe6:	f7ff ff1d 	bl	8001e24 <LL_ADC_IsEnabled>
 8001fea:	4604      	mov	r4, r0
 8001fec:	4860      	ldr	r0, [pc, #384]	@ (8002170 <HAL_ADC_Init+0x28c>)
 8001fee:	f7ff ff19 	bl	8001e24 <LL_ADC_IsEnabled>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	4323      	orrs	r3, r4
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d105      	bne.n	8002006 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	4619      	mov	r1, r3
 8002000:	485c      	ldr	r0, [pc, #368]	@ (8002174 <HAL_ADC_Init+0x290>)
 8002002:	f7ff fd53 	bl	8001aac <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	7e5b      	ldrb	r3, [r3, #25]
 800200a:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002010:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002016:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800201c:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002024:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002026:	4313      	orrs	r3, r2
 8002028:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002030:	2b01      	cmp	r3, #1
 8002032:	d106      	bne.n	8002042 <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002038:	3b01      	subs	r3, #1
 800203a:	045b      	lsls	r3, r3, #17
 800203c:	69ba      	ldr	r2, [r7, #24]
 800203e:	4313      	orrs	r3, r2
 8002040:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002046:	2b00      	cmp	r3, #0
 8002048:	d009      	beq.n	800205e <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800204e:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002056:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002058:	69ba      	ldr	r2, [r7, #24]
 800205a:	4313      	orrs	r3, r2
 800205c:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	68da      	ldr	r2, [r3, #12]
 8002064:	4b44      	ldr	r3, [pc, #272]	@ (8002178 <HAL_ADC_Init+0x294>)
 8002066:	4013      	ands	r3, r2
 8002068:	687a      	ldr	r2, [r7, #4]
 800206a:	6812      	ldr	r2, [r2, #0]
 800206c:	69b9      	ldr	r1, [r7, #24]
 800206e:	430b      	orrs	r3, r1
 8002070:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4618      	mov	r0, r3
 8002078:	f7ff ff21 	bl	8001ebe <LL_ADC_INJ_IsConversionOngoing>
 800207c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d140      	bne.n	8002106 <HAL_ADC_Init+0x222>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d13d      	bne.n	8002106 <HAL_ADC_Init+0x222>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	7e1b      	ldrb	r3, [r3, #24]
 8002092:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002094:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800209c:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800209e:	4313      	orrs	r3, r2
 80020a0:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	68db      	ldr	r3, [r3, #12]
 80020a8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80020ac:	f023 0306 	bic.w	r3, r3, #6
 80020b0:	687a      	ldr	r2, [r7, #4]
 80020b2:	6812      	ldr	r2, [r2, #0]
 80020b4:	69b9      	ldr	r1, [r7, #24]
 80020b6:	430b      	orrs	r3, r1
 80020b8:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80020c0:	2b01      	cmp	r3, #1
 80020c2:	d118      	bne.n	80020f6 <HAL_ADC_Init+0x212>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	691b      	ldr	r3, [r3, #16]
 80020ca:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80020ce:	f023 0304 	bic.w	r3, r3, #4
 80020d2:	687a      	ldr	r2, [r7, #4]
 80020d4:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80020d6:	687a      	ldr	r2, [r7, #4]
 80020d8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80020da:	4311      	orrs	r1, r2
 80020dc:	687a      	ldr	r2, [r7, #4]
 80020de:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80020e0:	4311      	orrs	r1, r2
 80020e2:	687a      	ldr	r2, [r7, #4]
 80020e4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80020e6:	430a      	orrs	r2, r1
 80020e8:	431a      	orrs	r2, r3
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f042 0201 	orr.w	r2, r2, #1
 80020f2:	611a      	str	r2, [r3, #16]
 80020f4:	e007      	b.n	8002106 <HAL_ADC_Init+0x222>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	691a      	ldr	r2, [r3, #16]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f022 0201 	bic.w	r2, r2, #1
 8002104:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	691b      	ldr	r3, [r3, #16]
 800210a:	2b01      	cmp	r3, #1
 800210c:	d10c      	bne.n	8002128 <HAL_ADC_Init+0x244>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002114:	f023 010f 	bic.w	r1, r3, #15
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	69db      	ldr	r3, [r3, #28]
 800211c:	1e5a      	subs	r2, r3, #1
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	430a      	orrs	r2, r1
 8002124:	631a      	str	r2, [r3, #48]	@ 0x30
 8002126:	e007      	b.n	8002138 <HAL_ADC_Init+0x254>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f022 020f 	bic.w	r2, r2, #15
 8002136:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800213c:	f023 0303 	bic.w	r3, r3, #3
 8002140:	f043 0201 	orr.w	r2, r3, #1
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	659a      	str	r2, [r3, #88]	@ 0x58
 8002148:	e007      	b.n	800215a <HAL_ADC_Init+0x276>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800214e:	f043 0210 	orr.w	r2, r3, #16
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800215a:	7ffb      	ldrb	r3, [r7, #31]
}
 800215c:	4618      	mov	r0, r3
 800215e:	3724      	adds	r7, #36	@ 0x24
 8002160:	46bd      	mov	sp, r7
 8002162:	bd90      	pop	{r4, r7, pc}
 8002164:	20000000 	.word	0x20000000
 8002168:	053e2d63 	.word	0x053e2d63
 800216c:	42028000 	.word	0x42028000
 8002170:	42028100 	.word	0x42028100
 8002174:	42028300 	.word	0x42028300
 8002178:	fff0c007 	.word	0xfff0c007

0800217c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b086      	sub	sp, #24
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002184:	4857      	ldr	r0, [pc, #348]	@ (80022e4 <HAL_ADC_Start+0x168>)
 8002186:	f7ff fdbb 	bl	8001d00 <LL_ADC_GetMultimode>
 800218a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4618      	mov	r0, r3
 8002192:	f7ff fe81 	bl	8001e98 <LL_ADC_REG_IsConversionOngoing>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	f040 809c 	bne.w	80022d6 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d101      	bne.n	80021ac <HAL_ADC_Start+0x30>
 80021a8:	2302      	movs	r3, #2
 80021aa:	e097      	b.n	80022dc <HAL_ADC_Start+0x160>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2201      	movs	r2, #1
 80021b0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80021b4:	6878      	ldr	r0, [r7, #4]
 80021b6:	f000 fd6b 	bl	8002c90 <ADC_Enable>
 80021ba:	4603      	mov	r3, r0
 80021bc:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80021be:	7dfb      	ldrb	r3, [r7, #23]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	f040 8083 	bne.w	80022cc <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ca:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80021ce:	f023 0301 	bic.w	r3, r3, #1
 80021d2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a42      	ldr	r2, [pc, #264]	@ (80022e8 <HAL_ADC_Start+0x16c>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d002      	beq.n	80021ea <HAL_ADC_Start+0x6e>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	e000      	b.n	80021ec <HAL_ADC_Start+0x70>
 80021ea:	4b40      	ldr	r3, [pc, #256]	@ (80022ec <HAL_ADC_Start+0x170>)
 80021ec:	687a      	ldr	r2, [r7, #4]
 80021ee:	6812      	ldr	r2, [r2, #0]
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d002      	beq.n	80021fa <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d105      	bne.n	8002206 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021fe:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800220a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800220e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002212:	d106      	bne.n	8002222 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002218:	f023 0206 	bic.w	r2, r3, #6
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002220:	e002      	b.n	8002228 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2200      	movs	r2, #0
 8002226:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	221c      	movs	r2, #28
 800222e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2200      	movs	r2, #0
 8002234:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a2a      	ldr	r2, [pc, #168]	@ (80022e8 <HAL_ADC_Start+0x16c>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d002      	beq.n	8002248 <HAL_ADC_Start+0xcc>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	e000      	b.n	800224a <HAL_ADC_Start+0xce>
 8002248:	4b28      	ldr	r3, [pc, #160]	@ (80022ec <HAL_ADC_Start+0x170>)
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	6812      	ldr	r2, [r2, #0]
 800224e:	4293      	cmp	r3, r2
 8002250:	d008      	beq.n	8002264 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d005      	beq.n	8002264 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002258:	693b      	ldr	r3, [r7, #16]
 800225a:	2b05      	cmp	r3, #5
 800225c:	d002      	beq.n	8002264 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	2b09      	cmp	r3, #9
 8002262:	d114      	bne.n	800228e <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	68db      	ldr	r3, [r3, #12]
 800226a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800226e:	2b00      	cmp	r3, #0
 8002270:	d007      	beq.n	8002282 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002276:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800227a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4618      	mov	r0, r3
 8002288:	f7ff fdf2 	bl	8001e70 <LL_ADC_REG_StartConversion>
 800228c:	e025      	b.n	80022da <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002292:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	659a      	str	r2, [r3, #88]	@ 0x58
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a12      	ldr	r2, [pc, #72]	@ (80022e8 <HAL_ADC_Start+0x16c>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d002      	beq.n	80022aa <HAL_ADC_Start+0x12e>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	e000      	b.n	80022ac <HAL_ADC_Start+0x130>
 80022aa:	4b10      	ldr	r3, [pc, #64]	@ (80022ec <HAL_ADC_Start+0x170>)
 80022ac:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	68db      	ldr	r3, [r3, #12]
 80022b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d00f      	beq.n	80022da <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022be:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80022c2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	659a      	str	r2, [r3, #88]	@ 0x58
 80022ca:	e006      	b.n	80022da <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2200      	movs	r2, #0
 80022d0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 80022d4:	e001      	b.n	80022da <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80022d6:	2302      	movs	r3, #2
 80022d8:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80022da:	7dfb      	ldrb	r3, [r7, #23]
}
 80022dc:	4618      	mov	r0, r3
 80022de:	3718      	adds	r7, #24
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	42028300 	.word	0x42028300
 80022e8:	42028100 	.word	0x42028100
 80022ec:	42028000 	.word	0x42028000

080022f0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b088      	sub	sp, #32
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
 80022f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80022fa:	4866      	ldr	r0, [pc, #408]	@ (8002494 <HAL_ADC_PollForConversion+0x1a4>)
 80022fc:	f7ff fd00 	bl	8001d00 <LL_ADC_GetMultimode>
 8002300:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	695b      	ldr	r3, [r3, #20]
 8002306:	2b08      	cmp	r3, #8
 8002308:	d102      	bne.n	8002310 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800230a:	2308      	movs	r3, #8
 800230c:	61fb      	str	r3, [r7, #28]
 800230e:	e02a      	b.n	8002366 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d005      	beq.n	8002322 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	2b05      	cmp	r3, #5
 800231a:	d002      	beq.n	8002322 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	2b09      	cmp	r3, #9
 8002320:	d111      	bne.n	8002346 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	f003 0301 	and.w	r3, r3, #1
 800232c:	2b00      	cmp	r3, #0
 800232e:	d007      	beq.n	8002340 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002334:	f043 0220 	orr.w	r2, r3, #32
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e0a4      	b.n	800248a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002340:	2304      	movs	r3, #4
 8002342:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002344:	e00f      	b.n	8002366 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002346:	4853      	ldr	r0, [pc, #332]	@ (8002494 <HAL_ADC_PollForConversion+0x1a4>)
 8002348:	f7ff fce8 	bl	8001d1c <LL_ADC_GetMultiDMATransfer>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d007      	beq.n	8002362 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002356:	f043 0220 	orr.w	r2, r3, #32
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e093      	b.n	800248a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002362:	2304      	movs	r3, #4
 8002364:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002366:	f7ff fb95 	bl	8001a94 <HAL_GetTick>
 800236a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800236c:	e021      	b.n	80023b2 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002374:	d01d      	beq.n	80023b2 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002376:	f7ff fb8d 	bl	8001a94 <HAL_GetTick>
 800237a:	4602      	mov	r2, r0
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	1ad3      	subs	r3, r2, r3
 8002380:	683a      	ldr	r2, [r7, #0]
 8002382:	429a      	cmp	r2, r3
 8002384:	d302      	bcc.n	800238c <HAL_ADC_PollForConversion+0x9c>
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d112      	bne.n	80023b2 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	69fb      	ldr	r3, [r7, #28]
 8002394:	4013      	ands	r3, r2
 8002396:	2b00      	cmp	r3, #0
 8002398:	d10b      	bne.n	80023b2 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800239e:	f043 0204 	orr.w	r2, r3, #4
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2200      	movs	r2, #0
 80023aa:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 80023ae:	2303      	movs	r3, #3
 80023b0:	e06b      	b.n	800248a <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	4013      	ands	r3, r2
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d0d6      	beq.n	800236e <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023c4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4618      	mov	r0, r3
 80023d2:	f7ff fc07 	bl	8001be4 <LL_ADC_REG_IsTriggerSourceSWStart>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d01c      	beq.n	8002416 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	7e5b      	ldrb	r3, [r3, #25]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d118      	bne.n	8002416 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f003 0308 	and.w	r3, r3, #8
 80023ee:	2b08      	cmp	r3, #8
 80023f0:	d111      	bne.n	8002416 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023f6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002402:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002406:	2b00      	cmp	r3, #0
 8002408:	d105      	bne.n	8002416 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800240e:	f043 0201 	orr.w	r2, r3, #1
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a1f      	ldr	r2, [pc, #124]	@ (8002498 <HAL_ADC_PollForConversion+0x1a8>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d002      	beq.n	8002426 <HAL_ADC_PollForConversion+0x136>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	e000      	b.n	8002428 <HAL_ADC_PollForConversion+0x138>
 8002426:	4b1d      	ldr	r3, [pc, #116]	@ (800249c <HAL_ADC_PollForConversion+0x1ac>)
 8002428:	687a      	ldr	r2, [r7, #4]
 800242a:	6812      	ldr	r2, [r2, #0]
 800242c:	4293      	cmp	r3, r2
 800242e:	d008      	beq.n	8002442 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d005      	beq.n	8002442 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	2b05      	cmp	r3, #5
 800243a:	d002      	beq.n	8002442 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	2b09      	cmp	r3, #9
 8002440:	d104      	bne.n	800244c <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	68db      	ldr	r3, [r3, #12]
 8002448:	61bb      	str	r3, [r7, #24]
 800244a:	e00c      	b.n	8002466 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a11      	ldr	r2, [pc, #68]	@ (8002498 <HAL_ADC_PollForConversion+0x1a8>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d002      	beq.n	800245c <HAL_ADC_PollForConversion+0x16c>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	e000      	b.n	800245e <HAL_ADC_PollForConversion+0x16e>
 800245c:	4b0f      	ldr	r3, [pc, #60]	@ (800249c <HAL_ADC_PollForConversion+0x1ac>)
 800245e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	2b08      	cmp	r3, #8
 800246a:	d104      	bne.n	8002476 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	2208      	movs	r2, #8
 8002472:	601a      	str	r2, [r3, #0]
 8002474:	e008      	b.n	8002488 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002476:	69bb      	ldr	r3, [r7, #24]
 8002478:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800247c:	2b00      	cmp	r3, #0
 800247e:	d103      	bne.n	8002488 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	220c      	movs	r2, #12
 8002486:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002488:	2300      	movs	r3, #0
}
 800248a:	4618      	mov	r0, r3
 800248c:	3720      	adds	r7, #32
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	42028300 	.word	0x42028300
 8002498:	42028100 	.word	0x42028100
 800249c:	42028000 	.word	0x42028000

080024a0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	370c      	adds	r7, #12
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
	...

080024bc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80024bc:	b590      	push	{r4, r7, lr}
 80024be:	b0b7      	sub	sp, #220	@ 0xdc
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
 80024c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024c6:	2300      	movs	r3, #0
 80024c8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80024cc:	2300      	movs	r3, #0
 80024ce:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d101      	bne.n	80024de <HAL_ADC_ConfigChannel+0x22>
 80024da:	2302      	movs	r3, #2
 80024dc:	e3c1      	b.n	8002c62 <HAL_ADC_ConfigChannel+0x7a6>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2201      	movs	r2, #1
 80024e2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4618      	mov	r0, r3
 80024ec:	f7ff fcd4 	bl	8001e98 <LL_ADC_REG_IsConversionOngoing>
 80024f0:	4603      	mov	r3, r0
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	f040 83a6 	bne.w	8002c44 <HAL_ADC_ConfigChannel+0x788>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6818      	ldr	r0, [r3, #0]
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	6859      	ldr	r1, [r3, #4]
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	461a      	mov	r2, r3
 8002506:	f7ff fb80 	bl	8001c0a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4618      	mov	r0, r3
 8002510:	f7ff fcc2 	bl	8001e98 <LL_ADC_REG_IsConversionOngoing>
 8002514:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4618      	mov	r0, r3
 800251e:	f7ff fcce 	bl	8001ebe <LL_ADC_INJ_IsConversionOngoing>
 8002522:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002526:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800252a:	2b00      	cmp	r3, #0
 800252c:	f040 81c1 	bne.w	80028b2 <HAL_ADC_ConfigChannel+0x3f6>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002530:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002534:	2b00      	cmp	r3, #0
 8002536:	f040 81bc 	bne.w	80028b2 <HAL_ADC_ConfigChannel+0x3f6>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002542:	d10f      	bne.n	8002564 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6818      	ldr	r0, [r3, #0]
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	2200      	movs	r2, #0
 800254e:	4619      	mov	r1, r3
 8002550:	f7ff fb87 	bl	8001c62 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800255c:	4618      	mov	r0, r3
 800255e:	f7ff fb2e 	bl	8001bbe <LL_ADC_SetSamplingTimeCommonConfig>
 8002562:	e00e      	b.n	8002582 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6818      	ldr	r0, [r3, #0]
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	6819      	ldr	r1, [r3, #0]
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	461a      	mov	r2, r3
 8002572:	f7ff fb76 	bl	8001c62 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	2100      	movs	r1, #0
 800257c:	4618      	mov	r0, r3
 800257e:	f7ff fb1e 	bl	8001bbe <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	695a      	ldr	r2, [r3, #20]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	68db      	ldr	r3, [r3, #12]
 800258c:	08db      	lsrs	r3, r3, #3
 800258e:	f003 0303 	and.w	r3, r3, #3
 8002592:	005b      	lsls	r3, r3, #1
 8002594:	fa02 f303 	lsl.w	r3, r2, r3
 8002598:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	691b      	ldr	r3, [r3, #16]
 80025a0:	2b04      	cmp	r3, #4
 80025a2:	d00a      	beq.n	80025ba <HAL_ADC_ConfigChannel+0xfe>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6818      	ldr	r0, [r3, #0]
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	6919      	ldr	r1, [r3, #16]
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80025b4:	f7ff faae 	bl	8001b14 <LL_ADC_SetOffset>
 80025b8:	e17b      	b.n	80028b2 <HAL_ADC_ConfigChannel+0x3f6>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	2100      	movs	r1, #0
 80025c0:	4618      	mov	r0, r3
 80025c2:	f7ff facb 	bl	8001b5c <LL_ADC_GetOffsetChannel>
 80025c6:	4603      	mov	r3, r0
 80025c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d10a      	bne.n	80025e6 <HAL_ADC_ConfigChannel+0x12a>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	2100      	movs	r1, #0
 80025d6:	4618      	mov	r0, r3
 80025d8:	f7ff fac0 	bl	8001b5c <LL_ADC_GetOffsetChannel>
 80025dc:	4603      	mov	r3, r0
 80025de:	0e9b      	lsrs	r3, r3, #26
 80025e0:	f003 021f 	and.w	r2, r3, #31
 80025e4:	e01e      	b.n	8002624 <HAL_ADC_ConfigChannel+0x168>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	2100      	movs	r1, #0
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7ff fab5 	bl	8001b5c <LL_ADC_GetOffsetChannel>
 80025f2:	4603      	mov	r3, r0
 80025f4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025f8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80025fc:	fa93 f3a3 	rbit	r3, r3
 8002600:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002604:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002608:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800260c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002610:	2b00      	cmp	r3, #0
 8002612:	d101      	bne.n	8002618 <HAL_ADC_ConfigChannel+0x15c>
  {
    return 32U;
 8002614:	2320      	movs	r3, #32
 8002616:	e004      	b.n	8002622 <HAL_ADC_ConfigChannel+0x166>
  }
  return __builtin_clz(value);
 8002618:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800261c:	fab3 f383 	clz	r3, r3
 8002620:	b2db      	uxtb	r3, r3
 8002622:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800262c:	2b00      	cmp	r3, #0
 800262e:	d105      	bne.n	800263c <HAL_ADC_ConfigChannel+0x180>
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	0e9b      	lsrs	r3, r3, #26
 8002636:	f003 031f 	and.w	r3, r3, #31
 800263a:	e018      	b.n	800266e <HAL_ADC_ConfigChannel+0x1b2>
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002644:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002648:	fa93 f3a3 	rbit	r3, r3
 800264c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002650:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002654:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002658:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800265c:	2b00      	cmp	r3, #0
 800265e:	d101      	bne.n	8002664 <HAL_ADC_ConfigChannel+0x1a8>
    return 32U;
 8002660:	2320      	movs	r3, #32
 8002662:	e004      	b.n	800266e <HAL_ADC_ConfigChannel+0x1b2>
  return __builtin_clz(value);
 8002664:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002668:	fab3 f383 	clz	r3, r3
 800266c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800266e:	429a      	cmp	r2, r3
 8002670:	d106      	bne.n	8002680 <HAL_ADC_ConfigChannel+0x1c4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	2200      	movs	r2, #0
 8002678:	2100      	movs	r1, #0
 800267a:	4618      	mov	r0, r3
 800267c:	f7ff fa84 	bl	8001b88 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	2101      	movs	r1, #1
 8002686:	4618      	mov	r0, r3
 8002688:	f7ff fa68 	bl	8001b5c <LL_ADC_GetOffsetChannel>
 800268c:	4603      	mov	r3, r0
 800268e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002692:	2b00      	cmp	r3, #0
 8002694:	d10a      	bne.n	80026ac <HAL_ADC_ConfigChannel+0x1f0>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	2101      	movs	r1, #1
 800269c:	4618      	mov	r0, r3
 800269e:	f7ff fa5d 	bl	8001b5c <LL_ADC_GetOffsetChannel>
 80026a2:	4603      	mov	r3, r0
 80026a4:	0e9b      	lsrs	r3, r3, #26
 80026a6:	f003 021f 	and.w	r2, r3, #31
 80026aa:	e01e      	b.n	80026ea <HAL_ADC_ConfigChannel+0x22e>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	2101      	movs	r1, #1
 80026b2:	4618      	mov	r0, r3
 80026b4:	f7ff fa52 	bl	8001b5c <LL_ADC_GetOffsetChannel>
 80026b8:	4603      	mov	r3, r0
 80026ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026be:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80026c2:	fa93 f3a3 	rbit	r3, r3
 80026c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80026ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80026ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80026d2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d101      	bne.n	80026de <HAL_ADC_ConfigChannel+0x222>
    return 32U;
 80026da:	2320      	movs	r3, #32
 80026dc:	e004      	b.n	80026e8 <HAL_ADC_ConfigChannel+0x22c>
  return __builtin_clz(value);
 80026de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80026e2:	fab3 f383 	clz	r3, r3
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d105      	bne.n	8002702 <HAL_ADC_ConfigChannel+0x246>
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	0e9b      	lsrs	r3, r3, #26
 80026fc:	f003 031f 	and.w	r3, r3, #31
 8002700:	e018      	b.n	8002734 <HAL_ADC_ConfigChannel+0x278>
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800270a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800270e:	fa93 f3a3 	rbit	r3, r3
 8002712:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002716:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800271a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800271e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002722:	2b00      	cmp	r3, #0
 8002724:	d101      	bne.n	800272a <HAL_ADC_ConfigChannel+0x26e>
    return 32U;
 8002726:	2320      	movs	r3, #32
 8002728:	e004      	b.n	8002734 <HAL_ADC_ConfigChannel+0x278>
  return __builtin_clz(value);
 800272a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800272e:	fab3 f383 	clz	r3, r3
 8002732:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002734:	429a      	cmp	r2, r3
 8002736:	d106      	bne.n	8002746 <HAL_ADC_ConfigChannel+0x28a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	2200      	movs	r2, #0
 800273e:	2101      	movs	r1, #1
 8002740:	4618      	mov	r0, r3
 8002742:	f7ff fa21 	bl	8001b88 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	2102      	movs	r1, #2
 800274c:	4618      	mov	r0, r3
 800274e:	f7ff fa05 	bl	8001b5c <LL_ADC_GetOffsetChannel>
 8002752:	4603      	mov	r3, r0
 8002754:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002758:	2b00      	cmp	r3, #0
 800275a:	d10a      	bne.n	8002772 <HAL_ADC_ConfigChannel+0x2b6>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	2102      	movs	r1, #2
 8002762:	4618      	mov	r0, r3
 8002764:	f7ff f9fa 	bl	8001b5c <LL_ADC_GetOffsetChannel>
 8002768:	4603      	mov	r3, r0
 800276a:	0e9b      	lsrs	r3, r3, #26
 800276c:	f003 021f 	and.w	r2, r3, #31
 8002770:	e01e      	b.n	80027b0 <HAL_ADC_ConfigChannel+0x2f4>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	2102      	movs	r1, #2
 8002778:	4618      	mov	r0, r3
 800277a:	f7ff f9ef 	bl	8001b5c <LL_ADC_GetOffsetChannel>
 800277e:	4603      	mov	r3, r0
 8002780:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002784:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002788:	fa93 f3a3 	rbit	r3, r3
 800278c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002790:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002794:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002798:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800279c:	2b00      	cmp	r3, #0
 800279e:	d101      	bne.n	80027a4 <HAL_ADC_ConfigChannel+0x2e8>
    return 32U;
 80027a0:	2320      	movs	r3, #32
 80027a2:	e004      	b.n	80027ae <HAL_ADC_ConfigChannel+0x2f2>
  return __builtin_clz(value);
 80027a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80027a8:	fab3 f383 	clz	r3, r3
 80027ac:	b2db      	uxtb	r3, r3
 80027ae:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d105      	bne.n	80027c8 <HAL_ADC_ConfigChannel+0x30c>
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	0e9b      	lsrs	r3, r3, #26
 80027c2:	f003 031f 	and.w	r3, r3, #31
 80027c6:	e016      	b.n	80027f6 <HAL_ADC_ConfigChannel+0x33a>
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80027d4:	fa93 f3a3 	rbit	r3, r3
 80027d8:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80027da:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80027dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80027e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d101      	bne.n	80027ec <HAL_ADC_ConfigChannel+0x330>
    return 32U;
 80027e8:	2320      	movs	r3, #32
 80027ea:	e004      	b.n	80027f6 <HAL_ADC_ConfigChannel+0x33a>
  return __builtin_clz(value);
 80027ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80027f0:	fab3 f383 	clz	r3, r3
 80027f4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d106      	bne.n	8002808 <HAL_ADC_ConfigChannel+0x34c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	2200      	movs	r2, #0
 8002800:	2102      	movs	r1, #2
 8002802:	4618      	mov	r0, r3
 8002804:	f7ff f9c0 	bl	8001b88 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	2103      	movs	r1, #3
 800280e:	4618      	mov	r0, r3
 8002810:	f7ff f9a4 	bl	8001b5c <LL_ADC_GetOffsetChannel>
 8002814:	4603      	mov	r3, r0
 8002816:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800281a:	2b00      	cmp	r3, #0
 800281c:	d10a      	bne.n	8002834 <HAL_ADC_ConfigChannel+0x378>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	2103      	movs	r1, #3
 8002824:	4618      	mov	r0, r3
 8002826:	f7ff f999 	bl	8001b5c <LL_ADC_GetOffsetChannel>
 800282a:	4603      	mov	r3, r0
 800282c:	0e9b      	lsrs	r3, r3, #26
 800282e:	f003 021f 	and.w	r2, r3, #31
 8002832:	e017      	b.n	8002864 <HAL_ADC_ConfigChannel+0x3a8>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	2103      	movs	r1, #3
 800283a:	4618      	mov	r0, r3
 800283c:	f7ff f98e 	bl	8001b5c <LL_ADC_GetOffsetChannel>
 8002840:	4603      	mov	r3, r0
 8002842:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002844:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002846:	fa93 f3a3 	rbit	r3, r3
 800284a:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800284c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800284e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002850:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002852:	2b00      	cmp	r3, #0
 8002854:	d101      	bne.n	800285a <HAL_ADC_ConfigChannel+0x39e>
    return 32U;
 8002856:	2320      	movs	r3, #32
 8002858:	e003      	b.n	8002862 <HAL_ADC_ConfigChannel+0x3a6>
  return __builtin_clz(value);
 800285a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800285c:	fab3 f383 	clz	r3, r3
 8002860:	b2db      	uxtb	r3, r3
 8002862:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800286c:	2b00      	cmp	r3, #0
 800286e:	d105      	bne.n	800287c <HAL_ADC_ConfigChannel+0x3c0>
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	0e9b      	lsrs	r3, r3, #26
 8002876:	f003 031f 	and.w	r3, r3, #31
 800287a:	e011      	b.n	80028a0 <HAL_ADC_ConfigChannel+0x3e4>
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002882:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002884:	fa93 f3a3 	rbit	r3, r3
 8002888:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800288a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800288c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800288e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002890:	2b00      	cmp	r3, #0
 8002892:	d101      	bne.n	8002898 <HAL_ADC_ConfigChannel+0x3dc>
    return 32U;
 8002894:	2320      	movs	r3, #32
 8002896:	e003      	b.n	80028a0 <HAL_ADC_ConfigChannel+0x3e4>
  return __builtin_clz(value);
 8002898:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800289a:	fab3 f383 	clz	r3, r3
 800289e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80028a0:	429a      	cmp	r2, r3
 80028a2:	d106      	bne.n	80028b2 <HAL_ADC_ConfigChannel+0x3f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	2200      	movs	r2, #0
 80028aa:	2103      	movs	r1, #3
 80028ac:	4618      	mov	r0, r3
 80028ae:	f7ff f96b 	bl	8001b88 <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4618      	mov	r0, r3
 80028b8:	f7ff fab4 	bl	8001e24 <LL_ADC_IsEnabled>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	f040 81c9 	bne.w	8002c56 <HAL_ADC_ConfigChannel+0x79a>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6818      	ldr	r0, [r3, #0]
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	6819      	ldr	r1, [r3, #0]
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	461a      	mov	r2, r3
 80028d2:	f7ff f9f1 	bl	8001cb8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	68db      	ldr	r3, [r3, #12]
 80028da:	4a8f      	ldr	r2, [pc, #572]	@ (8002b18 <HAL_ADC_ConfigChannel+0x65c>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	f040 8131 	bne.w	8002b44 <HAL_ADC_ConfigChannel+0x688>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d10b      	bne.n	800290a <HAL_ADC_ConfigChannel+0x44e>
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	0e9b      	lsrs	r3, r3, #26
 80028f8:	3301      	adds	r3, #1
 80028fa:	f003 031f 	and.w	r3, r3, #31
 80028fe:	2b09      	cmp	r3, #9
 8002900:	bf94      	ite	ls
 8002902:	2301      	movls	r3, #1
 8002904:	2300      	movhi	r3, #0
 8002906:	b2db      	uxtb	r3, r3
 8002908:	e019      	b.n	800293e <HAL_ADC_ConfigChannel+0x482>
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002910:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002912:	fa93 f3a3 	rbit	r3, r3
 8002916:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002918:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800291a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800291c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800291e:	2b00      	cmp	r3, #0
 8002920:	d101      	bne.n	8002926 <HAL_ADC_ConfigChannel+0x46a>
    return 32U;
 8002922:	2320      	movs	r3, #32
 8002924:	e003      	b.n	800292e <HAL_ADC_ConfigChannel+0x472>
  return __builtin_clz(value);
 8002926:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002928:	fab3 f383 	clz	r3, r3
 800292c:	b2db      	uxtb	r3, r3
 800292e:	3301      	adds	r3, #1
 8002930:	f003 031f 	and.w	r3, r3, #31
 8002934:	2b09      	cmp	r3, #9
 8002936:	bf94      	ite	ls
 8002938:	2301      	movls	r3, #1
 800293a:	2300      	movhi	r3, #0
 800293c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800293e:	2b00      	cmp	r3, #0
 8002940:	d079      	beq.n	8002a36 <HAL_ADC_ConfigChannel+0x57a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800294a:	2b00      	cmp	r3, #0
 800294c:	d107      	bne.n	800295e <HAL_ADC_ConfigChannel+0x4a2>
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	0e9b      	lsrs	r3, r3, #26
 8002954:	3301      	adds	r3, #1
 8002956:	069b      	lsls	r3, r3, #26
 8002958:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800295c:	e015      	b.n	800298a <HAL_ADC_ConfigChannel+0x4ce>
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002964:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002966:	fa93 f3a3 	rbit	r3, r3
 800296a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800296c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800296e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002970:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002972:	2b00      	cmp	r3, #0
 8002974:	d101      	bne.n	800297a <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 8002976:	2320      	movs	r3, #32
 8002978:	e003      	b.n	8002982 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 800297a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800297c:	fab3 f383 	clz	r3, r3
 8002980:	b2db      	uxtb	r3, r3
 8002982:	3301      	adds	r3, #1
 8002984:	069b      	lsls	r3, r3, #26
 8002986:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002992:	2b00      	cmp	r3, #0
 8002994:	d109      	bne.n	80029aa <HAL_ADC_ConfigChannel+0x4ee>
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	0e9b      	lsrs	r3, r3, #26
 800299c:	3301      	adds	r3, #1
 800299e:	f003 031f 	and.w	r3, r3, #31
 80029a2:	2101      	movs	r1, #1
 80029a4:	fa01 f303 	lsl.w	r3, r1, r3
 80029a8:	e017      	b.n	80029da <HAL_ADC_ConfigChannel+0x51e>
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80029b2:	fa93 f3a3 	rbit	r3, r3
 80029b6:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80029b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80029bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d101      	bne.n	80029c6 <HAL_ADC_ConfigChannel+0x50a>
    return 32U;
 80029c2:	2320      	movs	r3, #32
 80029c4:	e003      	b.n	80029ce <HAL_ADC_ConfigChannel+0x512>
  return __builtin_clz(value);
 80029c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80029c8:	fab3 f383 	clz	r3, r3
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	3301      	adds	r3, #1
 80029d0:	f003 031f 	and.w	r3, r3, #31
 80029d4:	2101      	movs	r1, #1
 80029d6:	fa01 f303 	lsl.w	r3, r1, r3
 80029da:	ea42 0103 	orr.w	r1, r2, r3
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d10a      	bne.n	8002a00 <HAL_ADC_ConfigChannel+0x544>
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	0e9b      	lsrs	r3, r3, #26
 80029f0:	3301      	adds	r3, #1
 80029f2:	f003 021f 	and.w	r2, r3, #31
 80029f6:	4613      	mov	r3, r2
 80029f8:	005b      	lsls	r3, r3, #1
 80029fa:	4413      	add	r3, r2
 80029fc:	051b      	lsls	r3, r3, #20
 80029fe:	e018      	b.n	8002a32 <HAL_ADC_ConfigChannel+0x576>
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a08:	fa93 f3a3 	rbit	r3, r3
 8002a0c:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002a0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a10:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002a12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d101      	bne.n	8002a1c <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8002a18:	2320      	movs	r3, #32
 8002a1a:	e003      	b.n	8002a24 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8002a1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a1e:	fab3 f383 	clz	r3, r3
 8002a22:	b2db      	uxtb	r3, r3
 8002a24:	3301      	adds	r3, #1
 8002a26:	f003 021f 	and.w	r2, r3, #31
 8002a2a:	4613      	mov	r3, r2
 8002a2c:	005b      	lsls	r3, r3, #1
 8002a2e:	4413      	add	r3, r2
 8002a30:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a32:	430b      	orrs	r3, r1
 8002a34:	e081      	b.n	8002b3a <HAL_ADC_ConfigChannel+0x67e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d107      	bne.n	8002a52 <HAL_ADC_ConfigChannel+0x596>
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	0e9b      	lsrs	r3, r3, #26
 8002a48:	3301      	adds	r3, #1
 8002a4a:	069b      	lsls	r3, r3, #26
 8002a4c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002a50:	e015      	b.n	8002a7e <HAL_ADC_ConfigChannel+0x5c2>
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a5a:	fa93 f3a3 	rbit	r3, r3
 8002a5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002a60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a62:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d101      	bne.n	8002a6e <HAL_ADC_ConfigChannel+0x5b2>
    return 32U;
 8002a6a:	2320      	movs	r3, #32
 8002a6c:	e003      	b.n	8002a76 <HAL_ADC_ConfigChannel+0x5ba>
  return __builtin_clz(value);
 8002a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a70:	fab3 f383 	clz	r3, r3
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	3301      	adds	r3, #1
 8002a78:	069b      	lsls	r3, r3, #26
 8002a7a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d109      	bne.n	8002a9e <HAL_ADC_ConfigChannel+0x5e2>
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	0e9b      	lsrs	r3, r3, #26
 8002a90:	3301      	adds	r3, #1
 8002a92:	f003 031f 	and.w	r3, r3, #31
 8002a96:	2101      	movs	r1, #1
 8002a98:	fa01 f303 	lsl.w	r3, r1, r3
 8002a9c:	e017      	b.n	8002ace <HAL_ADC_ConfigChannel+0x612>
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aa4:	6a3b      	ldr	r3, [r7, #32]
 8002aa6:	fa93 f3a3 	rbit	r3, r3
 8002aaa:	61fb      	str	r3, [r7, #28]
  return result;
 8002aac:	69fb      	ldr	r3, [r7, #28]
 8002aae:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d101      	bne.n	8002aba <HAL_ADC_ConfigChannel+0x5fe>
    return 32U;
 8002ab6:	2320      	movs	r3, #32
 8002ab8:	e003      	b.n	8002ac2 <HAL_ADC_ConfigChannel+0x606>
  return __builtin_clz(value);
 8002aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002abc:	fab3 f383 	clz	r3, r3
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	3301      	adds	r3, #1
 8002ac4:	f003 031f 	and.w	r3, r3, #31
 8002ac8:	2101      	movs	r1, #1
 8002aca:	fa01 f303 	lsl.w	r3, r1, r3
 8002ace:	ea42 0103 	orr.w	r1, r2, r3
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d10d      	bne.n	8002afa <HAL_ADC_ConfigChannel+0x63e>
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	0e9b      	lsrs	r3, r3, #26
 8002ae4:	3301      	adds	r3, #1
 8002ae6:	f003 021f 	and.w	r2, r3, #31
 8002aea:	4613      	mov	r3, r2
 8002aec:	005b      	lsls	r3, r3, #1
 8002aee:	4413      	add	r3, r2
 8002af0:	3b1e      	subs	r3, #30
 8002af2:	051b      	lsls	r3, r3, #20
 8002af4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002af8:	e01e      	b.n	8002b38 <HAL_ADC_ConfigChannel+0x67c>
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	fa93 f3a3 	rbit	r3, r3
 8002b06:	613b      	str	r3, [r7, #16]
  return result;
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002b0c:	69bb      	ldr	r3, [r7, #24]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d104      	bne.n	8002b1c <HAL_ADC_ConfigChannel+0x660>
    return 32U;
 8002b12:	2320      	movs	r3, #32
 8002b14:	e006      	b.n	8002b24 <HAL_ADC_ConfigChannel+0x668>
 8002b16:	bf00      	nop
 8002b18:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002b1c:	69bb      	ldr	r3, [r7, #24]
 8002b1e:	fab3 f383 	clz	r3, r3
 8002b22:	b2db      	uxtb	r3, r3
 8002b24:	3301      	adds	r3, #1
 8002b26:	f003 021f 	and.w	r2, r3, #31
 8002b2a:	4613      	mov	r3, r2
 8002b2c:	005b      	lsls	r3, r3, #1
 8002b2e:	4413      	add	r3, r2
 8002b30:	3b1e      	subs	r3, #30
 8002b32:	051b      	lsls	r3, r3, #20
 8002b34:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b38:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002b3a:	683a      	ldr	r2, [r7, #0]
 8002b3c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b3e:	4619      	mov	r1, r3
 8002b40:	f7ff f88f 	bl	8001c62 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	4b48      	ldr	r3, [pc, #288]	@ (8002c6c <HAL_ADC_ConfigChannel+0x7b0>)
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	f000 8082 	beq.w	8002c56 <HAL_ADC_ConfigChannel+0x79a>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b52:	4847      	ldr	r0, [pc, #284]	@ (8002c70 <HAL_ADC_ConfigChannel+0x7b4>)
 8002b54:	f7fe ffd0 	bl	8001af8 <LL_ADC_GetCommonPathInternalCh>
 8002b58:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002b5c:	4845      	ldr	r0, [pc, #276]	@ (8002c74 <HAL_ADC_ConfigChannel+0x7b8>)
 8002b5e:	f7ff f961 	bl	8001e24 <LL_ADC_IsEnabled>
 8002b62:	4604      	mov	r4, r0
 8002b64:	4844      	ldr	r0, [pc, #272]	@ (8002c78 <HAL_ADC_ConfigChannel+0x7bc>)
 8002b66:	f7ff f95d 	bl	8001e24 <LL_ADC_IsEnabled>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	4323      	orrs	r3, r4
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d15e      	bne.n	8002c30 <HAL_ADC_ConfigChannel+0x774>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a41      	ldr	r2, [pc, #260]	@ (8002c7c <HAL_ADC_ConfigChannel+0x7c0>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d127      	bne.n	8002bcc <HAL_ADC_ConfigChannel+0x710>
              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002b7c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002b80:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d121      	bne.n	8002bcc <HAL_ADC_ConfigChannel+0x710>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a39      	ldr	r2, [pc, #228]	@ (8002c74 <HAL_ADC_ConfigChannel+0x7b8>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d161      	bne.n	8002c56 <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b92:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002b96:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002b9a:	4619      	mov	r1, r3
 8002b9c:	4834      	ldr	r0, [pc, #208]	@ (8002c70 <HAL_ADC_ConfigChannel+0x7b4>)
 8002b9e:	f7fe ff98 	bl	8001ad2 <LL_ADC_SetCommonPathInternalCh>
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                                 * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ba2:	4b37      	ldr	r3, [pc, #220]	@ (8002c80 <HAL_ADC_ConfigChannel+0x7c4>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	099b      	lsrs	r3, r3, #6
 8002ba8:	4a36      	ldr	r2, [pc, #216]	@ (8002c84 <HAL_ADC_ConfigChannel+0x7c8>)
 8002baa:	fba2 2303 	umull	r2, r3, r2, r3
 8002bae:	099b      	lsrs	r3, r3, #6
 8002bb0:	1c5a      	adds	r2, r3, #1
 8002bb2:	4613      	mov	r3, r2
 8002bb4:	005b      	lsls	r3, r3, #1
 8002bb6:	4413      	add	r3, r2
 8002bb8:	009b      	lsls	r3, r3, #2
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8002bba:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8002bbc:	e002      	b.n	8002bc4 <HAL_ADC_ConfigChannel+0x708>
              {
                wait_loop_index--;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	3b01      	subs	r3, #1
 8002bc2:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d1f9      	bne.n	8002bbe <HAL_ADC_ConfigChannel+0x702>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002bca:	e044      	b.n	8002c56 <HAL_ADC_ConfigChannel+0x79a>
              }
            }
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a2d      	ldr	r2, [pc, #180]	@ (8002c88 <HAL_ADC_ConfigChannel+0x7cc>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d113      	bne.n	8002bfe <HAL_ADC_ConfigChannel+0x742>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002bd6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002bda:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d10d      	bne.n	8002bfe <HAL_ADC_ConfigChannel+0x742>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a23      	ldr	r2, [pc, #140]	@ (8002c74 <HAL_ADC_ConfigChannel+0x7b8>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d134      	bne.n	8002c56 <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002bec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002bf0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002bf4:	4619      	mov	r1, r3
 8002bf6:	481e      	ldr	r0, [pc, #120]	@ (8002c70 <HAL_ADC_ConfigChannel+0x7b4>)
 8002bf8:	f7fe ff6b 	bl	8001ad2 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002bfc:	e02b      	b.n	8002c56 <HAL_ADC_ConfigChannel+0x79a>
                                             LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
            }
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a22      	ldr	r2, [pc, #136]	@ (8002c8c <HAL_ADC_ConfigChannel+0x7d0>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d126      	bne.n	8002c56 <HAL_ADC_ConfigChannel+0x79a>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002c08:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c0c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d120      	bne.n	8002c56 <HAL_ADC_ConfigChannel+0x79a>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a16      	ldr	r2, [pc, #88]	@ (8002c74 <HAL_ADC_ConfigChannel+0x7b8>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d11b      	bne.n	8002c56 <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c1e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c22:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002c26:	4619      	mov	r1, r3
 8002c28:	4811      	ldr	r0, [pc, #68]	@ (8002c70 <HAL_ADC_ConfigChannel+0x7b4>)
 8002c2a:	f7fe ff52 	bl	8001ad2 <LL_ADC_SetCommonPathInternalCh>
 8002c2e:	e012      	b.n	8002c56 <HAL_ADC_ConfigChannel+0x79a>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c34:	f043 0220 	orr.w	r2, r3, #32
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	659a      	str	r2, [r3, #88]	@ 0x58

          tmp_hal_status = HAL_ERROR;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8002c42:	e008      	b.n	8002c56 <HAL_ADC_ConfigChannel+0x79a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c48:	f043 0220 	orr.w	r2, r3, #32
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002c5e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	37dc      	adds	r7, #220	@ 0xdc
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd90      	pop	{r4, r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	80080000 	.word	0x80080000
 8002c70:	42028300 	.word	0x42028300
 8002c74:	42028000 	.word	0x42028000
 8002c78:	42028100 	.word	0x42028100
 8002c7c:	c7520000 	.word	0xc7520000
 8002c80:	20000000 	.word	0x20000000
 8002c84:	053e2d63 	.word	0x053e2d63
 8002c88:	cb840000 	.word	0xcb840000
 8002c8c:	80000001 	.word	0x80000001

08002c90 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f7ff f8bf 	bl	8001e24 <LL_ADC_IsEnabled>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d169      	bne.n	8002d80 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	689a      	ldr	r2, [r3, #8]
 8002cb2:	4b36      	ldr	r3, [pc, #216]	@ (8002d8c <ADC_Enable+0xfc>)
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d00d      	beq.n	8002cd6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cbe:	f043 0210 	orr.w	r2, r3, #16
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cca:	f043 0201 	orr.w	r2, r3, #1
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e055      	b.n	8002d82 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f7ff f87a 	bl	8001dd4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002ce0:	482b      	ldr	r0, [pc, #172]	@ (8002d90 <ADC_Enable+0x100>)
 8002ce2:	f7fe ff09 	bl	8001af8 <LL_ADC_GetCommonPathInternalCh>
 8002ce6:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002ce8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d013      	beq.n	8002d18 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002cf0:	4b28      	ldr	r3, [pc, #160]	@ (8002d94 <ADC_Enable+0x104>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	099b      	lsrs	r3, r3, #6
 8002cf6:	4a28      	ldr	r2, [pc, #160]	@ (8002d98 <ADC_Enable+0x108>)
 8002cf8:	fba2 2303 	umull	r2, r3, r2, r3
 8002cfc:	099b      	lsrs	r3, r3, #6
 8002cfe:	1c5a      	adds	r2, r3, #1
 8002d00:	4613      	mov	r3, r2
 8002d02:	005b      	lsls	r3, r3, #1
 8002d04:	4413      	add	r3, r2
 8002d06:	009b      	lsls	r3, r3, #2
 8002d08:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002d0a:	e002      	b.n	8002d12 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	3b01      	subs	r3, #1
 8002d10:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d1f9      	bne.n	8002d0c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002d18:	f7fe febc 	bl	8001a94 <HAL_GetTick>
 8002d1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d1e:	e028      	b.n	8002d72 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7ff f87d 	bl	8001e24 <LL_ADC_IsEnabled>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d104      	bne.n	8002d3a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4618      	mov	r0, r3
 8002d36:	f7ff f84d 	bl	8001dd4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002d3a:	f7fe feab 	bl	8001a94 <HAL_GetTick>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	2b02      	cmp	r3, #2
 8002d46:	d914      	bls.n	8002d72 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 0301 	and.w	r3, r3, #1
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d00d      	beq.n	8002d72 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d5a:	f043 0210 	orr.w	r2, r3, #16
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d66:	f043 0201 	orr.w	r2, r3, #1
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e007      	b.n	8002d82 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f003 0301 	and.w	r3, r3, #1
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d1cf      	bne.n	8002d20 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002d80:	2300      	movs	r3, #0
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3710      	adds	r7, #16
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	8000003f 	.word	0x8000003f
 8002d90:	42028300 	.word	0x42028300
 8002d94:	20000000 	.word	0x20000000
 8002d98:	053e2d63 	.word	0x053e2d63

08002d9c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b084      	sub	sp, #16
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4618      	mov	r0, r3
 8002daa:	f7ff f84e 	bl	8001e4a <LL_ADC_IsDisableOngoing>
 8002dae:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4618      	mov	r0, r3
 8002db6:	f7ff f835 	bl	8001e24 <LL_ADC_IsEnabled>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d047      	beq.n	8002e50 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d144      	bne.n	8002e50 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	f003 030d 	and.w	r3, r3, #13
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	d10c      	bne.n	8002dee <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7ff f80f 	bl	8001dfc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	2203      	movs	r2, #3
 8002de4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002de6:	f7fe fe55 	bl	8001a94 <HAL_GetTick>
 8002dea:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002dec:	e029      	b.n	8002e42 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002df2:	f043 0210 	orr.w	r2, r3, #16
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dfe:	f043 0201 	orr.w	r2, r3, #1
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e023      	b.n	8002e52 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002e0a:	f7fe fe43 	bl	8001a94 <HAL_GetTick>
 8002e0e:	4602      	mov	r2, r0
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	1ad3      	subs	r3, r2, r3
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	d914      	bls.n	8002e42 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	f003 0301 	and.w	r3, r3, #1
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d00d      	beq.n	8002e42 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e2a:	f043 0210 	orr.w	r2, r3, #16
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e36:	f043 0201 	orr.w	r2, r3, #1
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e007      	b.n	8002e52 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	f003 0301 	and.w	r3, r3, #1
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d1dc      	bne.n	8002e0a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002e50:	2300      	movs	r3, #0
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	3710      	adds	r7, #16
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}

08002e5a <LL_ADC_IsEnabled>:
{
 8002e5a:	b480      	push	{r7}
 8002e5c:	b083      	sub	sp, #12
 8002e5e:	af00      	add	r7, sp, #0
 8002e60:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	689b      	ldr	r3, [r3, #8]
 8002e66:	f003 0301 	and.w	r3, r3, #1
 8002e6a:	2b01      	cmp	r3, #1
 8002e6c:	d101      	bne.n	8002e72 <LL_ADC_IsEnabled+0x18>
 8002e6e:	2301      	movs	r3, #1
 8002e70:	e000      	b.n	8002e74 <LL_ADC_IsEnabled+0x1a>
 8002e72:	2300      	movs	r3, #0
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	370c      	adds	r7, #12
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7e:	4770      	bx	lr

08002e80 <LL_ADC_StartCalibration>:
{
 8002e80:	b480      	push	{r7}
 8002e82:	b083      	sub	sp, #12
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
 8002e88:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002e92:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e96:	683a      	ldr	r2, [r7, #0]
 8002e98:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	609a      	str	r2, [r3, #8]
}
 8002ea6:	bf00      	nop
 8002ea8:	370c      	adds	r7, #12
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr

08002eb2 <LL_ADC_IsCalibrationOnGoing>:
{
 8002eb2:	b480      	push	{r7}
 8002eb4:	b083      	sub	sp, #12
 8002eb6:	af00      	add	r7, sp, #0
 8002eb8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002ec2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002ec6:	d101      	bne.n	8002ecc <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e000      	b.n	8002ece <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002ecc:	2300      	movs	r3, #0
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	370c      	adds	r7, #12
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed8:	4770      	bx	lr

08002eda <LL_ADC_REG_IsConversionOngoing>:
{
 8002eda:	b480      	push	{r7}
 8002edc:	b083      	sub	sp, #12
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	f003 0304 	and.w	r3, r3, #4
 8002eea:	2b04      	cmp	r3, #4
 8002eec:	d101      	bne.n	8002ef2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e000      	b.n	8002ef4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002ef2:	2300      	movs	r3, #0
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	370c      	adds	r7, #12
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr

08002f00 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b084      	sub	sp, #16
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
 8002f08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d101      	bne.n	8002f1c <HAL_ADCEx_Calibration_Start+0x1c>
 8002f18:	2302      	movs	r3, #2
 8002f1a:	e04d      	b.n	8002fb8 <HAL_ADCEx_Calibration_Start+0xb8>
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2201      	movs	r2, #1
 8002f20:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002f24:	6878      	ldr	r0, [r7, #4]
 8002f26:	f7ff ff39 	bl	8002d9c <ADC_Disable>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002f2e:	7bfb      	ldrb	r3, [r7, #15]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d136      	bne.n	8002fa2 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f38:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002f3c:	f023 0302 	bic.w	r3, r3, #2
 8002f40:	f043 0202 	orr.w	r2, r3, #2
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	6839      	ldr	r1, [r7, #0]
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f7ff ff96 	bl	8002e80 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002f54:	e014      	b.n	8002f80 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	3301      	adds	r3, #1
 8002f5a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	4a18      	ldr	r2, [pc, #96]	@ (8002fc0 <HAL_ADCEx_Calibration_Start+0xc0>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d90d      	bls.n	8002f80 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f68:	f023 0312 	bic.w	r3, r3, #18
 8002f6c:	f043 0210 	orr.w	r2, r3, #16
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2200      	movs	r2, #0
 8002f78:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e01b      	b.n	8002fb8 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4618      	mov	r0, r3
 8002f86:	f7ff ff94 	bl	8002eb2 <LL_ADC_IsCalibrationOnGoing>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d1e2      	bne.n	8002f56 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f94:	f023 0303 	bic.w	r3, r3, #3
 8002f98:	f043 0201 	orr.w	r2, r3, #1
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002fa0:	e005      	b.n	8002fae <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fa6:	f043 0210 	orr.w	r2, r3, #16
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002fb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	3710      	adds	r7, #16
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	0006cbff 	.word	0x0006cbff

08002fc4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002fc4:	b590      	push	{r4, r7, lr}
 8002fc6:	b0a1      	sub	sp, #132	@ 0x84
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
 8002fcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d101      	bne.n	8002fe2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002fde:	2302      	movs	r3, #2
 8002fe0:	e089      	b.n	80030f6 <HAL_ADCEx_MultiModeConfigChannel+0x132>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002fea:	2300      	movs	r3, #0
 8002fec:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002fee:	2300      	movs	r3, #0
 8002ff0:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a42      	ldr	r2, [pc, #264]	@ (8003100 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d102      	bne.n	8003002 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002ffc:	4b41      	ldr	r3, [pc, #260]	@ (8003104 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002ffe:	60fb      	str	r3, [r7, #12]
 8003000:	e001      	b.n	8003006 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003002:	2300      	movs	r3, #0
 8003004:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d10b      	bne.n	8003024 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003010:	f043 0220 	orr.w	r2, r3, #32
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2200      	movs	r2, #0
 800301c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    return HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	e068      	b.n	80030f6 <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	4618      	mov	r0, r3
 8003028:	f7ff ff57 	bl	8002eda <LL_ADC_REG_IsConversionOngoing>
 800302c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4618      	mov	r0, r3
 8003034:	f7ff ff51 	bl	8002eda <LL_ADC_REG_IsConversionOngoing>
 8003038:	4603      	mov	r3, r0
 800303a:	2b00      	cmp	r3, #0
 800303c:	d14a      	bne.n	80030d4 <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800303e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003040:	2b00      	cmp	r3, #0
 8003042:	d147      	bne.n	80030d4 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003044:	4b30      	ldr	r3, [pc, #192]	@ (8003108 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8003046:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d027      	beq.n	80030a0 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003050:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	6859      	ldr	r1, [r3, #4]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003062:	035b      	lsls	r3, r3, #13
 8003064:	430b      	orrs	r3, r1
 8003066:	431a      	orrs	r2, r3
 8003068:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800306a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800306c:	4824      	ldr	r0, [pc, #144]	@ (8003100 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 800306e:	f7ff fef4 	bl	8002e5a <LL_ADC_IsEnabled>
 8003072:	4604      	mov	r4, r0
 8003074:	4823      	ldr	r0, [pc, #140]	@ (8003104 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003076:	f7ff fef0 	bl	8002e5a <LL_ADC_IsEnabled>
 800307a:	4603      	mov	r3, r0
 800307c:	4323      	orrs	r3, r4
 800307e:	2b00      	cmp	r3, #0
 8003080:	d132      	bne.n	80030e8 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003082:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800308a:	f023 030f 	bic.w	r3, r3, #15
 800308e:	683a      	ldr	r2, [r7, #0]
 8003090:	6811      	ldr	r1, [r2, #0]
 8003092:	683a      	ldr	r2, [r7, #0]
 8003094:	6892      	ldr	r2, [r2, #8]
 8003096:	430a      	orrs	r2, r1
 8003098:	431a      	orrs	r2, r3
 800309a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800309c:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800309e:	e023      	b.n	80030e8 <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80030a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80030a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030aa:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80030ac:	4814      	ldr	r0, [pc, #80]	@ (8003100 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 80030ae:	f7ff fed4 	bl	8002e5a <LL_ADC_IsEnabled>
 80030b2:	4604      	mov	r4, r0
 80030b4:	4813      	ldr	r0, [pc, #76]	@ (8003104 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80030b6:	f7ff fed0 	bl	8002e5a <LL_ADC_IsEnabled>
 80030ba:	4603      	mov	r3, r0
 80030bc:	4323      	orrs	r3, r4
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d112      	bne.n	80030e8 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80030c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80030ca:	f023 030f 	bic.w	r3, r3, #15
 80030ce:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80030d0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80030d2:	e009      	b.n	80030e8 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030d8:	f043 0220 	orr.w	r2, r3, #32
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80030e6:	e000      	b.n	80030ea <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80030e8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2200      	movs	r2, #0
 80030ee:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80030f2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	3784      	adds	r7, #132	@ 0x84
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd90      	pop	{r4, r7, pc}
 80030fe:	bf00      	nop
 8003100:	42028000 	.word	0x42028000
 8003104:	42028100 	.word	0x42028100
 8003108:	42028300 	.word	0x42028300

0800310c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800310c:	b480      	push	{r7}
 800310e:	b085      	sub	sp, #20
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	f003 0307 	and.w	r3, r3, #7
 800311a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800311c:	4b0c      	ldr	r3, [pc, #48]	@ (8003150 <__NVIC_SetPriorityGrouping+0x44>)
 800311e:	68db      	ldr	r3, [r3, #12]
 8003120:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003122:	68ba      	ldr	r2, [r7, #8]
 8003124:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003128:	4013      	ands	r3, r2
 800312a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003134:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003138:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800313c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800313e:	4a04      	ldr	r2, [pc, #16]	@ (8003150 <__NVIC_SetPriorityGrouping+0x44>)
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	60d3      	str	r3, [r2, #12]
}
 8003144:	bf00      	nop
 8003146:	3714      	adds	r7, #20
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr
 8003150:	e000ed00 	.word	0xe000ed00

08003154 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003154:	b480      	push	{r7}
 8003156:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003158:	4b04      	ldr	r3, [pc, #16]	@ (800316c <__NVIC_GetPriorityGrouping+0x18>)
 800315a:	68db      	ldr	r3, [r3, #12]
 800315c:	0a1b      	lsrs	r3, r3, #8
 800315e:	f003 0307 	and.w	r3, r3, #7
}
 8003162:	4618      	mov	r0, r3
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr
 800316c:	e000ed00 	.word	0xe000ed00

08003170 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003170:	b480      	push	{r7}
 8003172:	b083      	sub	sp, #12
 8003174:	af00      	add	r7, sp, #0
 8003176:	4603      	mov	r3, r0
 8003178:	6039      	str	r1, [r7, #0]
 800317a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800317c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003180:	2b00      	cmp	r3, #0
 8003182:	db0a      	blt.n	800319a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	b2da      	uxtb	r2, r3
 8003188:	490c      	ldr	r1, [pc, #48]	@ (80031bc <__NVIC_SetPriority+0x4c>)
 800318a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800318e:	0152      	lsls	r2, r2, #5
 8003190:	b2d2      	uxtb	r2, r2
 8003192:	440b      	add	r3, r1
 8003194:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003198:	e00a      	b.n	80031b0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	b2da      	uxtb	r2, r3
 800319e:	4908      	ldr	r1, [pc, #32]	@ (80031c0 <__NVIC_SetPriority+0x50>)
 80031a0:	79fb      	ldrb	r3, [r7, #7]
 80031a2:	f003 030f 	and.w	r3, r3, #15
 80031a6:	3b04      	subs	r3, #4
 80031a8:	0152      	lsls	r2, r2, #5
 80031aa:	b2d2      	uxtb	r2, r2
 80031ac:	440b      	add	r3, r1
 80031ae:	761a      	strb	r2, [r3, #24]
}
 80031b0:	bf00      	nop
 80031b2:	370c      	adds	r7, #12
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr
 80031bc:	e000e100 	.word	0xe000e100
 80031c0:	e000ed00 	.word	0xe000ed00

080031c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b089      	sub	sp, #36	@ 0x24
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	60f8      	str	r0, [r7, #12]
 80031cc:	60b9      	str	r1, [r7, #8]
 80031ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	f003 0307 	and.w	r3, r3, #7
 80031d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031d8:	69fb      	ldr	r3, [r7, #28]
 80031da:	f1c3 0307 	rsb	r3, r3, #7
 80031de:	2b03      	cmp	r3, #3
 80031e0:	bf28      	it	cs
 80031e2:	2303      	movcs	r3, #3
 80031e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031e6:	69fb      	ldr	r3, [r7, #28]
 80031e8:	3303      	adds	r3, #3
 80031ea:	2b06      	cmp	r3, #6
 80031ec:	d902      	bls.n	80031f4 <NVIC_EncodePriority+0x30>
 80031ee:	69fb      	ldr	r3, [r7, #28]
 80031f0:	3b04      	subs	r3, #4
 80031f2:	e000      	b.n	80031f6 <NVIC_EncodePriority+0x32>
 80031f4:	2300      	movs	r3, #0
 80031f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031f8:	f04f 32ff 	mov.w	r2, #4294967295
 80031fc:	69bb      	ldr	r3, [r7, #24]
 80031fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003202:	43da      	mvns	r2, r3
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	401a      	ands	r2, r3
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800320c:	f04f 31ff 	mov.w	r1, #4294967295
 8003210:	697b      	ldr	r3, [r7, #20]
 8003212:	fa01 f303 	lsl.w	r3, r1, r3
 8003216:	43d9      	mvns	r1, r3
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800321c:	4313      	orrs	r3, r2
         );
}
 800321e:	4618      	mov	r0, r3
 8003220:	3724      	adds	r7, #36	@ 0x24
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr
	...

0800322c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b082      	sub	sp, #8
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	3b01      	subs	r3, #1
 8003238:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800323c:	d301      	bcc.n	8003242 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800323e:	2301      	movs	r3, #1
 8003240:	e00f      	b.n	8003262 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003242:	4a0a      	ldr	r2, [pc, #40]	@ (800326c <SysTick_Config+0x40>)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	3b01      	subs	r3, #1
 8003248:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800324a:	2107      	movs	r1, #7
 800324c:	f04f 30ff 	mov.w	r0, #4294967295
 8003250:	f7ff ff8e 	bl	8003170 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003254:	4b05      	ldr	r3, [pc, #20]	@ (800326c <SysTick_Config+0x40>)
 8003256:	2200      	movs	r2, #0
 8003258:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800325a:	4b04      	ldr	r3, [pc, #16]	@ (800326c <SysTick_Config+0x40>)
 800325c:	2207      	movs	r2, #7
 800325e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003260:	2300      	movs	r3, #0
}
 8003262:	4618      	mov	r0, r3
 8003264:	3708      	adds	r7, #8
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	e000e010 	.word	0xe000e010

08003270 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b082      	sub	sp, #8
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003278:	6878      	ldr	r0, [r7, #4]
 800327a:	f7ff ff47 	bl	800310c <__NVIC_SetPriorityGrouping>
}
 800327e:	bf00      	nop
 8003280:	3708      	adds	r7, #8
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}

08003286 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003286:	b580      	push	{r7, lr}
 8003288:	b086      	sub	sp, #24
 800328a:	af00      	add	r7, sp, #0
 800328c:	4603      	mov	r3, r0
 800328e:	60b9      	str	r1, [r7, #8]
 8003290:	607a      	str	r2, [r7, #4]
 8003292:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003294:	f7ff ff5e 	bl	8003154 <__NVIC_GetPriorityGrouping>
 8003298:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800329a:	687a      	ldr	r2, [r7, #4]
 800329c:	68b9      	ldr	r1, [r7, #8]
 800329e:	6978      	ldr	r0, [r7, #20]
 80032a0:	f7ff ff90 	bl	80031c4 <NVIC_EncodePriority>
 80032a4:	4602      	mov	r2, r0
 80032a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032aa:	4611      	mov	r1, r2
 80032ac:	4618      	mov	r0, r3
 80032ae:	f7ff ff5f 	bl	8003170 <__NVIC_SetPriority>
}
 80032b2:	bf00      	nop
 80032b4:	3718      	adds	r7, #24
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}

080032ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80032ba:	b580      	push	{r7, lr}
 80032bc:	b082      	sub	sp, #8
 80032be:	af00      	add	r7, sp, #0
 80032c0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f7ff ffb2 	bl	800322c <SysTick_Config>
 80032c8:	4603      	mov	r3, r0
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3708      	adds	r7, #8
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}
	...

080032d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b087      	sub	sp, #28
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
 80032dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 80032de:	2300      	movs	r3, #0
 80032e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80032e2:	e158      	b.n	8003596 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	2101      	movs	r1, #1
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	fa01 f303 	lsl.w	r3, r1, r3
 80032f0:	4013      	ands	r3, r2
 80032f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	f000 814a 	beq.w	8003590 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f003 0303 	and.w	r3, r3, #3
 8003304:	2b01      	cmp	r3, #1
 8003306:	d005      	beq.n	8003314 <HAL_GPIO_Init+0x40>
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	f003 0303 	and.w	r3, r3, #3
 8003310:	2b02      	cmp	r3, #2
 8003312:	d130      	bne.n	8003376 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	005b      	lsls	r3, r3, #1
 800331e:	2203      	movs	r2, #3
 8003320:	fa02 f303 	lsl.w	r3, r2, r3
 8003324:	43db      	mvns	r3, r3
 8003326:	693a      	ldr	r2, [r7, #16]
 8003328:	4013      	ands	r3, r2
 800332a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	68da      	ldr	r2, [r3, #12]
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	005b      	lsls	r3, r3, #1
 8003334:	fa02 f303 	lsl.w	r3, r2, r3
 8003338:	693a      	ldr	r2, [r7, #16]
 800333a:	4313      	orrs	r3, r2
 800333c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	693a      	ldr	r2, [r7, #16]
 8003342:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800334a:	2201      	movs	r2, #1
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	fa02 f303 	lsl.w	r3, r2, r3
 8003352:	43db      	mvns	r3, r3
 8003354:	693a      	ldr	r2, [r7, #16]
 8003356:	4013      	ands	r3, r2
 8003358:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	091b      	lsrs	r3, r3, #4
 8003360:	f003 0201 	and.w	r2, r3, #1
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	fa02 f303 	lsl.w	r3, r2, r3
 800336a:	693a      	ldr	r2, [r7, #16]
 800336c:	4313      	orrs	r3, r2
 800336e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	693a      	ldr	r2, [r7, #16]
 8003374:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	f003 0303 	and.w	r3, r3, #3
 800337e:	2b03      	cmp	r3, #3
 8003380:	d017      	beq.n	80033b2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	68db      	ldr	r3, [r3, #12]
 8003386:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	005b      	lsls	r3, r3, #1
 800338c:	2203      	movs	r2, #3
 800338e:	fa02 f303 	lsl.w	r3, r2, r3
 8003392:	43db      	mvns	r3, r3
 8003394:	693a      	ldr	r2, [r7, #16]
 8003396:	4013      	ands	r3, r2
 8003398:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	689a      	ldr	r2, [r3, #8]
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	005b      	lsls	r3, r3, #1
 80033a2:	fa02 f303 	lsl.w	r3, r2, r3
 80033a6:	693a      	ldr	r2, [r7, #16]
 80033a8:	4313      	orrs	r3, r2
 80033aa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	693a      	ldr	r2, [r7, #16]
 80033b0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	f003 0303 	and.w	r3, r3, #3
 80033ba:	2b02      	cmp	r3, #2
 80033bc:	d123      	bne.n	8003406 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	08da      	lsrs	r2, r3, #3
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	3208      	adds	r2, #8
 80033c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	f003 0307 	and.w	r3, r3, #7
 80033d2:	009b      	lsls	r3, r3, #2
 80033d4:	220f      	movs	r2, #15
 80033d6:	fa02 f303 	lsl.w	r3, r2, r3
 80033da:	43db      	mvns	r3, r3
 80033dc:	693a      	ldr	r2, [r7, #16]
 80033de:	4013      	ands	r3, r2
 80033e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	691a      	ldr	r2, [r3, #16]
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	f003 0307 	and.w	r3, r3, #7
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	fa02 f303 	lsl.w	r3, r2, r3
 80033f2:	693a      	ldr	r2, [r7, #16]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	08da      	lsrs	r2, r3, #3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	3208      	adds	r2, #8
 8003400:	6939      	ldr	r1, [r7, #16]
 8003402:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	005b      	lsls	r3, r3, #1
 8003410:	2203      	movs	r2, #3
 8003412:	fa02 f303 	lsl.w	r3, r2, r3
 8003416:	43db      	mvns	r3, r3
 8003418:	693a      	ldr	r2, [r7, #16]
 800341a:	4013      	ands	r3, r2
 800341c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	f003 0203 	and.w	r2, r3, #3
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	005b      	lsls	r3, r3, #1
 800342a:	fa02 f303 	lsl.w	r3, r2, r3
 800342e:	693a      	ldr	r2, [r7, #16]
 8003430:	4313      	orrs	r3, r2
 8003432:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	693a      	ldr	r2, [r7, #16]
 8003438:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003442:	2b00      	cmp	r3, #0
 8003444:	f000 80a4 	beq.w	8003590 <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 8003448:	4a5a      	ldr	r2, [pc, #360]	@ (80035b4 <HAL_GPIO_Init+0x2e0>)
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	089b      	lsrs	r3, r3, #2
 800344e:	3318      	adds	r3, #24
 8003450:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003454:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	f003 0303 	and.w	r3, r3, #3
 800345c:	00db      	lsls	r3, r3, #3
 800345e:	220f      	movs	r2, #15
 8003460:	fa02 f303 	lsl.w	r3, r2, r3
 8003464:	43db      	mvns	r3, r3
 8003466:	693a      	ldr	r2, [r7, #16]
 8003468:	4013      	ands	r3, r2
 800346a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	4a52      	ldr	r2, [pc, #328]	@ (80035b8 <HAL_GPIO_Init+0x2e4>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d025      	beq.n	80034c0 <HAL_GPIO_Init+0x1ec>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	4a51      	ldr	r2, [pc, #324]	@ (80035bc <HAL_GPIO_Init+0x2e8>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d01f      	beq.n	80034bc <HAL_GPIO_Init+0x1e8>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	4a50      	ldr	r2, [pc, #320]	@ (80035c0 <HAL_GPIO_Init+0x2ec>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d019      	beq.n	80034b8 <HAL_GPIO_Init+0x1e4>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	4a4f      	ldr	r2, [pc, #316]	@ (80035c4 <HAL_GPIO_Init+0x2f0>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d013      	beq.n	80034b4 <HAL_GPIO_Init+0x1e0>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	4a4e      	ldr	r2, [pc, #312]	@ (80035c8 <HAL_GPIO_Init+0x2f4>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d00d      	beq.n	80034b0 <HAL_GPIO_Init+0x1dc>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	4a4d      	ldr	r2, [pc, #308]	@ (80035cc <HAL_GPIO_Init+0x2f8>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d007      	beq.n	80034ac <HAL_GPIO_Init+0x1d8>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	4a4c      	ldr	r2, [pc, #304]	@ (80035d0 <HAL_GPIO_Init+0x2fc>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d101      	bne.n	80034a8 <HAL_GPIO_Init+0x1d4>
 80034a4:	2306      	movs	r3, #6
 80034a6:	e00c      	b.n	80034c2 <HAL_GPIO_Init+0x1ee>
 80034a8:	2307      	movs	r3, #7
 80034aa:	e00a      	b.n	80034c2 <HAL_GPIO_Init+0x1ee>
 80034ac:	2305      	movs	r3, #5
 80034ae:	e008      	b.n	80034c2 <HAL_GPIO_Init+0x1ee>
 80034b0:	2304      	movs	r3, #4
 80034b2:	e006      	b.n	80034c2 <HAL_GPIO_Init+0x1ee>
 80034b4:	2303      	movs	r3, #3
 80034b6:	e004      	b.n	80034c2 <HAL_GPIO_Init+0x1ee>
 80034b8:	2302      	movs	r3, #2
 80034ba:	e002      	b.n	80034c2 <HAL_GPIO_Init+0x1ee>
 80034bc:	2301      	movs	r3, #1
 80034be:	e000      	b.n	80034c2 <HAL_GPIO_Init+0x1ee>
 80034c0:	2300      	movs	r3, #0
 80034c2:	697a      	ldr	r2, [r7, #20]
 80034c4:	f002 0203 	and.w	r2, r2, #3
 80034c8:	00d2      	lsls	r2, r2, #3
 80034ca:	4093      	lsls	r3, r2
 80034cc:	693a      	ldr	r2, [r7, #16]
 80034ce:	4313      	orrs	r3, r2
 80034d0:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 80034d2:	4938      	ldr	r1, [pc, #224]	@ (80035b4 <HAL_GPIO_Init+0x2e0>)
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	089b      	lsrs	r3, r3, #2
 80034d8:	3318      	adds	r3, #24
 80034da:	693a      	ldr	r2, [r7, #16]
 80034dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80034e0:	4b34      	ldr	r3, [pc, #208]	@ (80035b4 <HAL_GPIO_Init+0x2e0>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	43db      	mvns	r3, r3
 80034ea:	693a      	ldr	r2, [r7, #16]
 80034ec:	4013      	ands	r3, r2
 80034ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d003      	beq.n	8003504 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80034fc:	693a      	ldr	r2, [r7, #16]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	4313      	orrs	r3, r2
 8003502:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003504:	4a2b      	ldr	r2, [pc, #172]	@ (80035b4 <HAL_GPIO_Init+0x2e0>)
 8003506:	693b      	ldr	r3, [r7, #16]
 8003508:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800350a:	4b2a      	ldr	r3, [pc, #168]	@ (80035b4 <HAL_GPIO_Init+0x2e0>)
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	43db      	mvns	r3, r3
 8003514:	693a      	ldr	r2, [r7, #16]
 8003516:	4013      	ands	r3, r2
 8003518:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003522:	2b00      	cmp	r3, #0
 8003524:	d003      	beq.n	800352e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8003526:	693a      	ldr	r2, [r7, #16]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	4313      	orrs	r3, r2
 800352c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800352e:	4a21      	ldr	r2, [pc, #132]	@ (80035b4 <HAL_GPIO_Init+0x2e0>)
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003534:	4b1f      	ldr	r3, [pc, #124]	@ (80035b4 <HAL_GPIO_Init+0x2e0>)
 8003536:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800353a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	43db      	mvns	r3, r3
 8003540:	693a      	ldr	r2, [r7, #16]
 8003542:	4013      	ands	r3, r2
 8003544:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800354e:	2b00      	cmp	r3, #0
 8003550:	d003      	beq.n	800355a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003552:	693a      	ldr	r2, [r7, #16]
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	4313      	orrs	r3, r2
 8003558:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800355a:	4a16      	ldr	r2, [pc, #88]	@ (80035b4 <HAL_GPIO_Init+0x2e0>)
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
 8003562:	4b14      	ldr	r3, [pc, #80]	@ (80035b4 <HAL_GPIO_Init+0x2e0>)
 8003564:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003568:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	43db      	mvns	r3, r3
 800356e:	693a      	ldr	r2, [r7, #16]
 8003570:	4013      	ands	r3, r2
 8003572:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800357c:	2b00      	cmp	r3, #0
 800357e:	d003      	beq.n	8003588 <HAL_GPIO_Init+0x2b4>
        {
          temp |= iocurrent;
 8003580:	693a      	ldr	r2, [r7, #16]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	4313      	orrs	r3, r2
 8003586:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003588:	4a0a      	ldr	r2, [pc, #40]	@ (80035b4 <HAL_GPIO_Init+0x2e0>)
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	3301      	adds	r3, #1
 8003594:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	fa22 f303 	lsr.w	r3, r2, r3
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	f47f ae9f 	bne.w	80032e4 <HAL_GPIO_Init+0x10>
  }
}
 80035a6:	bf00      	nop
 80035a8:	bf00      	nop
 80035aa:	371c      	adds	r7, #28
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr
 80035b4:	4002f400 	.word	0x4002f400
 80035b8:	42020000 	.word	0x42020000
 80035bc:	42020400 	.word	0x42020400
 80035c0:	42020800 	.word	0x42020800
 80035c4:	42020c00 	.word	0x42020c00
 80035c8:	42021000 	.word	0x42021000
 80035cc:	42021400 	.word	0x42021400
 80035d0:	42021800 	.word	0x42021800

080035d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	460b      	mov	r3, r1
 80035de:	807b      	strh	r3, [r7, #2]
 80035e0:	4613      	mov	r3, r2
 80035e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80035e4:	787b      	ldrb	r3, [r7, #1]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d003      	beq.n	80035f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80035ea:	887a      	ldrh	r2, [r7, #2]
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80035f0:	e002      	b.n	80035f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80035f2:	887a      	ldrh	r2, [r7, #2]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80035f8:	bf00      	nop
 80035fa:	370c      	adds	r7, #12
 80035fc:	46bd      	mov	sp, r7
 80035fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003602:	4770      	bx	lr

08003604 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003604:	b480      	push	{r7}
 8003606:	b085      	sub	sp, #20
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
 800360c:	460b      	mov	r3, r1
 800360e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	695b      	ldr	r3, [r3, #20]
 8003614:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003616:	887a      	ldrh	r2, [r7, #2]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	4013      	ands	r3, r2
 800361c:	041a      	lsls	r2, r3, #16
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	43d9      	mvns	r1, r3
 8003622:	887b      	ldrh	r3, [r7, #2]
 8003624:	400b      	ands	r3, r1
 8003626:	431a      	orrs	r2, r3
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	619a      	str	r2, [r3, #24]
}
 800362c:	bf00      	nop
 800362e:	3714      	adds	r7, #20
 8003630:	46bd      	mov	sp, r7
 8003632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003636:	4770      	bx	lr

08003638 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003638:	b480      	push	{r7}
 800363a:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 800363c:	4b04      	ldr	r3, [pc, #16]	@ (8003650 <HAL_PWREx_GetVoltageRange+0x18>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8003644:	4618      	mov	r0, r3
 8003646:	46bd      	mov	sp, r7
 8003648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364c:	4770      	bx	lr
 800364e:	bf00      	nop
 8003650:	40007000 	.word	0x40007000

08003654 <HAL_PWREx_ControlVoltageScaling>:
  * @note  The VOS shall NOT be changed in LP Mode of if LP mode is asked.
  * @note  The function shall not be called in Low-power run mode (meaningless and misleading).
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 800365c:	4b27      	ldr	r3, [pc, #156]	@ (80036fc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003664:	60bb      	str	r3, [r7, #8]

  /* VOS shall not be changed in LP Mode            */
  /* or if LP Mode is asked but not yet established */
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 8003666:	f000 f861 	bl	800372c <HAL_PWREx_SMPS_GetEffectiveMode>
 800366a:	4603      	mov	r3, r0
 800366c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003670:	d101      	bne.n	8003676 <HAL_PWREx_ControlVoltageScaling+0x22>
  {
    return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e03e      	b.n	80036f4 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 8003676:	4b21      	ldr	r3, [pc, #132]	@ (80036fc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003678:	68db      	ldr	r3, [r3, #12]
 800367a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800367e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003682:	d101      	bne.n	8003688 <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e035      	b.n	80036f4 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8003688:	68ba      	ldr	r2, [r7, #8]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	429a      	cmp	r2, r3
 800368e:	d101      	bne.n	8003694 <HAL_PWREx_ControlVoltageScaling+0x40>
  {
    return HAL_OK;
 8003690:	2300      	movs	r3, #0
 8003692:	e02f      	b.n	80036f4 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003694:	4b19      	ldr	r3, [pc, #100]	@ (80036fc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800369c:	4917      	ldr	r1, [pc, #92]	@ (80036fc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	600b      	str	r3, [r1, #0]

  /* Wait until VOSF is cleared */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 80036a4:	4b16      	ldr	r3, [pc, #88]	@ (8003700 <HAL_PWREx_ControlVoltageScaling+0xac>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	095b      	lsrs	r3, r3, #5
 80036aa:	4a16      	ldr	r2, [pc, #88]	@ (8003704 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80036ac:	fba2 2303 	umull	r2, r3, r2, r3
 80036b0:	09db      	lsrs	r3, r3, #7
 80036b2:	2232      	movs	r2, #50	@ 0x32
 80036b4:	fb02 f303 	mul.w	r3, r2, r3
 80036b8:	4a13      	ldr	r2, [pc, #76]	@ (8003708 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 80036ba:	fba2 2303 	umull	r2, r3, r2, r3
 80036be:	08db      	lsrs	r3, r3, #3
 80036c0:	3301      	adds	r3, #1
 80036c2:	60fb      	str	r3, [r7, #12]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80036c4:	e002      	b.n	80036cc <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    wait_loop_index--;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	3b01      	subs	r3, #1
 80036ca:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80036cc:	4b0b      	ldr	r3, [pc, #44]	@ (80036fc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80036ce:	695b      	ldr	r3, [r3, #20]
 80036d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036d8:	d102      	bne.n	80036e0 <HAL_PWREx_ControlVoltageScaling+0x8c>
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d1f2      	bne.n	80036c6 <HAL_PWREx_ControlVoltageScaling+0x72>
  }

  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80036e0:	4b06      	ldr	r3, [pc, #24]	@ (80036fc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80036e2:	695b      	ldr	r3, [r3, #20]
 80036e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036ec:	d101      	bne.n	80036f2 <HAL_PWREx_ControlVoltageScaling+0x9e>
  {
    return HAL_TIMEOUT;
 80036ee:	2303      	movs	r3, #3
 80036f0:	e000      	b.n	80036f4 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  return HAL_OK;
 80036f2:	2300      	movs	r3, #0
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	3710      	adds	r7, #16
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}
 80036fc:	40007000 	.word	0x40007000
 8003700:	20000000 	.word	0x20000000
 8003704:	0a7c5ac5 	.word	0x0a7c5ac5
 8003708:	cccccccd 	.word	0xcccccccd

0800370c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800370c:	b480      	push	{r7}
 800370e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003710:	4b05      	ldr	r3, [pc, #20]	@ (8003728 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	4a04      	ldr	r2, [pc, #16]	@ (8003728 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003716:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800371a:	6093      	str	r3, [r2, #8]
}
 800371c:	bf00      	nop
 800371e:	46bd      	mov	sp, r7
 8003720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003724:	4770      	bx	lr
 8003726:	bf00      	nop
 8003728:	40007000 	.word	0x40007000

0800372c <HAL_PWREx_SMPS_GetEffectiveMode>:
  *         @arg @ref PWR_SMPS_HIGH_POWER    SMPS step down converter in high-power mode (default)
  *         @arg @ref PWR_SMPS_LOW_POWER     SMPS step down converter in low-power mode
  *         @arg @ref PWR_SMPS_BYPASS        SMPS step down converter in bypass mode
  */
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
 800372c:	b480      	push	{r7}
 800372e:	b083      	sub	sp, #12
 8003730:	af00      	add	r7, sp, #0
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 8003732:	4b0f      	ldr	r3, [pc, #60]	@ (8003770 <HAL_PWREx_SMPS_GetEffectiveMode+0x44>)
 8003734:	691b      	ldr	r3, [r3, #16]
 8003736:	603b      	str	r3, [r7, #0]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800373e:	2b00      	cmp	r3, #0
 8003740:	d003      	beq.n	800374a <HAL_PWREx_SMPS_GetEffectiveMode+0x1e>
  {
    mode = PWR_SMPS_BYPASS;
 8003742:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003746:	607b      	str	r3, [r7, #4]
 8003748:	e00a      	b.n	8003760 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003750:	2b00      	cmp	r3, #0
 8003752:	d103      	bne.n	800375c <HAL_PWREx_SMPS_GetEffectiveMode+0x30>
  {
    mode = PWR_SMPS_LOW_POWER;
 8003754:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003758:	607b      	str	r3, [r7, #4]
 800375a:	e001      	b.n	8003760 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else
  {
    mode = PWR_SMPS_HIGH_POWER;
 800375c:	2300      	movs	r3, #0
 800375e:	607b      	str	r3, [r7, #4]
  }

  return mode;
 8003760:	687b      	ldr	r3, [r7, #4]
}
 8003762:	4618      	mov	r0, r3
 8003764:	370c      	adds	r7, #12
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr
 800376e:	bf00      	nop
 8003770:	40007000 	.word	0x40007000

08003774 <HAL_RCC_OscConfig>:
  *         and is updated by this function in case of simple MSI range update when MSI
  *         used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b088      	sub	sp, #32
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d102      	bne.n	8003788 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	f000 bcc2 	b.w	800410c <HAL_RCC_OscConfig+0x998>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003788:	4b99      	ldr	r3, [pc, #612]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	f003 030c 	and.w	r3, r3, #12
 8003790:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003792:	4b97      	ldr	r3, [pc, #604]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 8003794:	68db      	ldr	r3, [r3, #12]
 8003796:	f003 0303 	and.w	r3, r3, #3
 800379a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 0310 	and.w	r3, r3, #16
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	f000 80e9 	beq.w	800397c <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80037aa:	69bb      	ldr	r3, [r7, #24]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d006      	beq.n	80037be <HAL_RCC_OscConfig+0x4a>
 80037b0:	69bb      	ldr	r3, [r7, #24]
 80037b2:	2b0c      	cmp	r3, #12
 80037b4:	f040 8083 	bne.w	80038be <HAL_RCC_OscConfig+0x14a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d17f      	bne.n	80038be <HAL_RCC_OscConfig+0x14a>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80037be:	4b8c      	ldr	r3, [pc, #560]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0302 	and.w	r3, r3, #2
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d006      	beq.n	80037d8 <HAL_RCC_OscConfig+0x64>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	69db      	ldr	r3, [r3, #28]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d102      	bne.n	80037d8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	f000 bc9a 	b.w	800410c <HAL_RCC_OscConfig+0x998>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80037dc:	4b84      	ldr	r3, [pc, #528]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f003 0308 	and.w	r3, r3, #8
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d004      	beq.n	80037f2 <HAL_RCC_OscConfig+0x7e>
 80037e8:	4b81      	ldr	r3, [pc, #516]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80037f0:	e005      	b.n	80037fe <HAL_RCC_OscConfig+0x8a>
 80037f2:	4b7f      	ldr	r3, [pc, #508]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 80037f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037f8:	091b      	lsrs	r3, r3, #4
 80037fa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80037fe:	4293      	cmp	r3, r2
 8003800:	d224      	bcs.n	800384c <HAL_RCC_OscConfig+0xd8>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003806:	4618      	mov	r0, r3
 8003808:	f000 fe9a 	bl	8004540 <RCC_SetFlashLatencyFromMSIRange>
 800380c:	4603      	mov	r3, r0
 800380e:	2b00      	cmp	r3, #0
 8003810:	d002      	beq.n	8003818 <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	f000 bc7a 	b.w	800410c <HAL_RCC_OscConfig+0x998>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003818:	4b75      	ldr	r3, [pc, #468]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a74      	ldr	r2, [pc, #464]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 800381e:	f043 0308 	orr.w	r3, r3, #8
 8003822:	6013      	str	r3, [r2, #0]
 8003824:	4b72      	ldr	r3, [pc, #456]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003830:	496f      	ldr	r1, [pc, #444]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 8003832:	4313      	orrs	r3, r2
 8003834:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003836:	4b6e      	ldr	r3, [pc, #440]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6a1b      	ldr	r3, [r3, #32]
 8003842:	021b      	lsls	r3, r3, #8
 8003844:	496a      	ldr	r1, [pc, #424]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 8003846:	4313      	orrs	r3, r2
 8003848:	604b      	str	r3, [r1, #4]
 800384a:	e026      	b.n	800389a <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800384c:	4b68      	ldr	r3, [pc, #416]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a67      	ldr	r2, [pc, #412]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 8003852:	f043 0308 	orr.w	r3, r3, #8
 8003856:	6013      	str	r3, [r2, #0]
 8003858:	4b65      	ldr	r3, [pc, #404]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003864:	4962      	ldr	r1, [pc, #392]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 8003866:	4313      	orrs	r3, r2
 8003868:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800386a:	4b61      	ldr	r3, [pc, #388]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6a1b      	ldr	r3, [r3, #32]
 8003876:	021b      	lsls	r3, r3, #8
 8003878:	495d      	ldr	r1, [pc, #372]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 800387a:	4313      	orrs	r3, r2
 800387c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800387e:	69bb      	ldr	r3, [r7, #24]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d10a      	bne.n	800389a <HAL_RCC_OscConfig+0x126>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003888:	4618      	mov	r0, r3
 800388a:	f000 fe59 	bl	8004540 <RCC_SetFlashLatencyFromMSIRange>
 800388e:	4603      	mov	r3, r0
 8003890:	2b00      	cmp	r3, #0
 8003892:	d002      	beq.n	800389a <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	f000 bc39 	b.w	800410c <HAL_RCC_OscConfig+0x998>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800389a:	f000 fe15 	bl	80044c8 <HAL_RCC_GetHCLKFreq>
 800389e:	4603      	mov	r3, r0
 80038a0:	4a54      	ldr	r2, [pc, #336]	@ (80039f4 <HAL_RCC_OscConfig+0x280>)
 80038a2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80038a4:	4b54      	ldr	r3, [pc, #336]	@ (80039f8 <HAL_RCC_OscConfig+0x284>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4618      	mov	r0, r3
 80038aa:	f7fe f8a3 	bl	80019f4 <HAL_InitTick>
 80038ae:	4603      	mov	r3, r0
 80038b0:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 80038b2:	7bfb      	ldrb	r3, [r7, #15]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d060      	beq.n	800397a <HAL_RCC_OscConfig+0x206>
        {
          return status;
 80038b8:	7bfb      	ldrb	r3, [r7, #15]
 80038ba:	f000 bc27 	b.w	800410c <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	69db      	ldr	r3, [r3, #28]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d039      	beq.n	800393a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80038c6:	4b4a      	ldr	r3, [pc, #296]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a49      	ldr	r2, [pc, #292]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 80038cc:	f043 0301 	orr.w	r3, r3, #1
 80038d0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80038d2:	f7fe f8df 	bl	8001a94 <HAL_GetTick>
 80038d6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80038d8:	e00f      	b.n	80038fa <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80038da:	f7fe f8db 	bl	8001a94 <HAL_GetTick>
 80038de:	4602      	mov	r2, r0
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	1ad3      	subs	r3, r2, r3
 80038e4:	2b02      	cmp	r3, #2
 80038e6:	d908      	bls.n	80038fa <HAL_RCC_OscConfig+0x186>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80038e8:	4b41      	ldr	r3, [pc, #260]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f003 0302 	and.w	r3, r3, #2
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d102      	bne.n	80038fa <HAL_RCC_OscConfig+0x186>
            {
              return HAL_TIMEOUT;
 80038f4:	2303      	movs	r3, #3
 80038f6:	f000 bc09 	b.w	800410c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80038fa:	4b3d      	ldr	r3, [pc, #244]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f003 0302 	and.w	r3, r3, #2
 8003902:	2b00      	cmp	r3, #0
 8003904:	d0e9      	beq.n	80038da <HAL_RCC_OscConfig+0x166>
            }
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003906:	4b3a      	ldr	r3, [pc, #232]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a39      	ldr	r2, [pc, #228]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 800390c:	f043 0308 	orr.w	r3, r3, #8
 8003910:	6013      	str	r3, [r2, #0]
 8003912:	4b37      	ldr	r3, [pc, #220]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800391e:	4934      	ldr	r1, [pc, #208]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 8003920:	4313      	orrs	r3, r2
 8003922:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003924:	4b32      	ldr	r3, [pc, #200]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6a1b      	ldr	r3, [r3, #32]
 8003930:	021b      	lsls	r3, r3, #8
 8003932:	492f      	ldr	r1, [pc, #188]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 8003934:	4313      	orrs	r3, r2
 8003936:	604b      	str	r3, [r1, #4]
 8003938:	e020      	b.n	800397c <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800393a:	4b2d      	ldr	r3, [pc, #180]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a2c      	ldr	r2, [pc, #176]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 8003940:	f023 0301 	bic.w	r3, r3, #1
 8003944:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003946:	f7fe f8a5 	bl	8001a94 <HAL_GetTick>
 800394a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800394c:	e00e      	b.n	800396c <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800394e:	f7fe f8a1 	bl	8001a94 <HAL_GetTick>
 8003952:	4602      	mov	r2, r0
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	1ad3      	subs	r3, r2, r3
 8003958:	2b02      	cmp	r3, #2
 800395a:	d907      	bls.n	800396c <HAL_RCC_OscConfig+0x1f8>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800395c:	4b24      	ldr	r3, [pc, #144]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0302 	and.w	r3, r3, #2
 8003964:	2b00      	cmp	r3, #0
 8003966:	d001      	beq.n	800396c <HAL_RCC_OscConfig+0x1f8>
            {
              return HAL_TIMEOUT;
 8003968:	2303      	movs	r3, #3
 800396a:	e3cf      	b.n	800410c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800396c:	4b20      	ldr	r3, [pc, #128]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0302 	and.w	r3, r3, #2
 8003974:	2b00      	cmp	r3, #0
 8003976:	d1ea      	bne.n	800394e <HAL_RCC_OscConfig+0x1da>
 8003978:	e000      	b.n	800397c <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800397a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 0301 	and.w	r3, r3, #1
 8003984:	2b00      	cmp	r3, #0
 8003986:	d07e      	beq.n	8003a86 <HAL_RCC_OscConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8003988:	69bb      	ldr	r3, [r7, #24]
 800398a:	2b08      	cmp	r3, #8
 800398c:	d005      	beq.n	800399a <HAL_RCC_OscConfig+0x226>
 800398e:	69bb      	ldr	r3, [r7, #24]
 8003990:	2b0c      	cmp	r3, #12
 8003992:	d10e      	bne.n	80039b2 <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	2b03      	cmp	r3, #3
 8003998:	d10b      	bne.n	80039b2 <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800399a:	4b15      	ldr	r3, [pc, #84]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d06e      	beq.n	8003a84 <HAL_RCC_OscConfig+0x310>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d16a      	bne.n	8003a84 <HAL_RCC_OscConfig+0x310>
      {
        return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e3ac      	b.n	800410c <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039ba:	d106      	bne.n	80039ca <HAL_RCC_OscConfig+0x256>
 80039bc:	4b0c      	ldr	r3, [pc, #48]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a0b      	ldr	r2, [pc, #44]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 80039c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039c6:	6013      	str	r3, [r2, #0]
 80039c8:	e024      	b.n	8003a14 <HAL_RCC_OscConfig+0x2a0>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80039d2:	d113      	bne.n	80039fc <HAL_RCC_OscConfig+0x288>
 80039d4:	4b06      	ldr	r3, [pc, #24]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a05      	ldr	r2, [pc, #20]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 80039da:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80039de:	6013      	str	r3, [r2, #0]
 80039e0:	4b03      	ldr	r3, [pc, #12]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a02      	ldr	r2, [pc, #8]	@ (80039f0 <HAL_RCC_OscConfig+0x27c>)
 80039e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039ea:	6013      	str	r3, [r2, #0]
 80039ec:	e012      	b.n	8003a14 <HAL_RCC_OscConfig+0x2a0>
 80039ee:	bf00      	nop
 80039f0:	40021000 	.word	0x40021000
 80039f4:	20000000 	.word	0x20000000
 80039f8:	20000004 	.word	0x20000004
 80039fc:	4b8b      	ldr	r3, [pc, #556]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a8a      	ldr	r2, [pc, #552]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003a02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a06:	6013      	str	r3, [r2, #0]
 8003a08:	4b88      	ldr	r3, [pc, #544]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a87      	ldr	r2, [pc, #540]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003a0e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d019      	beq.n	8003a50 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a1c:	f7fe f83a 	bl	8001a94 <HAL_GetTick>
 8003a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a22:	e00e      	b.n	8003a42 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a24:	f7fe f836 	bl	8001a94 <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	2b64      	cmp	r3, #100	@ 0x64
 8003a30:	d907      	bls.n	8003a42 <HAL_RCC_OscConfig+0x2ce>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a32:	4b7e      	ldr	r3, [pc, #504]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d101      	bne.n	8003a42 <HAL_RCC_OscConfig+0x2ce>
            {
              return HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e364      	b.n	800410c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a42:	4b7a      	ldr	r3, [pc, #488]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d0ea      	beq.n	8003a24 <HAL_RCC_OscConfig+0x2b0>
 8003a4e:	e01a      	b.n	8003a86 <HAL_RCC_OscConfig+0x312>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a50:	f7fe f820 	bl	8001a94 <HAL_GetTick>
 8003a54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a56:	e00e      	b.n	8003a76 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a58:	f7fe f81c 	bl	8001a94 <HAL_GetTick>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	2b64      	cmp	r3, #100	@ 0x64
 8003a64:	d907      	bls.n	8003a76 <HAL_RCC_OscConfig+0x302>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a66:	4b71      	ldr	r3, [pc, #452]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d001      	beq.n	8003a76 <HAL_RCC_OscConfig+0x302>
            {
              return HAL_TIMEOUT;
 8003a72:	2303      	movs	r3, #3
 8003a74:	e34a      	b.n	800410c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a76:	4b6d      	ldr	r3, [pc, #436]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d1ea      	bne.n	8003a58 <HAL_RCC_OscConfig+0x2e4>
 8003a82:	e000      	b.n	8003a86 <HAL_RCC_OscConfig+0x312>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f003 0302 	and.w	r3, r3, #2
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d06c      	beq.n	8003b6c <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8003a92:	69bb      	ldr	r3, [r7, #24]
 8003a94:	2b04      	cmp	r3, #4
 8003a96:	d005      	beq.n	8003aa4 <HAL_RCC_OscConfig+0x330>
 8003a98:	69bb      	ldr	r3, [r7, #24]
 8003a9a:	2b0c      	cmp	r3, #12
 8003a9c:	d119      	bne.n	8003ad2 <HAL_RCC_OscConfig+0x35e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	2b02      	cmp	r3, #2
 8003aa2:	d116      	bne.n	8003ad2 <HAL_RCC_OscConfig+0x35e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003aa4:	4b61      	ldr	r3, [pc, #388]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d005      	beq.n	8003abc <HAL_RCC_OscConfig+0x348>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	68db      	ldr	r3, [r3, #12]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d101      	bne.n	8003abc <HAL_RCC_OscConfig+0x348>
      {
        return HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e327      	b.n	800410c <HAL_RCC_OscConfig+0x998>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003abc:	4b5b      	ldr	r3, [pc, #364]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	691b      	ldr	r3, [r3, #16]
 8003ac8:	061b      	lsls	r3, r3, #24
 8003aca:	4958      	ldr	r1, [pc, #352]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003acc:	4313      	orrs	r3, r2
 8003ace:	604b      	str	r3, [r1, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ad0:	e04c      	b.n	8003b6c <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	68db      	ldr	r3, [r3, #12]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d029      	beq.n	8003b2e <HAL_RCC_OscConfig+0x3ba>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ada:	4b54      	ldr	r3, [pc, #336]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4a53      	ldr	r2, [pc, #332]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003ae0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ae4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ae6:	f7fd ffd5 	bl	8001a94 <HAL_GetTick>
 8003aea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003aec:	e00e      	b.n	8003b0c <HAL_RCC_OscConfig+0x398>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003aee:	f7fd ffd1 	bl	8001a94 <HAL_GetTick>
 8003af2:	4602      	mov	r2, r0
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	1ad3      	subs	r3, r2, r3
 8003af8:	2b02      	cmp	r3, #2
 8003afa:	d907      	bls.n	8003b0c <HAL_RCC_OscConfig+0x398>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003afc:	4b4b      	ldr	r3, [pc, #300]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d101      	bne.n	8003b0c <HAL_RCC_OscConfig+0x398>
            {
              return HAL_TIMEOUT;
 8003b08:	2303      	movs	r3, #3
 8003b0a:	e2ff      	b.n	800410c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b0c:	4b47      	ldr	r3, [pc, #284]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d0ea      	beq.n	8003aee <HAL_RCC_OscConfig+0x37a>
            }
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b18:	4b44      	ldr	r3, [pc, #272]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	691b      	ldr	r3, [r3, #16]
 8003b24:	061b      	lsls	r3, r3, #24
 8003b26:	4941      	ldr	r1, [pc, #260]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	604b      	str	r3, [r1, #4]
 8003b2c:	e01e      	b.n	8003b6c <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b2e:	4b3f      	ldr	r3, [pc, #252]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a3e      	ldr	r2, [pc, #248]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003b34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b3a:	f7fd ffab 	bl	8001a94 <HAL_GetTick>
 8003b3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b40:	e00e      	b.n	8003b60 <HAL_RCC_OscConfig+0x3ec>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b42:	f7fd ffa7 	bl	8001a94 <HAL_GetTick>
 8003b46:	4602      	mov	r2, r0
 8003b48:	693b      	ldr	r3, [r7, #16]
 8003b4a:	1ad3      	subs	r3, r2, r3
 8003b4c:	2b02      	cmp	r3, #2
 8003b4e:	d907      	bls.n	8003b60 <HAL_RCC_OscConfig+0x3ec>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b50:	4b36      	ldr	r3, [pc, #216]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d001      	beq.n	8003b60 <HAL_RCC_OscConfig+0x3ec>
            {
              return HAL_TIMEOUT;
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	e2d5      	b.n	800410c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b60:	4b32      	ldr	r3, [pc, #200]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d1ea      	bne.n	8003b42 <HAL_RCC_OscConfig+0x3ce>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f003 0308 	and.w	r3, r3, #8
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d062      	beq.n	8003c3e <HAL_RCC_OscConfig+0x4ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	695b      	ldr	r3, [r3, #20]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d038      	beq.n	8003bf2 <HAL_RCC_OscConfig+0x47e>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	699b      	ldr	r3, [r3, #24]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d108      	bne.n	8003b9a <HAL_RCC_OscConfig+0x426>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8003b88:	4b28      	ldr	r3, [pc, #160]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003b8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b8e:	4a27      	ldr	r2, [pc, #156]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003b90:	f023 0310 	bic.w	r3, r3, #16
 8003b94:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003b98:	e007      	b.n	8003baa <HAL_RCC_OscConfig+0x436>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8003b9a:	4b24      	ldr	r3, [pc, #144]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003b9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ba0:	4a22      	ldr	r2, [pc, #136]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003ba2:	f043 0310 	orr.w	r3, r3, #16
 8003ba6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003baa:	4b20      	ldr	r3, [pc, #128]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003bac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bb0:	4a1e      	ldr	r2, [pc, #120]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003bb2:	f043 0301 	orr.w	r3, r3, #1
 8003bb6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bba:	f7fd ff6b 	bl	8001a94 <HAL_GetTick>
 8003bbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003bc0:	e00f      	b.n	8003be2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bc2:	f7fd ff67 	bl	8001a94 <HAL_GetTick>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	693b      	ldr	r3, [r7, #16]
 8003bca:	1ad3      	subs	r3, r2, r3
 8003bcc:	2b07      	cmp	r3, #7
 8003bce:	d908      	bls.n	8003be2 <HAL_RCC_OscConfig+0x46e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003bd0:	4b16      	ldr	r3, [pc, #88]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003bd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bd6:	f003 0302 	and.w	r3, r3, #2
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d101      	bne.n	8003be2 <HAL_RCC_OscConfig+0x46e>
          {
            return HAL_TIMEOUT;
 8003bde:	2303      	movs	r3, #3
 8003be0:	e294      	b.n	800410c <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003be2:	4b12      	ldr	r3, [pc, #72]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003be4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003be8:	f003 0302 	and.w	r3, r3, #2
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d0e8      	beq.n	8003bc2 <HAL_RCC_OscConfig+0x44e>
 8003bf0:	e025      	b.n	8003c3e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bf2:	4b0e      	ldr	r3, [pc, #56]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003bf4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bf8:	4a0c      	ldr	r2, [pc, #48]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003bfa:	f023 0301 	bic.w	r3, r3, #1
 8003bfe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c02:	f7fd ff47 	bl	8001a94 <HAL_GetTick>
 8003c06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c08:	e012      	b.n	8003c30 <HAL_RCC_OscConfig+0x4bc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c0a:	f7fd ff43 	bl	8001a94 <HAL_GetTick>
 8003c0e:	4602      	mov	r2, r0
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	1ad3      	subs	r3, r2, r3
 8003c14:	2b07      	cmp	r3, #7
 8003c16:	d90b      	bls.n	8003c30 <HAL_RCC_OscConfig+0x4bc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c18:	4b04      	ldr	r3, [pc, #16]	@ (8003c2c <HAL_RCC_OscConfig+0x4b8>)
 8003c1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c1e:	f003 0302 	and.w	r3, r3, #2
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d004      	beq.n	8003c30 <HAL_RCC_OscConfig+0x4bc>
          {
            return HAL_TIMEOUT;
 8003c26:	2303      	movs	r3, #3
 8003c28:	e270      	b.n	800410c <HAL_RCC_OscConfig+0x998>
 8003c2a:	bf00      	nop
 8003c2c:	40021000 	.word	0x40021000
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c30:	4ba8      	ldr	r3, [pc, #672]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003c32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c36:	f003 0302 	and.w	r3, r3, #2
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d1e5      	bne.n	8003c0a <HAL_RCC_OscConfig+0x496>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f003 0304 	and.w	r3, r3, #4
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	f000 812d 	beq.w	8003ea6 <HAL_RCC_OscConfig+0x732>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003c50:	4ba0      	ldr	r3, [pc, #640]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003c52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d10d      	bne.n	8003c78 <HAL_RCC_OscConfig+0x504>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c5c:	4b9d      	ldr	r3, [pc, #628]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003c5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c60:	4a9c      	ldr	r2, [pc, #624]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003c62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c66:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c68:	4b9a      	ldr	r3, [pc, #616]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003c6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c70:	60bb      	str	r3, [r7, #8]
 8003c72:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c74:	2301      	movs	r3, #1
 8003c76:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c78:	4b97      	ldr	r3, [pc, #604]	@ (8003ed8 <HAL_RCC_OscConfig+0x764>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d11e      	bne.n	8003cc2 <HAL_RCC_OscConfig+0x54e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c84:	4b94      	ldr	r3, [pc, #592]	@ (8003ed8 <HAL_RCC_OscConfig+0x764>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a93      	ldr	r2, [pc, #588]	@ (8003ed8 <HAL_RCC_OscConfig+0x764>)
 8003c8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c8e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c90:	f7fd ff00 	bl	8001a94 <HAL_GetTick>
 8003c94:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c96:	e00e      	b.n	8003cb6 <HAL_RCC_OscConfig+0x542>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c98:	f7fd fefc 	bl	8001a94 <HAL_GetTick>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	2b02      	cmp	r3, #2
 8003ca4:	d907      	bls.n	8003cb6 <HAL_RCC_OscConfig+0x542>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ca6:	4b8c      	ldr	r3, [pc, #560]	@ (8003ed8 <HAL_RCC_OscConfig+0x764>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d101      	bne.n	8003cb6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	e22a      	b.n	800410c <HAL_RCC_OscConfig+0x998>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003cb6:	4b88      	ldr	r3, [pc, #544]	@ (8003ed8 <HAL_RCC_OscConfig+0x764>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d0ea      	beq.n	8003c98 <HAL_RCC_OscConfig+0x524>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	f003 0301 	and.w	r3, r3, #1
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d01f      	beq.n	8003d0e <HAL_RCC_OscConfig+0x59a>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	f003 0304 	and.w	r3, r3, #4
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d010      	beq.n	8003cfc <HAL_RCC_OscConfig+0x588>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003cda:	4b7e      	ldr	r3, [pc, #504]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003cdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ce0:	4a7c      	ldr	r2, [pc, #496]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003ce2:	f043 0304 	orr.w	r3, r3, #4
 8003ce6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003cea:	4b7a      	ldr	r3, [pc, #488]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003cec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cf0:	4a78      	ldr	r2, [pc, #480]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003cf2:	f043 0301 	orr.w	r3, r3, #1
 8003cf6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003cfa:	e018      	b.n	8003d2e <HAL_RCC_OscConfig+0x5ba>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003cfc:	4b75      	ldr	r3, [pc, #468]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d02:	4a74      	ldr	r2, [pc, #464]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003d04:	f043 0301 	orr.w	r3, r3, #1
 8003d08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d0c:	e00f      	b.n	8003d2e <HAL_RCC_OscConfig+0x5ba>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003d0e:	4b71      	ldr	r3, [pc, #452]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003d10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d14:	4a6f      	ldr	r2, [pc, #444]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003d16:	f023 0301 	bic.w	r3, r3, #1
 8003d1a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003d1e:	4b6d      	ldr	r3, [pc, #436]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003d20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d24:	4a6b      	ldr	r2, [pc, #428]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003d26:	f023 0304 	bic.w	r3, r3, #4
 8003d2a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d068      	beq.n	8003e08 <HAL_RCC_OscConfig+0x694>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d36:	f7fd fead 	bl	8001a94 <HAL_GetTick>
 8003d3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d3c:	e011      	b.n	8003d62 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d3e:	f7fd fea9 	bl	8001a94 <HAL_GetTick>
 8003d42:	4602      	mov	r2, r0
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	1ad3      	subs	r3, r2, r3
 8003d48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d908      	bls.n	8003d62 <HAL_RCC_OscConfig+0x5ee>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d50:	4b60      	ldr	r3, [pc, #384]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003d52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d56:	f003 0302 	and.w	r3, r3, #2
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d101      	bne.n	8003d62 <HAL_RCC_OscConfig+0x5ee>
          {
            return HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e1d4      	b.n	800410c <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d62:	4b5c      	ldr	r3, [pc, #368]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003d64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d68:	f003 0302 	and.w	r3, r3, #2
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d0e6      	beq.n	8003d3e <HAL_RCC_OscConfig+0x5ca>
          }
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d022      	beq.n	8003dc2 <HAL_RCC_OscConfig+0x64e>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003d7c:	4b55      	ldr	r3, [pc, #340]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d82:	4a54      	ldr	r2, [pc, #336]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003d84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003d8c:	e011      	b.n	8003db2 <HAL_RCC_OscConfig+0x63e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d8e:	f7fd fe81 	bl	8001a94 <HAL_GetTick>
 8003d92:	4602      	mov	r2, r0
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	1ad3      	subs	r3, r2, r3
 8003d98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d908      	bls.n	8003db2 <HAL_RCC_OscConfig+0x63e>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003da0:	4b4c      	ldr	r3, [pc, #304]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003da6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d101      	bne.n	8003db2 <HAL_RCC_OscConfig+0x63e>
            {
              return HAL_TIMEOUT;
 8003dae:	2303      	movs	r3, #3
 8003db0:	e1ac      	b.n	800410c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003db2:	4b48      	ldr	r3, [pc, #288]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003db4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003db8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d0e6      	beq.n	8003d8e <HAL_RCC_OscConfig+0x61a>
 8003dc0:	e068      	b.n	8003e94 <HAL_RCC_OscConfig+0x720>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003dc2:	4b44      	ldr	r3, [pc, #272]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003dc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dc8:	4a42      	ldr	r2, [pc, #264]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003dca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003dce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003dd2:	e011      	b.n	8003df8 <HAL_RCC_OscConfig+0x684>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dd4:	f7fd fe5e 	bl	8001a94 <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d908      	bls.n	8003df8 <HAL_RCC_OscConfig+0x684>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003de6:	4b3b      	ldr	r3, [pc, #236]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003de8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d001      	beq.n	8003df8 <HAL_RCC_OscConfig+0x684>
            {
              return HAL_TIMEOUT;
 8003df4:	2303      	movs	r3, #3
 8003df6:	e189      	b.n	800410c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003df8:	4b36      	ldr	r3, [pc, #216]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dfe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d1e6      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x660>
 8003e06:	e045      	b.n	8003e94 <HAL_RCC_OscConfig+0x720>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e08:	f7fd fe44 	bl	8001a94 <HAL_GetTick>
 8003e0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e0e:	e011      	b.n	8003e34 <HAL_RCC_OscConfig+0x6c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e10:	f7fd fe40 	bl	8001a94 <HAL_GetTick>
 8003e14:	4602      	mov	r2, r0
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	1ad3      	subs	r3, r2, r3
 8003e1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d908      	bls.n	8003e34 <HAL_RCC_OscConfig+0x6c0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e22:	4b2c      	ldr	r3, [pc, #176]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003e24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e28:	f003 0302 	and.w	r3, r3, #2
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d001      	beq.n	8003e34 <HAL_RCC_OscConfig+0x6c0>
          {
            return HAL_TIMEOUT;
 8003e30:	2303      	movs	r3, #3
 8003e32:	e16b      	b.n	800410c <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e34:	4b27      	ldr	r3, [pc, #156]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e3a:	f003 0302 	and.w	r3, r3, #2
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d1e6      	bne.n	8003e10 <HAL_RCC_OscConfig+0x69c>
          }
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8003e42:	4b24      	ldr	r3, [pc, #144]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003e44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d021      	beq.n	8003e94 <HAL_RCC_OscConfig+0x720>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003e50:	4b20      	ldr	r3, [pc, #128]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003e52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e56:	4a1f      	ldr	r2, [pc, #124]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003e58:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003e5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003e60:	e011      	b.n	8003e86 <HAL_RCC_OscConfig+0x712>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e62:	f7fd fe17 	bl	8001a94 <HAL_GetTick>
 8003e66:	4602      	mov	r2, r0
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	1ad3      	subs	r3, r2, r3
 8003e6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d908      	bls.n	8003e86 <HAL_RCC_OscConfig+0x712>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003e74:	4b17      	ldr	r3, [pc, #92]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d001      	beq.n	8003e86 <HAL_RCC_OscConfig+0x712>
            {
              return HAL_TIMEOUT;
 8003e82:	2303      	movs	r3, #3
 8003e84:	e142      	b.n	800410c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003e86:	4b13      	ldr	r3, [pc, #76]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003e88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e8c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d1e6      	bne.n	8003e62 <HAL_RCC_OscConfig+0x6ee>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003e94:	7ffb      	ldrb	r3, [r7, #31]
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d105      	bne.n	8003ea6 <HAL_RCC_OscConfig+0x732>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e9a:	4b0e      	ldr	r3, [pc, #56]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003e9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e9e:	4a0d      	ldr	r2, [pc, #52]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003ea0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ea4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f003 0320 	and.w	r3, r3, #32
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d04f      	beq.n	8003f52 <HAL_RCC_OscConfig+0x7de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d028      	beq.n	8003f0c <HAL_RCC_OscConfig+0x798>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003eba:	4b06      	ldr	r3, [pc, #24]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003ebc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ec0:	4a04      	ldr	r2, [pc, #16]	@ (8003ed4 <HAL_RCC_OscConfig+0x760>)
 8003ec2:	f043 0301 	orr.w	r3, r3, #1
 8003ec6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003eca:	f7fd fde3 	bl	8001a94 <HAL_GetTick>
 8003ece:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003ed0:	e014      	b.n	8003efc <HAL_RCC_OscConfig+0x788>
 8003ed2:	bf00      	nop
 8003ed4:	40021000 	.word	0x40021000
 8003ed8:	40007000 	.word	0x40007000
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003edc:	f7fd fdda 	bl	8001a94 <HAL_GetTick>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	1ad3      	subs	r3, r2, r3
 8003ee6:	2b02      	cmp	r3, #2
 8003ee8:	d908      	bls.n	8003efc <HAL_RCC_OscConfig+0x788>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003eea:	4b8a      	ldr	r3, [pc, #552]	@ (8004114 <HAL_RCC_OscConfig+0x9a0>)
 8003eec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ef0:	f003 0302 	and.w	r3, r3, #2
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d101      	bne.n	8003efc <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003ef8:	2303      	movs	r3, #3
 8003efa:	e107      	b.n	800410c <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003efc:	4b85      	ldr	r3, [pc, #532]	@ (8004114 <HAL_RCC_OscConfig+0x9a0>)
 8003efe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003f02:	f003 0302 	and.w	r3, r3, #2
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d0e8      	beq.n	8003edc <HAL_RCC_OscConfig+0x768>
 8003f0a:	e022      	b.n	8003f52 <HAL_RCC_OscConfig+0x7de>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003f0c:	4b81      	ldr	r3, [pc, #516]	@ (8004114 <HAL_RCC_OscConfig+0x9a0>)
 8003f0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003f12:	4a80      	ldr	r2, [pc, #512]	@ (8004114 <HAL_RCC_OscConfig+0x9a0>)
 8003f14:	f023 0301 	bic.w	r3, r3, #1
 8003f18:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f1c:	f7fd fdba 	bl	8001a94 <HAL_GetTick>
 8003f20:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003f22:	e00f      	b.n	8003f44 <HAL_RCC_OscConfig+0x7d0>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003f24:	f7fd fdb6 	bl	8001a94 <HAL_GetTick>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	2b02      	cmp	r3, #2
 8003f30:	d908      	bls.n	8003f44 <HAL_RCC_OscConfig+0x7d0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003f32:	4b78      	ldr	r3, [pc, #480]	@ (8004114 <HAL_RCC_OscConfig+0x9a0>)
 8003f34:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003f38:	f003 0302 	and.w	r3, r3, #2
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d001      	beq.n	8003f44 <HAL_RCC_OscConfig+0x7d0>
          {
            return HAL_TIMEOUT;
 8003f40:	2303      	movs	r3, #3
 8003f42:	e0e3      	b.n	800410c <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003f44:	4b73      	ldr	r3, [pc, #460]	@ (8004114 <HAL_RCC_OscConfig+0x9a0>)
 8003f46:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003f4a:	f003 0302 	and.w	r3, r3, #2
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d1e8      	bne.n	8003f24 <HAL_RCC_OscConfig+0x7b0>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	f000 80d7 	beq.w	800410a <HAL_RCC_OscConfig+0x996>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f5c:	4b6d      	ldr	r3, [pc, #436]	@ (8004114 <HAL_RCC_OscConfig+0x9a0>)
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	f003 030c 	and.w	r3, r3, #12
 8003f64:	2b0c      	cmp	r3, #12
 8003f66:	f000 8091 	beq.w	800408c <HAL_RCC_OscConfig+0x918>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f6e:	2b02      	cmp	r3, #2
 8003f70:	d166      	bne.n	8004040 <HAL_RCC_OscConfig+0x8cc>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f72:	4b68      	ldr	r3, [pc, #416]	@ (8004114 <HAL_RCC_OscConfig+0x9a0>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a67      	ldr	r2, [pc, #412]	@ (8004114 <HAL_RCC_OscConfig+0x9a0>)
 8003f78:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003f7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f7e:	f7fd fd89 	bl	8001a94 <HAL_GetTick>
 8003f82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f84:	e00e      	b.n	8003fa4 <HAL_RCC_OscConfig+0x830>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f86:	f7fd fd85 	bl	8001a94 <HAL_GetTick>
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	1ad3      	subs	r3, r2, r3
 8003f90:	2b02      	cmp	r3, #2
 8003f92:	d907      	bls.n	8003fa4 <HAL_RCC_OscConfig+0x830>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f94:	4b5f      	ldr	r3, [pc, #380]	@ (8004114 <HAL_RCC_OscConfig+0x9a0>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d001      	beq.n	8003fa4 <HAL_RCC_OscConfig+0x830>
            {
              return HAL_TIMEOUT;
 8003fa0:	2303      	movs	r3, #3
 8003fa2:	e0b3      	b.n	800410c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fa4:	4b5b      	ldr	r3, [pc, #364]	@ (8004114 <HAL_RCC_OscConfig+0x9a0>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d1ea      	bne.n	8003f86 <HAL_RCC_OscConfig+0x812>
            }
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003fb0:	4b58      	ldr	r3, [pc, #352]	@ (8004114 <HAL_RCC_OscConfig+0x9a0>)
 8003fb2:	68da      	ldr	r2, [r3, #12]
 8003fb4:	4b58      	ldr	r3, [pc, #352]	@ (8004118 <HAL_RCC_OscConfig+0x9a4>)
 8003fb6:	4013      	ands	r3, r2
 8003fb8:	687a      	ldr	r2, [r7, #4]
 8003fba:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8003fbc:	687a      	ldr	r2, [r7, #4]
 8003fbe:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003fc0:	3a01      	subs	r2, #1
 8003fc2:	0112      	lsls	r2, r2, #4
 8003fc4:	4311      	orrs	r1, r2
 8003fc6:	687a      	ldr	r2, [r7, #4]
 8003fc8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003fca:	0212      	lsls	r2, r2, #8
 8003fcc:	4311      	orrs	r1, r2
 8003fce:	687a      	ldr	r2, [r7, #4]
 8003fd0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003fd2:	0852      	lsrs	r2, r2, #1
 8003fd4:	3a01      	subs	r2, #1
 8003fd6:	0552      	lsls	r2, r2, #21
 8003fd8:	4311      	orrs	r1, r2
 8003fda:	687a      	ldr	r2, [r7, #4]
 8003fdc:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003fde:	0852      	lsrs	r2, r2, #1
 8003fe0:	3a01      	subs	r2, #1
 8003fe2:	0652      	lsls	r2, r2, #25
 8003fe4:	4311      	orrs	r1, r2
 8003fe6:	687a      	ldr	r2, [r7, #4]
 8003fe8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003fea:	06d2      	lsls	r2, r2, #27
 8003fec:	430a      	orrs	r2, r1
 8003fee:	4949      	ldr	r1, [pc, #292]	@ (8004114 <HAL_RCC_OscConfig+0x9a0>)
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ff4:	4b47      	ldr	r3, [pc, #284]	@ (8004114 <HAL_RCC_OscConfig+0x9a0>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a46      	ldr	r2, [pc, #280]	@ (8004114 <HAL_RCC_OscConfig+0x9a0>)
 8003ffa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ffe:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004000:	4b44      	ldr	r3, [pc, #272]	@ (8004114 <HAL_RCC_OscConfig+0x9a0>)
 8004002:	68db      	ldr	r3, [r3, #12]
 8004004:	4a43      	ldr	r2, [pc, #268]	@ (8004114 <HAL_RCC_OscConfig+0x9a0>)
 8004006:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800400a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800400c:	f7fd fd42 	bl	8001a94 <HAL_GetTick>
 8004010:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004012:	e00e      	b.n	8004032 <HAL_RCC_OscConfig+0x8be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004014:	f7fd fd3e 	bl	8001a94 <HAL_GetTick>
 8004018:	4602      	mov	r2, r0
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	2b02      	cmp	r3, #2
 8004020:	d907      	bls.n	8004032 <HAL_RCC_OscConfig+0x8be>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004022:	4b3c      	ldr	r3, [pc, #240]	@ (8004114 <HAL_RCC_OscConfig+0x9a0>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800402a:	2b00      	cmp	r3, #0
 800402c:	d101      	bne.n	8004032 <HAL_RCC_OscConfig+0x8be>
            {
              return HAL_TIMEOUT;
 800402e:	2303      	movs	r3, #3
 8004030:	e06c      	b.n	800410c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004032:	4b38      	ldr	r3, [pc, #224]	@ (8004114 <HAL_RCC_OscConfig+0x9a0>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800403a:	2b00      	cmp	r3, #0
 800403c:	d0ea      	beq.n	8004014 <HAL_RCC_OscConfig+0x8a0>
 800403e:	e064      	b.n	800410a <HAL_RCC_OscConfig+0x996>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004040:	4b34      	ldr	r3, [pc, #208]	@ (8004114 <HAL_RCC_OscConfig+0x9a0>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a33      	ldr	r2, [pc, #204]	@ (8004114 <HAL_RCC_OscConfig+0x9a0>)
 8004046:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800404a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800404c:	f7fd fd22 	bl	8001a94 <HAL_GetTick>
 8004050:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004052:	e00e      	b.n	8004072 <HAL_RCC_OscConfig+0x8fe>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004054:	f7fd fd1e 	bl	8001a94 <HAL_GetTick>
 8004058:	4602      	mov	r2, r0
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	1ad3      	subs	r3, r2, r3
 800405e:	2b02      	cmp	r3, #2
 8004060:	d907      	bls.n	8004072 <HAL_RCC_OscConfig+0x8fe>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004062:	4b2c      	ldr	r3, [pc, #176]	@ (8004114 <HAL_RCC_OscConfig+0x9a0>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800406a:	2b00      	cmp	r3, #0
 800406c:	d001      	beq.n	8004072 <HAL_RCC_OscConfig+0x8fe>
            {
              return HAL_TIMEOUT;
 800406e:	2303      	movs	r3, #3
 8004070:	e04c      	b.n	800410c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004072:	4b28      	ldr	r3, [pc, #160]	@ (8004114 <HAL_RCC_OscConfig+0x9a0>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800407a:	2b00      	cmp	r3, #0
 800407c:	d1ea      	bne.n	8004054 <HAL_RCC_OscConfig+0x8e0>
            }
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800407e:	4b25      	ldr	r3, [pc, #148]	@ (8004114 <HAL_RCC_OscConfig+0x9a0>)
 8004080:	68da      	ldr	r2, [r3, #12]
 8004082:	4924      	ldr	r1, [pc, #144]	@ (8004114 <HAL_RCC_OscConfig+0x9a0>)
 8004084:	4b25      	ldr	r3, [pc, #148]	@ (800411c <HAL_RCC_OscConfig+0x9a8>)
 8004086:	4013      	ands	r3, r2
 8004088:	60cb      	str	r3, [r1, #12]
 800408a:	e03e      	b.n	800410a <HAL_RCC_OscConfig+0x996>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004090:	2b01      	cmp	r3, #1
 8004092:	d101      	bne.n	8004098 <HAL_RCC_OscConfig+0x924>
      {
        return HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	e039      	b.n	800410c <HAL_RCC_OscConfig+0x998>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8004098:	4b1e      	ldr	r3, [pc, #120]	@ (8004114 <HAL_RCC_OscConfig+0x9a0>)
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	f003 0203 	and.w	r2, r3, #3
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040a8:	429a      	cmp	r2, r3
 80040aa:	d12c      	bne.n	8004106 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040b6:	3b01      	subs	r3, #1
 80040b8:	011b      	lsls	r3, r3, #4
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80040ba:	429a      	cmp	r2, r3
 80040bc:	d123      	bne.n	8004106 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040c8:	021b      	lsls	r3, r3, #8
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80040ca:	429a      	cmp	r2, r3
 80040cc:	d11b      	bne.n	8004106 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040d8:	06db      	lsls	r3, r3, #27
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80040da:	429a      	cmp	r2, r3
 80040dc:	d113      	bne.n	8004106 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040e8:	085b      	lsrs	r3, r3, #1
 80040ea:	3b01      	subs	r3, #1
 80040ec:	055b      	lsls	r3, r3, #21
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80040ee:	429a      	cmp	r2, r3
 80040f0:	d109      	bne.n	8004106 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040fc:	085b      	lsrs	r3, r3, #1
 80040fe:	3b01      	subs	r3, #1
 8004100:	065b      	lsls	r3, r3, #25
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004102:	429a      	cmp	r2, r3
 8004104:	d001      	beq.n	800410a <HAL_RCC_OscConfig+0x996>
        {
          return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e000      	b.n	800410c <HAL_RCC_OscConfig+0x998>
        }
      }
    }
  }

  return HAL_OK;
 800410a:	2300      	movs	r3, #0
}
 800410c:	4618      	mov	r0, r3
 800410e:	3720      	adds	r7, #32
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}
 8004114:	40021000 	.word	0x40021000
 8004118:	019f800c 	.word	0x019f800c
 800411c:	feeefffc 	.word	0xfeeefffc

08004120 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b086      	sub	sp, #24
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
 8004128:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800412a:	2300      	movs	r3, #0
 800412c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d101      	bne.n	8004138 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004134:	2301      	movs	r3, #1
 8004136:	e11c      	b.n	8004372 <HAL_RCC_ClockConfig+0x252>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004138:	4b90      	ldr	r3, [pc, #576]	@ (800437c <HAL_RCC_ClockConfig+0x25c>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f003 030f 	and.w	r3, r3, #15
 8004140:	683a      	ldr	r2, [r7, #0]
 8004142:	429a      	cmp	r2, r3
 8004144:	d910      	bls.n	8004168 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004146:	4b8d      	ldr	r3, [pc, #564]	@ (800437c <HAL_RCC_ClockConfig+0x25c>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f023 020f 	bic.w	r2, r3, #15
 800414e:	498b      	ldr	r1, [pc, #556]	@ (800437c <HAL_RCC_ClockConfig+0x25c>)
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	4313      	orrs	r3, r2
 8004154:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004156:	4b89      	ldr	r3, [pc, #548]	@ (800437c <HAL_RCC_ClockConfig+0x25c>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f003 030f 	and.w	r3, r3, #15
 800415e:	683a      	ldr	r2, [r7, #0]
 8004160:	429a      	cmp	r2, r3
 8004162:	d001      	beq.n	8004168 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004164:	2301      	movs	r3, #1
 8004166:	e104      	b.n	8004372 <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f003 0302 	and.w	r3, r3, #2
 8004170:	2b00      	cmp	r3, #0
 8004172:	d010      	beq.n	8004196 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	689a      	ldr	r2, [r3, #8]
 8004178:	4b81      	ldr	r3, [pc, #516]	@ (8004380 <HAL_RCC_ClockConfig+0x260>)
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004180:	429a      	cmp	r2, r3
 8004182:	d908      	bls.n	8004196 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004184:	4b7e      	ldr	r3, [pc, #504]	@ (8004380 <HAL_RCC_ClockConfig+0x260>)
 8004186:	689b      	ldr	r3, [r3, #8]
 8004188:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	497b      	ldr	r1, [pc, #492]	@ (8004380 <HAL_RCC_ClockConfig+0x260>)
 8004192:	4313      	orrs	r3, r2
 8004194:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 0301 	and.w	r3, r3, #1
 800419e:	2b00      	cmp	r3, #0
 80041a0:	f000 8085 	beq.w	80042ae <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	2b03      	cmp	r3, #3
 80041aa:	d11f      	bne.n	80041ec <HAL_RCC_ClockConfig+0xcc>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041ac:	4b74      	ldr	r3, [pc, #464]	@ (8004380 <HAL_RCC_ClockConfig+0x260>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d101      	bne.n	80041bc <HAL_RCC_ClockConfig+0x9c>
      {
        return HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	e0da      	b.n	8004372 <HAL_RCC_ClockConfig+0x252>
      }

      /* Transition state management when selecting PLL as SYSCLK source and */
      /* target frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80041bc:	f000 fa24 	bl	8004608 <RCC_GetSysClockFreqFromPLLSource>
 80041c0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if (pllfreq > 80000000U)
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	4a6f      	ldr	r2, [pc, #444]	@ (8004384 <HAL_RCC_ClockConfig+0x264>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d947      	bls.n	800425a <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80041ca:	4b6d      	ldr	r3, [pc, #436]	@ (8004380 <HAL_RCC_ClockConfig+0x260>)
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d141      	bne.n	800425a <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80041d6:	4b6a      	ldr	r3, [pc, #424]	@ (8004380 <HAL_RCC_ClockConfig+0x260>)
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80041de:	4a68      	ldr	r2, [pc, #416]	@ (8004380 <HAL_RCC_ClockConfig+0x260>)
 80041e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80041e4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80041e6:	2380      	movs	r3, #128	@ 0x80
 80041e8:	617b      	str	r3, [r7, #20]
 80041ea:	e036      	b.n	800425a <HAL_RCC_ClockConfig+0x13a>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	2b02      	cmp	r3, #2
 80041f2:	d107      	bne.n	8004204 <HAL_RCC_ClockConfig+0xe4>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80041f4:	4b62      	ldr	r3, [pc, #392]	@ (8004380 <HAL_RCC_ClockConfig+0x260>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d115      	bne.n	800422c <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	e0b6      	b.n	8004372 <HAL_RCC_ClockConfig+0x252>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d107      	bne.n	800421c <HAL_RCC_ClockConfig+0xfc>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800420c:	4b5c      	ldr	r3, [pc, #368]	@ (8004380 <HAL_RCC_ClockConfig+0x260>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f003 0302 	and.w	r3, r3, #2
 8004214:	2b00      	cmp	r3, #0
 8004216:	d109      	bne.n	800422c <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e0aa      	b.n	8004372 <HAL_RCC_ClockConfig+0x252>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800421c:	4b58      	ldr	r3, [pc, #352]	@ (8004380 <HAL_RCC_ClockConfig+0x260>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004224:	2b00      	cmp	r3, #0
 8004226:	d101      	bne.n	800422c <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8004228:	2301      	movs	r3, #1
 800422a:	e0a2      	b.n	8004372 <HAL_RCC_ClockConfig+0x252>
        }
      }

      /* Transition state management when when going down from PLL used as */
      /* SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800422c:	f000 f8b0 	bl	8004390 <HAL_RCC_GetSysClockFreq>
 8004230:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if (pllfreq > 80000000U)
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	4a53      	ldr	r2, [pc, #332]	@ (8004384 <HAL_RCC_ClockConfig+0x264>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d90f      	bls.n	800425a <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800423a:	4b51      	ldr	r3, [pc, #324]	@ (8004380 <HAL_RCC_ClockConfig+0x260>)
 800423c:	689b      	ldr	r3, [r3, #8]
 800423e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004242:	2b00      	cmp	r3, #0
 8004244:	d109      	bne.n	800425a <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004246:	4b4e      	ldr	r3, [pc, #312]	@ (8004380 <HAL_RCC_ClockConfig+0x260>)
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800424e:	4a4c      	ldr	r2, [pc, #304]	@ (8004380 <HAL_RCC_ClockConfig+0x260>)
 8004250:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004254:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004256:	2380      	movs	r3, #128	@ 0x80
 8004258:	617b      	str	r3, [r7, #20]
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800425a:	4b49      	ldr	r3, [pc, #292]	@ (8004380 <HAL_RCC_ClockConfig+0x260>)
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	f023 0203 	bic.w	r2, r3, #3
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	4946      	ldr	r1, [pc, #280]	@ (8004380 <HAL_RCC_ClockConfig+0x260>)
 8004268:	4313      	orrs	r3, r2
 800426a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800426c:	f7fd fc12 	bl	8001a94 <HAL_GetTick>
 8004270:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004272:	e013      	b.n	800429c <HAL_RCC_ClockConfig+0x17c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004274:	f7fd fc0e 	bl	8001a94 <HAL_GetTick>
 8004278:	4602      	mov	r2, r0
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	1ad3      	subs	r3, r2, r3
 800427e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004282:	4293      	cmp	r3, r2
 8004284:	d90a      	bls.n	800429c <HAL_RCC_ClockConfig+0x17c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004286:	4b3e      	ldr	r3, [pc, #248]	@ (8004380 <HAL_RCC_ClockConfig+0x260>)
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	f003 020c 	and.w	r2, r3, #12
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	429a      	cmp	r2, r3
 8004296:	d001      	beq.n	800429c <HAL_RCC_ClockConfig+0x17c>
        {
          return HAL_TIMEOUT;
 8004298:	2303      	movs	r3, #3
 800429a:	e06a      	b.n	8004372 <HAL_RCC_ClockConfig+0x252>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800429c:	4b38      	ldr	r3, [pc, #224]	@ (8004380 <HAL_RCC_ClockConfig+0x260>)
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	f003 020c 	and.w	r2, r3, #12
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	009b      	lsls	r3, r3, #2
 80042aa:	429a      	cmp	r2, r3
 80042ac:	d1e2      	bne.n	8004274 <HAL_RCC_ClockConfig+0x154>
      }
    }
  }

  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	2b80      	cmp	r3, #128	@ 0x80
 80042b2:	d105      	bne.n	80042c0 <HAL_RCC_ClockConfig+0x1a0>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80042b4:	4b32      	ldr	r3, [pc, #200]	@ (8004380 <HAL_RCC_ClockConfig+0x260>)
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	4a31      	ldr	r2, [pc, #196]	@ (8004380 <HAL_RCC_ClockConfig+0x260>)
 80042ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80042be:	6093      	str	r3, [r2, #8]
  }

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f003 0302 	and.w	r3, r3, #2
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d010      	beq.n	80042ee <HAL_RCC_ClockConfig+0x1ce>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	689a      	ldr	r2, [r3, #8]
 80042d0:	4b2b      	ldr	r3, [pc, #172]	@ (8004380 <HAL_RCC_ClockConfig+0x260>)
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80042d8:	429a      	cmp	r2, r3
 80042da:	d208      	bcs.n	80042ee <HAL_RCC_ClockConfig+0x1ce>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042dc:	4b28      	ldr	r3, [pc, #160]	@ (8004380 <HAL_RCC_ClockConfig+0x260>)
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	4925      	ldr	r1, [pc, #148]	@ (8004380 <HAL_RCC_ClockConfig+0x260>)
 80042ea:	4313      	orrs	r3, r2
 80042ec:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80042ee:	4b23      	ldr	r3, [pc, #140]	@ (800437c <HAL_RCC_ClockConfig+0x25c>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f003 030f 	and.w	r3, r3, #15
 80042f6:	683a      	ldr	r2, [r7, #0]
 80042f8:	429a      	cmp	r2, r3
 80042fa:	d210      	bcs.n	800431e <HAL_RCC_ClockConfig+0x1fe>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042fc:	4b1f      	ldr	r3, [pc, #124]	@ (800437c <HAL_RCC_ClockConfig+0x25c>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f023 020f 	bic.w	r2, r3, #15
 8004304:	491d      	ldr	r1, [pc, #116]	@ (800437c <HAL_RCC_ClockConfig+0x25c>)
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	4313      	orrs	r3, r2
 800430a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800430c:	4b1b      	ldr	r3, [pc, #108]	@ (800437c <HAL_RCC_ClockConfig+0x25c>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 030f 	and.w	r3, r3, #15
 8004314:	683a      	ldr	r2, [r7, #0]
 8004316:	429a      	cmp	r2, r3
 8004318:	d001      	beq.n	800431e <HAL_RCC_ClockConfig+0x1fe>
    {
      return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e029      	b.n	8004372 <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 0304 	and.w	r3, r3, #4
 8004326:	2b00      	cmp	r3, #0
 8004328:	d008      	beq.n	800433c <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800432a:	4b15      	ldr	r3, [pc, #84]	@ (8004380 <HAL_RCC_ClockConfig+0x260>)
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	68db      	ldr	r3, [r3, #12]
 8004336:	4912      	ldr	r1, [pc, #72]	@ (8004380 <HAL_RCC_ClockConfig+0x260>)
 8004338:	4313      	orrs	r3, r2
 800433a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 0308 	and.w	r3, r3, #8
 8004344:	2b00      	cmp	r3, #0
 8004346:	d009      	beq.n	800435c <HAL_RCC_ClockConfig+0x23c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004348:	4b0d      	ldr	r3, [pc, #52]	@ (8004380 <HAL_RCC_ClockConfig+0x260>)
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	691b      	ldr	r3, [r3, #16]
 8004354:	00db      	lsls	r3, r3, #3
 8004356:	490a      	ldr	r1, [pc, #40]	@ (8004380 <HAL_RCC_ClockConfig+0x260>)
 8004358:	4313      	orrs	r3, r2
 800435a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800435c:	f000 f8b4 	bl	80044c8 <HAL_RCC_GetHCLKFreq>
 8004360:	4603      	mov	r3, r0
 8004362:	4a09      	ldr	r2, [pc, #36]	@ (8004388 <HAL_RCC_ClockConfig+0x268>)
 8004364:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004366:	4b09      	ldr	r3, [pc, #36]	@ (800438c <HAL_RCC_ClockConfig+0x26c>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4618      	mov	r0, r3
 800436c:	f7fd fb42 	bl	80019f4 <HAL_InitTick>
 8004370:	4603      	mov	r3, r0
}
 8004372:	4618      	mov	r0, r3
 8004374:	3718      	adds	r7, #24
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}
 800437a:	bf00      	nop
 800437c:	40022000 	.word	0x40022000
 8004380:	40021000 	.word	0x40021000
 8004384:	04c4b400 	.word	0x04c4b400
 8004388:	20000000 	.word	0x20000000
 800438c:	20000004 	.word	0x20000004

08004390 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004390:	b480      	push	{r7}
 8004392:	b089      	sub	sp, #36	@ 0x24
 8004394:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004396:	2300      	movs	r3, #0
 8004398:	61fb      	str	r3, [r7, #28]
 800439a:	2300      	movs	r3, #0
 800439c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800439e:	4b47      	ldr	r3, [pc, #284]	@ (80044bc <HAL_RCC_GetSysClockFreq+0x12c>)
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	f003 030c 	and.w	r3, r3, #12
 80043a6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043a8:	4b44      	ldr	r3, [pc, #272]	@ (80044bc <HAL_RCC_GetSysClockFreq+0x12c>)
 80043aa:	68db      	ldr	r3, [r3, #12]
 80043ac:	f003 0303 	and.w	r3, r3, #3
 80043b0:	60fb      	str	r3, [r7, #12]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d005      	beq.n	80043c4 <HAL_RCC_GetSysClockFreq+0x34>
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	2b0c      	cmp	r3, #12
 80043bc:	d121      	bne.n	8004402 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d11e      	bne.n	8004402 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80043c4:	4b3d      	ldr	r3, [pc, #244]	@ (80044bc <HAL_RCC_GetSysClockFreq+0x12c>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0308 	and.w	r3, r3, #8
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d107      	bne.n	80043e0 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80043d0:	4b3a      	ldr	r3, [pc, #232]	@ (80044bc <HAL_RCC_GetSysClockFreq+0x12c>)
 80043d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80043d6:	0a1b      	lsrs	r3, r3, #8
 80043d8:	f003 030f 	and.w	r3, r3, #15
 80043dc:	61fb      	str	r3, [r7, #28]
 80043de:	e005      	b.n	80043ec <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80043e0:	4b36      	ldr	r3, [pc, #216]	@ (80044bc <HAL_RCC_GetSysClockFreq+0x12c>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	091b      	lsrs	r3, r3, #4
 80043e6:	f003 030f 	and.w	r3, r3, #15
 80043ea:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 80043ec:	4a34      	ldr	r2, [pc, #208]	@ (80044c0 <HAL_RCC_GetSysClockFreq+0x130>)
 80043ee:	69fb      	ldr	r3, [r7, #28]
 80043f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043f4:	61fb      	str	r3, [r7, #28]

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d10d      	bne.n	8004418 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80043fc:	69fb      	ldr	r3, [r7, #28]
 80043fe:	61bb      	str	r3, [r7, #24]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004400:	e00a      	b.n	8004418 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004402:	693b      	ldr	r3, [r7, #16]
 8004404:	2b04      	cmp	r3, #4
 8004406:	d102      	bne.n	800440e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004408:	4b2e      	ldr	r3, [pc, #184]	@ (80044c4 <HAL_RCC_GetSysClockFreq+0x134>)
 800440a:	61bb      	str	r3, [r7, #24]
 800440c:	e004      	b.n	8004418 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	2b08      	cmp	r3, #8
 8004412:	d101      	bne.n	8004418 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004414:	4b2b      	ldr	r3, [pc, #172]	@ (80044c4 <HAL_RCC_GetSysClockFreq+0x134>)
 8004416:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004418:	693b      	ldr	r3, [r7, #16]
 800441a:	2b0c      	cmp	r3, #12
 800441c:	d146      	bne.n	80044ac <HAL_RCC_GetSysClockFreq+0x11c>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800441e:	4b27      	ldr	r3, [pc, #156]	@ (80044bc <HAL_RCC_GetSysClockFreq+0x12c>)
 8004420:	68db      	ldr	r3, [r3, #12]
 8004422:	f003 0303 	and.w	r3, r3, #3
 8004426:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004428:	4b24      	ldr	r3, [pc, #144]	@ (80044bc <HAL_RCC_GetSysClockFreq+0x12c>)
 800442a:	68db      	ldr	r3, [r3, #12]
 800442c:	091b      	lsrs	r3, r3, #4
 800442e:	f003 030f 	and.w	r3, r3, #15
 8004432:	3301      	adds	r3, #1
 8004434:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	2b02      	cmp	r3, #2
 800443a:	d003      	beq.n	8004444 <HAL_RCC_GetSysClockFreq+0xb4>
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	2b03      	cmp	r3, #3
 8004440:	d00d      	beq.n	800445e <HAL_RCC_GetSysClockFreq+0xce>
 8004442:	e019      	b.n	8004478 <HAL_RCC_GetSysClockFreq+0xe8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004444:	4a1f      	ldr	r2, [pc, #124]	@ (80044c4 <HAL_RCC_GetSysClockFreq+0x134>)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	fbb2 f3f3 	udiv	r3, r2, r3
 800444c:	4a1b      	ldr	r2, [pc, #108]	@ (80044bc <HAL_RCC_GetSysClockFreq+0x12c>)
 800444e:	68d2      	ldr	r2, [r2, #12]
 8004450:	0a12      	lsrs	r2, r2, #8
 8004452:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004456:	fb02 f303 	mul.w	r3, r2, r3
 800445a:	617b      	str	r3, [r7, #20]
        break;
 800445c:	e019      	b.n	8004492 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800445e:	4a19      	ldr	r2, [pc, #100]	@ (80044c4 <HAL_RCC_GetSysClockFreq+0x134>)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	fbb2 f3f3 	udiv	r3, r2, r3
 8004466:	4a15      	ldr	r2, [pc, #84]	@ (80044bc <HAL_RCC_GetSysClockFreq+0x12c>)
 8004468:	68d2      	ldr	r2, [r2, #12]
 800446a:	0a12      	lsrs	r2, r2, #8
 800446c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004470:	fb02 f303 	mul.w	r3, r2, r3
 8004474:	617b      	str	r3, [r7, #20]
        break;
 8004476:	e00c      	b.n	8004492 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004478:	69fa      	ldr	r2, [r7, #28]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004480:	4a0e      	ldr	r2, [pc, #56]	@ (80044bc <HAL_RCC_GetSysClockFreq+0x12c>)
 8004482:	68d2      	ldr	r2, [r2, #12]
 8004484:	0a12      	lsrs	r2, r2, #8
 8004486:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800448a:	fb02 f303 	mul.w	r3, r2, r3
 800448e:	617b      	str	r3, [r7, #20]
        break;
 8004490:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8004492:	4b0a      	ldr	r3, [pc, #40]	@ (80044bc <HAL_RCC_GetSysClockFreq+0x12c>)
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	0e5b      	lsrs	r3, r3, #25
 8004498:	f003 0303 	and.w	r3, r3, #3
 800449c:	3301      	adds	r3, #1
 800449e:	005b      	lsls	r3, r3, #1
 80044a0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80044a2:	697a      	ldr	r2, [r7, #20]
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80044aa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80044ac:	69bb      	ldr	r3, [r7, #24]
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3724      	adds	r7, #36	@ 0x24
 80044b2:	46bd      	mov	sp, r7
 80044b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b8:	4770      	bx	lr
 80044ba:	bf00      	nop
 80044bc:	40021000 	.word	0x40021000
 80044c0:	0800a7e8 	.word	0x0800a7e8
 80044c4:	00f42400 	.word	0x00f42400

080044c8 <HAL_RCC_GetHCLKFreq>:
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	af00      	add	r7, sp, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 80044cc:	f7ff ff60 	bl	8004390 <HAL_RCC_GetSysClockFreq>
 80044d0:	4602      	mov	r2, r0
 80044d2:	4b05      	ldr	r3, [pc, #20]	@ (80044e8 <HAL_RCC_GetHCLKFreq+0x20>)
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	091b      	lsrs	r3, r3, #4
 80044d8:	f003 030f 	and.w	r3, r3, #15
 80044dc:	4903      	ldr	r1, [pc, #12]	@ (80044ec <HAL_RCC_GetHCLKFreq+0x24>)
 80044de:	5ccb      	ldrb	r3, [r1, r3]
 80044e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	bd80      	pop	{r7, pc}
 80044e8:	40021000 	.word	0x40021000
 80044ec:	0800a7d0 	.word	0x0800a7d0

080044f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80044f4:	f7ff ffe8 	bl	80044c8 <HAL_RCC_GetHCLKFreq>
 80044f8:	4602      	mov	r2, r0
 80044fa:	4b05      	ldr	r3, [pc, #20]	@ (8004510 <HAL_RCC_GetPCLK1Freq+0x20>)
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	0a1b      	lsrs	r3, r3, #8
 8004500:	f003 0307 	and.w	r3, r3, #7
 8004504:	4903      	ldr	r1, [pc, #12]	@ (8004514 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004506:	5ccb      	ldrb	r3, [r1, r3]
 8004508:	fa22 f303 	lsr.w	r3, r2, r3
}
 800450c:	4618      	mov	r0, r3
 800450e:	bd80      	pop	{r7, pc}
 8004510:	40021000 	.word	0x40021000
 8004514:	0800a7e0 	.word	0x0800a7e0

08004518 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800451c:	f7ff ffd4 	bl	80044c8 <HAL_RCC_GetHCLKFreq>
 8004520:	4602      	mov	r2, r0
 8004522:	4b05      	ldr	r3, [pc, #20]	@ (8004538 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	0adb      	lsrs	r3, r3, #11
 8004528:	f003 0307 	and.w	r3, r3, #7
 800452c:	4903      	ldr	r1, [pc, #12]	@ (800453c <HAL_RCC_GetPCLK2Freq+0x24>)
 800452e:	5ccb      	ldrb	r3, [r1, r3]
 8004530:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004534:	4618      	mov	r0, r3
 8004536:	bd80      	pop	{r7, pc}
 8004538:	40021000 	.word	0x40021000
 800453c:	0800a7e0 	.word	0x0800a7e0

08004540 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b086      	sub	sp, #24
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004548:	2300      	movs	r3, #0
 800454a:	617b      	str	r3, [r7, #20]
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 800454c:	4b2c      	ldr	r3, [pc, #176]	@ (8004600 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800454e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004550:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004554:	2b00      	cmp	r3, #0
 8004556:	d003      	beq.n	8004560 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004558:	f7ff f86e 	bl	8003638 <HAL_PWREx_GetVoltageRange>
 800455c:	6138      	str	r0, [r7, #16]
 800455e:	e014      	b.n	800458a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004560:	4b27      	ldr	r3, [pc, #156]	@ (8004600 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8004562:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004564:	4a26      	ldr	r2, [pc, #152]	@ (8004600 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8004566:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800456a:	6593      	str	r3, [r2, #88]	@ 0x58
 800456c:	4b24      	ldr	r3, [pc, #144]	@ (8004600 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800456e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004570:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004574:	60fb      	str	r3, [r7, #12]
 8004576:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004578:	f7ff f85e 	bl	8003638 <HAL_PWREx_GetVoltageRange>
 800457c:	6138      	str	r0, [r7, #16]
    __HAL_RCC_PWR_CLK_DISABLE();
 800457e:	4b20      	ldr	r3, [pc, #128]	@ (8004600 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8004580:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004582:	4a1f      	ldr	r2, [pc, #124]	@ (8004600 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8004584:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004588:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d003      	beq.n	8004598 <RCC_SetFlashLatencyFromMSIRange+0x58>
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004596:	d10b      	bne.n	80045b0 <RCC_SetFlashLatencyFromMSIRange+0x70>
  {
    if (msirange > RCC_MSIRANGE_8)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2b80      	cmp	r3, #128	@ 0x80
 800459c:	d919      	bls.n	80045d2 <RCC_SetFlashLatencyFromMSIRange+0x92>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_10)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2ba0      	cmp	r3, #160	@ 0xa0
 80045a2:	d902      	bls.n	80045aa <RCC_SetFlashLatencyFromMSIRange+0x6a>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80045a4:	2302      	movs	r3, #2
 80045a6:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 80045a8:	e013      	b.n	80045d2 <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80045aa:	2301      	movs	r3, #1
 80045ac:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 80045ae:	e010      	b.n	80045d2 <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange > RCC_MSIRANGE_8)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2b80      	cmp	r3, #128	@ 0x80
 80045b4:	d902      	bls.n	80045bc <RCC_SetFlashLatencyFromMSIRange+0x7c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80045b6:	2303      	movs	r3, #3
 80045b8:	617b      	str	r3, [r7, #20]
 80045ba:	e00a      	b.n	80045d2 <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    else
    {
      if (msirange == RCC_MSIRANGE_8)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2b80      	cmp	r3, #128	@ 0x80
 80045c0:	d102      	bne.n	80045c8 <RCC_SetFlashLatencyFromMSIRange+0x88>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80045c2:	2302      	movs	r3, #2
 80045c4:	617b      	str	r3, [r7, #20]
 80045c6:	e004      	b.n	80045d2 <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else if (msirange == RCC_MSIRANGE_7)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2b70      	cmp	r3, #112	@ 0x70
 80045cc:	d101      	bne.n	80045d2 <RCC_SetFlashLatencyFromMSIRange+0x92>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80045ce:	2301      	movs	r3, #1
 80045d0:	617b      	str	r3, [r7, #20]
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80045d2:	4b0c      	ldr	r3, [pc, #48]	@ (8004604 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f023 020f 	bic.w	r2, r3, #15
 80045da:	490a      	ldr	r1, [pc, #40]	@ (8004604 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	4313      	orrs	r3, r2
 80045e0:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80045e2:	4b08      	ldr	r3, [pc, #32]	@ (8004604 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f003 030f 	and.w	r3, r3, #15
 80045ea:	697a      	ldr	r2, [r7, #20]
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d001      	beq.n	80045f4 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  {
    return HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	e000      	b.n	80045f6 <RCC_SetFlashLatencyFromMSIRange+0xb6>
  }

  return HAL_OK;
 80045f4:	2300      	movs	r3, #0
}
 80045f6:	4618      	mov	r0, r3
 80045f8:	3718      	adds	r7, #24
 80045fa:	46bd      	mov	sp, r7
 80045fc:	bd80      	pop	{r7, pc}
 80045fe:	bf00      	nop
 8004600:	40021000 	.word	0x40021000
 8004604:	40022000 	.word	0x40022000

08004608 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004608:	b480      	push	{r7}
 800460a:	b087      	sub	sp, #28
 800460c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800460e:	4b31      	ldr	r3, [pc, #196]	@ (80046d4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8004610:	68db      	ldr	r3, [r3, #12]
 8004612:	f003 0303 	and.w	r3, r3, #3
 8004616:	60fb      	str	r3, [r7, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004618:	4b2e      	ldr	r3, [pc, #184]	@ (80046d4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 800461a:	68db      	ldr	r3, [r3, #12]
 800461c:	091b      	lsrs	r3, r3, #4
 800461e:	f003 030f 	and.w	r3, r3, #15
 8004622:	3301      	adds	r3, #1
 8004624:	60bb      	str	r3, [r7, #8]

  switch (pllsource)
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2b03      	cmp	r3, #3
 800462a:	d015      	beq.n	8004658 <RCC_GetSysClockFreqFromPLLSource+0x50>
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2b03      	cmp	r3, #3
 8004630:	d839      	bhi.n	80046a6 <RCC_GetSysClockFreqFromPLLSource+0x9e>
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	2b01      	cmp	r3, #1
 8004636:	d01c      	beq.n	8004672 <RCC_GetSysClockFreqFromPLLSource+0x6a>
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2b02      	cmp	r3, #2
 800463c:	d133      	bne.n	80046a6 <RCC_GetSysClockFreqFromPLLSource+0x9e>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800463e:	4a26      	ldr	r2, [pc, #152]	@ (80046d8 <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	fbb2 f3f3 	udiv	r3, r2, r3
 8004646:	4a23      	ldr	r2, [pc, #140]	@ (80046d4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8004648:	68d2      	ldr	r2, [r2, #12]
 800464a:	0a12      	lsrs	r2, r2, #8
 800464c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004650:	fb02 f303 	mul.w	r3, r2, r3
 8004654:	613b      	str	r3, [r7, #16]
      break;
 8004656:	e029      	b.n	80046ac <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004658:	4a1f      	ldr	r2, [pc, #124]	@ (80046d8 <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004660:	4a1c      	ldr	r2, [pc, #112]	@ (80046d4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8004662:	68d2      	ldr	r2, [r2, #12]
 8004664:	0a12      	lsrs	r2, r2, #8
 8004666:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800466a:	fb02 f303 	mul.w	r3, r2, r3
 800466e:	613b      	str	r3, [r7, #16]
      break;
 8004670:	e01c      	b.n	80046ac <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      /* Get MSI range source */
      if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004672:	4b18      	ldr	r3, [pc, #96]	@ (80046d4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f003 0308 	and.w	r3, r3, #8
 800467a:	2b00      	cmp	r3, #0
 800467c:	d107      	bne.n	800468e <RCC_GetSysClockFreqFromPLLSource+0x86>
      { /* MSISRANGE from RCC_CSR applies */
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800467e:	4b15      	ldr	r3, [pc, #84]	@ (80046d4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8004680:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004684:	0a1b      	lsrs	r3, r3, #8
 8004686:	f003 030f 	and.w	r3, r3, #15
 800468a:	617b      	str	r3, [r7, #20]
 800468c:	e005      	b.n	800469a <RCC_GetSysClockFreqFromPLLSource+0x92>
      }
      else
      { /* MSIRANGE from RCC_CR applies */
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800468e:	4b11      	ldr	r3, [pc, #68]	@ (80046d4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	091b      	lsrs	r3, r3, #4
 8004694:	f003 030f 	and.w	r3, r3, #15
 8004698:	617b      	str	r3, [r7, #20]
      }
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[msirange];
 800469a:	4a10      	ldr	r2, [pc, #64]	@ (80046dc <RCC_GetSysClockFreqFromPLLSource+0xd4>)
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046a2:	613b      	str	r3, [r7, #16]
        break;
 80046a4:	e002      	b.n	80046ac <RCC_GetSysClockFreqFromPLLSource+0xa4>
    default:
      /* unexpected */
      pllvco = 0;
 80046a6:	2300      	movs	r3, #0
 80046a8:	613b      	str	r3, [r7, #16]
      break;
 80046aa:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 80046ac:	4b09      	ldr	r3, [pc, #36]	@ (80046d4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	0e5b      	lsrs	r3, r3, #25
 80046b2:	f003 0303 	and.w	r3, r3, #3
 80046b6:	3301      	adds	r3, #1
 80046b8:	005b      	lsls	r3, r3, #1
 80046ba:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80046bc:	693a      	ldr	r2, [r7, #16]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80046c4:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80046c6:	683b      	ldr	r3, [r7, #0]
}
 80046c8:	4618      	mov	r0, r3
 80046ca:	371c      	adds	r7, #28
 80046cc:	46bd      	mov	sp, r7
 80046ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d2:	4770      	bx	lr
 80046d4:	40021000 	.word	0x40021000
 80046d8:	00f42400 	.word	0x00f42400
 80046dc:	0800a7e8 	.word	0x0800a7e8

080046e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b088      	sub	sp, #32
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80046e8:	2300      	movs	r3, #0
 80046ea:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80046ec:	2300      	movs	r3, #0
 80046ee:	77bb      	strb	r3, [r7, #30]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d040      	beq.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004700:	2b80      	cmp	r3, #128	@ 0x80
 8004702:	d02a      	beq.n	800475a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004704:	2b80      	cmp	r3, #128	@ 0x80
 8004706:	d825      	bhi.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004708:	2b60      	cmp	r3, #96	@ 0x60
 800470a:	d026      	beq.n	800475a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800470c:	2b60      	cmp	r3, #96	@ 0x60
 800470e:	d821      	bhi.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004710:	2b40      	cmp	r3, #64	@ 0x40
 8004712:	d006      	beq.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8004714:	2b40      	cmp	r3, #64	@ 0x40
 8004716:	d81d      	bhi.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004718:	2b00      	cmp	r3, #0
 800471a:	d009      	beq.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800471c:	2b20      	cmp	r3, #32
 800471e:	d010      	beq.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8004720:	e018      	b.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004722:	4b8f      	ldr	r3, [pc, #572]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004724:	68db      	ldr	r3, [r3, #12]
 8004726:	4a8e      	ldr	r2, [pc, #568]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004728:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800472c:	60d3      	str	r3, [r2, #12]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800472e:	e015      	b.n	800475c <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	3304      	adds	r3, #4
 8004734:	2100      	movs	r1, #0
 8004736:	4618      	mov	r0, r3
 8004738:	f000 fb56 	bl	8004de8 <RCCEx_PLLSAI1_Config>
 800473c:	4603      	mov	r3, r0
 800473e:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004740:	e00c      	b.n	800475c <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
        /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	3320      	adds	r3, #32
 8004746:	2100      	movs	r1, #0
 8004748:	4618      	mov	r0, r3
 800474a:	f000 fc33 	bl	8004fb4 <RCCEx_PLLSAI2_Config>
 800474e:	4603      	mov	r3, r0
 8004750:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004752:	e003      	b.n	800475c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004754:	2301      	movs	r3, #1
 8004756:	77fb      	strb	r3, [r7, #31]
        break;
 8004758:	e000      	b.n	800475c <HAL_RCCEx_PeriphCLKConfig+0x7c>
        break;
 800475a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800475c:	7ffb      	ldrb	r3, [r7, #31]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d10b      	bne.n	800477a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004762:	4b7f      	ldr	r3, [pc, #508]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004764:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004768:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004770:	497b      	ldr	r1, [pc, #492]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004772:	4313      	orrs	r3, r2
 8004774:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004778:	e001      	b.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800477a:	7ffb      	ldrb	r3, [r7, #31]
 800477c:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004786:	2b00      	cmp	r3, #0
 8004788:	d047      	beq.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800478e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004792:	d030      	beq.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004794:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004798:	d82a      	bhi.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800479a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800479e:	d02a      	beq.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80047a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80047a4:	d824      	bhi.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80047a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047aa:	d008      	beq.n	80047be <HAL_RCCEx_PeriphCLKConfig+0xde>
 80047ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047b0:	d81e      	bhi.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d00a      	beq.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0xec>
 80047b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047ba:	d010      	beq.n	80047de <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80047bc:	e018      	b.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
      case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80047be:	4b68      	ldr	r3, [pc, #416]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80047c0:	68db      	ldr	r3, [r3, #12]
 80047c2:	4a67      	ldr	r2, [pc, #412]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80047c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047c8:	60d3      	str	r3, [r2, #12]
        /* SAI2 clock source config set later after clock selection check */
        break;
 80047ca:	e015      	b.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	3304      	adds	r3, #4
 80047d0:	2100      	movs	r1, #0
 80047d2:	4618      	mov	r0, r3
 80047d4:	f000 fb08 	bl	8004de8 <RCCEx_PLLSAI1_Config>
 80047d8:	4603      	mov	r3, r0
 80047da:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 80047dc:	e00c      	b.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
        /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	3320      	adds	r3, #32
 80047e2:	2100      	movs	r1, #0
 80047e4:	4618      	mov	r0, r3
 80047e6:	f000 fbe5 	bl	8004fb4 <RCCEx_PLLSAI2_Config>
 80047ea:	4603      	mov	r3, r0
 80047ec:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 80047ee:	e003      	b.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x118>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	77fb      	strb	r3, [r7, #31]
        break;
 80047f4:	e000      	b.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x118>
        break;
 80047f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047f8:	7ffb      	ldrb	r3, [r7, #31]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d10b      	bne.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80047fe:	4b58      	ldr	r3, [pc, #352]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004800:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004804:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800480c:	4954      	ldr	r1, [pc, #336]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800480e:	4313      	orrs	r3, r2
 8004810:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004814:	e001      	b.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004816:	7ffb      	ldrb	r3, [r7, #31]
 8004818:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004822:	2b00      	cmp	r3, #0
 8004824:	f000 80ab 	beq.w	800497e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004828:	2300      	movs	r3, #0
 800482a:	75fb      	strb	r3, [r7, #23]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800482c:	4b4c      	ldr	r3, [pc, #304]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800482e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004830:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004834:	2b00      	cmp	r3, #0
 8004836:	d10d      	bne.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004838:	4b49      	ldr	r3, [pc, #292]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800483a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800483c:	4a48      	ldr	r2, [pc, #288]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800483e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004842:	6593      	str	r3, [r2, #88]	@ 0x58
 8004844:	4b46      	ldr	r3, [pc, #280]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004846:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004848:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800484c:	60fb      	str	r3, [r7, #12]
 800484e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004850:	2301      	movs	r3, #1
 8004852:	75fb      	strb	r3, [r7, #23]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004854:	4b43      	ldr	r3, [pc, #268]	@ (8004964 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a42      	ldr	r2, [pc, #264]	@ (8004964 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800485a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800485e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004860:	f7fd f918 	bl	8001a94 <HAL_GetTick>
 8004864:	6138      	str	r0, [r7, #16]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004866:	e00f      	b.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004868:	f7fd f914 	bl	8001a94 <HAL_GetTick>
 800486c:	4602      	mov	r2, r0
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	2b02      	cmp	r3, #2
 8004874:	d908      	bls.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004876:	4b3b      	ldr	r3, [pc, #236]	@ (8004964 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800487e:	2b00      	cmp	r3, #0
 8004880:	d109      	bne.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
        {
          ret = HAL_TIMEOUT;
 8004882:	2303      	movs	r3, #3
 8004884:	77fb      	strb	r3, [r7, #31]
        }
        break;
 8004886:	e006      	b.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004888:	4b36      	ldr	r3, [pc, #216]	@ (8004964 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004890:	2b00      	cmp	r3, #0
 8004892:	d0e9      	beq.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0x188>
 8004894:	e000      	b.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
        break;
 8004896:	bf00      	nop
      }
    }

    if (ret == HAL_OK)
 8004898:	7ffb      	ldrb	r3, [r7, #31]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d164      	bne.n	8004968 <HAL_RCCEx_PeriphCLKConfig+0x288>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800489e:	4b30      	ldr	r3, [pc, #192]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80048a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048a8:	61bb      	str	r3, [r7, #24]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d01f      	beq.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048b6:	69ba      	ldr	r2, [r7, #24]
 80048b8:	429a      	cmp	r2, r3
 80048ba:	d019      	beq.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x210>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80048bc:	4b28      	ldr	r3, [pc, #160]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80048be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048c6:	61bb      	str	r3, [r7, #24]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80048c8:	4b25      	ldr	r3, [pc, #148]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80048ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048ce:	4a24      	ldr	r2, [pc, #144]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80048d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80048d8:	4b21      	ldr	r3, [pc, #132]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80048da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048de:	4a20      	ldr	r2, [pc, #128]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80048e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80048e8:	4a1d      	ldr	r2, [pc, #116]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80048ea:	69bb      	ldr	r3, [r7, #24]
 80048ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80048f0:	69bb      	ldr	r3, [r7, #24]
 80048f2:	f003 0301 	and.w	r3, r3, #1
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d01f      	beq.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x25a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048fa:	f7fd f8cb 	bl	8001a94 <HAL_GetTick>
 80048fe:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004900:	e012      	b.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004902:	f7fd f8c7 	bl	8001a94 <HAL_GetTick>
 8004906:	4602      	mov	r2, r0
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	1ad3      	subs	r3, r2, r3
 800490c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004910:	4293      	cmp	r3, r2
 8004912:	d909      	bls.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0x248>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004914:	4b12      	ldr	r3, [pc, #72]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004916:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800491a:	f003 0302 	and.w	r3, r3, #2
 800491e:	2b00      	cmp	r3, #0
 8004920:	d10a      	bne.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x258>
            {
              ret = HAL_TIMEOUT;
 8004922:	2303      	movs	r3, #3
 8004924:	77fb      	strb	r3, [r7, #31]
            }
            break;
 8004926:	e007      	b.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x258>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004928:	4b0d      	ldr	r3, [pc, #52]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800492a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800492e:	f003 0302 	and.w	r3, r3, #2
 8004932:	2b00      	cmp	r3, #0
 8004934:	d0e5      	beq.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x222>
 8004936:	e000      	b.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x25a>
            break;
 8004938:	bf00      	nop
          }
        }
      }

      if (ret == HAL_OK)
 800493a:	7ffb      	ldrb	r3, [r7, #31]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d10c      	bne.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x27a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004940:	4b07      	ldr	r3, [pc, #28]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004942:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004946:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004950:	4903      	ldr	r1, [pc, #12]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004952:	4313      	orrs	r3, r2
 8004954:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004958:	e008      	b.n	800496c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800495a:	7ffb      	ldrb	r3, [r7, #31]
 800495c:	77bb      	strb	r3, [r7, #30]
 800495e:	e005      	b.n	800496c <HAL_RCCEx_PeriphCLKConfig+0x28c>
 8004960:	40021000 	.word	0x40021000
 8004964:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004968:	7ffb      	ldrb	r3, [r7, #31]
 800496a:	77bb      	strb	r3, [r7, #30]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800496c:	7dfb      	ldrb	r3, [r7, #23]
 800496e:	2b01      	cmp	r3, #1
 8004970:	d105      	bne.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004972:	4b9c      	ldr	r3, [pc, #624]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004974:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004976:	4a9b      	ldr	r2, [pc, #620]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004978:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800497c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f003 0301 	and.w	r3, r3, #1
 8004986:	2b00      	cmp	r3, #0
 8004988:	d00a      	beq.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800498a:	4b96      	ldr	r3, [pc, #600]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800498c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004990:	f023 0203 	bic.w	r2, r3, #3
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004998:	4992      	ldr	r1, [pc, #584]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800499a:	4313      	orrs	r3, r2
 800499c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0302 	and.w	r3, r3, #2
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d00a      	beq.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80049ac:	4b8d      	ldr	r3, [pc, #564]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80049ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049b2:	f023 020c 	bic.w	r2, r3, #12
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049ba:	498a      	ldr	r1, [pc, #552]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80049bc:	4313      	orrs	r3, r2
 80049be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 0304 	and.w	r3, r3, #4
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d00a      	beq.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x304>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80049ce:	4b85      	ldr	r3, [pc, #532]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80049d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049d4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049dc:	4981      	ldr	r1, [pc, #516]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80049de:	4313      	orrs	r3, r2
 80049e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f003 0308 	and.w	r3, r3, #8
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d00a      	beq.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x326>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80049f0:	4b7c      	ldr	r3, [pc, #496]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80049f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049f6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049fe:	4979      	ldr	r1, [pc, #484]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004a00:	4313      	orrs	r3, r2
 8004a02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 0310 	and.w	r3, r3, #16
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d00a      	beq.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0x348>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004a12:	4b74      	ldr	r3, [pc, #464]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a18:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a20:	4970      	ldr	r1, [pc, #448]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004a22:	4313      	orrs	r3, r2
 8004a24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f003 0320 	and.w	r3, r3, #32
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d00a      	beq.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004a34:	4b6b      	ldr	r3, [pc, #428]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a3a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a42:	4968      	ldr	r1, [pc, #416]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004a44:	4313      	orrs	r3, r2
 8004a46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d00a      	beq.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x38c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a56:	4b63      	ldr	r3, [pc, #396]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a5c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a64:	495f      	ldr	r1, [pc, #380]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004a66:	4313      	orrs	r3, r2
 8004a68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d00a      	beq.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0x3ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004a78:	4b5a      	ldr	r3, [pc, #360]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a7e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a86:	4957      	ldr	r1, [pc, #348]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d00a      	beq.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8004a9a:	4b52      	ldr	r3, [pc, #328]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004a9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aa0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004aa8:	494e      	ldr	r1, [pc, #312]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == (RCC_PERIPHCLK_FDCAN))
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d031      	beq.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLK(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN kernel clock source */
    switch (PeriphClkInit->FdcanClockSelection)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004ac0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ac4:	d00e      	beq.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8004ac6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004aca:	d814      	bhi.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d015      	beq.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004ad0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ad4:	d10f      	bne.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0x416>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN kernel clock*/
        /* Enable PLL48M1CLK output clock generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ad6:	4b43      	ldr	r3, [pc, #268]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004ad8:	68db      	ldr	r3, [r3, #12]
 8004ada:	4a42      	ldr	r2, [pc, #264]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004adc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ae0:	60d3      	str	r3, [r2, #12]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8004ae2:	e00c      	b.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x41e>

      case RCC_FDCANCLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for FDCAN kernel clock*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	3304      	adds	r3, #4
 8004ae8:	2100      	movs	r1, #0
 8004aea:	4618      	mov	r0, r3
 8004aec:	f000 f97c 	bl	8004de8 <RCCEx_PLLSAI1_Config>
 8004af0:	4603      	mov	r3, r0
 8004af2:	77fb      	strb	r3, [r7, #31]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8004af4:	e003      	b.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x41e>

      default:
        ret = HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	77fb      	strb	r3, [r7, #31]
        break;
 8004afa:	e000      	b.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x41e>
        break;
 8004afc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004afe:	7ffb      	ldrb	r3, [r7, #31]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d10b      	bne.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004b04:	4b37      	ldr	r3, [pc, #220]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b0a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b12:	4934      	ldr	r1, [pc, #208]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004b14:	4313      	orrs	r3, r2
 8004b16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004b1a:	e001      	b.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x440>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b1c:	7ffb      	ldrb	r3, [r7, #31]
 8004b1e:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d00a      	beq.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004b2c:	4b2d      	ldr	r3, [pc, #180]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b32:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b3a:	492a      	ldr	r1, [pc, #168]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d00a      	beq.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004b4e:	4b25      	ldr	r3, [pc, #148]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004b50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b54:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b5c:	4921      	ldr	r1, [pc, #132]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d00a      	beq.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004b70:	4b1c      	ldr	r3, [pc, #112]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b76:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b7e:	4919      	ldr	r1, [pc, #100]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004b80:	4313      	orrs	r3, r2
 8004b82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d00a      	beq.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004b92:	4b14      	ldr	r3, [pc, #80]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004b94:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b98:	f023 0203 	bic.w	r2, r3, #3
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ba0:	4910      	ldr	r1, [pc, #64]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d02b      	beq.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x52c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004bb4:	4b0b      	ldr	r3, [pc, #44]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004bb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004bc2:	4908      	ldr	r1, [pc, #32]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004bce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004bd2:	d109      	bne.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bd4:	4b03      	ldr	r3, [pc, #12]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004bd6:	68db      	ldr	r3, [r3, #12]
 8004bd8:	4a02      	ldr	r2, [pc, #8]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004bda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004bde:	60d3      	str	r3, [r2, #12]
 8004be0:	e014      	b.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8004be2:	bf00      	nop
 8004be4:	40021000 	.word	0x40021000
    }
    else
    {
      if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004bec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004bf0:	d10c      	bne.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	3304      	adds	r3, #4
 8004bf6:	2101      	movs	r1, #1
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	f000 f8f5 	bl	8004de8 <RCCEx_PLLSAI1_Config>
 8004bfe:	4603      	mov	r3, r0
 8004c00:	77fb      	strb	r3, [r7, #31]

        if (ret != HAL_OK)
 8004c02:	7ffb      	ldrb	r3, [r7, #31]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d001      	beq.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x52c>
        {
          /* set overall return value */
          status = ret;
 8004c08:	7ffb      	ldrb	r3, [r7, #31]
 8004c0a:	77bb      	strb	r3, [r7, #30]
  }

#endif /* USB */

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d04a      	beq.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x5ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c1c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c20:	d108      	bne.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x554>
 8004c22:	4b70      	ldr	r3, [pc, #448]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004c24:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004c28:	4a6e      	ldr	r2, [pc, #440]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004c2a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004c2e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004c32:	e012      	b.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8004c34:	4b6b      	ldr	r3, [pc, #428]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c3a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c42:	4968      	ldr	r1, [pc, #416]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004c44:	4313      	orrs	r3, r2
 8004c46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004c4a:	4b66      	ldr	r3, [pc, #408]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004c4c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004c50:	4a64      	ldr	r2, [pc, #400]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004c52:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004c56:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c5e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004c62:	d10d      	bne.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	3304      	adds	r3, #4
 8004c68:	2101      	movs	r1, #1
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	f000 f8bc 	bl	8004de8 <RCCEx_PLLSAI1_Config>
 8004c70:	4603      	mov	r3, r0
 8004c72:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8004c74:	7ffb      	ldrb	r3, [r7, #31]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d019      	beq.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        /* set overall return value */
        status = ret;
 8004c7a:	7ffb      	ldrb	r3, [r7, #31]
 8004c7c:	77bb      	strb	r3, [r7, #30]
 8004c7e:	e016      	b.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      }
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c84:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c88:	d106      	bne.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c8a:	4b56      	ldr	r3, [pc, #344]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004c8c:	68db      	ldr	r3, [r3, #12]
 8004c8e:	4a55      	ldr	r2, [pc, #340]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004c90:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c94:	60d3      	str	r3, [r2, #12]
 8004c96:	e00a      	b.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004ca0:	d105      	bne.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      /* Enable PLLSAI3CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004ca2:	4b50      	ldr	r3, [pc, #320]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004ca4:	68db      	ldr	r3, [r3, #12]
 8004ca6:	4a4f      	ldr	r2, [pc, #316]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004ca8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cac:	60d3      	str	r3, [r2, #12]
      /* Nothing to do */
    }
  }

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d028      	beq.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0x62c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004cba:	4b4a      	ldr	r3, [pc, #296]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004cbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cc0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004cc8:	4946      	ldr	r1, [pc, #280]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004cd4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004cd8:	d106      	bne.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004cda:	4b42      	ldr	r3, [pc, #264]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004cdc:	68db      	ldr	r3, [r3, #12]
 8004cde:	4a41      	ldr	r2, [pc, #260]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004ce0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ce4:	60d3      	str	r3, [r2, #12]
 8004ce6:	e011      	b.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0x62c>
    }
    else if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004cec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004cf0:	d10c      	bne.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0x62c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	3304      	adds	r3, #4
 8004cf6:	2101      	movs	r1, #1
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f000 f875 	bl	8004de8 <RCCEx_PLLSAI1_Config>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8004d02:	7ffb      	ldrb	r3, [r7, #31]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d001      	beq.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0x62c>
      {
        /* set overall return value */
        status = ret;
 8004d08:	7ffb      	ldrb	r3, [r7, #31]
 8004d0a:	77bb      	strb	r3, [r7, #30]
      /* Nothing to do */
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d01e      	beq.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x676>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004d18:	4b32      	ldr	r3, [pc, #200]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004d1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d1e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d28:	492e      	ldr	r1, [pc, #184]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d36:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d3a:	d10c      	bne.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x676>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	3304      	adds	r3, #4
 8004d40:	2102      	movs	r1, #2
 8004d42:	4618      	mov	r0, r3
 8004d44:	f000 f850 	bl	8004de8 <RCCEx_PLLSAI1_Config>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8004d4c:	7ffb      	ldrb	r3, [r7, #31]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d001      	beq.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x676>
      {
        /* set overall return value */
        status = ret;
 8004d52:	7ffb      	ldrb	r3, [r7, #31]
 8004d54:	77bb      	strb	r3, [r7, #30]
      }
    }
  }

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d00b      	beq.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004d62:	4b20      	ldr	r3, [pc, #128]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004d64:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004d68:	f023 0204 	bic.w	r2, r3, #4
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d72:	491c      	ldr	r1, [pc, #112]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004d74:	4313      	orrs	r3, r2
 8004d76:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d00b      	beq.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0x6be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004d86:	4b17      	ldr	r3, [pc, #92]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004d88:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004d8c:	f023 0218 	bic.w	r2, r3, #24
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d96:	4913      	ldr	r1, [pc, #76]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d017      	beq.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0x6fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004daa:	4b0e      	ldr	r3, [pc, #56]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004dac:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004db0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004dba:	490a      	ldr	r1, [pc, #40]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if (PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004dc8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004dcc:	d105      	bne.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0x6fa>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004dce:	4b05      	ldr	r3, [pc, #20]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004dd0:	68db      	ldr	r3, [r3, #12]
 8004dd2:	4a04      	ldr	r2, [pc, #16]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004dd4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004dd8:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8004dda:	7fbb      	ldrb	r3, [r7, #30]
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	3720      	adds	r7, #32
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}
 8004de4:	40021000 	.word	0x40021000

08004de8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *pPllSai1, uint32_t Divider)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b084      	sub	sp, #16
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004df2:	2300      	movs	r3, #0
 8004df4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(pPllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(pPllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(pPllSai1->PLLSAI1ClockOut));

  /* Check PLLSAI1 clock source availability */
  switch (pPllSai1->PLLSAI1Source)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	2b03      	cmp	r3, #3
 8004dfc:	d018      	beq.n	8004e30 <RCCEx_PLLSAI1_Config+0x48>
 8004dfe:	2b03      	cmp	r3, #3
 8004e00:	d81f      	bhi.n	8004e42 <RCCEx_PLLSAI1_Config+0x5a>
 8004e02:	2b01      	cmp	r3, #1
 8004e04:	d002      	beq.n	8004e0c <RCCEx_PLLSAI1_Config+0x24>
 8004e06:	2b02      	cmp	r3, #2
 8004e08:	d009      	beq.n	8004e1e <RCCEx_PLLSAI1_Config+0x36>
 8004e0a:	e01a      	b.n	8004e42 <RCCEx_PLLSAI1_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004e0c:	4b65      	ldr	r3, [pc, #404]	@ (8004fa4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f003 0302 	and.w	r3, r3, #2
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d117      	bne.n	8004e48 <RCCEx_PLLSAI1_Config+0x60>
      {
        status = HAL_ERROR;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e1c:	e014      	b.n	8004e48 <RCCEx_PLLSAI1_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004e1e:	4b61      	ldr	r3, [pc, #388]	@ (8004fa4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d110      	bne.n	8004e4c <RCCEx_PLLSAI1_Config+0x64>
      {
        status = HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e2e:	e00d      	b.n	8004e4c <RCCEx_PLLSAI1_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 8004e30:	4b5c      	ldr	r3, [pc, #368]	@ (8004fa4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d109      	bne.n	8004e50 <RCCEx_PLLSAI1_Config+0x68>
      {
        status = HAL_ERROR;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e40:	e006      	b.n	8004e50 <RCCEx_PLLSAI1_Config+0x68>
    default:
      status = HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	73fb      	strb	r3, [r7, #15]
      break;
 8004e46:	e004      	b.n	8004e52 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8004e48:	bf00      	nop
 8004e4a:	e002      	b.n	8004e52 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8004e4c:	bf00      	nop
 8004e4e:	e000      	b.n	8004e52 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8004e50:	bf00      	nop
  }

  if (status == HAL_OK)
 8004e52:	7bfb      	ldrb	r3, [r7, #15]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	f040 809f 	bne.w	8004f98 <RCCEx_PLLSAI1_Config+0x1b0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004e5a:	4b52      	ldr	r3, [pc, #328]	@ (8004fa4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a51      	ldr	r2, [pc, #324]	@ (8004fa4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004e60:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004e64:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e66:	f7fc fe15 	bl	8001a94 <HAL_GetTick>
 8004e6a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004e6c:	e00f      	b.n	8004e8e <RCCEx_PLLSAI1_Config+0xa6>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004e6e:	f7fc fe11 	bl	8001a94 <HAL_GetTick>
 8004e72:	4602      	mov	r2, r0
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	1ad3      	subs	r3, r2, r3
 8004e78:	2b02      	cmp	r3, #2
 8004e7a:	d908      	bls.n	8004e8e <RCCEx_PLLSAI1_Config+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004e7c:	4b49      	ldr	r3, [pc, #292]	@ (8004fa4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d009      	beq.n	8004e9c <RCCEx_PLLSAI1_Config+0xb4>
        {
          status = HAL_TIMEOUT;
 8004e88:	2303      	movs	r3, #3
 8004e8a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004e8c:	e006      	b.n	8004e9c <RCCEx_PLLSAI1_Config+0xb4>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004e8e:	4b45      	ldr	r3, [pc, #276]	@ (8004fa4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d1e9      	bne.n	8004e6e <RCCEx_PLLSAI1_Config+0x86>
 8004e9a:	e000      	b.n	8004e9e <RCCEx_PLLSAI1_Config+0xb6>
        break;
 8004e9c:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 8004e9e:	7bfb      	ldrb	r3, [r7, #15]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d179      	bne.n	8004f98 <RCCEx_PLLSAI1_Config+0x1b0>
    {
      if (Divider == DIVIDER_P_UPDATE)
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d116      	bne.n	8004ed8 <RCCEx_PLLSAI1_Config+0xf0>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(pPllSai1->PLLSAI1P));

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004eaa:	4b3e      	ldr	r3, [pc, #248]	@ (8004fa4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004eac:	691a      	ldr	r2, [r3, #16]
 8004eae:	4b3e      	ldr	r3, [pc, #248]	@ (8004fa8 <RCCEx_PLLSAI1_Config+0x1c0>)
 8004eb0:	4013      	ands	r3, r2
 8004eb2:	687a      	ldr	r2, [r7, #4]
 8004eb4:	6892      	ldr	r2, [r2, #8]
 8004eb6:	0211      	lsls	r1, r2, #8
 8004eb8:	687a      	ldr	r2, [r7, #4]
 8004eba:	68d2      	ldr	r2, [r2, #12]
 8004ebc:	06d2      	lsls	r2, r2, #27
 8004ebe:	4311      	orrs	r1, r2
 8004ec0:	687a      	ldr	r2, [r7, #4]
 8004ec2:	6852      	ldr	r2, [r2, #4]
 8004ec4:	3a01      	subs	r2, #1
 8004ec6:	0112      	lsls	r2, r2, #4
 8004ec8:	4311      	orrs	r1, r2
 8004eca:	687a      	ldr	r2, [r7, #4]
 8004ecc:	6812      	ldr	r2, [r2, #0]
 8004ece:	430a      	orrs	r2, r1
 8004ed0:	4934      	ldr	r1, [pc, #208]	@ (8004fa4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	610b      	str	r3, [r1, #16]
 8004ed6:	e033      	b.n	8004f40 <RCCEx_PLLSAI1_Config+0x158>
                   (pPllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (pPllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) |
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }
      else if (Divider == DIVIDER_Q_UPDATE)
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	2b01      	cmp	r3, #1
 8004edc:	d118      	bne.n	8004f10 <RCCEx_PLLSAI1_Config+0x128>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(pPllSai1->PLLSAI1Q));

        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004ede:	4b31      	ldr	r3, [pc, #196]	@ (8004fa4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004ee0:	691a      	ldr	r2, [r3, #16]
 8004ee2:	4b32      	ldr	r3, [pc, #200]	@ (8004fac <RCCEx_PLLSAI1_Config+0x1c4>)
 8004ee4:	4013      	ands	r3, r2
 8004ee6:	687a      	ldr	r2, [r7, #4]
 8004ee8:	6892      	ldr	r2, [r2, #8]
 8004eea:	0211      	lsls	r1, r2, #8
 8004eec:	687a      	ldr	r2, [r7, #4]
 8004eee:	6912      	ldr	r2, [r2, #16]
 8004ef0:	0852      	lsrs	r2, r2, #1
 8004ef2:	3a01      	subs	r2, #1
 8004ef4:	0552      	lsls	r2, r2, #21
 8004ef6:	4311      	orrs	r1, r2
 8004ef8:	687a      	ldr	r2, [r7, #4]
 8004efa:	6852      	ldr	r2, [r2, #4]
 8004efc:	3a01      	subs	r2, #1
 8004efe:	0112      	lsls	r2, r2, #4
 8004f00:	4311      	orrs	r1, r2
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	6812      	ldr	r2, [r2, #0]
 8004f06:	430a      	orrs	r2, r1
 8004f08:	4926      	ldr	r1, [pc, #152]	@ (8004fa4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	610b      	str	r3, [r1, #16]
 8004f0e:	e017      	b.n	8004f40 <RCCEx_PLLSAI1_Config+0x158>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(pPllSai1->PLLSAI1R));

        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004f10:	4b24      	ldr	r3, [pc, #144]	@ (8004fa4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004f12:	691a      	ldr	r2, [r3, #16]
 8004f14:	4b26      	ldr	r3, [pc, #152]	@ (8004fb0 <RCCEx_PLLSAI1_Config+0x1c8>)
 8004f16:	4013      	ands	r3, r2
 8004f18:	687a      	ldr	r2, [r7, #4]
 8004f1a:	6892      	ldr	r2, [r2, #8]
 8004f1c:	0211      	lsls	r1, r2, #8
 8004f1e:	687a      	ldr	r2, [r7, #4]
 8004f20:	6952      	ldr	r2, [r2, #20]
 8004f22:	0852      	lsrs	r2, r2, #1
 8004f24:	3a01      	subs	r2, #1
 8004f26:	0652      	lsls	r2, r2, #25
 8004f28:	4311      	orrs	r1, r2
 8004f2a:	687a      	ldr	r2, [r7, #4]
 8004f2c:	6852      	ldr	r2, [r2, #4]
 8004f2e:	3a01      	subs	r2, #1
 8004f30:	0112      	lsls	r2, r2, #4
 8004f32:	4311      	orrs	r1, r2
 8004f34:	687a      	ldr	r2, [r7, #4]
 8004f36:	6812      	ldr	r2, [r2, #0]
 8004f38:	430a      	orrs	r2, r1
 8004f3a:	491a      	ldr	r1, [pc, #104]	@ (8004fa4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	610b      	str	r3, [r1, #16]
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004f40:	4b18      	ldr	r3, [pc, #96]	@ (8004fa4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a17      	ldr	r2, [pc, #92]	@ (8004fa4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004f46:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004f4a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f4c:	f7fc fda2 	bl	8001a94 <HAL_GetTick>
 8004f50:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004f52:	e00f      	b.n	8004f74 <RCCEx_PLLSAI1_Config+0x18c>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004f54:	f7fc fd9e 	bl	8001a94 <HAL_GetTick>
 8004f58:	4602      	mov	r2, r0
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	1ad3      	subs	r3, r2, r3
 8004f5e:	2b02      	cmp	r3, #2
 8004f60:	d908      	bls.n	8004f74 <RCCEx_PLLSAI1_Config+0x18c>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004f62:	4b10      	ldr	r3, [pc, #64]	@ (8004fa4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d109      	bne.n	8004f82 <RCCEx_PLLSAI1_Config+0x19a>
          {
            status = HAL_TIMEOUT;
 8004f6e:	2303      	movs	r3, #3
 8004f70:	73fb      	strb	r3, [r7, #15]
          }
          break;
 8004f72:	e006      	b.n	8004f82 <RCCEx_PLLSAI1_Config+0x19a>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004f74:	4b0b      	ldr	r3, [pc, #44]	@ (8004fa4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d0e9      	beq.n	8004f54 <RCCEx_PLLSAI1_Config+0x16c>
 8004f80:	e000      	b.n	8004f84 <RCCEx_PLLSAI1_Config+0x19c>
          break;
 8004f82:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 8004f84:	7bfb      	ldrb	r3, [r7, #15]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d106      	bne.n	8004f98 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(pPllSai1->PLLSAI1ClockOut);
 8004f8a:	4b06      	ldr	r3, [pc, #24]	@ (8004fa4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004f8c:	691a      	ldr	r2, [r3, #16]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	699b      	ldr	r3, [r3, #24]
 8004f92:	4904      	ldr	r1, [pc, #16]	@ (8004fa4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004f94:	4313      	orrs	r3, r2
 8004f96:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004f98:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	3710      	adds	r7, #16
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	bf00      	nop
 8004fa4:	40021000 	.word	0x40021000
 8004fa8:	07ff800c 	.word	0x07ff800c
 8004fac:	ff9f800c 	.word	0xff9f800c
 8004fb0:	f9ff800c 	.word	0xf9ff800c

08004fb4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *pPllSai2, uint32_t Divider)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b084      	sub	sp, #16
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
 8004fbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(pPllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(pPllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(pPllSai2->PLLSAI2ClockOut));

  /* Check PLLSAI2 clock source availability */
  switch (pPllSai2->PLLSAI2Source)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	2b03      	cmp	r3, #3
 8004fc8:	d018      	beq.n	8004ffc <RCCEx_PLLSAI2_Config+0x48>
 8004fca:	2b03      	cmp	r3, #3
 8004fcc:	d81f      	bhi.n	800500e <RCCEx_PLLSAI2_Config+0x5a>
 8004fce:	2b01      	cmp	r3, #1
 8004fd0:	d002      	beq.n	8004fd8 <RCCEx_PLLSAI2_Config+0x24>
 8004fd2:	2b02      	cmp	r3, #2
 8004fd4:	d009      	beq.n	8004fea <RCCEx_PLLSAI2_Config+0x36>
 8004fd6:	e01a      	b.n	800500e <RCCEx_PLLSAI2_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004fd8:	4b4a      	ldr	r3, [pc, #296]	@ (8005104 <RCCEx_PLLSAI2_Config+0x150>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f003 0302 	and.w	r3, r3, #2
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d117      	bne.n	8005014 <RCCEx_PLLSAI2_Config+0x60>
      {
        status = HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004fe8:	e014      	b.n	8005014 <RCCEx_PLLSAI2_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004fea:	4b46      	ldr	r3, [pc, #280]	@ (8005104 <RCCEx_PLLSAI2_Config+0x150>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d110      	bne.n	8005018 <RCCEx_PLLSAI2_Config+0x64>
      {
        status = HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ffa:	e00d      	b.n	8005018 <RCCEx_PLLSAI2_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 8004ffc:	4b41      	ldr	r3, [pc, #260]	@ (8005104 <RCCEx_PLLSAI2_Config+0x150>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8005004:	2b00      	cmp	r3, #0
 8005006:	d109      	bne.n	800501c <RCCEx_PLLSAI2_Config+0x68>
      {
        status = HAL_ERROR;
 8005008:	2301      	movs	r3, #1
 800500a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800500c:	e006      	b.n	800501c <RCCEx_PLLSAI2_Config+0x68>
    default:
      status = HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	73fb      	strb	r3, [r7, #15]
      break;
 8005012:	e004      	b.n	800501e <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8005014:	bf00      	nop
 8005016:	e002      	b.n	800501e <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8005018:	bf00      	nop
 800501a:	e000      	b.n	800501e <RCCEx_PLLSAI2_Config+0x6a>
      break;
 800501c:	bf00      	nop
  }

  if (status == HAL_OK)
 800501e:	7bfb      	ldrb	r3, [r7, #15]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d169      	bne.n	80050f8 <RCCEx_PLLSAI2_Config+0x144>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005024:	4b37      	ldr	r3, [pc, #220]	@ (8005104 <RCCEx_PLLSAI2_Config+0x150>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a36      	ldr	r2, [pc, #216]	@ (8005104 <RCCEx_PLLSAI2_Config+0x150>)
 800502a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800502e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005030:	f7fc fd30 	bl	8001a94 <HAL_GetTick>
 8005034:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005036:	e00f      	b.n	8005058 <RCCEx_PLLSAI2_Config+0xa4>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005038:	f7fc fd2c 	bl	8001a94 <HAL_GetTick>
 800503c:	4602      	mov	r2, r0
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	1ad3      	subs	r3, r2, r3
 8005042:	2b02      	cmp	r3, #2
 8005044:	d908      	bls.n	8005058 <RCCEx_PLLSAI2_Config+0xa4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005046:	4b2f      	ldr	r3, [pc, #188]	@ (8005104 <RCCEx_PLLSAI2_Config+0x150>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800504e:	2b00      	cmp	r3, #0
 8005050:	d009      	beq.n	8005066 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_TIMEOUT;
 8005052:	2303      	movs	r3, #3
 8005054:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005056:	e006      	b.n	8005066 <RCCEx_PLLSAI2_Config+0xb2>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005058:	4b2a      	ldr	r3, [pc, #168]	@ (8005104 <RCCEx_PLLSAI2_Config+0x150>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005060:	2b00      	cmp	r3, #0
 8005062:	d1e9      	bne.n	8005038 <RCCEx_PLLSAI2_Config+0x84>
 8005064:	e000      	b.n	8005068 <RCCEx_PLLSAI2_Config+0xb4>
        break;
 8005066:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 8005068:	7bfb      	ldrb	r3, [r7, #15]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d144      	bne.n	80050f8 <RCCEx_PLLSAI2_Config+0x144>
    {
      if (Divider == DIVIDER_P_UPDATE)
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d115      	bne.n	80050a0 <RCCEx_PLLSAI2_Config+0xec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(pPllSai2->PLLSAI2P));

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005074:	4b23      	ldr	r3, [pc, #140]	@ (8005104 <RCCEx_PLLSAI2_Config+0x150>)
 8005076:	695a      	ldr	r2, [r3, #20]
 8005078:	4b23      	ldr	r3, [pc, #140]	@ (8005108 <RCCEx_PLLSAI2_Config+0x154>)
 800507a:	4013      	ands	r3, r2
 800507c:	687a      	ldr	r2, [r7, #4]
 800507e:	6892      	ldr	r2, [r2, #8]
 8005080:	0211      	lsls	r1, r2, #8
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	68d2      	ldr	r2, [r2, #12]
 8005086:	06d2      	lsls	r2, r2, #27
 8005088:	4311      	orrs	r1, r2
 800508a:	687a      	ldr	r2, [r7, #4]
 800508c:	6852      	ldr	r2, [r2, #4]
 800508e:	3a01      	subs	r2, #1
 8005090:	0112      	lsls	r2, r2, #4
 8005092:	4311      	orrs	r1, r2
 8005094:	687a      	ldr	r2, [r7, #4]
 8005096:	6812      	ldr	r2, [r2, #0]
 8005098:	430a      	orrs	r2, r1
 800509a:	491a      	ldr	r1, [pc, #104]	@ (8005104 <RCCEx_PLLSAI2_Config+0x150>)
 800509c:	4313      	orrs	r3, r2
 800509e:	614b      	str	r3, [r1, #20]
                   pPllSai2->PLLSAI2Source);

      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80050a0:	4b18      	ldr	r3, [pc, #96]	@ (8005104 <RCCEx_PLLSAI2_Config+0x150>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a17      	ldr	r2, [pc, #92]	@ (8005104 <RCCEx_PLLSAI2_Config+0x150>)
 80050a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80050aa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050ac:	f7fc fcf2 	bl	8001a94 <HAL_GetTick>
 80050b0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80050b2:	e00f      	b.n	80050d4 <RCCEx_PLLSAI2_Config+0x120>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80050b4:	f7fc fcee 	bl	8001a94 <HAL_GetTick>
 80050b8:	4602      	mov	r2, r0
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	1ad3      	subs	r3, r2, r3
 80050be:	2b02      	cmp	r3, #2
 80050c0:	d908      	bls.n	80050d4 <RCCEx_PLLSAI2_Config+0x120>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80050c2:	4b10      	ldr	r3, [pc, #64]	@ (8005104 <RCCEx_PLLSAI2_Config+0x150>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d109      	bne.n	80050e2 <RCCEx_PLLSAI2_Config+0x12e>
          {
            status = HAL_TIMEOUT;
 80050ce:	2303      	movs	r3, #3
 80050d0:	73fb      	strb	r3, [r7, #15]
          }
          break;
 80050d2:	e006      	b.n	80050e2 <RCCEx_PLLSAI2_Config+0x12e>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80050d4:	4b0b      	ldr	r3, [pc, #44]	@ (8005104 <RCCEx_PLLSAI2_Config+0x150>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d0e9      	beq.n	80050b4 <RCCEx_PLLSAI2_Config+0x100>
 80050e0:	e000      	b.n	80050e4 <RCCEx_PLLSAI2_Config+0x130>
          break;
 80050e2:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 80050e4:	7bfb      	ldrb	r3, [r7, #15]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d106      	bne.n	80050f8 <RCCEx_PLLSAI2_Config+0x144>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(pPllSai2->PLLSAI2ClockOut);
 80050ea:	4b06      	ldr	r3, [pc, #24]	@ (8005104 <RCCEx_PLLSAI2_Config+0x150>)
 80050ec:	695a      	ldr	r2, [r3, #20]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	691b      	ldr	r3, [r3, #16]
 80050f2:	4904      	ldr	r1, [pc, #16]	@ (8005104 <RCCEx_PLLSAI2_Config+0x150>)
 80050f4:	4313      	orrs	r3, r2
 80050f6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80050f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80050fa:	4618      	mov	r0, r3
 80050fc:	3710      	adds	r7, #16
 80050fe:	46bd      	mov	sp, r7
 8005100:	bd80      	pop	{r7, pc}
 8005102:	bf00      	nop
 8005104:	40021000 	.word	0x40021000
 8005108:	07ff800c 	.word	0x07ff800c

0800510c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b082      	sub	sp, #8
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d101      	bne.n	800511e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	e042      	b.n	80051a4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005124:	2b00      	cmp	r3, #0
 8005126:	d106      	bne.n	8005136 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2200      	movs	r2, #0
 800512c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005130:	6878      	ldr	r0, [r7, #4]
 8005132:	f7fc fa09 	bl	8001548 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2224      	movs	r2, #36	@ 0x24
 800513a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f022 0201 	bic.w	r2, r2, #1
 800514c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005152:	2b00      	cmp	r3, #0
 8005154:	d002      	beq.n	800515c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f000 fc7e 	bl	8005a58 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	f000 f97b 	bl	8005458 <UART_SetConfig>
 8005162:	4603      	mov	r3, r0
 8005164:	2b01      	cmp	r3, #1
 8005166:	d101      	bne.n	800516c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005168:	2301      	movs	r3, #1
 800516a:	e01b      	b.n	80051a4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	685a      	ldr	r2, [r3, #4]
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800517a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	689a      	ldr	r2, [r3, #8]
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800518a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	681a      	ldr	r2, [r3, #0]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f042 0201 	orr.w	r2, r2, #1
 800519a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800519c:	6878      	ldr	r0, [r7, #4]
 800519e:	f000 fcfd 	bl	8005b9c <UART_CheckIdleState>
 80051a2:	4603      	mov	r3, r0
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	3708      	adds	r7, #8
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}

080051ac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b08a      	sub	sp, #40	@ 0x28
 80051b0:	af02      	add	r7, sp, #8
 80051b2:	60f8      	str	r0, [r7, #12]
 80051b4:	60b9      	str	r1, [r7, #8]
 80051b6:	603b      	str	r3, [r7, #0]
 80051b8:	4613      	mov	r3, r2
 80051ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051c2:	2b20      	cmp	r3, #32
 80051c4:	d17b      	bne.n	80052be <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d002      	beq.n	80051d2 <HAL_UART_Transmit+0x26>
 80051cc:	88fb      	ldrh	r3, [r7, #6]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d101      	bne.n	80051d6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80051d2:	2301      	movs	r3, #1
 80051d4:	e074      	b.n	80052c0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2200      	movs	r2, #0
 80051da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2221      	movs	r2, #33	@ 0x21
 80051e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051e6:	f7fc fc55 	bl	8001a94 <HAL_GetTick>
 80051ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	88fa      	ldrh	r2, [r7, #6]
 80051f0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	88fa      	ldrh	r2, [r7, #6]
 80051f8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005204:	d108      	bne.n	8005218 <HAL_UART_Transmit+0x6c>
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	691b      	ldr	r3, [r3, #16]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d104      	bne.n	8005218 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800520e:	2300      	movs	r3, #0
 8005210:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	61bb      	str	r3, [r7, #24]
 8005216:	e003      	b.n	8005220 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800521c:	2300      	movs	r3, #0
 800521e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005220:	e030      	b.n	8005284 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	9300      	str	r3, [sp, #0]
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	2200      	movs	r2, #0
 800522a:	2180      	movs	r1, #128	@ 0x80
 800522c:	68f8      	ldr	r0, [r7, #12]
 800522e:	f000 fd5f 	bl	8005cf0 <UART_WaitOnFlagUntilTimeout>
 8005232:	4603      	mov	r3, r0
 8005234:	2b00      	cmp	r3, #0
 8005236:	d005      	beq.n	8005244 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2220      	movs	r2, #32
 800523c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005240:	2303      	movs	r3, #3
 8005242:	e03d      	b.n	80052c0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005244:	69fb      	ldr	r3, [r7, #28]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d10b      	bne.n	8005262 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800524a:	69bb      	ldr	r3, [r7, #24]
 800524c:	881b      	ldrh	r3, [r3, #0]
 800524e:	461a      	mov	r2, r3
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005258:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800525a:	69bb      	ldr	r3, [r7, #24]
 800525c:	3302      	adds	r3, #2
 800525e:	61bb      	str	r3, [r7, #24]
 8005260:	e007      	b.n	8005272 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005262:	69fb      	ldr	r3, [r7, #28]
 8005264:	781a      	ldrb	r2, [r3, #0]
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800526c:	69fb      	ldr	r3, [r7, #28]
 800526e:	3301      	adds	r3, #1
 8005270:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005278:	b29b      	uxth	r3, r3
 800527a:	3b01      	subs	r3, #1
 800527c:	b29a      	uxth	r2, r3
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800528a:	b29b      	uxth	r3, r3
 800528c:	2b00      	cmp	r3, #0
 800528e:	d1c8      	bne.n	8005222 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	9300      	str	r3, [sp, #0]
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	2200      	movs	r2, #0
 8005298:	2140      	movs	r1, #64	@ 0x40
 800529a:	68f8      	ldr	r0, [r7, #12]
 800529c:	f000 fd28 	bl	8005cf0 <UART_WaitOnFlagUntilTimeout>
 80052a0:	4603      	mov	r3, r0
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d005      	beq.n	80052b2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2220      	movs	r2, #32
 80052aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80052ae:	2303      	movs	r3, #3
 80052b0:	e006      	b.n	80052c0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2220      	movs	r2, #32
 80052b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80052ba:	2300      	movs	r3, #0
 80052bc:	e000      	b.n	80052c0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80052be:	2302      	movs	r3, #2
  }
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	3720      	adds	r7, #32
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bd80      	pop	{r7, pc}

080052c8 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b08a      	sub	sp, #40	@ 0x28
 80052cc:	af02      	add	r7, sp, #8
 80052ce:	60f8      	str	r0, [r7, #12]
 80052d0:	60b9      	str	r1, [r7, #8]
 80052d2:	603b      	str	r3, [r7, #0]
 80052d4:	4613      	mov	r3, r2
 80052d6:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80052de:	2b20      	cmp	r3, #32
 80052e0:	f040 80b5 	bne.w	800544e <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d002      	beq.n	80052f0 <HAL_UART_Receive+0x28>
 80052ea:	88fb      	ldrh	r3, [r7, #6]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d101      	bne.n	80052f4 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	e0ad      	b.n	8005450 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2200      	movs	r2, #0
 80052f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	2222      	movs	r2, #34	@ 0x22
 8005300:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2200      	movs	r2, #0
 8005308:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800530a:	f7fc fbc3 	bl	8001a94 <HAL_GetTick>
 800530e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	88fa      	ldrh	r2, [r7, #6]
 8005314:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	88fa      	ldrh	r2, [r7, #6]
 800531c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005328:	d10e      	bne.n	8005348 <HAL_UART_Receive+0x80>
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	691b      	ldr	r3, [r3, #16]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d105      	bne.n	800533e <HAL_UART_Receive+0x76>
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005338:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800533c:	e02d      	b.n	800539a <HAL_UART_Receive+0xd2>
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	22ff      	movs	r2, #255	@ 0xff
 8005342:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005346:	e028      	b.n	800539a <HAL_UART_Receive+0xd2>
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d10d      	bne.n	800536c <HAL_UART_Receive+0xa4>
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	691b      	ldr	r3, [r3, #16]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d104      	bne.n	8005362 <HAL_UART_Receive+0x9a>
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	22ff      	movs	r2, #255	@ 0xff
 800535c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005360:	e01b      	b.n	800539a <HAL_UART_Receive+0xd2>
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	227f      	movs	r2, #127	@ 0x7f
 8005366:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800536a:	e016      	b.n	800539a <HAL_UART_Receive+0xd2>
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005374:	d10d      	bne.n	8005392 <HAL_UART_Receive+0xca>
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	691b      	ldr	r3, [r3, #16]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d104      	bne.n	8005388 <HAL_UART_Receive+0xc0>
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	227f      	movs	r2, #127	@ 0x7f
 8005382:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005386:	e008      	b.n	800539a <HAL_UART_Receive+0xd2>
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	223f      	movs	r2, #63	@ 0x3f
 800538c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005390:	e003      	b.n	800539a <HAL_UART_Receive+0xd2>
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	2200      	movs	r2, #0
 8005396:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80053a0:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053aa:	d108      	bne.n	80053be <HAL_UART_Receive+0xf6>
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	691b      	ldr	r3, [r3, #16]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d104      	bne.n	80053be <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80053b4:	2300      	movs	r3, #0
 80053b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	61bb      	str	r3, [r7, #24]
 80053bc:	e003      	b.n	80053c6 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80053c2:	2300      	movs	r3, #0
 80053c4:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80053c6:	e036      	b.n	8005436 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	9300      	str	r3, [sp, #0]
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	2200      	movs	r2, #0
 80053d0:	2120      	movs	r1, #32
 80053d2:	68f8      	ldr	r0, [r7, #12]
 80053d4:	f000 fc8c 	bl	8005cf0 <UART_WaitOnFlagUntilTimeout>
 80053d8:	4603      	mov	r3, r0
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d005      	beq.n	80053ea <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2220      	movs	r2, #32
 80053e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 80053e6:	2303      	movs	r3, #3
 80053e8:	e032      	b.n	8005450 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 80053ea:	69fb      	ldr	r3, [r7, #28]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d10c      	bne.n	800540a <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053f6:	b29a      	uxth	r2, r3
 80053f8:	8a7b      	ldrh	r3, [r7, #18]
 80053fa:	4013      	ands	r3, r2
 80053fc:	b29a      	uxth	r2, r3
 80053fe:	69bb      	ldr	r3, [r7, #24]
 8005400:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005402:	69bb      	ldr	r3, [r7, #24]
 8005404:	3302      	adds	r3, #2
 8005406:	61bb      	str	r3, [r7, #24]
 8005408:	e00c      	b.n	8005424 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005410:	b2da      	uxtb	r2, r3
 8005412:	8a7b      	ldrh	r3, [r7, #18]
 8005414:	b2db      	uxtb	r3, r3
 8005416:	4013      	ands	r3, r2
 8005418:	b2da      	uxtb	r2, r3
 800541a:	69fb      	ldr	r3, [r7, #28]
 800541c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800541e:	69fb      	ldr	r3, [r7, #28]
 8005420:	3301      	adds	r3, #1
 8005422:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800542a:	b29b      	uxth	r3, r3
 800542c:	3b01      	subs	r3, #1
 800542e:	b29a      	uxth	r2, r3
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800543c:	b29b      	uxth	r3, r3
 800543e:	2b00      	cmp	r3, #0
 8005440:	d1c2      	bne.n	80053c8 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2220      	movs	r2, #32
 8005446:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 800544a:	2300      	movs	r3, #0
 800544c:	e000      	b.n	8005450 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800544e:	2302      	movs	r3, #2
  }
}
 8005450:	4618      	mov	r0, r3
 8005452:	3720      	adds	r7, #32
 8005454:	46bd      	mov	sp, r7
 8005456:	bd80      	pop	{r7, pc}

08005458 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005458:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800545c:	b08c      	sub	sp, #48	@ 0x30
 800545e:	af00      	add	r7, sp, #0
 8005460:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005462:	2300      	movs	r3, #0
 8005464:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	689a      	ldr	r2, [r3, #8]
 800546c:	697b      	ldr	r3, [r7, #20]
 800546e:	691b      	ldr	r3, [r3, #16]
 8005470:	431a      	orrs	r2, r3
 8005472:	697b      	ldr	r3, [r7, #20]
 8005474:	695b      	ldr	r3, [r3, #20]
 8005476:	431a      	orrs	r2, r3
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	69db      	ldr	r3, [r3, #28]
 800547c:	4313      	orrs	r3, r2
 800547e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005480:	697b      	ldr	r3, [r7, #20]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	681a      	ldr	r2, [r3, #0]
 8005486:	4baa      	ldr	r3, [pc, #680]	@ (8005730 <UART_SetConfig+0x2d8>)
 8005488:	4013      	ands	r3, r2
 800548a:	697a      	ldr	r2, [r7, #20]
 800548c:	6812      	ldr	r2, [r2, #0]
 800548e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005490:	430b      	orrs	r3, r1
 8005492:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800549e:	697b      	ldr	r3, [r7, #20]
 80054a0:	68da      	ldr	r2, [r3, #12]
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	430a      	orrs	r2, r1
 80054a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	699b      	ldr	r3, [r3, #24]
 80054ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80054b0:	697b      	ldr	r3, [r7, #20]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a9f      	ldr	r2, [pc, #636]	@ (8005734 <UART_SetConfig+0x2dc>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d004      	beq.n	80054c4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	6a1b      	ldr	r3, [r3, #32]
 80054be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80054c0:	4313      	orrs	r3, r2
 80054c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	689b      	ldr	r3, [r3, #8]
 80054ca:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80054ce:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80054d2:	697a      	ldr	r2, [r7, #20]
 80054d4:	6812      	ldr	r2, [r2, #0]
 80054d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80054d8:	430b      	orrs	r3, r1
 80054da:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80054dc:	697b      	ldr	r3, [r7, #20]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054e2:	f023 010f 	bic.w	r1, r3, #15
 80054e6:	697b      	ldr	r3, [r7, #20]
 80054e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	430a      	orrs	r2, r1
 80054f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a90      	ldr	r2, [pc, #576]	@ (8005738 <UART_SetConfig+0x2e0>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d125      	bne.n	8005548 <UART_SetConfig+0xf0>
 80054fc:	4b8f      	ldr	r3, [pc, #572]	@ (800573c <UART_SetConfig+0x2e4>)
 80054fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005502:	f003 0303 	and.w	r3, r3, #3
 8005506:	2b03      	cmp	r3, #3
 8005508:	d81a      	bhi.n	8005540 <UART_SetConfig+0xe8>
 800550a:	a201      	add	r2, pc, #4	@ (adr r2, 8005510 <UART_SetConfig+0xb8>)
 800550c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005510:	08005521 	.word	0x08005521
 8005514:	08005531 	.word	0x08005531
 8005518:	08005529 	.word	0x08005529
 800551c:	08005539 	.word	0x08005539
 8005520:	2301      	movs	r3, #1
 8005522:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005526:	e116      	b.n	8005756 <UART_SetConfig+0x2fe>
 8005528:	2302      	movs	r3, #2
 800552a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800552e:	e112      	b.n	8005756 <UART_SetConfig+0x2fe>
 8005530:	2304      	movs	r3, #4
 8005532:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005536:	e10e      	b.n	8005756 <UART_SetConfig+0x2fe>
 8005538:	2308      	movs	r3, #8
 800553a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800553e:	e10a      	b.n	8005756 <UART_SetConfig+0x2fe>
 8005540:	2310      	movs	r3, #16
 8005542:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005546:	e106      	b.n	8005756 <UART_SetConfig+0x2fe>
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a7c      	ldr	r2, [pc, #496]	@ (8005740 <UART_SetConfig+0x2e8>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d138      	bne.n	80055c4 <UART_SetConfig+0x16c>
 8005552:	4b7a      	ldr	r3, [pc, #488]	@ (800573c <UART_SetConfig+0x2e4>)
 8005554:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005558:	f003 030c 	and.w	r3, r3, #12
 800555c:	2b0c      	cmp	r3, #12
 800555e:	d82d      	bhi.n	80055bc <UART_SetConfig+0x164>
 8005560:	a201      	add	r2, pc, #4	@ (adr r2, 8005568 <UART_SetConfig+0x110>)
 8005562:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005566:	bf00      	nop
 8005568:	0800559d 	.word	0x0800559d
 800556c:	080055bd 	.word	0x080055bd
 8005570:	080055bd 	.word	0x080055bd
 8005574:	080055bd 	.word	0x080055bd
 8005578:	080055ad 	.word	0x080055ad
 800557c:	080055bd 	.word	0x080055bd
 8005580:	080055bd 	.word	0x080055bd
 8005584:	080055bd 	.word	0x080055bd
 8005588:	080055a5 	.word	0x080055a5
 800558c:	080055bd 	.word	0x080055bd
 8005590:	080055bd 	.word	0x080055bd
 8005594:	080055bd 	.word	0x080055bd
 8005598:	080055b5 	.word	0x080055b5
 800559c:	2300      	movs	r3, #0
 800559e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055a2:	e0d8      	b.n	8005756 <UART_SetConfig+0x2fe>
 80055a4:	2302      	movs	r3, #2
 80055a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055aa:	e0d4      	b.n	8005756 <UART_SetConfig+0x2fe>
 80055ac:	2304      	movs	r3, #4
 80055ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055b2:	e0d0      	b.n	8005756 <UART_SetConfig+0x2fe>
 80055b4:	2308      	movs	r3, #8
 80055b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055ba:	e0cc      	b.n	8005756 <UART_SetConfig+0x2fe>
 80055bc:	2310      	movs	r3, #16
 80055be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055c2:	e0c8      	b.n	8005756 <UART_SetConfig+0x2fe>
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4a5e      	ldr	r2, [pc, #376]	@ (8005744 <UART_SetConfig+0x2ec>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d125      	bne.n	800561a <UART_SetConfig+0x1c2>
 80055ce:	4b5b      	ldr	r3, [pc, #364]	@ (800573c <UART_SetConfig+0x2e4>)
 80055d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055d4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80055d8:	2b30      	cmp	r3, #48	@ 0x30
 80055da:	d016      	beq.n	800560a <UART_SetConfig+0x1b2>
 80055dc:	2b30      	cmp	r3, #48	@ 0x30
 80055de:	d818      	bhi.n	8005612 <UART_SetConfig+0x1ba>
 80055e0:	2b20      	cmp	r3, #32
 80055e2:	d00a      	beq.n	80055fa <UART_SetConfig+0x1a2>
 80055e4:	2b20      	cmp	r3, #32
 80055e6:	d814      	bhi.n	8005612 <UART_SetConfig+0x1ba>
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d002      	beq.n	80055f2 <UART_SetConfig+0x19a>
 80055ec:	2b10      	cmp	r3, #16
 80055ee:	d008      	beq.n	8005602 <UART_SetConfig+0x1aa>
 80055f0:	e00f      	b.n	8005612 <UART_SetConfig+0x1ba>
 80055f2:	2300      	movs	r3, #0
 80055f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055f8:	e0ad      	b.n	8005756 <UART_SetConfig+0x2fe>
 80055fa:	2302      	movs	r3, #2
 80055fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005600:	e0a9      	b.n	8005756 <UART_SetConfig+0x2fe>
 8005602:	2304      	movs	r3, #4
 8005604:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005608:	e0a5      	b.n	8005756 <UART_SetConfig+0x2fe>
 800560a:	2308      	movs	r3, #8
 800560c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005610:	e0a1      	b.n	8005756 <UART_SetConfig+0x2fe>
 8005612:	2310      	movs	r3, #16
 8005614:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005618:	e09d      	b.n	8005756 <UART_SetConfig+0x2fe>
 800561a:	697b      	ldr	r3, [r7, #20]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	4a4a      	ldr	r2, [pc, #296]	@ (8005748 <UART_SetConfig+0x2f0>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d125      	bne.n	8005670 <UART_SetConfig+0x218>
 8005624:	4b45      	ldr	r3, [pc, #276]	@ (800573c <UART_SetConfig+0x2e4>)
 8005626:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800562a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800562e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005630:	d016      	beq.n	8005660 <UART_SetConfig+0x208>
 8005632:	2bc0      	cmp	r3, #192	@ 0xc0
 8005634:	d818      	bhi.n	8005668 <UART_SetConfig+0x210>
 8005636:	2b80      	cmp	r3, #128	@ 0x80
 8005638:	d00a      	beq.n	8005650 <UART_SetConfig+0x1f8>
 800563a:	2b80      	cmp	r3, #128	@ 0x80
 800563c:	d814      	bhi.n	8005668 <UART_SetConfig+0x210>
 800563e:	2b00      	cmp	r3, #0
 8005640:	d002      	beq.n	8005648 <UART_SetConfig+0x1f0>
 8005642:	2b40      	cmp	r3, #64	@ 0x40
 8005644:	d008      	beq.n	8005658 <UART_SetConfig+0x200>
 8005646:	e00f      	b.n	8005668 <UART_SetConfig+0x210>
 8005648:	2300      	movs	r3, #0
 800564a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800564e:	e082      	b.n	8005756 <UART_SetConfig+0x2fe>
 8005650:	2302      	movs	r3, #2
 8005652:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005656:	e07e      	b.n	8005756 <UART_SetConfig+0x2fe>
 8005658:	2304      	movs	r3, #4
 800565a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800565e:	e07a      	b.n	8005756 <UART_SetConfig+0x2fe>
 8005660:	2308      	movs	r3, #8
 8005662:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005666:	e076      	b.n	8005756 <UART_SetConfig+0x2fe>
 8005668:	2310      	movs	r3, #16
 800566a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800566e:	e072      	b.n	8005756 <UART_SetConfig+0x2fe>
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4a35      	ldr	r2, [pc, #212]	@ (800574c <UART_SetConfig+0x2f4>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d12a      	bne.n	80056d0 <UART_SetConfig+0x278>
 800567a:	4b30      	ldr	r3, [pc, #192]	@ (800573c <UART_SetConfig+0x2e4>)
 800567c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005680:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005684:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005688:	d01a      	beq.n	80056c0 <UART_SetConfig+0x268>
 800568a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800568e:	d81b      	bhi.n	80056c8 <UART_SetConfig+0x270>
 8005690:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005694:	d00c      	beq.n	80056b0 <UART_SetConfig+0x258>
 8005696:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800569a:	d815      	bhi.n	80056c8 <UART_SetConfig+0x270>
 800569c:	2b00      	cmp	r3, #0
 800569e:	d003      	beq.n	80056a8 <UART_SetConfig+0x250>
 80056a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056a4:	d008      	beq.n	80056b8 <UART_SetConfig+0x260>
 80056a6:	e00f      	b.n	80056c8 <UART_SetConfig+0x270>
 80056a8:	2300      	movs	r3, #0
 80056aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056ae:	e052      	b.n	8005756 <UART_SetConfig+0x2fe>
 80056b0:	2302      	movs	r3, #2
 80056b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056b6:	e04e      	b.n	8005756 <UART_SetConfig+0x2fe>
 80056b8:	2304      	movs	r3, #4
 80056ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056be:	e04a      	b.n	8005756 <UART_SetConfig+0x2fe>
 80056c0:	2308      	movs	r3, #8
 80056c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056c6:	e046      	b.n	8005756 <UART_SetConfig+0x2fe>
 80056c8:	2310      	movs	r3, #16
 80056ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056ce:	e042      	b.n	8005756 <UART_SetConfig+0x2fe>
 80056d0:	697b      	ldr	r3, [r7, #20]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a17      	ldr	r2, [pc, #92]	@ (8005734 <UART_SetConfig+0x2dc>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d13a      	bne.n	8005750 <UART_SetConfig+0x2f8>
 80056da:	4b18      	ldr	r3, [pc, #96]	@ (800573c <UART_SetConfig+0x2e4>)
 80056dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056e0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80056e4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80056e8:	d01a      	beq.n	8005720 <UART_SetConfig+0x2c8>
 80056ea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80056ee:	d81b      	bhi.n	8005728 <UART_SetConfig+0x2d0>
 80056f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056f4:	d00c      	beq.n	8005710 <UART_SetConfig+0x2b8>
 80056f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056fa:	d815      	bhi.n	8005728 <UART_SetConfig+0x2d0>
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d003      	beq.n	8005708 <UART_SetConfig+0x2b0>
 8005700:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005704:	d008      	beq.n	8005718 <UART_SetConfig+0x2c0>
 8005706:	e00f      	b.n	8005728 <UART_SetConfig+0x2d0>
 8005708:	2300      	movs	r3, #0
 800570a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800570e:	e022      	b.n	8005756 <UART_SetConfig+0x2fe>
 8005710:	2302      	movs	r3, #2
 8005712:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005716:	e01e      	b.n	8005756 <UART_SetConfig+0x2fe>
 8005718:	2304      	movs	r3, #4
 800571a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800571e:	e01a      	b.n	8005756 <UART_SetConfig+0x2fe>
 8005720:	2308      	movs	r3, #8
 8005722:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005726:	e016      	b.n	8005756 <UART_SetConfig+0x2fe>
 8005728:	2310      	movs	r3, #16
 800572a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800572e:	e012      	b.n	8005756 <UART_SetConfig+0x2fe>
 8005730:	cfff69f3 	.word	0xcfff69f3
 8005734:	40008000 	.word	0x40008000
 8005738:	40013800 	.word	0x40013800
 800573c:	40021000 	.word	0x40021000
 8005740:	40004400 	.word	0x40004400
 8005744:	40004800 	.word	0x40004800
 8005748:	40004c00 	.word	0x40004c00
 800574c:	40005000 	.word	0x40005000
 8005750:	2310      	movs	r3, #16
 8005752:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4ab0      	ldr	r2, [pc, #704]	@ (8005a1c <UART_SetConfig+0x5c4>)
 800575c:	4293      	cmp	r3, r2
 800575e:	f040 809b 	bne.w	8005898 <UART_SetConfig+0x440>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005762:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005766:	2b08      	cmp	r3, #8
 8005768:	d827      	bhi.n	80057ba <UART_SetConfig+0x362>
 800576a:	a201      	add	r2, pc, #4	@ (adr r2, 8005770 <UART_SetConfig+0x318>)
 800576c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005770:	08005795 	.word	0x08005795
 8005774:	0800579d 	.word	0x0800579d
 8005778:	080057a5 	.word	0x080057a5
 800577c:	080057bb 	.word	0x080057bb
 8005780:	080057ab 	.word	0x080057ab
 8005784:	080057bb 	.word	0x080057bb
 8005788:	080057bb 	.word	0x080057bb
 800578c:	080057bb 	.word	0x080057bb
 8005790:	080057b3 	.word	0x080057b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005794:	f7fe feac 	bl	80044f0 <HAL_RCC_GetPCLK1Freq>
 8005798:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800579a:	e014      	b.n	80057c6 <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800579c:	f7fe febc 	bl	8004518 <HAL_RCC_GetPCLK2Freq>
 80057a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80057a2:	e010      	b.n	80057c6 <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80057a4:	4b9e      	ldr	r3, [pc, #632]	@ (8005a20 <UART_SetConfig+0x5c8>)
 80057a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80057a8:	e00d      	b.n	80057c6 <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80057aa:	f7fe fdf1 	bl	8004390 <HAL_RCC_GetSysClockFreq>
 80057ae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80057b0:	e009      	b.n	80057c6 <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80057b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80057b8:	e005      	b.n	80057c6 <UART_SetConfig+0x36e>
      default:
        pclk = 0U;
 80057ba:	2300      	movs	r3, #0
 80057bc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80057be:	2301      	movs	r3, #1
 80057c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80057c4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80057c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	f000 8130 	beq.w	8005a2e <UART_SetConfig+0x5d6>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057d2:	4a94      	ldr	r2, [pc, #592]	@ (8005a24 <UART_SetConfig+0x5cc>)
 80057d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80057d8:	461a      	mov	r2, r3
 80057da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80057e0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	685a      	ldr	r2, [r3, #4]
 80057e6:	4613      	mov	r3, r2
 80057e8:	005b      	lsls	r3, r3, #1
 80057ea:	4413      	add	r3, r2
 80057ec:	69ba      	ldr	r2, [r7, #24]
 80057ee:	429a      	cmp	r2, r3
 80057f0:	d305      	bcc.n	80057fe <UART_SetConfig+0x3a6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80057f8:	69ba      	ldr	r2, [r7, #24]
 80057fa:	429a      	cmp	r2, r3
 80057fc:	d903      	bls.n	8005806 <UART_SetConfig+0x3ae>
      {
        ret = HAL_ERROR;
 80057fe:	2301      	movs	r3, #1
 8005800:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005804:	e113      	b.n	8005a2e <UART_SetConfig+0x5d6>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005808:	2200      	movs	r2, #0
 800580a:	60bb      	str	r3, [r7, #8]
 800580c:	60fa      	str	r2, [r7, #12]
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005812:	4a84      	ldr	r2, [pc, #528]	@ (8005a24 <UART_SetConfig+0x5cc>)
 8005814:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005818:	b29b      	uxth	r3, r3
 800581a:	2200      	movs	r2, #0
 800581c:	603b      	str	r3, [r7, #0]
 800581e:	607a      	str	r2, [r7, #4]
 8005820:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005824:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005828:	f7fb fa12 	bl	8000c50 <__aeabi_uldivmod>
 800582c:	4602      	mov	r2, r0
 800582e:	460b      	mov	r3, r1
 8005830:	4610      	mov	r0, r2
 8005832:	4619      	mov	r1, r3
 8005834:	f04f 0200 	mov.w	r2, #0
 8005838:	f04f 0300 	mov.w	r3, #0
 800583c:	020b      	lsls	r3, r1, #8
 800583e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005842:	0202      	lsls	r2, r0, #8
 8005844:	6979      	ldr	r1, [r7, #20]
 8005846:	6849      	ldr	r1, [r1, #4]
 8005848:	0849      	lsrs	r1, r1, #1
 800584a:	2000      	movs	r0, #0
 800584c:	460c      	mov	r4, r1
 800584e:	4605      	mov	r5, r0
 8005850:	eb12 0804 	adds.w	r8, r2, r4
 8005854:	eb43 0905 	adc.w	r9, r3, r5
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	2200      	movs	r2, #0
 800585e:	469a      	mov	sl, r3
 8005860:	4693      	mov	fp, r2
 8005862:	4652      	mov	r2, sl
 8005864:	465b      	mov	r3, fp
 8005866:	4640      	mov	r0, r8
 8005868:	4649      	mov	r1, r9
 800586a:	f7fb f9f1 	bl	8000c50 <__aeabi_uldivmod>
 800586e:	4602      	mov	r2, r0
 8005870:	460b      	mov	r3, r1
 8005872:	4613      	mov	r3, r2
 8005874:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005876:	6a3b      	ldr	r3, [r7, #32]
 8005878:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800587c:	d308      	bcc.n	8005890 <UART_SetConfig+0x438>
 800587e:	6a3b      	ldr	r3, [r7, #32]
 8005880:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005884:	d204      	bcs.n	8005890 <UART_SetConfig+0x438>
        {
          huart->Instance->BRR = usartdiv;
 8005886:	697b      	ldr	r3, [r7, #20]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	6a3a      	ldr	r2, [r7, #32]
 800588c:	60da      	str	r2, [r3, #12]
 800588e:	e0ce      	b.n	8005a2e <UART_SetConfig+0x5d6>
        }
        else
        {
          ret = HAL_ERROR;
 8005890:	2301      	movs	r3, #1
 8005892:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005896:	e0ca      	b.n	8005a2e <UART_SetConfig+0x5d6>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	69db      	ldr	r3, [r3, #28]
 800589c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80058a0:	d166      	bne.n	8005970 <UART_SetConfig+0x518>
  {
    switch (clocksource)
 80058a2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80058a6:	2b08      	cmp	r3, #8
 80058a8:	d827      	bhi.n	80058fa <UART_SetConfig+0x4a2>
 80058aa:	a201      	add	r2, pc, #4	@ (adr r2, 80058b0 <UART_SetConfig+0x458>)
 80058ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058b0:	080058d5 	.word	0x080058d5
 80058b4:	080058dd 	.word	0x080058dd
 80058b8:	080058e5 	.word	0x080058e5
 80058bc:	080058fb 	.word	0x080058fb
 80058c0:	080058eb 	.word	0x080058eb
 80058c4:	080058fb 	.word	0x080058fb
 80058c8:	080058fb 	.word	0x080058fb
 80058cc:	080058fb 	.word	0x080058fb
 80058d0:	080058f3 	.word	0x080058f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058d4:	f7fe fe0c 	bl	80044f0 <HAL_RCC_GetPCLK1Freq>
 80058d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80058da:	e014      	b.n	8005906 <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80058dc:	f7fe fe1c 	bl	8004518 <HAL_RCC_GetPCLK2Freq>
 80058e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80058e2:	e010      	b.n	8005906 <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80058e4:	4b4e      	ldr	r3, [pc, #312]	@ (8005a20 <UART_SetConfig+0x5c8>)
 80058e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80058e8:	e00d      	b.n	8005906 <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80058ea:	f7fe fd51 	bl	8004390 <HAL_RCC_GetSysClockFreq>
 80058ee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80058f0:	e009      	b.n	8005906 <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80058f8:	e005      	b.n	8005906 <UART_SetConfig+0x4ae>
      default:
        pclk = 0U;
 80058fa:	2300      	movs	r3, #0
 80058fc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80058fe:	2301      	movs	r3, #1
 8005900:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005904:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005908:	2b00      	cmp	r3, #0
 800590a:	f000 8090 	beq.w	8005a2e <UART_SetConfig+0x5d6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005912:	4a44      	ldr	r2, [pc, #272]	@ (8005a24 <UART_SetConfig+0x5cc>)
 8005914:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005918:	461a      	mov	r2, r3
 800591a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800591c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005920:	005a      	lsls	r2, r3, #1
 8005922:	697b      	ldr	r3, [r7, #20]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	085b      	lsrs	r3, r3, #1
 8005928:	441a      	add	r2, r3
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005932:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005934:	6a3b      	ldr	r3, [r7, #32]
 8005936:	2b0f      	cmp	r3, #15
 8005938:	d916      	bls.n	8005968 <UART_SetConfig+0x510>
 800593a:	6a3b      	ldr	r3, [r7, #32]
 800593c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005940:	d212      	bcs.n	8005968 <UART_SetConfig+0x510>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005942:	6a3b      	ldr	r3, [r7, #32]
 8005944:	b29b      	uxth	r3, r3
 8005946:	f023 030f 	bic.w	r3, r3, #15
 800594a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800594c:	6a3b      	ldr	r3, [r7, #32]
 800594e:	085b      	lsrs	r3, r3, #1
 8005950:	b29b      	uxth	r3, r3
 8005952:	f003 0307 	and.w	r3, r3, #7
 8005956:	b29a      	uxth	r2, r3
 8005958:	8bfb      	ldrh	r3, [r7, #30]
 800595a:	4313      	orrs	r3, r2
 800595c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	8bfa      	ldrh	r2, [r7, #30]
 8005964:	60da      	str	r2, [r3, #12]
 8005966:	e062      	b.n	8005a2e <UART_SetConfig+0x5d6>
      }
      else
      {
        ret = HAL_ERROR;
 8005968:	2301      	movs	r3, #1
 800596a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800596e:	e05e      	b.n	8005a2e <UART_SetConfig+0x5d6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005970:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005974:	2b08      	cmp	r3, #8
 8005976:	d828      	bhi.n	80059ca <UART_SetConfig+0x572>
 8005978:	a201      	add	r2, pc, #4	@ (adr r2, 8005980 <UART_SetConfig+0x528>)
 800597a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800597e:	bf00      	nop
 8005980:	080059a5 	.word	0x080059a5
 8005984:	080059ad 	.word	0x080059ad
 8005988:	080059b5 	.word	0x080059b5
 800598c:	080059cb 	.word	0x080059cb
 8005990:	080059bb 	.word	0x080059bb
 8005994:	080059cb 	.word	0x080059cb
 8005998:	080059cb 	.word	0x080059cb
 800599c:	080059cb 	.word	0x080059cb
 80059a0:	080059c3 	.word	0x080059c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80059a4:	f7fe fda4 	bl	80044f0 <HAL_RCC_GetPCLK1Freq>
 80059a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80059aa:	e014      	b.n	80059d6 <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80059ac:	f7fe fdb4 	bl	8004518 <HAL_RCC_GetPCLK2Freq>
 80059b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80059b2:	e010      	b.n	80059d6 <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80059b4:	4b1a      	ldr	r3, [pc, #104]	@ (8005a20 <UART_SetConfig+0x5c8>)
 80059b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80059b8:	e00d      	b.n	80059d6 <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80059ba:	f7fe fce9 	bl	8004390 <HAL_RCC_GetSysClockFreq>
 80059be:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80059c0:	e009      	b.n	80059d6 <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80059c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80059c6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80059c8:	e005      	b.n	80059d6 <UART_SetConfig+0x57e>
      default:
        pclk = 0U;
 80059ca:	2300      	movs	r3, #0
 80059cc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80059ce:	2301      	movs	r3, #1
 80059d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80059d4:	bf00      	nop
    }

    if (pclk != 0U)
 80059d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d028      	beq.n	8005a2e <UART_SetConfig+0x5d6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059e0:	4a10      	ldr	r2, [pc, #64]	@ (8005a24 <UART_SetConfig+0x5cc>)
 80059e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80059e6:	461a      	mov	r2, r3
 80059e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ea:	fbb3 f2f2 	udiv	r2, r3, r2
 80059ee:	697b      	ldr	r3, [r7, #20]
 80059f0:	685b      	ldr	r3, [r3, #4]
 80059f2:	085b      	lsrs	r3, r3, #1
 80059f4:	441a      	add	r2, r3
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80059fe:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a00:	6a3b      	ldr	r3, [r7, #32]
 8005a02:	2b0f      	cmp	r3, #15
 8005a04:	d910      	bls.n	8005a28 <UART_SetConfig+0x5d0>
 8005a06:	6a3b      	ldr	r3, [r7, #32]
 8005a08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a0c:	d20c      	bcs.n	8005a28 <UART_SetConfig+0x5d0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005a0e:	6a3b      	ldr	r3, [r7, #32]
 8005a10:	b29a      	uxth	r2, r3
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	60da      	str	r2, [r3, #12]
 8005a18:	e009      	b.n	8005a2e <UART_SetConfig+0x5d6>
 8005a1a:	bf00      	nop
 8005a1c:	40008000 	.word	0x40008000
 8005a20:	00f42400 	.word	0x00f42400
 8005a24:	0800a828 	.word	0x0800a828
      }
      else
      {
        ret = HAL_ERROR;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	2201      	movs	r2, #1
 8005a32:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	2201      	movs	r2, #1
 8005a3a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005a3e:	697b      	ldr	r3, [r7, #20]
 8005a40:	2200      	movs	r2, #0
 8005a42:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005a44:	697b      	ldr	r3, [r7, #20]
 8005a46:	2200      	movs	r2, #0
 8005a48:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005a4a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	3730      	adds	r7, #48	@ 0x30
 8005a52:	46bd      	mov	sp, r7
 8005a54:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005a58 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b083      	sub	sp, #12
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a64:	f003 0308 	and.w	r3, r3, #8
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d00a      	beq.n	8005a82 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	430a      	orrs	r2, r1
 8005a80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a86:	f003 0301 	and.w	r3, r3, #1
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d00a      	beq.n	8005aa4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	430a      	orrs	r2, r1
 8005aa2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aa8:	f003 0302 	and.w	r3, r3, #2
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d00a      	beq.n	8005ac6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	430a      	orrs	r2, r1
 8005ac4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aca:	f003 0304 	and.w	r3, r3, #4
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d00a      	beq.n	8005ae8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	430a      	orrs	r2, r1
 8005ae6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aec:	f003 0310 	and.w	r3, r3, #16
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d00a      	beq.n	8005b0a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	689b      	ldr	r3, [r3, #8]
 8005afa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	430a      	orrs	r2, r1
 8005b08:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b0e:	f003 0320 	and.w	r3, r3, #32
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d00a      	beq.n	8005b2c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	689b      	ldr	r3, [r3, #8]
 8005b1c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	430a      	orrs	r2, r1
 8005b2a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d01a      	beq.n	8005b6e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	430a      	orrs	r2, r1
 8005b4c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b56:	d10a      	bne.n	8005b6e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	430a      	orrs	r2, r1
 8005b6c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d00a      	beq.n	8005b90 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	430a      	orrs	r2, r1
 8005b8e:	605a      	str	r2, [r3, #4]
  }
}
 8005b90:	bf00      	nop
 8005b92:	370c      	adds	r7, #12
 8005b94:	46bd      	mov	sp, r7
 8005b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9a:	4770      	bx	lr

08005b9c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b098      	sub	sp, #96	@ 0x60
 8005ba0:	af02      	add	r7, sp, #8
 8005ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005bac:	f7fb ff72 	bl	8001a94 <HAL_GetTick>
 8005bb0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f003 0308 	and.w	r3, r3, #8
 8005bbc:	2b08      	cmp	r3, #8
 8005bbe:	d12f      	bne.n	8005c20 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005bc0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005bc4:	9300      	str	r3, [sp, #0]
 8005bc6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005bc8:	2200      	movs	r2, #0
 8005bca:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005bce:	6878      	ldr	r0, [r7, #4]
 8005bd0:	f000 f88e 	bl	8005cf0 <UART_WaitOnFlagUntilTimeout>
 8005bd4:	4603      	mov	r3, r0
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d022      	beq.n	8005c20 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005be2:	e853 3f00 	ldrex	r3, [r3]
 8005be6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005be8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005bee:	653b      	str	r3, [r7, #80]	@ 0x50
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	461a      	mov	r2, r3
 8005bf6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005bf8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005bfa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bfc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005bfe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c00:	e841 2300 	strex	r3, r2, [r1]
 8005c04:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005c06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d1e6      	bne.n	8005bda <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2220      	movs	r2, #32
 8005c10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2200      	movs	r2, #0
 8005c18:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c1c:	2303      	movs	r3, #3
 8005c1e:	e063      	b.n	8005ce8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f003 0304 	and.w	r3, r3, #4
 8005c2a:	2b04      	cmp	r3, #4
 8005c2c:	d149      	bne.n	8005cc2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c2e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005c32:	9300      	str	r3, [sp, #0]
 8005c34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c36:	2200      	movs	r2, #0
 8005c38:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005c3c:	6878      	ldr	r0, [r7, #4]
 8005c3e:	f000 f857 	bl	8005cf0 <UART_WaitOnFlagUntilTimeout>
 8005c42:	4603      	mov	r3, r0
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d03c      	beq.n	8005cc2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c50:	e853 3f00 	ldrex	r3, [r3]
 8005c54:	623b      	str	r3, [r7, #32]
   return(result);
 8005c56:	6a3b      	ldr	r3, [r7, #32]
 8005c58:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	461a      	mov	r2, r3
 8005c64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c66:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c68:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c6a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005c6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c6e:	e841 2300 	strex	r3, r2, [r1]
 8005c72:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d1e6      	bne.n	8005c48 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	3308      	adds	r3, #8
 8005c80:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c82:	693b      	ldr	r3, [r7, #16]
 8005c84:	e853 3f00 	ldrex	r3, [r3]
 8005c88:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	f023 0301 	bic.w	r3, r3, #1
 8005c90:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	3308      	adds	r3, #8
 8005c98:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c9a:	61fa      	str	r2, [r7, #28]
 8005c9c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c9e:	69b9      	ldr	r1, [r7, #24]
 8005ca0:	69fa      	ldr	r2, [r7, #28]
 8005ca2:	e841 2300 	strex	r3, r2, [r1]
 8005ca6:	617b      	str	r3, [r7, #20]
   return(result);
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d1e5      	bne.n	8005c7a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2220      	movs	r2, #32
 8005cb2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005cbe:	2303      	movs	r3, #3
 8005cc0:	e012      	b.n	8005ce8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2220      	movs	r2, #32
 8005cc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2220      	movs	r2, #32
 8005cce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005ce6:	2300      	movs	r3, #0
}
 8005ce8:	4618      	mov	r0, r3
 8005cea:	3758      	adds	r7, #88	@ 0x58
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}

08005cf0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b084      	sub	sp, #16
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	60f8      	str	r0, [r7, #12]
 8005cf8:	60b9      	str	r1, [r7, #8]
 8005cfa:	603b      	str	r3, [r7, #0]
 8005cfc:	4613      	mov	r3, r2
 8005cfe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d00:	e04f      	b.n	8005da2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d02:	69bb      	ldr	r3, [r7, #24]
 8005d04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d08:	d04b      	beq.n	8005da2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d0a:	f7fb fec3 	bl	8001a94 <HAL_GetTick>
 8005d0e:	4602      	mov	r2, r0
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	1ad3      	subs	r3, r2, r3
 8005d14:	69ba      	ldr	r2, [r7, #24]
 8005d16:	429a      	cmp	r2, r3
 8005d18:	d302      	bcc.n	8005d20 <UART_WaitOnFlagUntilTimeout+0x30>
 8005d1a:	69bb      	ldr	r3, [r7, #24]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d101      	bne.n	8005d24 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005d20:	2303      	movs	r3, #3
 8005d22:	e04e      	b.n	8005dc2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f003 0304 	and.w	r3, r3, #4
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d037      	beq.n	8005da2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	2b80      	cmp	r3, #128	@ 0x80
 8005d36:	d034      	beq.n	8005da2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005d38:	68bb      	ldr	r3, [r7, #8]
 8005d3a:	2b40      	cmp	r3, #64	@ 0x40
 8005d3c:	d031      	beq.n	8005da2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	69db      	ldr	r3, [r3, #28]
 8005d44:	f003 0308 	and.w	r3, r3, #8
 8005d48:	2b08      	cmp	r3, #8
 8005d4a:	d110      	bne.n	8005d6e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	2208      	movs	r2, #8
 8005d52:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005d54:	68f8      	ldr	r0, [r7, #12]
 8005d56:	f000 f838 	bl	8005dca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2208      	movs	r2, #8
 8005d5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	2200      	movs	r2, #0
 8005d66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	e029      	b.n	8005dc2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	69db      	ldr	r3, [r3, #28]
 8005d74:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d7c:	d111      	bne.n	8005da2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005d86:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005d88:	68f8      	ldr	r0, [r7, #12]
 8005d8a:	f000 f81e 	bl	8005dca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	2220      	movs	r2, #32
 8005d92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005d9e:	2303      	movs	r3, #3
 8005da0:	e00f      	b.n	8005dc2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	69da      	ldr	r2, [r3, #28]
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	4013      	ands	r3, r2
 8005dac:	68ba      	ldr	r2, [r7, #8]
 8005dae:	429a      	cmp	r2, r3
 8005db0:	bf0c      	ite	eq
 8005db2:	2301      	moveq	r3, #1
 8005db4:	2300      	movne	r3, #0
 8005db6:	b2db      	uxtb	r3, r3
 8005db8:	461a      	mov	r2, r3
 8005dba:	79fb      	ldrb	r3, [r7, #7]
 8005dbc:	429a      	cmp	r2, r3
 8005dbe:	d0a0      	beq.n	8005d02 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005dc0:	2300      	movs	r3, #0
}
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	3710      	adds	r7, #16
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bd80      	pop	{r7, pc}

08005dca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005dca:	b480      	push	{r7}
 8005dcc:	b095      	sub	sp, #84	@ 0x54
 8005dce:	af00      	add	r7, sp, #0
 8005dd0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dda:	e853 3f00 	ldrex	r3, [r3]
 8005dde:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005de0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005de2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005de6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	461a      	mov	r2, r3
 8005dee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005df0:	643b      	str	r3, [r7, #64]	@ 0x40
 8005df2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005df4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005df6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005df8:	e841 2300 	strex	r3, r2, [r1]
 8005dfc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005dfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d1e6      	bne.n	8005dd2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	3308      	adds	r3, #8
 8005e0a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e0c:	6a3b      	ldr	r3, [r7, #32]
 8005e0e:	e853 3f00 	ldrex	r3, [r3]
 8005e12:	61fb      	str	r3, [r7, #28]
   return(result);
 8005e14:	69fb      	ldr	r3, [r7, #28]
 8005e16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e1a:	f023 0301 	bic.w	r3, r3, #1
 8005e1e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	3308      	adds	r3, #8
 8005e26:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005e28:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e30:	e841 2300 	strex	r3, r2, [r1]
 8005e34:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d1e3      	bne.n	8005e04 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e40:	2b01      	cmp	r3, #1
 8005e42:	d118      	bne.n	8005e76 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	e853 3f00 	ldrex	r3, [r3]
 8005e50:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	f023 0310 	bic.w	r3, r3, #16
 8005e58:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	461a      	mov	r2, r3
 8005e60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e62:	61bb      	str	r3, [r7, #24]
 8005e64:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e66:	6979      	ldr	r1, [r7, #20]
 8005e68:	69ba      	ldr	r2, [r7, #24]
 8005e6a:	e841 2300 	strex	r3, r2, [r1]
 8005e6e:	613b      	str	r3, [r7, #16]
   return(result);
 8005e70:	693b      	ldr	r3, [r7, #16]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d1e6      	bne.n	8005e44 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2220      	movs	r2, #32
 8005e7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2200      	movs	r2, #0
 8005e82:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2200      	movs	r2, #0
 8005e88:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005e8a:	bf00      	nop
 8005e8c:	3754      	adds	r7, #84	@ 0x54
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e94:	4770      	bx	lr

08005e96 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005e96:	b480      	push	{r7}
 8005e98:	b085      	sub	sp, #20
 8005e9a:	af00      	add	r7, sp, #0
 8005e9c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	d101      	bne.n	8005eac <HAL_UARTEx_DisableFifoMode+0x16>
 8005ea8:	2302      	movs	r3, #2
 8005eaa:	e027      	b.n	8005efc <HAL_UARTEx_DisableFifoMode+0x66>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2224      	movs	r2, #36	@ 0x24
 8005eb8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f022 0201 	bic.w	r2, r2, #1
 8005ed2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005eda:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	68fa      	ldr	r2, [r7, #12]
 8005ee8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2220      	movs	r2, #32
 8005eee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005efa:	2300      	movs	r3, #0
}
 8005efc:	4618      	mov	r0, r3
 8005efe:	3714      	adds	r7, #20
 8005f00:	46bd      	mov	sp, r7
 8005f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f06:	4770      	bx	lr

08005f08 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b084      	sub	sp, #16
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
 8005f10:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005f18:	2b01      	cmp	r3, #1
 8005f1a:	d101      	bne.n	8005f20 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005f1c:	2302      	movs	r3, #2
 8005f1e:	e02d      	b.n	8005f7c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2201      	movs	r2, #1
 8005f24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2224      	movs	r2, #36	@ 0x24
 8005f2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	681a      	ldr	r2, [r3, #0]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f022 0201 	bic.w	r2, r2, #1
 8005f46:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	689b      	ldr	r3, [r3, #8]
 8005f4e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	683a      	ldr	r2, [r7, #0]
 8005f58:	430a      	orrs	r2, r1
 8005f5a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005f5c:	6878      	ldr	r0, [r7, #4]
 8005f5e:	f000 f84f 	bl	8006000 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	68fa      	ldr	r2, [r7, #12]
 8005f68:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2220      	movs	r2, #32
 8005f6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2200      	movs	r2, #0
 8005f76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005f7a:	2300      	movs	r3, #0
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	3710      	adds	r7, #16
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}

08005f84 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b084      	sub	sp, #16
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
 8005f8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d101      	bne.n	8005f9c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005f98:	2302      	movs	r3, #2
 8005f9a:	e02d      	b.n	8005ff8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2224      	movs	r2, #36	@ 0x24
 8005fa8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	681a      	ldr	r2, [r3, #0]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f022 0201 	bic.w	r2, r2, #1
 8005fc2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	683a      	ldr	r2, [r7, #0]
 8005fd4:	430a      	orrs	r2, r1
 8005fd6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005fd8:	6878      	ldr	r0, [r7, #4]
 8005fda:	f000 f811 	bl	8006000 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	68fa      	ldr	r2, [r7, #12]
 8005fe4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2220      	movs	r2, #32
 8005fea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005ff6:	2300      	movs	r3, #0
}
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	3710      	adds	r7, #16
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bd80      	pop	{r7, pc}

08006000 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006000:	b480      	push	{r7}
 8006002:	b085      	sub	sp, #20
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800600c:	2b00      	cmp	r3, #0
 800600e:	d108      	bne.n	8006022 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2201      	movs	r2, #1
 8006014:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2201      	movs	r2, #1
 800601c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006020:	e031      	b.n	8006086 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006022:	2308      	movs	r3, #8
 8006024:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006026:	2308      	movs	r3, #8
 8006028:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	689b      	ldr	r3, [r3, #8]
 8006030:	0e5b      	lsrs	r3, r3, #25
 8006032:	b2db      	uxtb	r3, r3
 8006034:	f003 0307 	and.w	r3, r3, #7
 8006038:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	689b      	ldr	r3, [r3, #8]
 8006040:	0f5b      	lsrs	r3, r3, #29
 8006042:	b2db      	uxtb	r3, r3
 8006044:	f003 0307 	and.w	r3, r3, #7
 8006048:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800604a:	7bbb      	ldrb	r3, [r7, #14]
 800604c:	7b3a      	ldrb	r2, [r7, #12]
 800604e:	4911      	ldr	r1, [pc, #68]	@ (8006094 <UARTEx_SetNbDataToProcess+0x94>)
 8006050:	5c8a      	ldrb	r2, [r1, r2]
 8006052:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006056:	7b3a      	ldrb	r2, [r7, #12]
 8006058:	490f      	ldr	r1, [pc, #60]	@ (8006098 <UARTEx_SetNbDataToProcess+0x98>)
 800605a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800605c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006060:	b29a      	uxth	r2, r3
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006068:	7bfb      	ldrb	r3, [r7, #15]
 800606a:	7b7a      	ldrb	r2, [r7, #13]
 800606c:	4909      	ldr	r1, [pc, #36]	@ (8006094 <UARTEx_SetNbDataToProcess+0x94>)
 800606e:	5c8a      	ldrb	r2, [r1, r2]
 8006070:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006074:	7b7a      	ldrb	r2, [r7, #13]
 8006076:	4908      	ldr	r1, [pc, #32]	@ (8006098 <UARTEx_SetNbDataToProcess+0x98>)
 8006078:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800607a:	fb93 f3f2 	sdiv	r3, r3, r2
 800607e:	b29a      	uxth	r2, r3
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006086:	bf00      	nop
 8006088:	3714      	adds	r7, #20
 800608a:	46bd      	mov	sp, r7
 800608c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006090:	4770      	bx	lr
 8006092:	bf00      	nop
 8006094:	0800a840 	.word	0x0800a840
 8006098:	0800a848 	.word	0x0800a848

0800609c <__cvt>:
 800609c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80060a0:	ec57 6b10 	vmov	r6, r7, d0
 80060a4:	2f00      	cmp	r7, #0
 80060a6:	460c      	mov	r4, r1
 80060a8:	4619      	mov	r1, r3
 80060aa:	463b      	mov	r3, r7
 80060ac:	bfb4      	ite	lt
 80060ae:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80060b2:	2300      	movge	r3, #0
 80060b4:	4691      	mov	r9, r2
 80060b6:	bfbf      	itttt	lt
 80060b8:	4632      	movlt	r2, r6
 80060ba:	461f      	movlt	r7, r3
 80060bc:	232d      	movlt	r3, #45	@ 0x2d
 80060be:	4616      	movlt	r6, r2
 80060c0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80060c4:	700b      	strb	r3, [r1, #0]
 80060c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80060c8:	f023 0820 	bic.w	r8, r3, #32
 80060cc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80060d0:	d005      	beq.n	80060de <__cvt+0x42>
 80060d2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80060d6:	d100      	bne.n	80060da <__cvt+0x3e>
 80060d8:	3401      	adds	r4, #1
 80060da:	2102      	movs	r1, #2
 80060dc:	e000      	b.n	80060e0 <__cvt+0x44>
 80060de:	2103      	movs	r1, #3
 80060e0:	ab03      	add	r3, sp, #12
 80060e2:	4622      	mov	r2, r4
 80060e4:	9301      	str	r3, [sp, #4]
 80060e6:	ab02      	add	r3, sp, #8
 80060e8:	ec47 6b10 	vmov	d0, r6, r7
 80060ec:	9300      	str	r3, [sp, #0]
 80060ee:	4653      	mov	r3, sl
 80060f0:	f001 f886 	bl	8007200 <_dtoa_r>
 80060f4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80060f8:	4605      	mov	r5, r0
 80060fa:	d119      	bne.n	8006130 <__cvt+0x94>
 80060fc:	f019 0f01 	tst.w	r9, #1
 8006100:	d00e      	beq.n	8006120 <__cvt+0x84>
 8006102:	eb00 0904 	add.w	r9, r0, r4
 8006106:	2200      	movs	r2, #0
 8006108:	2300      	movs	r3, #0
 800610a:	4630      	mov	r0, r6
 800610c:	4639      	mov	r1, r7
 800610e:	f7fa fcbf 	bl	8000a90 <__aeabi_dcmpeq>
 8006112:	b108      	cbz	r0, 8006118 <__cvt+0x7c>
 8006114:	f8cd 900c 	str.w	r9, [sp, #12]
 8006118:	2230      	movs	r2, #48	@ 0x30
 800611a:	9b03      	ldr	r3, [sp, #12]
 800611c:	454b      	cmp	r3, r9
 800611e:	d31e      	bcc.n	800615e <__cvt+0xc2>
 8006120:	9b03      	ldr	r3, [sp, #12]
 8006122:	4628      	mov	r0, r5
 8006124:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006126:	1b5b      	subs	r3, r3, r5
 8006128:	6013      	str	r3, [r2, #0]
 800612a:	b004      	add	sp, #16
 800612c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006130:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006134:	eb00 0904 	add.w	r9, r0, r4
 8006138:	d1e5      	bne.n	8006106 <__cvt+0x6a>
 800613a:	7803      	ldrb	r3, [r0, #0]
 800613c:	2b30      	cmp	r3, #48	@ 0x30
 800613e:	d10a      	bne.n	8006156 <__cvt+0xba>
 8006140:	2200      	movs	r2, #0
 8006142:	2300      	movs	r3, #0
 8006144:	4630      	mov	r0, r6
 8006146:	4639      	mov	r1, r7
 8006148:	f7fa fca2 	bl	8000a90 <__aeabi_dcmpeq>
 800614c:	b918      	cbnz	r0, 8006156 <__cvt+0xba>
 800614e:	f1c4 0401 	rsb	r4, r4, #1
 8006152:	f8ca 4000 	str.w	r4, [sl]
 8006156:	f8da 3000 	ldr.w	r3, [sl]
 800615a:	4499      	add	r9, r3
 800615c:	e7d3      	b.n	8006106 <__cvt+0x6a>
 800615e:	1c59      	adds	r1, r3, #1
 8006160:	9103      	str	r1, [sp, #12]
 8006162:	701a      	strb	r2, [r3, #0]
 8006164:	e7d9      	b.n	800611a <__cvt+0x7e>

08006166 <__exponent>:
 8006166:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006168:	2900      	cmp	r1, #0
 800616a:	7002      	strb	r2, [r0, #0]
 800616c:	bfba      	itte	lt
 800616e:	4249      	neglt	r1, r1
 8006170:	232d      	movlt	r3, #45	@ 0x2d
 8006172:	232b      	movge	r3, #43	@ 0x2b
 8006174:	2909      	cmp	r1, #9
 8006176:	7043      	strb	r3, [r0, #1]
 8006178:	dd28      	ble.n	80061cc <__exponent+0x66>
 800617a:	f10d 0307 	add.w	r3, sp, #7
 800617e:	270a      	movs	r7, #10
 8006180:	461d      	mov	r5, r3
 8006182:	461a      	mov	r2, r3
 8006184:	3b01      	subs	r3, #1
 8006186:	fbb1 f6f7 	udiv	r6, r1, r7
 800618a:	fb07 1416 	mls	r4, r7, r6, r1
 800618e:	3430      	adds	r4, #48	@ 0x30
 8006190:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006194:	460c      	mov	r4, r1
 8006196:	4631      	mov	r1, r6
 8006198:	2c63      	cmp	r4, #99	@ 0x63
 800619a:	dcf2      	bgt.n	8006182 <__exponent+0x1c>
 800619c:	3130      	adds	r1, #48	@ 0x30
 800619e:	1e94      	subs	r4, r2, #2
 80061a0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80061a4:	1c41      	adds	r1, r0, #1
 80061a6:	4623      	mov	r3, r4
 80061a8:	42ab      	cmp	r3, r5
 80061aa:	d30a      	bcc.n	80061c2 <__exponent+0x5c>
 80061ac:	f10d 0309 	add.w	r3, sp, #9
 80061b0:	1a9b      	subs	r3, r3, r2
 80061b2:	42ac      	cmp	r4, r5
 80061b4:	bf88      	it	hi
 80061b6:	2300      	movhi	r3, #0
 80061b8:	3302      	adds	r3, #2
 80061ba:	4403      	add	r3, r0
 80061bc:	1a18      	subs	r0, r3, r0
 80061be:	b003      	add	sp, #12
 80061c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061c2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80061c6:	f801 6f01 	strb.w	r6, [r1, #1]!
 80061ca:	e7ed      	b.n	80061a8 <__exponent+0x42>
 80061cc:	2330      	movs	r3, #48	@ 0x30
 80061ce:	3130      	adds	r1, #48	@ 0x30
 80061d0:	7083      	strb	r3, [r0, #2]
 80061d2:	1d03      	adds	r3, r0, #4
 80061d4:	70c1      	strb	r1, [r0, #3]
 80061d6:	e7f1      	b.n	80061bc <__exponent+0x56>

080061d8 <_printf_float>:
 80061d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061dc:	b08d      	sub	sp, #52	@ 0x34
 80061de:	460c      	mov	r4, r1
 80061e0:	4616      	mov	r6, r2
 80061e2:	461f      	mov	r7, r3
 80061e4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80061e8:	4605      	mov	r5, r0
 80061ea:	f000 feed 	bl	8006fc8 <_localeconv_r>
 80061ee:	6803      	ldr	r3, [r0, #0]
 80061f0:	4618      	mov	r0, r3
 80061f2:	9304      	str	r3, [sp, #16]
 80061f4:	f7fa f820 	bl	8000238 <strlen>
 80061f8:	2300      	movs	r3, #0
 80061fa:	9005      	str	r0, [sp, #20]
 80061fc:	930a      	str	r3, [sp, #40]	@ 0x28
 80061fe:	f8d8 3000 	ldr.w	r3, [r8]
 8006202:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006206:	3307      	adds	r3, #7
 8006208:	f8d4 b000 	ldr.w	fp, [r4]
 800620c:	f023 0307 	bic.w	r3, r3, #7
 8006210:	f103 0208 	add.w	r2, r3, #8
 8006214:	f8c8 2000 	str.w	r2, [r8]
 8006218:	f04f 32ff 	mov.w	r2, #4294967295
 800621c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006220:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006224:	f8cd 8018 	str.w	r8, [sp, #24]
 8006228:	9307      	str	r3, [sp, #28]
 800622a:	4b9d      	ldr	r3, [pc, #628]	@ (80064a0 <_printf_float+0x2c8>)
 800622c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006230:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006234:	f7fa fc5e 	bl	8000af4 <__aeabi_dcmpun>
 8006238:	bb70      	cbnz	r0, 8006298 <_printf_float+0xc0>
 800623a:	f04f 32ff 	mov.w	r2, #4294967295
 800623e:	4b98      	ldr	r3, [pc, #608]	@ (80064a0 <_printf_float+0x2c8>)
 8006240:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006244:	f7fa fc38 	bl	8000ab8 <__aeabi_dcmple>
 8006248:	bb30      	cbnz	r0, 8006298 <_printf_float+0xc0>
 800624a:	2200      	movs	r2, #0
 800624c:	2300      	movs	r3, #0
 800624e:	4640      	mov	r0, r8
 8006250:	4649      	mov	r1, r9
 8006252:	f7fa fc27 	bl	8000aa4 <__aeabi_dcmplt>
 8006256:	b110      	cbz	r0, 800625e <_printf_float+0x86>
 8006258:	232d      	movs	r3, #45	@ 0x2d
 800625a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800625e:	4a91      	ldr	r2, [pc, #580]	@ (80064a4 <_printf_float+0x2cc>)
 8006260:	4b91      	ldr	r3, [pc, #580]	@ (80064a8 <_printf_float+0x2d0>)
 8006262:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006266:	bf8c      	ite	hi
 8006268:	4690      	movhi	r8, r2
 800626a:	4698      	movls	r8, r3
 800626c:	2303      	movs	r3, #3
 800626e:	f04f 0900 	mov.w	r9, #0
 8006272:	6123      	str	r3, [r4, #16]
 8006274:	f02b 0304 	bic.w	r3, fp, #4
 8006278:	6023      	str	r3, [r4, #0]
 800627a:	4633      	mov	r3, r6
 800627c:	aa0b      	add	r2, sp, #44	@ 0x2c
 800627e:	4621      	mov	r1, r4
 8006280:	4628      	mov	r0, r5
 8006282:	9700      	str	r7, [sp, #0]
 8006284:	f000 f9d2 	bl	800662c <_printf_common>
 8006288:	3001      	adds	r0, #1
 800628a:	f040 808d 	bne.w	80063a8 <_printf_float+0x1d0>
 800628e:	f04f 30ff 	mov.w	r0, #4294967295
 8006292:	b00d      	add	sp, #52	@ 0x34
 8006294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006298:	4642      	mov	r2, r8
 800629a:	464b      	mov	r3, r9
 800629c:	4640      	mov	r0, r8
 800629e:	4649      	mov	r1, r9
 80062a0:	f7fa fc28 	bl	8000af4 <__aeabi_dcmpun>
 80062a4:	b140      	cbz	r0, 80062b8 <_printf_float+0xe0>
 80062a6:	464b      	mov	r3, r9
 80062a8:	4a80      	ldr	r2, [pc, #512]	@ (80064ac <_printf_float+0x2d4>)
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	bfbc      	itt	lt
 80062ae:	232d      	movlt	r3, #45	@ 0x2d
 80062b0:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80062b4:	4b7e      	ldr	r3, [pc, #504]	@ (80064b0 <_printf_float+0x2d8>)
 80062b6:	e7d4      	b.n	8006262 <_printf_float+0x8a>
 80062b8:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80062bc:	6863      	ldr	r3, [r4, #4]
 80062be:	9206      	str	r2, [sp, #24]
 80062c0:	1c5a      	adds	r2, r3, #1
 80062c2:	d13b      	bne.n	800633c <_printf_float+0x164>
 80062c4:	2306      	movs	r3, #6
 80062c6:	6063      	str	r3, [r4, #4]
 80062c8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80062cc:	2300      	movs	r3, #0
 80062ce:	4628      	mov	r0, r5
 80062d0:	6022      	str	r2, [r4, #0]
 80062d2:	9303      	str	r3, [sp, #12]
 80062d4:	ab0a      	add	r3, sp, #40	@ 0x28
 80062d6:	e9cd a301 	strd	sl, r3, [sp, #4]
 80062da:	ab09      	add	r3, sp, #36	@ 0x24
 80062dc:	ec49 8b10 	vmov	d0, r8, r9
 80062e0:	9300      	str	r3, [sp, #0]
 80062e2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80062e6:	6861      	ldr	r1, [r4, #4]
 80062e8:	f7ff fed8 	bl	800609c <__cvt>
 80062ec:	9b06      	ldr	r3, [sp, #24]
 80062ee:	4680      	mov	r8, r0
 80062f0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80062f2:	2b47      	cmp	r3, #71	@ 0x47
 80062f4:	d129      	bne.n	800634a <_printf_float+0x172>
 80062f6:	1cc8      	adds	r0, r1, #3
 80062f8:	db02      	blt.n	8006300 <_printf_float+0x128>
 80062fa:	6863      	ldr	r3, [r4, #4]
 80062fc:	4299      	cmp	r1, r3
 80062fe:	dd41      	ble.n	8006384 <_printf_float+0x1ac>
 8006300:	f1aa 0a02 	sub.w	sl, sl, #2
 8006304:	fa5f fa8a 	uxtb.w	sl, sl
 8006308:	3901      	subs	r1, #1
 800630a:	4652      	mov	r2, sl
 800630c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006310:	9109      	str	r1, [sp, #36]	@ 0x24
 8006312:	f7ff ff28 	bl	8006166 <__exponent>
 8006316:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006318:	4681      	mov	r9, r0
 800631a:	1813      	adds	r3, r2, r0
 800631c:	2a01      	cmp	r2, #1
 800631e:	6123      	str	r3, [r4, #16]
 8006320:	dc02      	bgt.n	8006328 <_printf_float+0x150>
 8006322:	6822      	ldr	r2, [r4, #0]
 8006324:	07d2      	lsls	r2, r2, #31
 8006326:	d501      	bpl.n	800632c <_printf_float+0x154>
 8006328:	3301      	adds	r3, #1
 800632a:	6123      	str	r3, [r4, #16]
 800632c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006330:	2b00      	cmp	r3, #0
 8006332:	d0a2      	beq.n	800627a <_printf_float+0xa2>
 8006334:	232d      	movs	r3, #45	@ 0x2d
 8006336:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800633a:	e79e      	b.n	800627a <_printf_float+0xa2>
 800633c:	9a06      	ldr	r2, [sp, #24]
 800633e:	2a47      	cmp	r2, #71	@ 0x47
 8006340:	d1c2      	bne.n	80062c8 <_printf_float+0xf0>
 8006342:	2b00      	cmp	r3, #0
 8006344:	d1c0      	bne.n	80062c8 <_printf_float+0xf0>
 8006346:	2301      	movs	r3, #1
 8006348:	e7bd      	b.n	80062c6 <_printf_float+0xee>
 800634a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800634e:	d9db      	bls.n	8006308 <_printf_float+0x130>
 8006350:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006354:	d118      	bne.n	8006388 <_printf_float+0x1b0>
 8006356:	2900      	cmp	r1, #0
 8006358:	6863      	ldr	r3, [r4, #4]
 800635a:	dd0b      	ble.n	8006374 <_printf_float+0x19c>
 800635c:	6121      	str	r1, [r4, #16]
 800635e:	b913      	cbnz	r3, 8006366 <_printf_float+0x18e>
 8006360:	6822      	ldr	r2, [r4, #0]
 8006362:	07d0      	lsls	r0, r2, #31
 8006364:	d502      	bpl.n	800636c <_printf_float+0x194>
 8006366:	3301      	adds	r3, #1
 8006368:	440b      	add	r3, r1
 800636a:	6123      	str	r3, [r4, #16]
 800636c:	f04f 0900 	mov.w	r9, #0
 8006370:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006372:	e7db      	b.n	800632c <_printf_float+0x154>
 8006374:	b913      	cbnz	r3, 800637c <_printf_float+0x1a4>
 8006376:	6822      	ldr	r2, [r4, #0]
 8006378:	07d2      	lsls	r2, r2, #31
 800637a:	d501      	bpl.n	8006380 <_printf_float+0x1a8>
 800637c:	3302      	adds	r3, #2
 800637e:	e7f4      	b.n	800636a <_printf_float+0x192>
 8006380:	2301      	movs	r3, #1
 8006382:	e7f2      	b.n	800636a <_printf_float+0x192>
 8006384:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006388:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800638a:	4299      	cmp	r1, r3
 800638c:	db05      	blt.n	800639a <_printf_float+0x1c2>
 800638e:	6823      	ldr	r3, [r4, #0]
 8006390:	6121      	str	r1, [r4, #16]
 8006392:	07d8      	lsls	r0, r3, #31
 8006394:	d5ea      	bpl.n	800636c <_printf_float+0x194>
 8006396:	1c4b      	adds	r3, r1, #1
 8006398:	e7e7      	b.n	800636a <_printf_float+0x192>
 800639a:	2900      	cmp	r1, #0
 800639c:	bfd4      	ite	le
 800639e:	f1c1 0202 	rsble	r2, r1, #2
 80063a2:	2201      	movgt	r2, #1
 80063a4:	4413      	add	r3, r2
 80063a6:	e7e0      	b.n	800636a <_printf_float+0x192>
 80063a8:	6823      	ldr	r3, [r4, #0]
 80063aa:	055a      	lsls	r2, r3, #21
 80063ac:	d407      	bmi.n	80063be <_printf_float+0x1e6>
 80063ae:	6923      	ldr	r3, [r4, #16]
 80063b0:	4642      	mov	r2, r8
 80063b2:	4631      	mov	r1, r6
 80063b4:	4628      	mov	r0, r5
 80063b6:	47b8      	blx	r7
 80063b8:	3001      	adds	r0, #1
 80063ba:	d12b      	bne.n	8006414 <_printf_float+0x23c>
 80063bc:	e767      	b.n	800628e <_printf_float+0xb6>
 80063be:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80063c2:	f240 80dd 	bls.w	8006580 <_printf_float+0x3a8>
 80063c6:	2200      	movs	r2, #0
 80063c8:	2300      	movs	r3, #0
 80063ca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80063ce:	f7fa fb5f 	bl	8000a90 <__aeabi_dcmpeq>
 80063d2:	2800      	cmp	r0, #0
 80063d4:	d033      	beq.n	800643e <_printf_float+0x266>
 80063d6:	2301      	movs	r3, #1
 80063d8:	4a36      	ldr	r2, [pc, #216]	@ (80064b4 <_printf_float+0x2dc>)
 80063da:	4631      	mov	r1, r6
 80063dc:	4628      	mov	r0, r5
 80063de:	47b8      	blx	r7
 80063e0:	3001      	adds	r0, #1
 80063e2:	f43f af54 	beq.w	800628e <_printf_float+0xb6>
 80063e6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80063ea:	4543      	cmp	r3, r8
 80063ec:	db02      	blt.n	80063f4 <_printf_float+0x21c>
 80063ee:	6823      	ldr	r3, [r4, #0]
 80063f0:	07d8      	lsls	r0, r3, #31
 80063f2:	d50f      	bpl.n	8006414 <_printf_float+0x23c>
 80063f4:	4631      	mov	r1, r6
 80063f6:	4628      	mov	r0, r5
 80063f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80063fc:	47b8      	blx	r7
 80063fe:	3001      	adds	r0, #1
 8006400:	f43f af45 	beq.w	800628e <_printf_float+0xb6>
 8006404:	f04f 0900 	mov.w	r9, #0
 8006408:	f108 38ff 	add.w	r8, r8, #4294967295
 800640c:	f104 0a1a 	add.w	sl, r4, #26
 8006410:	45c8      	cmp	r8, r9
 8006412:	dc09      	bgt.n	8006428 <_printf_float+0x250>
 8006414:	6823      	ldr	r3, [r4, #0]
 8006416:	079b      	lsls	r3, r3, #30
 8006418:	f100 8103 	bmi.w	8006622 <_printf_float+0x44a>
 800641c:	68e0      	ldr	r0, [r4, #12]
 800641e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006420:	4298      	cmp	r0, r3
 8006422:	bfb8      	it	lt
 8006424:	4618      	movlt	r0, r3
 8006426:	e734      	b.n	8006292 <_printf_float+0xba>
 8006428:	2301      	movs	r3, #1
 800642a:	4652      	mov	r2, sl
 800642c:	4631      	mov	r1, r6
 800642e:	4628      	mov	r0, r5
 8006430:	47b8      	blx	r7
 8006432:	3001      	adds	r0, #1
 8006434:	f43f af2b 	beq.w	800628e <_printf_float+0xb6>
 8006438:	f109 0901 	add.w	r9, r9, #1
 800643c:	e7e8      	b.n	8006410 <_printf_float+0x238>
 800643e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006440:	2b00      	cmp	r3, #0
 8006442:	dc39      	bgt.n	80064b8 <_printf_float+0x2e0>
 8006444:	2301      	movs	r3, #1
 8006446:	4a1b      	ldr	r2, [pc, #108]	@ (80064b4 <_printf_float+0x2dc>)
 8006448:	4631      	mov	r1, r6
 800644a:	4628      	mov	r0, r5
 800644c:	47b8      	blx	r7
 800644e:	3001      	adds	r0, #1
 8006450:	f43f af1d 	beq.w	800628e <_printf_float+0xb6>
 8006454:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006458:	ea59 0303 	orrs.w	r3, r9, r3
 800645c:	d102      	bne.n	8006464 <_printf_float+0x28c>
 800645e:	6823      	ldr	r3, [r4, #0]
 8006460:	07d9      	lsls	r1, r3, #31
 8006462:	d5d7      	bpl.n	8006414 <_printf_float+0x23c>
 8006464:	4631      	mov	r1, r6
 8006466:	4628      	mov	r0, r5
 8006468:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800646c:	47b8      	blx	r7
 800646e:	3001      	adds	r0, #1
 8006470:	f43f af0d 	beq.w	800628e <_printf_float+0xb6>
 8006474:	f04f 0a00 	mov.w	sl, #0
 8006478:	f104 0b1a 	add.w	fp, r4, #26
 800647c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800647e:	425b      	negs	r3, r3
 8006480:	4553      	cmp	r3, sl
 8006482:	dc01      	bgt.n	8006488 <_printf_float+0x2b0>
 8006484:	464b      	mov	r3, r9
 8006486:	e793      	b.n	80063b0 <_printf_float+0x1d8>
 8006488:	2301      	movs	r3, #1
 800648a:	465a      	mov	r2, fp
 800648c:	4631      	mov	r1, r6
 800648e:	4628      	mov	r0, r5
 8006490:	47b8      	blx	r7
 8006492:	3001      	adds	r0, #1
 8006494:	f43f aefb 	beq.w	800628e <_printf_float+0xb6>
 8006498:	f10a 0a01 	add.w	sl, sl, #1
 800649c:	e7ee      	b.n	800647c <_printf_float+0x2a4>
 800649e:	bf00      	nop
 80064a0:	7fefffff 	.word	0x7fefffff
 80064a4:	0800a854 	.word	0x0800a854
 80064a8:	0800a850 	.word	0x0800a850
 80064ac:	0800a85c 	.word	0x0800a85c
 80064b0:	0800a858 	.word	0x0800a858
 80064b4:	0800a860 	.word	0x0800a860
 80064b8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80064ba:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80064be:	4553      	cmp	r3, sl
 80064c0:	bfa8      	it	ge
 80064c2:	4653      	movge	r3, sl
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	4699      	mov	r9, r3
 80064c8:	dc36      	bgt.n	8006538 <_printf_float+0x360>
 80064ca:	f04f 0b00 	mov.w	fp, #0
 80064ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80064d2:	f104 021a 	add.w	r2, r4, #26
 80064d6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80064d8:	9306      	str	r3, [sp, #24]
 80064da:	eba3 0309 	sub.w	r3, r3, r9
 80064de:	455b      	cmp	r3, fp
 80064e0:	dc31      	bgt.n	8006546 <_printf_float+0x36e>
 80064e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064e4:	459a      	cmp	sl, r3
 80064e6:	dc3a      	bgt.n	800655e <_printf_float+0x386>
 80064e8:	6823      	ldr	r3, [r4, #0]
 80064ea:	07da      	lsls	r2, r3, #31
 80064ec:	d437      	bmi.n	800655e <_printf_float+0x386>
 80064ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064f0:	ebaa 0903 	sub.w	r9, sl, r3
 80064f4:	9b06      	ldr	r3, [sp, #24]
 80064f6:	ebaa 0303 	sub.w	r3, sl, r3
 80064fa:	4599      	cmp	r9, r3
 80064fc:	bfa8      	it	ge
 80064fe:	4699      	movge	r9, r3
 8006500:	f1b9 0f00 	cmp.w	r9, #0
 8006504:	dc33      	bgt.n	800656e <_printf_float+0x396>
 8006506:	f04f 0800 	mov.w	r8, #0
 800650a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800650e:	f104 0b1a 	add.w	fp, r4, #26
 8006512:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006514:	ebaa 0303 	sub.w	r3, sl, r3
 8006518:	eba3 0309 	sub.w	r3, r3, r9
 800651c:	4543      	cmp	r3, r8
 800651e:	f77f af79 	ble.w	8006414 <_printf_float+0x23c>
 8006522:	2301      	movs	r3, #1
 8006524:	465a      	mov	r2, fp
 8006526:	4631      	mov	r1, r6
 8006528:	4628      	mov	r0, r5
 800652a:	47b8      	blx	r7
 800652c:	3001      	adds	r0, #1
 800652e:	f43f aeae 	beq.w	800628e <_printf_float+0xb6>
 8006532:	f108 0801 	add.w	r8, r8, #1
 8006536:	e7ec      	b.n	8006512 <_printf_float+0x33a>
 8006538:	4642      	mov	r2, r8
 800653a:	4631      	mov	r1, r6
 800653c:	4628      	mov	r0, r5
 800653e:	47b8      	blx	r7
 8006540:	3001      	adds	r0, #1
 8006542:	d1c2      	bne.n	80064ca <_printf_float+0x2f2>
 8006544:	e6a3      	b.n	800628e <_printf_float+0xb6>
 8006546:	2301      	movs	r3, #1
 8006548:	4631      	mov	r1, r6
 800654a:	4628      	mov	r0, r5
 800654c:	9206      	str	r2, [sp, #24]
 800654e:	47b8      	blx	r7
 8006550:	3001      	adds	r0, #1
 8006552:	f43f ae9c 	beq.w	800628e <_printf_float+0xb6>
 8006556:	f10b 0b01 	add.w	fp, fp, #1
 800655a:	9a06      	ldr	r2, [sp, #24]
 800655c:	e7bb      	b.n	80064d6 <_printf_float+0x2fe>
 800655e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006562:	4631      	mov	r1, r6
 8006564:	4628      	mov	r0, r5
 8006566:	47b8      	blx	r7
 8006568:	3001      	adds	r0, #1
 800656a:	d1c0      	bne.n	80064ee <_printf_float+0x316>
 800656c:	e68f      	b.n	800628e <_printf_float+0xb6>
 800656e:	9a06      	ldr	r2, [sp, #24]
 8006570:	464b      	mov	r3, r9
 8006572:	4631      	mov	r1, r6
 8006574:	4628      	mov	r0, r5
 8006576:	4442      	add	r2, r8
 8006578:	47b8      	blx	r7
 800657a:	3001      	adds	r0, #1
 800657c:	d1c3      	bne.n	8006506 <_printf_float+0x32e>
 800657e:	e686      	b.n	800628e <_printf_float+0xb6>
 8006580:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006584:	f1ba 0f01 	cmp.w	sl, #1
 8006588:	dc01      	bgt.n	800658e <_printf_float+0x3b6>
 800658a:	07db      	lsls	r3, r3, #31
 800658c:	d536      	bpl.n	80065fc <_printf_float+0x424>
 800658e:	2301      	movs	r3, #1
 8006590:	4642      	mov	r2, r8
 8006592:	4631      	mov	r1, r6
 8006594:	4628      	mov	r0, r5
 8006596:	47b8      	blx	r7
 8006598:	3001      	adds	r0, #1
 800659a:	f43f ae78 	beq.w	800628e <_printf_float+0xb6>
 800659e:	4631      	mov	r1, r6
 80065a0:	4628      	mov	r0, r5
 80065a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80065a6:	47b8      	blx	r7
 80065a8:	3001      	adds	r0, #1
 80065aa:	f43f ae70 	beq.w	800628e <_printf_float+0xb6>
 80065ae:	2200      	movs	r2, #0
 80065b0:	2300      	movs	r3, #0
 80065b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80065b6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80065ba:	f7fa fa69 	bl	8000a90 <__aeabi_dcmpeq>
 80065be:	b9c0      	cbnz	r0, 80065f2 <_printf_float+0x41a>
 80065c0:	4653      	mov	r3, sl
 80065c2:	f108 0201 	add.w	r2, r8, #1
 80065c6:	4631      	mov	r1, r6
 80065c8:	4628      	mov	r0, r5
 80065ca:	47b8      	blx	r7
 80065cc:	3001      	adds	r0, #1
 80065ce:	d10c      	bne.n	80065ea <_printf_float+0x412>
 80065d0:	e65d      	b.n	800628e <_printf_float+0xb6>
 80065d2:	2301      	movs	r3, #1
 80065d4:	465a      	mov	r2, fp
 80065d6:	4631      	mov	r1, r6
 80065d8:	4628      	mov	r0, r5
 80065da:	47b8      	blx	r7
 80065dc:	3001      	adds	r0, #1
 80065de:	f43f ae56 	beq.w	800628e <_printf_float+0xb6>
 80065e2:	f108 0801 	add.w	r8, r8, #1
 80065e6:	45d0      	cmp	r8, sl
 80065e8:	dbf3      	blt.n	80065d2 <_printf_float+0x3fa>
 80065ea:	464b      	mov	r3, r9
 80065ec:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80065f0:	e6df      	b.n	80063b2 <_printf_float+0x1da>
 80065f2:	f04f 0800 	mov.w	r8, #0
 80065f6:	f104 0b1a 	add.w	fp, r4, #26
 80065fa:	e7f4      	b.n	80065e6 <_printf_float+0x40e>
 80065fc:	2301      	movs	r3, #1
 80065fe:	4642      	mov	r2, r8
 8006600:	e7e1      	b.n	80065c6 <_printf_float+0x3ee>
 8006602:	2301      	movs	r3, #1
 8006604:	464a      	mov	r2, r9
 8006606:	4631      	mov	r1, r6
 8006608:	4628      	mov	r0, r5
 800660a:	47b8      	blx	r7
 800660c:	3001      	adds	r0, #1
 800660e:	f43f ae3e 	beq.w	800628e <_printf_float+0xb6>
 8006612:	f108 0801 	add.w	r8, r8, #1
 8006616:	68e3      	ldr	r3, [r4, #12]
 8006618:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800661a:	1a5b      	subs	r3, r3, r1
 800661c:	4543      	cmp	r3, r8
 800661e:	dcf0      	bgt.n	8006602 <_printf_float+0x42a>
 8006620:	e6fc      	b.n	800641c <_printf_float+0x244>
 8006622:	f04f 0800 	mov.w	r8, #0
 8006626:	f104 0919 	add.w	r9, r4, #25
 800662a:	e7f4      	b.n	8006616 <_printf_float+0x43e>

0800662c <_printf_common>:
 800662c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006630:	4616      	mov	r6, r2
 8006632:	4698      	mov	r8, r3
 8006634:	688a      	ldr	r2, [r1, #8]
 8006636:	4607      	mov	r7, r0
 8006638:	690b      	ldr	r3, [r1, #16]
 800663a:	460c      	mov	r4, r1
 800663c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006640:	4293      	cmp	r3, r2
 8006642:	bfb8      	it	lt
 8006644:	4613      	movlt	r3, r2
 8006646:	6033      	str	r3, [r6, #0]
 8006648:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800664c:	b10a      	cbz	r2, 8006652 <_printf_common+0x26>
 800664e:	3301      	adds	r3, #1
 8006650:	6033      	str	r3, [r6, #0]
 8006652:	6823      	ldr	r3, [r4, #0]
 8006654:	0699      	lsls	r1, r3, #26
 8006656:	bf42      	ittt	mi
 8006658:	6833      	ldrmi	r3, [r6, #0]
 800665a:	3302      	addmi	r3, #2
 800665c:	6033      	strmi	r3, [r6, #0]
 800665e:	6825      	ldr	r5, [r4, #0]
 8006660:	f015 0506 	ands.w	r5, r5, #6
 8006664:	d106      	bne.n	8006674 <_printf_common+0x48>
 8006666:	f104 0a19 	add.w	sl, r4, #25
 800666a:	68e3      	ldr	r3, [r4, #12]
 800666c:	6832      	ldr	r2, [r6, #0]
 800666e:	1a9b      	subs	r3, r3, r2
 8006670:	42ab      	cmp	r3, r5
 8006672:	dc2b      	bgt.n	80066cc <_printf_common+0xa0>
 8006674:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006678:	6822      	ldr	r2, [r4, #0]
 800667a:	3b00      	subs	r3, #0
 800667c:	bf18      	it	ne
 800667e:	2301      	movne	r3, #1
 8006680:	0692      	lsls	r2, r2, #26
 8006682:	d430      	bmi.n	80066e6 <_printf_common+0xba>
 8006684:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006688:	4641      	mov	r1, r8
 800668a:	4638      	mov	r0, r7
 800668c:	47c8      	blx	r9
 800668e:	3001      	adds	r0, #1
 8006690:	d023      	beq.n	80066da <_printf_common+0xae>
 8006692:	6823      	ldr	r3, [r4, #0]
 8006694:	341a      	adds	r4, #26
 8006696:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800669a:	f003 0306 	and.w	r3, r3, #6
 800669e:	2b04      	cmp	r3, #4
 80066a0:	bf0a      	itet	eq
 80066a2:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 80066a6:	2500      	movne	r5, #0
 80066a8:	6833      	ldreq	r3, [r6, #0]
 80066aa:	f04f 0600 	mov.w	r6, #0
 80066ae:	bf08      	it	eq
 80066b0:	1aed      	subeq	r5, r5, r3
 80066b2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80066b6:	bf08      	it	eq
 80066b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80066bc:	4293      	cmp	r3, r2
 80066be:	bfc4      	itt	gt
 80066c0:	1a9b      	subgt	r3, r3, r2
 80066c2:	18ed      	addgt	r5, r5, r3
 80066c4:	42b5      	cmp	r5, r6
 80066c6:	d11a      	bne.n	80066fe <_printf_common+0xd2>
 80066c8:	2000      	movs	r0, #0
 80066ca:	e008      	b.n	80066de <_printf_common+0xb2>
 80066cc:	2301      	movs	r3, #1
 80066ce:	4652      	mov	r2, sl
 80066d0:	4641      	mov	r1, r8
 80066d2:	4638      	mov	r0, r7
 80066d4:	47c8      	blx	r9
 80066d6:	3001      	adds	r0, #1
 80066d8:	d103      	bne.n	80066e2 <_printf_common+0xb6>
 80066da:	f04f 30ff 	mov.w	r0, #4294967295
 80066de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066e2:	3501      	adds	r5, #1
 80066e4:	e7c1      	b.n	800666a <_printf_common+0x3e>
 80066e6:	18e1      	adds	r1, r4, r3
 80066e8:	1c5a      	adds	r2, r3, #1
 80066ea:	2030      	movs	r0, #48	@ 0x30
 80066ec:	3302      	adds	r3, #2
 80066ee:	4422      	add	r2, r4
 80066f0:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80066f4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80066f8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80066fc:	e7c2      	b.n	8006684 <_printf_common+0x58>
 80066fe:	2301      	movs	r3, #1
 8006700:	4622      	mov	r2, r4
 8006702:	4641      	mov	r1, r8
 8006704:	4638      	mov	r0, r7
 8006706:	47c8      	blx	r9
 8006708:	3001      	adds	r0, #1
 800670a:	d0e6      	beq.n	80066da <_printf_common+0xae>
 800670c:	3601      	adds	r6, #1
 800670e:	e7d9      	b.n	80066c4 <_printf_common+0x98>

08006710 <_printf_i>:
 8006710:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006714:	7e0f      	ldrb	r7, [r1, #24]
 8006716:	4691      	mov	r9, r2
 8006718:	4680      	mov	r8, r0
 800671a:	460c      	mov	r4, r1
 800671c:	2f78      	cmp	r7, #120	@ 0x78
 800671e:	469a      	mov	sl, r3
 8006720:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006722:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006726:	d807      	bhi.n	8006738 <_printf_i+0x28>
 8006728:	2f62      	cmp	r7, #98	@ 0x62
 800672a:	d80a      	bhi.n	8006742 <_printf_i+0x32>
 800672c:	2f00      	cmp	r7, #0
 800672e:	f000 80d1 	beq.w	80068d4 <_printf_i+0x1c4>
 8006732:	2f58      	cmp	r7, #88	@ 0x58
 8006734:	f000 80b8 	beq.w	80068a8 <_printf_i+0x198>
 8006738:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800673c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006740:	e03a      	b.n	80067b8 <_printf_i+0xa8>
 8006742:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006746:	2b15      	cmp	r3, #21
 8006748:	d8f6      	bhi.n	8006738 <_printf_i+0x28>
 800674a:	a101      	add	r1, pc, #4	@ (adr r1, 8006750 <_printf_i+0x40>)
 800674c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006750:	080067a9 	.word	0x080067a9
 8006754:	080067bd 	.word	0x080067bd
 8006758:	08006739 	.word	0x08006739
 800675c:	08006739 	.word	0x08006739
 8006760:	08006739 	.word	0x08006739
 8006764:	08006739 	.word	0x08006739
 8006768:	080067bd 	.word	0x080067bd
 800676c:	08006739 	.word	0x08006739
 8006770:	08006739 	.word	0x08006739
 8006774:	08006739 	.word	0x08006739
 8006778:	08006739 	.word	0x08006739
 800677c:	080068bb 	.word	0x080068bb
 8006780:	080067e7 	.word	0x080067e7
 8006784:	08006875 	.word	0x08006875
 8006788:	08006739 	.word	0x08006739
 800678c:	08006739 	.word	0x08006739
 8006790:	080068dd 	.word	0x080068dd
 8006794:	08006739 	.word	0x08006739
 8006798:	080067e7 	.word	0x080067e7
 800679c:	08006739 	.word	0x08006739
 80067a0:	08006739 	.word	0x08006739
 80067a4:	0800687d 	.word	0x0800687d
 80067a8:	6833      	ldr	r3, [r6, #0]
 80067aa:	1d1a      	adds	r2, r3, #4
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	6032      	str	r2, [r6, #0]
 80067b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80067b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80067b8:	2301      	movs	r3, #1
 80067ba:	e09c      	b.n	80068f6 <_printf_i+0x1e6>
 80067bc:	6833      	ldr	r3, [r6, #0]
 80067be:	6820      	ldr	r0, [r4, #0]
 80067c0:	1d19      	adds	r1, r3, #4
 80067c2:	6031      	str	r1, [r6, #0]
 80067c4:	0606      	lsls	r6, r0, #24
 80067c6:	d501      	bpl.n	80067cc <_printf_i+0xbc>
 80067c8:	681d      	ldr	r5, [r3, #0]
 80067ca:	e003      	b.n	80067d4 <_printf_i+0xc4>
 80067cc:	0645      	lsls	r5, r0, #25
 80067ce:	d5fb      	bpl.n	80067c8 <_printf_i+0xb8>
 80067d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80067d4:	2d00      	cmp	r5, #0
 80067d6:	da03      	bge.n	80067e0 <_printf_i+0xd0>
 80067d8:	232d      	movs	r3, #45	@ 0x2d
 80067da:	426d      	negs	r5, r5
 80067dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80067e0:	4858      	ldr	r0, [pc, #352]	@ (8006944 <_printf_i+0x234>)
 80067e2:	230a      	movs	r3, #10
 80067e4:	e011      	b.n	800680a <_printf_i+0xfa>
 80067e6:	6821      	ldr	r1, [r4, #0]
 80067e8:	6833      	ldr	r3, [r6, #0]
 80067ea:	0608      	lsls	r0, r1, #24
 80067ec:	f853 5b04 	ldr.w	r5, [r3], #4
 80067f0:	d402      	bmi.n	80067f8 <_printf_i+0xe8>
 80067f2:	0649      	lsls	r1, r1, #25
 80067f4:	bf48      	it	mi
 80067f6:	b2ad      	uxthmi	r5, r5
 80067f8:	2f6f      	cmp	r7, #111	@ 0x6f
 80067fa:	6033      	str	r3, [r6, #0]
 80067fc:	4851      	ldr	r0, [pc, #324]	@ (8006944 <_printf_i+0x234>)
 80067fe:	bf14      	ite	ne
 8006800:	230a      	movne	r3, #10
 8006802:	2308      	moveq	r3, #8
 8006804:	2100      	movs	r1, #0
 8006806:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800680a:	6866      	ldr	r6, [r4, #4]
 800680c:	2e00      	cmp	r6, #0
 800680e:	60a6      	str	r6, [r4, #8]
 8006810:	db05      	blt.n	800681e <_printf_i+0x10e>
 8006812:	6821      	ldr	r1, [r4, #0]
 8006814:	432e      	orrs	r6, r5
 8006816:	f021 0104 	bic.w	r1, r1, #4
 800681a:	6021      	str	r1, [r4, #0]
 800681c:	d04b      	beq.n	80068b6 <_printf_i+0x1a6>
 800681e:	4616      	mov	r6, r2
 8006820:	fbb5 f1f3 	udiv	r1, r5, r3
 8006824:	fb03 5711 	mls	r7, r3, r1, r5
 8006828:	5dc7      	ldrb	r7, [r0, r7]
 800682a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800682e:	462f      	mov	r7, r5
 8006830:	460d      	mov	r5, r1
 8006832:	42bb      	cmp	r3, r7
 8006834:	d9f4      	bls.n	8006820 <_printf_i+0x110>
 8006836:	2b08      	cmp	r3, #8
 8006838:	d10b      	bne.n	8006852 <_printf_i+0x142>
 800683a:	6823      	ldr	r3, [r4, #0]
 800683c:	07df      	lsls	r7, r3, #31
 800683e:	d508      	bpl.n	8006852 <_printf_i+0x142>
 8006840:	6923      	ldr	r3, [r4, #16]
 8006842:	6861      	ldr	r1, [r4, #4]
 8006844:	4299      	cmp	r1, r3
 8006846:	bfde      	ittt	le
 8006848:	2330      	movle	r3, #48	@ 0x30
 800684a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800684e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006852:	1b92      	subs	r2, r2, r6
 8006854:	6122      	str	r2, [r4, #16]
 8006856:	464b      	mov	r3, r9
 8006858:	aa03      	add	r2, sp, #12
 800685a:	4621      	mov	r1, r4
 800685c:	4640      	mov	r0, r8
 800685e:	f8cd a000 	str.w	sl, [sp]
 8006862:	f7ff fee3 	bl	800662c <_printf_common>
 8006866:	3001      	adds	r0, #1
 8006868:	d14a      	bne.n	8006900 <_printf_i+0x1f0>
 800686a:	f04f 30ff 	mov.w	r0, #4294967295
 800686e:	b004      	add	sp, #16
 8006870:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006874:	6823      	ldr	r3, [r4, #0]
 8006876:	f043 0320 	orr.w	r3, r3, #32
 800687a:	6023      	str	r3, [r4, #0]
 800687c:	2778      	movs	r7, #120	@ 0x78
 800687e:	4832      	ldr	r0, [pc, #200]	@ (8006948 <_printf_i+0x238>)
 8006880:	6823      	ldr	r3, [r4, #0]
 8006882:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006886:	061f      	lsls	r7, r3, #24
 8006888:	6831      	ldr	r1, [r6, #0]
 800688a:	f851 5b04 	ldr.w	r5, [r1], #4
 800688e:	d402      	bmi.n	8006896 <_printf_i+0x186>
 8006890:	065f      	lsls	r7, r3, #25
 8006892:	bf48      	it	mi
 8006894:	b2ad      	uxthmi	r5, r5
 8006896:	6031      	str	r1, [r6, #0]
 8006898:	07d9      	lsls	r1, r3, #31
 800689a:	bf44      	itt	mi
 800689c:	f043 0320 	orrmi.w	r3, r3, #32
 80068a0:	6023      	strmi	r3, [r4, #0]
 80068a2:	b11d      	cbz	r5, 80068ac <_printf_i+0x19c>
 80068a4:	2310      	movs	r3, #16
 80068a6:	e7ad      	b.n	8006804 <_printf_i+0xf4>
 80068a8:	4826      	ldr	r0, [pc, #152]	@ (8006944 <_printf_i+0x234>)
 80068aa:	e7e9      	b.n	8006880 <_printf_i+0x170>
 80068ac:	6823      	ldr	r3, [r4, #0]
 80068ae:	f023 0320 	bic.w	r3, r3, #32
 80068b2:	6023      	str	r3, [r4, #0]
 80068b4:	e7f6      	b.n	80068a4 <_printf_i+0x194>
 80068b6:	4616      	mov	r6, r2
 80068b8:	e7bd      	b.n	8006836 <_printf_i+0x126>
 80068ba:	6833      	ldr	r3, [r6, #0]
 80068bc:	6825      	ldr	r5, [r4, #0]
 80068be:	1d18      	adds	r0, r3, #4
 80068c0:	6961      	ldr	r1, [r4, #20]
 80068c2:	6030      	str	r0, [r6, #0]
 80068c4:	062e      	lsls	r6, r5, #24
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	d501      	bpl.n	80068ce <_printf_i+0x1be>
 80068ca:	6019      	str	r1, [r3, #0]
 80068cc:	e002      	b.n	80068d4 <_printf_i+0x1c4>
 80068ce:	0668      	lsls	r0, r5, #25
 80068d0:	d5fb      	bpl.n	80068ca <_printf_i+0x1ba>
 80068d2:	8019      	strh	r1, [r3, #0]
 80068d4:	2300      	movs	r3, #0
 80068d6:	4616      	mov	r6, r2
 80068d8:	6123      	str	r3, [r4, #16]
 80068da:	e7bc      	b.n	8006856 <_printf_i+0x146>
 80068dc:	6833      	ldr	r3, [r6, #0]
 80068de:	2100      	movs	r1, #0
 80068e0:	1d1a      	adds	r2, r3, #4
 80068e2:	6032      	str	r2, [r6, #0]
 80068e4:	681e      	ldr	r6, [r3, #0]
 80068e6:	6862      	ldr	r2, [r4, #4]
 80068e8:	4630      	mov	r0, r6
 80068ea:	f000 fbe4 	bl	80070b6 <memchr>
 80068ee:	b108      	cbz	r0, 80068f4 <_printf_i+0x1e4>
 80068f0:	1b80      	subs	r0, r0, r6
 80068f2:	6060      	str	r0, [r4, #4]
 80068f4:	6863      	ldr	r3, [r4, #4]
 80068f6:	6123      	str	r3, [r4, #16]
 80068f8:	2300      	movs	r3, #0
 80068fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80068fe:	e7aa      	b.n	8006856 <_printf_i+0x146>
 8006900:	6923      	ldr	r3, [r4, #16]
 8006902:	4632      	mov	r2, r6
 8006904:	4649      	mov	r1, r9
 8006906:	4640      	mov	r0, r8
 8006908:	47d0      	blx	sl
 800690a:	3001      	adds	r0, #1
 800690c:	d0ad      	beq.n	800686a <_printf_i+0x15a>
 800690e:	6823      	ldr	r3, [r4, #0]
 8006910:	079b      	lsls	r3, r3, #30
 8006912:	d413      	bmi.n	800693c <_printf_i+0x22c>
 8006914:	68e0      	ldr	r0, [r4, #12]
 8006916:	9b03      	ldr	r3, [sp, #12]
 8006918:	4298      	cmp	r0, r3
 800691a:	bfb8      	it	lt
 800691c:	4618      	movlt	r0, r3
 800691e:	e7a6      	b.n	800686e <_printf_i+0x15e>
 8006920:	2301      	movs	r3, #1
 8006922:	4632      	mov	r2, r6
 8006924:	4649      	mov	r1, r9
 8006926:	4640      	mov	r0, r8
 8006928:	47d0      	blx	sl
 800692a:	3001      	adds	r0, #1
 800692c:	d09d      	beq.n	800686a <_printf_i+0x15a>
 800692e:	3501      	adds	r5, #1
 8006930:	68e3      	ldr	r3, [r4, #12]
 8006932:	9903      	ldr	r1, [sp, #12]
 8006934:	1a5b      	subs	r3, r3, r1
 8006936:	42ab      	cmp	r3, r5
 8006938:	dcf2      	bgt.n	8006920 <_printf_i+0x210>
 800693a:	e7eb      	b.n	8006914 <_printf_i+0x204>
 800693c:	2500      	movs	r5, #0
 800693e:	f104 0619 	add.w	r6, r4, #25
 8006942:	e7f5      	b.n	8006930 <_printf_i+0x220>
 8006944:	0800a862 	.word	0x0800a862
 8006948:	0800a873 	.word	0x0800a873

0800694c <_scanf_float>:
 800694c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006950:	b087      	sub	sp, #28
 8006952:	4691      	mov	r9, r2
 8006954:	4680      	mov	r8, r0
 8006956:	460c      	mov	r4, r1
 8006958:	9303      	str	r3, [sp, #12]
 800695a:	688b      	ldr	r3, [r1, #8]
 800695c:	1e5a      	subs	r2, r3, #1
 800695e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006962:	460a      	mov	r2, r1
 8006964:	bf89      	itett	hi
 8006966:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800696a:	f04f 0b00 	movls.w	fp, #0
 800696e:	eb03 0b05 	addhi.w	fp, r3, r5
 8006972:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006976:	f04f 0500 	mov.w	r5, #0
 800697a:	bf88      	it	hi
 800697c:	608b      	strhi	r3, [r1, #8]
 800697e:	680b      	ldr	r3, [r1, #0]
 8006980:	46aa      	mov	sl, r5
 8006982:	462f      	mov	r7, r5
 8006984:	9502      	str	r5, [sp, #8]
 8006986:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800698a:	f842 3b1c 	str.w	r3, [r2], #28
 800698e:	4616      	mov	r6, r2
 8006990:	9201      	str	r2, [sp, #4]
 8006992:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006996:	68a2      	ldr	r2, [r4, #8]
 8006998:	b15a      	cbz	r2, 80069b2 <_scanf_float+0x66>
 800699a:	f8d9 3000 	ldr.w	r3, [r9]
 800699e:	781b      	ldrb	r3, [r3, #0]
 80069a0:	2b4e      	cmp	r3, #78	@ 0x4e
 80069a2:	d863      	bhi.n	8006a6c <_scanf_float+0x120>
 80069a4:	2b40      	cmp	r3, #64	@ 0x40
 80069a6:	d83b      	bhi.n	8006a20 <_scanf_float+0xd4>
 80069a8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80069ac:	b2c8      	uxtb	r0, r1
 80069ae:	280e      	cmp	r0, #14
 80069b0:	d939      	bls.n	8006a26 <_scanf_float+0xda>
 80069b2:	b11f      	cbz	r7, 80069bc <_scanf_float+0x70>
 80069b4:	6823      	ldr	r3, [r4, #0]
 80069b6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80069ba:	6023      	str	r3, [r4, #0]
 80069bc:	f10a 3aff 	add.w	sl, sl, #4294967295
 80069c0:	f1ba 0f01 	cmp.w	sl, #1
 80069c4:	f200 8115 	bhi.w	8006bf2 <_scanf_float+0x2a6>
 80069c8:	9b01      	ldr	r3, [sp, #4]
 80069ca:	429e      	cmp	r6, r3
 80069cc:	f200 8106 	bhi.w	8006bdc <_scanf_float+0x290>
 80069d0:	2001      	movs	r0, #1
 80069d2:	b007      	add	sp, #28
 80069d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069d8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80069dc:	2a0d      	cmp	r2, #13
 80069de:	d8e8      	bhi.n	80069b2 <_scanf_float+0x66>
 80069e0:	a101      	add	r1, pc, #4	@ (adr r1, 80069e8 <_scanf_float+0x9c>)
 80069e2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80069e6:	bf00      	nop
 80069e8:	08006b31 	.word	0x08006b31
 80069ec:	080069b3 	.word	0x080069b3
 80069f0:	080069b3 	.word	0x080069b3
 80069f4:	080069b3 	.word	0x080069b3
 80069f8:	08006b8d 	.word	0x08006b8d
 80069fc:	08006b67 	.word	0x08006b67
 8006a00:	080069b3 	.word	0x080069b3
 8006a04:	080069b3 	.word	0x080069b3
 8006a08:	08006b3f 	.word	0x08006b3f
 8006a0c:	080069b3 	.word	0x080069b3
 8006a10:	080069b3 	.word	0x080069b3
 8006a14:	080069b3 	.word	0x080069b3
 8006a18:	080069b3 	.word	0x080069b3
 8006a1c:	08006afb 	.word	0x08006afb
 8006a20:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006a24:	e7da      	b.n	80069dc <_scanf_float+0x90>
 8006a26:	290e      	cmp	r1, #14
 8006a28:	d8c3      	bhi.n	80069b2 <_scanf_float+0x66>
 8006a2a:	a001      	add	r0, pc, #4	@ (adr r0, 8006a30 <_scanf_float+0xe4>)
 8006a2c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006a30:	08006aeb 	.word	0x08006aeb
 8006a34:	080069b3 	.word	0x080069b3
 8006a38:	08006aeb 	.word	0x08006aeb
 8006a3c:	08006b7b 	.word	0x08006b7b
 8006a40:	080069b3 	.word	0x080069b3
 8006a44:	08006a8d 	.word	0x08006a8d
 8006a48:	08006ad1 	.word	0x08006ad1
 8006a4c:	08006ad1 	.word	0x08006ad1
 8006a50:	08006ad1 	.word	0x08006ad1
 8006a54:	08006ad1 	.word	0x08006ad1
 8006a58:	08006ad1 	.word	0x08006ad1
 8006a5c:	08006ad1 	.word	0x08006ad1
 8006a60:	08006ad1 	.word	0x08006ad1
 8006a64:	08006ad1 	.word	0x08006ad1
 8006a68:	08006ad1 	.word	0x08006ad1
 8006a6c:	2b6e      	cmp	r3, #110	@ 0x6e
 8006a6e:	d809      	bhi.n	8006a84 <_scanf_float+0x138>
 8006a70:	2b60      	cmp	r3, #96	@ 0x60
 8006a72:	d8b1      	bhi.n	80069d8 <_scanf_float+0x8c>
 8006a74:	2b54      	cmp	r3, #84	@ 0x54
 8006a76:	d07b      	beq.n	8006b70 <_scanf_float+0x224>
 8006a78:	2b59      	cmp	r3, #89	@ 0x59
 8006a7a:	d19a      	bne.n	80069b2 <_scanf_float+0x66>
 8006a7c:	2d07      	cmp	r5, #7
 8006a7e:	d198      	bne.n	80069b2 <_scanf_float+0x66>
 8006a80:	2508      	movs	r5, #8
 8006a82:	e02f      	b.n	8006ae4 <_scanf_float+0x198>
 8006a84:	2b74      	cmp	r3, #116	@ 0x74
 8006a86:	d073      	beq.n	8006b70 <_scanf_float+0x224>
 8006a88:	2b79      	cmp	r3, #121	@ 0x79
 8006a8a:	e7f6      	b.n	8006a7a <_scanf_float+0x12e>
 8006a8c:	6821      	ldr	r1, [r4, #0]
 8006a8e:	05c8      	lsls	r0, r1, #23
 8006a90:	d51e      	bpl.n	8006ad0 <_scanf_float+0x184>
 8006a92:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006a96:	3701      	adds	r7, #1
 8006a98:	6021      	str	r1, [r4, #0]
 8006a9a:	f1bb 0f00 	cmp.w	fp, #0
 8006a9e:	d003      	beq.n	8006aa8 <_scanf_float+0x15c>
 8006aa0:	3201      	adds	r2, #1
 8006aa2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006aa6:	60a2      	str	r2, [r4, #8]
 8006aa8:	68a3      	ldr	r3, [r4, #8]
 8006aaa:	3b01      	subs	r3, #1
 8006aac:	60a3      	str	r3, [r4, #8]
 8006aae:	6923      	ldr	r3, [r4, #16]
 8006ab0:	3301      	adds	r3, #1
 8006ab2:	6123      	str	r3, [r4, #16]
 8006ab4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006ab8:	3b01      	subs	r3, #1
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	f8c9 3004 	str.w	r3, [r9, #4]
 8006ac0:	f340 8083 	ble.w	8006bca <_scanf_float+0x27e>
 8006ac4:	f8d9 3000 	ldr.w	r3, [r9]
 8006ac8:	3301      	adds	r3, #1
 8006aca:	f8c9 3000 	str.w	r3, [r9]
 8006ace:	e762      	b.n	8006996 <_scanf_float+0x4a>
 8006ad0:	eb1a 0105 	adds.w	r1, sl, r5
 8006ad4:	f47f af6d 	bne.w	80069b2 <_scanf_float+0x66>
 8006ad8:	6822      	ldr	r2, [r4, #0]
 8006ada:	460d      	mov	r5, r1
 8006adc:	468a      	mov	sl, r1
 8006ade:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006ae2:	6022      	str	r2, [r4, #0]
 8006ae4:	f806 3b01 	strb.w	r3, [r6], #1
 8006ae8:	e7de      	b.n	8006aa8 <_scanf_float+0x15c>
 8006aea:	6822      	ldr	r2, [r4, #0]
 8006aec:	0610      	lsls	r0, r2, #24
 8006aee:	f57f af60 	bpl.w	80069b2 <_scanf_float+0x66>
 8006af2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006af6:	6022      	str	r2, [r4, #0]
 8006af8:	e7f4      	b.n	8006ae4 <_scanf_float+0x198>
 8006afa:	f1ba 0f00 	cmp.w	sl, #0
 8006afe:	d10c      	bne.n	8006b1a <_scanf_float+0x1ce>
 8006b00:	b977      	cbnz	r7, 8006b20 <_scanf_float+0x1d4>
 8006b02:	6822      	ldr	r2, [r4, #0]
 8006b04:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006b08:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006b0c:	d108      	bne.n	8006b20 <_scanf_float+0x1d4>
 8006b0e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006b12:	f04f 0a01 	mov.w	sl, #1
 8006b16:	6022      	str	r2, [r4, #0]
 8006b18:	e7e4      	b.n	8006ae4 <_scanf_float+0x198>
 8006b1a:	f1ba 0f02 	cmp.w	sl, #2
 8006b1e:	d051      	beq.n	8006bc4 <_scanf_float+0x278>
 8006b20:	2d01      	cmp	r5, #1
 8006b22:	d002      	beq.n	8006b2a <_scanf_float+0x1de>
 8006b24:	2d04      	cmp	r5, #4
 8006b26:	f47f af44 	bne.w	80069b2 <_scanf_float+0x66>
 8006b2a:	3501      	adds	r5, #1
 8006b2c:	b2ed      	uxtb	r5, r5
 8006b2e:	e7d9      	b.n	8006ae4 <_scanf_float+0x198>
 8006b30:	f1ba 0f01 	cmp.w	sl, #1
 8006b34:	f47f af3d 	bne.w	80069b2 <_scanf_float+0x66>
 8006b38:	f04f 0a02 	mov.w	sl, #2
 8006b3c:	e7d2      	b.n	8006ae4 <_scanf_float+0x198>
 8006b3e:	b975      	cbnz	r5, 8006b5e <_scanf_float+0x212>
 8006b40:	2f00      	cmp	r7, #0
 8006b42:	f47f af37 	bne.w	80069b4 <_scanf_float+0x68>
 8006b46:	6822      	ldr	r2, [r4, #0]
 8006b48:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006b4c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006b50:	f040 8103 	bne.w	8006d5a <_scanf_float+0x40e>
 8006b54:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006b58:	2501      	movs	r5, #1
 8006b5a:	6022      	str	r2, [r4, #0]
 8006b5c:	e7c2      	b.n	8006ae4 <_scanf_float+0x198>
 8006b5e:	2d03      	cmp	r5, #3
 8006b60:	d0e3      	beq.n	8006b2a <_scanf_float+0x1de>
 8006b62:	2d05      	cmp	r5, #5
 8006b64:	e7df      	b.n	8006b26 <_scanf_float+0x1da>
 8006b66:	2d02      	cmp	r5, #2
 8006b68:	f47f af23 	bne.w	80069b2 <_scanf_float+0x66>
 8006b6c:	2503      	movs	r5, #3
 8006b6e:	e7b9      	b.n	8006ae4 <_scanf_float+0x198>
 8006b70:	2d06      	cmp	r5, #6
 8006b72:	f47f af1e 	bne.w	80069b2 <_scanf_float+0x66>
 8006b76:	2507      	movs	r5, #7
 8006b78:	e7b4      	b.n	8006ae4 <_scanf_float+0x198>
 8006b7a:	6822      	ldr	r2, [r4, #0]
 8006b7c:	0591      	lsls	r1, r2, #22
 8006b7e:	f57f af18 	bpl.w	80069b2 <_scanf_float+0x66>
 8006b82:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006b86:	9702      	str	r7, [sp, #8]
 8006b88:	6022      	str	r2, [r4, #0]
 8006b8a:	e7ab      	b.n	8006ae4 <_scanf_float+0x198>
 8006b8c:	6822      	ldr	r2, [r4, #0]
 8006b8e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006b92:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006b96:	d005      	beq.n	8006ba4 <_scanf_float+0x258>
 8006b98:	0550      	lsls	r0, r2, #21
 8006b9a:	f57f af0a 	bpl.w	80069b2 <_scanf_float+0x66>
 8006b9e:	2f00      	cmp	r7, #0
 8006ba0:	f000 80db 	beq.w	8006d5a <_scanf_float+0x40e>
 8006ba4:	0591      	lsls	r1, r2, #22
 8006ba6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006baa:	bf58      	it	pl
 8006bac:	9902      	ldrpl	r1, [sp, #8]
 8006bae:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006bb2:	bf58      	it	pl
 8006bb4:	1a79      	subpl	r1, r7, r1
 8006bb6:	6022      	str	r2, [r4, #0]
 8006bb8:	f04f 0700 	mov.w	r7, #0
 8006bbc:	bf58      	it	pl
 8006bbe:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006bc2:	e78f      	b.n	8006ae4 <_scanf_float+0x198>
 8006bc4:	f04f 0a03 	mov.w	sl, #3
 8006bc8:	e78c      	b.n	8006ae4 <_scanf_float+0x198>
 8006bca:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006bce:	4649      	mov	r1, r9
 8006bd0:	4640      	mov	r0, r8
 8006bd2:	4798      	blx	r3
 8006bd4:	2800      	cmp	r0, #0
 8006bd6:	f43f aede 	beq.w	8006996 <_scanf_float+0x4a>
 8006bda:	e6ea      	b.n	80069b2 <_scanf_float+0x66>
 8006bdc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006be0:	464a      	mov	r2, r9
 8006be2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006be6:	4640      	mov	r0, r8
 8006be8:	4798      	blx	r3
 8006bea:	6923      	ldr	r3, [r4, #16]
 8006bec:	3b01      	subs	r3, #1
 8006bee:	6123      	str	r3, [r4, #16]
 8006bf0:	e6ea      	b.n	80069c8 <_scanf_float+0x7c>
 8006bf2:	1e6b      	subs	r3, r5, #1
 8006bf4:	2b06      	cmp	r3, #6
 8006bf6:	d824      	bhi.n	8006c42 <_scanf_float+0x2f6>
 8006bf8:	2d02      	cmp	r5, #2
 8006bfa:	d836      	bhi.n	8006c6a <_scanf_float+0x31e>
 8006bfc:	9b01      	ldr	r3, [sp, #4]
 8006bfe:	429e      	cmp	r6, r3
 8006c00:	f67f aee6 	bls.w	80069d0 <_scanf_float+0x84>
 8006c04:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006c08:	464a      	mov	r2, r9
 8006c0a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006c0e:	4640      	mov	r0, r8
 8006c10:	4798      	blx	r3
 8006c12:	6923      	ldr	r3, [r4, #16]
 8006c14:	3b01      	subs	r3, #1
 8006c16:	6123      	str	r3, [r4, #16]
 8006c18:	e7f0      	b.n	8006bfc <_scanf_float+0x2b0>
 8006c1a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006c1e:	464a      	mov	r2, r9
 8006c20:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006c24:	4640      	mov	r0, r8
 8006c26:	4798      	blx	r3
 8006c28:	6923      	ldr	r3, [r4, #16]
 8006c2a:	3b01      	subs	r3, #1
 8006c2c:	6123      	str	r3, [r4, #16]
 8006c2e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006c32:	fa5f fa8a 	uxtb.w	sl, sl
 8006c36:	f1ba 0f02 	cmp.w	sl, #2
 8006c3a:	d1ee      	bne.n	8006c1a <_scanf_float+0x2ce>
 8006c3c:	3d03      	subs	r5, #3
 8006c3e:	b2ed      	uxtb	r5, r5
 8006c40:	1b76      	subs	r6, r6, r5
 8006c42:	6823      	ldr	r3, [r4, #0]
 8006c44:	05da      	lsls	r2, r3, #23
 8006c46:	d52f      	bpl.n	8006ca8 <_scanf_float+0x35c>
 8006c48:	055b      	lsls	r3, r3, #21
 8006c4a:	d511      	bpl.n	8006c70 <_scanf_float+0x324>
 8006c4c:	9b01      	ldr	r3, [sp, #4]
 8006c4e:	429e      	cmp	r6, r3
 8006c50:	f67f aebe 	bls.w	80069d0 <_scanf_float+0x84>
 8006c54:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006c58:	464a      	mov	r2, r9
 8006c5a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006c5e:	4640      	mov	r0, r8
 8006c60:	4798      	blx	r3
 8006c62:	6923      	ldr	r3, [r4, #16]
 8006c64:	3b01      	subs	r3, #1
 8006c66:	6123      	str	r3, [r4, #16]
 8006c68:	e7f0      	b.n	8006c4c <_scanf_float+0x300>
 8006c6a:	46aa      	mov	sl, r5
 8006c6c:	46b3      	mov	fp, r6
 8006c6e:	e7de      	b.n	8006c2e <_scanf_float+0x2e2>
 8006c70:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006c74:	1e75      	subs	r5, r6, #1
 8006c76:	6923      	ldr	r3, [r4, #16]
 8006c78:	2965      	cmp	r1, #101	@ 0x65
 8006c7a:	f103 33ff 	add.w	r3, r3, #4294967295
 8006c7e:	6123      	str	r3, [r4, #16]
 8006c80:	d00c      	beq.n	8006c9c <_scanf_float+0x350>
 8006c82:	2945      	cmp	r1, #69	@ 0x45
 8006c84:	d00a      	beq.n	8006c9c <_scanf_float+0x350>
 8006c86:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006c8a:	464a      	mov	r2, r9
 8006c8c:	4640      	mov	r0, r8
 8006c8e:	1eb5      	subs	r5, r6, #2
 8006c90:	4798      	blx	r3
 8006c92:	6923      	ldr	r3, [r4, #16]
 8006c94:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006c98:	3b01      	subs	r3, #1
 8006c9a:	6123      	str	r3, [r4, #16]
 8006c9c:	462e      	mov	r6, r5
 8006c9e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006ca2:	464a      	mov	r2, r9
 8006ca4:	4640      	mov	r0, r8
 8006ca6:	4798      	blx	r3
 8006ca8:	6822      	ldr	r2, [r4, #0]
 8006caa:	f012 0210 	ands.w	r2, r2, #16
 8006cae:	d001      	beq.n	8006cb4 <_scanf_float+0x368>
 8006cb0:	2000      	movs	r0, #0
 8006cb2:	e68e      	b.n	80069d2 <_scanf_float+0x86>
 8006cb4:	7032      	strb	r2, [r6, #0]
 8006cb6:	6823      	ldr	r3, [r4, #0]
 8006cb8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006cbc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cc0:	d125      	bne.n	8006d0e <_scanf_float+0x3c2>
 8006cc2:	9b02      	ldr	r3, [sp, #8]
 8006cc4:	429f      	cmp	r7, r3
 8006cc6:	d00a      	beq.n	8006cde <_scanf_float+0x392>
 8006cc8:	1bda      	subs	r2, r3, r7
 8006cca:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006cce:	4924      	ldr	r1, [pc, #144]	@ (8006d60 <_scanf_float+0x414>)
 8006cd0:	429e      	cmp	r6, r3
 8006cd2:	bf28      	it	cs
 8006cd4:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006cd8:	4630      	mov	r0, r6
 8006cda:	f000 f907 	bl	8006eec <siprintf>
 8006cde:	2200      	movs	r2, #0
 8006ce0:	9901      	ldr	r1, [sp, #4]
 8006ce2:	4640      	mov	r0, r8
 8006ce4:	f002 fc18 	bl	8009518 <_strtod_r>
 8006ce8:	6821      	ldr	r1, [r4, #0]
 8006cea:	9b03      	ldr	r3, [sp, #12]
 8006cec:	f011 0f02 	tst.w	r1, #2
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	ec57 6b10 	vmov	r6, r7, d0
 8006cf6:	f103 0204 	add.w	r2, r3, #4
 8006cfa:	d015      	beq.n	8006d28 <_scanf_float+0x3dc>
 8006cfc:	9903      	ldr	r1, [sp, #12]
 8006cfe:	600a      	str	r2, [r1, #0]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	e9c3 6700 	strd	r6, r7, [r3]
 8006d06:	68e3      	ldr	r3, [r4, #12]
 8006d08:	3301      	adds	r3, #1
 8006d0a:	60e3      	str	r3, [r4, #12]
 8006d0c:	e7d0      	b.n	8006cb0 <_scanf_float+0x364>
 8006d0e:	9b04      	ldr	r3, [sp, #16]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d0e4      	beq.n	8006cde <_scanf_float+0x392>
 8006d14:	9905      	ldr	r1, [sp, #20]
 8006d16:	230a      	movs	r3, #10
 8006d18:	4640      	mov	r0, r8
 8006d1a:	3101      	adds	r1, #1
 8006d1c:	f002 fc7c 	bl	8009618 <_strtol_r>
 8006d20:	9b04      	ldr	r3, [sp, #16]
 8006d22:	9e05      	ldr	r6, [sp, #20]
 8006d24:	1ac2      	subs	r2, r0, r3
 8006d26:	e7d0      	b.n	8006cca <_scanf_float+0x37e>
 8006d28:	f011 0f04 	tst.w	r1, #4
 8006d2c:	9903      	ldr	r1, [sp, #12]
 8006d2e:	600a      	str	r2, [r1, #0]
 8006d30:	d1e6      	bne.n	8006d00 <_scanf_float+0x3b4>
 8006d32:	681d      	ldr	r5, [r3, #0]
 8006d34:	4632      	mov	r2, r6
 8006d36:	463b      	mov	r3, r7
 8006d38:	4630      	mov	r0, r6
 8006d3a:	4639      	mov	r1, r7
 8006d3c:	f7f9 feda 	bl	8000af4 <__aeabi_dcmpun>
 8006d40:	b128      	cbz	r0, 8006d4e <_scanf_float+0x402>
 8006d42:	4808      	ldr	r0, [pc, #32]	@ (8006d64 <_scanf_float+0x418>)
 8006d44:	f000 f9c6 	bl	80070d4 <nanf>
 8006d48:	ed85 0a00 	vstr	s0, [r5]
 8006d4c:	e7db      	b.n	8006d06 <_scanf_float+0x3ba>
 8006d4e:	4630      	mov	r0, r6
 8006d50:	4639      	mov	r1, r7
 8006d52:	f7f9 ff2d 	bl	8000bb0 <__aeabi_d2f>
 8006d56:	6028      	str	r0, [r5, #0]
 8006d58:	e7d5      	b.n	8006d06 <_scanf_float+0x3ba>
 8006d5a:	2700      	movs	r7, #0
 8006d5c:	e62e      	b.n	80069bc <_scanf_float+0x70>
 8006d5e:	bf00      	nop
 8006d60:	0800a884 	.word	0x0800a884
 8006d64:	0800a9c5 	.word	0x0800a9c5

08006d68 <std>:
 8006d68:	2300      	movs	r3, #0
 8006d6a:	b510      	push	{r4, lr}
 8006d6c:	4604      	mov	r4, r0
 8006d6e:	6083      	str	r3, [r0, #8]
 8006d70:	8181      	strh	r1, [r0, #12]
 8006d72:	4619      	mov	r1, r3
 8006d74:	6643      	str	r3, [r0, #100]	@ 0x64
 8006d76:	81c2      	strh	r2, [r0, #14]
 8006d78:	2208      	movs	r2, #8
 8006d7a:	6183      	str	r3, [r0, #24]
 8006d7c:	e9c0 3300 	strd	r3, r3, [r0]
 8006d80:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006d84:	305c      	adds	r0, #92	@ 0x5c
 8006d86:	f000 f916 	bl	8006fb6 <memset>
 8006d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8006dc0 <std+0x58>)
 8006d8c:	6224      	str	r4, [r4, #32]
 8006d8e:	6263      	str	r3, [r4, #36]	@ 0x24
 8006d90:	4b0c      	ldr	r3, [pc, #48]	@ (8006dc4 <std+0x5c>)
 8006d92:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006d94:	4b0c      	ldr	r3, [pc, #48]	@ (8006dc8 <std+0x60>)
 8006d96:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006d98:	4b0c      	ldr	r3, [pc, #48]	@ (8006dcc <std+0x64>)
 8006d9a:	6323      	str	r3, [r4, #48]	@ 0x30
 8006d9c:	4b0c      	ldr	r3, [pc, #48]	@ (8006dd0 <std+0x68>)
 8006d9e:	429c      	cmp	r4, r3
 8006da0:	d006      	beq.n	8006db0 <std+0x48>
 8006da2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006da6:	4294      	cmp	r4, r2
 8006da8:	d002      	beq.n	8006db0 <std+0x48>
 8006daa:	33d0      	adds	r3, #208	@ 0xd0
 8006dac:	429c      	cmp	r4, r3
 8006dae:	d105      	bne.n	8006dbc <std+0x54>
 8006db0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006db4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006db8:	f000 b97a 	b.w	80070b0 <__retarget_lock_init_recursive>
 8006dbc:	bd10      	pop	{r4, pc}
 8006dbe:	bf00      	nop
 8006dc0:	08006f31 	.word	0x08006f31
 8006dc4:	08006f53 	.word	0x08006f53
 8006dc8:	08006f8b 	.word	0x08006f8b
 8006dcc:	08006faf 	.word	0x08006faf
 8006dd0:	200002f8 	.word	0x200002f8

08006dd4 <stdio_exit_handler>:
 8006dd4:	4a02      	ldr	r2, [pc, #8]	@ (8006de0 <stdio_exit_handler+0xc>)
 8006dd6:	4903      	ldr	r1, [pc, #12]	@ (8006de4 <stdio_exit_handler+0x10>)
 8006dd8:	4803      	ldr	r0, [pc, #12]	@ (8006de8 <stdio_exit_handler+0x14>)
 8006dda:	f000 b869 	b.w	8006eb0 <_fwalk_sglue>
 8006dde:	bf00      	nop
 8006de0:	2000000c 	.word	0x2000000c
 8006de4:	080099d5 	.word	0x080099d5
 8006de8:	2000001c 	.word	0x2000001c

08006dec <cleanup_stdio>:
 8006dec:	6841      	ldr	r1, [r0, #4]
 8006dee:	4b0c      	ldr	r3, [pc, #48]	@ (8006e20 <cleanup_stdio+0x34>)
 8006df0:	4299      	cmp	r1, r3
 8006df2:	b510      	push	{r4, lr}
 8006df4:	4604      	mov	r4, r0
 8006df6:	d001      	beq.n	8006dfc <cleanup_stdio+0x10>
 8006df8:	f002 fdec 	bl	80099d4 <_fflush_r>
 8006dfc:	68a1      	ldr	r1, [r4, #8]
 8006dfe:	4b09      	ldr	r3, [pc, #36]	@ (8006e24 <cleanup_stdio+0x38>)
 8006e00:	4299      	cmp	r1, r3
 8006e02:	d002      	beq.n	8006e0a <cleanup_stdio+0x1e>
 8006e04:	4620      	mov	r0, r4
 8006e06:	f002 fde5 	bl	80099d4 <_fflush_r>
 8006e0a:	68e1      	ldr	r1, [r4, #12]
 8006e0c:	4b06      	ldr	r3, [pc, #24]	@ (8006e28 <cleanup_stdio+0x3c>)
 8006e0e:	4299      	cmp	r1, r3
 8006e10:	d004      	beq.n	8006e1c <cleanup_stdio+0x30>
 8006e12:	4620      	mov	r0, r4
 8006e14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e18:	f002 bddc 	b.w	80099d4 <_fflush_r>
 8006e1c:	bd10      	pop	{r4, pc}
 8006e1e:	bf00      	nop
 8006e20:	200002f8 	.word	0x200002f8
 8006e24:	20000360 	.word	0x20000360
 8006e28:	200003c8 	.word	0x200003c8

08006e2c <global_stdio_init.part.0>:
 8006e2c:	b510      	push	{r4, lr}
 8006e2e:	4b0b      	ldr	r3, [pc, #44]	@ (8006e5c <global_stdio_init.part.0+0x30>)
 8006e30:	2104      	movs	r1, #4
 8006e32:	4c0b      	ldr	r4, [pc, #44]	@ (8006e60 <global_stdio_init.part.0+0x34>)
 8006e34:	4a0b      	ldr	r2, [pc, #44]	@ (8006e64 <global_stdio_init.part.0+0x38>)
 8006e36:	4620      	mov	r0, r4
 8006e38:	601a      	str	r2, [r3, #0]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	f7ff ff94 	bl	8006d68 <std>
 8006e40:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006e44:	2201      	movs	r2, #1
 8006e46:	2109      	movs	r1, #9
 8006e48:	f7ff ff8e 	bl	8006d68 <std>
 8006e4c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006e50:	2202      	movs	r2, #2
 8006e52:	2112      	movs	r1, #18
 8006e54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e58:	f7ff bf86 	b.w	8006d68 <std>
 8006e5c:	20000430 	.word	0x20000430
 8006e60:	200002f8 	.word	0x200002f8
 8006e64:	08006dd5 	.word	0x08006dd5

08006e68 <__sfp_lock_acquire>:
 8006e68:	4801      	ldr	r0, [pc, #4]	@ (8006e70 <__sfp_lock_acquire+0x8>)
 8006e6a:	f000 b922 	b.w	80070b2 <__retarget_lock_acquire_recursive>
 8006e6e:	bf00      	nop
 8006e70:	20000439 	.word	0x20000439

08006e74 <__sfp_lock_release>:
 8006e74:	4801      	ldr	r0, [pc, #4]	@ (8006e7c <__sfp_lock_release+0x8>)
 8006e76:	f000 b91d 	b.w	80070b4 <__retarget_lock_release_recursive>
 8006e7a:	bf00      	nop
 8006e7c:	20000439 	.word	0x20000439

08006e80 <__sinit>:
 8006e80:	b510      	push	{r4, lr}
 8006e82:	4604      	mov	r4, r0
 8006e84:	f7ff fff0 	bl	8006e68 <__sfp_lock_acquire>
 8006e88:	6a23      	ldr	r3, [r4, #32]
 8006e8a:	b11b      	cbz	r3, 8006e94 <__sinit+0x14>
 8006e8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e90:	f7ff bff0 	b.w	8006e74 <__sfp_lock_release>
 8006e94:	4b04      	ldr	r3, [pc, #16]	@ (8006ea8 <__sinit+0x28>)
 8006e96:	6223      	str	r3, [r4, #32]
 8006e98:	4b04      	ldr	r3, [pc, #16]	@ (8006eac <__sinit+0x2c>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d1f5      	bne.n	8006e8c <__sinit+0xc>
 8006ea0:	f7ff ffc4 	bl	8006e2c <global_stdio_init.part.0>
 8006ea4:	e7f2      	b.n	8006e8c <__sinit+0xc>
 8006ea6:	bf00      	nop
 8006ea8:	08006ded 	.word	0x08006ded
 8006eac:	20000430 	.word	0x20000430

08006eb0 <_fwalk_sglue>:
 8006eb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006eb4:	4607      	mov	r7, r0
 8006eb6:	4688      	mov	r8, r1
 8006eb8:	4614      	mov	r4, r2
 8006eba:	2600      	movs	r6, #0
 8006ebc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006ec0:	f1b9 0901 	subs.w	r9, r9, #1
 8006ec4:	d505      	bpl.n	8006ed2 <_fwalk_sglue+0x22>
 8006ec6:	6824      	ldr	r4, [r4, #0]
 8006ec8:	2c00      	cmp	r4, #0
 8006eca:	d1f7      	bne.n	8006ebc <_fwalk_sglue+0xc>
 8006ecc:	4630      	mov	r0, r6
 8006ece:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ed2:	89ab      	ldrh	r3, [r5, #12]
 8006ed4:	2b01      	cmp	r3, #1
 8006ed6:	d907      	bls.n	8006ee8 <_fwalk_sglue+0x38>
 8006ed8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006edc:	3301      	adds	r3, #1
 8006ede:	d003      	beq.n	8006ee8 <_fwalk_sglue+0x38>
 8006ee0:	4629      	mov	r1, r5
 8006ee2:	4638      	mov	r0, r7
 8006ee4:	47c0      	blx	r8
 8006ee6:	4306      	orrs	r6, r0
 8006ee8:	3568      	adds	r5, #104	@ 0x68
 8006eea:	e7e9      	b.n	8006ec0 <_fwalk_sglue+0x10>

08006eec <siprintf>:
 8006eec:	b40e      	push	{r1, r2, r3}
 8006eee:	b510      	push	{r4, lr}
 8006ef0:	b09d      	sub	sp, #116	@ 0x74
 8006ef2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006ef6:	2400      	movs	r4, #0
 8006ef8:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006efa:	9002      	str	r0, [sp, #8]
 8006efc:	9006      	str	r0, [sp, #24]
 8006efe:	9107      	str	r1, [sp, #28]
 8006f00:	9104      	str	r1, [sp, #16]
 8006f02:	4809      	ldr	r0, [pc, #36]	@ (8006f28 <siprintf+0x3c>)
 8006f04:	4909      	ldr	r1, [pc, #36]	@ (8006f2c <siprintf+0x40>)
 8006f06:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f0a:	9105      	str	r1, [sp, #20]
 8006f0c:	a902      	add	r1, sp, #8
 8006f0e:	6800      	ldr	r0, [r0, #0]
 8006f10:	9301      	str	r3, [sp, #4]
 8006f12:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006f14:	f002 fbde 	bl	80096d4 <_svfiprintf_r>
 8006f18:	9b02      	ldr	r3, [sp, #8]
 8006f1a:	701c      	strb	r4, [r3, #0]
 8006f1c:	b01d      	add	sp, #116	@ 0x74
 8006f1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f22:	b003      	add	sp, #12
 8006f24:	4770      	bx	lr
 8006f26:	bf00      	nop
 8006f28:	20000018 	.word	0x20000018
 8006f2c:	ffff0208 	.word	0xffff0208

08006f30 <__sread>:
 8006f30:	b510      	push	{r4, lr}
 8006f32:	460c      	mov	r4, r1
 8006f34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f38:	f000 f86c 	bl	8007014 <_read_r>
 8006f3c:	2800      	cmp	r0, #0
 8006f3e:	bfab      	itete	ge
 8006f40:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006f42:	89a3      	ldrhlt	r3, [r4, #12]
 8006f44:	181b      	addge	r3, r3, r0
 8006f46:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006f4a:	bfac      	ite	ge
 8006f4c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006f4e:	81a3      	strhlt	r3, [r4, #12]
 8006f50:	bd10      	pop	{r4, pc}

08006f52 <__swrite>:
 8006f52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f56:	461f      	mov	r7, r3
 8006f58:	898b      	ldrh	r3, [r1, #12]
 8006f5a:	4605      	mov	r5, r0
 8006f5c:	460c      	mov	r4, r1
 8006f5e:	05db      	lsls	r3, r3, #23
 8006f60:	4616      	mov	r6, r2
 8006f62:	d505      	bpl.n	8006f70 <__swrite+0x1e>
 8006f64:	2302      	movs	r3, #2
 8006f66:	2200      	movs	r2, #0
 8006f68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f6c:	f000 f840 	bl	8006ff0 <_lseek_r>
 8006f70:	89a3      	ldrh	r3, [r4, #12]
 8006f72:	4632      	mov	r2, r6
 8006f74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f78:	4628      	mov	r0, r5
 8006f7a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006f7e:	81a3      	strh	r3, [r4, #12]
 8006f80:	463b      	mov	r3, r7
 8006f82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f86:	f000 b857 	b.w	8007038 <_write_r>

08006f8a <__sseek>:
 8006f8a:	b510      	push	{r4, lr}
 8006f8c:	460c      	mov	r4, r1
 8006f8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f92:	f000 f82d 	bl	8006ff0 <_lseek_r>
 8006f96:	1c43      	adds	r3, r0, #1
 8006f98:	89a3      	ldrh	r3, [r4, #12]
 8006f9a:	bf15      	itete	ne
 8006f9c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006f9e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006fa2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006fa6:	81a3      	strheq	r3, [r4, #12]
 8006fa8:	bf18      	it	ne
 8006faa:	81a3      	strhne	r3, [r4, #12]
 8006fac:	bd10      	pop	{r4, pc}

08006fae <__sclose>:
 8006fae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fb2:	f000 b80d 	b.w	8006fd0 <_close_r>

08006fb6 <memset>:
 8006fb6:	4402      	add	r2, r0
 8006fb8:	4603      	mov	r3, r0
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d100      	bne.n	8006fc0 <memset+0xa>
 8006fbe:	4770      	bx	lr
 8006fc0:	f803 1b01 	strb.w	r1, [r3], #1
 8006fc4:	e7f9      	b.n	8006fba <memset+0x4>
	...

08006fc8 <_localeconv_r>:
 8006fc8:	4800      	ldr	r0, [pc, #0]	@ (8006fcc <_localeconv_r+0x4>)
 8006fca:	4770      	bx	lr
 8006fcc:	20000158 	.word	0x20000158

08006fd0 <_close_r>:
 8006fd0:	b538      	push	{r3, r4, r5, lr}
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	4d05      	ldr	r5, [pc, #20]	@ (8006fec <_close_r+0x1c>)
 8006fd6:	4604      	mov	r4, r0
 8006fd8:	4608      	mov	r0, r1
 8006fda:	602b      	str	r3, [r5, #0]
 8006fdc:	f7fa fb9d 	bl	800171a <_close>
 8006fe0:	1c43      	adds	r3, r0, #1
 8006fe2:	d102      	bne.n	8006fea <_close_r+0x1a>
 8006fe4:	682b      	ldr	r3, [r5, #0]
 8006fe6:	b103      	cbz	r3, 8006fea <_close_r+0x1a>
 8006fe8:	6023      	str	r3, [r4, #0]
 8006fea:	bd38      	pop	{r3, r4, r5, pc}
 8006fec:	20000434 	.word	0x20000434

08006ff0 <_lseek_r>:
 8006ff0:	b538      	push	{r3, r4, r5, lr}
 8006ff2:	4604      	mov	r4, r0
 8006ff4:	4d06      	ldr	r5, [pc, #24]	@ (8007010 <_lseek_r+0x20>)
 8006ff6:	4608      	mov	r0, r1
 8006ff8:	4611      	mov	r1, r2
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	602a      	str	r2, [r5, #0]
 8006ffe:	461a      	mov	r2, r3
 8007000:	f7fa fbb2 	bl	8001768 <_lseek>
 8007004:	1c43      	adds	r3, r0, #1
 8007006:	d102      	bne.n	800700e <_lseek_r+0x1e>
 8007008:	682b      	ldr	r3, [r5, #0]
 800700a:	b103      	cbz	r3, 800700e <_lseek_r+0x1e>
 800700c:	6023      	str	r3, [r4, #0]
 800700e:	bd38      	pop	{r3, r4, r5, pc}
 8007010:	20000434 	.word	0x20000434

08007014 <_read_r>:
 8007014:	b538      	push	{r3, r4, r5, lr}
 8007016:	4604      	mov	r4, r0
 8007018:	4d06      	ldr	r5, [pc, #24]	@ (8007034 <_read_r+0x20>)
 800701a:	4608      	mov	r0, r1
 800701c:	4611      	mov	r1, r2
 800701e:	2200      	movs	r2, #0
 8007020:	602a      	str	r2, [r5, #0]
 8007022:	461a      	mov	r2, r3
 8007024:	f7fa fb40 	bl	80016a8 <_read>
 8007028:	1c43      	adds	r3, r0, #1
 800702a:	d102      	bne.n	8007032 <_read_r+0x1e>
 800702c:	682b      	ldr	r3, [r5, #0]
 800702e:	b103      	cbz	r3, 8007032 <_read_r+0x1e>
 8007030:	6023      	str	r3, [r4, #0]
 8007032:	bd38      	pop	{r3, r4, r5, pc}
 8007034:	20000434 	.word	0x20000434

08007038 <_write_r>:
 8007038:	b538      	push	{r3, r4, r5, lr}
 800703a:	4604      	mov	r4, r0
 800703c:	4d06      	ldr	r5, [pc, #24]	@ (8007058 <_write_r+0x20>)
 800703e:	4608      	mov	r0, r1
 8007040:	4611      	mov	r1, r2
 8007042:	2200      	movs	r2, #0
 8007044:	602a      	str	r2, [r5, #0]
 8007046:	461a      	mov	r2, r3
 8007048:	f7fa fb4b 	bl	80016e2 <_write>
 800704c:	1c43      	adds	r3, r0, #1
 800704e:	d102      	bne.n	8007056 <_write_r+0x1e>
 8007050:	682b      	ldr	r3, [r5, #0]
 8007052:	b103      	cbz	r3, 8007056 <_write_r+0x1e>
 8007054:	6023      	str	r3, [r4, #0]
 8007056:	bd38      	pop	{r3, r4, r5, pc}
 8007058:	20000434 	.word	0x20000434

0800705c <__errno>:
 800705c:	4b01      	ldr	r3, [pc, #4]	@ (8007064 <__errno+0x8>)
 800705e:	6818      	ldr	r0, [r3, #0]
 8007060:	4770      	bx	lr
 8007062:	bf00      	nop
 8007064:	20000018 	.word	0x20000018

08007068 <__libc_init_array>:
 8007068:	b570      	push	{r4, r5, r6, lr}
 800706a:	4d0d      	ldr	r5, [pc, #52]	@ (80070a0 <__libc_init_array+0x38>)
 800706c:	2600      	movs	r6, #0
 800706e:	4c0d      	ldr	r4, [pc, #52]	@ (80070a4 <__libc_init_array+0x3c>)
 8007070:	1b64      	subs	r4, r4, r5
 8007072:	10a4      	asrs	r4, r4, #2
 8007074:	42a6      	cmp	r6, r4
 8007076:	d109      	bne.n	800708c <__libc_init_array+0x24>
 8007078:	4d0b      	ldr	r5, [pc, #44]	@ (80070a8 <__libc_init_array+0x40>)
 800707a:	2600      	movs	r6, #0
 800707c:	4c0b      	ldr	r4, [pc, #44]	@ (80070ac <__libc_init_array+0x44>)
 800707e:	f003 fb95 	bl	800a7ac <_init>
 8007082:	1b64      	subs	r4, r4, r5
 8007084:	10a4      	asrs	r4, r4, #2
 8007086:	42a6      	cmp	r6, r4
 8007088:	d105      	bne.n	8007096 <__libc_init_array+0x2e>
 800708a:	bd70      	pop	{r4, r5, r6, pc}
 800708c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007090:	3601      	adds	r6, #1
 8007092:	4798      	blx	r3
 8007094:	e7ee      	b.n	8007074 <__libc_init_array+0xc>
 8007096:	f855 3b04 	ldr.w	r3, [r5], #4
 800709a:	3601      	adds	r6, #1
 800709c:	4798      	blx	r3
 800709e:	e7f2      	b.n	8007086 <__libc_init_array+0x1e>
 80070a0:	0800ac84 	.word	0x0800ac84
 80070a4:	0800ac84 	.word	0x0800ac84
 80070a8:	0800ac84 	.word	0x0800ac84
 80070ac:	0800ac88 	.word	0x0800ac88

080070b0 <__retarget_lock_init_recursive>:
 80070b0:	4770      	bx	lr

080070b2 <__retarget_lock_acquire_recursive>:
 80070b2:	4770      	bx	lr

080070b4 <__retarget_lock_release_recursive>:
 80070b4:	4770      	bx	lr

080070b6 <memchr>:
 80070b6:	b2c9      	uxtb	r1, r1
 80070b8:	4603      	mov	r3, r0
 80070ba:	4402      	add	r2, r0
 80070bc:	b510      	push	{r4, lr}
 80070be:	4293      	cmp	r3, r2
 80070c0:	4618      	mov	r0, r3
 80070c2:	d101      	bne.n	80070c8 <memchr+0x12>
 80070c4:	2000      	movs	r0, #0
 80070c6:	e003      	b.n	80070d0 <memchr+0x1a>
 80070c8:	7804      	ldrb	r4, [r0, #0]
 80070ca:	3301      	adds	r3, #1
 80070cc:	428c      	cmp	r4, r1
 80070ce:	d1f6      	bne.n	80070be <memchr+0x8>
 80070d0:	bd10      	pop	{r4, pc}
	...

080070d4 <nanf>:
 80070d4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80070dc <nanf+0x8>
 80070d8:	4770      	bx	lr
 80070da:	bf00      	nop
 80070dc:	7fc00000 	.word	0x7fc00000

080070e0 <quorem>:
 80070e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070e4:	6903      	ldr	r3, [r0, #16]
 80070e6:	4607      	mov	r7, r0
 80070e8:	690c      	ldr	r4, [r1, #16]
 80070ea:	42a3      	cmp	r3, r4
 80070ec:	f2c0 8083 	blt.w	80071f6 <quorem+0x116>
 80070f0:	3c01      	subs	r4, #1
 80070f2:	f100 0514 	add.w	r5, r0, #20
 80070f6:	f101 0814 	add.w	r8, r1, #20
 80070fa:	00a3      	lsls	r3, r4, #2
 80070fc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007100:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007104:	9300      	str	r3, [sp, #0]
 8007106:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800710a:	9301      	str	r3, [sp, #4]
 800710c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007110:	3301      	adds	r3, #1
 8007112:	429a      	cmp	r2, r3
 8007114:	fbb2 f6f3 	udiv	r6, r2, r3
 8007118:	d331      	bcc.n	800717e <quorem+0x9e>
 800711a:	f04f 0a00 	mov.w	sl, #0
 800711e:	46c4      	mov	ip, r8
 8007120:	46ae      	mov	lr, r5
 8007122:	46d3      	mov	fp, sl
 8007124:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007128:	b298      	uxth	r0, r3
 800712a:	45e1      	cmp	r9, ip
 800712c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8007130:	fb06 a000 	mla	r0, r6, r0, sl
 8007134:	ea4f 4210 	mov.w	r2, r0, lsr #16
 8007138:	b280      	uxth	r0, r0
 800713a:	fb06 2303 	mla	r3, r6, r3, r2
 800713e:	f8de 2000 	ldr.w	r2, [lr]
 8007142:	b292      	uxth	r2, r2
 8007144:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007148:	eba2 0200 	sub.w	r2, r2, r0
 800714c:	b29b      	uxth	r3, r3
 800714e:	f8de 0000 	ldr.w	r0, [lr]
 8007152:	445a      	add	r2, fp
 8007154:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007158:	b292      	uxth	r2, r2
 800715a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800715e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007162:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007166:	f84e 2b04 	str.w	r2, [lr], #4
 800716a:	d2db      	bcs.n	8007124 <quorem+0x44>
 800716c:	9b00      	ldr	r3, [sp, #0]
 800716e:	58eb      	ldr	r3, [r5, r3]
 8007170:	b92b      	cbnz	r3, 800717e <quorem+0x9e>
 8007172:	9b01      	ldr	r3, [sp, #4]
 8007174:	3b04      	subs	r3, #4
 8007176:	429d      	cmp	r5, r3
 8007178:	461a      	mov	r2, r3
 800717a:	d330      	bcc.n	80071de <quorem+0xfe>
 800717c:	613c      	str	r4, [r7, #16]
 800717e:	4638      	mov	r0, r7
 8007180:	f001 f9d0 	bl	8008524 <__mcmp>
 8007184:	2800      	cmp	r0, #0
 8007186:	db26      	blt.n	80071d6 <quorem+0xf6>
 8007188:	4629      	mov	r1, r5
 800718a:	2000      	movs	r0, #0
 800718c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007190:	f8d1 c000 	ldr.w	ip, [r1]
 8007194:	fa1f fe82 	uxth.w	lr, r2
 8007198:	45c1      	cmp	r9, r8
 800719a:	fa1f f38c 	uxth.w	r3, ip
 800719e:	ea4f 4212 	mov.w	r2, r2, lsr #16
 80071a2:	eba3 030e 	sub.w	r3, r3, lr
 80071a6:	4403      	add	r3, r0
 80071a8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80071ac:	b29b      	uxth	r3, r3
 80071ae:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80071b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80071b6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80071ba:	f841 3b04 	str.w	r3, [r1], #4
 80071be:	d2e5      	bcs.n	800718c <quorem+0xac>
 80071c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80071c4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80071c8:	b922      	cbnz	r2, 80071d4 <quorem+0xf4>
 80071ca:	3b04      	subs	r3, #4
 80071cc:	429d      	cmp	r5, r3
 80071ce:	461a      	mov	r2, r3
 80071d0:	d30b      	bcc.n	80071ea <quorem+0x10a>
 80071d2:	613c      	str	r4, [r7, #16]
 80071d4:	3601      	adds	r6, #1
 80071d6:	4630      	mov	r0, r6
 80071d8:	b003      	add	sp, #12
 80071da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071de:	6812      	ldr	r2, [r2, #0]
 80071e0:	3b04      	subs	r3, #4
 80071e2:	2a00      	cmp	r2, #0
 80071e4:	d1ca      	bne.n	800717c <quorem+0x9c>
 80071e6:	3c01      	subs	r4, #1
 80071e8:	e7c5      	b.n	8007176 <quorem+0x96>
 80071ea:	6812      	ldr	r2, [r2, #0]
 80071ec:	3b04      	subs	r3, #4
 80071ee:	2a00      	cmp	r2, #0
 80071f0:	d1ef      	bne.n	80071d2 <quorem+0xf2>
 80071f2:	3c01      	subs	r4, #1
 80071f4:	e7ea      	b.n	80071cc <quorem+0xec>
 80071f6:	2000      	movs	r0, #0
 80071f8:	e7ee      	b.n	80071d8 <quorem+0xf8>
 80071fa:	0000      	movs	r0, r0
 80071fc:	0000      	movs	r0, r0
	...

08007200 <_dtoa_r>:
 8007200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007204:	69c7      	ldr	r7, [r0, #28]
 8007206:	b097      	sub	sp, #92	@ 0x5c
 8007208:	4681      	mov	r9, r0
 800720a:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800720c:	9107      	str	r1, [sp, #28]
 800720e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007210:	9311      	str	r3, [sp, #68]	@ 0x44
 8007212:	ec55 4b10 	vmov	r4, r5, d0
 8007216:	ed8d 0b04 	vstr	d0, [sp, #16]
 800721a:	b97f      	cbnz	r7, 800723c <_dtoa_r+0x3c>
 800721c:	2010      	movs	r0, #16
 800721e:	f000 fe0b 	bl	8007e38 <malloc>
 8007222:	4602      	mov	r2, r0
 8007224:	f8c9 001c 	str.w	r0, [r9, #28]
 8007228:	b920      	cbnz	r0, 8007234 <_dtoa_r+0x34>
 800722a:	4ba9      	ldr	r3, [pc, #676]	@ (80074d0 <_dtoa_r+0x2d0>)
 800722c:	21ef      	movs	r1, #239	@ 0xef
 800722e:	48a9      	ldr	r0, [pc, #676]	@ (80074d4 <_dtoa_r+0x2d4>)
 8007230:	f002 fc4a 	bl	8009ac8 <__assert_func>
 8007234:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007238:	6007      	str	r7, [r0, #0]
 800723a:	60c7      	str	r7, [r0, #12]
 800723c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007240:	6819      	ldr	r1, [r3, #0]
 8007242:	b159      	cbz	r1, 800725c <_dtoa_r+0x5c>
 8007244:	685a      	ldr	r2, [r3, #4]
 8007246:	2301      	movs	r3, #1
 8007248:	4648      	mov	r0, r9
 800724a:	4093      	lsls	r3, r2
 800724c:	604a      	str	r2, [r1, #4]
 800724e:	608b      	str	r3, [r1, #8]
 8007250:	f000 fee8 	bl	8008024 <_Bfree>
 8007254:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007258:	2200      	movs	r2, #0
 800725a:	601a      	str	r2, [r3, #0]
 800725c:	1e2b      	subs	r3, r5, #0
 800725e:	bfb7      	itett	lt
 8007260:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007264:	2300      	movge	r3, #0
 8007266:	2201      	movlt	r2, #1
 8007268:	9305      	strlt	r3, [sp, #20]
 800726a:	bfa8      	it	ge
 800726c:	6033      	strge	r3, [r6, #0]
 800726e:	9f05      	ldr	r7, [sp, #20]
 8007270:	4b99      	ldr	r3, [pc, #612]	@ (80074d8 <_dtoa_r+0x2d8>)
 8007272:	bfb8      	it	lt
 8007274:	6032      	strlt	r2, [r6, #0]
 8007276:	43bb      	bics	r3, r7
 8007278:	d112      	bne.n	80072a0 <_dtoa_r+0xa0>
 800727a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800727e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007280:	6013      	str	r3, [r2, #0]
 8007282:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007286:	4323      	orrs	r3, r4
 8007288:	f000 855a 	beq.w	8007d40 <_dtoa_r+0xb40>
 800728c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800728e:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80074ec <_dtoa_r+0x2ec>
 8007292:	2b00      	cmp	r3, #0
 8007294:	f000 855c 	beq.w	8007d50 <_dtoa_r+0xb50>
 8007298:	f10a 0303 	add.w	r3, sl, #3
 800729c:	f000 bd56 	b.w	8007d4c <_dtoa_r+0xb4c>
 80072a0:	ed9d 7b04 	vldr	d7, [sp, #16]
 80072a4:	2200      	movs	r2, #0
 80072a6:	2300      	movs	r3, #0
 80072a8:	ec51 0b17 	vmov	r0, r1, d7
 80072ac:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80072b0:	f7f9 fbee 	bl	8000a90 <__aeabi_dcmpeq>
 80072b4:	4680      	mov	r8, r0
 80072b6:	b158      	cbz	r0, 80072d0 <_dtoa_r+0xd0>
 80072b8:	2301      	movs	r3, #1
 80072ba:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80072bc:	6013      	str	r3, [r2, #0]
 80072be:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80072c0:	b113      	cbz	r3, 80072c8 <_dtoa_r+0xc8>
 80072c2:	4b86      	ldr	r3, [pc, #536]	@ (80074dc <_dtoa_r+0x2dc>)
 80072c4:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80072c6:	6013      	str	r3, [r2, #0]
 80072c8:	f8df a224 	ldr.w	sl, [pc, #548]	@ 80074f0 <_dtoa_r+0x2f0>
 80072cc:	f000 bd40 	b.w	8007d50 <_dtoa_r+0xb50>
 80072d0:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80072d4:	aa14      	add	r2, sp, #80	@ 0x50
 80072d6:	a915      	add	r1, sp, #84	@ 0x54
 80072d8:	4648      	mov	r0, r9
 80072da:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80072de:	f001 fa49 	bl	8008774 <__d2b>
 80072e2:	9002      	str	r0, [sp, #8]
 80072e4:	2e00      	cmp	r6, #0
 80072e6:	d076      	beq.n	80073d6 <_dtoa_r+0x1d6>
 80072e8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80072ea:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80072ee:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80072f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80072f6:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80072fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80072fe:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007302:	4619      	mov	r1, r3
 8007304:	2200      	movs	r2, #0
 8007306:	4b76      	ldr	r3, [pc, #472]	@ (80074e0 <_dtoa_r+0x2e0>)
 8007308:	f7f8 ffa2 	bl	8000250 <__aeabi_dsub>
 800730c:	a36a      	add	r3, pc, #424	@ (adr r3, 80074b8 <_dtoa_r+0x2b8>)
 800730e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007312:	f7f9 f955 	bl	80005c0 <__aeabi_dmul>
 8007316:	a36a      	add	r3, pc, #424	@ (adr r3, 80074c0 <_dtoa_r+0x2c0>)
 8007318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800731c:	f7f8 ff9a 	bl	8000254 <__adddf3>
 8007320:	4604      	mov	r4, r0
 8007322:	460d      	mov	r5, r1
 8007324:	4630      	mov	r0, r6
 8007326:	f7f9 f8e1 	bl	80004ec <__aeabi_i2d>
 800732a:	a367      	add	r3, pc, #412	@ (adr r3, 80074c8 <_dtoa_r+0x2c8>)
 800732c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007330:	f7f9 f946 	bl	80005c0 <__aeabi_dmul>
 8007334:	4602      	mov	r2, r0
 8007336:	460b      	mov	r3, r1
 8007338:	4620      	mov	r0, r4
 800733a:	4629      	mov	r1, r5
 800733c:	f7f8 ff8a 	bl	8000254 <__adddf3>
 8007340:	4604      	mov	r4, r0
 8007342:	460d      	mov	r5, r1
 8007344:	f7f9 fbec 	bl	8000b20 <__aeabi_d2iz>
 8007348:	2200      	movs	r2, #0
 800734a:	4607      	mov	r7, r0
 800734c:	2300      	movs	r3, #0
 800734e:	4620      	mov	r0, r4
 8007350:	4629      	mov	r1, r5
 8007352:	f7f9 fba7 	bl	8000aa4 <__aeabi_dcmplt>
 8007356:	b140      	cbz	r0, 800736a <_dtoa_r+0x16a>
 8007358:	4638      	mov	r0, r7
 800735a:	f7f9 f8c7 	bl	80004ec <__aeabi_i2d>
 800735e:	4622      	mov	r2, r4
 8007360:	462b      	mov	r3, r5
 8007362:	f7f9 fb95 	bl	8000a90 <__aeabi_dcmpeq>
 8007366:	b900      	cbnz	r0, 800736a <_dtoa_r+0x16a>
 8007368:	3f01      	subs	r7, #1
 800736a:	2f16      	cmp	r7, #22
 800736c:	d852      	bhi.n	8007414 <_dtoa_r+0x214>
 800736e:	4b5d      	ldr	r3, [pc, #372]	@ (80074e4 <_dtoa_r+0x2e4>)
 8007370:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007374:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800737c:	f7f9 fb92 	bl	8000aa4 <__aeabi_dcmplt>
 8007380:	2800      	cmp	r0, #0
 8007382:	d049      	beq.n	8007418 <_dtoa_r+0x218>
 8007384:	3f01      	subs	r7, #1
 8007386:	2300      	movs	r3, #0
 8007388:	9310      	str	r3, [sp, #64]	@ 0x40
 800738a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800738c:	1b9b      	subs	r3, r3, r6
 800738e:	1e5a      	subs	r2, r3, #1
 8007390:	bf4c      	ite	mi
 8007392:	f1c3 0301 	rsbmi	r3, r3, #1
 8007396:	2300      	movpl	r3, #0
 8007398:	9206      	str	r2, [sp, #24]
 800739a:	bf45      	ittet	mi
 800739c:	9300      	strmi	r3, [sp, #0]
 800739e:	2300      	movmi	r3, #0
 80073a0:	9300      	strpl	r3, [sp, #0]
 80073a2:	9306      	strmi	r3, [sp, #24]
 80073a4:	2f00      	cmp	r7, #0
 80073a6:	db39      	blt.n	800741c <_dtoa_r+0x21c>
 80073a8:	9b06      	ldr	r3, [sp, #24]
 80073aa:	970d      	str	r7, [sp, #52]	@ 0x34
 80073ac:	443b      	add	r3, r7
 80073ae:	9306      	str	r3, [sp, #24]
 80073b0:	2300      	movs	r3, #0
 80073b2:	9308      	str	r3, [sp, #32]
 80073b4:	9b07      	ldr	r3, [sp, #28]
 80073b6:	2b09      	cmp	r3, #9
 80073b8:	d863      	bhi.n	8007482 <_dtoa_r+0x282>
 80073ba:	2b05      	cmp	r3, #5
 80073bc:	bfc5      	ittet	gt
 80073be:	3b04      	subgt	r3, #4
 80073c0:	2400      	movgt	r4, #0
 80073c2:	2401      	movle	r4, #1
 80073c4:	9307      	strgt	r3, [sp, #28]
 80073c6:	9b07      	ldr	r3, [sp, #28]
 80073c8:	3b02      	subs	r3, #2
 80073ca:	2b03      	cmp	r3, #3
 80073cc:	d865      	bhi.n	800749a <_dtoa_r+0x29a>
 80073ce:	e8df f003 	tbb	[pc, r3]
 80073d2:	5654      	.short	0x5654
 80073d4:	2d39      	.short	0x2d39
 80073d6:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80073da:	441e      	add	r6, r3
 80073dc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80073e0:	2b20      	cmp	r3, #32
 80073e2:	bfc9      	itett	gt
 80073e4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80073e8:	f1c3 0320 	rsble	r3, r3, #32
 80073ec:	409f      	lslgt	r7, r3
 80073ee:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80073f2:	bfd8      	it	le
 80073f4:	fa04 f003 	lslle.w	r0, r4, r3
 80073f8:	f106 36ff 	add.w	r6, r6, #4294967295
 80073fc:	bfc4      	itt	gt
 80073fe:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007402:	ea47 0003 	orrgt.w	r0, r7, r3
 8007406:	f7f9 f861 	bl	80004cc <__aeabi_ui2d>
 800740a:	2201      	movs	r2, #1
 800740c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007410:	9212      	str	r2, [sp, #72]	@ 0x48
 8007412:	e776      	b.n	8007302 <_dtoa_r+0x102>
 8007414:	2301      	movs	r3, #1
 8007416:	e7b7      	b.n	8007388 <_dtoa_r+0x188>
 8007418:	9010      	str	r0, [sp, #64]	@ 0x40
 800741a:	e7b6      	b.n	800738a <_dtoa_r+0x18a>
 800741c:	9b00      	ldr	r3, [sp, #0]
 800741e:	1bdb      	subs	r3, r3, r7
 8007420:	9300      	str	r3, [sp, #0]
 8007422:	427b      	negs	r3, r7
 8007424:	9308      	str	r3, [sp, #32]
 8007426:	2300      	movs	r3, #0
 8007428:	930d      	str	r3, [sp, #52]	@ 0x34
 800742a:	e7c3      	b.n	80073b4 <_dtoa_r+0x1b4>
 800742c:	2301      	movs	r3, #1
 800742e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007430:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007432:	eb07 0b03 	add.w	fp, r7, r3
 8007436:	f10b 0301 	add.w	r3, fp, #1
 800743a:	2b01      	cmp	r3, #1
 800743c:	9303      	str	r3, [sp, #12]
 800743e:	bfb8      	it	lt
 8007440:	2301      	movlt	r3, #1
 8007442:	e006      	b.n	8007452 <_dtoa_r+0x252>
 8007444:	2301      	movs	r3, #1
 8007446:	9309      	str	r3, [sp, #36]	@ 0x24
 8007448:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800744a:	2b00      	cmp	r3, #0
 800744c:	dd28      	ble.n	80074a0 <_dtoa_r+0x2a0>
 800744e:	469b      	mov	fp, r3
 8007450:	9303      	str	r3, [sp, #12]
 8007452:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007456:	2100      	movs	r1, #0
 8007458:	2204      	movs	r2, #4
 800745a:	f102 0514 	add.w	r5, r2, #20
 800745e:	429d      	cmp	r5, r3
 8007460:	d926      	bls.n	80074b0 <_dtoa_r+0x2b0>
 8007462:	6041      	str	r1, [r0, #4]
 8007464:	4648      	mov	r0, r9
 8007466:	f000 fd9d 	bl	8007fa4 <_Balloc>
 800746a:	4682      	mov	sl, r0
 800746c:	2800      	cmp	r0, #0
 800746e:	d141      	bne.n	80074f4 <_dtoa_r+0x2f4>
 8007470:	4b1d      	ldr	r3, [pc, #116]	@ (80074e8 <_dtoa_r+0x2e8>)
 8007472:	4602      	mov	r2, r0
 8007474:	f240 11af 	movw	r1, #431	@ 0x1af
 8007478:	e6d9      	b.n	800722e <_dtoa_r+0x2e>
 800747a:	2300      	movs	r3, #0
 800747c:	e7e3      	b.n	8007446 <_dtoa_r+0x246>
 800747e:	2300      	movs	r3, #0
 8007480:	e7d5      	b.n	800742e <_dtoa_r+0x22e>
 8007482:	2401      	movs	r4, #1
 8007484:	2300      	movs	r3, #0
 8007486:	9409      	str	r4, [sp, #36]	@ 0x24
 8007488:	9307      	str	r3, [sp, #28]
 800748a:	f04f 3bff 	mov.w	fp, #4294967295
 800748e:	2200      	movs	r2, #0
 8007490:	2312      	movs	r3, #18
 8007492:	f8cd b00c 	str.w	fp, [sp, #12]
 8007496:	920c      	str	r2, [sp, #48]	@ 0x30
 8007498:	e7db      	b.n	8007452 <_dtoa_r+0x252>
 800749a:	2301      	movs	r3, #1
 800749c:	9309      	str	r3, [sp, #36]	@ 0x24
 800749e:	e7f4      	b.n	800748a <_dtoa_r+0x28a>
 80074a0:	f04f 0b01 	mov.w	fp, #1
 80074a4:	465b      	mov	r3, fp
 80074a6:	f8cd b00c 	str.w	fp, [sp, #12]
 80074aa:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80074ae:	e7d0      	b.n	8007452 <_dtoa_r+0x252>
 80074b0:	3101      	adds	r1, #1
 80074b2:	0052      	lsls	r2, r2, #1
 80074b4:	e7d1      	b.n	800745a <_dtoa_r+0x25a>
 80074b6:	bf00      	nop
 80074b8:	636f4361 	.word	0x636f4361
 80074bc:	3fd287a7 	.word	0x3fd287a7
 80074c0:	8b60c8b3 	.word	0x8b60c8b3
 80074c4:	3fc68a28 	.word	0x3fc68a28
 80074c8:	509f79fb 	.word	0x509f79fb
 80074cc:	3fd34413 	.word	0x3fd34413
 80074d0:	0800a896 	.word	0x0800a896
 80074d4:	0800a8ad 	.word	0x0800a8ad
 80074d8:	7ff00000 	.word	0x7ff00000
 80074dc:	0800a861 	.word	0x0800a861
 80074e0:	3ff80000 	.word	0x3ff80000
 80074e4:	0800aa60 	.word	0x0800aa60
 80074e8:	0800a905 	.word	0x0800a905
 80074ec:	0800a892 	.word	0x0800a892
 80074f0:	0800a860 	.word	0x0800a860
 80074f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80074f8:	6018      	str	r0, [r3, #0]
 80074fa:	9b03      	ldr	r3, [sp, #12]
 80074fc:	2b0e      	cmp	r3, #14
 80074fe:	f200 80a1 	bhi.w	8007644 <_dtoa_r+0x444>
 8007502:	2c00      	cmp	r4, #0
 8007504:	f000 809e 	beq.w	8007644 <_dtoa_r+0x444>
 8007508:	2f00      	cmp	r7, #0
 800750a:	dd33      	ble.n	8007574 <_dtoa_r+0x374>
 800750c:	f007 020f 	and.w	r2, r7, #15
 8007510:	4b9b      	ldr	r3, [pc, #620]	@ (8007780 <_dtoa_r+0x580>)
 8007512:	05f8      	lsls	r0, r7, #23
 8007514:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007518:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800751c:	ed93 7b00 	vldr	d7, [r3]
 8007520:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007524:	d516      	bpl.n	8007554 <_dtoa_r+0x354>
 8007526:	4b97      	ldr	r3, [pc, #604]	@ (8007784 <_dtoa_r+0x584>)
 8007528:	f004 040f 	and.w	r4, r4, #15
 800752c:	2603      	movs	r6, #3
 800752e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007532:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007536:	f7f9 f96d 	bl	8000814 <__aeabi_ddiv>
 800753a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800753e:	4d91      	ldr	r5, [pc, #580]	@ (8007784 <_dtoa_r+0x584>)
 8007540:	b954      	cbnz	r4, 8007558 <_dtoa_r+0x358>
 8007542:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007546:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800754a:	f7f9 f963 	bl	8000814 <__aeabi_ddiv>
 800754e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007552:	e028      	b.n	80075a6 <_dtoa_r+0x3a6>
 8007554:	2602      	movs	r6, #2
 8007556:	e7f2      	b.n	800753e <_dtoa_r+0x33e>
 8007558:	07e1      	lsls	r1, r4, #31
 800755a:	d508      	bpl.n	800756e <_dtoa_r+0x36e>
 800755c:	3601      	adds	r6, #1
 800755e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007562:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007566:	f7f9 f82b 	bl	80005c0 <__aeabi_dmul>
 800756a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800756e:	1064      	asrs	r4, r4, #1
 8007570:	3508      	adds	r5, #8
 8007572:	e7e5      	b.n	8007540 <_dtoa_r+0x340>
 8007574:	f000 80af 	beq.w	80076d6 <_dtoa_r+0x4d6>
 8007578:	427c      	negs	r4, r7
 800757a:	4b81      	ldr	r3, [pc, #516]	@ (8007780 <_dtoa_r+0x580>)
 800757c:	4d81      	ldr	r5, [pc, #516]	@ (8007784 <_dtoa_r+0x584>)
 800757e:	2602      	movs	r6, #2
 8007580:	f004 020f 	and.w	r2, r4, #15
 8007584:	1124      	asrs	r4, r4, #4
 8007586:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800758a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800758e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007592:	f7f9 f815 	bl	80005c0 <__aeabi_dmul>
 8007596:	2300      	movs	r3, #0
 8007598:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800759c:	2c00      	cmp	r4, #0
 800759e:	f040 808f 	bne.w	80076c0 <_dtoa_r+0x4c0>
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d1d3      	bne.n	800754e <_dtoa_r+0x34e>
 80075a6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80075a8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	f000 8094 	beq.w	80076da <_dtoa_r+0x4da>
 80075b2:	2200      	movs	r2, #0
 80075b4:	4b74      	ldr	r3, [pc, #464]	@ (8007788 <_dtoa_r+0x588>)
 80075b6:	4620      	mov	r0, r4
 80075b8:	4629      	mov	r1, r5
 80075ba:	f7f9 fa73 	bl	8000aa4 <__aeabi_dcmplt>
 80075be:	2800      	cmp	r0, #0
 80075c0:	f000 808b 	beq.w	80076da <_dtoa_r+0x4da>
 80075c4:	9b03      	ldr	r3, [sp, #12]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	f000 8087 	beq.w	80076da <_dtoa_r+0x4da>
 80075cc:	f1bb 0f00 	cmp.w	fp, #0
 80075d0:	dd34      	ble.n	800763c <_dtoa_r+0x43c>
 80075d2:	4620      	mov	r0, r4
 80075d4:	f107 38ff 	add.w	r8, r7, #4294967295
 80075d8:	3601      	adds	r6, #1
 80075da:	465c      	mov	r4, fp
 80075dc:	2200      	movs	r2, #0
 80075de:	4b6b      	ldr	r3, [pc, #428]	@ (800778c <_dtoa_r+0x58c>)
 80075e0:	4629      	mov	r1, r5
 80075e2:	f7f8 ffed 	bl	80005c0 <__aeabi_dmul>
 80075e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80075ea:	4630      	mov	r0, r6
 80075ec:	f7f8 ff7e 	bl	80004ec <__aeabi_i2d>
 80075f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80075f4:	f7f8 ffe4 	bl	80005c0 <__aeabi_dmul>
 80075f8:	2200      	movs	r2, #0
 80075fa:	4b65      	ldr	r3, [pc, #404]	@ (8007790 <_dtoa_r+0x590>)
 80075fc:	f7f8 fe2a 	bl	8000254 <__adddf3>
 8007600:	4605      	mov	r5, r0
 8007602:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007606:	2c00      	cmp	r4, #0
 8007608:	d16a      	bne.n	80076e0 <_dtoa_r+0x4e0>
 800760a:	2200      	movs	r2, #0
 800760c:	4b61      	ldr	r3, [pc, #388]	@ (8007794 <_dtoa_r+0x594>)
 800760e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007612:	f7f8 fe1d 	bl	8000250 <__aeabi_dsub>
 8007616:	4602      	mov	r2, r0
 8007618:	460b      	mov	r3, r1
 800761a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800761e:	462a      	mov	r2, r5
 8007620:	4633      	mov	r3, r6
 8007622:	f7f9 fa5d 	bl	8000ae0 <__aeabi_dcmpgt>
 8007626:	2800      	cmp	r0, #0
 8007628:	f040 8298 	bne.w	8007b5c <_dtoa_r+0x95c>
 800762c:	462a      	mov	r2, r5
 800762e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007632:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007636:	f7f9 fa35 	bl	8000aa4 <__aeabi_dcmplt>
 800763a:	bb38      	cbnz	r0, 800768c <_dtoa_r+0x48c>
 800763c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007640:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007644:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007646:	2b00      	cmp	r3, #0
 8007648:	f2c0 8157 	blt.w	80078fa <_dtoa_r+0x6fa>
 800764c:	2f0e      	cmp	r7, #14
 800764e:	f300 8154 	bgt.w	80078fa <_dtoa_r+0x6fa>
 8007652:	4b4b      	ldr	r3, [pc, #300]	@ (8007780 <_dtoa_r+0x580>)
 8007654:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007658:	ed93 7b00 	vldr	d7, [r3]
 800765c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800765e:	2b00      	cmp	r3, #0
 8007660:	ed8d 7b00 	vstr	d7, [sp]
 8007664:	f280 80e5 	bge.w	8007832 <_dtoa_r+0x632>
 8007668:	9b03      	ldr	r3, [sp, #12]
 800766a:	2b00      	cmp	r3, #0
 800766c:	f300 80e1 	bgt.w	8007832 <_dtoa_r+0x632>
 8007670:	d10c      	bne.n	800768c <_dtoa_r+0x48c>
 8007672:	2200      	movs	r2, #0
 8007674:	4b47      	ldr	r3, [pc, #284]	@ (8007794 <_dtoa_r+0x594>)
 8007676:	ec51 0b17 	vmov	r0, r1, d7
 800767a:	f7f8 ffa1 	bl	80005c0 <__aeabi_dmul>
 800767e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007682:	f7f9 fa23 	bl	8000acc <__aeabi_dcmpge>
 8007686:	2800      	cmp	r0, #0
 8007688:	f000 8266 	beq.w	8007b58 <_dtoa_r+0x958>
 800768c:	2400      	movs	r4, #0
 800768e:	4625      	mov	r5, r4
 8007690:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007692:	4656      	mov	r6, sl
 8007694:	ea6f 0803 	mvn.w	r8, r3
 8007698:	2700      	movs	r7, #0
 800769a:	4621      	mov	r1, r4
 800769c:	4648      	mov	r0, r9
 800769e:	f000 fcc1 	bl	8008024 <_Bfree>
 80076a2:	2d00      	cmp	r5, #0
 80076a4:	f000 80bd 	beq.w	8007822 <_dtoa_r+0x622>
 80076a8:	b12f      	cbz	r7, 80076b6 <_dtoa_r+0x4b6>
 80076aa:	42af      	cmp	r7, r5
 80076ac:	d003      	beq.n	80076b6 <_dtoa_r+0x4b6>
 80076ae:	4639      	mov	r1, r7
 80076b0:	4648      	mov	r0, r9
 80076b2:	f000 fcb7 	bl	8008024 <_Bfree>
 80076b6:	4629      	mov	r1, r5
 80076b8:	4648      	mov	r0, r9
 80076ba:	f000 fcb3 	bl	8008024 <_Bfree>
 80076be:	e0b0      	b.n	8007822 <_dtoa_r+0x622>
 80076c0:	07e2      	lsls	r2, r4, #31
 80076c2:	d505      	bpl.n	80076d0 <_dtoa_r+0x4d0>
 80076c4:	3601      	adds	r6, #1
 80076c6:	e9d5 2300 	ldrd	r2, r3, [r5]
 80076ca:	f7f8 ff79 	bl	80005c0 <__aeabi_dmul>
 80076ce:	2301      	movs	r3, #1
 80076d0:	1064      	asrs	r4, r4, #1
 80076d2:	3508      	adds	r5, #8
 80076d4:	e762      	b.n	800759c <_dtoa_r+0x39c>
 80076d6:	2602      	movs	r6, #2
 80076d8:	e765      	b.n	80075a6 <_dtoa_r+0x3a6>
 80076da:	46b8      	mov	r8, r7
 80076dc:	9c03      	ldr	r4, [sp, #12]
 80076de:	e784      	b.n	80075ea <_dtoa_r+0x3ea>
 80076e0:	4b27      	ldr	r3, [pc, #156]	@ (8007780 <_dtoa_r+0x580>)
 80076e2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80076e4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80076e8:	4454      	add	r4, sl
 80076ea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80076ee:	2900      	cmp	r1, #0
 80076f0:	d054      	beq.n	800779c <_dtoa_r+0x59c>
 80076f2:	2000      	movs	r0, #0
 80076f4:	4928      	ldr	r1, [pc, #160]	@ (8007798 <_dtoa_r+0x598>)
 80076f6:	f7f9 f88d 	bl	8000814 <__aeabi_ddiv>
 80076fa:	4633      	mov	r3, r6
 80076fc:	4656      	mov	r6, sl
 80076fe:	462a      	mov	r2, r5
 8007700:	f7f8 fda6 	bl	8000250 <__aeabi_dsub>
 8007704:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007708:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800770c:	f7f9 fa08 	bl	8000b20 <__aeabi_d2iz>
 8007710:	4605      	mov	r5, r0
 8007712:	f7f8 feeb 	bl	80004ec <__aeabi_i2d>
 8007716:	4602      	mov	r2, r0
 8007718:	460b      	mov	r3, r1
 800771a:	3530      	adds	r5, #48	@ 0x30
 800771c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007720:	f7f8 fd96 	bl	8000250 <__aeabi_dsub>
 8007724:	4602      	mov	r2, r0
 8007726:	460b      	mov	r3, r1
 8007728:	f806 5b01 	strb.w	r5, [r6], #1
 800772c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007730:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007734:	f7f9 f9b6 	bl	8000aa4 <__aeabi_dcmplt>
 8007738:	2800      	cmp	r0, #0
 800773a:	d172      	bne.n	8007822 <_dtoa_r+0x622>
 800773c:	2000      	movs	r0, #0
 800773e:	4912      	ldr	r1, [pc, #72]	@ (8007788 <_dtoa_r+0x588>)
 8007740:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007744:	f7f8 fd84 	bl	8000250 <__aeabi_dsub>
 8007748:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800774c:	f7f9 f9aa 	bl	8000aa4 <__aeabi_dcmplt>
 8007750:	2800      	cmp	r0, #0
 8007752:	f040 80b4 	bne.w	80078be <_dtoa_r+0x6be>
 8007756:	42a6      	cmp	r6, r4
 8007758:	f43f af70 	beq.w	800763c <_dtoa_r+0x43c>
 800775c:	2200      	movs	r2, #0
 800775e:	4b0b      	ldr	r3, [pc, #44]	@ (800778c <_dtoa_r+0x58c>)
 8007760:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007764:	f7f8 ff2c 	bl	80005c0 <__aeabi_dmul>
 8007768:	2200      	movs	r2, #0
 800776a:	4b08      	ldr	r3, [pc, #32]	@ (800778c <_dtoa_r+0x58c>)
 800776c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007770:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007774:	f7f8 ff24 	bl	80005c0 <__aeabi_dmul>
 8007778:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800777c:	e7c4      	b.n	8007708 <_dtoa_r+0x508>
 800777e:	bf00      	nop
 8007780:	0800aa60 	.word	0x0800aa60
 8007784:	0800aa38 	.word	0x0800aa38
 8007788:	3ff00000 	.word	0x3ff00000
 800778c:	40240000 	.word	0x40240000
 8007790:	401c0000 	.word	0x401c0000
 8007794:	40140000 	.word	0x40140000
 8007798:	3fe00000 	.word	0x3fe00000
 800779c:	4631      	mov	r1, r6
 800779e:	4656      	mov	r6, sl
 80077a0:	4628      	mov	r0, r5
 80077a2:	f7f8 ff0d 	bl	80005c0 <__aeabi_dmul>
 80077a6:	9413      	str	r4, [sp, #76]	@ 0x4c
 80077a8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80077ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077b0:	f7f9 f9b6 	bl	8000b20 <__aeabi_d2iz>
 80077b4:	4605      	mov	r5, r0
 80077b6:	f7f8 fe99 	bl	80004ec <__aeabi_i2d>
 80077ba:	4602      	mov	r2, r0
 80077bc:	3530      	adds	r5, #48	@ 0x30
 80077be:	460b      	mov	r3, r1
 80077c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077c4:	f7f8 fd44 	bl	8000250 <__aeabi_dsub>
 80077c8:	f806 5b01 	strb.w	r5, [r6], #1
 80077cc:	4602      	mov	r2, r0
 80077ce:	460b      	mov	r3, r1
 80077d0:	42a6      	cmp	r6, r4
 80077d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80077d6:	f04f 0200 	mov.w	r2, #0
 80077da:	d124      	bne.n	8007826 <_dtoa_r+0x626>
 80077dc:	4baf      	ldr	r3, [pc, #700]	@ (8007a9c <_dtoa_r+0x89c>)
 80077de:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80077e2:	f7f8 fd37 	bl	8000254 <__adddf3>
 80077e6:	4602      	mov	r2, r0
 80077e8:	460b      	mov	r3, r1
 80077ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077ee:	f7f9 f977 	bl	8000ae0 <__aeabi_dcmpgt>
 80077f2:	2800      	cmp	r0, #0
 80077f4:	d163      	bne.n	80078be <_dtoa_r+0x6be>
 80077f6:	2000      	movs	r0, #0
 80077f8:	49a8      	ldr	r1, [pc, #672]	@ (8007a9c <_dtoa_r+0x89c>)
 80077fa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80077fe:	f7f8 fd27 	bl	8000250 <__aeabi_dsub>
 8007802:	4602      	mov	r2, r0
 8007804:	460b      	mov	r3, r1
 8007806:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800780a:	f7f9 f94b 	bl	8000aa4 <__aeabi_dcmplt>
 800780e:	2800      	cmp	r0, #0
 8007810:	f43f af14 	beq.w	800763c <_dtoa_r+0x43c>
 8007814:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007816:	1e73      	subs	r3, r6, #1
 8007818:	9313      	str	r3, [sp, #76]	@ 0x4c
 800781a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800781e:	2b30      	cmp	r3, #48	@ 0x30
 8007820:	d0f8      	beq.n	8007814 <_dtoa_r+0x614>
 8007822:	4647      	mov	r7, r8
 8007824:	e03b      	b.n	800789e <_dtoa_r+0x69e>
 8007826:	4b9e      	ldr	r3, [pc, #632]	@ (8007aa0 <_dtoa_r+0x8a0>)
 8007828:	f7f8 feca 	bl	80005c0 <__aeabi_dmul>
 800782c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007830:	e7bc      	b.n	80077ac <_dtoa_r+0x5ac>
 8007832:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007836:	4656      	mov	r6, sl
 8007838:	4620      	mov	r0, r4
 800783a:	4629      	mov	r1, r5
 800783c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007840:	f7f8 ffe8 	bl	8000814 <__aeabi_ddiv>
 8007844:	f7f9 f96c 	bl	8000b20 <__aeabi_d2iz>
 8007848:	4680      	mov	r8, r0
 800784a:	f7f8 fe4f 	bl	80004ec <__aeabi_i2d>
 800784e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007852:	f7f8 feb5 	bl	80005c0 <__aeabi_dmul>
 8007856:	4602      	mov	r2, r0
 8007858:	4620      	mov	r0, r4
 800785a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800785e:	460b      	mov	r3, r1
 8007860:	4629      	mov	r1, r5
 8007862:	f7f8 fcf5 	bl	8000250 <__aeabi_dsub>
 8007866:	9d03      	ldr	r5, [sp, #12]
 8007868:	f806 4b01 	strb.w	r4, [r6], #1
 800786c:	eba6 040a 	sub.w	r4, r6, sl
 8007870:	4602      	mov	r2, r0
 8007872:	460b      	mov	r3, r1
 8007874:	42a5      	cmp	r5, r4
 8007876:	d133      	bne.n	80078e0 <_dtoa_r+0x6e0>
 8007878:	f7f8 fcec 	bl	8000254 <__adddf3>
 800787c:	4604      	mov	r4, r0
 800787e:	460d      	mov	r5, r1
 8007880:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007884:	f7f9 f92c 	bl	8000ae0 <__aeabi_dcmpgt>
 8007888:	b9c0      	cbnz	r0, 80078bc <_dtoa_r+0x6bc>
 800788a:	4620      	mov	r0, r4
 800788c:	4629      	mov	r1, r5
 800788e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007892:	f7f9 f8fd 	bl	8000a90 <__aeabi_dcmpeq>
 8007896:	b110      	cbz	r0, 800789e <_dtoa_r+0x69e>
 8007898:	f018 0f01 	tst.w	r8, #1
 800789c:	d10e      	bne.n	80078bc <_dtoa_r+0x6bc>
 800789e:	9902      	ldr	r1, [sp, #8]
 80078a0:	4648      	mov	r0, r9
 80078a2:	f000 fbbf 	bl	8008024 <_Bfree>
 80078a6:	2300      	movs	r3, #0
 80078a8:	3701      	adds	r7, #1
 80078aa:	7033      	strb	r3, [r6, #0]
 80078ac:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80078ae:	601f      	str	r7, [r3, #0]
 80078b0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	f000 824c 	beq.w	8007d50 <_dtoa_r+0xb50>
 80078b8:	601e      	str	r6, [r3, #0]
 80078ba:	e249      	b.n	8007d50 <_dtoa_r+0xb50>
 80078bc:	46b8      	mov	r8, r7
 80078be:	4633      	mov	r3, r6
 80078c0:	461e      	mov	r6, r3
 80078c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80078c6:	2a39      	cmp	r2, #57	@ 0x39
 80078c8:	d106      	bne.n	80078d8 <_dtoa_r+0x6d8>
 80078ca:	459a      	cmp	sl, r3
 80078cc:	d1f8      	bne.n	80078c0 <_dtoa_r+0x6c0>
 80078ce:	2230      	movs	r2, #48	@ 0x30
 80078d0:	f108 0801 	add.w	r8, r8, #1
 80078d4:	f88a 2000 	strb.w	r2, [sl]
 80078d8:	781a      	ldrb	r2, [r3, #0]
 80078da:	3201      	adds	r2, #1
 80078dc:	701a      	strb	r2, [r3, #0]
 80078de:	e7a0      	b.n	8007822 <_dtoa_r+0x622>
 80078e0:	2200      	movs	r2, #0
 80078e2:	4b6f      	ldr	r3, [pc, #444]	@ (8007aa0 <_dtoa_r+0x8a0>)
 80078e4:	f7f8 fe6c 	bl	80005c0 <__aeabi_dmul>
 80078e8:	2200      	movs	r2, #0
 80078ea:	2300      	movs	r3, #0
 80078ec:	4604      	mov	r4, r0
 80078ee:	460d      	mov	r5, r1
 80078f0:	f7f9 f8ce 	bl	8000a90 <__aeabi_dcmpeq>
 80078f4:	2800      	cmp	r0, #0
 80078f6:	d09f      	beq.n	8007838 <_dtoa_r+0x638>
 80078f8:	e7d1      	b.n	800789e <_dtoa_r+0x69e>
 80078fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80078fc:	2a00      	cmp	r2, #0
 80078fe:	f000 80ea 	beq.w	8007ad6 <_dtoa_r+0x8d6>
 8007902:	9a07      	ldr	r2, [sp, #28]
 8007904:	2a01      	cmp	r2, #1
 8007906:	f300 80cd 	bgt.w	8007aa4 <_dtoa_r+0x8a4>
 800790a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800790c:	2a00      	cmp	r2, #0
 800790e:	f000 80c1 	beq.w	8007a94 <_dtoa_r+0x894>
 8007912:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007916:	9c08      	ldr	r4, [sp, #32]
 8007918:	9e00      	ldr	r6, [sp, #0]
 800791a:	9a00      	ldr	r2, [sp, #0]
 800791c:	2101      	movs	r1, #1
 800791e:	4648      	mov	r0, r9
 8007920:	441a      	add	r2, r3
 8007922:	9200      	str	r2, [sp, #0]
 8007924:	9a06      	ldr	r2, [sp, #24]
 8007926:	441a      	add	r2, r3
 8007928:	9206      	str	r2, [sp, #24]
 800792a:	f000 fc7b 	bl	8008224 <__i2b>
 800792e:	4605      	mov	r5, r0
 8007930:	b166      	cbz	r6, 800794c <_dtoa_r+0x74c>
 8007932:	9b06      	ldr	r3, [sp, #24]
 8007934:	2b00      	cmp	r3, #0
 8007936:	dd09      	ble.n	800794c <_dtoa_r+0x74c>
 8007938:	42b3      	cmp	r3, r6
 800793a:	9a00      	ldr	r2, [sp, #0]
 800793c:	bfa8      	it	ge
 800793e:	4633      	movge	r3, r6
 8007940:	1ad2      	subs	r2, r2, r3
 8007942:	1af6      	subs	r6, r6, r3
 8007944:	9200      	str	r2, [sp, #0]
 8007946:	9a06      	ldr	r2, [sp, #24]
 8007948:	1ad3      	subs	r3, r2, r3
 800794a:	9306      	str	r3, [sp, #24]
 800794c:	9b08      	ldr	r3, [sp, #32]
 800794e:	b30b      	cbz	r3, 8007994 <_dtoa_r+0x794>
 8007950:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007952:	2b00      	cmp	r3, #0
 8007954:	f000 80c6 	beq.w	8007ae4 <_dtoa_r+0x8e4>
 8007958:	2c00      	cmp	r4, #0
 800795a:	f000 80c0 	beq.w	8007ade <_dtoa_r+0x8de>
 800795e:	4629      	mov	r1, r5
 8007960:	4622      	mov	r2, r4
 8007962:	4648      	mov	r0, r9
 8007964:	f000 fd18 	bl	8008398 <__pow5mult>
 8007968:	9a02      	ldr	r2, [sp, #8]
 800796a:	4601      	mov	r1, r0
 800796c:	4605      	mov	r5, r0
 800796e:	4648      	mov	r0, r9
 8007970:	f000 fc6e 	bl	8008250 <__multiply>
 8007974:	9902      	ldr	r1, [sp, #8]
 8007976:	4680      	mov	r8, r0
 8007978:	4648      	mov	r0, r9
 800797a:	f000 fb53 	bl	8008024 <_Bfree>
 800797e:	9b08      	ldr	r3, [sp, #32]
 8007980:	1b1b      	subs	r3, r3, r4
 8007982:	9308      	str	r3, [sp, #32]
 8007984:	f000 80b1 	beq.w	8007aea <_dtoa_r+0x8ea>
 8007988:	9a08      	ldr	r2, [sp, #32]
 800798a:	4641      	mov	r1, r8
 800798c:	4648      	mov	r0, r9
 800798e:	f000 fd03 	bl	8008398 <__pow5mult>
 8007992:	9002      	str	r0, [sp, #8]
 8007994:	2101      	movs	r1, #1
 8007996:	4648      	mov	r0, r9
 8007998:	f000 fc44 	bl	8008224 <__i2b>
 800799c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800799e:	4604      	mov	r4, r0
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	f000 81d9 	beq.w	8007d58 <_dtoa_r+0xb58>
 80079a6:	461a      	mov	r2, r3
 80079a8:	4601      	mov	r1, r0
 80079aa:	4648      	mov	r0, r9
 80079ac:	f000 fcf4 	bl	8008398 <__pow5mult>
 80079b0:	9b07      	ldr	r3, [sp, #28]
 80079b2:	4604      	mov	r4, r0
 80079b4:	2b01      	cmp	r3, #1
 80079b6:	f300 809f 	bgt.w	8007af8 <_dtoa_r+0x8f8>
 80079ba:	9b04      	ldr	r3, [sp, #16]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	f040 8097 	bne.w	8007af0 <_dtoa_r+0x8f0>
 80079c2:	9b05      	ldr	r3, [sp, #20]
 80079c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	f040 8093 	bne.w	8007af4 <_dtoa_r+0x8f4>
 80079ce:	9b05      	ldr	r3, [sp, #20]
 80079d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80079d4:	0d1b      	lsrs	r3, r3, #20
 80079d6:	051b      	lsls	r3, r3, #20
 80079d8:	b133      	cbz	r3, 80079e8 <_dtoa_r+0x7e8>
 80079da:	9b00      	ldr	r3, [sp, #0]
 80079dc:	3301      	adds	r3, #1
 80079de:	9300      	str	r3, [sp, #0]
 80079e0:	9b06      	ldr	r3, [sp, #24]
 80079e2:	3301      	adds	r3, #1
 80079e4:	9306      	str	r3, [sp, #24]
 80079e6:	2301      	movs	r3, #1
 80079e8:	9308      	str	r3, [sp, #32]
 80079ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	f000 81b9 	beq.w	8007d64 <_dtoa_r+0xb64>
 80079f2:	6923      	ldr	r3, [r4, #16]
 80079f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80079f8:	6918      	ldr	r0, [r3, #16]
 80079fa:	f000 fbc7 	bl	800818c <__hi0bits>
 80079fe:	f1c0 0020 	rsb	r0, r0, #32
 8007a02:	9b06      	ldr	r3, [sp, #24]
 8007a04:	4418      	add	r0, r3
 8007a06:	f010 001f 	ands.w	r0, r0, #31
 8007a0a:	f000 8082 	beq.w	8007b12 <_dtoa_r+0x912>
 8007a0e:	f1c0 0320 	rsb	r3, r0, #32
 8007a12:	2b04      	cmp	r3, #4
 8007a14:	dd73      	ble.n	8007afe <_dtoa_r+0x8fe>
 8007a16:	f1c0 001c 	rsb	r0, r0, #28
 8007a1a:	9b00      	ldr	r3, [sp, #0]
 8007a1c:	4403      	add	r3, r0
 8007a1e:	4406      	add	r6, r0
 8007a20:	9300      	str	r3, [sp, #0]
 8007a22:	9b06      	ldr	r3, [sp, #24]
 8007a24:	4403      	add	r3, r0
 8007a26:	9306      	str	r3, [sp, #24]
 8007a28:	9b00      	ldr	r3, [sp, #0]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	dd05      	ble.n	8007a3a <_dtoa_r+0x83a>
 8007a2e:	461a      	mov	r2, r3
 8007a30:	9902      	ldr	r1, [sp, #8]
 8007a32:	4648      	mov	r0, r9
 8007a34:	f000 fd0a 	bl	800844c <__lshift>
 8007a38:	9002      	str	r0, [sp, #8]
 8007a3a:	9b06      	ldr	r3, [sp, #24]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	dd05      	ble.n	8007a4c <_dtoa_r+0x84c>
 8007a40:	4621      	mov	r1, r4
 8007a42:	461a      	mov	r2, r3
 8007a44:	4648      	mov	r0, r9
 8007a46:	f000 fd01 	bl	800844c <__lshift>
 8007a4a:	4604      	mov	r4, r0
 8007a4c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d061      	beq.n	8007b16 <_dtoa_r+0x916>
 8007a52:	4621      	mov	r1, r4
 8007a54:	9802      	ldr	r0, [sp, #8]
 8007a56:	f000 fd65 	bl	8008524 <__mcmp>
 8007a5a:	2800      	cmp	r0, #0
 8007a5c:	da5b      	bge.n	8007b16 <_dtoa_r+0x916>
 8007a5e:	2300      	movs	r3, #0
 8007a60:	220a      	movs	r2, #10
 8007a62:	9902      	ldr	r1, [sp, #8]
 8007a64:	4648      	mov	r0, r9
 8007a66:	f000 faff 	bl	8008068 <__multadd>
 8007a6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a6c:	f107 38ff 	add.w	r8, r7, #4294967295
 8007a70:	9002      	str	r0, [sp, #8]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	f000 8178 	beq.w	8007d68 <_dtoa_r+0xb68>
 8007a78:	4629      	mov	r1, r5
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	220a      	movs	r2, #10
 8007a7e:	4648      	mov	r0, r9
 8007a80:	f000 faf2 	bl	8008068 <__multadd>
 8007a84:	f1bb 0f00 	cmp.w	fp, #0
 8007a88:	4605      	mov	r5, r0
 8007a8a:	dc6f      	bgt.n	8007b6c <_dtoa_r+0x96c>
 8007a8c:	9b07      	ldr	r3, [sp, #28]
 8007a8e:	2b02      	cmp	r3, #2
 8007a90:	dc49      	bgt.n	8007b26 <_dtoa_r+0x926>
 8007a92:	e06b      	b.n	8007b6c <_dtoa_r+0x96c>
 8007a94:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007a96:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007a9a:	e73c      	b.n	8007916 <_dtoa_r+0x716>
 8007a9c:	3fe00000 	.word	0x3fe00000
 8007aa0:	40240000 	.word	0x40240000
 8007aa4:	9b03      	ldr	r3, [sp, #12]
 8007aa6:	1e5c      	subs	r4, r3, #1
 8007aa8:	9b08      	ldr	r3, [sp, #32]
 8007aaa:	42a3      	cmp	r3, r4
 8007aac:	db09      	blt.n	8007ac2 <_dtoa_r+0x8c2>
 8007aae:	1b1c      	subs	r4, r3, r4
 8007ab0:	9b03      	ldr	r3, [sp, #12]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	f6bf af30 	bge.w	8007918 <_dtoa_r+0x718>
 8007ab8:	9b00      	ldr	r3, [sp, #0]
 8007aba:	9a03      	ldr	r2, [sp, #12]
 8007abc:	1a9e      	subs	r6, r3, r2
 8007abe:	2300      	movs	r3, #0
 8007ac0:	e72b      	b.n	800791a <_dtoa_r+0x71a>
 8007ac2:	9b08      	ldr	r3, [sp, #32]
 8007ac4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007ac6:	1ae3      	subs	r3, r4, r3
 8007ac8:	9408      	str	r4, [sp, #32]
 8007aca:	9e00      	ldr	r6, [sp, #0]
 8007acc:	2400      	movs	r4, #0
 8007ace:	441a      	add	r2, r3
 8007ad0:	9b03      	ldr	r3, [sp, #12]
 8007ad2:	920d      	str	r2, [sp, #52]	@ 0x34
 8007ad4:	e721      	b.n	800791a <_dtoa_r+0x71a>
 8007ad6:	9c08      	ldr	r4, [sp, #32]
 8007ad8:	9e00      	ldr	r6, [sp, #0]
 8007ada:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007adc:	e728      	b.n	8007930 <_dtoa_r+0x730>
 8007ade:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007ae2:	e751      	b.n	8007988 <_dtoa_r+0x788>
 8007ae4:	9a08      	ldr	r2, [sp, #32]
 8007ae6:	9902      	ldr	r1, [sp, #8]
 8007ae8:	e750      	b.n	800798c <_dtoa_r+0x78c>
 8007aea:	f8cd 8008 	str.w	r8, [sp, #8]
 8007aee:	e751      	b.n	8007994 <_dtoa_r+0x794>
 8007af0:	2300      	movs	r3, #0
 8007af2:	e779      	b.n	80079e8 <_dtoa_r+0x7e8>
 8007af4:	9b04      	ldr	r3, [sp, #16]
 8007af6:	e777      	b.n	80079e8 <_dtoa_r+0x7e8>
 8007af8:	2300      	movs	r3, #0
 8007afa:	9308      	str	r3, [sp, #32]
 8007afc:	e779      	b.n	80079f2 <_dtoa_r+0x7f2>
 8007afe:	d093      	beq.n	8007a28 <_dtoa_r+0x828>
 8007b00:	331c      	adds	r3, #28
 8007b02:	9a00      	ldr	r2, [sp, #0]
 8007b04:	441a      	add	r2, r3
 8007b06:	441e      	add	r6, r3
 8007b08:	9200      	str	r2, [sp, #0]
 8007b0a:	9a06      	ldr	r2, [sp, #24]
 8007b0c:	441a      	add	r2, r3
 8007b0e:	9206      	str	r2, [sp, #24]
 8007b10:	e78a      	b.n	8007a28 <_dtoa_r+0x828>
 8007b12:	4603      	mov	r3, r0
 8007b14:	e7f4      	b.n	8007b00 <_dtoa_r+0x900>
 8007b16:	9b03      	ldr	r3, [sp, #12]
 8007b18:	46b8      	mov	r8, r7
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	dc20      	bgt.n	8007b60 <_dtoa_r+0x960>
 8007b1e:	469b      	mov	fp, r3
 8007b20:	9b07      	ldr	r3, [sp, #28]
 8007b22:	2b02      	cmp	r3, #2
 8007b24:	dd1e      	ble.n	8007b64 <_dtoa_r+0x964>
 8007b26:	f1bb 0f00 	cmp.w	fp, #0
 8007b2a:	f47f adb1 	bne.w	8007690 <_dtoa_r+0x490>
 8007b2e:	4621      	mov	r1, r4
 8007b30:	465b      	mov	r3, fp
 8007b32:	2205      	movs	r2, #5
 8007b34:	4648      	mov	r0, r9
 8007b36:	f000 fa97 	bl	8008068 <__multadd>
 8007b3a:	4601      	mov	r1, r0
 8007b3c:	4604      	mov	r4, r0
 8007b3e:	9802      	ldr	r0, [sp, #8]
 8007b40:	f000 fcf0 	bl	8008524 <__mcmp>
 8007b44:	2800      	cmp	r0, #0
 8007b46:	f77f ada3 	ble.w	8007690 <_dtoa_r+0x490>
 8007b4a:	4656      	mov	r6, sl
 8007b4c:	2331      	movs	r3, #49	@ 0x31
 8007b4e:	f108 0801 	add.w	r8, r8, #1
 8007b52:	f806 3b01 	strb.w	r3, [r6], #1
 8007b56:	e59f      	b.n	8007698 <_dtoa_r+0x498>
 8007b58:	46b8      	mov	r8, r7
 8007b5a:	9c03      	ldr	r4, [sp, #12]
 8007b5c:	4625      	mov	r5, r4
 8007b5e:	e7f4      	b.n	8007b4a <_dtoa_r+0x94a>
 8007b60:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007b64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	f000 8102 	beq.w	8007d70 <_dtoa_r+0xb70>
 8007b6c:	2e00      	cmp	r6, #0
 8007b6e:	dd05      	ble.n	8007b7c <_dtoa_r+0x97c>
 8007b70:	4629      	mov	r1, r5
 8007b72:	4632      	mov	r2, r6
 8007b74:	4648      	mov	r0, r9
 8007b76:	f000 fc69 	bl	800844c <__lshift>
 8007b7a:	4605      	mov	r5, r0
 8007b7c:	9b08      	ldr	r3, [sp, #32]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d05c      	beq.n	8007c3c <_dtoa_r+0xa3c>
 8007b82:	6869      	ldr	r1, [r5, #4]
 8007b84:	4648      	mov	r0, r9
 8007b86:	f000 fa0d 	bl	8007fa4 <_Balloc>
 8007b8a:	4606      	mov	r6, r0
 8007b8c:	b928      	cbnz	r0, 8007b9a <_dtoa_r+0x99a>
 8007b8e:	4b83      	ldr	r3, [pc, #524]	@ (8007d9c <_dtoa_r+0xb9c>)
 8007b90:	4602      	mov	r2, r0
 8007b92:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007b96:	f7ff bb4a 	b.w	800722e <_dtoa_r+0x2e>
 8007b9a:	692a      	ldr	r2, [r5, #16]
 8007b9c:	f105 010c 	add.w	r1, r5, #12
 8007ba0:	300c      	adds	r0, #12
 8007ba2:	3202      	adds	r2, #2
 8007ba4:	0092      	lsls	r2, r2, #2
 8007ba6:	f001 ff79 	bl	8009a9c <memcpy>
 8007baa:	2201      	movs	r2, #1
 8007bac:	4631      	mov	r1, r6
 8007bae:	4648      	mov	r0, r9
 8007bb0:	f000 fc4c 	bl	800844c <__lshift>
 8007bb4:	f10a 0301 	add.w	r3, sl, #1
 8007bb8:	462f      	mov	r7, r5
 8007bba:	4605      	mov	r5, r0
 8007bbc:	9300      	str	r3, [sp, #0]
 8007bbe:	eb0a 030b 	add.w	r3, sl, fp
 8007bc2:	9308      	str	r3, [sp, #32]
 8007bc4:	9b04      	ldr	r3, [sp, #16]
 8007bc6:	f003 0301 	and.w	r3, r3, #1
 8007bca:	9306      	str	r3, [sp, #24]
 8007bcc:	9b00      	ldr	r3, [sp, #0]
 8007bce:	4621      	mov	r1, r4
 8007bd0:	9802      	ldr	r0, [sp, #8]
 8007bd2:	f103 3bff 	add.w	fp, r3, #4294967295
 8007bd6:	f7ff fa83 	bl	80070e0 <quorem>
 8007bda:	4603      	mov	r3, r0
 8007bdc:	4639      	mov	r1, r7
 8007bde:	9003      	str	r0, [sp, #12]
 8007be0:	3330      	adds	r3, #48	@ 0x30
 8007be2:	9802      	ldr	r0, [sp, #8]
 8007be4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007be6:	f000 fc9d 	bl	8008524 <__mcmp>
 8007bea:	462a      	mov	r2, r5
 8007bec:	9004      	str	r0, [sp, #16]
 8007bee:	4621      	mov	r1, r4
 8007bf0:	4648      	mov	r0, r9
 8007bf2:	f000 fcb3 	bl	800855c <__mdiff>
 8007bf6:	68c2      	ldr	r2, [r0, #12]
 8007bf8:	4606      	mov	r6, r0
 8007bfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bfc:	bb02      	cbnz	r2, 8007c40 <_dtoa_r+0xa40>
 8007bfe:	4601      	mov	r1, r0
 8007c00:	9802      	ldr	r0, [sp, #8]
 8007c02:	f000 fc8f 	bl	8008524 <__mcmp>
 8007c06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c08:	4602      	mov	r2, r0
 8007c0a:	4631      	mov	r1, r6
 8007c0c:	4648      	mov	r0, r9
 8007c0e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007c10:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c12:	f000 fa07 	bl	8008024 <_Bfree>
 8007c16:	9b07      	ldr	r3, [sp, #28]
 8007c18:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007c1a:	9e00      	ldr	r6, [sp, #0]
 8007c1c:	ea42 0103 	orr.w	r1, r2, r3
 8007c20:	9b06      	ldr	r3, [sp, #24]
 8007c22:	4319      	orrs	r1, r3
 8007c24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c26:	d10d      	bne.n	8007c44 <_dtoa_r+0xa44>
 8007c28:	2b39      	cmp	r3, #57	@ 0x39
 8007c2a:	d027      	beq.n	8007c7c <_dtoa_r+0xa7c>
 8007c2c:	9a04      	ldr	r2, [sp, #16]
 8007c2e:	2a00      	cmp	r2, #0
 8007c30:	dd01      	ble.n	8007c36 <_dtoa_r+0xa36>
 8007c32:	9b03      	ldr	r3, [sp, #12]
 8007c34:	3331      	adds	r3, #49	@ 0x31
 8007c36:	f88b 3000 	strb.w	r3, [fp]
 8007c3a:	e52e      	b.n	800769a <_dtoa_r+0x49a>
 8007c3c:	4628      	mov	r0, r5
 8007c3e:	e7b9      	b.n	8007bb4 <_dtoa_r+0x9b4>
 8007c40:	2201      	movs	r2, #1
 8007c42:	e7e2      	b.n	8007c0a <_dtoa_r+0xa0a>
 8007c44:	9904      	ldr	r1, [sp, #16]
 8007c46:	2900      	cmp	r1, #0
 8007c48:	db04      	blt.n	8007c54 <_dtoa_r+0xa54>
 8007c4a:	9807      	ldr	r0, [sp, #28]
 8007c4c:	4301      	orrs	r1, r0
 8007c4e:	9806      	ldr	r0, [sp, #24]
 8007c50:	4301      	orrs	r1, r0
 8007c52:	d120      	bne.n	8007c96 <_dtoa_r+0xa96>
 8007c54:	2a00      	cmp	r2, #0
 8007c56:	ddee      	ble.n	8007c36 <_dtoa_r+0xa36>
 8007c58:	2201      	movs	r2, #1
 8007c5a:	9902      	ldr	r1, [sp, #8]
 8007c5c:	4648      	mov	r0, r9
 8007c5e:	9300      	str	r3, [sp, #0]
 8007c60:	f000 fbf4 	bl	800844c <__lshift>
 8007c64:	4621      	mov	r1, r4
 8007c66:	9002      	str	r0, [sp, #8]
 8007c68:	f000 fc5c 	bl	8008524 <__mcmp>
 8007c6c:	2800      	cmp	r0, #0
 8007c6e:	9b00      	ldr	r3, [sp, #0]
 8007c70:	dc02      	bgt.n	8007c78 <_dtoa_r+0xa78>
 8007c72:	d1e0      	bne.n	8007c36 <_dtoa_r+0xa36>
 8007c74:	07da      	lsls	r2, r3, #31
 8007c76:	d5de      	bpl.n	8007c36 <_dtoa_r+0xa36>
 8007c78:	2b39      	cmp	r3, #57	@ 0x39
 8007c7a:	d1da      	bne.n	8007c32 <_dtoa_r+0xa32>
 8007c7c:	2339      	movs	r3, #57	@ 0x39
 8007c7e:	f88b 3000 	strb.w	r3, [fp]
 8007c82:	4633      	mov	r3, r6
 8007c84:	461e      	mov	r6, r3
 8007c86:	3b01      	subs	r3, #1
 8007c88:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007c8c:	2a39      	cmp	r2, #57	@ 0x39
 8007c8e:	d04f      	beq.n	8007d30 <_dtoa_r+0xb30>
 8007c90:	3201      	adds	r2, #1
 8007c92:	701a      	strb	r2, [r3, #0]
 8007c94:	e501      	b.n	800769a <_dtoa_r+0x49a>
 8007c96:	2a00      	cmp	r2, #0
 8007c98:	dd03      	ble.n	8007ca2 <_dtoa_r+0xaa2>
 8007c9a:	2b39      	cmp	r3, #57	@ 0x39
 8007c9c:	d0ee      	beq.n	8007c7c <_dtoa_r+0xa7c>
 8007c9e:	3301      	adds	r3, #1
 8007ca0:	e7c9      	b.n	8007c36 <_dtoa_r+0xa36>
 8007ca2:	9a00      	ldr	r2, [sp, #0]
 8007ca4:	9908      	ldr	r1, [sp, #32]
 8007ca6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007caa:	428a      	cmp	r2, r1
 8007cac:	d029      	beq.n	8007d02 <_dtoa_r+0xb02>
 8007cae:	2300      	movs	r3, #0
 8007cb0:	220a      	movs	r2, #10
 8007cb2:	9902      	ldr	r1, [sp, #8]
 8007cb4:	4648      	mov	r0, r9
 8007cb6:	f000 f9d7 	bl	8008068 <__multadd>
 8007cba:	42af      	cmp	r7, r5
 8007cbc:	9002      	str	r0, [sp, #8]
 8007cbe:	f04f 0300 	mov.w	r3, #0
 8007cc2:	f04f 020a 	mov.w	r2, #10
 8007cc6:	4639      	mov	r1, r7
 8007cc8:	4648      	mov	r0, r9
 8007cca:	d107      	bne.n	8007cdc <_dtoa_r+0xadc>
 8007ccc:	f000 f9cc 	bl	8008068 <__multadd>
 8007cd0:	4607      	mov	r7, r0
 8007cd2:	4605      	mov	r5, r0
 8007cd4:	9b00      	ldr	r3, [sp, #0]
 8007cd6:	3301      	adds	r3, #1
 8007cd8:	9300      	str	r3, [sp, #0]
 8007cda:	e777      	b.n	8007bcc <_dtoa_r+0x9cc>
 8007cdc:	f000 f9c4 	bl	8008068 <__multadd>
 8007ce0:	4629      	mov	r1, r5
 8007ce2:	4607      	mov	r7, r0
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	220a      	movs	r2, #10
 8007ce8:	4648      	mov	r0, r9
 8007cea:	f000 f9bd 	bl	8008068 <__multadd>
 8007cee:	4605      	mov	r5, r0
 8007cf0:	e7f0      	b.n	8007cd4 <_dtoa_r+0xad4>
 8007cf2:	f1bb 0f00 	cmp.w	fp, #0
 8007cf6:	f04f 0700 	mov.w	r7, #0
 8007cfa:	bfcc      	ite	gt
 8007cfc:	465e      	movgt	r6, fp
 8007cfe:	2601      	movle	r6, #1
 8007d00:	4456      	add	r6, sl
 8007d02:	2201      	movs	r2, #1
 8007d04:	9902      	ldr	r1, [sp, #8]
 8007d06:	4648      	mov	r0, r9
 8007d08:	9300      	str	r3, [sp, #0]
 8007d0a:	f000 fb9f 	bl	800844c <__lshift>
 8007d0e:	4621      	mov	r1, r4
 8007d10:	9002      	str	r0, [sp, #8]
 8007d12:	f000 fc07 	bl	8008524 <__mcmp>
 8007d16:	2800      	cmp	r0, #0
 8007d18:	dcb3      	bgt.n	8007c82 <_dtoa_r+0xa82>
 8007d1a:	d102      	bne.n	8007d22 <_dtoa_r+0xb22>
 8007d1c:	9b00      	ldr	r3, [sp, #0]
 8007d1e:	07db      	lsls	r3, r3, #31
 8007d20:	d4af      	bmi.n	8007c82 <_dtoa_r+0xa82>
 8007d22:	4633      	mov	r3, r6
 8007d24:	461e      	mov	r6, r3
 8007d26:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d2a:	2a30      	cmp	r2, #48	@ 0x30
 8007d2c:	d0fa      	beq.n	8007d24 <_dtoa_r+0xb24>
 8007d2e:	e4b4      	b.n	800769a <_dtoa_r+0x49a>
 8007d30:	459a      	cmp	sl, r3
 8007d32:	d1a7      	bne.n	8007c84 <_dtoa_r+0xa84>
 8007d34:	2331      	movs	r3, #49	@ 0x31
 8007d36:	f108 0801 	add.w	r8, r8, #1
 8007d3a:	f88a 3000 	strb.w	r3, [sl]
 8007d3e:	e4ac      	b.n	800769a <_dtoa_r+0x49a>
 8007d40:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007d42:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007da0 <_dtoa_r+0xba0>
 8007d46:	b11b      	cbz	r3, 8007d50 <_dtoa_r+0xb50>
 8007d48:	f10a 0308 	add.w	r3, sl, #8
 8007d4c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007d4e:	6013      	str	r3, [r2, #0]
 8007d50:	4650      	mov	r0, sl
 8007d52:	b017      	add	sp, #92	@ 0x5c
 8007d54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d58:	9b07      	ldr	r3, [sp, #28]
 8007d5a:	2b01      	cmp	r3, #1
 8007d5c:	f77f ae2d 	ble.w	80079ba <_dtoa_r+0x7ba>
 8007d60:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007d62:	9308      	str	r3, [sp, #32]
 8007d64:	2001      	movs	r0, #1
 8007d66:	e64c      	b.n	8007a02 <_dtoa_r+0x802>
 8007d68:	f1bb 0f00 	cmp.w	fp, #0
 8007d6c:	f77f aed8 	ble.w	8007b20 <_dtoa_r+0x920>
 8007d70:	4656      	mov	r6, sl
 8007d72:	4621      	mov	r1, r4
 8007d74:	9802      	ldr	r0, [sp, #8]
 8007d76:	f7ff f9b3 	bl	80070e0 <quorem>
 8007d7a:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007d7e:	f806 3b01 	strb.w	r3, [r6], #1
 8007d82:	eba6 020a 	sub.w	r2, r6, sl
 8007d86:	4593      	cmp	fp, r2
 8007d88:	ddb3      	ble.n	8007cf2 <_dtoa_r+0xaf2>
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	220a      	movs	r2, #10
 8007d8e:	9902      	ldr	r1, [sp, #8]
 8007d90:	4648      	mov	r0, r9
 8007d92:	f000 f969 	bl	8008068 <__multadd>
 8007d96:	9002      	str	r0, [sp, #8]
 8007d98:	e7eb      	b.n	8007d72 <_dtoa_r+0xb72>
 8007d9a:	bf00      	nop
 8007d9c:	0800a905 	.word	0x0800a905
 8007da0:	0800a889 	.word	0x0800a889

08007da4 <_free_r>:
 8007da4:	b538      	push	{r3, r4, r5, lr}
 8007da6:	4605      	mov	r5, r0
 8007da8:	2900      	cmp	r1, #0
 8007daa:	d041      	beq.n	8007e30 <_free_r+0x8c>
 8007dac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007db0:	1f0c      	subs	r4, r1, #4
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	bfb8      	it	lt
 8007db6:	18e4      	addlt	r4, r4, r3
 8007db8:	f000 f8e8 	bl	8007f8c <__malloc_lock>
 8007dbc:	4a1d      	ldr	r2, [pc, #116]	@ (8007e34 <_free_r+0x90>)
 8007dbe:	6813      	ldr	r3, [r2, #0]
 8007dc0:	b933      	cbnz	r3, 8007dd0 <_free_r+0x2c>
 8007dc2:	6063      	str	r3, [r4, #4]
 8007dc4:	6014      	str	r4, [r2, #0]
 8007dc6:	4628      	mov	r0, r5
 8007dc8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007dcc:	f000 b8e4 	b.w	8007f98 <__malloc_unlock>
 8007dd0:	42a3      	cmp	r3, r4
 8007dd2:	d908      	bls.n	8007de6 <_free_r+0x42>
 8007dd4:	6820      	ldr	r0, [r4, #0]
 8007dd6:	1821      	adds	r1, r4, r0
 8007dd8:	428b      	cmp	r3, r1
 8007dda:	bf01      	itttt	eq
 8007ddc:	6819      	ldreq	r1, [r3, #0]
 8007dde:	685b      	ldreq	r3, [r3, #4]
 8007de0:	1809      	addeq	r1, r1, r0
 8007de2:	6021      	streq	r1, [r4, #0]
 8007de4:	e7ed      	b.n	8007dc2 <_free_r+0x1e>
 8007de6:	461a      	mov	r2, r3
 8007de8:	685b      	ldr	r3, [r3, #4]
 8007dea:	b10b      	cbz	r3, 8007df0 <_free_r+0x4c>
 8007dec:	42a3      	cmp	r3, r4
 8007dee:	d9fa      	bls.n	8007de6 <_free_r+0x42>
 8007df0:	6811      	ldr	r1, [r2, #0]
 8007df2:	1850      	adds	r0, r2, r1
 8007df4:	42a0      	cmp	r0, r4
 8007df6:	d10b      	bne.n	8007e10 <_free_r+0x6c>
 8007df8:	6820      	ldr	r0, [r4, #0]
 8007dfa:	4401      	add	r1, r0
 8007dfc:	1850      	adds	r0, r2, r1
 8007dfe:	6011      	str	r1, [r2, #0]
 8007e00:	4283      	cmp	r3, r0
 8007e02:	d1e0      	bne.n	8007dc6 <_free_r+0x22>
 8007e04:	6818      	ldr	r0, [r3, #0]
 8007e06:	685b      	ldr	r3, [r3, #4]
 8007e08:	4408      	add	r0, r1
 8007e0a:	6053      	str	r3, [r2, #4]
 8007e0c:	6010      	str	r0, [r2, #0]
 8007e0e:	e7da      	b.n	8007dc6 <_free_r+0x22>
 8007e10:	d902      	bls.n	8007e18 <_free_r+0x74>
 8007e12:	230c      	movs	r3, #12
 8007e14:	602b      	str	r3, [r5, #0]
 8007e16:	e7d6      	b.n	8007dc6 <_free_r+0x22>
 8007e18:	6820      	ldr	r0, [r4, #0]
 8007e1a:	1821      	adds	r1, r4, r0
 8007e1c:	428b      	cmp	r3, r1
 8007e1e:	bf02      	ittt	eq
 8007e20:	6819      	ldreq	r1, [r3, #0]
 8007e22:	685b      	ldreq	r3, [r3, #4]
 8007e24:	1809      	addeq	r1, r1, r0
 8007e26:	6063      	str	r3, [r4, #4]
 8007e28:	bf08      	it	eq
 8007e2a:	6021      	streq	r1, [r4, #0]
 8007e2c:	6054      	str	r4, [r2, #4]
 8007e2e:	e7ca      	b.n	8007dc6 <_free_r+0x22>
 8007e30:	bd38      	pop	{r3, r4, r5, pc}
 8007e32:	bf00      	nop
 8007e34:	20000440 	.word	0x20000440

08007e38 <malloc>:
 8007e38:	4b02      	ldr	r3, [pc, #8]	@ (8007e44 <malloc+0xc>)
 8007e3a:	4601      	mov	r1, r0
 8007e3c:	6818      	ldr	r0, [r3, #0]
 8007e3e:	f000 b825 	b.w	8007e8c <_malloc_r>
 8007e42:	bf00      	nop
 8007e44:	20000018 	.word	0x20000018

08007e48 <sbrk_aligned>:
 8007e48:	b570      	push	{r4, r5, r6, lr}
 8007e4a:	4e0f      	ldr	r6, [pc, #60]	@ (8007e88 <sbrk_aligned+0x40>)
 8007e4c:	460c      	mov	r4, r1
 8007e4e:	4605      	mov	r5, r0
 8007e50:	6831      	ldr	r1, [r6, #0]
 8007e52:	b911      	cbnz	r1, 8007e5a <sbrk_aligned+0x12>
 8007e54:	f001 fe12 	bl	8009a7c <_sbrk_r>
 8007e58:	6030      	str	r0, [r6, #0]
 8007e5a:	4621      	mov	r1, r4
 8007e5c:	4628      	mov	r0, r5
 8007e5e:	f001 fe0d 	bl	8009a7c <_sbrk_r>
 8007e62:	1c43      	adds	r3, r0, #1
 8007e64:	d103      	bne.n	8007e6e <sbrk_aligned+0x26>
 8007e66:	f04f 34ff 	mov.w	r4, #4294967295
 8007e6a:	4620      	mov	r0, r4
 8007e6c:	bd70      	pop	{r4, r5, r6, pc}
 8007e6e:	1cc4      	adds	r4, r0, #3
 8007e70:	f024 0403 	bic.w	r4, r4, #3
 8007e74:	42a0      	cmp	r0, r4
 8007e76:	d0f8      	beq.n	8007e6a <sbrk_aligned+0x22>
 8007e78:	1a21      	subs	r1, r4, r0
 8007e7a:	4628      	mov	r0, r5
 8007e7c:	f001 fdfe 	bl	8009a7c <_sbrk_r>
 8007e80:	3001      	adds	r0, #1
 8007e82:	d1f2      	bne.n	8007e6a <sbrk_aligned+0x22>
 8007e84:	e7ef      	b.n	8007e66 <sbrk_aligned+0x1e>
 8007e86:	bf00      	nop
 8007e88:	2000043c 	.word	0x2000043c

08007e8c <_malloc_r>:
 8007e8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e90:	1ccd      	adds	r5, r1, #3
 8007e92:	4606      	mov	r6, r0
 8007e94:	f025 0503 	bic.w	r5, r5, #3
 8007e98:	3508      	adds	r5, #8
 8007e9a:	2d0c      	cmp	r5, #12
 8007e9c:	bf38      	it	cc
 8007e9e:	250c      	movcc	r5, #12
 8007ea0:	2d00      	cmp	r5, #0
 8007ea2:	db01      	blt.n	8007ea8 <_malloc_r+0x1c>
 8007ea4:	42a9      	cmp	r1, r5
 8007ea6:	d904      	bls.n	8007eb2 <_malloc_r+0x26>
 8007ea8:	230c      	movs	r3, #12
 8007eaa:	6033      	str	r3, [r6, #0]
 8007eac:	2000      	movs	r0, #0
 8007eae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007eb2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007f88 <_malloc_r+0xfc>
 8007eb6:	f000 f869 	bl	8007f8c <__malloc_lock>
 8007eba:	f8d8 3000 	ldr.w	r3, [r8]
 8007ebe:	461c      	mov	r4, r3
 8007ec0:	bb44      	cbnz	r4, 8007f14 <_malloc_r+0x88>
 8007ec2:	4629      	mov	r1, r5
 8007ec4:	4630      	mov	r0, r6
 8007ec6:	f7ff ffbf 	bl	8007e48 <sbrk_aligned>
 8007eca:	1c43      	adds	r3, r0, #1
 8007ecc:	4604      	mov	r4, r0
 8007ece:	d158      	bne.n	8007f82 <_malloc_r+0xf6>
 8007ed0:	f8d8 4000 	ldr.w	r4, [r8]
 8007ed4:	4627      	mov	r7, r4
 8007ed6:	2f00      	cmp	r7, #0
 8007ed8:	d143      	bne.n	8007f62 <_malloc_r+0xd6>
 8007eda:	2c00      	cmp	r4, #0
 8007edc:	d04b      	beq.n	8007f76 <_malloc_r+0xea>
 8007ede:	6823      	ldr	r3, [r4, #0]
 8007ee0:	4639      	mov	r1, r7
 8007ee2:	4630      	mov	r0, r6
 8007ee4:	eb04 0903 	add.w	r9, r4, r3
 8007ee8:	f001 fdc8 	bl	8009a7c <_sbrk_r>
 8007eec:	4581      	cmp	r9, r0
 8007eee:	d142      	bne.n	8007f76 <_malloc_r+0xea>
 8007ef0:	6821      	ldr	r1, [r4, #0]
 8007ef2:	4630      	mov	r0, r6
 8007ef4:	1a6d      	subs	r5, r5, r1
 8007ef6:	4629      	mov	r1, r5
 8007ef8:	f7ff ffa6 	bl	8007e48 <sbrk_aligned>
 8007efc:	3001      	adds	r0, #1
 8007efe:	d03a      	beq.n	8007f76 <_malloc_r+0xea>
 8007f00:	6823      	ldr	r3, [r4, #0]
 8007f02:	442b      	add	r3, r5
 8007f04:	6023      	str	r3, [r4, #0]
 8007f06:	f8d8 3000 	ldr.w	r3, [r8]
 8007f0a:	685a      	ldr	r2, [r3, #4]
 8007f0c:	bb62      	cbnz	r2, 8007f68 <_malloc_r+0xdc>
 8007f0e:	f8c8 7000 	str.w	r7, [r8]
 8007f12:	e00f      	b.n	8007f34 <_malloc_r+0xa8>
 8007f14:	6822      	ldr	r2, [r4, #0]
 8007f16:	1b52      	subs	r2, r2, r5
 8007f18:	d420      	bmi.n	8007f5c <_malloc_r+0xd0>
 8007f1a:	2a0b      	cmp	r2, #11
 8007f1c:	d917      	bls.n	8007f4e <_malloc_r+0xc2>
 8007f1e:	1961      	adds	r1, r4, r5
 8007f20:	42a3      	cmp	r3, r4
 8007f22:	6025      	str	r5, [r4, #0]
 8007f24:	bf18      	it	ne
 8007f26:	6059      	strne	r1, [r3, #4]
 8007f28:	6863      	ldr	r3, [r4, #4]
 8007f2a:	bf08      	it	eq
 8007f2c:	f8c8 1000 	streq.w	r1, [r8]
 8007f30:	5162      	str	r2, [r4, r5]
 8007f32:	604b      	str	r3, [r1, #4]
 8007f34:	4630      	mov	r0, r6
 8007f36:	f000 f82f 	bl	8007f98 <__malloc_unlock>
 8007f3a:	f104 000b 	add.w	r0, r4, #11
 8007f3e:	1d23      	adds	r3, r4, #4
 8007f40:	f020 0007 	bic.w	r0, r0, #7
 8007f44:	1ac2      	subs	r2, r0, r3
 8007f46:	bf1c      	itt	ne
 8007f48:	1a1b      	subne	r3, r3, r0
 8007f4a:	50a3      	strne	r3, [r4, r2]
 8007f4c:	e7af      	b.n	8007eae <_malloc_r+0x22>
 8007f4e:	6862      	ldr	r2, [r4, #4]
 8007f50:	42a3      	cmp	r3, r4
 8007f52:	bf0c      	ite	eq
 8007f54:	f8c8 2000 	streq.w	r2, [r8]
 8007f58:	605a      	strne	r2, [r3, #4]
 8007f5a:	e7eb      	b.n	8007f34 <_malloc_r+0xa8>
 8007f5c:	4623      	mov	r3, r4
 8007f5e:	6864      	ldr	r4, [r4, #4]
 8007f60:	e7ae      	b.n	8007ec0 <_malloc_r+0x34>
 8007f62:	463c      	mov	r4, r7
 8007f64:	687f      	ldr	r7, [r7, #4]
 8007f66:	e7b6      	b.n	8007ed6 <_malloc_r+0x4a>
 8007f68:	461a      	mov	r2, r3
 8007f6a:	685b      	ldr	r3, [r3, #4]
 8007f6c:	42a3      	cmp	r3, r4
 8007f6e:	d1fb      	bne.n	8007f68 <_malloc_r+0xdc>
 8007f70:	2300      	movs	r3, #0
 8007f72:	6053      	str	r3, [r2, #4]
 8007f74:	e7de      	b.n	8007f34 <_malloc_r+0xa8>
 8007f76:	230c      	movs	r3, #12
 8007f78:	4630      	mov	r0, r6
 8007f7a:	6033      	str	r3, [r6, #0]
 8007f7c:	f000 f80c 	bl	8007f98 <__malloc_unlock>
 8007f80:	e794      	b.n	8007eac <_malloc_r+0x20>
 8007f82:	6005      	str	r5, [r0, #0]
 8007f84:	e7d6      	b.n	8007f34 <_malloc_r+0xa8>
 8007f86:	bf00      	nop
 8007f88:	20000440 	.word	0x20000440

08007f8c <__malloc_lock>:
 8007f8c:	4801      	ldr	r0, [pc, #4]	@ (8007f94 <__malloc_lock+0x8>)
 8007f8e:	f7ff b890 	b.w	80070b2 <__retarget_lock_acquire_recursive>
 8007f92:	bf00      	nop
 8007f94:	20000438 	.word	0x20000438

08007f98 <__malloc_unlock>:
 8007f98:	4801      	ldr	r0, [pc, #4]	@ (8007fa0 <__malloc_unlock+0x8>)
 8007f9a:	f7ff b88b 	b.w	80070b4 <__retarget_lock_release_recursive>
 8007f9e:	bf00      	nop
 8007fa0:	20000438 	.word	0x20000438

08007fa4 <_Balloc>:
 8007fa4:	b570      	push	{r4, r5, r6, lr}
 8007fa6:	69c6      	ldr	r6, [r0, #28]
 8007fa8:	4604      	mov	r4, r0
 8007faa:	460d      	mov	r5, r1
 8007fac:	b976      	cbnz	r6, 8007fcc <_Balloc+0x28>
 8007fae:	2010      	movs	r0, #16
 8007fb0:	f7ff ff42 	bl	8007e38 <malloc>
 8007fb4:	4602      	mov	r2, r0
 8007fb6:	61e0      	str	r0, [r4, #28]
 8007fb8:	b920      	cbnz	r0, 8007fc4 <_Balloc+0x20>
 8007fba:	4b18      	ldr	r3, [pc, #96]	@ (800801c <_Balloc+0x78>)
 8007fbc:	216b      	movs	r1, #107	@ 0x6b
 8007fbe:	4818      	ldr	r0, [pc, #96]	@ (8008020 <_Balloc+0x7c>)
 8007fc0:	f001 fd82 	bl	8009ac8 <__assert_func>
 8007fc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007fc8:	6006      	str	r6, [r0, #0]
 8007fca:	60c6      	str	r6, [r0, #12]
 8007fcc:	69e6      	ldr	r6, [r4, #28]
 8007fce:	68f3      	ldr	r3, [r6, #12]
 8007fd0:	b183      	cbz	r3, 8007ff4 <_Balloc+0x50>
 8007fd2:	69e3      	ldr	r3, [r4, #28]
 8007fd4:	68db      	ldr	r3, [r3, #12]
 8007fd6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007fda:	b9b8      	cbnz	r0, 800800c <_Balloc+0x68>
 8007fdc:	2101      	movs	r1, #1
 8007fde:	4620      	mov	r0, r4
 8007fe0:	fa01 f605 	lsl.w	r6, r1, r5
 8007fe4:	1d72      	adds	r2, r6, #5
 8007fe6:	0092      	lsls	r2, r2, #2
 8007fe8:	f001 fd8c 	bl	8009b04 <_calloc_r>
 8007fec:	b160      	cbz	r0, 8008008 <_Balloc+0x64>
 8007fee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007ff2:	e00e      	b.n	8008012 <_Balloc+0x6e>
 8007ff4:	2221      	movs	r2, #33	@ 0x21
 8007ff6:	2104      	movs	r1, #4
 8007ff8:	4620      	mov	r0, r4
 8007ffa:	f001 fd83 	bl	8009b04 <_calloc_r>
 8007ffe:	69e3      	ldr	r3, [r4, #28]
 8008000:	60f0      	str	r0, [r6, #12]
 8008002:	68db      	ldr	r3, [r3, #12]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d1e4      	bne.n	8007fd2 <_Balloc+0x2e>
 8008008:	2000      	movs	r0, #0
 800800a:	bd70      	pop	{r4, r5, r6, pc}
 800800c:	6802      	ldr	r2, [r0, #0]
 800800e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008012:	2300      	movs	r3, #0
 8008014:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008018:	e7f7      	b.n	800800a <_Balloc+0x66>
 800801a:	bf00      	nop
 800801c:	0800a896 	.word	0x0800a896
 8008020:	0800a916 	.word	0x0800a916

08008024 <_Bfree>:
 8008024:	b570      	push	{r4, r5, r6, lr}
 8008026:	69c6      	ldr	r6, [r0, #28]
 8008028:	4605      	mov	r5, r0
 800802a:	460c      	mov	r4, r1
 800802c:	b976      	cbnz	r6, 800804c <_Bfree+0x28>
 800802e:	2010      	movs	r0, #16
 8008030:	f7ff ff02 	bl	8007e38 <malloc>
 8008034:	4602      	mov	r2, r0
 8008036:	61e8      	str	r0, [r5, #28]
 8008038:	b920      	cbnz	r0, 8008044 <_Bfree+0x20>
 800803a:	4b09      	ldr	r3, [pc, #36]	@ (8008060 <_Bfree+0x3c>)
 800803c:	218f      	movs	r1, #143	@ 0x8f
 800803e:	4809      	ldr	r0, [pc, #36]	@ (8008064 <_Bfree+0x40>)
 8008040:	f001 fd42 	bl	8009ac8 <__assert_func>
 8008044:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008048:	6006      	str	r6, [r0, #0]
 800804a:	60c6      	str	r6, [r0, #12]
 800804c:	b13c      	cbz	r4, 800805e <_Bfree+0x3a>
 800804e:	69eb      	ldr	r3, [r5, #28]
 8008050:	6862      	ldr	r2, [r4, #4]
 8008052:	68db      	ldr	r3, [r3, #12]
 8008054:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008058:	6021      	str	r1, [r4, #0]
 800805a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800805e:	bd70      	pop	{r4, r5, r6, pc}
 8008060:	0800a896 	.word	0x0800a896
 8008064:	0800a916 	.word	0x0800a916

08008068 <__multadd>:
 8008068:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800806c:	f101 0c14 	add.w	ip, r1, #20
 8008070:	4607      	mov	r7, r0
 8008072:	460c      	mov	r4, r1
 8008074:	461e      	mov	r6, r3
 8008076:	690d      	ldr	r5, [r1, #16]
 8008078:	2000      	movs	r0, #0
 800807a:	f8dc 3000 	ldr.w	r3, [ip]
 800807e:	3001      	adds	r0, #1
 8008080:	b299      	uxth	r1, r3
 8008082:	4285      	cmp	r5, r0
 8008084:	fb02 6101 	mla	r1, r2, r1, r6
 8008088:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800808c:	ea4f 4311 	mov.w	r3, r1, lsr #16
 8008090:	b289      	uxth	r1, r1
 8008092:	fb02 3306 	mla	r3, r2, r6, r3
 8008096:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800809a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800809e:	f84c 1b04 	str.w	r1, [ip], #4
 80080a2:	dcea      	bgt.n	800807a <__multadd+0x12>
 80080a4:	b30e      	cbz	r6, 80080ea <__multadd+0x82>
 80080a6:	68a3      	ldr	r3, [r4, #8]
 80080a8:	42ab      	cmp	r3, r5
 80080aa:	dc19      	bgt.n	80080e0 <__multadd+0x78>
 80080ac:	6861      	ldr	r1, [r4, #4]
 80080ae:	4638      	mov	r0, r7
 80080b0:	3101      	adds	r1, #1
 80080b2:	f7ff ff77 	bl	8007fa4 <_Balloc>
 80080b6:	4680      	mov	r8, r0
 80080b8:	b928      	cbnz	r0, 80080c6 <__multadd+0x5e>
 80080ba:	4602      	mov	r2, r0
 80080bc:	4b0c      	ldr	r3, [pc, #48]	@ (80080f0 <__multadd+0x88>)
 80080be:	21ba      	movs	r1, #186	@ 0xba
 80080c0:	480c      	ldr	r0, [pc, #48]	@ (80080f4 <__multadd+0x8c>)
 80080c2:	f001 fd01 	bl	8009ac8 <__assert_func>
 80080c6:	6922      	ldr	r2, [r4, #16]
 80080c8:	f104 010c 	add.w	r1, r4, #12
 80080cc:	300c      	adds	r0, #12
 80080ce:	3202      	adds	r2, #2
 80080d0:	0092      	lsls	r2, r2, #2
 80080d2:	f001 fce3 	bl	8009a9c <memcpy>
 80080d6:	4621      	mov	r1, r4
 80080d8:	4644      	mov	r4, r8
 80080da:	4638      	mov	r0, r7
 80080dc:	f7ff ffa2 	bl	8008024 <_Bfree>
 80080e0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80080e4:	3501      	adds	r5, #1
 80080e6:	615e      	str	r6, [r3, #20]
 80080e8:	6125      	str	r5, [r4, #16]
 80080ea:	4620      	mov	r0, r4
 80080ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080f0:	0800a905 	.word	0x0800a905
 80080f4:	0800a916 	.word	0x0800a916

080080f8 <__s2b>:
 80080f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080fc:	4615      	mov	r5, r2
 80080fe:	461f      	mov	r7, r3
 8008100:	2209      	movs	r2, #9
 8008102:	3308      	adds	r3, #8
 8008104:	460c      	mov	r4, r1
 8008106:	4606      	mov	r6, r0
 8008108:	2100      	movs	r1, #0
 800810a:	fb93 f3f2 	sdiv	r3, r3, r2
 800810e:	2201      	movs	r2, #1
 8008110:	429a      	cmp	r2, r3
 8008112:	db09      	blt.n	8008128 <__s2b+0x30>
 8008114:	4630      	mov	r0, r6
 8008116:	f7ff ff45 	bl	8007fa4 <_Balloc>
 800811a:	b940      	cbnz	r0, 800812e <__s2b+0x36>
 800811c:	4602      	mov	r2, r0
 800811e:	4b19      	ldr	r3, [pc, #100]	@ (8008184 <__s2b+0x8c>)
 8008120:	21d3      	movs	r1, #211	@ 0xd3
 8008122:	4819      	ldr	r0, [pc, #100]	@ (8008188 <__s2b+0x90>)
 8008124:	f001 fcd0 	bl	8009ac8 <__assert_func>
 8008128:	0052      	lsls	r2, r2, #1
 800812a:	3101      	adds	r1, #1
 800812c:	e7f0      	b.n	8008110 <__s2b+0x18>
 800812e:	9b08      	ldr	r3, [sp, #32]
 8008130:	2d09      	cmp	r5, #9
 8008132:	6143      	str	r3, [r0, #20]
 8008134:	f04f 0301 	mov.w	r3, #1
 8008138:	6103      	str	r3, [r0, #16]
 800813a:	dd16      	ble.n	800816a <__s2b+0x72>
 800813c:	f104 0909 	add.w	r9, r4, #9
 8008140:	442c      	add	r4, r5
 8008142:	46c8      	mov	r8, r9
 8008144:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008148:	4601      	mov	r1, r0
 800814a:	220a      	movs	r2, #10
 800814c:	4630      	mov	r0, r6
 800814e:	3b30      	subs	r3, #48	@ 0x30
 8008150:	f7ff ff8a 	bl	8008068 <__multadd>
 8008154:	45a0      	cmp	r8, r4
 8008156:	d1f5      	bne.n	8008144 <__s2b+0x4c>
 8008158:	f1a5 0408 	sub.w	r4, r5, #8
 800815c:	444c      	add	r4, r9
 800815e:	1b2d      	subs	r5, r5, r4
 8008160:	1963      	adds	r3, r4, r5
 8008162:	42bb      	cmp	r3, r7
 8008164:	db04      	blt.n	8008170 <__s2b+0x78>
 8008166:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800816a:	340a      	adds	r4, #10
 800816c:	2509      	movs	r5, #9
 800816e:	e7f6      	b.n	800815e <__s2b+0x66>
 8008170:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008174:	4601      	mov	r1, r0
 8008176:	220a      	movs	r2, #10
 8008178:	4630      	mov	r0, r6
 800817a:	3b30      	subs	r3, #48	@ 0x30
 800817c:	f7ff ff74 	bl	8008068 <__multadd>
 8008180:	e7ee      	b.n	8008160 <__s2b+0x68>
 8008182:	bf00      	nop
 8008184:	0800a905 	.word	0x0800a905
 8008188:	0800a916 	.word	0x0800a916

0800818c <__hi0bits>:
 800818c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008190:	4603      	mov	r3, r0
 8008192:	bf36      	itet	cc
 8008194:	0403      	lslcc	r3, r0, #16
 8008196:	2000      	movcs	r0, #0
 8008198:	2010      	movcc	r0, #16
 800819a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800819e:	bf3c      	itt	cc
 80081a0:	021b      	lslcc	r3, r3, #8
 80081a2:	3008      	addcc	r0, #8
 80081a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80081a8:	bf3c      	itt	cc
 80081aa:	011b      	lslcc	r3, r3, #4
 80081ac:	3004      	addcc	r0, #4
 80081ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081b2:	bf3c      	itt	cc
 80081b4:	009b      	lslcc	r3, r3, #2
 80081b6:	3002      	addcc	r0, #2
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	db05      	blt.n	80081c8 <__hi0bits+0x3c>
 80081bc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80081c0:	f100 0001 	add.w	r0, r0, #1
 80081c4:	bf08      	it	eq
 80081c6:	2020      	moveq	r0, #32
 80081c8:	4770      	bx	lr

080081ca <__lo0bits>:
 80081ca:	6803      	ldr	r3, [r0, #0]
 80081cc:	4602      	mov	r2, r0
 80081ce:	f013 0007 	ands.w	r0, r3, #7
 80081d2:	d00b      	beq.n	80081ec <__lo0bits+0x22>
 80081d4:	07d9      	lsls	r1, r3, #31
 80081d6:	d421      	bmi.n	800821c <__lo0bits+0x52>
 80081d8:	0798      	lsls	r0, r3, #30
 80081da:	bf47      	ittee	mi
 80081dc:	085b      	lsrmi	r3, r3, #1
 80081de:	2001      	movmi	r0, #1
 80081e0:	089b      	lsrpl	r3, r3, #2
 80081e2:	2002      	movpl	r0, #2
 80081e4:	bf4c      	ite	mi
 80081e6:	6013      	strmi	r3, [r2, #0]
 80081e8:	6013      	strpl	r3, [r2, #0]
 80081ea:	4770      	bx	lr
 80081ec:	b299      	uxth	r1, r3
 80081ee:	b909      	cbnz	r1, 80081f4 <__lo0bits+0x2a>
 80081f0:	0c1b      	lsrs	r3, r3, #16
 80081f2:	2010      	movs	r0, #16
 80081f4:	b2d9      	uxtb	r1, r3
 80081f6:	b909      	cbnz	r1, 80081fc <__lo0bits+0x32>
 80081f8:	3008      	adds	r0, #8
 80081fa:	0a1b      	lsrs	r3, r3, #8
 80081fc:	0719      	lsls	r1, r3, #28
 80081fe:	bf04      	itt	eq
 8008200:	091b      	lsreq	r3, r3, #4
 8008202:	3004      	addeq	r0, #4
 8008204:	0799      	lsls	r1, r3, #30
 8008206:	bf04      	itt	eq
 8008208:	089b      	lsreq	r3, r3, #2
 800820a:	3002      	addeq	r0, #2
 800820c:	07d9      	lsls	r1, r3, #31
 800820e:	d403      	bmi.n	8008218 <__lo0bits+0x4e>
 8008210:	085b      	lsrs	r3, r3, #1
 8008212:	f100 0001 	add.w	r0, r0, #1
 8008216:	d003      	beq.n	8008220 <__lo0bits+0x56>
 8008218:	6013      	str	r3, [r2, #0]
 800821a:	4770      	bx	lr
 800821c:	2000      	movs	r0, #0
 800821e:	4770      	bx	lr
 8008220:	2020      	movs	r0, #32
 8008222:	4770      	bx	lr

08008224 <__i2b>:
 8008224:	b510      	push	{r4, lr}
 8008226:	460c      	mov	r4, r1
 8008228:	2101      	movs	r1, #1
 800822a:	f7ff febb 	bl	8007fa4 <_Balloc>
 800822e:	4602      	mov	r2, r0
 8008230:	b928      	cbnz	r0, 800823e <__i2b+0x1a>
 8008232:	4b05      	ldr	r3, [pc, #20]	@ (8008248 <__i2b+0x24>)
 8008234:	f240 1145 	movw	r1, #325	@ 0x145
 8008238:	4804      	ldr	r0, [pc, #16]	@ (800824c <__i2b+0x28>)
 800823a:	f001 fc45 	bl	8009ac8 <__assert_func>
 800823e:	2301      	movs	r3, #1
 8008240:	6144      	str	r4, [r0, #20]
 8008242:	6103      	str	r3, [r0, #16]
 8008244:	bd10      	pop	{r4, pc}
 8008246:	bf00      	nop
 8008248:	0800a905 	.word	0x0800a905
 800824c:	0800a916 	.word	0x0800a916

08008250 <__multiply>:
 8008250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008254:	4617      	mov	r7, r2
 8008256:	690a      	ldr	r2, [r1, #16]
 8008258:	4689      	mov	r9, r1
 800825a:	b085      	sub	sp, #20
 800825c:	693b      	ldr	r3, [r7, #16]
 800825e:	429a      	cmp	r2, r3
 8008260:	bfa2      	ittt	ge
 8008262:	463b      	movge	r3, r7
 8008264:	460f      	movge	r7, r1
 8008266:	4699      	movge	r9, r3
 8008268:	693d      	ldr	r5, [r7, #16]
 800826a:	68bb      	ldr	r3, [r7, #8]
 800826c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008270:	6879      	ldr	r1, [r7, #4]
 8008272:	eb05 060a 	add.w	r6, r5, sl
 8008276:	42b3      	cmp	r3, r6
 8008278:	bfb8      	it	lt
 800827a:	3101      	addlt	r1, #1
 800827c:	f7ff fe92 	bl	8007fa4 <_Balloc>
 8008280:	b930      	cbnz	r0, 8008290 <__multiply+0x40>
 8008282:	4602      	mov	r2, r0
 8008284:	4b42      	ldr	r3, [pc, #264]	@ (8008390 <__multiply+0x140>)
 8008286:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800828a:	4842      	ldr	r0, [pc, #264]	@ (8008394 <__multiply+0x144>)
 800828c:	f001 fc1c 	bl	8009ac8 <__assert_func>
 8008290:	f100 0414 	add.w	r4, r0, #20
 8008294:	2200      	movs	r2, #0
 8008296:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800829a:	4623      	mov	r3, r4
 800829c:	4573      	cmp	r3, lr
 800829e:	d320      	bcc.n	80082e2 <__multiply+0x92>
 80082a0:	f107 0814 	add.w	r8, r7, #20
 80082a4:	f109 0114 	add.w	r1, r9, #20
 80082a8:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80082ac:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80082b0:	9302      	str	r3, [sp, #8]
 80082b2:	1beb      	subs	r3, r5, r7
 80082b4:	3715      	adds	r7, #21
 80082b6:	3b15      	subs	r3, #21
 80082b8:	f023 0303 	bic.w	r3, r3, #3
 80082bc:	3304      	adds	r3, #4
 80082be:	42bd      	cmp	r5, r7
 80082c0:	bf38      	it	cc
 80082c2:	2304      	movcc	r3, #4
 80082c4:	9301      	str	r3, [sp, #4]
 80082c6:	9b02      	ldr	r3, [sp, #8]
 80082c8:	9103      	str	r1, [sp, #12]
 80082ca:	428b      	cmp	r3, r1
 80082cc:	d80c      	bhi.n	80082e8 <__multiply+0x98>
 80082ce:	2e00      	cmp	r6, #0
 80082d0:	dd03      	ble.n	80082da <__multiply+0x8a>
 80082d2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d057      	beq.n	800838a <__multiply+0x13a>
 80082da:	6106      	str	r6, [r0, #16]
 80082dc:	b005      	add	sp, #20
 80082de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082e2:	f843 2b04 	str.w	r2, [r3], #4
 80082e6:	e7d9      	b.n	800829c <__multiply+0x4c>
 80082e8:	f8b1 a000 	ldrh.w	sl, [r1]
 80082ec:	f1ba 0f00 	cmp.w	sl, #0
 80082f0:	d021      	beq.n	8008336 <__multiply+0xe6>
 80082f2:	46c4      	mov	ip, r8
 80082f4:	46a1      	mov	r9, r4
 80082f6:	2700      	movs	r7, #0
 80082f8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80082fc:	f8d9 3000 	ldr.w	r3, [r9]
 8008300:	fa1f fb82 	uxth.w	fp, r2
 8008304:	4565      	cmp	r5, ip
 8008306:	b29b      	uxth	r3, r3
 8008308:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800830c:	fb0a 330b 	mla	r3, sl, fp, r3
 8008310:	443b      	add	r3, r7
 8008312:	f8d9 7000 	ldr.w	r7, [r9]
 8008316:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800831a:	fb0a 7202 	mla	r2, sl, r2, r7
 800831e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008322:	b29b      	uxth	r3, r3
 8008324:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008328:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800832c:	f849 3b04 	str.w	r3, [r9], #4
 8008330:	d8e2      	bhi.n	80082f8 <__multiply+0xa8>
 8008332:	9b01      	ldr	r3, [sp, #4]
 8008334:	50e7      	str	r7, [r4, r3]
 8008336:	9b03      	ldr	r3, [sp, #12]
 8008338:	3104      	adds	r1, #4
 800833a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800833e:	f1b9 0f00 	cmp.w	r9, #0
 8008342:	d020      	beq.n	8008386 <__multiply+0x136>
 8008344:	6823      	ldr	r3, [r4, #0]
 8008346:	4647      	mov	r7, r8
 8008348:	46a4      	mov	ip, r4
 800834a:	f04f 0a00 	mov.w	sl, #0
 800834e:	f8b7 b000 	ldrh.w	fp, [r7]
 8008352:	b29b      	uxth	r3, r3
 8008354:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008358:	fb09 220b 	mla	r2, r9, fp, r2
 800835c:	4452      	add	r2, sl
 800835e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008362:	f84c 3b04 	str.w	r3, [ip], #4
 8008366:	f857 3b04 	ldr.w	r3, [r7], #4
 800836a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800836e:	f8bc 3000 	ldrh.w	r3, [ip]
 8008372:	42bd      	cmp	r5, r7
 8008374:	fb09 330a 	mla	r3, r9, sl, r3
 8008378:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800837c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008380:	d8e5      	bhi.n	800834e <__multiply+0xfe>
 8008382:	9a01      	ldr	r2, [sp, #4]
 8008384:	50a3      	str	r3, [r4, r2]
 8008386:	3404      	adds	r4, #4
 8008388:	e79d      	b.n	80082c6 <__multiply+0x76>
 800838a:	3e01      	subs	r6, #1
 800838c:	e79f      	b.n	80082ce <__multiply+0x7e>
 800838e:	bf00      	nop
 8008390:	0800a905 	.word	0x0800a905
 8008394:	0800a916 	.word	0x0800a916

08008398 <__pow5mult>:
 8008398:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800839c:	4615      	mov	r5, r2
 800839e:	f012 0203 	ands.w	r2, r2, #3
 80083a2:	4607      	mov	r7, r0
 80083a4:	460e      	mov	r6, r1
 80083a6:	d007      	beq.n	80083b8 <__pow5mult+0x20>
 80083a8:	3a01      	subs	r2, #1
 80083aa:	4c25      	ldr	r4, [pc, #148]	@ (8008440 <__pow5mult+0xa8>)
 80083ac:	2300      	movs	r3, #0
 80083ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80083b2:	f7ff fe59 	bl	8008068 <__multadd>
 80083b6:	4606      	mov	r6, r0
 80083b8:	10ad      	asrs	r5, r5, #2
 80083ba:	d03d      	beq.n	8008438 <__pow5mult+0xa0>
 80083bc:	69fc      	ldr	r4, [r7, #28]
 80083be:	b97c      	cbnz	r4, 80083e0 <__pow5mult+0x48>
 80083c0:	2010      	movs	r0, #16
 80083c2:	f7ff fd39 	bl	8007e38 <malloc>
 80083c6:	4602      	mov	r2, r0
 80083c8:	61f8      	str	r0, [r7, #28]
 80083ca:	b928      	cbnz	r0, 80083d8 <__pow5mult+0x40>
 80083cc:	4b1d      	ldr	r3, [pc, #116]	@ (8008444 <__pow5mult+0xac>)
 80083ce:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80083d2:	481d      	ldr	r0, [pc, #116]	@ (8008448 <__pow5mult+0xb0>)
 80083d4:	f001 fb78 	bl	8009ac8 <__assert_func>
 80083d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80083dc:	6004      	str	r4, [r0, #0]
 80083de:	60c4      	str	r4, [r0, #12]
 80083e0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80083e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80083e8:	b94c      	cbnz	r4, 80083fe <__pow5mult+0x66>
 80083ea:	f240 2171 	movw	r1, #625	@ 0x271
 80083ee:	4638      	mov	r0, r7
 80083f0:	f7ff ff18 	bl	8008224 <__i2b>
 80083f4:	2300      	movs	r3, #0
 80083f6:	4604      	mov	r4, r0
 80083f8:	f8c8 0008 	str.w	r0, [r8, #8]
 80083fc:	6003      	str	r3, [r0, #0]
 80083fe:	f04f 0900 	mov.w	r9, #0
 8008402:	07eb      	lsls	r3, r5, #31
 8008404:	d50a      	bpl.n	800841c <__pow5mult+0x84>
 8008406:	4631      	mov	r1, r6
 8008408:	4622      	mov	r2, r4
 800840a:	4638      	mov	r0, r7
 800840c:	f7ff ff20 	bl	8008250 <__multiply>
 8008410:	4680      	mov	r8, r0
 8008412:	4631      	mov	r1, r6
 8008414:	4638      	mov	r0, r7
 8008416:	4646      	mov	r6, r8
 8008418:	f7ff fe04 	bl	8008024 <_Bfree>
 800841c:	106d      	asrs	r5, r5, #1
 800841e:	d00b      	beq.n	8008438 <__pow5mult+0xa0>
 8008420:	6820      	ldr	r0, [r4, #0]
 8008422:	b938      	cbnz	r0, 8008434 <__pow5mult+0x9c>
 8008424:	4622      	mov	r2, r4
 8008426:	4621      	mov	r1, r4
 8008428:	4638      	mov	r0, r7
 800842a:	f7ff ff11 	bl	8008250 <__multiply>
 800842e:	6020      	str	r0, [r4, #0]
 8008430:	f8c0 9000 	str.w	r9, [r0]
 8008434:	4604      	mov	r4, r0
 8008436:	e7e4      	b.n	8008402 <__pow5mult+0x6a>
 8008438:	4630      	mov	r0, r6
 800843a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800843e:	bf00      	nop
 8008440:	0800aa28 	.word	0x0800aa28
 8008444:	0800a896 	.word	0x0800a896
 8008448:	0800a916 	.word	0x0800a916

0800844c <__lshift>:
 800844c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008450:	460c      	mov	r4, r1
 8008452:	4607      	mov	r7, r0
 8008454:	4691      	mov	r9, r2
 8008456:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800845a:	6923      	ldr	r3, [r4, #16]
 800845c:	6849      	ldr	r1, [r1, #4]
 800845e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008462:	68a3      	ldr	r3, [r4, #8]
 8008464:	f108 0601 	add.w	r6, r8, #1
 8008468:	42b3      	cmp	r3, r6
 800846a:	db0b      	blt.n	8008484 <__lshift+0x38>
 800846c:	4638      	mov	r0, r7
 800846e:	f7ff fd99 	bl	8007fa4 <_Balloc>
 8008472:	4605      	mov	r5, r0
 8008474:	b948      	cbnz	r0, 800848a <__lshift+0x3e>
 8008476:	4602      	mov	r2, r0
 8008478:	4b28      	ldr	r3, [pc, #160]	@ (800851c <__lshift+0xd0>)
 800847a:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800847e:	4828      	ldr	r0, [pc, #160]	@ (8008520 <__lshift+0xd4>)
 8008480:	f001 fb22 	bl	8009ac8 <__assert_func>
 8008484:	3101      	adds	r1, #1
 8008486:	005b      	lsls	r3, r3, #1
 8008488:	e7ee      	b.n	8008468 <__lshift+0x1c>
 800848a:	2300      	movs	r3, #0
 800848c:	f100 0114 	add.w	r1, r0, #20
 8008490:	f100 0210 	add.w	r2, r0, #16
 8008494:	4618      	mov	r0, r3
 8008496:	4553      	cmp	r3, sl
 8008498:	db33      	blt.n	8008502 <__lshift+0xb6>
 800849a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800849e:	f104 0314 	add.w	r3, r4, #20
 80084a2:	6920      	ldr	r0, [r4, #16]
 80084a4:	f019 091f 	ands.w	r9, r9, #31
 80084a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80084ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80084b0:	d02b      	beq.n	800850a <__lshift+0xbe>
 80084b2:	f1c9 0e20 	rsb	lr, r9, #32
 80084b6:	468a      	mov	sl, r1
 80084b8:	2200      	movs	r2, #0
 80084ba:	6818      	ldr	r0, [r3, #0]
 80084bc:	fa00 f009 	lsl.w	r0, r0, r9
 80084c0:	4310      	orrs	r0, r2
 80084c2:	f84a 0b04 	str.w	r0, [sl], #4
 80084c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80084ca:	459c      	cmp	ip, r3
 80084cc:	fa22 f20e 	lsr.w	r2, r2, lr
 80084d0:	d8f3      	bhi.n	80084ba <__lshift+0x6e>
 80084d2:	ebac 0304 	sub.w	r3, ip, r4
 80084d6:	f104 0015 	add.w	r0, r4, #21
 80084da:	3b15      	subs	r3, #21
 80084dc:	f023 0303 	bic.w	r3, r3, #3
 80084e0:	3304      	adds	r3, #4
 80084e2:	4560      	cmp	r0, ip
 80084e4:	bf88      	it	hi
 80084e6:	2304      	movhi	r3, #4
 80084e8:	50ca      	str	r2, [r1, r3]
 80084ea:	b10a      	cbz	r2, 80084f0 <__lshift+0xa4>
 80084ec:	f108 0602 	add.w	r6, r8, #2
 80084f0:	3e01      	subs	r6, #1
 80084f2:	4638      	mov	r0, r7
 80084f4:	4621      	mov	r1, r4
 80084f6:	612e      	str	r6, [r5, #16]
 80084f8:	f7ff fd94 	bl	8008024 <_Bfree>
 80084fc:	4628      	mov	r0, r5
 80084fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008502:	3301      	adds	r3, #1
 8008504:	f842 0f04 	str.w	r0, [r2, #4]!
 8008508:	e7c5      	b.n	8008496 <__lshift+0x4a>
 800850a:	3904      	subs	r1, #4
 800850c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008510:	459c      	cmp	ip, r3
 8008512:	f841 2f04 	str.w	r2, [r1, #4]!
 8008516:	d8f9      	bhi.n	800850c <__lshift+0xc0>
 8008518:	e7ea      	b.n	80084f0 <__lshift+0xa4>
 800851a:	bf00      	nop
 800851c:	0800a905 	.word	0x0800a905
 8008520:	0800a916 	.word	0x0800a916

08008524 <__mcmp>:
 8008524:	4603      	mov	r3, r0
 8008526:	690a      	ldr	r2, [r1, #16]
 8008528:	6900      	ldr	r0, [r0, #16]
 800852a:	1a80      	subs	r0, r0, r2
 800852c:	b530      	push	{r4, r5, lr}
 800852e:	d10e      	bne.n	800854e <__mcmp+0x2a>
 8008530:	3314      	adds	r3, #20
 8008532:	3114      	adds	r1, #20
 8008534:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008538:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800853c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008540:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008544:	4295      	cmp	r5, r2
 8008546:	d003      	beq.n	8008550 <__mcmp+0x2c>
 8008548:	d205      	bcs.n	8008556 <__mcmp+0x32>
 800854a:	f04f 30ff 	mov.w	r0, #4294967295
 800854e:	bd30      	pop	{r4, r5, pc}
 8008550:	42a3      	cmp	r3, r4
 8008552:	d3f3      	bcc.n	800853c <__mcmp+0x18>
 8008554:	e7fb      	b.n	800854e <__mcmp+0x2a>
 8008556:	2001      	movs	r0, #1
 8008558:	e7f9      	b.n	800854e <__mcmp+0x2a>
	...

0800855c <__mdiff>:
 800855c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008560:	4689      	mov	r9, r1
 8008562:	4606      	mov	r6, r0
 8008564:	4611      	mov	r1, r2
 8008566:	4614      	mov	r4, r2
 8008568:	4648      	mov	r0, r9
 800856a:	f7ff ffdb 	bl	8008524 <__mcmp>
 800856e:	1e05      	subs	r5, r0, #0
 8008570:	d112      	bne.n	8008598 <__mdiff+0x3c>
 8008572:	4629      	mov	r1, r5
 8008574:	4630      	mov	r0, r6
 8008576:	f7ff fd15 	bl	8007fa4 <_Balloc>
 800857a:	4602      	mov	r2, r0
 800857c:	b928      	cbnz	r0, 800858a <__mdiff+0x2e>
 800857e:	4b41      	ldr	r3, [pc, #260]	@ (8008684 <__mdiff+0x128>)
 8008580:	f240 2137 	movw	r1, #567	@ 0x237
 8008584:	4840      	ldr	r0, [pc, #256]	@ (8008688 <__mdiff+0x12c>)
 8008586:	f001 fa9f 	bl	8009ac8 <__assert_func>
 800858a:	2301      	movs	r3, #1
 800858c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008590:	4610      	mov	r0, r2
 8008592:	b003      	add	sp, #12
 8008594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008598:	bfbc      	itt	lt
 800859a:	464b      	movlt	r3, r9
 800859c:	46a1      	movlt	r9, r4
 800859e:	4630      	mov	r0, r6
 80085a0:	bfb8      	it	lt
 80085a2:	2501      	movlt	r5, #1
 80085a4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80085a8:	bfb4      	ite	lt
 80085aa:	461c      	movlt	r4, r3
 80085ac:	2500      	movge	r5, #0
 80085ae:	f7ff fcf9 	bl	8007fa4 <_Balloc>
 80085b2:	4602      	mov	r2, r0
 80085b4:	b918      	cbnz	r0, 80085be <__mdiff+0x62>
 80085b6:	4b33      	ldr	r3, [pc, #204]	@ (8008684 <__mdiff+0x128>)
 80085b8:	f240 2145 	movw	r1, #581	@ 0x245
 80085bc:	e7e2      	b.n	8008584 <__mdiff+0x28>
 80085be:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80085c2:	f104 0e14 	add.w	lr, r4, #20
 80085c6:	6926      	ldr	r6, [r4, #16]
 80085c8:	f100 0b14 	add.w	fp, r0, #20
 80085cc:	60c5      	str	r5, [r0, #12]
 80085ce:	f109 0514 	add.w	r5, r9, #20
 80085d2:	f109 0310 	add.w	r3, r9, #16
 80085d6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80085da:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80085de:	46d9      	mov	r9, fp
 80085e0:	f04f 0c00 	mov.w	ip, #0
 80085e4:	9301      	str	r3, [sp, #4]
 80085e6:	9b01      	ldr	r3, [sp, #4]
 80085e8:	f85e 0b04 	ldr.w	r0, [lr], #4
 80085ec:	f853 af04 	ldr.w	sl, [r3, #4]!
 80085f0:	4576      	cmp	r6, lr
 80085f2:	9301      	str	r3, [sp, #4]
 80085f4:	fa1f f38a 	uxth.w	r3, sl
 80085f8:	4619      	mov	r1, r3
 80085fa:	b283      	uxth	r3, r0
 80085fc:	ea4f 4010 	mov.w	r0, r0, lsr #16
 8008600:	eba1 0303 	sub.w	r3, r1, r3
 8008604:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008608:	4463      	add	r3, ip
 800860a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800860e:	b29b      	uxth	r3, r3
 8008610:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008614:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008618:	f849 3b04 	str.w	r3, [r9], #4
 800861c:	d8e3      	bhi.n	80085e6 <__mdiff+0x8a>
 800861e:	1b33      	subs	r3, r6, r4
 8008620:	3415      	adds	r4, #21
 8008622:	3b15      	subs	r3, #21
 8008624:	f023 0303 	bic.w	r3, r3, #3
 8008628:	3304      	adds	r3, #4
 800862a:	42a6      	cmp	r6, r4
 800862c:	bf38      	it	cc
 800862e:	2304      	movcc	r3, #4
 8008630:	441d      	add	r5, r3
 8008632:	445b      	add	r3, fp
 8008634:	462c      	mov	r4, r5
 8008636:	461e      	mov	r6, r3
 8008638:	4544      	cmp	r4, r8
 800863a:	d30e      	bcc.n	800865a <__mdiff+0xfe>
 800863c:	f108 0103 	add.w	r1, r8, #3
 8008640:	1b49      	subs	r1, r1, r5
 8008642:	3d03      	subs	r5, #3
 8008644:	f021 0103 	bic.w	r1, r1, #3
 8008648:	45a8      	cmp	r8, r5
 800864a:	bf38      	it	cc
 800864c:	2100      	movcc	r1, #0
 800864e:	440b      	add	r3, r1
 8008650:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008654:	b199      	cbz	r1, 800867e <__mdiff+0x122>
 8008656:	6117      	str	r7, [r2, #16]
 8008658:	e79a      	b.n	8008590 <__mdiff+0x34>
 800865a:	f854 1b04 	ldr.w	r1, [r4], #4
 800865e:	46e6      	mov	lr, ip
 8008660:	fa1f fc81 	uxth.w	ip, r1
 8008664:	0c08      	lsrs	r0, r1, #16
 8008666:	4471      	add	r1, lr
 8008668:	44f4      	add	ip, lr
 800866a:	b289      	uxth	r1, r1
 800866c:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008670:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008674:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008678:	f846 1b04 	str.w	r1, [r6], #4
 800867c:	e7dc      	b.n	8008638 <__mdiff+0xdc>
 800867e:	3f01      	subs	r7, #1
 8008680:	e7e6      	b.n	8008650 <__mdiff+0xf4>
 8008682:	bf00      	nop
 8008684:	0800a905 	.word	0x0800a905
 8008688:	0800a916 	.word	0x0800a916

0800868c <__ulp>:
 800868c:	b082      	sub	sp, #8
 800868e:	4b11      	ldr	r3, [pc, #68]	@ (80086d4 <__ulp+0x48>)
 8008690:	ed8d 0b00 	vstr	d0, [sp]
 8008694:	9a01      	ldr	r2, [sp, #4]
 8008696:	4013      	ands	r3, r2
 8008698:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800869c:	2b00      	cmp	r3, #0
 800869e:	dc08      	bgt.n	80086b2 <__ulp+0x26>
 80086a0:	425b      	negs	r3, r3
 80086a2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80086a6:	ea4f 5223 	mov.w	r2, r3, asr #20
 80086aa:	da04      	bge.n	80086b6 <__ulp+0x2a>
 80086ac:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80086b0:	4113      	asrs	r3, r2
 80086b2:	2200      	movs	r2, #0
 80086b4:	e008      	b.n	80086c8 <__ulp+0x3c>
 80086b6:	f1a2 0314 	sub.w	r3, r2, #20
 80086ba:	2b1e      	cmp	r3, #30
 80086bc:	bfd6      	itet	le
 80086be:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80086c2:	2201      	movgt	r2, #1
 80086c4:	40da      	lsrle	r2, r3
 80086c6:	2300      	movs	r3, #0
 80086c8:	4619      	mov	r1, r3
 80086ca:	4610      	mov	r0, r2
 80086cc:	ec41 0b10 	vmov	d0, r0, r1
 80086d0:	b002      	add	sp, #8
 80086d2:	4770      	bx	lr
 80086d4:	7ff00000 	.word	0x7ff00000

080086d8 <__b2d>:
 80086d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086dc:	6906      	ldr	r6, [r0, #16]
 80086de:	f100 0814 	add.w	r8, r0, #20
 80086e2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80086e6:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80086ea:	1f37      	subs	r7, r6, #4
 80086ec:	4610      	mov	r0, r2
 80086ee:	f7ff fd4d 	bl	800818c <__hi0bits>
 80086f2:	f1c0 0320 	rsb	r3, r0, #32
 80086f6:	280a      	cmp	r0, #10
 80086f8:	600b      	str	r3, [r1, #0]
 80086fa:	491d      	ldr	r1, [pc, #116]	@ (8008770 <__b2d+0x98>)
 80086fc:	dc16      	bgt.n	800872c <__b2d+0x54>
 80086fe:	f1c0 0c0b 	rsb	ip, r0, #11
 8008702:	45b8      	cmp	r8, r7
 8008704:	f100 0015 	add.w	r0, r0, #21
 8008708:	fa22 f30c 	lsr.w	r3, r2, ip
 800870c:	fa02 f000 	lsl.w	r0, r2, r0
 8008710:	ea43 0501 	orr.w	r5, r3, r1
 8008714:	bf34      	ite	cc
 8008716:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800871a:	2300      	movcs	r3, #0
 800871c:	fa23 f30c 	lsr.w	r3, r3, ip
 8008720:	4303      	orrs	r3, r0
 8008722:	461c      	mov	r4, r3
 8008724:	ec45 4b10 	vmov	d0, r4, r5
 8008728:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800872c:	45b8      	cmp	r8, r7
 800872e:	bf3a      	itte	cc
 8008730:	f1a6 0708 	subcc.w	r7, r6, #8
 8008734:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008738:	2300      	movcs	r3, #0
 800873a:	380b      	subs	r0, #11
 800873c:	d014      	beq.n	8008768 <__b2d+0x90>
 800873e:	f1c0 0120 	rsb	r1, r0, #32
 8008742:	4082      	lsls	r2, r0
 8008744:	4547      	cmp	r7, r8
 8008746:	fa23 f401 	lsr.w	r4, r3, r1
 800874a:	fa03 f300 	lsl.w	r3, r3, r0
 800874e:	ea42 0204 	orr.w	r2, r2, r4
 8008752:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8008756:	bf8c      	ite	hi
 8008758:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800875c:	2200      	movls	r2, #0
 800875e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008762:	40ca      	lsrs	r2, r1
 8008764:	4313      	orrs	r3, r2
 8008766:	e7dc      	b.n	8008722 <__b2d+0x4a>
 8008768:	ea42 0501 	orr.w	r5, r2, r1
 800876c:	e7d9      	b.n	8008722 <__b2d+0x4a>
 800876e:	bf00      	nop
 8008770:	3ff00000 	.word	0x3ff00000

08008774 <__d2b>:
 8008774:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008778:	460f      	mov	r7, r1
 800877a:	2101      	movs	r1, #1
 800877c:	4616      	mov	r6, r2
 800877e:	ec59 8b10 	vmov	r8, r9, d0
 8008782:	f7ff fc0f 	bl	8007fa4 <_Balloc>
 8008786:	4604      	mov	r4, r0
 8008788:	b930      	cbnz	r0, 8008798 <__d2b+0x24>
 800878a:	4602      	mov	r2, r0
 800878c:	4b23      	ldr	r3, [pc, #140]	@ (800881c <__d2b+0xa8>)
 800878e:	f240 310f 	movw	r1, #783	@ 0x30f
 8008792:	4823      	ldr	r0, [pc, #140]	@ (8008820 <__d2b+0xac>)
 8008794:	f001 f998 	bl	8009ac8 <__assert_func>
 8008798:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800879c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80087a0:	b10d      	cbz	r5, 80087a6 <__d2b+0x32>
 80087a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80087a6:	9301      	str	r3, [sp, #4]
 80087a8:	f1b8 0300 	subs.w	r3, r8, #0
 80087ac:	d023      	beq.n	80087f6 <__d2b+0x82>
 80087ae:	4668      	mov	r0, sp
 80087b0:	9300      	str	r3, [sp, #0]
 80087b2:	f7ff fd0a 	bl	80081ca <__lo0bits>
 80087b6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80087ba:	b1d0      	cbz	r0, 80087f2 <__d2b+0x7e>
 80087bc:	f1c0 0320 	rsb	r3, r0, #32
 80087c0:	fa02 f303 	lsl.w	r3, r2, r3
 80087c4:	40c2      	lsrs	r2, r0
 80087c6:	430b      	orrs	r3, r1
 80087c8:	9201      	str	r2, [sp, #4]
 80087ca:	6163      	str	r3, [r4, #20]
 80087cc:	9b01      	ldr	r3, [sp, #4]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	61a3      	str	r3, [r4, #24]
 80087d2:	bf0c      	ite	eq
 80087d4:	2201      	moveq	r2, #1
 80087d6:	2202      	movne	r2, #2
 80087d8:	6122      	str	r2, [r4, #16]
 80087da:	b1a5      	cbz	r5, 8008806 <__d2b+0x92>
 80087dc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80087e0:	4405      	add	r5, r0
 80087e2:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80087e6:	603d      	str	r5, [r7, #0]
 80087e8:	6030      	str	r0, [r6, #0]
 80087ea:	4620      	mov	r0, r4
 80087ec:	b003      	add	sp, #12
 80087ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80087f2:	6161      	str	r1, [r4, #20]
 80087f4:	e7ea      	b.n	80087cc <__d2b+0x58>
 80087f6:	a801      	add	r0, sp, #4
 80087f8:	f7ff fce7 	bl	80081ca <__lo0bits>
 80087fc:	9b01      	ldr	r3, [sp, #4]
 80087fe:	3020      	adds	r0, #32
 8008800:	2201      	movs	r2, #1
 8008802:	6163      	str	r3, [r4, #20]
 8008804:	e7e8      	b.n	80087d8 <__d2b+0x64>
 8008806:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800880a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800880e:	6038      	str	r0, [r7, #0]
 8008810:	6918      	ldr	r0, [r3, #16]
 8008812:	f7ff fcbb 	bl	800818c <__hi0bits>
 8008816:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800881a:	e7e5      	b.n	80087e8 <__d2b+0x74>
 800881c:	0800a905 	.word	0x0800a905
 8008820:	0800a916 	.word	0x0800a916

08008824 <__ratio>:
 8008824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008828:	b085      	sub	sp, #20
 800882a:	e9cd 1000 	strd	r1, r0, [sp]
 800882e:	a902      	add	r1, sp, #8
 8008830:	f7ff ff52 	bl	80086d8 <__b2d>
 8008834:	a903      	add	r1, sp, #12
 8008836:	9800      	ldr	r0, [sp, #0]
 8008838:	ec55 4b10 	vmov	r4, r5, d0
 800883c:	f7ff ff4c 	bl	80086d8 <__b2d>
 8008840:	9b01      	ldr	r3, [sp, #4]
 8008842:	462f      	mov	r7, r5
 8008844:	4620      	mov	r0, r4
 8008846:	6919      	ldr	r1, [r3, #16]
 8008848:	9b00      	ldr	r3, [sp, #0]
 800884a:	691b      	ldr	r3, [r3, #16]
 800884c:	1ac9      	subs	r1, r1, r3
 800884e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008852:	ec5b ab10 	vmov	sl, fp, d0
 8008856:	1a9b      	subs	r3, r3, r2
 8008858:	46d9      	mov	r9, fp
 800885a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800885e:	2b00      	cmp	r3, #0
 8008860:	bfcd      	iteet	gt
 8008862:	462a      	movgt	r2, r5
 8008864:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008868:	465a      	movle	r2, fp
 800886a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800886e:	bfd8      	it	le
 8008870:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008874:	4652      	mov	r2, sl
 8008876:	4639      	mov	r1, r7
 8008878:	464b      	mov	r3, r9
 800887a:	f7f7 ffcb 	bl	8000814 <__aeabi_ddiv>
 800887e:	ec41 0b10 	vmov	d0, r0, r1
 8008882:	b005      	add	sp, #20
 8008884:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008888 <__copybits>:
 8008888:	3901      	subs	r1, #1
 800888a:	f102 0314 	add.w	r3, r2, #20
 800888e:	1149      	asrs	r1, r1, #5
 8008890:	b570      	push	{r4, r5, r6, lr}
 8008892:	3101      	adds	r1, #1
 8008894:	6914      	ldr	r4, [r2, #16]
 8008896:	1f05      	subs	r5, r0, #4
 8008898:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800889c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80088a0:	42a3      	cmp	r3, r4
 80088a2:	d30c      	bcc.n	80088be <__copybits+0x36>
 80088a4:	1aa3      	subs	r3, r4, r2
 80088a6:	3211      	adds	r2, #17
 80088a8:	3b11      	subs	r3, #17
 80088aa:	f023 0303 	bic.w	r3, r3, #3
 80088ae:	42a2      	cmp	r2, r4
 80088b0:	bf88      	it	hi
 80088b2:	2300      	movhi	r3, #0
 80088b4:	4418      	add	r0, r3
 80088b6:	2300      	movs	r3, #0
 80088b8:	4288      	cmp	r0, r1
 80088ba:	d305      	bcc.n	80088c8 <__copybits+0x40>
 80088bc:	bd70      	pop	{r4, r5, r6, pc}
 80088be:	f853 6b04 	ldr.w	r6, [r3], #4
 80088c2:	f845 6f04 	str.w	r6, [r5, #4]!
 80088c6:	e7eb      	b.n	80088a0 <__copybits+0x18>
 80088c8:	f840 3b04 	str.w	r3, [r0], #4
 80088cc:	e7f4      	b.n	80088b8 <__copybits+0x30>

080088ce <__any_on>:
 80088ce:	f100 0214 	add.w	r2, r0, #20
 80088d2:	114b      	asrs	r3, r1, #5
 80088d4:	6900      	ldr	r0, [r0, #16]
 80088d6:	4298      	cmp	r0, r3
 80088d8:	b510      	push	{r4, lr}
 80088da:	db11      	blt.n	8008900 <__any_on+0x32>
 80088dc:	dd0a      	ble.n	80088f4 <__any_on+0x26>
 80088de:	f011 011f 	ands.w	r1, r1, #31
 80088e2:	d007      	beq.n	80088f4 <__any_on+0x26>
 80088e4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80088e8:	fa24 f001 	lsr.w	r0, r4, r1
 80088ec:	fa00 f101 	lsl.w	r1, r0, r1
 80088f0:	428c      	cmp	r4, r1
 80088f2:	d10b      	bne.n	800890c <__any_on+0x3e>
 80088f4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80088f8:	4293      	cmp	r3, r2
 80088fa:	d803      	bhi.n	8008904 <__any_on+0x36>
 80088fc:	2000      	movs	r0, #0
 80088fe:	bd10      	pop	{r4, pc}
 8008900:	4603      	mov	r3, r0
 8008902:	e7f7      	b.n	80088f4 <__any_on+0x26>
 8008904:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008908:	2900      	cmp	r1, #0
 800890a:	d0f5      	beq.n	80088f8 <__any_on+0x2a>
 800890c:	2001      	movs	r0, #1
 800890e:	e7f6      	b.n	80088fe <__any_on+0x30>

08008910 <sulp>:
 8008910:	b570      	push	{r4, r5, r6, lr}
 8008912:	4604      	mov	r4, r0
 8008914:	460d      	mov	r5, r1
 8008916:	4616      	mov	r6, r2
 8008918:	ec45 4b10 	vmov	d0, r4, r5
 800891c:	f7ff feb6 	bl	800868c <__ulp>
 8008920:	ec51 0b10 	vmov	r0, r1, d0
 8008924:	b17e      	cbz	r6, 8008946 <sulp+0x36>
 8008926:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800892a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800892e:	2b00      	cmp	r3, #0
 8008930:	dd09      	ble.n	8008946 <sulp+0x36>
 8008932:	051b      	lsls	r3, r3, #20
 8008934:	2400      	movs	r4, #0
 8008936:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800893a:	4622      	mov	r2, r4
 800893c:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008940:	462b      	mov	r3, r5
 8008942:	f7f7 fe3d 	bl	80005c0 <__aeabi_dmul>
 8008946:	ec41 0b10 	vmov	d0, r0, r1
 800894a:	bd70      	pop	{r4, r5, r6, pc}
 800894c:	0000      	movs	r0, r0
	...

08008950 <_strtod_l>:
 8008950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008954:	b09f      	sub	sp, #124	@ 0x7c
 8008956:	460c      	mov	r4, r1
 8008958:	f04f 0a00 	mov.w	sl, #0
 800895c:	f04f 0b00 	mov.w	fp, #0
 8008960:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008962:	2200      	movs	r2, #0
 8008964:	9005      	str	r0, [sp, #20]
 8008966:	921a      	str	r2, [sp, #104]	@ 0x68
 8008968:	460a      	mov	r2, r1
 800896a:	9219      	str	r2, [sp, #100]	@ 0x64
 800896c:	7811      	ldrb	r1, [r2, #0]
 800896e:	292b      	cmp	r1, #43	@ 0x2b
 8008970:	d04a      	beq.n	8008a08 <_strtod_l+0xb8>
 8008972:	d838      	bhi.n	80089e6 <_strtod_l+0x96>
 8008974:	290d      	cmp	r1, #13
 8008976:	d832      	bhi.n	80089de <_strtod_l+0x8e>
 8008978:	2908      	cmp	r1, #8
 800897a:	d832      	bhi.n	80089e2 <_strtod_l+0x92>
 800897c:	2900      	cmp	r1, #0
 800897e:	d03b      	beq.n	80089f8 <_strtod_l+0xa8>
 8008980:	2200      	movs	r2, #0
 8008982:	920e      	str	r2, [sp, #56]	@ 0x38
 8008984:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008986:	782a      	ldrb	r2, [r5, #0]
 8008988:	2a30      	cmp	r2, #48	@ 0x30
 800898a:	f040 80b2 	bne.w	8008af2 <_strtod_l+0x1a2>
 800898e:	786a      	ldrb	r2, [r5, #1]
 8008990:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008994:	2a58      	cmp	r2, #88	@ 0x58
 8008996:	d16e      	bne.n	8008a76 <_strtod_l+0x126>
 8008998:	9302      	str	r3, [sp, #8]
 800899a:	a919      	add	r1, sp, #100	@ 0x64
 800899c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800899e:	4a90      	ldr	r2, [pc, #576]	@ (8008be0 <_strtod_l+0x290>)
 80089a0:	9301      	str	r3, [sp, #4]
 80089a2:	ab1a      	add	r3, sp, #104	@ 0x68
 80089a4:	9805      	ldr	r0, [sp, #20]
 80089a6:	9300      	str	r3, [sp, #0]
 80089a8:	ab1b      	add	r3, sp, #108	@ 0x6c
 80089aa:	f001 f925 	bl	8009bf8 <__gethex>
 80089ae:	f010 060f 	ands.w	r6, r0, #15
 80089b2:	4604      	mov	r4, r0
 80089b4:	d005      	beq.n	80089c2 <_strtod_l+0x72>
 80089b6:	2e06      	cmp	r6, #6
 80089b8:	d128      	bne.n	8008a0c <_strtod_l+0xbc>
 80089ba:	3501      	adds	r5, #1
 80089bc:	2300      	movs	r3, #0
 80089be:	9519      	str	r5, [sp, #100]	@ 0x64
 80089c0:	930e      	str	r3, [sp, #56]	@ 0x38
 80089c2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	f040 858e 	bne.w	80094e6 <_strtod_l+0xb96>
 80089ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80089cc:	b1cb      	cbz	r3, 8008a02 <_strtod_l+0xb2>
 80089ce:	4652      	mov	r2, sl
 80089d0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80089d4:	ec43 2b10 	vmov	d0, r2, r3
 80089d8:	b01f      	add	sp, #124	@ 0x7c
 80089da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089de:	2920      	cmp	r1, #32
 80089e0:	d1ce      	bne.n	8008980 <_strtod_l+0x30>
 80089e2:	3201      	adds	r2, #1
 80089e4:	e7c1      	b.n	800896a <_strtod_l+0x1a>
 80089e6:	292d      	cmp	r1, #45	@ 0x2d
 80089e8:	d1ca      	bne.n	8008980 <_strtod_l+0x30>
 80089ea:	2101      	movs	r1, #1
 80089ec:	910e      	str	r1, [sp, #56]	@ 0x38
 80089ee:	1c51      	adds	r1, r2, #1
 80089f0:	9119      	str	r1, [sp, #100]	@ 0x64
 80089f2:	7852      	ldrb	r2, [r2, #1]
 80089f4:	2a00      	cmp	r2, #0
 80089f6:	d1c5      	bne.n	8008984 <_strtod_l+0x34>
 80089f8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80089fa:	9419      	str	r4, [sp, #100]	@ 0x64
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	f040 8570 	bne.w	80094e2 <_strtod_l+0xb92>
 8008a02:	4652      	mov	r2, sl
 8008a04:	465b      	mov	r3, fp
 8008a06:	e7e5      	b.n	80089d4 <_strtod_l+0x84>
 8008a08:	2100      	movs	r1, #0
 8008a0a:	e7ef      	b.n	80089ec <_strtod_l+0x9c>
 8008a0c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008a0e:	b13a      	cbz	r2, 8008a20 <_strtod_l+0xd0>
 8008a10:	2135      	movs	r1, #53	@ 0x35
 8008a12:	a81c      	add	r0, sp, #112	@ 0x70
 8008a14:	f7ff ff38 	bl	8008888 <__copybits>
 8008a18:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008a1a:	9805      	ldr	r0, [sp, #20]
 8008a1c:	f7ff fb02 	bl	8008024 <_Bfree>
 8008a20:	3e01      	subs	r6, #1
 8008a22:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008a24:	2e04      	cmp	r6, #4
 8008a26:	d806      	bhi.n	8008a36 <_strtod_l+0xe6>
 8008a28:	e8df f006 	tbb	[pc, r6]
 8008a2c:	201d0314 	.word	0x201d0314
 8008a30:	14          	.byte	0x14
 8008a31:	00          	.byte	0x00
 8008a32:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008a36:	05e1      	lsls	r1, r4, #23
 8008a38:	bf48      	it	mi
 8008a3a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008a3e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008a42:	0d1b      	lsrs	r3, r3, #20
 8008a44:	051b      	lsls	r3, r3, #20
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d1bb      	bne.n	80089c2 <_strtod_l+0x72>
 8008a4a:	f7fe fb07 	bl	800705c <__errno>
 8008a4e:	2322      	movs	r3, #34	@ 0x22
 8008a50:	6003      	str	r3, [r0, #0]
 8008a52:	e7b6      	b.n	80089c2 <_strtod_l+0x72>
 8008a54:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008a58:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008a5c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008a60:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008a64:	e7e7      	b.n	8008a36 <_strtod_l+0xe6>
 8008a66:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8008be8 <_strtod_l+0x298>
 8008a6a:	e7e4      	b.n	8008a36 <_strtod_l+0xe6>
 8008a6c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008a70:	f04f 3aff 	mov.w	sl, #4294967295
 8008a74:	e7df      	b.n	8008a36 <_strtod_l+0xe6>
 8008a76:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a78:	1c5a      	adds	r2, r3, #1
 8008a7a:	9219      	str	r2, [sp, #100]	@ 0x64
 8008a7c:	785b      	ldrb	r3, [r3, #1]
 8008a7e:	2b30      	cmp	r3, #48	@ 0x30
 8008a80:	d0f9      	beq.n	8008a76 <_strtod_l+0x126>
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d09d      	beq.n	80089c2 <_strtod_l+0x72>
 8008a86:	2301      	movs	r3, #1
 8008a88:	2700      	movs	r7, #0
 8008a8a:	9308      	str	r3, [sp, #32]
 8008a8c:	220a      	movs	r2, #10
 8008a8e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a90:	46b9      	mov	r9, r7
 8008a92:	970b      	str	r7, [sp, #44]	@ 0x2c
 8008a94:	930c      	str	r3, [sp, #48]	@ 0x30
 8008a96:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008a98:	7805      	ldrb	r5, [r0, #0]
 8008a9a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008a9e:	b2d9      	uxtb	r1, r3
 8008aa0:	2909      	cmp	r1, #9
 8008aa2:	d928      	bls.n	8008af6 <_strtod_l+0x1a6>
 8008aa4:	2201      	movs	r2, #1
 8008aa6:	494f      	ldr	r1, [pc, #316]	@ (8008be4 <_strtod_l+0x294>)
 8008aa8:	f000 ffd6 	bl	8009a58 <strncmp>
 8008aac:	2800      	cmp	r0, #0
 8008aae:	d032      	beq.n	8008b16 <_strtod_l+0x1c6>
 8008ab0:	2000      	movs	r0, #0
 8008ab2:	462a      	mov	r2, r5
 8008ab4:	464d      	mov	r5, r9
 8008ab6:	4603      	mov	r3, r0
 8008ab8:	900a      	str	r0, [sp, #40]	@ 0x28
 8008aba:	2a65      	cmp	r2, #101	@ 0x65
 8008abc:	d001      	beq.n	8008ac2 <_strtod_l+0x172>
 8008abe:	2a45      	cmp	r2, #69	@ 0x45
 8008ac0:	d114      	bne.n	8008aec <_strtod_l+0x19c>
 8008ac2:	b91d      	cbnz	r5, 8008acc <_strtod_l+0x17c>
 8008ac4:	9a08      	ldr	r2, [sp, #32]
 8008ac6:	4302      	orrs	r2, r0
 8008ac8:	d096      	beq.n	80089f8 <_strtod_l+0xa8>
 8008aca:	2500      	movs	r5, #0
 8008acc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008ace:	1c62      	adds	r2, r4, #1
 8008ad0:	9219      	str	r2, [sp, #100]	@ 0x64
 8008ad2:	7862      	ldrb	r2, [r4, #1]
 8008ad4:	2a2b      	cmp	r2, #43	@ 0x2b
 8008ad6:	d079      	beq.n	8008bcc <_strtod_l+0x27c>
 8008ad8:	2a2d      	cmp	r2, #45	@ 0x2d
 8008ada:	d07d      	beq.n	8008bd8 <_strtod_l+0x288>
 8008adc:	f04f 0c00 	mov.w	ip, #0
 8008ae0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008ae4:	2909      	cmp	r1, #9
 8008ae6:	f240 8085 	bls.w	8008bf4 <_strtod_l+0x2a4>
 8008aea:	9419      	str	r4, [sp, #100]	@ 0x64
 8008aec:	f04f 0800 	mov.w	r8, #0
 8008af0:	e0a5      	b.n	8008c3e <_strtod_l+0x2ee>
 8008af2:	2300      	movs	r3, #0
 8008af4:	e7c8      	b.n	8008a88 <_strtod_l+0x138>
 8008af6:	f1b9 0f08 	cmp.w	r9, #8
 8008afa:	f100 0001 	add.w	r0, r0, #1
 8008afe:	f109 0901 	add.w	r9, r9, #1
 8008b02:	bfd4      	ite	le
 8008b04:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8008b06:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008b0a:	9019      	str	r0, [sp, #100]	@ 0x64
 8008b0c:	bfdc      	itt	le
 8008b0e:	fb02 3301 	mlale	r3, r2, r1, r3
 8008b12:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008b14:	e7bf      	b.n	8008a96 <_strtod_l+0x146>
 8008b16:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008b18:	1c5a      	adds	r2, r3, #1
 8008b1a:	9219      	str	r2, [sp, #100]	@ 0x64
 8008b1c:	785a      	ldrb	r2, [r3, #1]
 8008b1e:	f1b9 0f00 	cmp.w	r9, #0
 8008b22:	d03a      	beq.n	8008b9a <_strtod_l+0x24a>
 8008b24:	464d      	mov	r5, r9
 8008b26:	900a      	str	r0, [sp, #40]	@ 0x28
 8008b28:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008b2c:	2b09      	cmp	r3, #9
 8008b2e:	d912      	bls.n	8008b56 <_strtod_l+0x206>
 8008b30:	2301      	movs	r3, #1
 8008b32:	e7c2      	b.n	8008aba <_strtod_l+0x16a>
 8008b34:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008b36:	3001      	adds	r0, #1
 8008b38:	1c5a      	adds	r2, r3, #1
 8008b3a:	9219      	str	r2, [sp, #100]	@ 0x64
 8008b3c:	785a      	ldrb	r2, [r3, #1]
 8008b3e:	2a30      	cmp	r2, #48	@ 0x30
 8008b40:	d0f8      	beq.n	8008b34 <_strtod_l+0x1e4>
 8008b42:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008b46:	2b08      	cmp	r3, #8
 8008b48:	f200 84d2 	bhi.w	80094f0 <_strtod_l+0xba0>
 8008b4c:	900a      	str	r0, [sp, #40]	@ 0x28
 8008b4e:	2000      	movs	r0, #0
 8008b50:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008b52:	4605      	mov	r5, r0
 8008b54:	930c      	str	r3, [sp, #48]	@ 0x30
 8008b56:	3a30      	subs	r2, #48	@ 0x30
 8008b58:	f100 0301 	add.w	r3, r0, #1
 8008b5c:	d017      	beq.n	8008b8e <_strtod_l+0x23e>
 8008b5e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008b60:	462e      	mov	r6, r5
 8008b62:	f04f 0e0a 	mov.w	lr, #10
 8008b66:	4419      	add	r1, r3
 8008b68:	910a      	str	r1, [sp, #40]	@ 0x28
 8008b6a:	1c71      	adds	r1, r6, #1
 8008b6c:	eba1 0c05 	sub.w	ip, r1, r5
 8008b70:	4563      	cmp	r3, ip
 8008b72:	dc14      	bgt.n	8008b9e <_strtod_l+0x24e>
 8008b74:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8008b78:	182b      	adds	r3, r5, r0
 8008b7a:	3501      	adds	r5, #1
 8008b7c:	2b08      	cmp	r3, #8
 8008b7e:	4405      	add	r5, r0
 8008b80:	dc1a      	bgt.n	8008bb8 <_strtod_l+0x268>
 8008b82:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008b84:	230a      	movs	r3, #10
 8008b86:	fb03 2301 	mla	r3, r3, r1, r2
 8008b8a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008b90:	4618      	mov	r0, r3
 8008b92:	1c51      	adds	r1, r2, #1
 8008b94:	9119      	str	r1, [sp, #100]	@ 0x64
 8008b96:	7852      	ldrb	r2, [r2, #1]
 8008b98:	e7c6      	b.n	8008b28 <_strtod_l+0x1d8>
 8008b9a:	4648      	mov	r0, r9
 8008b9c:	e7cf      	b.n	8008b3e <_strtod_l+0x1ee>
 8008b9e:	2e08      	cmp	r6, #8
 8008ba0:	dc05      	bgt.n	8008bae <_strtod_l+0x25e>
 8008ba2:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008ba4:	fb0e f606 	mul.w	r6, lr, r6
 8008ba8:	960b      	str	r6, [sp, #44]	@ 0x2c
 8008baa:	460e      	mov	r6, r1
 8008bac:	e7dd      	b.n	8008b6a <_strtod_l+0x21a>
 8008bae:	2910      	cmp	r1, #16
 8008bb0:	bfd8      	it	le
 8008bb2:	fb0e f707 	mulle.w	r7, lr, r7
 8008bb6:	e7f8      	b.n	8008baa <_strtod_l+0x25a>
 8008bb8:	2b0f      	cmp	r3, #15
 8008bba:	bfdc      	itt	le
 8008bbc:	230a      	movle	r3, #10
 8008bbe:	fb03 2707 	mlale	r7, r3, r7, r2
 8008bc2:	e7e3      	b.n	8008b8c <_strtod_l+0x23c>
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	930a      	str	r3, [sp, #40]	@ 0x28
 8008bc8:	2301      	movs	r3, #1
 8008bca:	e77b      	b.n	8008ac4 <_strtod_l+0x174>
 8008bcc:	f04f 0c00 	mov.w	ip, #0
 8008bd0:	1ca2      	adds	r2, r4, #2
 8008bd2:	9219      	str	r2, [sp, #100]	@ 0x64
 8008bd4:	78a2      	ldrb	r2, [r4, #2]
 8008bd6:	e783      	b.n	8008ae0 <_strtod_l+0x190>
 8008bd8:	f04f 0c01 	mov.w	ip, #1
 8008bdc:	e7f8      	b.n	8008bd0 <_strtod_l+0x280>
 8008bde:	bf00      	nop
 8008be0:	0800ab3c 	.word	0x0800ab3c
 8008be4:	0800a96f 	.word	0x0800a96f
 8008be8:	7ff00000 	.word	0x7ff00000
 8008bec:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008bee:	1c51      	adds	r1, r2, #1
 8008bf0:	9119      	str	r1, [sp, #100]	@ 0x64
 8008bf2:	7852      	ldrb	r2, [r2, #1]
 8008bf4:	2a30      	cmp	r2, #48	@ 0x30
 8008bf6:	d0f9      	beq.n	8008bec <_strtod_l+0x29c>
 8008bf8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008bfc:	2908      	cmp	r1, #8
 8008bfe:	f63f af75 	bhi.w	8008aec <_strtod_l+0x19c>
 8008c02:	3a30      	subs	r2, #48	@ 0x30
 8008c04:	f04f 080a 	mov.w	r8, #10
 8008c08:	9209      	str	r2, [sp, #36]	@ 0x24
 8008c0a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008c0c:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008c0e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008c10:	1c56      	adds	r6, r2, #1
 8008c12:	9619      	str	r6, [sp, #100]	@ 0x64
 8008c14:	7852      	ldrb	r2, [r2, #1]
 8008c16:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008c1a:	f1be 0f09 	cmp.w	lr, #9
 8008c1e:	d939      	bls.n	8008c94 <_strtod_l+0x344>
 8008c20:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008c22:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008c26:	1a76      	subs	r6, r6, r1
 8008c28:	2e08      	cmp	r6, #8
 8008c2a:	dc03      	bgt.n	8008c34 <_strtod_l+0x2e4>
 8008c2c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008c2e:	4588      	cmp	r8, r1
 8008c30:	bfa8      	it	ge
 8008c32:	4688      	movge	r8, r1
 8008c34:	f1bc 0f00 	cmp.w	ip, #0
 8008c38:	d001      	beq.n	8008c3e <_strtod_l+0x2ee>
 8008c3a:	f1c8 0800 	rsb	r8, r8, #0
 8008c3e:	2d00      	cmp	r5, #0
 8008c40:	d14e      	bne.n	8008ce0 <_strtod_l+0x390>
 8008c42:	9908      	ldr	r1, [sp, #32]
 8008c44:	4308      	orrs	r0, r1
 8008c46:	f47f aebc 	bne.w	80089c2 <_strtod_l+0x72>
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	f47f aed4 	bne.w	80089f8 <_strtod_l+0xa8>
 8008c50:	2a69      	cmp	r2, #105	@ 0x69
 8008c52:	d028      	beq.n	8008ca6 <_strtod_l+0x356>
 8008c54:	dc25      	bgt.n	8008ca2 <_strtod_l+0x352>
 8008c56:	2a49      	cmp	r2, #73	@ 0x49
 8008c58:	d025      	beq.n	8008ca6 <_strtod_l+0x356>
 8008c5a:	2a4e      	cmp	r2, #78	@ 0x4e
 8008c5c:	f47f aecc 	bne.w	80089f8 <_strtod_l+0xa8>
 8008c60:	499a      	ldr	r1, [pc, #616]	@ (8008ecc <_strtod_l+0x57c>)
 8008c62:	a819      	add	r0, sp, #100	@ 0x64
 8008c64:	f001 f9e8 	bl	800a038 <__match>
 8008c68:	2800      	cmp	r0, #0
 8008c6a:	f43f aec5 	beq.w	80089f8 <_strtod_l+0xa8>
 8008c6e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c70:	781b      	ldrb	r3, [r3, #0]
 8008c72:	2b28      	cmp	r3, #40	@ 0x28
 8008c74:	d12e      	bne.n	8008cd4 <_strtod_l+0x384>
 8008c76:	aa1c      	add	r2, sp, #112	@ 0x70
 8008c78:	4995      	ldr	r1, [pc, #596]	@ (8008ed0 <_strtod_l+0x580>)
 8008c7a:	a819      	add	r0, sp, #100	@ 0x64
 8008c7c:	f001 f9f0 	bl	800a060 <__hexnan>
 8008c80:	2805      	cmp	r0, #5
 8008c82:	d127      	bne.n	8008cd4 <_strtod_l+0x384>
 8008c84:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008c86:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008c8a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008c8e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008c92:	e696      	b.n	80089c2 <_strtod_l+0x72>
 8008c94:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008c96:	fb08 2101 	mla	r1, r8, r1, r2
 8008c9a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008c9e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008ca0:	e7b5      	b.n	8008c0e <_strtod_l+0x2be>
 8008ca2:	2a6e      	cmp	r2, #110	@ 0x6e
 8008ca4:	e7da      	b.n	8008c5c <_strtod_l+0x30c>
 8008ca6:	498b      	ldr	r1, [pc, #556]	@ (8008ed4 <_strtod_l+0x584>)
 8008ca8:	a819      	add	r0, sp, #100	@ 0x64
 8008caa:	f001 f9c5 	bl	800a038 <__match>
 8008cae:	2800      	cmp	r0, #0
 8008cb0:	f43f aea2 	beq.w	80089f8 <_strtod_l+0xa8>
 8008cb4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008cb6:	a819      	add	r0, sp, #100	@ 0x64
 8008cb8:	4987      	ldr	r1, [pc, #540]	@ (8008ed8 <_strtod_l+0x588>)
 8008cba:	3b01      	subs	r3, #1
 8008cbc:	9319      	str	r3, [sp, #100]	@ 0x64
 8008cbe:	f001 f9bb 	bl	800a038 <__match>
 8008cc2:	b910      	cbnz	r0, 8008cca <_strtod_l+0x37a>
 8008cc4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008cc6:	3301      	adds	r3, #1
 8008cc8:	9319      	str	r3, [sp, #100]	@ 0x64
 8008cca:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8008ee8 <_strtod_l+0x598>
 8008cce:	f04f 0a00 	mov.w	sl, #0
 8008cd2:	e676      	b.n	80089c2 <_strtod_l+0x72>
 8008cd4:	4881      	ldr	r0, [pc, #516]	@ (8008edc <_strtod_l+0x58c>)
 8008cd6:	f000 feef 	bl	8009ab8 <nan>
 8008cda:	ec5b ab10 	vmov	sl, fp, d0
 8008cde:	e670      	b.n	80089c2 <_strtod_l+0x72>
 8008ce0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ce2:	f1b9 0f00 	cmp.w	r9, #0
 8008ce6:	bf08      	it	eq
 8008ce8:	46a9      	moveq	r9, r5
 8008cea:	2d10      	cmp	r5, #16
 8008cec:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8008cee:	eba8 0303 	sub.w	r3, r8, r3
 8008cf2:	462c      	mov	r4, r5
 8008cf4:	bfa8      	it	ge
 8008cf6:	2410      	movge	r4, #16
 8008cf8:	9309      	str	r3, [sp, #36]	@ 0x24
 8008cfa:	f7f7 fbe7 	bl	80004cc <__aeabi_ui2d>
 8008cfe:	2d09      	cmp	r5, #9
 8008d00:	4682      	mov	sl, r0
 8008d02:	468b      	mov	fp, r1
 8008d04:	dc13      	bgt.n	8008d2e <_strtod_l+0x3de>
 8008d06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	f43f ae5a 	beq.w	80089c2 <_strtod_l+0x72>
 8008d0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d10:	dd78      	ble.n	8008e04 <_strtod_l+0x4b4>
 8008d12:	2b16      	cmp	r3, #22
 8008d14:	dc5f      	bgt.n	8008dd6 <_strtod_l+0x486>
 8008d16:	4972      	ldr	r1, [pc, #456]	@ (8008ee0 <_strtod_l+0x590>)
 8008d18:	4652      	mov	r2, sl
 8008d1a:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008d1e:	465b      	mov	r3, fp
 8008d20:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d24:	f7f7 fc4c 	bl	80005c0 <__aeabi_dmul>
 8008d28:	4682      	mov	sl, r0
 8008d2a:	468b      	mov	fp, r1
 8008d2c:	e649      	b.n	80089c2 <_strtod_l+0x72>
 8008d2e:	4b6c      	ldr	r3, [pc, #432]	@ (8008ee0 <_strtod_l+0x590>)
 8008d30:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008d34:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008d38:	f7f7 fc42 	bl	80005c0 <__aeabi_dmul>
 8008d3c:	4682      	mov	sl, r0
 8008d3e:	468b      	mov	fp, r1
 8008d40:	4638      	mov	r0, r7
 8008d42:	f7f7 fbc3 	bl	80004cc <__aeabi_ui2d>
 8008d46:	4602      	mov	r2, r0
 8008d48:	460b      	mov	r3, r1
 8008d4a:	4650      	mov	r0, sl
 8008d4c:	4659      	mov	r1, fp
 8008d4e:	f7f7 fa81 	bl	8000254 <__adddf3>
 8008d52:	2d0f      	cmp	r5, #15
 8008d54:	4682      	mov	sl, r0
 8008d56:	468b      	mov	fp, r1
 8008d58:	ddd5      	ble.n	8008d06 <_strtod_l+0x3b6>
 8008d5a:	1b2c      	subs	r4, r5, r4
 8008d5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d5e:	441c      	add	r4, r3
 8008d60:	2c00      	cmp	r4, #0
 8008d62:	f340 8093 	ble.w	8008e8c <_strtod_l+0x53c>
 8008d66:	f014 030f 	ands.w	r3, r4, #15
 8008d6a:	d00a      	beq.n	8008d82 <_strtod_l+0x432>
 8008d6c:	495c      	ldr	r1, [pc, #368]	@ (8008ee0 <_strtod_l+0x590>)
 8008d6e:	4652      	mov	r2, sl
 8008d70:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008d74:	465b      	mov	r3, fp
 8008d76:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d7a:	f7f7 fc21 	bl	80005c0 <__aeabi_dmul>
 8008d7e:	4682      	mov	sl, r0
 8008d80:	468b      	mov	fp, r1
 8008d82:	f034 040f 	bics.w	r4, r4, #15
 8008d86:	d073      	beq.n	8008e70 <_strtod_l+0x520>
 8008d88:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008d8c:	dd49      	ble.n	8008e22 <_strtod_l+0x4d2>
 8008d8e:	2400      	movs	r4, #0
 8008d90:	46a0      	mov	r8, r4
 8008d92:	46a1      	mov	r9, r4
 8008d94:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008d96:	2322      	movs	r3, #34	@ 0x22
 8008d98:	9a05      	ldr	r2, [sp, #20]
 8008d9a:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8008ee8 <_strtod_l+0x598>
 8008d9e:	f04f 0a00 	mov.w	sl, #0
 8008da2:	6013      	str	r3, [r2, #0]
 8008da4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	f43f ae0b 	beq.w	80089c2 <_strtod_l+0x72>
 8008dac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008dae:	9805      	ldr	r0, [sp, #20]
 8008db0:	f7ff f938 	bl	8008024 <_Bfree>
 8008db4:	4649      	mov	r1, r9
 8008db6:	9805      	ldr	r0, [sp, #20]
 8008db8:	f7ff f934 	bl	8008024 <_Bfree>
 8008dbc:	4641      	mov	r1, r8
 8008dbe:	9805      	ldr	r0, [sp, #20]
 8008dc0:	f7ff f930 	bl	8008024 <_Bfree>
 8008dc4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008dc6:	9805      	ldr	r0, [sp, #20]
 8008dc8:	f7ff f92c 	bl	8008024 <_Bfree>
 8008dcc:	4621      	mov	r1, r4
 8008dce:	9805      	ldr	r0, [sp, #20]
 8008dd0:	f7ff f928 	bl	8008024 <_Bfree>
 8008dd4:	e5f5      	b.n	80089c2 <_strtod_l+0x72>
 8008dd6:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008dda:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ddc:	4293      	cmp	r3, r2
 8008dde:	dbbc      	blt.n	8008d5a <_strtod_l+0x40a>
 8008de0:	f1c5 050f 	rsb	r5, r5, #15
 8008de4:	4c3e      	ldr	r4, [pc, #248]	@ (8008ee0 <_strtod_l+0x590>)
 8008de6:	4652      	mov	r2, sl
 8008de8:	465b      	mov	r3, fp
 8008dea:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008dee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008df2:	f7f7 fbe5 	bl	80005c0 <__aeabi_dmul>
 8008df6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008df8:	1b5d      	subs	r5, r3, r5
 8008dfa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008dfe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008e02:	e78f      	b.n	8008d24 <_strtod_l+0x3d4>
 8008e04:	3316      	adds	r3, #22
 8008e06:	dba8      	blt.n	8008d5a <_strtod_l+0x40a>
 8008e08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e0a:	4650      	mov	r0, sl
 8008e0c:	4659      	mov	r1, fp
 8008e0e:	eba3 0808 	sub.w	r8, r3, r8
 8008e12:	4b33      	ldr	r3, [pc, #204]	@ (8008ee0 <_strtod_l+0x590>)
 8008e14:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008e18:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008e1c:	f7f7 fcfa 	bl	8000814 <__aeabi_ddiv>
 8008e20:	e782      	b.n	8008d28 <_strtod_l+0x3d8>
 8008e22:	2300      	movs	r3, #0
 8008e24:	1124      	asrs	r4, r4, #4
 8008e26:	4650      	mov	r0, sl
 8008e28:	4659      	mov	r1, fp
 8008e2a:	4f2e      	ldr	r7, [pc, #184]	@ (8008ee4 <_strtod_l+0x594>)
 8008e2c:	461e      	mov	r6, r3
 8008e2e:	2c01      	cmp	r4, #1
 8008e30:	dc21      	bgt.n	8008e76 <_strtod_l+0x526>
 8008e32:	b10b      	cbz	r3, 8008e38 <_strtod_l+0x4e8>
 8008e34:	4682      	mov	sl, r0
 8008e36:	468b      	mov	fp, r1
 8008e38:	492a      	ldr	r1, [pc, #168]	@ (8008ee4 <_strtod_l+0x594>)
 8008e3a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008e3e:	4652      	mov	r2, sl
 8008e40:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008e44:	465b      	mov	r3, fp
 8008e46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e4a:	f7f7 fbb9 	bl	80005c0 <__aeabi_dmul>
 8008e4e:	4b26      	ldr	r3, [pc, #152]	@ (8008ee8 <_strtod_l+0x598>)
 8008e50:	460a      	mov	r2, r1
 8008e52:	4682      	mov	sl, r0
 8008e54:	400b      	ands	r3, r1
 8008e56:	4925      	ldr	r1, [pc, #148]	@ (8008eec <_strtod_l+0x59c>)
 8008e58:	428b      	cmp	r3, r1
 8008e5a:	d898      	bhi.n	8008d8e <_strtod_l+0x43e>
 8008e5c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008e60:	428b      	cmp	r3, r1
 8008e62:	bf86      	itte	hi
 8008e64:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8008ef0 <_strtod_l+0x5a0>
 8008e68:	f04f 3aff 	movhi.w	sl, #4294967295
 8008e6c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008e70:	2300      	movs	r3, #0
 8008e72:	9308      	str	r3, [sp, #32]
 8008e74:	e076      	b.n	8008f64 <_strtod_l+0x614>
 8008e76:	07e2      	lsls	r2, r4, #31
 8008e78:	d504      	bpl.n	8008e84 <_strtod_l+0x534>
 8008e7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e7e:	f7f7 fb9f 	bl	80005c0 <__aeabi_dmul>
 8008e82:	2301      	movs	r3, #1
 8008e84:	3601      	adds	r6, #1
 8008e86:	1064      	asrs	r4, r4, #1
 8008e88:	3708      	adds	r7, #8
 8008e8a:	e7d0      	b.n	8008e2e <_strtod_l+0x4de>
 8008e8c:	d0f0      	beq.n	8008e70 <_strtod_l+0x520>
 8008e8e:	4264      	negs	r4, r4
 8008e90:	f014 020f 	ands.w	r2, r4, #15
 8008e94:	d00a      	beq.n	8008eac <_strtod_l+0x55c>
 8008e96:	4b12      	ldr	r3, [pc, #72]	@ (8008ee0 <_strtod_l+0x590>)
 8008e98:	4650      	mov	r0, sl
 8008e9a:	4659      	mov	r1, fp
 8008e9c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ea4:	f7f7 fcb6 	bl	8000814 <__aeabi_ddiv>
 8008ea8:	4682      	mov	sl, r0
 8008eaa:	468b      	mov	fp, r1
 8008eac:	1124      	asrs	r4, r4, #4
 8008eae:	d0df      	beq.n	8008e70 <_strtod_l+0x520>
 8008eb0:	2c1f      	cmp	r4, #31
 8008eb2:	dd1f      	ble.n	8008ef4 <_strtod_l+0x5a4>
 8008eb4:	2400      	movs	r4, #0
 8008eb6:	46a0      	mov	r8, r4
 8008eb8:	46a1      	mov	r9, r4
 8008eba:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008ebc:	2322      	movs	r3, #34	@ 0x22
 8008ebe:	9a05      	ldr	r2, [sp, #20]
 8008ec0:	f04f 0a00 	mov.w	sl, #0
 8008ec4:	f04f 0b00 	mov.w	fp, #0
 8008ec8:	6013      	str	r3, [r2, #0]
 8008eca:	e76b      	b.n	8008da4 <_strtod_l+0x454>
 8008ecc:	0800a85d 	.word	0x0800a85d
 8008ed0:	0800ab28 	.word	0x0800ab28
 8008ed4:	0800a855 	.word	0x0800a855
 8008ed8:	0800a88c 	.word	0x0800a88c
 8008edc:	0800a9c5 	.word	0x0800a9c5
 8008ee0:	0800aa60 	.word	0x0800aa60
 8008ee4:	0800aa38 	.word	0x0800aa38
 8008ee8:	7ff00000 	.word	0x7ff00000
 8008eec:	7ca00000 	.word	0x7ca00000
 8008ef0:	7fefffff 	.word	0x7fefffff
 8008ef4:	f014 0310 	ands.w	r3, r4, #16
 8008ef8:	4650      	mov	r0, sl
 8008efa:	4659      	mov	r1, fp
 8008efc:	4ea9      	ldr	r6, [pc, #676]	@ (80091a4 <_strtod_l+0x854>)
 8008efe:	bf18      	it	ne
 8008f00:	236a      	movne	r3, #106	@ 0x6a
 8008f02:	9308      	str	r3, [sp, #32]
 8008f04:	2300      	movs	r3, #0
 8008f06:	07e7      	lsls	r7, r4, #31
 8008f08:	d504      	bpl.n	8008f14 <_strtod_l+0x5c4>
 8008f0a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008f0e:	f7f7 fb57 	bl	80005c0 <__aeabi_dmul>
 8008f12:	2301      	movs	r3, #1
 8008f14:	1064      	asrs	r4, r4, #1
 8008f16:	f106 0608 	add.w	r6, r6, #8
 8008f1a:	d1f4      	bne.n	8008f06 <_strtod_l+0x5b6>
 8008f1c:	b10b      	cbz	r3, 8008f22 <_strtod_l+0x5d2>
 8008f1e:	4682      	mov	sl, r0
 8008f20:	468b      	mov	fp, r1
 8008f22:	9b08      	ldr	r3, [sp, #32]
 8008f24:	b1b3      	cbz	r3, 8008f54 <_strtod_l+0x604>
 8008f26:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008f2a:	4659      	mov	r1, fp
 8008f2c:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	dd0f      	ble.n	8008f54 <_strtod_l+0x604>
 8008f34:	2b1f      	cmp	r3, #31
 8008f36:	dd56      	ble.n	8008fe6 <_strtod_l+0x696>
 8008f38:	2b34      	cmp	r3, #52	@ 0x34
 8008f3a:	f04f 0a00 	mov.w	sl, #0
 8008f3e:	bfdb      	ittet	le
 8008f40:	f04f 33ff 	movle.w	r3, #4294967295
 8008f44:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008f48:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008f4c:	4093      	lslle	r3, r2
 8008f4e:	bfd8      	it	le
 8008f50:	ea03 0b01 	andle.w	fp, r3, r1
 8008f54:	2200      	movs	r2, #0
 8008f56:	2300      	movs	r3, #0
 8008f58:	4650      	mov	r0, sl
 8008f5a:	4659      	mov	r1, fp
 8008f5c:	f7f7 fd98 	bl	8000a90 <__aeabi_dcmpeq>
 8008f60:	2800      	cmp	r0, #0
 8008f62:	d1a7      	bne.n	8008eb4 <_strtod_l+0x564>
 8008f64:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f66:	464a      	mov	r2, r9
 8008f68:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008f6a:	9300      	str	r3, [sp, #0]
 8008f6c:	462b      	mov	r3, r5
 8008f6e:	9805      	ldr	r0, [sp, #20]
 8008f70:	f7ff f8c2 	bl	80080f8 <__s2b>
 8008f74:	900b      	str	r0, [sp, #44]	@ 0x2c
 8008f76:	2800      	cmp	r0, #0
 8008f78:	f43f af09 	beq.w	8008d8e <_strtod_l+0x43e>
 8008f7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f7e:	2400      	movs	r4, #0
 8008f80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f82:	2a00      	cmp	r2, #0
 8008f84:	eba3 0308 	sub.w	r3, r3, r8
 8008f88:	46a0      	mov	r8, r4
 8008f8a:	bfa8      	it	ge
 8008f8c:	2300      	movge	r3, #0
 8008f8e:	9312      	str	r3, [sp, #72]	@ 0x48
 8008f90:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008f94:	9316      	str	r3, [sp, #88]	@ 0x58
 8008f96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f98:	9805      	ldr	r0, [sp, #20]
 8008f9a:	6859      	ldr	r1, [r3, #4]
 8008f9c:	f7ff f802 	bl	8007fa4 <_Balloc>
 8008fa0:	4681      	mov	r9, r0
 8008fa2:	2800      	cmp	r0, #0
 8008fa4:	f43f aef7 	beq.w	8008d96 <_strtod_l+0x446>
 8008fa8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008faa:	300c      	adds	r0, #12
 8008fac:	691a      	ldr	r2, [r3, #16]
 8008fae:	f103 010c 	add.w	r1, r3, #12
 8008fb2:	3202      	adds	r2, #2
 8008fb4:	0092      	lsls	r2, r2, #2
 8008fb6:	f000 fd71 	bl	8009a9c <memcpy>
 8008fba:	aa1c      	add	r2, sp, #112	@ 0x70
 8008fbc:	a91b      	add	r1, sp, #108	@ 0x6c
 8008fbe:	9805      	ldr	r0, [sp, #20]
 8008fc0:	ec4b ab10 	vmov	d0, sl, fp
 8008fc4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008fc8:	f7ff fbd4 	bl	8008774 <__d2b>
 8008fcc:	901a      	str	r0, [sp, #104]	@ 0x68
 8008fce:	2800      	cmp	r0, #0
 8008fd0:	f43f aee1 	beq.w	8008d96 <_strtod_l+0x446>
 8008fd4:	2101      	movs	r1, #1
 8008fd6:	9805      	ldr	r0, [sp, #20]
 8008fd8:	f7ff f924 	bl	8008224 <__i2b>
 8008fdc:	4680      	mov	r8, r0
 8008fde:	b948      	cbnz	r0, 8008ff4 <_strtod_l+0x6a4>
 8008fe0:	f04f 0800 	mov.w	r8, #0
 8008fe4:	e6d7      	b.n	8008d96 <_strtod_l+0x446>
 8008fe6:	f04f 32ff 	mov.w	r2, #4294967295
 8008fea:	fa02 f303 	lsl.w	r3, r2, r3
 8008fee:	ea03 0a0a 	and.w	sl, r3, sl
 8008ff2:	e7af      	b.n	8008f54 <_strtod_l+0x604>
 8008ff4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008ff6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008ff8:	2d00      	cmp	r5, #0
 8008ffa:	bfa9      	itett	ge
 8008ffc:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008ffe:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009000:	18ef      	addge	r7, r5, r3
 8009002:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009004:	bfb8      	it	lt
 8009006:	1b5e      	sublt	r6, r3, r5
 8009008:	9b08      	ldr	r3, [sp, #32]
 800900a:	bfb8      	it	lt
 800900c:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800900e:	1aed      	subs	r5, r5, r3
 8009010:	4b65      	ldr	r3, [pc, #404]	@ (80091a8 <_strtod_l+0x858>)
 8009012:	4415      	add	r5, r2
 8009014:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009018:	3d01      	subs	r5, #1
 800901a:	429d      	cmp	r5, r3
 800901c:	da4f      	bge.n	80090be <_strtod_l+0x76e>
 800901e:	1b5b      	subs	r3, r3, r5
 8009020:	2101      	movs	r1, #1
 8009022:	2b1f      	cmp	r3, #31
 8009024:	eba2 0203 	sub.w	r2, r2, r3
 8009028:	dc3d      	bgt.n	80090a6 <_strtod_l+0x756>
 800902a:	fa01 f303 	lsl.w	r3, r1, r3
 800902e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009030:	2300      	movs	r3, #0
 8009032:	9310      	str	r3, [sp, #64]	@ 0x40
 8009034:	18bd      	adds	r5, r7, r2
 8009036:	9b08      	ldr	r3, [sp, #32]
 8009038:	4416      	add	r6, r2
 800903a:	42af      	cmp	r7, r5
 800903c:	441e      	add	r6, r3
 800903e:	463b      	mov	r3, r7
 8009040:	bfa8      	it	ge
 8009042:	462b      	movge	r3, r5
 8009044:	42b3      	cmp	r3, r6
 8009046:	bfa8      	it	ge
 8009048:	4633      	movge	r3, r6
 800904a:	2b00      	cmp	r3, #0
 800904c:	bfc2      	ittt	gt
 800904e:	1aed      	subgt	r5, r5, r3
 8009050:	1af6      	subgt	r6, r6, r3
 8009052:	1aff      	subgt	r7, r7, r3
 8009054:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009056:	2b00      	cmp	r3, #0
 8009058:	dd16      	ble.n	8009088 <_strtod_l+0x738>
 800905a:	4641      	mov	r1, r8
 800905c:	461a      	mov	r2, r3
 800905e:	9805      	ldr	r0, [sp, #20]
 8009060:	f7ff f99a 	bl	8008398 <__pow5mult>
 8009064:	4680      	mov	r8, r0
 8009066:	2800      	cmp	r0, #0
 8009068:	d0ba      	beq.n	8008fe0 <_strtod_l+0x690>
 800906a:	4601      	mov	r1, r0
 800906c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800906e:	9805      	ldr	r0, [sp, #20]
 8009070:	f7ff f8ee 	bl	8008250 <__multiply>
 8009074:	900a      	str	r0, [sp, #40]	@ 0x28
 8009076:	2800      	cmp	r0, #0
 8009078:	f43f ae8d 	beq.w	8008d96 <_strtod_l+0x446>
 800907c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800907e:	9805      	ldr	r0, [sp, #20]
 8009080:	f7fe ffd0 	bl	8008024 <_Bfree>
 8009084:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009086:	931a      	str	r3, [sp, #104]	@ 0x68
 8009088:	2d00      	cmp	r5, #0
 800908a:	dc1d      	bgt.n	80090c8 <_strtod_l+0x778>
 800908c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800908e:	2b00      	cmp	r3, #0
 8009090:	dd23      	ble.n	80090da <_strtod_l+0x78a>
 8009092:	4649      	mov	r1, r9
 8009094:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009096:	9805      	ldr	r0, [sp, #20]
 8009098:	f7ff f97e 	bl	8008398 <__pow5mult>
 800909c:	4681      	mov	r9, r0
 800909e:	b9e0      	cbnz	r0, 80090da <_strtod_l+0x78a>
 80090a0:	f04f 0900 	mov.w	r9, #0
 80090a4:	e677      	b.n	8008d96 <_strtod_l+0x446>
 80090a6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80090aa:	9113      	str	r1, [sp, #76]	@ 0x4c
 80090ac:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80090b0:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80090b4:	35e2      	adds	r5, #226	@ 0xe2
 80090b6:	fa01 f305 	lsl.w	r3, r1, r5
 80090ba:	9310      	str	r3, [sp, #64]	@ 0x40
 80090bc:	e7ba      	b.n	8009034 <_strtod_l+0x6e4>
 80090be:	2300      	movs	r3, #0
 80090c0:	9310      	str	r3, [sp, #64]	@ 0x40
 80090c2:	2301      	movs	r3, #1
 80090c4:	9313      	str	r3, [sp, #76]	@ 0x4c
 80090c6:	e7b5      	b.n	8009034 <_strtod_l+0x6e4>
 80090c8:	462a      	mov	r2, r5
 80090ca:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80090cc:	9805      	ldr	r0, [sp, #20]
 80090ce:	f7ff f9bd 	bl	800844c <__lshift>
 80090d2:	901a      	str	r0, [sp, #104]	@ 0x68
 80090d4:	2800      	cmp	r0, #0
 80090d6:	d1d9      	bne.n	800908c <_strtod_l+0x73c>
 80090d8:	e65d      	b.n	8008d96 <_strtod_l+0x446>
 80090da:	2e00      	cmp	r6, #0
 80090dc:	dd07      	ble.n	80090ee <_strtod_l+0x79e>
 80090de:	4649      	mov	r1, r9
 80090e0:	4632      	mov	r2, r6
 80090e2:	9805      	ldr	r0, [sp, #20]
 80090e4:	f7ff f9b2 	bl	800844c <__lshift>
 80090e8:	4681      	mov	r9, r0
 80090ea:	2800      	cmp	r0, #0
 80090ec:	d0d8      	beq.n	80090a0 <_strtod_l+0x750>
 80090ee:	2f00      	cmp	r7, #0
 80090f0:	dd08      	ble.n	8009104 <_strtod_l+0x7b4>
 80090f2:	4641      	mov	r1, r8
 80090f4:	463a      	mov	r2, r7
 80090f6:	9805      	ldr	r0, [sp, #20]
 80090f8:	f7ff f9a8 	bl	800844c <__lshift>
 80090fc:	4680      	mov	r8, r0
 80090fe:	2800      	cmp	r0, #0
 8009100:	f43f ae49 	beq.w	8008d96 <_strtod_l+0x446>
 8009104:	464a      	mov	r2, r9
 8009106:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009108:	9805      	ldr	r0, [sp, #20]
 800910a:	f7ff fa27 	bl	800855c <__mdiff>
 800910e:	4604      	mov	r4, r0
 8009110:	2800      	cmp	r0, #0
 8009112:	f43f ae40 	beq.w	8008d96 <_strtod_l+0x446>
 8009116:	68c3      	ldr	r3, [r0, #12]
 8009118:	4641      	mov	r1, r8
 800911a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800911c:	2300      	movs	r3, #0
 800911e:	60c3      	str	r3, [r0, #12]
 8009120:	f7ff fa00 	bl	8008524 <__mcmp>
 8009124:	2800      	cmp	r0, #0
 8009126:	da45      	bge.n	80091b4 <_strtod_l+0x864>
 8009128:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800912a:	ea53 030a 	orrs.w	r3, r3, sl
 800912e:	d16b      	bne.n	8009208 <_strtod_l+0x8b8>
 8009130:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009134:	2b00      	cmp	r3, #0
 8009136:	d167      	bne.n	8009208 <_strtod_l+0x8b8>
 8009138:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800913c:	0d1b      	lsrs	r3, r3, #20
 800913e:	051b      	lsls	r3, r3, #20
 8009140:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009144:	d960      	bls.n	8009208 <_strtod_l+0x8b8>
 8009146:	6963      	ldr	r3, [r4, #20]
 8009148:	b913      	cbnz	r3, 8009150 <_strtod_l+0x800>
 800914a:	6923      	ldr	r3, [r4, #16]
 800914c:	2b01      	cmp	r3, #1
 800914e:	dd5b      	ble.n	8009208 <_strtod_l+0x8b8>
 8009150:	4621      	mov	r1, r4
 8009152:	2201      	movs	r2, #1
 8009154:	9805      	ldr	r0, [sp, #20]
 8009156:	f7ff f979 	bl	800844c <__lshift>
 800915a:	4641      	mov	r1, r8
 800915c:	4604      	mov	r4, r0
 800915e:	f7ff f9e1 	bl	8008524 <__mcmp>
 8009162:	2800      	cmp	r0, #0
 8009164:	dd50      	ble.n	8009208 <_strtod_l+0x8b8>
 8009166:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800916a:	9a08      	ldr	r2, [sp, #32]
 800916c:	0d1b      	lsrs	r3, r3, #20
 800916e:	051b      	lsls	r3, r3, #20
 8009170:	2a00      	cmp	r2, #0
 8009172:	d06a      	beq.n	800924a <_strtod_l+0x8fa>
 8009174:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009178:	d867      	bhi.n	800924a <_strtod_l+0x8fa>
 800917a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800917e:	f67f ae9d 	bls.w	8008ebc <_strtod_l+0x56c>
 8009182:	4b0a      	ldr	r3, [pc, #40]	@ (80091ac <_strtod_l+0x85c>)
 8009184:	4650      	mov	r0, sl
 8009186:	4659      	mov	r1, fp
 8009188:	2200      	movs	r2, #0
 800918a:	f7f7 fa19 	bl	80005c0 <__aeabi_dmul>
 800918e:	4b08      	ldr	r3, [pc, #32]	@ (80091b0 <_strtod_l+0x860>)
 8009190:	4682      	mov	sl, r0
 8009192:	468b      	mov	fp, r1
 8009194:	400b      	ands	r3, r1
 8009196:	2b00      	cmp	r3, #0
 8009198:	f47f ae08 	bne.w	8008dac <_strtod_l+0x45c>
 800919c:	2322      	movs	r3, #34	@ 0x22
 800919e:	9a05      	ldr	r2, [sp, #20]
 80091a0:	6013      	str	r3, [r2, #0]
 80091a2:	e603      	b.n	8008dac <_strtod_l+0x45c>
 80091a4:	0800ab50 	.word	0x0800ab50
 80091a8:	fffffc02 	.word	0xfffffc02
 80091ac:	39500000 	.word	0x39500000
 80091b0:	7ff00000 	.word	0x7ff00000
 80091b4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80091b8:	d165      	bne.n	8009286 <_strtod_l+0x936>
 80091ba:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80091bc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80091c0:	b35a      	cbz	r2, 800921a <_strtod_l+0x8ca>
 80091c2:	4a9f      	ldr	r2, [pc, #636]	@ (8009440 <_strtod_l+0xaf0>)
 80091c4:	4293      	cmp	r3, r2
 80091c6:	d12b      	bne.n	8009220 <_strtod_l+0x8d0>
 80091c8:	9b08      	ldr	r3, [sp, #32]
 80091ca:	4651      	mov	r1, sl
 80091cc:	b303      	cbz	r3, 8009210 <_strtod_l+0x8c0>
 80091ce:	465a      	mov	r2, fp
 80091d0:	4b9c      	ldr	r3, [pc, #624]	@ (8009444 <_strtod_l+0xaf4>)
 80091d2:	4013      	ands	r3, r2
 80091d4:	f04f 32ff 	mov.w	r2, #4294967295
 80091d8:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80091dc:	d81b      	bhi.n	8009216 <_strtod_l+0x8c6>
 80091de:	0d1b      	lsrs	r3, r3, #20
 80091e0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80091e4:	fa02 f303 	lsl.w	r3, r2, r3
 80091e8:	4299      	cmp	r1, r3
 80091ea:	d119      	bne.n	8009220 <_strtod_l+0x8d0>
 80091ec:	4b96      	ldr	r3, [pc, #600]	@ (8009448 <_strtod_l+0xaf8>)
 80091ee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80091f0:	429a      	cmp	r2, r3
 80091f2:	d102      	bne.n	80091fa <_strtod_l+0x8aa>
 80091f4:	3101      	adds	r1, #1
 80091f6:	f43f adce 	beq.w	8008d96 <_strtod_l+0x446>
 80091fa:	4b92      	ldr	r3, [pc, #584]	@ (8009444 <_strtod_l+0xaf4>)
 80091fc:	f04f 0a00 	mov.w	sl, #0
 8009200:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009202:	401a      	ands	r2, r3
 8009204:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009208:	9b08      	ldr	r3, [sp, #32]
 800920a:	2b00      	cmp	r3, #0
 800920c:	d1b9      	bne.n	8009182 <_strtod_l+0x832>
 800920e:	e5cd      	b.n	8008dac <_strtod_l+0x45c>
 8009210:	f04f 33ff 	mov.w	r3, #4294967295
 8009214:	e7e8      	b.n	80091e8 <_strtod_l+0x898>
 8009216:	4613      	mov	r3, r2
 8009218:	e7e6      	b.n	80091e8 <_strtod_l+0x898>
 800921a:	ea53 030a 	orrs.w	r3, r3, sl
 800921e:	d0a2      	beq.n	8009166 <_strtod_l+0x816>
 8009220:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009222:	b1db      	cbz	r3, 800925c <_strtod_l+0x90c>
 8009224:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009226:	4213      	tst	r3, r2
 8009228:	d0ee      	beq.n	8009208 <_strtod_l+0x8b8>
 800922a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800922c:	4650      	mov	r0, sl
 800922e:	9a08      	ldr	r2, [sp, #32]
 8009230:	4659      	mov	r1, fp
 8009232:	b1bb      	cbz	r3, 8009264 <_strtod_l+0x914>
 8009234:	f7ff fb6c 	bl	8008910 <sulp>
 8009238:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800923c:	ec53 2b10 	vmov	r2, r3, d0
 8009240:	f7f7 f808 	bl	8000254 <__adddf3>
 8009244:	4682      	mov	sl, r0
 8009246:	468b      	mov	fp, r1
 8009248:	e7de      	b.n	8009208 <_strtod_l+0x8b8>
 800924a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800924e:	f04f 3aff 	mov.w	sl, #4294967295
 8009252:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009256:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800925a:	e7d5      	b.n	8009208 <_strtod_l+0x8b8>
 800925c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800925e:	ea13 0f0a 	tst.w	r3, sl
 8009262:	e7e1      	b.n	8009228 <_strtod_l+0x8d8>
 8009264:	f7ff fb54 	bl	8008910 <sulp>
 8009268:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800926c:	ec53 2b10 	vmov	r2, r3, d0
 8009270:	f7f6 ffee 	bl	8000250 <__aeabi_dsub>
 8009274:	2200      	movs	r2, #0
 8009276:	2300      	movs	r3, #0
 8009278:	4682      	mov	sl, r0
 800927a:	468b      	mov	fp, r1
 800927c:	f7f7 fc08 	bl	8000a90 <__aeabi_dcmpeq>
 8009280:	2800      	cmp	r0, #0
 8009282:	d0c1      	beq.n	8009208 <_strtod_l+0x8b8>
 8009284:	e61a      	b.n	8008ebc <_strtod_l+0x56c>
 8009286:	4641      	mov	r1, r8
 8009288:	4620      	mov	r0, r4
 800928a:	f7ff facb 	bl	8008824 <__ratio>
 800928e:	2200      	movs	r2, #0
 8009290:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009294:	ec57 6b10 	vmov	r6, r7, d0
 8009298:	4630      	mov	r0, r6
 800929a:	4639      	mov	r1, r7
 800929c:	f7f7 fc0c 	bl	8000ab8 <__aeabi_dcmple>
 80092a0:	2800      	cmp	r0, #0
 80092a2:	d06f      	beq.n	8009384 <_strtod_l+0xa34>
 80092a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d17a      	bne.n	80093a0 <_strtod_l+0xa50>
 80092aa:	f1ba 0f00 	cmp.w	sl, #0
 80092ae:	d158      	bne.n	8009362 <_strtod_l+0xa12>
 80092b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80092b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d15a      	bne.n	8009370 <_strtod_l+0xa20>
 80092ba:	2200      	movs	r2, #0
 80092bc:	4b63      	ldr	r3, [pc, #396]	@ (800944c <_strtod_l+0xafc>)
 80092be:	4630      	mov	r0, r6
 80092c0:	4639      	mov	r1, r7
 80092c2:	f7f7 fbef 	bl	8000aa4 <__aeabi_dcmplt>
 80092c6:	2800      	cmp	r0, #0
 80092c8:	d159      	bne.n	800937e <_strtod_l+0xa2e>
 80092ca:	4630      	mov	r0, r6
 80092cc:	4639      	mov	r1, r7
 80092ce:	2200      	movs	r2, #0
 80092d0:	4b5f      	ldr	r3, [pc, #380]	@ (8009450 <_strtod_l+0xb00>)
 80092d2:	f7f7 f975 	bl	80005c0 <__aeabi_dmul>
 80092d6:	4606      	mov	r6, r0
 80092d8:	460f      	mov	r7, r1
 80092da:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80092de:	9606      	str	r6, [sp, #24]
 80092e0:	9307      	str	r3, [sp, #28]
 80092e2:	4d58      	ldr	r5, [pc, #352]	@ (8009444 <_strtod_l+0xaf4>)
 80092e4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80092e8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80092ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80092ee:	401d      	ands	r5, r3
 80092f0:	4b58      	ldr	r3, [pc, #352]	@ (8009454 <_strtod_l+0xb04>)
 80092f2:	429d      	cmp	r5, r3
 80092f4:	f040 80b2 	bne.w	800945c <_strtod_l+0xb0c>
 80092f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80092fa:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80092fe:	ec4b ab10 	vmov	d0, sl, fp
 8009302:	f7ff f9c3 	bl	800868c <__ulp>
 8009306:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800930a:	ec51 0b10 	vmov	r0, r1, d0
 800930e:	f7f7 f957 	bl	80005c0 <__aeabi_dmul>
 8009312:	4652      	mov	r2, sl
 8009314:	465b      	mov	r3, fp
 8009316:	f7f6 ff9d 	bl	8000254 <__adddf3>
 800931a:	460b      	mov	r3, r1
 800931c:	4949      	ldr	r1, [pc, #292]	@ (8009444 <_strtod_l+0xaf4>)
 800931e:	4682      	mov	sl, r0
 8009320:	4a4d      	ldr	r2, [pc, #308]	@ (8009458 <_strtod_l+0xb08>)
 8009322:	4019      	ands	r1, r3
 8009324:	4291      	cmp	r1, r2
 8009326:	d942      	bls.n	80093ae <_strtod_l+0xa5e>
 8009328:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800932a:	4b47      	ldr	r3, [pc, #284]	@ (8009448 <_strtod_l+0xaf8>)
 800932c:	429a      	cmp	r2, r3
 800932e:	d103      	bne.n	8009338 <_strtod_l+0x9e8>
 8009330:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009332:	3301      	adds	r3, #1
 8009334:	f43f ad2f 	beq.w	8008d96 <_strtod_l+0x446>
 8009338:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009448 <_strtod_l+0xaf8>
 800933c:	f04f 3aff 	mov.w	sl, #4294967295
 8009340:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009342:	9805      	ldr	r0, [sp, #20]
 8009344:	f7fe fe6e 	bl	8008024 <_Bfree>
 8009348:	4649      	mov	r1, r9
 800934a:	9805      	ldr	r0, [sp, #20]
 800934c:	f7fe fe6a 	bl	8008024 <_Bfree>
 8009350:	4641      	mov	r1, r8
 8009352:	9805      	ldr	r0, [sp, #20]
 8009354:	f7fe fe66 	bl	8008024 <_Bfree>
 8009358:	4621      	mov	r1, r4
 800935a:	9805      	ldr	r0, [sp, #20]
 800935c:	f7fe fe62 	bl	8008024 <_Bfree>
 8009360:	e619      	b.n	8008f96 <_strtod_l+0x646>
 8009362:	f1ba 0f01 	cmp.w	sl, #1
 8009366:	d103      	bne.n	8009370 <_strtod_l+0xa20>
 8009368:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800936a:	2b00      	cmp	r3, #0
 800936c:	f43f ada6 	beq.w	8008ebc <_strtod_l+0x56c>
 8009370:	2600      	movs	r6, #0
 8009372:	4f36      	ldr	r7, [pc, #216]	@ (800944c <_strtod_l+0xafc>)
 8009374:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8009420 <_strtod_l+0xad0>
 8009378:	ed8d 7b06 	vstr	d7, [sp, #24]
 800937c:	e7b1      	b.n	80092e2 <_strtod_l+0x992>
 800937e:	2600      	movs	r6, #0
 8009380:	4f33      	ldr	r7, [pc, #204]	@ (8009450 <_strtod_l+0xb00>)
 8009382:	e7aa      	b.n	80092da <_strtod_l+0x98a>
 8009384:	4b32      	ldr	r3, [pc, #200]	@ (8009450 <_strtod_l+0xb00>)
 8009386:	4630      	mov	r0, r6
 8009388:	4639      	mov	r1, r7
 800938a:	2200      	movs	r2, #0
 800938c:	f7f7 f918 	bl	80005c0 <__aeabi_dmul>
 8009390:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009392:	4606      	mov	r6, r0
 8009394:	460f      	mov	r7, r1
 8009396:	2b00      	cmp	r3, #0
 8009398:	d09f      	beq.n	80092da <_strtod_l+0x98a>
 800939a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800939e:	e7a0      	b.n	80092e2 <_strtod_l+0x992>
 80093a0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009428 <_strtod_l+0xad8>
 80093a4:	ec57 6b17 	vmov	r6, r7, d7
 80093a8:	ed8d 7b06 	vstr	d7, [sp, #24]
 80093ac:	e799      	b.n	80092e2 <_strtod_l+0x992>
 80093ae:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80093b2:	9b08      	ldr	r3, [sp, #32]
 80093b4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d1c1      	bne.n	8009340 <_strtod_l+0x9f0>
 80093bc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80093c0:	0d1b      	lsrs	r3, r3, #20
 80093c2:	051b      	lsls	r3, r3, #20
 80093c4:	429d      	cmp	r5, r3
 80093c6:	d1bb      	bne.n	8009340 <_strtod_l+0x9f0>
 80093c8:	4630      	mov	r0, r6
 80093ca:	4639      	mov	r1, r7
 80093cc:	f7f7 fc58 	bl	8000c80 <__aeabi_d2lz>
 80093d0:	f7f7 f8c8 	bl	8000564 <__aeabi_l2d>
 80093d4:	4602      	mov	r2, r0
 80093d6:	460b      	mov	r3, r1
 80093d8:	4630      	mov	r0, r6
 80093da:	4639      	mov	r1, r7
 80093dc:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80093e0:	f7f6 ff36 	bl	8000250 <__aeabi_dsub>
 80093e4:	460b      	mov	r3, r1
 80093e6:	4602      	mov	r2, r0
 80093e8:	ea46 060a 	orr.w	r6, r6, sl
 80093ec:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80093f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80093f2:	431e      	orrs	r6, r3
 80093f4:	d06f      	beq.n	80094d6 <_strtod_l+0xb86>
 80093f6:	a30e      	add	r3, pc, #56	@ (adr r3, 8009430 <_strtod_l+0xae0>)
 80093f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093fc:	f7f7 fb52 	bl	8000aa4 <__aeabi_dcmplt>
 8009400:	2800      	cmp	r0, #0
 8009402:	f47f acd3 	bne.w	8008dac <_strtod_l+0x45c>
 8009406:	a30c      	add	r3, pc, #48	@ (adr r3, 8009438 <_strtod_l+0xae8>)
 8009408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800940c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009410:	f7f7 fb66 	bl	8000ae0 <__aeabi_dcmpgt>
 8009414:	2800      	cmp	r0, #0
 8009416:	d093      	beq.n	8009340 <_strtod_l+0x9f0>
 8009418:	e4c8      	b.n	8008dac <_strtod_l+0x45c>
 800941a:	bf00      	nop
 800941c:	f3af 8000 	nop.w
 8009420:	00000000 	.word	0x00000000
 8009424:	bff00000 	.word	0xbff00000
 8009428:	00000000 	.word	0x00000000
 800942c:	3ff00000 	.word	0x3ff00000
 8009430:	94a03595 	.word	0x94a03595
 8009434:	3fdfffff 	.word	0x3fdfffff
 8009438:	35afe535 	.word	0x35afe535
 800943c:	3fe00000 	.word	0x3fe00000
 8009440:	000fffff 	.word	0x000fffff
 8009444:	7ff00000 	.word	0x7ff00000
 8009448:	7fefffff 	.word	0x7fefffff
 800944c:	3ff00000 	.word	0x3ff00000
 8009450:	3fe00000 	.word	0x3fe00000
 8009454:	7fe00000 	.word	0x7fe00000
 8009458:	7c9fffff 	.word	0x7c9fffff
 800945c:	9b08      	ldr	r3, [sp, #32]
 800945e:	b323      	cbz	r3, 80094aa <_strtod_l+0xb5a>
 8009460:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009464:	d821      	bhi.n	80094aa <_strtod_l+0xb5a>
 8009466:	4630      	mov	r0, r6
 8009468:	4639      	mov	r1, r7
 800946a:	a327      	add	r3, pc, #156	@ (adr r3, 8009508 <_strtod_l+0xbb8>)
 800946c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009470:	f7f7 fb22 	bl	8000ab8 <__aeabi_dcmple>
 8009474:	b1a0      	cbz	r0, 80094a0 <_strtod_l+0xb50>
 8009476:	4639      	mov	r1, r7
 8009478:	4630      	mov	r0, r6
 800947a:	f7f7 fb79 	bl	8000b70 <__aeabi_d2uiz>
 800947e:	2801      	cmp	r0, #1
 8009480:	bf38      	it	cc
 8009482:	2001      	movcc	r0, #1
 8009484:	f7f7 f822 	bl	80004cc <__aeabi_ui2d>
 8009488:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800948a:	4606      	mov	r6, r0
 800948c:	460f      	mov	r7, r1
 800948e:	b9fb      	cbnz	r3, 80094d0 <_strtod_l+0xb80>
 8009490:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009494:	9014      	str	r0, [sp, #80]	@ 0x50
 8009496:	9315      	str	r3, [sp, #84]	@ 0x54
 8009498:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800949c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80094a0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80094a2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80094a6:	1b5b      	subs	r3, r3, r5
 80094a8:	9311      	str	r3, [sp, #68]	@ 0x44
 80094aa:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80094ae:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80094b2:	f7ff f8eb 	bl	800868c <__ulp>
 80094b6:	4650      	mov	r0, sl
 80094b8:	4659      	mov	r1, fp
 80094ba:	ec53 2b10 	vmov	r2, r3, d0
 80094be:	f7f7 f87f 	bl	80005c0 <__aeabi_dmul>
 80094c2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80094c6:	f7f6 fec5 	bl	8000254 <__adddf3>
 80094ca:	4682      	mov	sl, r0
 80094cc:	468b      	mov	fp, r1
 80094ce:	e770      	b.n	80093b2 <_strtod_l+0xa62>
 80094d0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80094d4:	e7e0      	b.n	8009498 <_strtod_l+0xb48>
 80094d6:	a30e      	add	r3, pc, #56	@ (adr r3, 8009510 <_strtod_l+0xbc0>)
 80094d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094dc:	f7f7 fae2 	bl	8000aa4 <__aeabi_dcmplt>
 80094e0:	e798      	b.n	8009414 <_strtod_l+0xac4>
 80094e2:	2300      	movs	r3, #0
 80094e4:	930e      	str	r3, [sp, #56]	@ 0x38
 80094e6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80094e8:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80094ea:	6013      	str	r3, [r2, #0]
 80094ec:	f7ff ba6d 	b.w	80089ca <_strtod_l+0x7a>
 80094f0:	2a65      	cmp	r2, #101	@ 0x65
 80094f2:	f43f ab67 	beq.w	8008bc4 <_strtod_l+0x274>
 80094f6:	2a45      	cmp	r2, #69	@ 0x45
 80094f8:	f43f ab64 	beq.w	8008bc4 <_strtod_l+0x274>
 80094fc:	2301      	movs	r3, #1
 80094fe:	f7ff bba0 	b.w	8008c42 <_strtod_l+0x2f2>
 8009502:	bf00      	nop
 8009504:	f3af 8000 	nop.w
 8009508:	ffc00000 	.word	0xffc00000
 800950c:	41dfffff 	.word	0x41dfffff
 8009510:	94a03595 	.word	0x94a03595
 8009514:	3fcfffff 	.word	0x3fcfffff

08009518 <_strtod_r>:
 8009518:	4b01      	ldr	r3, [pc, #4]	@ (8009520 <_strtod_r+0x8>)
 800951a:	f7ff ba19 	b.w	8008950 <_strtod_l>
 800951e:	bf00      	nop
 8009520:	20000068 	.word	0x20000068

08009524 <_strtol_l.isra.0>:
 8009524:	2b24      	cmp	r3, #36	@ 0x24
 8009526:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800952a:	4686      	mov	lr, r0
 800952c:	4690      	mov	r8, r2
 800952e:	d801      	bhi.n	8009534 <_strtol_l.isra.0+0x10>
 8009530:	2b01      	cmp	r3, #1
 8009532:	d106      	bne.n	8009542 <_strtol_l.isra.0+0x1e>
 8009534:	f7fd fd92 	bl	800705c <__errno>
 8009538:	2316      	movs	r3, #22
 800953a:	6003      	str	r3, [r0, #0]
 800953c:	2000      	movs	r0, #0
 800953e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009542:	460d      	mov	r5, r1
 8009544:	4833      	ldr	r0, [pc, #204]	@ (8009614 <_strtol_l.isra.0+0xf0>)
 8009546:	462a      	mov	r2, r5
 8009548:	f815 4b01 	ldrb.w	r4, [r5], #1
 800954c:	5d06      	ldrb	r6, [r0, r4]
 800954e:	f016 0608 	ands.w	r6, r6, #8
 8009552:	d1f8      	bne.n	8009546 <_strtol_l.isra.0+0x22>
 8009554:	2c2d      	cmp	r4, #45	@ 0x2d
 8009556:	d110      	bne.n	800957a <_strtol_l.isra.0+0x56>
 8009558:	782c      	ldrb	r4, [r5, #0]
 800955a:	2601      	movs	r6, #1
 800955c:	1c95      	adds	r5, r2, #2
 800955e:	f033 0210 	bics.w	r2, r3, #16
 8009562:	d115      	bne.n	8009590 <_strtol_l.isra.0+0x6c>
 8009564:	2c30      	cmp	r4, #48	@ 0x30
 8009566:	d10d      	bne.n	8009584 <_strtol_l.isra.0+0x60>
 8009568:	782a      	ldrb	r2, [r5, #0]
 800956a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800956e:	2a58      	cmp	r2, #88	@ 0x58
 8009570:	d108      	bne.n	8009584 <_strtol_l.isra.0+0x60>
 8009572:	786c      	ldrb	r4, [r5, #1]
 8009574:	3502      	adds	r5, #2
 8009576:	2310      	movs	r3, #16
 8009578:	e00a      	b.n	8009590 <_strtol_l.isra.0+0x6c>
 800957a:	2c2b      	cmp	r4, #43	@ 0x2b
 800957c:	bf04      	itt	eq
 800957e:	782c      	ldrbeq	r4, [r5, #0]
 8009580:	1c95      	addeq	r5, r2, #2
 8009582:	e7ec      	b.n	800955e <_strtol_l.isra.0+0x3a>
 8009584:	2b00      	cmp	r3, #0
 8009586:	d1f6      	bne.n	8009576 <_strtol_l.isra.0+0x52>
 8009588:	2c30      	cmp	r4, #48	@ 0x30
 800958a:	bf14      	ite	ne
 800958c:	230a      	movne	r3, #10
 800958e:	2308      	moveq	r3, #8
 8009590:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009594:	2200      	movs	r2, #0
 8009596:	f10c 3cff 	add.w	ip, ip, #4294967295
 800959a:	4610      	mov	r0, r2
 800959c:	fbbc f9f3 	udiv	r9, ip, r3
 80095a0:	fb03 ca19 	mls	sl, r3, r9, ip
 80095a4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80095a8:	2f09      	cmp	r7, #9
 80095aa:	d80f      	bhi.n	80095cc <_strtol_l.isra.0+0xa8>
 80095ac:	463c      	mov	r4, r7
 80095ae:	42a3      	cmp	r3, r4
 80095b0:	dd1b      	ble.n	80095ea <_strtol_l.isra.0+0xc6>
 80095b2:	1c57      	adds	r7, r2, #1
 80095b4:	d007      	beq.n	80095c6 <_strtol_l.isra.0+0xa2>
 80095b6:	4581      	cmp	r9, r0
 80095b8:	d314      	bcc.n	80095e4 <_strtol_l.isra.0+0xc0>
 80095ba:	d101      	bne.n	80095c0 <_strtol_l.isra.0+0x9c>
 80095bc:	45a2      	cmp	sl, r4
 80095be:	db11      	blt.n	80095e4 <_strtol_l.isra.0+0xc0>
 80095c0:	fb00 4003 	mla	r0, r0, r3, r4
 80095c4:	2201      	movs	r2, #1
 80095c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80095ca:	e7eb      	b.n	80095a4 <_strtol_l.isra.0+0x80>
 80095cc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80095d0:	2f19      	cmp	r7, #25
 80095d2:	d801      	bhi.n	80095d8 <_strtol_l.isra.0+0xb4>
 80095d4:	3c37      	subs	r4, #55	@ 0x37
 80095d6:	e7ea      	b.n	80095ae <_strtol_l.isra.0+0x8a>
 80095d8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80095dc:	2f19      	cmp	r7, #25
 80095de:	d804      	bhi.n	80095ea <_strtol_l.isra.0+0xc6>
 80095e0:	3c57      	subs	r4, #87	@ 0x57
 80095e2:	e7e4      	b.n	80095ae <_strtol_l.isra.0+0x8a>
 80095e4:	f04f 32ff 	mov.w	r2, #4294967295
 80095e8:	e7ed      	b.n	80095c6 <_strtol_l.isra.0+0xa2>
 80095ea:	1c53      	adds	r3, r2, #1
 80095ec:	d108      	bne.n	8009600 <_strtol_l.isra.0+0xdc>
 80095ee:	2322      	movs	r3, #34	@ 0x22
 80095f0:	4660      	mov	r0, ip
 80095f2:	f8ce 3000 	str.w	r3, [lr]
 80095f6:	f1b8 0f00 	cmp.w	r8, #0
 80095fa:	d0a0      	beq.n	800953e <_strtol_l.isra.0+0x1a>
 80095fc:	1e69      	subs	r1, r5, #1
 80095fe:	e006      	b.n	800960e <_strtol_l.isra.0+0xea>
 8009600:	b106      	cbz	r6, 8009604 <_strtol_l.isra.0+0xe0>
 8009602:	4240      	negs	r0, r0
 8009604:	f1b8 0f00 	cmp.w	r8, #0
 8009608:	d099      	beq.n	800953e <_strtol_l.isra.0+0x1a>
 800960a:	2a00      	cmp	r2, #0
 800960c:	d1f6      	bne.n	80095fc <_strtol_l.isra.0+0xd8>
 800960e:	f8c8 1000 	str.w	r1, [r8]
 8009612:	e794      	b.n	800953e <_strtol_l.isra.0+0x1a>
 8009614:	0800ab79 	.word	0x0800ab79

08009618 <_strtol_r>:
 8009618:	f7ff bf84 	b.w	8009524 <_strtol_l.isra.0>

0800961c <__ssputs_r>:
 800961c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009620:	461f      	mov	r7, r3
 8009622:	688e      	ldr	r6, [r1, #8]
 8009624:	4682      	mov	sl, r0
 8009626:	460c      	mov	r4, r1
 8009628:	42be      	cmp	r6, r7
 800962a:	4690      	mov	r8, r2
 800962c:	680b      	ldr	r3, [r1, #0]
 800962e:	d82d      	bhi.n	800968c <__ssputs_r+0x70>
 8009630:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009634:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009638:	d026      	beq.n	8009688 <__ssputs_r+0x6c>
 800963a:	6965      	ldr	r5, [r4, #20]
 800963c:	6909      	ldr	r1, [r1, #16]
 800963e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009642:	eba3 0901 	sub.w	r9, r3, r1
 8009646:	1c7b      	adds	r3, r7, #1
 8009648:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800964c:	444b      	add	r3, r9
 800964e:	106d      	asrs	r5, r5, #1
 8009650:	429d      	cmp	r5, r3
 8009652:	bf38      	it	cc
 8009654:	461d      	movcc	r5, r3
 8009656:	0553      	lsls	r3, r2, #21
 8009658:	d527      	bpl.n	80096aa <__ssputs_r+0x8e>
 800965a:	4629      	mov	r1, r5
 800965c:	f7fe fc16 	bl	8007e8c <_malloc_r>
 8009660:	4606      	mov	r6, r0
 8009662:	b360      	cbz	r0, 80096be <__ssputs_r+0xa2>
 8009664:	464a      	mov	r2, r9
 8009666:	6921      	ldr	r1, [r4, #16]
 8009668:	f000 fa18 	bl	8009a9c <memcpy>
 800966c:	89a3      	ldrh	r3, [r4, #12]
 800966e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009672:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009676:	81a3      	strh	r3, [r4, #12]
 8009678:	6126      	str	r6, [r4, #16]
 800967a:	444e      	add	r6, r9
 800967c:	6165      	str	r5, [r4, #20]
 800967e:	eba5 0509 	sub.w	r5, r5, r9
 8009682:	6026      	str	r6, [r4, #0]
 8009684:	463e      	mov	r6, r7
 8009686:	60a5      	str	r5, [r4, #8]
 8009688:	42be      	cmp	r6, r7
 800968a:	d900      	bls.n	800968e <__ssputs_r+0x72>
 800968c:	463e      	mov	r6, r7
 800968e:	4632      	mov	r2, r6
 8009690:	4641      	mov	r1, r8
 8009692:	6820      	ldr	r0, [r4, #0]
 8009694:	f000 f9c6 	bl	8009a24 <memmove>
 8009698:	68a3      	ldr	r3, [r4, #8]
 800969a:	2000      	movs	r0, #0
 800969c:	1b9b      	subs	r3, r3, r6
 800969e:	60a3      	str	r3, [r4, #8]
 80096a0:	6823      	ldr	r3, [r4, #0]
 80096a2:	4433      	add	r3, r6
 80096a4:	6023      	str	r3, [r4, #0]
 80096a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096aa:	462a      	mov	r2, r5
 80096ac:	f000 fd85 	bl	800a1ba <_realloc_r>
 80096b0:	4606      	mov	r6, r0
 80096b2:	2800      	cmp	r0, #0
 80096b4:	d1e0      	bne.n	8009678 <__ssputs_r+0x5c>
 80096b6:	6921      	ldr	r1, [r4, #16]
 80096b8:	4650      	mov	r0, sl
 80096ba:	f7fe fb73 	bl	8007da4 <_free_r>
 80096be:	230c      	movs	r3, #12
 80096c0:	f04f 30ff 	mov.w	r0, #4294967295
 80096c4:	f8ca 3000 	str.w	r3, [sl]
 80096c8:	89a3      	ldrh	r3, [r4, #12]
 80096ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80096ce:	81a3      	strh	r3, [r4, #12]
 80096d0:	e7e9      	b.n	80096a6 <__ssputs_r+0x8a>
	...

080096d4 <_svfiprintf_r>:
 80096d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096d8:	4698      	mov	r8, r3
 80096da:	898b      	ldrh	r3, [r1, #12]
 80096dc:	b09d      	sub	sp, #116	@ 0x74
 80096de:	4607      	mov	r7, r0
 80096e0:	061b      	lsls	r3, r3, #24
 80096e2:	460d      	mov	r5, r1
 80096e4:	4614      	mov	r4, r2
 80096e6:	d510      	bpl.n	800970a <_svfiprintf_r+0x36>
 80096e8:	690b      	ldr	r3, [r1, #16]
 80096ea:	b973      	cbnz	r3, 800970a <_svfiprintf_r+0x36>
 80096ec:	2140      	movs	r1, #64	@ 0x40
 80096ee:	f7fe fbcd 	bl	8007e8c <_malloc_r>
 80096f2:	6028      	str	r0, [r5, #0]
 80096f4:	6128      	str	r0, [r5, #16]
 80096f6:	b930      	cbnz	r0, 8009706 <_svfiprintf_r+0x32>
 80096f8:	230c      	movs	r3, #12
 80096fa:	603b      	str	r3, [r7, #0]
 80096fc:	f04f 30ff 	mov.w	r0, #4294967295
 8009700:	b01d      	add	sp, #116	@ 0x74
 8009702:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009706:	2340      	movs	r3, #64	@ 0x40
 8009708:	616b      	str	r3, [r5, #20]
 800970a:	2300      	movs	r3, #0
 800970c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009710:	f04f 0901 	mov.w	r9, #1
 8009714:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 80098b8 <_svfiprintf_r+0x1e4>
 8009718:	9309      	str	r3, [sp, #36]	@ 0x24
 800971a:	2320      	movs	r3, #32
 800971c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009720:	2330      	movs	r3, #48	@ 0x30
 8009722:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009726:	4623      	mov	r3, r4
 8009728:	469a      	mov	sl, r3
 800972a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800972e:	b10a      	cbz	r2, 8009734 <_svfiprintf_r+0x60>
 8009730:	2a25      	cmp	r2, #37	@ 0x25
 8009732:	d1f9      	bne.n	8009728 <_svfiprintf_r+0x54>
 8009734:	ebba 0b04 	subs.w	fp, sl, r4
 8009738:	d00b      	beq.n	8009752 <_svfiprintf_r+0x7e>
 800973a:	465b      	mov	r3, fp
 800973c:	4622      	mov	r2, r4
 800973e:	4629      	mov	r1, r5
 8009740:	4638      	mov	r0, r7
 8009742:	f7ff ff6b 	bl	800961c <__ssputs_r>
 8009746:	3001      	adds	r0, #1
 8009748:	f000 80a7 	beq.w	800989a <_svfiprintf_r+0x1c6>
 800974c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800974e:	445a      	add	r2, fp
 8009750:	9209      	str	r2, [sp, #36]	@ 0x24
 8009752:	f89a 3000 	ldrb.w	r3, [sl]
 8009756:	2b00      	cmp	r3, #0
 8009758:	f000 809f 	beq.w	800989a <_svfiprintf_r+0x1c6>
 800975c:	2300      	movs	r3, #0
 800975e:	f04f 32ff 	mov.w	r2, #4294967295
 8009762:	f10a 0a01 	add.w	sl, sl, #1
 8009766:	9304      	str	r3, [sp, #16]
 8009768:	9307      	str	r3, [sp, #28]
 800976a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800976e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009770:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009774:	4654      	mov	r4, sl
 8009776:	2205      	movs	r2, #5
 8009778:	484f      	ldr	r0, [pc, #316]	@ (80098b8 <_svfiprintf_r+0x1e4>)
 800977a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800977e:	f7fd fc9a 	bl	80070b6 <memchr>
 8009782:	9a04      	ldr	r2, [sp, #16]
 8009784:	b9d8      	cbnz	r0, 80097be <_svfiprintf_r+0xea>
 8009786:	06d0      	lsls	r0, r2, #27
 8009788:	bf44      	itt	mi
 800978a:	2320      	movmi	r3, #32
 800978c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009790:	0711      	lsls	r1, r2, #28
 8009792:	bf44      	itt	mi
 8009794:	232b      	movmi	r3, #43	@ 0x2b
 8009796:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800979a:	f89a 3000 	ldrb.w	r3, [sl]
 800979e:	2b2a      	cmp	r3, #42	@ 0x2a
 80097a0:	d015      	beq.n	80097ce <_svfiprintf_r+0xfa>
 80097a2:	9a07      	ldr	r2, [sp, #28]
 80097a4:	4654      	mov	r4, sl
 80097a6:	2000      	movs	r0, #0
 80097a8:	f04f 0c0a 	mov.w	ip, #10
 80097ac:	4621      	mov	r1, r4
 80097ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80097b2:	3b30      	subs	r3, #48	@ 0x30
 80097b4:	2b09      	cmp	r3, #9
 80097b6:	d94b      	bls.n	8009850 <_svfiprintf_r+0x17c>
 80097b8:	b1b0      	cbz	r0, 80097e8 <_svfiprintf_r+0x114>
 80097ba:	9207      	str	r2, [sp, #28]
 80097bc:	e014      	b.n	80097e8 <_svfiprintf_r+0x114>
 80097be:	eba0 0308 	sub.w	r3, r0, r8
 80097c2:	46a2      	mov	sl, r4
 80097c4:	fa09 f303 	lsl.w	r3, r9, r3
 80097c8:	4313      	orrs	r3, r2
 80097ca:	9304      	str	r3, [sp, #16]
 80097cc:	e7d2      	b.n	8009774 <_svfiprintf_r+0xa0>
 80097ce:	9b03      	ldr	r3, [sp, #12]
 80097d0:	1d19      	adds	r1, r3, #4
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	9103      	str	r1, [sp, #12]
 80097d8:	bfbb      	ittet	lt
 80097da:	425b      	neglt	r3, r3
 80097dc:	f042 0202 	orrlt.w	r2, r2, #2
 80097e0:	9307      	strge	r3, [sp, #28]
 80097e2:	9307      	strlt	r3, [sp, #28]
 80097e4:	bfb8      	it	lt
 80097e6:	9204      	strlt	r2, [sp, #16]
 80097e8:	7823      	ldrb	r3, [r4, #0]
 80097ea:	2b2e      	cmp	r3, #46	@ 0x2e
 80097ec:	d10a      	bne.n	8009804 <_svfiprintf_r+0x130>
 80097ee:	7863      	ldrb	r3, [r4, #1]
 80097f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80097f2:	d132      	bne.n	800985a <_svfiprintf_r+0x186>
 80097f4:	9b03      	ldr	r3, [sp, #12]
 80097f6:	3402      	adds	r4, #2
 80097f8:	1d1a      	adds	r2, r3, #4
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009800:	9203      	str	r2, [sp, #12]
 8009802:	9305      	str	r3, [sp, #20]
 8009804:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80098c8 <_svfiprintf_r+0x1f4>
 8009808:	2203      	movs	r2, #3
 800980a:	7821      	ldrb	r1, [r4, #0]
 800980c:	4650      	mov	r0, sl
 800980e:	f7fd fc52 	bl	80070b6 <memchr>
 8009812:	b138      	cbz	r0, 8009824 <_svfiprintf_r+0x150>
 8009814:	eba0 000a 	sub.w	r0, r0, sl
 8009818:	2240      	movs	r2, #64	@ 0x40
 800981a:	9b04      	ldr	r3, [sp, #16]
 800981c:	3401      	adds	r4, #1
 800981e:	4082      	lsls	r2, r0
 8009820:	4313      	orrs	r3, r2
 8009822:	9304      	str	r3, [sp, #16]
 8009824:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009828:	2206      	movs	r2, #6
 800982a:	4824      	ldr	r0, [pc, #144]	@ (80098bc <_svfiprintf_r+0x1e8>)
 800982c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009830:	f7fd fc41 	bl	80070b6 <memchr>
 8009834:	2800      	cmp	r0, #0
 8009836:	d036      	beq.n	80098a6 <_svfiprintf_r+0x1d2>
 8009838:	4b21      	ldr	r3, [pc, #132]	@ (80098c0 <_svfiprintf_r+0x1ec>)
 800983a:	bb1b      	cbnz	r3, 8009884 <_svfiprintf_r+0x1b0>
 800983c:	9b03      	ldr	r3, [sp, #12]
 800983e:	3307      	adds	r3, #7
 8009840:	f023 0307 	bic.w	r3, r3, #7
 8009844:	3308      	adds	r3, #8
 8009846:	9303      	str	r3, [sp, #12]
 8009848:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800984a:	4433      	add	r3, r6
 800984c:	9309      	str	r3, [sp, #36]	@ 0x24
 800984e:	e76a      	b.n	8009726 <_svfiprintf_r+0x52>
 8009850:	fb0c 3202 	mla	r2, ip, r2, r3
 8009854:	460c      	mov	r4, r1
 8009856:	2001      	movs	r0, #1
 8009858:	e7a8      	b.n	80097ac <_svfiprintf_r+0xd8>
 800985a:	2300      	movs	r3, #0
 800985c:	3401      	adds	r4, #1
 800985e:	f04f 0c0a 	mov.w	ip, #10
 8009862:	4619      	mov	r1, r3
 8009864:	9305      	str	r3, [sp, #20]
 8009866:	4620      	mov	r0, r4
 8009868:	f810 2b01 	ldrb.w	r2, [r0], #1
 800986c:	3a30      	subs	r2, #48	@ 0x30
 800986e:	2a09      	cmp	r2, #9
 8009870:	d903      	bls.n	800987a <_svfiprintf_r+0x1a6>
 8009872:	2b00      	cmp	r3, #0
 8009874:	d0c6      	beq.n	8009804 <_svfiprintf_r+0x130>
 8009876:	9105      	str	r1, [sp, #20]
 8009878:	e7c4      	b.n	8009804 <_svfiprintf_r+0x130>
 800987a:	fb0c 2101 	mla	r1, ip, r1, r2
 800987e:	4604      	mov	r4, r0
 8009880:	2301      	movs	r3, #1
 8009882:	e7f0      	b.n	8009866 <_svfiprintf_r+0x192>
 8009884:	ab03      	add	r3, sp, #12
 8009886:	462a      	mov	r2, r5
 8009888:	a904      	add	r1, sp, #16
 800988a:	4638      	mov	r0, r7
 800988c:	9300      	str	r3, [sp, #0]
 800988e:	4b0d      	ldr	r3, [pc, #52]	@ (80098c4 <_svfiprintf_r+0x1f0>)
 8009890:	f7fc fca2 	bl	80061d8 <_printf_float>
 8009894:	1c42      	adds	r2, r0, #1
 8009896:	4606      	mov	r6, r0
 8009898:	d1d6      	bne.n	8009848 <_svfiprintf_r+0x174>
 800989a:	89ab      	ldrh	r3, [r5, #12]
 800989c:	065b      	lsls	r3, r3, #25
 800989e:	f53f af2d 	bmi.w	80096fc <_svfiprintf_r+0x28>
 80098a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80098a4:	e72c      	b.n	8009700 <_svfiprintf_r+0x2c>
 80098a6:	ab03      	add	r3, sp, #12
 80098a8:	462a      	mov	r2, r5
 80098aa:	a904      	add	r1, sp, #16
 80098ac:	4638      	mov	r0, r7
 80098ae:	9300      	str	r3, [sp, #0]
 80098b0:	4b04      	ldr	r3, [pc, #16]	@ (80098c4 <_svfiprintf_r+0x1f0>)
 80098b2:	f7fc ff2d 	bl	8006710 <_printf_i>
 80098b6:	e7ed      	b.n	8009894 <_svfiprintf_r+0x1c0>
 80098b8:	0800a971 	.word	0x0800a971
 80098bc:	0800a97b 	.word	0x0800a97b
 80098c0:	080061d9 	.word	0x080061d9
 80098c4:	0800961d 	.word	0x0800961d
 80098c8:	0800a977 	.word	0x0800a977

080098cc <__sflush_r>:
 80098cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80098d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098d4:	0716      	lsls	r6, r2, #28
 80098d6:	4605      	mov	r5, r0
 80098d8:	460c      	mov	r4, r1
 80098da:	d454      	bmi.n	8009986 <__sflush_r+0xba>
 80098dc:	684b      	ldr	r3, [r1, #4]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	dc02      	bgt.n	80098e8 <__sflush_r+0x1c>
 80098e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	dd48      	ble.n	800997a <__sflush_r+0xae>
 80098e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80098ea:	2e00      	cmp	r6, #0
 80098ec:	d045      	beq.n	800997a <__sflush_r+0xae>
 80098ee:	2300      	movs	r3, #0
 80098f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80098f4:	682f      	ldr	r7, [r5, #0]
 80098f6:	6a21      	ldr	r1, [r4, #32]
 80098f8:	602b      	str	r3, [r5, #0]
 80098fa:	d030      	beq.n	800995e <__sflush_r+0x92>
 80098fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80098fe:	89a3      	ldrh	r3, [r4, #12]
 8009900:	0759      	lsls	r1, r3, #29
 8009902:	d505      	bpl.n	8009910 <__sflush_r+0x44>
 8009904:	6863      	ldr	r3, [r4, #4]
 8009906:	1ad2      	subs	r2, r2, r3
 8009908:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800990a:	b10b      	cbz	r3, 8009910 <__sflush_r+0x44>
 800990c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800990e:	1ad2      	subs	r2, r2, r3
 8009910:	2300      	movs	r3, #0
 8009912:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009914:	6a21      	ldr	r1, [r4, #32]
 8009916:	4628      	mov	r0, r5
 8009918:	47b0      	blx	r6
 800991a:	1c43      	adds	r3, r0, #1
 800991c:	89a3      	ldrh	r3, [r4, #12]
 800991e:	d106      	bne.n	800992e <__sflush_r+0x62>
 8009920:	6829      	ldr	r1, [r5, #0]
 8009922:	291d      	cmp	r1, #29
 8009924:	d82b      	bhi.n	800997e <__sflush_r+0xb2>
 8009926:	4a2a      	ldr	r2, [pc, #168]	@ (80099d0 <__sflush_r+0x104>)
 8009928:	40ca      	lsrs	r2, r1
 800992a:	07d6      	lsls	r6, r2, #31
 800992c:	d527      	bpl.n	800997e <__sflush_r+0xb2>
 800992e:	2200      	movs	r2, #0
 8009930:	04d9      	lsls	r1, r3, #19
 8009932:	6062      	str	r2, [r4, #4]
 8009934:	6922      	ldr	r2, [r4, #16]
 8009936:	6022      	str	r2, [r4, #0]
 8009938:	d504      	bpl.n	8009944 <__sflush_r+0x78>
 800993a:	1c42      	adds	r2, r0, #1
 800993c:	d101      	bne.n	8009942 <__sflush_r+0x76>
 800993e:	682b      	ldr	r3, [r5, #0]
 8009940:	b903      	cbnz	r3, 8009944 <__sflush_r+0x78>
 8009942:	6560      	str	r0, [r4, #84]	@ 0x54
 8009944:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009946:	602f      	str	r7, [r5, #0]
 8009948:	b1b9      	cbz	r1, 800997a <__sflush_r+0xae>
 800994a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800994e:	4299      	cmp	r1, r3
 8009950:	d002      	beq.n	8009958 <__sflush_r+0x8c>
 8009952:	4628      	mov	r0, r5
 8009954:	f7fe fa26 	bl	8007da4 <_free_r>
 8009958:	2300      	movs	r3, #0
 800995a:	6363      	str	r3, [r4, #52]	@ 0x34
 800995c:	e00d      	b.n	800997a <__sflush_r+0xae>
 800995e:	2301      	movs	r3, #1
 8009960:	4628      	mov	r0, r5
 8009962:	47b0      	blx	r6
 8009964:	4602      	mov	r2, r0
 8009966:	1c50      	adds	r0, r2, #1
 8009968:	d1c9      	bne.n	80098fe <__sflush_r+0x32>
 800996a:	682b      	ldr	r3, [r5, #0]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d0c6      	beq.n	80098fe <__sflush_r+0x32>
 8009970:	2b1d      	cmp	r3, #29
 8009972:	d001      	beq.n	8009978 <__sflush_r+0xac>
 8009974:	2b16      	cmp	r3, #22
 8009976:	d11d      	bne.n	80099b4 <__sflush_r+0xe8>
 8009978:	602f      	str	r7, [r5, #0]
 800997a:	2000      	movs	r0, #0
 800997c:	e021      	b.n	80099c2 <__sflush_r+0xf6>
 800997e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009982:	b21b      	sxth	r3, r3
 8009984:	e01a      	b.n	80099bc <__sflush_r+0xf0>
 8009986:	690f      	ldr	r7, [r1, #16]
 8009988:	2f00      	cmp	r7, #0
 800998a:	d0f6      	beq.n	800997a <__sflush_r+0xae>
 800998c:	0793      	lsls	r3, r2, #30
 800998e:	680e      	ldr	r6, [r1, #0]
 8009990:	600f      	str	r7, [r1, #0]
 8009992:	bf0c      	ite	eq
 8009994:	694b      	ldreq	r3, [r1, #20]
 8009996:	2300      	movne	r3, #0
 8009998:	eba6 0807 	sub.w	r8, r6, r7
 800999c:	608b      	str	r3, [r1, #8]
 800999e:	f1b8 0f00 	cmp.w	r8, #0
 80099a2:	ddea      	ble.n	800997a <__sflush_r+0xae>
 80099a4:	4643      	mov	r3, r8
 80099a6:	463a      	mov	r2, r7
 80099a8:	6a21      	ldr	r1, [r4, #32]
 80099aa:	4628      	mov	r0, r5
 80099ac:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80099ae:	47b0      	blx	r6
 80099b0:	2800      	cmp	r0, #0
 80099b2:	dc08      	bgt.n	80099c6 <__sflush_r+0xfa>
 80099b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80099bc:	f04f 30ff 	mov.w	r0, #4294967295
 80099c0:	81a3      	strh	r3, [r4, #12]
 80099c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099c6:	4407      	add	r7, r0
 80099c8:	eba8 0800 	sub.w	r8, r8, r0
 80099cc:	e7e7      	b.n	800999e <__sflush_r+0xd2>
 80099ce:	bf00      	nop
 80099d0:	20400001 	.word	0x20400001

080099d4 <_fflush_r>:
 80099d4:	b538      	push	{r3, r4, r5, lr}
 80099d6:	690b      	ldr	r3, [r1, #16]
 80099d8:	4605      	mov	r5, r0
 80099da:	460c      	mov	r4, r1
 80099dc:	b913      	cbnz	r3, 80099e4 <_fflush_r+0x10>
 80099de:	2500      	movs	r5, #0
 80099e0:	4628      	mov	r0, r5
 80099e2:	bd38      	pop	{r3, r4, r5, pc}
 80099e4:	b118      	cbz	r0, 80099ee <_fflush_r+0x1a>
 80099e6:	6a03      	ldr	r3, [r0, #32]
 80099e8:	b90b      	cbnz	r3, 80099ee <_fflush_r+0x1a>
 80099ea:	f7fd fa49 	bl	8006e80 <__sinit>
 80099ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d0f3      	beq.n	80099de <_fflush_r+0xa>
 80099f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80099f8:	07d0      	lsls	r0, r2, #31
 80099fa:	d404      	bmi.n	8009a06 <_fflush_r+0x32>
 80099fc:	0599      	lsls	r1, r3, #22
 80099fe:	d402      	bmi.n	8009a06 <_fflush_r+0x32>
 8009a00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a02:	f7fd fb56 	bl	80070b2 <__retarget_lock_acquire_recursive>
 8009a06:	4628      	mov	r0, r5
 8009a08:	4621      	mov	r1, r4
 8009a0a:	f7ff ff5f 	bl	80098cc <__sflush_r>
 8009a0e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009a10:	4605      	mov	r5, r0
 8009a12:	07da      	lsls	r2, r3, #31
 8009a14:	d4e4      	bmi.n	80099e0 <_fflush_r+0xc>
 8009a16:	89a3      	ldrh	r3, [r4, #12]
 8009a18:	059b      	lsls	r3, r3, #22
 8009a1a:	d4e1      	bmi.n	80099e0 <_fflush_r+0xc>
 8009a1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a1e:	f7fd fb49 	bl	80070b4 <__retarget_lock_release_recursive>
 8009a22:	e7dd      	b.n	80099e0 <_fflush_r+0xc>

08009a24 <memmove>:
 8009a24:	4288      	cmp	r0, r1
 8009a26:	b510      	push	{r4, lr}
 8009a28:	eb01 0402 	add.w	r4, r1, r2
 8009a2c:	d902      	bls.n	8009a34 <memmove+0x10>
 8009a2e:	4284      	cmp	r4, r0
 8009a30:	4623      	mov	r3, r4
 8009a32:	d807      	bhi.n	8009a44 <memmove+0x20>
 8009a34:	1e43      	subs	r3, r0, #1
 8009a36:	42a1      	cmp	r1, r4
 8009a38:	d008      	beq.n	8009a4c <memmove+0x28>
 8009a3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009a3e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009a42:	e7f8      	b.n	8009a36 <memmove+0x12>
 8009a44:	4402      	add	r2, r0
 8009a46:	4601      	mov	r1, r0
 8009a48:	428a      	cmp	r2, r1
 8009a4a:	d100      	bne.n	8009a4e <memmove+0x2a>
 8009a4c:	bd10      	pop	{r4, pc}
 8009a4e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009a52:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009a56:	e7f7      	b.n	8009a48 <memmove+0x24>

08009a58 <strncmp>:
 8009a58:	b510      	push	{r4, lr}
 8009a5a:	b16a      	cbz	r2, 8009a78 <strncmp+0x20>
 8009a5c:	3901      	subs	r1, #1
 8009a5e:	1884      	adds	r4, r0, r2
 8009a60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a64:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009a68:	429a      	cmp	r2, r3
 8009a6a:	d103      	bne.n	8009a74 <strncmp+0x1c>
 8009a6c:	42a0      	cmp	r0, r4
 8009a6e:	d001      	beq.n	8009a74 <strncmp+0x1c>
 8009a70:	2a00      	cmp	r2, #0
 8009a72:	d1f5      	bne.n	8009a60 <strncmp+0x8>
 8009a74:	1ad0      	subs	r0, r2, r3
 8009a76:	bd10      	pop	{r4, pc}
 8009a78:	4610      	mov	r0, r2
 8009a7a:	e7fc      	b.n	8009a76 <strncmp+0x1e>

08009a7c <_sbrk_r>:
 8009a7c:	b538      	push	{r3, r4, r5, lr}
 8009a7e:	2300      	movs	r3, #0
 8009a80:	4d05      	ldr	r5, [pc, #20]	@ (8009a98 <_sbrk_r+0x1c>)
 8009a82:	4604      	mov	r4, r0
 8009a84:	4608      	mov	r0, r1
 8009a86:	602b      	str	r3, [r5, #0]
 8009a88:	f7f7 fe7c 	bl	8001784 <_sbrk>
 8009a8c:	1c43      	adds	r3, r0, #1
 8009a8e:	d102      	bne.n	8009a96 <_sbrk_r+0x1a>
 8009a90:	682b      	ldr	r3, [r5, #0]
 8009a92:	b103      	cbz	r3, 8009a96 <_sbrk_r+0x1a>
 8009a94:	6023      	str	r3, [r4, #0]
 8009a96:	bd38      	pop	{r3, r4, r5, pc}
 8009a98:	20000434 	.word	0x20000434

08009a9c <memcpy>:
 8009a9c:	440a      	add	r2, r1
 8009a9e:	1e43      	subs	r3, r0, #1
 8009aa0:	4291      	cmp	r1, r2
 8009aa2:	d100      	bne.n	8009aa6 <memcpy+0xa>
 8009aa4:	4770      	bx	lr
 8009aa6:	b510      	push	{r4, lr}
 8009aa8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009aac:	4291      	cmp	r1, r2
 8009aae:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009ab2:	d1f9      	bne.n	8009aa8 <memcpy+0xc>
 8009ab4:	bd10      	pop	{r4, pc}
	...

08009ab8 <nan>:
 8009ab8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009ac0 <nan+0x8>
 8009abc:	4770      	bx	lr
 8009abe:	bf00      	nop
 8009ac0:	00000000 	.word	0x00000000
 8009ac4:	7ff80000 	.word	0x7ff80000

08009ac8 <__assert_func>:
 8009ac8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009aca:	4614      	mov	r4, r2
 8009acc:	461a      	mov	r2, r3
 8009ace:	4b09      	ldr	r3, [pc, #36]	@ (8009af4 <__assert_func+0x2c>)
 8009ad0:	4605      	mov	r5, r0
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	68d8      	ldr	r0, [r3, #12]
 8009ad6:	b14c      	cbz	r4, 8009aec <__assert_func+0x24>
 8009ad8:	4b07      	ldr	r3, [pc, #28]	@ (8009af8 <__assert_func+0x30>)
 8009ada:	9100      	str	r1, [sp, #0]
 8009adc:	4907      	ldr	r1, [pc, #28]	@ (8009afc <__assert_func+0x34>)
 8009ade:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009ae2:	462b      	mov	r3, r5
 8009ae4:	f000 fba4 	bl	800a230 <fiprintf>
 8009ae8:	f000 fbb4 	bl	800a254 <abort>
 8009aec:	4b04      	ldr	r3, [pc, #16]	@ (8009b00 <__assert_func+0x38>)
 8009aee:	461c      	mov	r4, r3
 8009af0:	e7f3      	b.n	8009ada <__assert_func+0x12>
 8009af2:	bf00      	nop
 8009af4:	20000018 	.word	0x20000018
 8009af8:	0800a98a 	.word	0x0800a98a
 8009afc:	0800a997 	.word	0x0800a997
 8009b00:	0800a9c5 	.word	0x0800a9c5

08009b04 <_calloc_r>:
 8009b04:	b570      	push	{r4, r5, r6, lr}
 8009b06:	fba1 5402 	umull	r5, r4, r1, r2
 8009b0a:	b934      	cbnz	r4, 8009b1a <_calloc_r+0x16>
 8009b0c:	4629      	mov	r1, r5
 8009b0e:	f7fe f9bd 	bl	8007e8c <_malloc_r>
 8009b12:	4606      	mov	r6, r0
 8009b14:	b928      	cbnz	r0, 8009b22 <_calloc_r+0x1e>
 8009b16:	4630      	mov	r0, r6
 8009b18:	bd70      	pop	{r4, r5, r6, pc}
 8009b1a:	220c      	movs	r2, #12
 8009b1c:	2600      	movs	r6, #0
 8009b1e:	6002      	str	r2, [r0, #0]
 8009b20:	e7f9      	b.n	8009b16 <_calloc_r+0x12>
 8009b22:	462a      	mov	r2, r5
 8009b24:	4621      	mov	r1, r4
 8009b26:	f7fd fa46 	bl	8006fb6 <memset>
 8009b2a:	e7f4      	b.n	8009b16 <_calloc_r+0x12>

08009b2c <rshift>:
 8009b2c:	6903      	ldr	r3, [r0, #16]
 8009b2e:	114a      	asrs	r2, r1, #5
 8009b30:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009b34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009b38:	f100 0414 	add.w	r4, r0, #20
 8009b3c:	dd45      	ble.n	8009bca <rshift+0x9e>
 8009b3e:	f011 011f 	ands.w	r1, r1, #31
 8009b42:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009b46:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009b4a:	d10c      	bne.n	8009b66 <rshift+0x3a>
 8009b4c:	f100 0710 	add.w	r7, r0, #16
 8009b50:	4629      	mov	r1, r5
 8009b52:	42b1      	cmp	r1, r6
 8009b54:	d334      	bcc.n	8009bc0 <rshift+0x94>
 8009b56:	1a9b      	subs	r3, r3, r2
 8009b58:	1eea      	subs	r2, r5, #3
 8009b5a:	009b      	lsls	r3, r3, #2
 8009b5c:	4296      	cmp	r6, r2
 8009b5e:	bf38      	it	cc
 8009b60:	2300      	movcc	r3, #0
 8009b62:	4423      	add	r3, r4
 8009b64:	e015      	b.n	8009b92 <rshift+0x66>
 8009b66:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009b6a:	f1c1 0820 	rsb	r8, r1, #32
 8009b6e:	f105 0e04 	add.w	lr, r5, #4
 8009b72:	46a1      	mov	r9, r4
 8009b74:	40cf      	lsrs	r7, r1
 8009b76:	4576      	cmp	r6, lr
 8009b78:	46f4      	mov	ip, lr
 8009b7a:	d815      	bhi.n	8009ba8 <rshift+0x7c>
 8009b7c:	1a9a      	subs	r2, r3, r2
 8009b7e:	3501      	adds	r5, #1
 8009b80:	0092      	lsls	r2, r2, #2
 8009b82:	3a04      	subs	r2, #4
 8009b84:	42ae      	cmp	r6, r5
 8009b86:	bf38      	it	cc
 8009b88:	2200      	movcc	r2, #0
 8009b8a:	18a3      	adds	r3, r4, r2
 8009b8c:	50a7      	str	r7, [r4, r2]
 8009b8e:	b107      	cbz	r7, 8009b92 <rshift+0x66>
 8009b90:	3304      	adds	r3, #4
 8009b92:	1b1a      	subs	r2, r3, r4
 8009b94:	42a3      	cmp	r3, r4
 8009b96:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009b9a:	bf08      	it	eq
 8009b9c:	2300      	moveq	r3, #0
 8009b9e:	6102      	str	r2, [r0, #16]
 8009ba0:	bf08      	it	eq
 8009ba2:	6143      	streq	r3, [r0, #20]
 8009ba4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009ba8:	f8dc c000 	ldr.w	ip, [ip]
 8009bac:	fa0c fc08 	lsl.w	ip, ip, r8
 8009bb0:	ea4c 0707 	orr.w	r7, ip, r7
 8009bb4:	f849 7b04 	str.w	r7, [r9], #4
 8009bb8:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009bbc:	40cf      	lsrs	r7, r1
 8009bbe:	e7da      	b.n	8009b76 <rshift+0x4a>
 8009bc0:	f851 cb04 	ldr.w	ip, [r1], #4
 8009bc4:	f847 cf04 	str.w	ip, [r7, #4]!
 8009bc8:	e7c3      	b.n	8009b52 <rshift+0x26>
 8009bca:	4623      	mov	r3, r4
 8009bcc:	e7e1      	b.n	8009b92 <rshift+0x66>

08009bce <__hexdig_fun>:
 8009bce:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009bd2:	2b09      	cmp	r3, #9
 8009bd4:	d802      	bhi.n	8009bdc <__hexdig_fun+0xe>
 8009bd6:	3820      	subs	r0, #32
 8009bd8:	b2c0      	uxtb	r0, r0
 8009bda:	4770      	bx	lr
 8009bdc:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009be0:	2b05      	cmp	r3, #5
 8009be2:	d801      	bhi.n	8009be8 <__hexdig_fun+0x1a>
 8009be4:	3847      	subs	r0, #71	@ 0x47
 8009be6:	e7f7      	b.n	8009bd8 <__hexdig_fun+0xa>
 8009be8:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009bec:	2b05      	cmp	r3, #5
 8009bee:	d801      	bhi.n	8009bf4 <__hexdig_fun+0x26>
 8009bf0:	3827      	subs	r0, #39	@ 0x27
 8009bf2:	e7f1      	b.n	8009bd8 <__hexdig_fun+0xa>
 8009bf4:	2000      	movs	r0, #0
 8009bf6:	4770      	bx	lr

08009bf8 <__gethex>:
 8009bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bfc:	b085      	sub	sp, #20
 8009bfe:	468a      	mov	sl, r1
 8009c00:	4690      	mov	r8, r2
 8009c02:	9302      	str	r3, [sp, #8]
 8009c04:	680b      	ldr	r3, [r1, #0]
 8009c06:	9001      	str	r0, [sp, #4]
 8009c08:	1c9c      	adds	r4, r3, #2
 8009c0a:	46a1      	mov	r9, r4
 8009c0c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009c10:	2830      	cmp	r0, #48	@ 0x30
 8009c12:	d0fa      	beq.n	8009c0a <__gethex+0x12>
 8009c14:	eba9 0303 	sub.w	r3, r9, r3
 8009c18:	f1a3 0b02 	sub.w	fp, r3, #2
 8009c1c:	f7ff ffd7 	bl	8009bce <__hexdig_fun>
 8009c20:	4605      	mov	r5, r0
 8009c22:	2800      	cmp	r0, #0
 8009c24:	d166      	bne.n	8009cf4 <__gethex+0xfc>
 8009c26:	2201      	movs	r2, #1
 8009c28:	499e      	ldr	r1, [pc, #632]	@ (8009ea4 <__gethex+0x2ac>)
 8009c2a:	4648      	mov	r0, r9
 8009c2c:	f7ff ff14 	bl	8009a58 <strncmp>
 8009c30:	4607      	mov	r7, r0
 8009c32:	2800      	cmp	r0, #0
 8009c34:	d165      	bne.n	8009d02 <__gethex+0x10a>
 8009c36:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009c3a:	4626      	mov	r6, r4
 8009c3c:	f7ff ffc7 	bl	8009bce <__hexdig_fun>
 8009c40:	2800      	cmp	r0, #0
 8009c42:	d060      	beq.n	8009d06 <__gethex+0x10e>
 8009c44:	4623      	mov	r3, r4
 8009c46:	7818      	ldrb	r0, [r3, #0]
 8009c48:	4699      	mov	r9, r3
 8009c4a:	3301      	adds	r3, #1
 8009c4c:	2830      	cmp	r0, #48	@ 0x30
 8009c4e:	d0fa      	beq.n	8009c46 <__gethex+0x4e>
 8009c50:	f7ff ffbd 	bl	8009bce <__hexdig_fun>
 8009c54:	fab0 f580 	clz	r5, r0
 8009c58:	f04f 0b01 	mov.w	fp, #1
 8009c5c:	096d      	lsrs	r5, r5, #5
 8009c5e:	464a      	mov	r2, r9
 8009c60:	4616      	mov	r6, r2
 8009c62:	3201      	adds	r2, #1
 8009c64:	7830      	ldrb	r0, [r6, #0]
 8009c66:	f7ff ffb2 	bl	8009bce <__hexdig_fun>
 8009c6a:	2800      	cmp	r0, #0
 8009c6c:	d1f8      	bne.n	8009c60 <__gethex+0x68>
 8009c6e:	2201      	movs	r2, #1
 8009c70:	498c      	ldr	r1, [pc, #560]	@ (8009ea4 <__gethex+0x2ac>)
 8009c72:	4630      	mov	r0, r6
 8009c74:	f7ff fef0 	bl	8009a58 <strncmp>
 8009c78:	2800      	cmp	r0, #0
 8009c7a:	d13e      	bne.n	8009cfa <__gethex+0x102>
 8009c7c:	b944      	cbnz	r4, 8009c90 <__gethex+0x98>
 8009c7e:	1c74      	adds	r4, r6, #1
 8009c80:	4622      	mov	r2, r4
 8009c82:	4616      	mov	r6, r2
 8009c84:	3201      	adds	r2, #1
 8009c86:	7830      	ldrb	r0, [r6, #0]
 8009c88:	f7ff ffa1 	bl	8009bce <__hexdig_fun>
 8009c8c:	2800      	cmp	r0, #0
 8009c8e:	d1f8      	bne.n	8009c82 <__gethex+0x8a>
 8009c90:	1ba4      	subs	r4, r4, r6
 8009c92:	00a7      	lsls	r7, r4, #2
 8009c94:	7833      	ldrb	r3, [r6, #0]
 8009c96:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009c9a:	2b50      	cmp	r3, #80	@ 0x50
 8009c9c:	d13d      	bne.n	8009d1a <__gethex+0x122>
 8009c9e:	7873      	ldrb	r3, [r6, #1]
 8009ca0:	2b2b      	cmp	r3, #43	@ 0x2b
 8009ca2:	d032      	beq.n	8009d0a <__gethex+0x112>
 8009ca4:	2b2d      	cmp	r3, #45	@ 0x2d
 8009ca6:	d033      	beq.n	8009d10 <__gethex+0x118>
 8009ca8:	1c71      	adds	r1, r6, #1
 8009caa:	2400      	movs	r4, #0
 8009cac:	7808      	ldrb	r0, [r1, #0]
 8009cae:	f7ff ff8e 	bl	8009bce <__hexdig_fun>
 8009cb2:	1e43      	subs	r3, r0, #1
 8009cb4:	b2db      	uxtb	r3, r3
 8009cb6:	2b18      	cmp	r3, #24
 8009cb8:	d82f      	bhi.n	8009d1a <__gethex+0x122>
 8009cba:	f1a0 0210 	sub.w	r2, r0, #16
 8009cbe:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009cc2:	f7ff ff84 	bl	8009bce <__hexdig_fun>
 8009cc6:	f100 3cff 	add.w	ip, r0, #4294967295
 8009cca:	230a      	movs	r3, #10
 8009ccc:	fa5f fc8c 	uxtb.w	ip, ip
 8009cd0:	f1bc 0f18 	cmp.w	ip, #24
 8009cd4:	d91e      	bls.n	8009d14 <__gethex+0x11c>
 8009cd6:	b104      	cbz	r4, 8009cda <__gethex+0xe2>
 8009cd8:	4252      	negs	r2, r2
 8009cda:	4417      	add	r7, r2
 8009cdc:	f8ca 1000 	str.w	r1, [sl]
 8009ce0:	b1ed      	cbz	r5, 8009d1e <__gethex+0x126>
 8009ce2:	f1bb 0f00 	cmp.w	fp, #0
 8009ce6:	bf0c      	ite	eq
 8009ce8:	2506      	moveq	r5, #6
 8009cea:	2500      	movne	r5, #0
 8009cec:	4628      	mov	r0, r5
 8009cee:	b005      	add	sp, #20
 8009cf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cf4:	2500      	movs	r5, #0
 8009cf6:	462c      	mov	r4, r5
 8009cf8:	e7b1      	b.n	8009c5e <__gethex+0x66>
 8009cfa:	2c00      	cmp	r4, #0
 8009cfc:	d1c8      	bne.n	8009c90 <__gethex+0x98>
 8009cfe:	4627      	mov	r7, r4
 8009d00:	e7c8      	b.n	8009c94 <__gethex+0x9c>
 8009d02:	464e      	mov	r6, r9
 8009d04:	462f      	mov	r7, r5
 8009d06:	2501      	movs	r5, #1
 8009d08:	e7c4      	b.n	8009c94 <__gethex+0x9c>
 8009d0a:	2400      	movs	r4, #0
 8009d0c:	1cb1      	adds	r1, r6, #2
 8009d0e:	e7cd      	b.n	8009cac <__gethex+0xb4>
 8009d10:	2401      	movs	r4, #1
 8009d12:	e7fb      	b.n	8009d0c <__gethex+0x114>
 8009d14:	fb03 0002 	mla	r0, r3, r2, r0
 8009d18:	e7cf      	b.n	8009cba <__gethex+0xc2>
 8009d1a:	4631      	mov	r1, r6
 8009d1c:	e7de      	b.n	8009cdc <__gethex+0xe4>
 8009d1e:	eba6 0309 	sub.w	r3, r6, r9
 8009d22:	4629      	mov	r1, r5
 8009d24:	3b01      	subs	r3, #1
 8009d26:	2b07      	cmp	r3, #7
 8009d28:	dc0a      	bgt.n	8009d40 <__gethex+0x148>
 8009d2a:	9801      	ldr	r0, [sp, #4]
 8009d2c:	f7fe f93a 	bl	8007fa4 <_Balloc>
 8009d30:	4604      	mov	r4, r0
 8009d32:	b940      	cbnz	r0, 8009d46 <__gethex+0x14e>
 8009d34:	4b5c      	ldr	r3, [pc, #368]	@ (8009ea8 <__gethex+0x2b0>)
 8009d36:	4602      	mov	r2, r0
 8009d38:	21e4      	movs	r1, #228	@ 0xe4
 8009d3a:	485c      	ldr	r0, [pc, #368]	@ (8009eac <__gethex+0x2b4>)
 8009d3c:	f7ff fec4 	bl	8009ac8 <__assert_func>
 8009d40:	3101      	adds	r1, #1
 8009d42:	105b      	asrs	r3, r3, #1
 8009d44:	e7ef      	b.n	8009d26 <__gethex+0x12e>
 8009d46:	f100 0a14 	add.w	sl, r0, #20
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	4655      	mov	r5, sl
 8009d4e:	469b      	mov	fp, r3
 8009d50:	45b1      	cmp	r9, r6
 8009d52:	d337      	bcc.n	8009dc4 <__gethex+0x1cc>
 8009d54:	f845 bb04 	str.w	fp, [r5], #4
 8009d58:	eba5 050a 	sub.w	r5, r5, sl
 8009d5c:	4658      	mov	r0, fp
 8009d5e:	10ad      	asrs	r5, r5, #2
 8009d60:	6125      	str	r5, [r4, #16]
 8009d62:	016d      	lsls	r5, r5, #5
 8009d64:	f7fe fa12 	bl	800818c <__hi0bits>
 8009d68:	f8d8 6000 	ldr.w	r6, [r8]
 8009d6c:	1a2d      	subs	r5, r5, r0
 8009d6e:	42b5      	cmp	r5, r6
 8009d70:	dd54      	ble.n	8009e1c <__gethex+0x224>
 8009d72:	1bad      	subs	r5, r5, r6
 8009d74:	4620      	mov	r0, r4
 8009d76:	4629      	mov	r1, r5
 8009d78:	f7fe fda9 	bl	80088ce <__any_on>
 8009d7c:	4681      	mov	r9, r0
 8009d7e:	b178      	cbz	r0, 8009da0 <__gethex+0x1a8>
 8009d80:	1e6b      	subs	r3, r5, #1
 8009d82:	f04f 0901 	mov.w	r9, #1
 8009d86:	1159      	asrs	r1, r3, #5
 8009d88:	f003 021f 	and.w	r2, r3, #31
 8009d8c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009d90:	fa09 f202 	lsl.w	r2, r9, r2
 8009d94:	420a      	tst	r2, r1
 8009d96:	d003      	beq.n	8009da0 <__gethex+0x1a8>
 8009d98:	454b      	cmp	r3, r9
 8009d9a:	dc36      	bgt.n	8009e0a <__gethex+0x212>
 8009d9c:	f04f 0902 	mov.w	r9, #2
 8009da0:	442f      	add	r7, r5
 8009da2:	4629      	mov	r1, r5
 8009da4:	4620      	mov	r0, r4
 8009da6:	f7ff fec1 	bl	8009b2c <rshift>
 8009daa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009dae:	42bb      	cmp	r3, r7
 8009db0:	da42      	bge.n	8009e38 <__gethex+0x240>
 8009db2:	4621      	mov	r1, r4
 8009db4:	9801      	ldr	r0, [sp, #4]
 8009db6:	f7fe f935 	bl	8008024 <_Bfree>
 8009dba:	2300      	movs	r3, #0
 8009dbc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009dbe:	25a3      	movs	r5, #163	@ 0xa3
 8009dc0:	6013      	str	r3, [r2, #0]
 8009dc2:	e793      	b.n	8009cec <__gethex+0xf4>
 8009dc4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009dc8:	2a2e      	cmp	r2, #46	@ 0x2e
 8009dca:	d012      	beq.n	8009df2 <__gethex+0x1fa>
 8009dcc:	2b20      	cmp	r3, #32
 8009dce:	d104      	bne.n	8009dda <__gethex+0x1e2>
 8009dd0:	f845 bb04 	str.w	fp, [r5], #4
 8009dd4:	f04f 0b00 	mov.w	fp, #0
 8009dd8:	465b      	mov	r3, fp
 8009dda:	7830      	ldrb	r0, [r6, #0]
 8009ddc:	9303      	str	r3, [sp, #12]
 8009dde:	f7ff fef6 	bl	8009bce <__hexdig_fun>
 8009de2:	9b03      	ldr	r3, [sp, #12]
 8009de4:	f000 000f 	and.w	r0, r0, #15
 8009de8:	4098      	lsls	r0, r3
 8009dea:	3304      	adds	r3, #4
 8009dec:	ea4b 0b00 	orr.w	fp, fp, r0
 8009df0:	e7ae      	b.n	8009d50 <__gethex+0x158>
 8009df2:	45b1      	cmp	r9, r6
 8009df4:	d8ea      	bhi.n	8009dcc <__gethex+0x1d4>
 8009df6:	2201      	movs	r2, #1
 8009df8:	492a      	ldr	r1, [pc, #168]	@ (8009ea4 <__gethex+0x2ac>)
 8009dfa:	4630      	mov	r0, r6
 8009dfc:	9303      	str	r3, [sp, #12]
 8009dfe:	f7ff fe2b 	bl	8009a58 <strncmp>
 8009e02:	9b03      	ldr	r3, [sp, #12]
 8009e04:	2800      	cmp	r0, #0
 8009e06:	d1e1      	bne.n	8009dcc <__gethex+0x1d4>
 8009e08:	e7a2      	b.n	8009d50 <__gethex+0x158>
 8009e0a:	1ea9      	subs	r1, r5, #2
 8009e0c:	4620      	mov	r0, r4
 8009e0e:	f7fe fd5e 	bl	80088ce <__any_on>
 8009e12:	2800      	cmp	r0, #0
 8009e14:	d0c2      	beq.n	8009d9c <__gethex+0x1a4>
 8009e16:	f04f 0903 	mov.w	r9, #3
 8009e1a:	e7c1      	b.n	8009da0 <__gethex+0x1a8>
 8009e1c:	da09      	bge.n	8009e32 <__gethex+0x23a>
 8009e1e:	1b75      	subs	r5, r6, r5
 8009e20:	4621      	mov	r1, r4
 8009e22:	9801      	ldr	r0, [sp, #4]
 8009e24:	462a      	mov	r2, r5
 8009e26:	1b7f      	subs	r7, r7, r5
 8009e28:	f7fe fb10 	bl	800844c <__lshift>
 8009e2c:	4604      	mov	r4, r0
 8009e2e:	f100 0a14 	add.w	sl, r0, #20
 8009e32:	f04f 0900 	mov.w	r9, #0
 8009e36:	e7b8      	b.n	8009daa <__gethex+0x1b2>
 8009e38:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009e3c:	42bd      	cmp	r5, r7
 8009e3e:	dd6f      	ble.n	8009f20 <__gethex+0x328>
 8009e40:	1bed      	subs	r5, r5, r7
 8009e42:	42ae      	cmp	r6, r5
 8009e44:	dc34      	bgt.n	8009eb0 <__gethex+0x2b8>
 8009e46:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009e4a:	2b02      	cmp	r3, #2
 8009e4c:	d022      	beq.n	8009e94 <__gethex+0x29c>
 8009e4e:	2b03      	cmp	r3, #3
 8009e50:	d024      	beq.n	8009e9c <__gethex+0x2a4>
 8009e52:	2b01      	cmp	r3, #1
 8009e54:	d115      	bne.n	8009e82 <__gethex+0x28a>
 8009e56:	42ae      	cmp	r6, r5
 8009e58:	d113      	bne.n	8009e82 <__gethex+0x28a>
 8009e5a:	2e01      	cmp	r6, #1
 8009e5c:	d10b      	bne.n	8009e76 <__gethex+0x27e>
 8009e5e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009e62:	2562      	movs	r5, #98	@ 0x62
 8009e64:	9a02      	ldr	r2, [sp, #8]
 8009e66:	6013      	str	r3, [r2, #0]
 8009e68:	2301      	movs	r3, #1
 8009e6a:	6123      	str	r3, [r4, #16]
 8009e6c:	f8ca 3000 	str.w	r3, [sl]
 8009e70:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e72:	601c      	str	r4, [r3, #0]
 8009e74:	e73a      	b.n	8009cec <__gethex+0xf4>
 8009e76:	1e71      	subs	r1, r6, #1
 8009e78:	4620      	mov	r0, r4
 8009e7a:	f7fe fd28 	bl	80088ce <__any_on>
 8009e7e:	2800      	cmp	r0, #0
 8009e80:	d1ed      	bne.n	8009e5e <__gethex+0x266>
 8009e82:	4621      	mov	r1, r4
 8009e84:	9801      	ldr	r0, [sp, #4]
 8009e86:	f7fe f8cd 	bl	8008024 <_Bfree>
 8009e8a:	2300      	movs	r3, #0
 8009e8c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009e8e:	2550      	movs	r5, #80	@ 0x50
 8009e90:	6013      	str	r3, [r2, #0]
 8009e92:	e72b      	b.n	8009cec <__gethex+0xf4>
 8009e94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d1f3      	bne.n	8009e82 <__gethex+0x28a>
 8009e9a:	e7e0      	b.n	8009e5e <__gethex+0x266>
 8009e9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d1dd      	bne.n	8009e5e <__gethex+0x266>
 8009ea2:	e7ee      	b.n	8009e82 <__gethex+0x28a>
 8009ea4:	0800a96f 	.word	0x0800a96f
 8009ea8:	0800a905 	.word	0x0800a905
 8009eac:	0800a9c6 	.word	0x0800a9c6
 8009eb0:	1e6f      	subs	r7, r5, #1
 8009eb2:	f1b9 0f00 	cmp.w	r9, #0
 8009eb6:	d130      	bne.n	8009f1a <__gethex+0x322>
 8009eb8:	b127      	cbz	r7, 8009ec4 <__gethex+0x2cc>
 8009eba:	4639      	mov	r1, r7
 8009ebc:	4620      	mov	r0, r4
 8009ebe:	f7fe fd06 	bl	80088ce <__any_on>
 8009ec2:	4681      	mov	r9, r0
 8009ec4:	117a      	asrs	r2, r7, #5
 8009ec6:	2301      	movs	r3, #1
 8009ec8:	f007 071f 	and.w	r7, r7, #31
 8009ecc:	4629      	mov	r1, r5
 8009ece:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009ed2:	4620      	mov	r0, r4
 8009ed4:	40bb      	lsls	r3, r7
 8009ed6:	1b76      	subs	r6, r6, r5
 8009ed8:	2502      	movs	r5, #2
 8009eda:	4213      	tst	r3, r2
 8009edc:	bf18      	it	ne
 8009ede:	f049 0902 	orrne.w	r9, r9, #2
 8009ee2:	f7ff fe23 	bl	8009b2c <rshift>
 8009ee6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009eea:	f1b9 0f00 	cmp.w	r9, #0
 8009eee:	d047      	beq.n	8009f80 <__gethex+0x388>
 8009ef0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009ef4:	2b02      	cmp	r3, #2
 8009ef6:	d015      	beq.n	8009f24 <__gethex+0x32c>
 8009ef8:	2b03      	cmp	r3, #3
 8009efa:	d017      	beq.n	8009f2c <__gethex+0x334>
 8009efc:	2b01      	cmp	r3, #1
 8009efe:	d109      	bne.n	8009f14 <__gethex+0x31c>
 8009f00:	f019 0f02 	tst.w	r9, #2
 8009f04:	d006      	beq.n	8009f14 <__gethex+0x31c>
 8009f06:	f8da 3000 	ldr.w	r3, [sl]
 8009f0a:	ea49 0903 	orr.w	r9, r9, r3
 8009f0e:	f019 0f01 	tst.w	r9, #1
 8009f12:	d10e      	bne.n	8009f32 <__gethex+0x33a>
 8009f14:	f045 0510 	orr.w	r5, r5, #16
 8009f18:	e032      	b.n	8009f80 <__gethex+0x388>
 8009f1a:	f04f 0901 	mov.w	r9, #1
 8009f1e:	e7d1      	b.n	8009ec4 <__gethex+0x2cc>
 8009f20:	2501      	movs	r5, #1
 8009f22:	e7e2      	b.n	8009eea <__gethex+0x2f2>
 8009f24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f26:	f1c3 0301 	rsb	r3, r3, #1
 8009f2a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009f2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d0f0      	beq.n	8009f14 <__gethex+0x31c>
 8009f32:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009f36:	f104 0314 	add.w	r3, r4, #20
 8009f3a:	f04f 0c00 	mov.w	ip, #0
 8009f3e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009f42:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009f46:	4618      	mov	r0, r3
 8009f48:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f4c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009f50:	d01b      	beq.n	8009f8a <__gethex+0x392>
 8009f52:	3201      	adds	r2, #1
 8009f54:	6002      	str	r2, [r0, #0]
 8009f56:	2d02      	cmp	r5, #2
 8009f58:	f104 0314 	add.w	r3, r4, #20
 8009f5c:	d13c      	bne.n	8009fd8 <__gethex+0x3e0>
 8009f5e:	f8d8 2000 	ldr.w	r2, [r8]
 8009f62:	3a01      	subs	r2, #1
 8009f64:	42b2      	cmp	r2, r6
 8009f66:	d109      	bne.n	8009f7c <__gethex+0x384>
 8009f68:	1171      	asrs	r1, r6, #5
 8009f6a:	2201      	movs	r2, #1
 8009f6c:	f006 061f 	and.w	r6, r6, #31
 8009f70:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009f74:	fa02 f606 	lsl.w	r6, r2, r6
 8009f78:	421e      	tst	r6, r3
 8009f7a:	d13a      	bne.n	8009ff2 <__gethex+0x3fa>
 8009f7c:	f045 0520 	orr.w	r5, r5, #32
 8009f80:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009f82:	601c      	str	r4, [r3, #0]
 8009f84:	9b02      	ldr	r3, [sp, #8]
 8009f86:	601f      	str	r7, [r3, #0]
 8009f88:	e6b0      	b.n	8009cec <__gethex+0xf4>
 8009f8a:	4299      	cmp	r1, r3
 8009f8c:	f843 cc04 	str.w	ip, [r3, #-4]
 8009f90:	d8d9      	bhi.n	8009f46 <__gethex+0x34e>
 8009f92:	68a3      	ldr	r3, [r4, #8]
 8009f94:	459b      	cmp	fp, r3
 8009f96:	db17      	blt.n	8009fc8 <__gethex+0x3d0>
 8009f98:	6861      	ldr	r1, [r4, #4]
 8009f9a:	9801      	ldr	r0, [sp, #4]
 8009f9c:	3101      	adds	r1, #1
 8009f9e:	f7fe f801 	bl	8007fa4 <_Balloc>
 8009fa2:	4681      	mov	r9, r0
 8009fa4:	b918      	cbnz	r0, 8009fae <__gethex+0x3b6>
 8009fa6:	4b1a      	ldr	r3, [pc, #104]	@ (800a010 <__gethex+0x418>)
 8009fa8:	4602      	mov	r2, r0
 8009faa:	2184      	movs	r1, #132	@ 0x84
 8009fac:	e6c5      	b.n	8009d3a <__gethex+0x142>
 8009fae:	6922      	ldr	r2, [r4, #16]
 8009fb0:	f104 010c 	add.w	r1, r4, #12
 8009fb4:	300c      	adds	r0, #12
 8009fb6:	3202      	adds	r2, #2
 8009fb8:	0092      	lsls	r2, r2, #2
 8009fba:	f7ff fd6f 	bl	8009a9c <memcpy>
 8009fbe:	4621      	mov	r1, r4
 8009fc0:	464c      	mov	r4, r9
 8009fc2:	9801      	ldr	r0, [sp, #4]
 8009fc4:	f7fe f82e 	bl	8008024 <_Bfree>
 8009fc8:	6923      	ldr	r3, [r4, #16]
 8009fca:	1c5a      	adds	r2, r3, #1
 8009fcc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009fd0:	6122      	str	r2, [r4, #16]
 8009fd2:	2201      	movs	r2, #1
 8009fd4:	615a      	str	r2, [r3, #20]
 8009fd6:	e7be      	b.n	8009f56 <__gethex+0x35e>
 8009fd8:	6922      	ldr	r2, [r4, #16]
 8009fda:	455a      	cmp	r2, fp
 8009fdc:	dd0b      	ble.n	8009ff6 <__gethex+0x3fe>
 8009fde:	2101      	movs	r1, #1
 8009fe0:	4620      	mov	r0, r4
 8009fe2:	f7ff fda3 	bl	8009b2c <rshift>
 8009fe6:	3701      	adds	r7, #1
 8009fe8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009fec:	42bb      	cmp	r3, r7
 8009fee:	f6ff aee0 	blt.w	8009db2 <__gethex+0x1ba>
 8009ff2:	2501      	movs	r5, #1
 8009ff4:	e7c2      	b.n	8009f7c <__gethex+0x384>
 8009ff6:	f016 061f 	ands.w	r6, r6, #31
 8009ffa:	d0fa      	beq.n	8009ff2 <__gethex+0x3fa>
 8009ffc:	4453      	add	r3, sl
 8009ffe:	f1c6 0620 	rsb	r6, r6, #32
 800a002:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a006:	f7fe f8c1 	bl	800818c <__hi0bits>
 800a00a:	42b0      	cmp	r0, r6
 800a00c:	dbe7      	blt.n	8009fde <__gethex+0x3e6>
 800a00e:	e7f0      	b.n	8009ff2 <__gethex+0x3fa>
 800a010:	0800a905 	.word	0x0800a905

0800a014 <L_shift>:
 800a014:	f1c2 0208 	rsb	r2, r2, #8
 800a018:	0092      	lsls	r2, r2, #2
 800a01a:	b570      	push	{r4, r5, r6, lr}
 800a01c:	f1c2 0620 	rsb	r6, r2, #32
 800a020:	6843      	ldr	r3, [r0, #4]
 800a022:	6804      	ldr	r4, [r0, #0]
 800a024:	fa03 f506 	lsl.w	r5, r3, r6
 800a028:	40d3      	lsrs	r3, r2
 800a02a:	432c      	orrs	r4, r5
 800a02c:	6004      	str	r4, [r0, #0]
 800a02e:	f840 3f04 	str.w	r3, [r0, #4]!
 800a032:	4288      	cmp	r0, r1
 800a034:	d3f4      	bcc.n	800a020 <L_shift+0xc>
 800a036:	bd70      	pop	{r4, r5, r6, pc}

0800a038 <__match>:
 800a038:	6803      	ldr	r3, [r0, #0]
 800a03a:	3301      	adds	r3, #1
 800a03c:	b530      	push	{r4, r5, lr}
 800a03e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a042:	b914      	cbnz	r4, 800a04a <__match+0x12>
 800a044:	6003      	str	r3, [r0, #0]
 800a046:	2001      	movs	r0, #1
 800a048:	bd30      	pop	{r4, r5, pc}
 800a04a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a04e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a052:	2d19      	cmp	r5, #25
 800a054:	bf98      	it	ls
 800a056:	3220      	addls	r2, #32
 800a058:	42a2      	cmp	r2, r4
 800a05a:	d0f0      	beq.n	800a03e <__match+0x6>
 800a05c:	2000      	movs	r0, #0
 800a05e:	e7f3      	b.n	800a048 <__match+0x10>

0800a060 <__hexnan>:
 800a060:	680b      	ldr	r3, [r1, #0]
 800a062:	6801      	ldr	r1, [r0, #0]
 800a064:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a068:	115e      	asrs	r6, r3, #5
 800a06a:	f013 031f 	ands.w	r3, r3, #31
 800a06e:	f04f 0500 	mov.w	r5, #0
 800a072:	b087      	sub	sp, #28
 800a074:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a078:	4682      	mov	sl, r0
 800a07a:	4690      	mov	r8, r2
 800a07c:	46ab      	mov	fp, r5
 800a07e:	bf18      	it	ne
 800a080:	3604      	addne	r6, #4
 800a082:	9301      	str	r3, [sp, #4]
 800a084:	9502      	str	r5, [sp, #8]
 800a086:	1f37      	subs	r7, r6, #4
 800a088:	f846 5c04 	str.w	r5, [r6, #-4]
 800a08c:	46b9      	mov	r9, r7
 800a08e:	463c      	mov	r4, r7
 800a090:	1c4b      	adds	r3, r1, #1
 800a092:	784a      	ldrb	r2, [r1, #1]
 800a094:	9303      	str	r3, [sp, #12]
 800a096:	b342      	cbz	r2, 800a0ea <__hexnan+0x8a>
 800a098:	4610      	mov	r0, r2
 800a09a:	9105      	str	r1, [sp, #20]
 800a09c:	9204      	str	r2, [sp, #16]
 800a09e:	f7ff fd96 	bl	8009bce <__hexdig_fun>
 800a0a2:	2800      	cmp	r0, #0
 800a0a4:	d151      	bne.n	800a14a <__hexnan+0xea>
 800a0a6:	9a04      	ldr	r2, [sp, #16]
 800a0a8:	9905      	ldr	r1, [sp, #20]
 800a0aa:	2a20      	cmp	r2, #32
 800a0ac:	d818      	bhi.n	800a0e0 <__hexnan+0x80>
 800a0ae:	9b02      	ldr	r3, [sp, #8]
 800a0b0:	459b      	cmp	fp, r3
 800a0b2:	dd13      	ble.n	800a0dc <__hexnan+0x7c>
 800a0b4:	454c      	cmp	r4, r9
 800a0b6:	d206      	bcs.n	800a0c6 <__hexnan+0x66>
 800a0b8:	2d07      	cmp	r5, #7
 800a0ba:	dc04      	bgt.n	800a0c6 <__hexnan+0x66>
 800a0bc:	462a      	mov	r2, r5
 800a0be:	4649      	mov	r1, r9
 800a0c0:	4620      	mov	r0, r4
 800a0c2:	f7ff ffa7 	bl	800a014 <L_shift>
 800a0c6:	4544      	cmp	r4, r8
 800a0c8:	d951      	bls.n	800a16e <__hexnan+0x10e>
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	f1a4 0904 	sub.w	r9, r4, #4
 800a0d0:	f8cd b008 	str.w	fp, [sp, #8]
 800a0d4:	f844 3c04 	str.w	r3, [r4, #-4]
 800a0d8:	461d      	mov	r5, r3
 800a0da:	464c      	mov	r4, r9
 800a0dc:	9903      	ldr	r1, [sp, #12]
 800a0de:	e7d7      	b.n	800a090 <__hexnan+0x30>
 800a0e0:	2a29      	cmp	r2, #41	@ 0x29
 800a0e2:	d156      	bne.n	800a192 <__hexnan+0x132>
 800a0e4:	3102      	adds	r1, #2
 800a0e6:	f8ca 1000 	str.w	r1, [sl]
 800a0ea:	f1bb 0f00 	cmp.w	fp, #0
 800a0ee:	d050      	beq.n	800a192 <__hexnan+0x132>
 800a0f0:	454c      	cmp	r4, r9
 800a0f2:	d206      	bcs.n	800a102 <__hexnan+0xa2>
 800a0f4:	2d07      	cmp	r5, #7
 800a0f6:	dc04      	bgt.n	800a102 <__hexnan+0xa2>
 800a0f8:	462a      	mov	r2, r5
 800a0fa:	4649      	mov	r1, r9
 800a0fc:	4620      	mov	r0, r4
 800a0fe:	f7ff ff89 	bl	800a014 <L_shift>
 800a102:	4544      	cmp	r4, r8
 800a104:	d935      	bls.n	800a172 <__hexnan+0x112>
 800a106:	f1a8 0204 	sub.w	r2, r8, #4
 800a10a:	4623      	mov	r3, r4
 800a10c:	f853 1b04 	ldr.w	r1, [r3], #4
 800a110:	429f      	cmp	r7, r3
 800a112:	f842 1f04 	str.w	r1, [r2, #4]!
 800a116:	d2f9      	bcs.n	800a10c <__hexnan+0xac>
 800a118:	1b3b      	subs	r3, r7, r4
 800a11a:	3e03      	subs	r6, #3
 800a11c:	3401      	adds	r4, #1
 800a11e:	2200      	movs	r2, #0
 800a120:	f023 0303 	bic.w	r3, r3, #3
 800a124:	3304      	adds	r3, #4
 800a126:	42b4      	cmp	r4, r6
 800a128:	bf88      	it	hi
 800a12a:	2304      	movhi	r3, #4
 800a12c:	4443      	add	r3, r8
 800a12e:	f843 2b04 	str.w	r2, [r3], #4
 800a132:	429f      	cmp	r7, r3
 800a134:	d2fb      	bcs.n	800a12e <__hexnan+0xce>
 800a136:	683b      	ldr	r3, [r7, #0]
 800a138:	b91b      	cbnz	r3, 800a142 <__hexnan+0xe2>
 800a13a:	4547      	cmp	r7, r8
 800a13c:	d127      	bne.n	800a18e <__hexnan+0x12e>
 800a13e:	2301      	movs	r3, #1
 800a140:	603b      	str	r3, [r7, #0]
 800a142:	2005      	movs	r0, #5
 800a144:	b007      	add	sp, #28
 800a146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a14a:	3501      	adds	r5, #1
 800a14c:	f10b 0b01 	add.w	fp, fp, #1
 800a150:	2d08      	cmp	r5, #8
 800a152:	dd05      	ble.n	800a160 <__hexnan+0x100>
 800a154:	4544      	cmp	r4, r8
 800a156:	d9c1      	bls.n	800a0dc <__hexnan+0x7c>
 800a158:	2300      	movs	r3, #0
 800a15a:	3c04      	subs	r4, #4
 800a15c:	2501      	movs	r5, #1
 800a15e:	6023      	str	r3, [r4, #0]
 800a160:	6822      	ldr	r2, [r4, #0]
 800a162:	f000 000f 	and.w	r0, r0, #15
 800a166:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a16a:	6020      	str	r0, [r4, #0]
 800a16c:	e7b6      	b.n	800a0dc <__hexnan+0x7c>
 800a16e:	2508      	movs	r5, #8
 800a170:	e7b4      	b.n	800a0dc <__hexnan+0x7c>
 800a172:	9b01      	ldr	r3, [sp, #4]
 800a174:	2b00      	cmp	r3, #0
 800a176:	d0de      	beq.n	800a136 <__hexnan+0xd6>
 800a178:	f1c3 0320 	rsb	r3, r3, #32
 800a17c:	f04f 32ff 	mov.w	r2, #4294967295
 800a180:	40da      	lsrs	r2, r3
 800a182:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a186:	4013      	ands	r3, r2
 800a188:	f846 3c04 	str.w	r3, [r6, #-4]
 800a18c:	e7d3      	b.n	800a136 <__hexnan+0xd6>
 800a18e:	3f04      	subs	r7, #4
 800a190:	e7d1      	b.n	800a136 <__hexnan+0xd6>
 800a192:	2004      	movs	r0, #4
 800a194:	e7d6      	b.n	800a144 <__hexnan+0xe4>

0800a196 <__ascii_mbtowc>:
 800a196:	b082      	sub	sp, #8
 800a198:	b901      	cbnz	r1, 800a19c <__ascii_mbtowc+0x6>
 800a19a:	a901      	add	r1, sp, #4
 800a19c:	b142      	cbz	r2, 800a1b0 <__ascii_mbtowc+0x1a>
 800a19e:	b14b      	cbz	r3, 800a1b4 <__ascii_mbtowc+0x1e>
 800a1a0:	7813      	ldrb	r3, [r2, #0]
 800a1a2:	600b      	str	r3, [r1, #0]
 800a1a4:	7812      	ldrb	r2, [r2, #0]
 800a1a6:	1e10      	subs	r0, r2, #0
 800a1a8:	bf18      	it	ne
 800a1aa:	2001      	movne	r0, #1
 800a1ac:	b002      	add	sp, #8
 800a1ae:	4770      	bx	lr
 800a1b0:	4610      	mov	r0, r2
 800a1b2:	e7fb      	b.n	800a1ac <__ascii_mbtowc+0x16>
 800a1b4:	f06f 0001 	mvn.w	r0, #1
 800a1b8:	e7f8      	b.n	800a1ac <__ascii_mbtowc+0x16>

0800a1ba <_realloc_r>:
 800a1ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1be:	4607      	mov	r7, r0
 800a1c0:	4614      	mov	r4, r2
 800a1c2:	460d      	mov	r5, r1
 800a1c4:	b921      	cbnz	r1, 800a1d0 <_realloc_r+0x16>
 800a1c6:	4611      	mov	r1, r2
 800a1c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a1cc:	f7fd be5e 	b.w	8007e8c <_malloc_r>
 800a1d0:	b92a      	cbnz	r2, 800a1de <_realloc_r+0x24>
 800a1d2:	4625      	mov	r5, r4
 800a1d4:	f7fd fde6 	bl	8007da4 <_free_r>
 800a1d8:	4628      	mov	r0, r5
 800a1da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1de:	f000 f840 	bl	800a262 <_malloc_usable_size_r>
 800a1e2:	4284      	cmp	r4, r0
 800a1e4:	4606      	mov	r6, r0
 800a1e6:	d802      	bhi.n	800a1ee <_realloc_r+0x34>
 800a1e8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a1ec:	d8f4      	bhi.n	800a1d8 <_realloc_r+0x1e>
 800a1ee:	4621      	mov	r1, r4
 800a1f0:	4638      	mov	r0, r7
 800a1f2:	f7fd fe4b 	bl	8007e8c <_malloc_r>
 800a1f6:	4680      	mov	r8, r0
 800a1f8:	b908      	cbnz	r0, 800a1fe <_realloc_r+0x44>
 800a1fa:	4645      	mov	r5, r8
 800a1fc:	e7ec      	b.n	800a1d8 <_realloc_r+0x1e>
 800a1fe:	42b4      	cmp	r4, r6
 800a200:	4622      	mov	r2, r4
 800a202:	4629      	mov	r1, r5
 800a204:	bf28      	it	cs
 800a206:	4632      	movcs	r2, r6
 800a208:	f7ff fc48 	bl	8009a9c <memcpy>
 800a20c:	4629      	mov	r1, r5
 800a20e:	4638      	mov	r0, r7
 800a210:	f7fd fdc8 	bl	8007da4 <_free_r>
 800a214:	e7f1      	b.n	800a1fa <_realloc_r+0x40>

0800a216 <__ascii_wctomb>:
 800a216:	4603      	mov	r3, r0
 800a218:	4608      	mov	r0, r1
 800a21a:	b141      	cbz	r1, 800a22e <__ascii_wctomb+0x18>
 800a21c:	2aff      	cmp	r2, #255	@ 0xff
 800a21e:	d904      	bls.n	800a22a <__ascii_wctomb+0x14>
 800a220:	228a      	movs	r2, #138	@ 0x8a
 800a222:	f04f 30ff 	mov.w	r0, #4294967295
 800a226:	601a      	str	r2, [r3, #0]
 800a228:	4770      	bx	lr
 800a22a:	2001      	movs	r0, #1
 800a22c:	700a      	strb	r2, [r1, #0]
 800a22e:	4770      	bx	lr

0800a230 <fiprintf>:
 800a230:	b40e      	push	{r1, r2, r3}
 800a232:	b503      	push	{r0, r1, lr}
 800a234:	ab03      	add	r3, sp, #12
 800a236:	4601      	mov	r1, r0
 800a238:	4805      	ldr	r0, [pc, #20]	@ (800a250 <fiprintf+0x20>)
 800a23a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a23e:	6800      	ldr	r0, [r0, #0]
 800a240:	9301      	str	r3, [sp, #4]
 800a242:	f000 f83f 	bl	800a2c4 <_vfiprintf_r>
 800a246:	b002      	add	sp, #8
 800a248:	f85d eb04 	ldr.w	lr, [sp], #4
 800a24c:	b003      	add	sp, #12
 800a24e:	4770      	bx	lr
 800a250:	20000018 	.word	0x20000018

0800a254 <abort>:
 800a254:	2006      	movs	r0, #6
 800a256:	b508      	push	{r3, lr}
 800a258:	f000 fa08 	bl	800a66c <raise>
 800a25c:	2001      	movs	r0, #1
 800a25e:	f7f7 fa18 	bl	8001692 <_exit>

0800a262 <_malloc_usable_size_r>:
 800a262:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a266:	1f18      	subs	r0, r3, #4
 800a268:	2b00      	cmp	r3, #0
 800a26a:	bfbc      	itt	lt
 800a26c:	580b      	ldrlt	r3, [r1, r0]
 800a26e:	18c0      	addlt	r0, r0, r3
 800a270:	4770      	bx	lr

0800a272 <__sfputc_r>:
 800a272:	6893      	ldr	r3, [r2, #8]
 800a274:	3b01      	subs	r3, #1
 800a276:	2b00      	cmp	r3, #0
 800a278:	b410      	push	{r4}
 800a27a:	6093      	str	r3, [r2, #8]
 800a27c:	da08      	bge.n	800a290 <__sfputc_r+0x1e>
 800a27e:	6994      	ldr	r4, [r2, #24]
 800a280:	42a3      	cmp	r3, r4
 800a282:	db01      	blt.n	800a288 <__sfputc_r+0x16>
 800a284:	290a      	cmp	r1, #10
 800a286:	d103      	bne.n	800a290 <__sfputc_r+0x1e>
 800a288:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a28c:	f000 b932 	b.w	800a4f4 <__swbuf_r>
 800a290:	6813      	ldr	r3, [r2, #0]
 800a292:	1c58      	adds	r0, r3, #1
 800a294:	6010      	str	r0, [r2, #0]
 800a296:	4608      	mov	r0, r1
 800a298:	7019      	strb	r1, [r3, #0]
 800a29a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a29e:	4770      	bx	lr

0800a2a0 <__sfputs_r>:
 800a2a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2a2:	4606      	mov	r6, r0
 800a2a4:	460f      	mov	r7, r1
 800a2a6:	4614      	mov	r4, r2
 800a2a8:	18d5      	adds	r5, r2, r3
 800a2aa:	42ac      	cmp	r4, r5
 800a2ac:	d101      	bne.n	800a2b2 <__sfputs_r+0x12>
 800a2ae:	2000      	movs	r0, #0
 800a2b0:	e007      	b.n	800a2c2 <__sfputs_r+0x22>
 800a2b2:	463a      	mov	r2, r7
 800a2b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2b8:	4630      	mov	r0, r6
 800a2ba:	f7ff ffda 	bl	800a272 <__sfputc_r>
 800a2be:	1c43      	adds	r3, r0, #1
 800a2c0:	d1f3      	bne.n	800a2aa <__sfputs_r+0xa>
 800a2c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a2c4 <_vfiprintf_r>:
 800a2c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2c8:	460d      	mov	r5, r1
 800a2ca:	b09d      	sub	sp, #116	@ 0x74
 800a2cc:	4614      	mov	r4, r2
 800a2ce:	4698      	mov	r8, r3
 800a2d0:	4606      	mov	r6, r0
 800a2d2:	b118      	cbz	r0, 800a2dc <_vfiprintf_r+0x18>
 800a2d4:	6a03      	ldr	r3, [r0, #32]
 800a2d6:	b90b      	cbnz	r3, 800a2dc <_vfiprintf_r+0x18>
 800a2d8:	f7fc fdd2 	bl	8006e80 <__sinit>
 800a2dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a2de:	07d9      	lsls	r1, r3, #31
 800a2e0:	d405      	bmi.n	800a2ee <_vfiprintf_r+0x2a>
 800a2e2:	89ab      	ldrh	r3, [r5, #12]
 800a2e4:	059a      	lsls	r2, r3, #22
 800a2e6:	d402      	bmi.n	800a2ee <_vfiprintf_r+0x2a>
 800a2e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a2ea:	f7fc fee2 	bl	80070b2 <__retarget_lock_acquire_recursive>
 800a2ee:	89ab      	ldrh	r3, [r5, #12]
 800a2f0:	071b      	lsls	r3, r3, #28
 800a2f2:	d501      	bpl.n	800a2f8 <_vfiprintf_r+0x34>
 800a2f4:	692b      	ldr	r3, [r5, #16]
 800a2f6:	b99b      	cbnz	r3, 800a320 <_vfiprintf_r+0x5c>
 800a2f8:	4629      	mov	r1, r5
 800a2fa:	4630      	mov	r0, r6
 800a2fc:	f000 f938 	bl	800a570 <__swsetup_r>
 800a300:	b170      	cbz	r0, 800a320 <_vfiprintf_r+0x5c>
 800a302:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a304:	07dc      	lsls	r4, r3, #31
 800a306:	d504      	bpl.n	800a312 <_vfiprintf_r+0x4e>
 800a308:	f04f 30ff 	mov.w	r0, #4294967295
 800a30c:	b01d      	add	sp, #116	@ 0x74
 800a30e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a312:	89ab      	ldrh	r3, [r5, #12]
 800a314:	0598      	lsls	r0, r3, #22
 800a316:	d4f7      	bmi.n	800a308 <_vfiprintf_r+0x44>
 800a318:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a31a:	f7fc fecb 	bl	80070b4 <__retarget_lock_release_recursive>
 800a31e:	e7f3      	b.n	800a308 <_vfiprintf_r+0x44>
 800a320:	2300      	movs	r3, #0
 800a322:	f8cd 800c 	str.w	r8, [sp, #12]
 800a326:	f04f 0901 	mov.w	r9, #1
 800a32a:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800a4e0 <_vfiprintf_r+0x21c>
 800a32e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a330:	2320      	movs	r3, #32
 800a332:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a336:	2330      	movs	r3, #48	@ 0x30
 800a338:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a33c:	4623      	mov	r3, r4
 800a33e:	469a      	mov	sl, r3
 800a340:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a344:	b10a      	cbz	r2, 800a34a <_vfiprintf_r+0x86>
 800a346:	2a25      	cmp	r2, #37	@ 0x25
 800a348:	d1f9      	bne.n	800a33e <_vfiprintf_r+0x7a>
 800a34a:	ebba 0b04 	subs.w	fp, sl, r4
 800a34e:	d00b      	beq.n	800a368 <_vfiprintf_r+0xa4>
 800a350:	465b      	mov	r3, fp
 800a352:	4622      	mov	r2, r4
 800a354:	4629      	mov	r1, r5
 800a356:	4630      	mov	r0, r6
 800a358:	f7ff ffa2 	bl	800a2a0 <__sfputs_r>
 800a35c:	3001      	adds	r0, #1
 800a35e:	f000 80a7 	beq.w	800a4b0 <_vfiprintf_r+0x1ec>
 800a362:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a364:	445a      	add	r2, fp
 800a366:	9209      	str	r2, [sp, #36]	@ 0x24
 800a368:	f89a 3000 	ldrb.w	r3, [sl]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	f000 809f 	beq.w	800a4b0 <_vfiprintf_r+0x1ec>
 800a372:	2300      	movs	r3, #0
 800a374:	f04f 32ff 	mov.w	r2, #4294967295
 800a378:	f10a 0a01 	add.w	sl, sl, #1
 800a37c:	9304      	str	r3, [sp, #16]
 800a37e:	9307      	str	r3, [sp, #28]
 800a380:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a384:	931a      	str	r3, [sp, #104]	@ 0x68
 800a386:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a38a:	4654      	mov	r4, sl
 800a38c:	2205      	movs	r2, #5
 800a38e:	4854      	ldr	r0, [pc, #336]	@ (800a4e0 <_vfiprintf_r+0x21c>)
 800a390:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a394:	f7fc fe8f 	bl	80070b6 <memchr>
 800a398:	9a04      	ldr	r2, [sp, #16]
 800a39a:	b9d8      	cbnz	r0, 800a3d4 <_vfiprintf_r+0x110>
 800a39c:	06d1      	lsls	r1, r2, #27
 800a39e:	bf44      	itt	mi
 800a3a0:	2320      	movmi	r3, #32
 800a3a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a3a6:	0713      	lsls	r3, r2, #28
 800a3a8:	bf44      	itt	mi
 800a3aa:	232b      	movmi	r3, #43	@ 0x2b
 800a3ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a3b0:	f89a 3000 	ldrb.w	r3, [sl]
 800a3b4:	2b2a      	cmp	r3, #42	@ 0x2a
 800a3b6:	d015      	beq.n	800a3e4 <_vfiprintf_r+0x120>
 800a3b8:	9a07      	ldr	r2, [sp, #28]
 800a3ba:	4654      	mov	r4, sl
 800a3bc:	2000      	movs	r0, #0
 800a3be:	f04f 0c0a 	mov.w	ip, #10
 800a3c2:	4621      	mov	r1, r4
 800a3c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a3c8:	3b30      	subs	r3, #48	@ 0x30
 800a3ca:	2b09      	cmp	r3, #9
 800a3cc:	d94b      	bls.n	800a466 <_vfiprintf_r+0x1a2>
 800a3ce:	b1b0      	cbz	r0, 800a3fe <_vfiprintf_r+0x13a>
 800a3d0:	9207      	str	r2, [sp, #28]
 800a3d2:	e014      	b.n	800a3fe <_vfiprintf_r+0x13a>
 800a3d4:	eba0 0308 	sub.w	r3, r0, r8
 800a3d8:	46a2      	mov	sl, r4
 800a3da:	fa09 f303 	lsl.w	r3, r9, r3
 800a3de:	4313      	orrs	r3, r2
 800a3e0:	9304      	str	r3, [sp, #16]
 800a3e2:	e7d2      	b.n	800a38a <_vfiprintf_r+0xc6>
 800a3e4:	9b03      	ldr	r3, [sp, #12]
 800a3e6:	1d19      	adds	r1, r3, #4
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	9103      	str	r1, [sp, #12]
 800a3ee:	bfbb      	ittet	lt
 800a3f0:	425b      	neglt	r3, r3
 800a3f2:	f042 0202 	orrlt.w	r2, r2, #2
 800a3f6:	9307      	strge	r3, [sp, #28]
 800a3f8:	9307      	strlt	r3, [sp, #28]
 800a3fa:	bfb8      	it	lt
 800a3fc:	9204      	strlt	r2, [sp, #16]
 800a3fe:	7823      	ldrb	r3, [r4, #0]
 800a400:	2b2e      	cmp	r3, #46	@ 0x2e
 800a402:	d10a      	bne.n	800a41a <_vfiprintf_r+0x156>
 800a404:	7863      	ldrb	r3, [r4, #1]
 800a406:	2b2a      	cmp	r3, #42	@ 0x2a
 800a408:	d132      	bne.n	800a470 <_vfiprintf_r+0x1ac>
 800a40a:	9b03      	ldr	r3, [sp, #12]
 800a40c:	3402      	adds	r4, #2
 800a40e:	1d1a      	adds	r2, r3, #4
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a416:	9203      	str	r2, [sp, #12]
 800a418:	9305      	str	r3, [sp, #20]
 800a41a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a4f0 <_vfiprintf_r+0x22c>
 800a41e:	2203      	movs	r2, #3
 800a420:	7821      	ldrb	r1, [r4, #0]
 800a422:	4650      	mov	r0, sl
 800a424:	f7fc fe47 	bl	80070b6 <memchr>
 800a428:	b138      	cbz	r0, 800a43a <_vfiprintf_r+0x176>
 800a42a:	eba0 000a 	sub.w	r0, r0, sl
 800a42e:	2240      	movs	r2, #64	@ 0x40
 800a430:	9b04      	ldr	r3, [sp, #16]
 800a432:	3401      	adds	r4, #1
 800a434:	4082      	lsls	r2, r0
 800a436:	4313      	orrs	r3, r2
 800a438:	9304      	str	r3, [sp, #16]
 800a43a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a43e:	2206      	movs	r2, #6
 800a440:	4828      	ldr	r0, [pc, #160]	@ (800a4e4 <_vfiprintf_r+0x220>)
 800a442:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a446:	f7fc fe36 	bl	80070b6 <memchr>
 800a44a:	2800      	cmp	r0, #0
 800a44c:	d03f      	beq.n	800a4ce <_vfiprintf_r+0x20a>
 800a44e:	4b26      	ldr	r3, [pc, #152]	@ (800a4e8 <_vfiprintf_r+0x224>)
 800a450:	bb1b      	cbnz	r3, 800a49a <_vfiprintf_r+0x1d6>
 800a452:	9b03      	ldr	r3, [sp, #12]
 800a454:	3307      	adds	r3, #7
 800a456:	f023 0307 	bic.w	r3, r3, #7
 800a45a:	3308      	adds	r3, #8
 800a45c:	9303      	str	r3, [sp, #12]
 800a45e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a460:	443b      	add	r3, r7
 800a462:	9309      	str	r3, [sp, #36]	@ 0x24
 800a464:	e76a      	b.n	800a33c <_vfiprintf_r+0x78>
 800a466:	fb0c 3202 	mla	r2, ip, r2, r3
 800a46a:	460c      	mov	r4, r1
 800a46c:	2001      	movs	r0, #1
 800a46e:	e7a8      	b.n	800a3c2 <_vfiprintf_r+0xfe>
 800a470:	2300      	movs	r3, #0
 800a472:	3401      	adds	r4, #1
 800a474:	f04f 0c0a 	mov.w	ip, #10
 800a478:	4619      	mov	r1, r3
 800a47a:	9305      	str	r3, [sp, #20]
 800a47c:	4620      	mov	r0, r4
 800a47e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a482:	3a30      	subs	r2, #48	@ 0x30
 800a484:	2a09      	cmp	r2, #9
 800a486:	d903      	bls.n	800a490 <_vfiprintf_r+0x1cc>
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d0c6      	beq.n	800a41a <_vfiprintf_r+0x156>
 800a48c:	9105      	str	r1, [sp, #20]
 800a48e:	e7c4      	b.n	800a41a <_vfiprintf_r+0x156>
 800a490:	fb0c 2101 	mla	r1, ip, r1, r2
 800a494:	4604      	mov	r4, r0
 800a496:	2301      	movs	r3, #1
 800a498:	e7f0      	b.n	800a47c <_vfiprintf_r+0x1b8>
 800a49a:	ab03      	add	r3, sp, #12
 800a49c:	462a      	mov	r2, r5
 800a49e:	a904      	add	r1, sp, #16
 800a4a0:	4630      	mov	r0, r6
 800a4a2:	9300      	str	r3, [sp, #0]
 800a4a4:	4b11      	ldr	r3, [pc, #68]	@ (800a4ec <_vfiprintf_r+0x228>)
 800a4a6:	f7fb fe97 	bl	80061d8 <_printf_float>
 800a4aa:	4607      	mov	r7, r0
 800a4ac:	1c78      	adds	r0, r7, #1
 800a4ae:	d1d6      	bne.n	800a45e <_vfiprintf_r+0x19a>
 800a4b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a4b2:	07d9      	lsls	r1, r3, #31
 800a4b4:	d405      	bmi.n	800a4c2 <_vfiprintf_r+0x1fe>
 800a4b6:	89ab      	ldrh	r3, [r5, #12]
 800a4b8:	059a      	lsls	r2, r3, #22
 800a4ba:	d402      	bmi.n	800a4c2 <_vfiprintf_r+0x1fe>
 800a4bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a4be:	f7fc fdf9 	bl	80070b4 <__retarget_lock_release_recursive>
 800a4c2:	89ab      	ldrh	r3, [r5, #12]
 800a4c4:	065b      	lsls	r3, r3, #25
 800a4c6:	f53f af1f 	bmi.w	800a308 <_vfiprintf_r+0x44>
 800a4ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a4cc:	e71e      	b.n	800a30c <_vfiprintf_r+0x48>
 800a4ce:	ab03      	add	r3, sp, #12
 800a4d0:	462a      	mov	r2, r5
 800a4d2:	a904      	add	r1, sp, #16
 800a4d4:	4630      	mov	r0, r6
 800a4d6:	9300      	str	r3, [sp, #0]
 800a4d8:	4b04      	ldr	r3, [pc, #16]	@ (800a4ec <_vfiprintf_r+0x228>)
 800a4da:	f7fc f919 	bl	8006710 <_printf_i>
 800a4de:	e7e4      	b.n	800a4aa <_vfiprintf_r+0x1e6>
 800a4e0:	0800a971 	.word	0x0800a971
 800a4e4:	0800a97b 	.word	0x0800a97b
 800a4e8:	080061d9 	.word	0x080061d9
 800a4ec:	0800a2a1 	.word	0x0800a2a1
 800a4f0:	0800a977 	.word	0x0800a977

0800a4f4 <__swbuf_r>:
 800a4f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4f6:	460e      	mov	r6, r1
 800a4f8:	4614      	mov	r4, r2
 800a4fa:	4605      	mov	r5, r0
 800a4fc:	b118      	cbz	r0, 800a506 <__swbuf_r+0x12>
 800a4fe:	6a03      	ldr	r3, [r0, #32]
 800a500:	b90b      	cbnz	r3, 800a506 <__swbuf_r+0x12>
 800a502:	f7fc fcbd 	bl	8006e80 <__sinit>
 800a506:	69a3      	ldr	r3, [r4, #24]
 800a508:	60a3      	str	r3, [r4, #8]
 800a50a:	89a3      	ldrh	r3, [r4, #12]
 800a50c:	071a      	lsls	r2, r3, #28
 800a50e:	d501      	bpl.n	800a514 <__swbuf_r+0x20>
 800a510:	6923      	ldr	r3, [r4, #16]
 800a512:	b943      	cbnz	r3, 800a526 <__swbuf_r+0x32>
 800a514:	4621      	mov	r1, r4
 800a516:	4628      	mov	r0, r5
 800a518:	f000 f82a 	bl	800a570 <__swsetup_r>
 800a51c:	b118      	cbz	r0, 800a526 <__swbuf_r+0x32>
 800a51e:	f04f 37ff 	mov.w	r7, #4294967295
 800a522:	4638      	mov	r0, r7
 800a524:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a526:	6823      	ldr	r3, [r4, #0]
 800a528:	b2f6      	uxtb	r6, r6
 800a52a:	6922      	ldr	r2, [r4, #16]
 800a52c:	4637      	mov	r7, r6
 800a52e:	1a98      	subs	r0, r3, r2
 800a530:	6963      	ldr	r3, [r4, #20]
 800a532:	4283      	cmp	r3, r0
 800a534:	dc05      	bgt.n	800a542 <__swbuf_r+0x4e>
 800a536:	4621      	mov	r1, r4
 800a538:	4628      	mov	r0, r5
 800a53a:	f7ff fa4b 	bl	80099d4 <_fflush_r>
 800a53e:	2800      	cmp	r0, #0
 800a540:	d1ed      	bne.n	800a51e <__swbuf_r+0x2a>
 800a542:	68a3      	ldr	r3, [r4, #8]
 800a544:	3b01      	subs	r3, #1
 800a546:	60a3      	str	r3, [r4, #8]
 800a548:	6823      	ldr	r3, [r4, #0]
 800a54a:	1c5a      	adds	r2, r3, #1
 800a54c:	6022      	str	r2, [r4, #0]
 800a54e:	701e      	strb	r6, [r3, #0]
 800a550:	1c43      	adds	r3, r0, #1
 800a552:	6962      	ldr	r2, [r4, #20]
 800a554:	429a      	cmp	r2, r3
 800a556:	d004      	beq.n	800a562 <__swbuf_r+0x6e>
 800a558:	89a3      	ldrh	r3, [r4, #12]
 800a55a:	07db      	lsls	r3, r3, #31
 800a55c:	d5e1      	bpl.n	800a522 <__swbuf_r+0x2e>
 800a55e:	2e0a      	cmp	r6, #10
 800a560:	d1df      	bne.n	800a522 <__swbuf_r+0x2e>
 800a562:	4621      	mov	r1, r4
 800a564:	4628      	mov	r0, r5
 800a566:	f7ff fa35 	bl	80099d4 <_fflush_r>
 800a56a:	2800      	cmp	r0, #0
 800a56c:	d0d9      	beq.n	800a522 <__swbuf_r+0x2e>
 800a56e:	e7d6      	b.n	800a51e <__swbuf_r+0x2a>

0800a570 <__swsetup_r>:
 800a570:	b538      	push	{r3, r4, r5, lr}
 800a572:	4b29      	ldr	r3, [pc, #164]	@ (800a618 <__swsetup_r+0xa8>)
 800a574:	4605      	mov	r5, r0
 800a576:	460c      	mov	r4, r1
 800a578:	6818      	ldr	r0, [r3, #0]
 800a57a:	b118      	cbz	r0, 800a584 <__swsetup_r+0x14>
 800a57c:	6a03      	ldr	r3, [r0, #32]
 800a57e:	b90b      	cbnz	r3, 800a584 <__swsetup_r+0x14>
 800a580:	f7fc fc7e 	bl	8006e80 <__sinit>
 800a584:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a588:	0719      	lsls	r1, r3, #28
 800a58a:	d422      	bmi.n	800a5d2 <__swsetup_r+0x62>
 800a58c:	06da      	lsls	r2, r3, #27
 800a58e:	d407      	bmi.n	800a5a0 <__swsetup_r+0x30>
 800a590:	2209      	movs	r2, #9
 800a592:	602a      	str	r2, [r5, #0]
 800a594:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a598:	f04f 30ff 	mov.w	r0, #4294967295
 800a59c:	81a3      	strh	r3, [r4, #12]
 800a59e:	e033      	b.n	800a608 <__swsetup_r+0x98>
 800a5a0:	0758      	lsls	r0, r3, #29
 800a5a2:	d512      	bpl.n	800a5ca <__swsetup_r+0x5a>
 800a5a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a5a6:	b141      	cbz	r1, 800a5ba <__swsetup_r+0x4a>
 800a5a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a5ac:	4299      	cmp	r1, r3
 800a5ae:	d002      	beq.n	800a5b6 <__swsetup_r+0x46>
 800a5b0:	4628      	mov	r0, r5
 800a5b2:	f7fd fbf7 	bl	8007da4 <_free_r>
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	6363      	str	r3, [r4, #52]	@ 0x34
 800a5ba:	89a3      	ldrh	r3, [r4, #12]
 800a5bc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a5c0:	81a3      	strh	r3, [r4, #12]
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	6063      	str	r3, [r4, #4]
 800a5c6:	6923      	ldr	r3, [r4, #16]
 800a5c8:	6023      	str	r3, [r4, #0]
 800a5ca:	89a3      	ldrh	r3, [r4, #12]
 800a5cc:	f043 0308 	orr.w	r3, r3, #8
 800a5d0:	81a3      	strh	r3, [r4, #12]
 800a5d2:	6923      	ldr	r3, [r4, #16]
 800a5d4:	b94b      	cbnz	r3, 800a5ea <__swsetup_r+0x7a>
 800a5d6:	89a3      	ldrh	r3, [r4, #12]
 800a5d8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a5dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a5e0:	d003      	beq.n	800a5ea <__swsetup_r+0x7a>
 800a5e2:	4621      	mov	r1, r4
 800a5e4:	4628      	mov	r0, r5
 800a5e6:	f000 f882 	bl	800a6ee <__smakebuf_r>
 800a5ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5ee:	f013 0201 	ands.w	r2, r3, #1
 800a5f2:	d00a      	beq.n	800a60a <__swsetup_r+0x9a>
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	60a2      	str	r2, [r4, #8]
 800a5f8:	6962      	ldr	r2, [r4, #20]
 800a5fa:	4252      	negs	r2, r2
 800a5fc:	61a2      	str	r2, [r4, #24]
 800a5fe:	6922      	ldr	r2, [r4, #16]
 800a600:	b942      	cbnz	r2, 800a614 <__swsetup_r+0xa4>
 800a602:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a606:	d1c5      	bne.n	800a594 <__swsetup_r+0x24>
 800a608:	bd38      	pop	{r3, r4, r5, pc}
 800a60a:	0799      	lsls	r1, r3, #30
 800a60c:	bf58      	it	pl
 800a60e:	6962      	ldrpl	r2, [r4, #20]
 800a610:	60a2      	str	r2, [r4, #8]
 800a612:	e7f4      	b.n	800a5fe <__swsetup_r+0x8e>
 800a614:	2000      	movs	r0, #0
 800a616:	e7f7      	b.n	800a608 <__swsetup_r+0x98>
 800a618:	20000018 	.word	0x20000018

0800a61c <_raise_r>:
 800a61c:	291f      	cmp	r1, #31
 800a61e:	b538      	push	{r3, r4, r5, lr}
 800a620:	4605      	mov	r5, r0
 800a622:	460c      	mov	r4, r1
 800a624:	d904      	bls.n	800a630 <_raise_r+0x14>
 800a626:	2316      	movs	r3, #22
 800a628:	6003      	str	r3, [r0, #0]
 800a62a:	f04f 30ff 	mov.w	r0, #4294967295
 800a62e:	bd38      	pop	{r3, r4, r5, pc}
 800a630:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a632:	b112      	cbz	r2, 800a63a <_raise_r+0x1e>
 800a634:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a638:	b94b      	cbnz	r3, 800a64e <_raise_r+0x32>
 800a63a:	4628      	mov	r0, r5
 800a63c:	f000 f830 	bl	800a6a0 <_getpid_r>
 800a640:	4622      	mov	r2, r4
 800a642:	4601      	mov	r1, r0
 800a644:	4628      	mov	r0, r5
 800a646:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a64a:	f000 b817 	b.w	800a67c <_kill_r>
 800a64e:	2b01      	cmp	r3, #1
 800a650:	d00a      	beq.n	800a668 <_raise_r+0x4c>
 800a652:	1c59      	adds	r1, r3, #1
 800a654:	d103      	bne.n	800a65e <_raise_r+0x42>
 800a656:	2316      	movs	r3, #22
 800a658:	6003      	str	r3, [r0, #0]
 800a65a:	2001      	movs	r0, #1
 800a65c:	e7e7      	b.n	800a62e <_raise_r+0x12>
 800a65e:	2100      	movs	r1, #0
 800a660:	4620      	mov	r0, r4
 800a662:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a666:	4798      	blx	r3
 800a668:	2000      	movs	r0, #0
 800a66a:	e7e0      	b.n	800a62e <_raise_r+0x12>

0800a66c <raise>:
 800a66c:	4b02      	ldr	r3, [pc, #8]	@ (800a678 <raise+0xc>)
 800a66e:	4601      	mov	r1, r0
 800a670:	6818      	ldr	r0, [r3, #0]
 800a672:	f7ff bfd3 	b.w	800a61c <_raise_r>
 800a676:	bf00      	nop
 800a678:	20000018 	.word	0x20000018

0800a67c <_kill_r>:
 800a67c:	b538      	push	{r3, r4, r5, lr}
 800a67e:	2300      	movs	r3, #0
 800a680:	4d06      	ldr	r5, [pc, #24]	@ (800a69c <_kill_r+0x20>)
 800a682:	4604      	mov	r4, r0
 800a684:	4608      	mov	r0, r1
 800a686:	4611      	mov	r1, r2
 800a688:	602b      	str	r3, [r5, #0]
 800a68a:	f7f6 fff2 	bl	8001672 <_kill>
 800a68e:	1c43      	adds	r3, r0, #1
 800a690:	d102      	bne.n	800a698 <_kill_r+0x1c>
 800a692:	682b      	ldr	r3, [r5, #0]
 800a694:	b103      	cbz	r3, 800a698 <_kill_r+0x1c>
 800a696:	6023      	str	r3, [r4, #0]
 800a698:	bd38      	pop	{r3, r4, r5, pc}
 800a69a:	bf00      	nop
 800a69c:	20000434 	.word	0x20000434

0800a6a0 <_getpid_r>:
 800a6a0:	f7f6 bfdf 	b.w	8001662 <_getpid>

0800a6a4 <__swhatbuf_r>:
 800a6a4:	b570      	push	{r4, r5, r6, lr}
 800a6a6:	460c      	mov	r4, r1
 800a6a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6ac:	b096      	sub	sp, #88	@ 0x58
 800a6ae:	4615      	mov	r5, r2
 800a6b0:	2900      	cmp	r1, #0
 800a6b2:	461e      	mov	r6, r3
 800a6b4:	da0c      	bge.n	800a6d0 <__swhatbuf_r+0x2c>
 800a6b6:	89a3      	ldrh	r3, [r4, #12]
 800a6b8:	2100      	movs	r1, #0
 800a6ba:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a6be:	bf14      	ite	ne
 800a6c0:	2340      	movne	r3, #64	@ 0x40
 800a6c2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a6c6:	2000      	movs	r0, #0
 800a6c8:	6031      	str	r1, [r6, #0]
 800a6ca:	602b      	str	r3, [r5, #0]
 800a6cc:	b016      	add	sp, #88	@ 0x58
 800a6ce:	bd70      	pop	{r4, r5, r6, pc}
 800a6d0:	466a      	mov	r2, sp
 800a6d2:	f000 f849 	bl	800a768 <_fstat_r>
 800a6d6:	2800      	cmp	r0, #0
 800a6d8:	dbed      	blt.n	800a6b6 <__swhatbuf_r+0x12>
 800a6da:	9901      	ldr	r1, [sp, #4]
 800a6dc:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a6e0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a6e4:	4259      	negs	r1, r3
 800a6e6:	4159      	adcs	r1, r3
 800a6e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a6ec:	e7eb      	b.n	800a6c6 <__swhatbuf_r+0x22>

0800a6ee <__smakebuf_r>:
 800a6ee:	898b      	ldrh	r3, [r1, #12]
 800a6f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a6f2:	079d      	lsls	r5, r3, #30
 800a6f4:	4606      	mov	r6, r0
 800a6f6:	460c      	mov	r4, r1
 800a6f8:	d507      	bpl.n	800a70a <__smakebuf_r+0x1c>
 800a6fa:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a6fe:	6023      	str	r3, [r4, #0]
 800a700:	6123      	str	r3, [r4, #16]
 800a702:	2301      	movs	r3, #1
 800a704:	6163      	str	r3, [r4, #20]
 800a706:	b003      	add	sp, #12
 800a708:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a70a:	ab01      	add	r3, sp, #4
 800a70c:	466a      	mov	r2, sp
 800a70e:	f7ff ffc9 	bl	800a6a4 <__swhatbuf_r>
 800a712:	9f00      	ldr	r7, [sp, #0]
 800a714:	4605      	mov	r5, r0
 800a716:	4630      	mov	r0, r6
 800a718:	4639      	mov	r1, r7
 800a71a:	f7fd fbb7 	bl	8007e8c <_malloc_r>
 800a71e:	b948      	cbnz	r0, 800a734 <__smakebuf_r+0x46>
 800a720:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a724:	059a      	lsls	r2, r3, #22
 800a726:	d4ee      	bmi.n	800a706 <__smakebuf_r+0x18>
 800a728:	f023 0303 	bic.w	r3, r3, #3
 800a72c:	f043 0302 	orr.w	r3, r3, #2
 800a730:	81a3      	strh	r3, [r4, #12]
 800a732:	e7e2      	b.n	800a6fa <__smakebuf_r+0xc>
 800a734:	89a3      	ldrh	r3, [r4, #12]
 800a736:	6020      	str	r0, [r4, #0]
 800a738:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a73c:	81a3      	strh	r3, [r4, #12]
 800a73e:	9b01      	ldr	r3, [sp, #4]
 800a740:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a744:	b15b      	cbz	r3, 800a75e <__smakebuf_r+0x70>
 800a746:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a74a:	4630      	mov	r0, r6
 800a74c:	f000 f81e 	bl	800a78c <_isatty_r>
 800a750:	b128      	cbz	r0, 800a75e <__smakebuf_r+0x70>
 800a752:	89a3      	ldrh	r3, [r4, #12]
 800a754:	f023 0303 	bic.w	r3, r3, #3
 800a758:	f043 0301 	orr.w	r3, r3, #1
 800a75c:	81a3      	strh	r3, [r4, #12]
 800a75e:	89a3      	ldrh	r3, [r4, #12]
 800a760:	431d      	orrs	r5, r3
 800a762:	81a5      	strh	r5, [r4, #12]
 800a764:	e7cf      	b.n	800a706 <__smakebuf_r+0x18>
	...

0800a768 <_fstat_r>:
 800a768:	b538      	push	{r3, r4, r5, lr}
 800a76a:	2300      	movs	r3, #0
 800a76c:	4d06      	ldr	r5, [pc, #24]	@ (800a788 <_fstat_r+0x20>)
 800a76e:	4604      	mov	r4, r0
 800a770:	4608      	mov	r0, r1
 800a772:	4611      	mov	r1, r2
 800a774:	602b      	str	r3, [r5, #0]
 800a776:	f7f6 ffdc 	bl	8001732 <_fstat>
 800a77a:	1c43      	adds	r3, r0, #1
 800a77c:	d102      	bne.n	800a784 <_fstat_r+0x1c>
 800a77e:	682b      	ldr	r3, [r5, #0]
 800a780:	b103      	cbz	r3, 800a784 <_fstat_r+0x1c>
 800a782:	6023      	str	r3, [r4, #0]
 800a784:	bd38      	pop	{r3, r4, r5, pc}
 800a786:	bf00      	nop
 800a788:	20000434 	.word	0x20000434

0800a78c <_isatty_r>:
 800a78c:	b538      	push	{r3, r4, r5, lr}
 800a78e:	2300      	movs	r3, #0
 800a790:	4d05      	ldr	r5, [pc, #20]	@ (800a7a8 <_isatty_r+0x1c>)
 800a792:	4604      	mov	r4, r0
 800a794:	4608      	mov	r0, r1
 800a796:	602b      	str	r3, [r5, #0]
 800a798:	f7f6 ffdb 	bl	8001752 <_isatty>
 800a79c:	1c43      	adds	r3, r0, #1
 800a79e:	d102      	bne.n	800a7a6 <_isatty_r+0x1a>
 800a7a0:	682b      	ldr	r3, [r5, #0]
 800a7a2:	b103      	cbz	r3, 800a7a6 <_isatty_r+0x1a>
 800a7a4:	6023      	str	r3, [r4, #0]
 800a7a6:	bd38      	pop	{r3, r4, r5, pc}
 800a7a8:	20000434 	.word	0x20000434

0800a7ac <_init>:
 800a7ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7ae:	bf00      	nop
 800a7b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7b2:	bc08      	pop	{r3}
 800a7b4:	469e      	mov	lr, r3
 800a7b6:	4770      	bx	lr

0800a7b8 <_fini>:
 800a7b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7ba:	bf00      	nop
 800a7bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7be:	bc08      	pop	{r3}
 800a7c0:	469e      	mov	lr, r3
 800a7c2:	4770      	bx	lr
