// Seed: 4063013763
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input id_5,
    input id_6,
    input id_7,
    input logic id_8,
    input logic id_9,
    output id_10,
    output id_11,
    input id_12,
    input logic id_13,
    input logic id_14,
    input id_15,
    output logic id_16,
    output id_17,
    output uwire id_18,
    input logic id_19,
    input id_20,
    input logic id_21
);
  logic
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37;
  logic id_38, id_39;
  logic id_40 = 1'h0 || id_8 || 1 || 1;
  assign id_18[1+:1] = 1;
  generate
    if (1 === id_39) begin
      assign id_36 = 1;
      assign id_36 = id_1;
    end else begin : id_41
      defparam id_42.id_43 = 1 - id_1;
    end
  endgenerate
  assign id_24 = 1;
  logic id_44 = 1 ? id_14 : 1;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input logic id_3
    , id_22,
    input id_4
    , id_23,
    output id_5,
    output id_6,
    output id_7
    , id_24,
    output id_8
);
  assign id_17 = 1;
endmodule
