// Seed: 3811494360
module module_0 ();
  assign id_1 = id_1;
  for (id_3 = id_2 & id_1; 1'b0; id_3 = id_3) begin : LABEL_0
    always @(id_3 or posedge id_3) id_1 = id_3 - 1;
  end
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    input tri1 id_2,
    output wire id_3,
    output wire id_4,
    input tri1 id_5
);
  id_7 :
  assert property (@(negedge 1 + id_5) 1)
  else;
  wire id_8;
  module_0 modCall_1 ();
endmodule
