-- generated by newgenasym Fri Jun 28 12:37:59 2013

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity adt1_1wt is
    port (    
	PRI:       INOUT  STD_LOGIC;    
	PRI_DOT:   INOUT  STD_LOGIC;    
	SEC:       INOUT  STD_LOGIC;    
	SEC_CT:    INOUT  STD_LOGIC;    
	SEC_DOT:   INOUT  STD_LOGIC);
end adt1_1wt;
