DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
(DmPackageRef
library "Kart"
unitName "Kart"
)
]
instances [
(Instance
name "I2"
duLibraryName "gates"
duName "zeroUnsigned"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "countBitNb"
)
]
mwi 0
uid 1936,0
)
(Instance
name "I3"
duLibraryName "gates"
duName "zeroUnsigned"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "countBitNb"
)
]
mwi 0
uid 2004,0
)
(Instance
name "Ibuff_unsigned"
duLibraryName "gates"
duName "bufferUnsigned"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "countBitNb"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 2090,0
)
(Instance
name "Ibuff_unsigned1"
duLibraryName "gates"
duName "bufferUnsigned"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "countBitNb"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 2101,0
)
]
libraryRefs [
"ieee"
"gates"
"Kart"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\dev\\ss1\\ss1-kart\\Prefs\\..\\Sensors\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\dev\\ss1\\ss1-kart\\Prefs\\..\\Sensors\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\dev\\ss1\\ss1-kart\\Prefs\\..\\Sensors\\hds\\hall@counters\\student@version.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\dev\\ss1\\ss1-kart\\Prefs\\..\\Sensors\\hds\\hall@counters\\student@version.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\dev\\ss1\\ss1-kart\\Prefs\\..\\Sensors\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "studentVersion"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\dev\\ss1\\ss1-kart\\Prefs\\..\\Sensors\\hds\\hall@counters"
)
(vvPair
variable "d_logical"
value "C:\\dev\\ss1\\ss1-kart\\Prefs\\..\\Sensors\\hds\\hallCounters"
)
(vvPair
variable "date"
value "28.08.2025"
)
(vvPair
variable "day"
value "jeu."
)
(vvPair
variable "day_long"
value "jeudi"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "hallCounters"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "student@version.bd"
)
(vvPair
variable "f_logical"
value "studentVersion.bd"
)
(vvPair
variable "f_noext"
value "student@version"
)
(vvPair
variable "graphical_source_author"
value "Axam"
)
(vvPair
variable "graphical_source_date"
value "28.08.2025"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE10628"
)
(vvPair
variable "graphical_source_time"
value "10:56:34"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE10628"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Sensors"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Sensors/concat"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "D:\\Users\\Syslo\\Kart\\generic"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../Sensors/work"
)
(vvPair
variable "library_downstream_SpyGlass"
value "D:\\Users\\Syslo\\Kart\\generic"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "hallCounters"
)
(vvPair
variable "month"
value "août"
)
(vvPair
variable "month_long"
value "août"
)
(vvPair
variable "p"
value "C:\\dev\\ss1\\ss1-kart\\Prefs\\..\\Sensors\\hds\\hall@counters\\student@version.bd"
)
(vvPair
variable "p_logical"
value "C:\\dev\\ss1\\ss1-kart\\Prefs\\..\\Sensors\\hds\\hallCounters\\studentVersion.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_ActelPath"
value "$ACTEL_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_ActelUserPath"
value "$HDS_PROJECT_DIR\\..\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEPath"
value "D:\\Labs\\ElN\\Kart\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "student@version"
)
(vvPair
variable "this_file_logical"
value "studentVersion"
)
(vvPair
variable "time"
value "10:56:34"
)
(vvPair
variable "unit"
value "hallCounters"
)
(vvPair
variable "user"
value "Axam"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "studentVersion"
)
(vvPair
variable "year"
value "2025"
)
(vvPair
variable "yy"
value "25"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 167,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "7000,45625,8500,46375"
)
(Line
uid 12,0
sl 0
ro 270
xt "8500,46000,9000,46000"
pts [
"8500,46000"
"9000,46000"
]
)
]
)
stc 0
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
font "Verdana,12,0"
)
xt "2200,45300,6000,46700"
st "clock"
ju 2
blo "6000,46500"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,12200,9000,13200"
st "clock      : std_ulogic"
)
)
*3 (PortIoIn
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "7000,47625,8500,48375"
)
(Line
uid 110,0
sl 0
ro 270
xt "8500,48000,9000,48000"
pts [
"8500,48000"
"9000,48000"
]
)
]
)
stc 0
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
font "Verdana,12,0"
)
xt "1900,47300,6000,48700"
st "reset"
ju 2
blo "6000,48500"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 119,0
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 8,0
)
declText (MLText
uid 120,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,14200,9000,15200"
st "reset      : std_ulogic"
)
)
*5 (Grouping
uid 135,0
optionalChildren [
*6 (CommentText
uid 137,0
shape (Rectangle
uid 138,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "37000,4000,54000,5000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 139,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "37200,4500,37200,4500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 140,0
shape (Rectangle
uid 141,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "54000,0,58000,1000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 142,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "54200,500,54200,500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 143,0
shape (Rectangle
uid 144,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "37000,2000,54000,3000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 145,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "37200,2500,37200,2500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 146,0
shape (Rectangle
uid 147,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "33000,2000,37000,3000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 148,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "33200,2500,33200,2500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 149,0
shape (Rectangle
uid 150,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "54000,1000,74000,5000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 151,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "54200,1200,68300,2400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
)
*11 (CommentText
uid 152,0
shape (Rectangle
uid 153,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "58000,0,74000,1000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 154,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "58200,500,58200,500"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*12 (CommentText
uid 155,0
shape (Rectangle
uid 156,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "33000,0,54000,2000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 157,0
va (VaSet
fg "32768,0,0"
)
xt "38350,400,48650,1600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*13 (CommentText
uid 158,0
shape (Rectangle
uid 159,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "33000,3000,37000,4000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 160,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "33200,3500,33200,3500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*14 (CommentText
uid 161,0
shape (Rectangle
uid 162,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "33000,4000,37000,5000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 163,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "33200,4500,33200,4500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*15 (CommentText
uid 164,0
shape (Rectangle
uid 165,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "37000,3000,54000,4000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 166,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "37200,3500,37200,3500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 136,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "33000,0,74000,5000"
)
oxt "14000,66000,55000,71000"
)
*16 (PortIoOut
uid 1437,0
shape (CompositeShape
uid 1438,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1439,0
sl 0
ro 270
xt "84500,26625,86000,27375"
)
(Line
uid 1440,0
sl 0
ro 270
xt "84000,27000,84500,27000"
pts [
"84000,27000"
"84500,27000"
]
)
]
)
stc 0
tg (WTG
uid 1441,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1442,0
va (VaSet
font "Verdana,12,0"
)
xt "87000,26300,92800,27700"
st "position"
blo "87000,27500"
tm "WireNameMgr"
)
)
)
*17 (Net
uid 1449,0
decl (Decl
n "position"
t "unsigned"
b "(sensorNb*countBitNb-1 downto 0)"
o 5
suid 15,0
)
declText (MLText
uid 1450,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,16200,23600,17200"
st "position   : unsigned(sensorNb*countBitNb-1 downto 0)"
)
)
*18 (PortIoIn
uid 1451,0
shape (CompositeShape
uid 1452,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1453,0
sl 0
ro 270
xt "7000,36625,8500,37375"
)
(Line
uid 1454,0
sl 0
ro 270
xt "8500,37000,9000,37000"
pts [
"8500,37000"
"9000,37000"
]
)
]
)
stc 0
tg (WTG
uid 1455,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1456,0
va (VaSet
font "Verdana,12,0"
)
xt "100,36500,6000,37900"
st "zeroPos"
ju 2
blo "6000,37700"
tm "WireNameMgr"
)
)
)
*19 (Net
uid 1463,0
decl (Decl
n "zeroPos"
t "std_ulogic_vector"
b "(1 to sensorNb)"
o 4
suid 16,0
)
declText (MLText
uid 1464,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,15200,19400,16200"
st "zeroPos    : std_ulogic_vector(1 to sensorNb)"
)
)
*20 (PortIoIn
uid 1506,0
shape (CompositeShape
uid 1507,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1508,0
sl 0
ro 270
xt "7000,34625,8500,35375"
)
(Line
uid 1509,0
sl 0
ro 270
xt "8500,35000,9000,35000"
pts [
"8500,35000"
"9000,35000"
]
)
]
)
stc 0
tg (WTG
uid 1510,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1511,0
va (VaSet
font "Verdana,12,0"
)
xt "-1900,34500,6000,35900"
st "hallPulses"
ju 2
blo "6000,35700"
tm "WireNameMgr"
)
)
)
*21 (Net
uid 1518,0
decl (Decl
n "hallPulses"
t "std_ulogic_vector"
b "(1 to sensorNb)"
o 2
suid 17,0
)
declText (MLText
uid 1519,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,13200,19300,14200"
st "hallPulses : std_ulogic_vector(1 to sensorNb)"
)
)
*22 (SaComponent
uid 1936,0
optionalChildren [
*23 (CptPort
uid 1945,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1946,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "34625,13250,35375,14000"
)
tg (CPTG
uid 1947,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1948,0
va (VaSet
isHidden 1
)
xt "35700,14000,38500,15200"
st "zero"
ju 2
blo "38500,15000"
)
s (Text
uid 1949,0
va (VaSet
)
xt "38500,15200,38500,15200"
ju 2
blo "38500,15200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "zero"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 1
)
)
)
]
shape (Pd
uid 1937,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "32000,14000,37000,20000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 1938,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*24 (Text
uid 1939,0
va (VaSet
font "Verdana,8,1"
)
xt "31910,19700,35010,20700"
st "gates"
blo "31910,20500"
tm "BdLibraryNameMgr"
)
*25 (Text
uid 1940,0
va (VaSet
font "Verdana,8,1"
)
xt "31910,20700,39510,21700"
st "zeroUnsigned"
blo "31910,21500"
tm "CptNameMgr"
)
*26 (Text
uid 1941,0
va (VaSet
font "Verdana,8,1"
)
xt "31910,21700,33510,22700"
st "I2"
blo "31910,22500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1942,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1943,0
text (MLText
uid 1944,0
va (VaSet
font "Verdana,8,0"
)
xt "26000,23000,43800,24000"
st "dataBitNb = countBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "countBitNb"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*27 (SaComponent
uid 2004,0
optionalChildren [
*28 (CptPort
uid 2013,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2014,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "34625,46250,35375,47000"
)
tg (CPTG
uid 2015,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2016,0
va (VaSet
isHidden 1
)
xt "35700,47000,38500,48200"
st "zero"
ju 2
blo "38500,48000"
)
s (Text
uid 2017,0
va (VaSet
)
xt "38500,48200,38500,48200"
ju 2
blo "38500,48200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "zero"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 1
)
)
)
]
shape (Pd
uid 2005,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "32000,47000,37000,53000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 2006,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*29 (Text
uid 2007,0
va (VaSet
font "Verdana,8,1"
)
xt "31910,52700,35010,53700"
st "gates"
blo "31910,53500"
tm "BdLibraryNameMgr"
)
*30 (Text
uid 2008,0
va (VaSet
font "Verdana,8,1"
)
xt "31910,53700,39510,54700"
st "zeroUnsigned"
blo "31910,54500"
tm "CptNameMgr"
)
*31 (Text
uid 2009,0
va (VaSet
font "Verdana,8,1"
)
xt "31910,54700,33510,55700"
st "I3"
blo "31910,55500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2010,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2011,0
text (MLText
uid 2012,0
va (VaSet
font "Verdana,8,0"
)
xt "26000,56000,43800,57000"
st "dataBitNb = countBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "countBitNb"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*32 (CommentText
uid 2035,0
shape (Rectangle
uid 2036,0
layer 0
va (VaSet
vasetType 1
fg "65535,65535,0"
bg "65535,65535,0"
lineStyle 2
)
xt "32000,7000,40000,9000"
)
oxt "0,0,15000,5000"
text (MLText
uid 2037,0
va (VaSet
bg "65535,65535,0"
font "Verdana,12,0"
)
xt "32200,7200,39300,8600"
st "
SENSOR 2
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
)
*33 (CommentText
uid 2038,0
shape (Rectangle
uid 2039,0
layer 0
va (VaSet
vasetType 1
fg "65535,65535,0"
bg "65535,65535,0"
lineStyle 2
)
xt "32000,36000,40000,38000"
)
oxt "0,0,15000,5000"
text (MLText
uid 2040,0
va (VaSet
bg "65535,65535,0"
font "Verdana,12,0"
)
xt "32200,36200,39300,37600"
st "
SENSOR 1
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
)
*34 (SaComponent
uid 2090,0
optionalChildren [
*35 (CptPort
uid 2082,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2083,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "48250,45625,49000,46375"
)
tg (CPTG
uid 2084,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2085,0
va (VaSet
isHidden 1
)
xt "49000,45700,51300,46900"
st "in1"
blo "49000,46700"
)
s (Text
uid 2099,0
va (VaSet
isHidden 1
)
xt "49000,46900,49000,46900"
blo "49000,46900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*36 (CptPort
uid 2086,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2087,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54000,45625,54750,46375"
)
tg (CPTG
uid 2088,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2089,0
va (VaSet
isHidden 1
)
xt "51000,45700,54000,46900"
st "out1"
ju 2
blo "54000,46700"
)
s (Text
uid 2100,0
va (VaSet
isHidden 1
)
xt "54000,46900,54000,46900"
ju 2
blo "54000,46900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 2091,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "49000,43000,54000,49000"
)
showPorts 0
oxt "36000,16000,41000,22000"
ttg (MlTextGroup
uid 2092,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*37 (Text
uid 2093,0
va (VaSet
font "Verdana,8,1"
)
xt "49910,48700,53010,49700"
st "gates"
blo "49910,49500"
tm "BdLibraryNameMgr"
)
*38 (Text
uid 2094,0
va (VaSet
font "Verdana,8,1"
)
xt "49910,49700,58210,50700"
st "bufferUnsigned"
blo "49910,50500"
tm "CptNameMgr"
)
*39 (Text
uid 2095,0
va (VaSet
font "Verdana,8,1"
)
xt "49910,50700,58210,51700"
st "Ibuff_unsigned"
blo "49910,51500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2096,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2097,0
text (MLText
uid 2098,0
va (VaSet
font "Verdana,8,0"
)
xt "49000,51800,66800,53800"
st "dataBitNb = countBitNb    ( positive )  
delay     = gateDelay     ( time     )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "countBitNb"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*40 (SaComponent
uid 2101,0
optionalChildren [
*41 (CptPort
uid 2110,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2111,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "48250,12625,49000,13375"
)
tg (CPTG
uid 2112,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2113,0
va (VaSet
isHidden 1
)
xt "49000,12700,51300,13900"
st "in1"
blo "49000,13700"
)
s (Text
uid 2114,0
va (VaSet
isHidden 1
)
xt "49000,13900,49000,13900"
blo "49000,13900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 1
)
)
)
*42 (CptPort
uid 2115,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2116,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54000,12625,54750,13375"
)
tg (CPTG
uid 2117,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2118,0
va (VaSet
isHidden 1
)
xt "51000,12700,54000,13900"
st "out1"
ju 2
blo "54000,13700"
)
s (Text
uid 2119,0
va (VaSet
isHidden 1
)
xt "54000,13900,54000,13900"
ju 2
blo "54000,13900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 2
)
)
)
]
shape (Buf
uid 2102,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "49000,10000,54000,16000"
)
showPorts 0
oxt "36000,16000,41000,22000"
ttg (MlTextGroup
uid 2103,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*43 (Text
uid 2104,0
va (VaSet
font "Verdana,8,1"
)
xt "49910,15700,53010,16700"
st "gates"
blo "49910,16500"
tm "BdLibraryNameMgr"
)
*44 (Text
uid 2105,0
va (VaSet
font "Verdana,8,1"
)
xt "49910,16700,58210,17700"
st "bufferUnsigned"
blo "49910,17500"
tm "CptNameMgr"
)
*45 (Text
uid 2106,0
va (VaSet
font "Verdana,8,1"
)
xt "49910,17700,58810,18700"
st "Ibuff_unsigned1"
blo "49910,18500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2107,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2108,0
text (MLText
uid 2109,0
va (VaSet
font "Verdana,8,0"
)
xt "49000,18800,66800,20800"
st "dataBitNb = countBitNb    ( positive )  
delay     = gateDelay     ( time     )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "countBitNb"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*46 (Net
uid 2126,0
decl (Decl
n "sensor2"
t "unsigned"
b "(countBitNb-1 DOWNTO 0)"
o 6
suid 22,0
)
declText (MLText
uid 2127,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,19200,23600,20200"
st "SIGNAL sensor2    : unsigned(countBitNb-1 DOWNTO 0)"
)
)
*47 (Net
uid 2134,0
decl (Decl
n "sensor1"
t "unsigned"
b "(countBitNb-1 DOWNTO 0)"
o 7
suid 24,0
)
declText (MLText
uid 2135,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,18200,23600,19200"
st "SIGNAL sensor1    : unsigned(countBitNb-1 DOWNTO 0)"
)
)
*48 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "9000,46000,17000,46000"
pts [
"9000,46000"
"17000,46000"
]
)
start &1
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "9000,44600,12800,46000"
st "clock"
blo "9000,45800"
tm "WireNameMgr"
)
)
on &2
)
*49 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
)
xt "9000,48000,17000,48000"
pts [
"9000,48000"
"17000,48000"
]
)
start &3
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "9000,46600,13100,48000"
st "reset"
blo "9000,47800"
tm "WireNameMgr"
)
)
on &4
)
*50 (Wire
uid 1443,0
optionalChildren [
*51 (Ripper
uid 2031,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"82000,27000"
"81000,26000"
]
uid 2032,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "81000,26000,82000,27000"
)
)
*52 (Ripper
uid 2047,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"80000,27000"
"81000,28000"
]
uid 2048,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "80000,27000,81000,28000"
)
)
]
shape (OrthoPolyLine
uid 1444,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78000,27000,84000,27000"
pts [
"78000,27000"
"84000,27000"
]
)
end &16
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1447,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1448,0
ro 270
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "76600,20200,78000,26000"
st "position"
blo "77800,26000"
tm "WireNameMgr"
)
)
on &17
)
*53 (Wire
uid 1457,0
optionalChildren [
*54 (Ripper
uid 2146,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"15000,37000"
"16000,38000"
]
uid 2147,0
va (VaSet
vasetType 3
)
xt "15000,37000,16000,38000"
)
)
*55 (Ripper
uid 2154,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"14000,37000"
"15000,36000"
]
uid 2155,0
va (VaSet
vasetType 3
)
xt "14000,36000,15000,37000"
)
)
]
shape (OrthoPolyLine
uid 1458,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9000,37000,17000,37000"
pts [
"9000,37000"
"17000,37000"
]
)
start &18
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1461,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1462,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "11000,35600,16900,37000"
st "zeroPos"
blo "11000,36800"
tm "WireNameMgr"
)
)
on &19
)
*56 (Wire
uid 1512,0
optionalChildren [
*57 (Ripper
uid 2162,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"12000,35000"
"13000,36000"
]
uid 2163,0
va (VaSet
vasetType 3
)
xt "12000,35000,13000,36000"
)
)
*58 (Ripper
uid 2170,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"10000,35000"
"11000,34000"
]
uid 2171,0
va (VaSet
vasetType 3
)
xt "10000,34000,11000,35000"
)
)
]
shape (OrthoPolyLine
uid 1513,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9000,35000,17000,35000"
pts [
"9000,35000"
"17000,35000"
]
)
start &20
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1516,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1517,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "9000,33600,16900,35000"
st "hallPulses"
blo "9000,34800"
tm "WireNameMgr"
)
)
on &21
)
*59 (Wire
uid 2027,0
shape (OrthoPolyLine
uid 2028,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,13000,81000,26000"
pts [
"81000,26000"
"81000,13000"
"54000,13000"
]
)
start &51
end &42
sat 32
eat 32
sty 1
sl "((countBitNb * 2) - 1 downto countBitNb)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2029,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2030,0
va (VaSet
font "Verdana,12,0"
)
xt "55000,11600,83800,13000"
st "position((countBitNb * 2) - 1:countBitNb)"
blo "55000,12800"
tm "WireNameMgr"
)
)
on &17
)
*60 (Wire
uid 2041,0
shape (OrthoPolyLine
uid 2042,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,28000,81000,46000"
pts [
"54000,46000"
"81000,46000"
"81000,28000"
]
)
start &36
end &52
sat 32
eat 32
sty 1
sl "(countBitNb - 1 downto 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2045,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2046,0
va (VaSet
font "Verdana,12,0"
)
xt "55000,44600,73600,46000"
st "position(countBitNb - 1:0)"
blo "55000,45800"
tm "WireNameMgr"
)
)
on &17
)
*61 (Wire
uid 2122,0
shape (OrthoPolyLine
uid 2123,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35000,13000,49000,14000"
pts [
"35000,14000"
"35000,13000"
"49000,13000"
]
)
start &23
end &41
sat 32
eat 32
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 2124,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2125,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,11600,43900,13000"
st "sensor2"
blo "38000,12800"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "38000,13000,38000,13000"
blo "41650,15250"
tm "SignalTypeMgr"
)
)
on &46
)
*62 (Wire
uid 2130,0
shape (OrthoPolyLine
uid 2131,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35000,46000,49000,47000"
pts [
"35000,47000"
"35000,46000"
"49000,46000"
]
)
start &28
end &35
sat 32
eat 32
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 2132,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2133,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,44600,43900,46000"
st "sensor1"
blo "38000,45800"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "38000,46000,38000,46000"
blo "41650,48250"
tm "SignalTypeMgr"
)
)
on &47
)
*63 (Wire
uid 2140,0
shape (OrthoPolyLine
uid 2141,0
va (VaSet
vasetType 3
)
xt "16000,38000,46000,41000"
pts [
"16000,38000"
"16000,41000"
"46000,41000"
]
)
start &54
sat 32
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2144,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2145,0
va (VaSet
font "Verdana,12,0"
)
xt "36000,39600,44500,41000"
st "zeroPos(1)"
blo "36000,40800"
tm "WireNameMgr"
)
)
on &19
)
*64 (Wire
uid 2148,0
shape (OrthoPolyLine
uid 2149,0
va (VaSet
vasetType 3
)
xt "15000,30000,46000,36000"
pts [
"15000,36000"
"15000,30000"
"46000,30000"
]
)
start &55
sat 32
eat 16
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2152,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2153,0
va (VaSet
font "Verdana,12,0"
)
xt "36000,28600,44500,30000"
st "zeroPos(2)"
blo "36000,29800"
tm "WireNameMgr"
)
)
on &19
)
*65 (Wire
uid 2156,0
shape (OrthoPolyLine
uid 2157,0
va (VaSet
vasetType 3
)
xt "13000,36000,46000,43000"
pts [
"13000,36000"
"13000,43000"
"46000,43000"
]
)
start &57
sat 32
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2160,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2161,0
va (VaSet
font "Verdana,12,0"
)
xt "35000,41600,44700,43000"
st "hallPulses(1)"
blo "35000,42800"
tm "WireNameMgr"
)
)
on &21
)
*66 (Wire
uid 2164,0
shape (OrthoPolyLine
uid 2165,0
va (VaSet
vasetType 3
)
xt "11000,28000,46000,34000"
pts [
"11000,34000"
"11000,28000"
"46000,28000"
]
)
start &58
sat 32
eat 16
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2168,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2169,0
va (VaSet
font "Verdana,12,0"
)
xt "35000,26600,44700,28000"
st "hallPulses(2)"
blo "35000,27800"
tm "WireNameMgr"
)
)
on &21
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *67 (PackageList
uid 168,0
stg "VerticalLayoutStrategy"
textVec [
*68 (Text
uid 169,0
va (VaSet
font "Verdana,8,1"
)
xt "-3000,0,3900,1000"
st "Package List"
blo "-3000,800"
)
*69 (MLText
uid 170,0
va (VaSet
)
xt "-3000,1000,14500,9400"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
  USE gates.gates.all;
Library Kart;
  Use Kart.Kart.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 171,0
stg "VerticalLayoutStrategy"
textVec [
*70 (Text
uid 172,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,0,30200,1000"
st "Compiler Directives"
blo "20000,800"
)
*71 (Text
uid 173,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,1000,32200,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*72 (MLText
uid 174,0
va (VaSet
isHidden 1
)
xt "20000,2000,32100,4400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*73 (Text
uid 175,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,4000,32800,5000"
st "Post-module directives:"
blo "20000,4800"
)
*74 (MLText
uid 176,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*75 (Text
uid 177,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,5000,32400,6000"
st "End-module directives:"
blo "20000,5800"
)
*76 (MLText
uid 178,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1928,1160"
viewArea "-4380,-1516,94488,58684"
cachedDiagramExtent "-3000,0,92800,57000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\vmenpprint1.hevs.ch\\VS-FOLLOWME-PRN,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4 (210 x 297 mm)"
windowsPaperName "A4 (210 x 297 mm)"
windowsPaperType 9
scale 75
useAdjustTo 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-3000,0"
lastUid 2171,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*77 (Text
va (VaSet
)
xt "1700,3200,6300,4400"
st "<library>"
blo "1700,4200"
tm "BdLibraryNameMgr"
)
*78 (Text
va (VaSet
)
xt "1700,4400,5800,5600"
st "<block>"
blo "1700,5400"
tm "BlkNameMgr"
)
*79 (Text
va (VaSet
)
xt "1700,5600,2900,6800"
st "I0"
blo "1700,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1700,13200,1700,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*80 (Text
va (VaSet
)
xt "1000,3500,3300,4500"
st "Library"
blo "1000,4300"
)
*81 (Text
va (VaSet
)
xt "1000,4500,7000,5500"
st "MWComponent"
blo "1000,5300"
)
*82 (Text
va (VaSet
)
xt "1000,5500,1600,6500"
st "I0"
blo "1000,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6000,1500,-6000,1500"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*83 (Text
va (VaSet
)
xt "1250,3500,3550,4500"
st "Library"
blo "1250,4300"
tm "BdLibraryNameMgr"
)
*84 (Text
va (VaSet
)
xt "1250,4500,6750,5500"
st "SaComponent"
blo "1250,5300"
tm "CptNameMgr"
)
*85 (Text
va (VaSet
)
xt "1250,5500,1850,6500"
st "I0"
blo "1250,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-5750,1500,-5750,1500"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*86 (Text
va (VaSet
)
xt "950,3500,3250,4500"
st "Library"
blo "950,4300"
)
*87 (Text
va (VaSet
)
xt "950,4500,7050,5500"
st "VhdlComponent"
blo "950,5300"
)
*88 (Text
va (VaSet
)
xt "950,5500,1550,6500"
st "I0"
blo "950,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6050,1500,-6050,1500"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-50,0,8050,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
va (VaSet
)
xt "450,3500,2750,4500"
st "Library"
blo "450,4300"
)
*90 (Text
va (VaSet
)
xt "450,4500,7550,5500"
st "VerilogComponent"
blo "450,5300"
)
*91 (Text
va (VaSet
)
xt "450,5500,1050,6500"
st "I0"
blo "450,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6550,1500,-6550,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*92 (Text
va (VaSet
)
xt "3400,4000,4600,5000"
st "eb1"
blo "3400,4800"
tm "HdlTextNameMgr"
)
*93 (Text
va (VaSet
)
xt "3400,5000,3800,6000"
st "1"
blo "3400,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5000,1200"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,9600,2200"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,18500,100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
va (VaSet
font "Verdana,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*95 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,11000,100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
va (VaSet
font "Verdana,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*97 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Verdana,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "-3000,10200,4000,11200"
st "Declarations"
blo "-3000,11000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "-3000,11200,400,12200"
st "Ports:"
blo "-3000,12000"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-3000,10200,1800,11200"
st "Pre User:"
blo "-3000,11000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-3000,10200,-3000,10200"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,8,1"
)
xt "-3000,17200,6000,18200"
st "Diagram Signals:"
blo "-3000,18000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-3000,10200,3000,11200"
st "Post User:"
blo "-3000,11000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-3000,10200,-3000,10200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 24,0
usingSuid 1
emptyRow *98 (LEmptyRow
)
uid 1169,0
optionalChildren [
*99 (RefLabelRowHdr
)
*100 (TitleRowHdr
)
*101 (FilterRowHdr
)
*102 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*103 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*104 (GroupColHdr
tm "GroupColHdrMgr"
)
*105 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*106 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*107 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*108 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*109 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*110 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*111 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
uid 1150,0
)
*112 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 8,0
)
)
uid 1164,0
)
*113 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "position"
t "unsigned"
b "(sensorNb*countBitNb-1 downto 0)"
o 5
suid 15,0
)
)
uid 1420,0
)
*114 (LeafLogPort
port (LogicalPort
decl (Decl
n "zeroPos"
t "std_ulogic_vector"
b "(1 to sensorNb)"
o 4
suid 16,0
)
)
uid 1422,0
)
*115 (LeafLogPort
port (LogicalPort
decl (Decl
n "hallPulses"
t "std_ulogic_vector"
b "(1 to sensorNb)"
o 2
suid 17,0
)
)
uid 1503,0
)
*116 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sensor2"
t "unsigned"
b "(countBitNb-1 DOWNTO 0)"
o 6
suid 22,0
)
)
uid 2136,0
)
*117 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sensor1"
t "unsigned"
b "(countBitNb-1 DOWNTO 0)"
o 7
suid 24,0
)
)
uid 2138,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1182,0
optionalChildren [
*118 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *119 (MRCItem
litem &98
pos 7
dimension 20
)
uid 1184,0
optionalChildren [
*120 (MRCItem
litem &99
pos 0
dimension 20
uid 1185,0
)
*121 (MRCItem
litem &100
pos 1
dimension 23
uid 1186,0
)
*122 (MRCItem
litem &101
pos 2
hidden 1
dimension 20
uid 1187,0
)
*123 (MRCItem
litem &111
pos 0
dimension 20
uid 1151,0
)
*124 (MRCItem
litem &112
pos 2
dimension 20
uid 1165,0
)
*125 (MRCItem
litem &113
pos 3
dimension 20
uid 1419,0
)
*126 (MRCItem
litem &114
pos 4
dimension 20
uid 1421,0
)
*127 (MRCItem
litem &115
pos 1
dimension 20
uid 1502,0
)
*128 (MRCItem
litem &116
pos 5
dimension 20
uid 2137,0
)
*129 (MRCItem
litem &117
pos 6
dimension 20
uid 2139,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1188,0
optionalChildren [
*130 (MRCItem
litem &102
pos 0
dimension 20
uid 1189,0
)
*131 (MRCItem
litem &104
pos 1
dimension 50
uid 1190,0
)
*132 (MRCItem
litem &105
pos 2
dimension 100
uid 1191,0
)
*133 (MRCItem
litem &106
pos 3
dimension 50
uid 1192,0
)
*134 (MRCItem
litem &107
pos 4
dimension 100
uid 1193,0
)
*135 (MRCItem
litem &108
pos 5
dimension 100
uid 1194,0
)
*136 (MRCItem
litem &109
pos 6
dimension 50
uid 1195,0
)
*137 (MRCItem
litem &110
pos 7
dimension 80
uid 1196,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1183,0
vaOverrides [
]
)
]
)
uid 1168,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *138 (LEmptyRow
)
uid 1198,0
optionalChildren [
*139 (RefLabelRowHdr
)
*140 (TitleRowHdr
)
*141 (FilterRowHdr
)
*142 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*143 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*144 (GroupColHdr
tm "GroupColHdrMgr"
)
*145 (NameColHdr
tm "GenericNameColHdrMgr"
)
*146 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*147 (InitColHdr
tm "GenericValueColHdrMgr"
)
*148 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*149 (EolColHdr
tm "GenericEolColHdrMgr"
)
*150 (LogGeneric
generic (GiElement
name "countBitNb"
type "positive"
value "16"
)
uid 1535,0
)
*151 (LogGeneric
generic (GiElement
name "sensorNb"
type "positive"
value "2"
)
uid 1537,0
)
]
)
pdm (PhysicalDM
uid 1210,0
optionalChildren [
*152 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *153 (MRCItem
litem &138
pos 2
dimension 20
)
uid 1212,0
optionalChildren [
*154 (MRCItem
litem &139
pos 0
dimension 20
uid 1213,0
)
*155 (MRCItem
litem &140
pos 1
dimension 23
uid 1214,0
)
*156 (MRCItem
litem &141
pos 2
hidden 1
dimension 20
uid 1215,0
)
*157 (MRCItem
litem &150
pos 1
dimension 20
uid 1534,0
)
*158 (MRCItem
litem &151
pos 0
dimension 20
uid 1536,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1216,0
optionalChildren [
*159 (MRCItem
litem &142
pos 0
dimension 20
uid 1217,0
)
*160 (MRCItem
litem &144
pos 1
dimension 50
uid 1218,0
)
*161 (MRCItem
litem &145
pos 2
dimension 100
uid 1219,0
)
*162 (MRCItem
litem &146
pos 3
dimension 100
uid 1220,0
)
*163 (MRCItem
litem &147
pos 4
dimension 50
uid 1221,0
)
*164 (MRCItem
litem &148
pos 5
dimension 50
uid 1222,0
)
*165 (MRCItem
litem &149
pos 6
dimension 80
uid 1223,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1211,0
vaOverrides [
]
)
]
)
uid 1197,0
type 1
)
activeModelName "BlockDiag"
)
