{
    "configurations": [
        {
            "name": "ARM none eabi GCC",
            "includePath": [
                "inc",
                "cfg",
                "board",
                "../../../Programmierung/ChibiOS/os/license",
                "../../../Programmierung/ChibiOS/os/common/portability/GCC",
                "../../../Programmierung/ChibiOS/os/common/startup/ARMCMx/compilers/GCC",
                "../../../Programmierung/ChibiOS/os/common/startup/ARMCMx/devices/STM32F4xx",
                "../../../Programmierung/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include",
                "../../../Programmierung/ChibiOS/os/common/ext/ST/STM32F4xx",
                "../../../Programmierung/ChibiOS/os/hal/include",
                "../../../Programmierung/ChibiOS/os/hal/ports/common/ARMCMx",
                "../../../Programmierung/ChibiOS/os/hal/ports/STM32/STM32F4xx",
                "../../../Programmierung/ChibiOS/os/hal/ports/STM32/LLD/ADCv2",
                "../../../Programmierung/ChibiOS/os/hal/ports/STM32/LLD/CANv1",
                "../../../Programmierung/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1",
                "../../../Programmierung/ChibiOS/os/hal/ports/STM32/LLD/DACv1",
                "../../../Programmierung/ChibiOS/os/hal/ports/STM32/LLD/DMAv2",
                "../../../Programmierung/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1",
                "../../../Programmierung/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2",
                "../../../Programmierung/ChibiOS/os/hal/ports/STM32/LLD/I2Cv1",
                "../../../Programmierung/ChibiOS/os/hal/ports/STM32/LLD/MACv1",
                "../../../Programmierung/ChibiOS/os/hal/ports/STM32/LLD/OTGv1",
                "../../../Programmierung/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv1",
                "../../../Programmierung/ChibiOS/os/hal/ports/STM32/LLD/RTCv2",
                "../../../Programmierung/ChibiOS/os/hal/ports/STM32/LLD/SPIv1",
                "../../../Programmierung/ChibiOS/os/hal/ports/STM32/LLD/SDIOv1",
                "../../../Programmierung/ChibiOS/os/hal/ports/STM32/LLD/TIMv1",
                "../../../Programmierung/ChibiOS/os/hal/ports/STM32/LLD/USARTv1",
                "../../../Programmierung/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1",
                "../../../Programmierung/ChibiOS/os/hal/osal/rt-nil",
                "../../../Programmierung/ChibiOS/os/rt/include",
                "../../../Programmierung/ChibiOS/os/oslib/include",
                "../../../Programmierung/ChibiOS/os/common/ports/ARMCMx",
                "../../../Programmierung/ChibiOS/os/common/ports/ARMCMx/compilers/GCC",
                "../../../Programmierung/ChibiOS/os/hal/lib/streams",
                "../../../Programmierung/ChibiOS/os/various/shell",
                "../../../Programmierung/ChibiOS/ext/fatfs/source"
            ],
            "defines": [],
            "intelliSenseMode": "gcc-arm",
            "compilerPath": "C:\\Program Files (x86)\\GNU Arm Embedded Toolchain\\9 2020-q2-update\\bin\\arm-none-eabi-gcc.exe",
            "compilerArgs": [
                "-mcpu=cortex-m4",
                "-mthumb"
            ],
            "cStandard": "c18",
            "cppStandard": "c++20"
        }
    ],
    "version": 4
}