#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000216eb1ec3a0 .scope module, "registers2" "registers2" 2 1;
 .timescale 0 0;
v00000216eb0c2820_0 .var "clk", 0 0;
v00000216eb0c2b40_0 .net "readData1", 63 0, L_00000216eb0b7e40;  1 drivers
v00000216eb0c1d80_0 .net "readData2", 63 0, L_00000216eb0b7900;  1 drivers
v00000216eb0c2320_0 .var "readRegister1", 4 0;
v00000216eb0c2460_0 .var "readRegister2", 4 0;
v00000216eb0c1e20_0 .var "regWrite", 0 0;
v00000216eb0c2500_0 .var "writeData", 63 0;
v00000216eb0c2000_0 .var "writeRegister", 4 0;
S_00000216eb1ec530 .scope module, "s" "registers" 2 8, 3 1 0, S_00000216eb1ec3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "readRegister1";
    .port_info 1 /INPUT 5 "readRegister2";
    .port_info 2 /INPUT 5 "writeRegister";
    .port_info 3 /INPUT 64 "writeData";
    .port_info 4 /OUTPUT 64 "readData1";
    .port_info 5 /OUTPUT 64 "readData2";
    .port_info 6 /INPUT 1 "regWrite";
    .port_info 7 /INPUT 1 "clk";
L_00000216eb0b7e40 .functor BUFZ 64, L_00000216eb0c2780, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_00000216eb0b7900 .functor BUFZ 64, L_00000216eb0c20a0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v00000216eb0b7000_0 .net *"_ivl_0", 63 0, L_00000216eb0c2780;  1 drivers
v00000216eb1eedc0_0 .net *"_ivl_10", 6 0, L_00000216eb0c25a0;  1 drivers
L_00000216eb116890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000216eb0b70a0_0 .net *"_ivl_13", 1 0, L_00000216eb116890;  1 drivers
v00000216eb0b7140_0 .net *"_ivl_2", 6 0, L_00000216eb0c2aa0;  1 drivers
L_00000216eb116848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000216eb0b71e0_0 .net *"_ivl_5", 1 0, L_00000216eb116848;  1 drivers
v00000216eb0b7280_0 .net *"_ivl_8", 63 0, L_00000216eb0c20a0;  1 drivers
v00000216eb092ce0 .array "a", 0 31, 63 0;
v00000216eb092d80_0 .net "clk", 0 0, v00000216eb0c2820_0;  1 drivers
v00000216eb092e20_0 .net "readData1", 63 0, L_00000216eb0b7e40;  alias, 1 drivers
v00000216eb092ec0_0 .net "readData2", 63 0, L_00000216eb0b7900;  alias, 1 drivers
v00000216eb0c2280_0 .net "readRegister1", 4 0, v00000216eb0c2320_0;  1 drivers
v00000216eb0c1ec0_0 .net "readRegister2", 4 0, v00000216eb0c2460_0;  1 drivers
v00000216eb0c23c0_0 .net "regWrite", 0 0, v00000216eb0c1e20_0;  1 drivers
v00000216eb0c26e0_0 .net "writeData", 63 0, v00000216eb0c2500_0;  1 drivers
v00000216eb0c1f60_0 .net "writeRegister", 4 0, v00000216eb0c2000_0;  1 drivers
E_00000216eb0b5ef0 .event posedge, v00000216eb092d80_0;
L_00000216eb0c2780 .array/port v00000216eb092ce0, L_00000216eb0c2aa0;
L_00000216eb0c2aa0 .concat [ 5 2 0 0], v00000216eb0c2320_0, L_00000216eb116848;
L_00000216eb0c20a0 .array/port v00000216eb092ce0, L_00000216eb0c25a0;
L_00000216eb0c25a0 .concat [ 5 2 0 0], v00000216eb0c2460_0, L_00000216eb116890;
    .scope S_00000216eb1ec530;
T_0 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000216eb092ce0, 4, 0;
    %end;
    .thread T_0;
    .scope S_00000216eb1ec530;
T_1 ;
    %wait E_00000216eb0b5ef0;
    %load/vec4 v00000216eb0c23c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000216eb0c1f60_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v00000216eb0c26e0_0;
    %load/vec4 v00000216eb0c1f60_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000216eb092ce0, 4, 0;
T_1.2 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000216eb1ec3a0;
T_2 ;
    %delay 10, 0;
    %load/vec4 v00000216eb0c2820_0;
    %inv;
    %store/vec4 v00000216eb0c2820_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000216eb1ec3a0;
T_3 ;
    %vpi_call 2 13 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000216eb1ec3a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216eb0c2820_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000216eb0c1e20_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v00000216eb0c2500_0, 0, 64;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v00000216eb0c2000_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v00000216eb0c2320_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000216eb0c2460_0, 0, 5;
    %delay 20, 0;
    %vpi_call 2 23 "$display", "writing %b to register %b(%d)", v00000216eb0c2500_0, v00000216eb0c2000_0, v00000216eb0c2000_0 {0 0 0};
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000216eb0c1e20_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967074, 0, 32;
    %store/vec4 v00000216eb0c2500_0, 0, 64;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000216eb0c2000_0, 0, 5;
    %delay 5, 0;
    %vpi_call 2 29 "$display", "writing %b to register %b(%d)", v00000216eb0c2500_0, v00000216eb0c2000_0, v00000216eb0c2000_0 {0 0 0};
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216eb0c1e20_0, 0, 1;
    %vpi_call 2 32 "$display", "reading register%b(%d):%b\012reading register%b(%d):%b\012", v00000216eb0c2320_0, v00000216eb0c2320_0, v00000216eb0c2b40_0, v00000216eb0c2460_0, v00000216eb0c2460_0, v00000216eb0c1d80_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "registers_testbench.v";
    "registers.v";
