{"vcs1":{"timestamp_begin":1683485178.374203021, "rt":3.13, "ut":0.79, "st":0.31}}
{"vcselab":{"timestamp_begin":1683485181.589608541, "rt":2.38, "ut":0.35, "st":0.06}}
{"link":{"timestamp_begin":1683485184.043075919, "rt":0.75, "ut":0.37, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683485177.699141939}
{"VCS_COMP_START_TIME": 1683485177.699141939}
{"VCS_COMP_END_TIME": 1683485187.276832833}
{"VCS_USER_OPTIONS": "TESTBED.v divider_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 349736}}
{"stitch_vcselab": {"peak_mem": 222284}}
