Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto e525661e7fc643ffb0e856904d99f823 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot siso_tb_behav xil_defaultlib.siso_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/vadakkodan/Desktop/v_siso/siso/siso.srcs/sources_1/imports/Desktop/siso.v" Line 1. Module siso doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/vadakkodan/Desktop/v_siso/siso/siso.srcs/sources_1/imports/Desktop/siso.v" Line 1. Module siso doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.siso
Compiling module xil_defaultlib.siso_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot siso_tb_behav
