-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_forwardPropagation_4_10_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    result_l3125_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    result_l3125_ce0 : OUT STD_LOGIC;
    result_l3125_we0 : OUT STD_LOGIC;
    result_l3125_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
    result_l3125_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    result_l3125_ce1 : OUT STD_LOGIC;
    result_l3125_we1 : OUT STD_LOGIC;
    result_l3125_d1 : OUT STD_LOGIC_VECTOR (24 downto 0);
    p_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (24 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (24 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weights_0_ce0 : OUT STD_LOGIC;
    weights_0_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weights_1_ce0 : OUT STD_LOGIC;
    weights_1_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weights_2_ce0 : OUT STD_LOGIC;
    weights_2_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weights_3_ce0 : OUT STD_LOGIC;
    weights_3_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    biases_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    biases_ce0 : OUT STD_LOGIC;
    biases_q0 : IN STD_LOGIC_VECTOR (24 downto 0) );
end;


architecture behav of top_forwardPropagation_4_10_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (16 downto 0) := "00000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (16 downto 0) := "00000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (16 downto 0) := "00000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (16 downto 0) := "00000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (16 downto 0) := "00000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (16 downto 0) := "00000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (16 downto 0) := "00001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (16 downto 0) := "00010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (16 downto 0) := "00100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (16 downto 0) := "01000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (16 downto 0) := "10000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal C_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal C_0_ce0 : STD_LOGIC;
    signal C_0_we0 : STD_LOGIC;
    signal C_0_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal C_0_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal net_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal net_0_ce0 : STD_LOGIC;
    signal net_0_we0 : STD_LOGIC;
    signal net_0_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal net_0_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal ref_tmp20_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ref_tmp20_0_ce0 : STD_LOGIC;
    signal ref_tmp20_0_we0 : STD_LOGIC;
    signal ref_tmp20_0_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal ref_tmp20_0_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ref_tmp20_0_ce1 : STD_LOGIC;
    signal ref_tmp20_0_we1 : STD_LOGIC;
    signal ref_tmp20_0_q1 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_start : STD_LOGIC;
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_done : STD_LOGIC;
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_idle : STD_LOGIC;
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_ready : STD_LOGIC;
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_0_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_1_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_2_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_3_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_C_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_C_0_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_C_0_we0 : STD_LOGIC;
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_C_0_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_start : STD_LOGIC;
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_done : STD_LOGIC;
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_idle : STD_LOGIC;
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_ready : STD_LOGIC;
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_biases_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_biases_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_C_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_C_0_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_net_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_net_0_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_net_0_we0 : STD_LOGIC;
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_net_0_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_softmax_10_s_fu_491_ap_start : STD_LOGIC;
    signal grp_softmax_10_s_fu_491_ap_done : STD_LOGIC;
    signal grp_softmax_10_s_fu_491_ap_idle : STD_LOGIC;
    signal grp_softmax_10_s_fu_491_ap_ready : STD_LOGIC;
    signal grp_softmax_10_s_fu_491_agg_result_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_softmax_10_s_fu_491_agg_result_0_ce0 : STD_LOGIC;
    signal grp_softmax_10_s_fu_491_agg_result_0_we0 : STD_LOGIC;
    signal grp_softmax_10_s_fu_491_agg_result_0_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_softmax_10_s_fu_491_agg_result_0_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_softmax_10_s_fu_491_agg_result_0_ce1 : STD_LOGIC;
    signal grp_softmax_10_s_fu_491_agg_result_0_we1 : STD_LOGIC;
    signal grp_softmax_10_s_fu_491_agg_result_0_d1 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_softmax_10_s_fu_491_net_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_softmax_10_s_fu_491_net_0_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_softmax_10_s_fu_491_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal C_0_we1_local : STD_LOGIC;
    signal C_0_ce1_local : STD_LOGIC;
    signal C_0_address1_local : STD_LOGIC_VECTOR (3 downto 0);
    signal C_0_we0_local : STD_LOGIC;
    signal C_0_ce0_local : STD_LOGIC;
    signal C_0_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal net_0_we1_local : STD_LOGIC;
    signal net_0_ce1_local : STD_LOGIC;
    signal net_0_address1_local : STD_LOGIC_VECTOR (3 downto 0);
    signal net_0_we0_local : STD_LOGIC;
    signal net_0_ce0_local : STD_LOGIC;
    signal net_0_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal ref_tmp20_0_ce1_local : STD_LOGIC;
    signal ref_tmp20_0_address1_local : STD_LOGIC_VECTOR (3 downto 0);
    signal ref_tmp20_0_ce0_local : STD_LOGIC;
    signal ref_tmp20_0_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal result_l3125_we1_local : STD_LOGIC;
    signal result_l3125_ce1_local : STD_LOGIC;
    signal result_l3125_address1_local : STD_LOGIC_VECTOR (3 downto 0);
    signal result_l3125_we0_local : STD_LOGIC;
    signal result_l3125_ce0_local : STD_LOGIC;
    signal result_l3125_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weights_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weights_0_ce0 : OUT STD_LOGIC;
        weights_0_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weights_1_ce0 : OUT STD_LOGIC;
        weights_1_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weights_2_ce0 : OUT STD_LOGIC;
        weights_2_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weights_3_ce0 : OUT STD_LOGIC;
        weights_3_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        p_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (24 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (24 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (24 downto 0);
        C_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        C_0_ce0 : OUT STD_LOGIC;
        C_0_we0 : OUT STD_LOGIC;
        C_0_d0 : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component top_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        biases_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        biases_ce0 : OUT STD_LOGIC;
        biases_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        C_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        C_0_ce0 : OUT STD_LOGIC;
        C_0_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        net_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        net_0_ce0 : OUT STD_LOGIC;
        net_0_we0 : OUT STD_LOGIC;
        net_0_d0 : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component top_softmax_10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        agg_result_0_ce0 : OUT STD_LOGIC;
        agg_result_0_we0 : OUT STD_LOGIC;
        agg_result_0_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        agg_result_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        agg_result_0_ce1 : OUT STD_LOGIC;
        agg_result_0_we1 : OUT STD_LOGIC;
        agg_result_0_d1 : OUT STD_LOGIC_VECTOR (24 downto 0);
        agg_result_0_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
        net_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        net_0_ce0 : OUT STD_LOGIC;
        net_0_q0 : IN STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component top_forwardPropagation_4_10_s_C_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (24 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component top_forwardPropagation_4_10_s_ref_tmp20_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (24 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (24 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;



begin
    C_0_U : component top_forwardPropagation_4_10_s_C_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 25,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => C_0_address0,
        ce0 => C_0_ce0,
        we0 => C_0_we0,
        d0 => C_0_d0,
        q0 => C_0_q0,
        address1 => C_0_address1_local,
        ce1 => C_0_ce1_local,
        we1 => C_0_we1_local,
        d1 => ap_const_lv25_0);

    net_0_U : component top_forwardPropagation_4_10_s_C_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 25,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => net_0_address0,
        ce0 => net_0_ce0,
        we0 => net_0_we0,
        d0 => net_0_d0,
        q0 => net_0_q0,
        address1 => net_0_address1_local,
        ce1 => net_0_ce1_local,
        we1 => net_0_we1_local,
        d1 => ap_const_lv25_0);

    ref_tmp20_0_U : component top_forwardPropagation_4_10_s_ref_tmp20_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 25,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ref_tmp20_0_address0,
        ce0 => ref_tmp20_0_ce0,
        we0 => ref_tmp20_0_we0,
        d0 => grp_softmax_10_s_fu_491_agg_result_0_d0,
        q0 => ref_tmp20_0_q0,
        address1 => ref_tmp20_0_address1,
        ce1 => ref_tmp20_0_ce1,
        we1 => ref_tmp20_0_we1,
        d1 => grp_softmax_10_s_fu_491_agg_result_0_d1,
        q1 => ref_tmp20_0_q1);

    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462 : component top_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_start,
        ap_done => grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_done,
        ap_idle => grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_idle,
        ap_ready => grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_ready,
        weights_0_address0 => grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_0_address0,
        weights_0_ce0 => grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_0_ce0,
        weights_0_q0 => weights_0_q0,
        weights_1_address0 => grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_1_address0,
        weights_1_ce0 => grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_1_ce0,
        weights_1_q0 => weights_1_q0,
        weights_2_address0 => grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_2_address0,
        weights_2_ce0 => grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_2_ce0,
        weights_2_q0 => weights_2_q0,
        weights_3_address0 => grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_3_address0,
        weights_3_ce0 => grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_3_ce0,
        weights_3_q0 => weights_3_q0,
        p_read => p_read,
        p_read1 => p_read1,
        p_read2 => p_read2,
        p_read3 => p_read3,
        C_0_address0 => grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_C_0_address0,
        C_0_ce0 => grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_C_0_ce0,
        C_0_we0 => grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_C_0_we0,
        C_0_d0 => grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_C_0_d0);

    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483 : component top_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_start,
        ap_done => grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_done,
        ap_idle => grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_idle,
        ap_ready => grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_ready,
        biases_address0 => grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_biases_address0,
        biases_ce0 => grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_biases_ce0,
        biases_q0 => biases_q0,
        C_0_address0 => grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_C_0_address0,
        C_0_ce0 => grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_C_0_ce0,
        C_0_q0 => C_0_q0,
        net_0_address0 => grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_net_0_address0,
        net_0_ce0 => grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_net_0_ce0,
        net_0_we0 => grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_net_0_we0,
        net_0_d0 => grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_net_0_d0);

    grp_softmax_10_s_fu_491 : component top_softmax_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_softmax_10_s_fu_491_ap_start,
        ap_done => grp_softmax_10_s_fu_491_ap_done,
        ap_idle => grp_softmax_10_s_fu_491_ap_idle,
        ap_ready => grp_softmax_10_s_fu_491_ap_ready,
        agg_result_0_address0 => grp_softmax_10_s_fu_491_agg_result_0_address0,
        agg_result_0_ce0 => grp_softmax_10_s_fu_491_agg_result_0_ce0,
        agg_result_0_we0 => grp_softmax_10_s_fu_491_agg_result_0_we0,
        agg_result_0_d0 => grp_softmax_10_s_fu_491_agg_result_0_d0,
        agg_result_0_address1 => grp_softmax_10_s_fu_491_agg_result_0_address1,
        agg_result_0_ce1 => grp_softmax_10_s_fu_491_agg_result_0_ce1,
        agg_result_0_we1 => grp_softmax_10_s_fu_491_agg_result_0_we1,
        agg_result_0_d1 => grp_softmax_10_s_fu_491_agg_result_0_d1,
        agg_result_0_q1 => ref_tmp20_0_q1,
        net_0_address0 => grp_softmax_10_s_fu_491_net_0_address0,
        net_0_ce0 => grp_softmax_10_s_fu_491_net_0_ce0,
        net_0_q0 => net_0_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_ready = ap_const_logic_1)) then 
                    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_ready = ap_const_logic_1)) then 
                    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_softmax_10_s_fu_491_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_softmax_10_s_fu_491_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_softmax_10_s_fu_491_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_softmax_10_s_fu_491_ap_ready = ap_const_logic_1)) then 
                    grp_softmax_10_s_fu_491_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_done, grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_done, grp_softmax_10_s_fu_491_ap_done, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_softmax_10_s_fu_491_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXX";
        end case;
    end process;

    C_0_address0_assign_proc : process(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_C_0_address0, grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_C_0_address0, ap_CS_fsm_state7, ap_CS_fsm_state9, C_0_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            C_0_address0 <= grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_C_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            C_0_address0 <= grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_C_0_address0;
        else 
            C_0_address0 <= C_0_address0_local;
        end if; 
    end process;


    C_0_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            C_0_address0_local <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C_0_address0_local <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            C_0_address0_local <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            C_0_address0_local <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            C_0_address0_local <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            C_0_address0_local <= "XXXX";
        end if; 
    end process;


    C_0_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            C_0_address1_local <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C_0_address1_local <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            C_0_address1_local <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            C_0_address1_local <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            C_0_address1_local <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            C_0_address1_local <= "XXXX";
        end if; 
    end process;


    C_0_ce0_assign_proc : process(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_C_0_ce0, grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_C_0_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9, C_0_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            C_0_ce0 <= grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_C_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            C_0_ce0 <= grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_C_0_ce0;
        else 
            C_0_ce0 <= C_0_ce0_local;
        end if; 
    end process;


    C_0_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            C_0_ce0_local <= ap_const_logic_1;
        else 
            C_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    C_0_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            C_0_ce1_local <= ap_const_logic_1;
        else 
            C_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    C_0_d0_assign_proc : process(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_C_0_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            C_0_d0 <= grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_C_0_d0;
        else 
            C_0_d0 <= ap_const_lv25_0;
        end if; 
    end process;


    C_0_we0_assign_proc : process(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_C_0_we0, ap_CS_fsm_state7, C_0_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            C_0_we0 <= grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_C_0_we0;
        else 
            C_0_we0 <= C_0_we0_local;
        end if; 
    end process;


    C_0_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            C_0_we0_local <= ap_const_logic_1;
        else 
            C_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    C_0_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            C_0_we1_local <= ap_const_logic_1;
        else 
            C_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_softmax_10_s_fu_491_ap_done)
    begin
        if ((grp_softmax_10_s_fu_491_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_done)
    begin
        if ((grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_done)
    begin
        if ((grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    biases_address0 <= grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_biases_address0;
    biases_ce0 <= grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_biases_ce0;
    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_start <= grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_start_reg;
    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_start <= grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_start_reg;
    grp_softmax_10_s_fu_491_ap_start <= grp_softmax_10_s_fu_491_ap_start_reg;

    net_0_address0_assign_proc : process(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_net_0_address0, grp_softmax_10_s_fu_491_net_0_address0, ap_CS_fsm_state9, ap_CS_fsm_state11, net_0_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            net_0_address0 <= grp_softmax_10_s_fu_491_net_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            net_0_address0 <= grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_net_0_address0;
        else 
            net_0_address0 <= net_0_address0_local;
        end if; 
    end process;


    net_0_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            net_0_address0_local <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            net_0_address0_local <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            net_0_address0_local <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            net_0_address0_local <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            net_0_address0_local <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            net_0_address0_local <= "XXXX";
        end if; 
    end process;


    net_0_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            net_0_address1_local <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            net_0_address1_local <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            net_0_address1_local <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            net_0_address1_local <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            net_0_address1_local <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            net_0_address1_local <= "XXXX";
        end if; 
    end process;


    net_0_ce0_assign_proc : process(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_net_0_ce0, grp_softmax_10_s_fu_491_net_0_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11, net_0_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            net_0_ce0 <= grp_softmax_10_s_fu_491_net_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            net_0_ce0 <= grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_net_0_ce0;
        else 
            net_0_ce0 <= net_0_ce0_local;
        end if; 
    end process;


    net_0_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            net_0_ce0_local <= ap_const_logic_1;
        else 
            net_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    net_0_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            net_0_ce1_local <= ap_const_logic_1;
        else 
            net_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    net_0_d0_assign_proc : process(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_net_0_d0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            net_0_d0 <= grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_net_0_d0;
        else 
            net_0_d0 <= ap_const_lv25_0;
        end if; 
    end process;


    net_0_we0_assign_proc : process(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_net_0_we0, ap_CS_fsm_state9, net_0_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            net_0_we0 <= grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_net_0_we0;
        else 
            net_0_we0 <= net_0_we0_local;
        end if; 
    end process;


    net_0_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            net_0_we0_local <= ap_const_logic_1;
        else 
            net_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    net_0_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            net_0_we1_local <= ap_const_logic_1;
        else 
            net_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    ref_tmp20_0_address0_assign_proc : process(grp_softmax_10_s_fu_491_agg_result_0_address0, ap_CS_fsm_state11, ref_tmp20_0_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ref_tmp20_0_address0 <= grp_softmax_10_s_fu_491_agg_result_0_address0;
        else 
            ref_tmp20_0_address0 <= ref_tmp20_0_address0_local;
        end if; 
    end process;


    ref_tmp20_0_address0_local_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            ref_tmp20_0_address0_local <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            ref_tmp20_0_address0_local <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ref_tmp20_0_address0_local <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ref_tmp20_0_address0_local <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ref_tmp20_0_address0_local <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            ref_tmp20_0_address0_local <= "XXXX";
        end if; 
    end process;


    ref_tmp20_0_address1_assign_proc : process(grp_softmax_10_s_fu_491_agg_result_0_address1, ap_CS_fsm_state11, ref_tmp20_0_address1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ref_tmp20_0_address1 <= grp_softmax_10_s_fu_491_agg_result_0_address1;
        else 
            ref_tmp20_0_address1 <= ref_tmp20_0_address1_local;
        end if; 
    end process;


    ref_tmp20_0_address1_local_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            ref_tmp20_0_address1_local <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            ref_tmp20_0_address1_local <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ref_tmp20_0_address1_local <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ref_tmp20_0_address1_local <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ref_tmp20_0_address1_local <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            ref_tmp20_0_address1_local <= "XXXX";
        end if; 
    end process;


    ref_tmp20_0_ce0_assign_proc : process(grp_softmax_10_s_fu_491_agg_result_0_ce0, ap_CS_fsm_state11, ref_tmp20_0_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ref_tmp20_0_ce0 <= grp_softmax_10_s_fu_491_agg_result_0_ce0;
        else 
            ref_tmp20_0_ce0 <= ref_tmp20_0_ce0_local;
        end if; 
    end process;


    ref_tmp20_0_ce0_local_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ref_tmp20_0_ce0_local <= ap_const_logic_1;
        else 
            ref_tmp20_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    ref_tmp20_0_ce1_assign_proc : process(grp_softmax_10_s_fu_491_agg_result_0_ce1, ap_CS_fsm_state11, ref_tmp20_0_ce1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ref_tmp20_0_ce1 <= grp_softmax_10_s_fu_491_agg_result_0_ce1;
        else 
            ref_tmp20_0_ce1 <= ref_tmp20_0_ce1_local;
        end if; 
    end process;


    ref_tmp20_0_ce1_local_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ref_tmp20_0_ce1_local <= ap_const_logic_1;
        else 
            ref_tmp20_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    ref_tmp20_0_we0_assign_proc : process(grp_softmax_10_s_fu_491_agg_result_0_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ref_tmp20_0_we0 <= grp_softmax_10_s_fu_491_agg_result_0_we0;
        else 
            ref_tmp20_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_tmp20_0_we1_assign_proc : process(grp_softmax_10_s_fu_491_agg_result_0_we1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ref_tmp20_0_we1 <= grp_softmax_10_s_fu_491_agg_result_0_we1;
        else 
            ref_tmp20_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    result_l3125_address0 <= result_l3125_address0_local;

    result_l3125_address0_local_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            result_l3125_address0_local <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            result_l3125_address0_local <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            result_l3125_address0_local <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            result_l3125_address0_local <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            result_l3125_address0_local <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            result_l3125_address0_local <= "XXXX";
        end if; 
    end process;

    result_l3125_address1 <= result_l3125_address1_local;

    result_l3125_address1_local_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            result_l3125_address1_local <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            result_l3125_address1_local <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            result_l3125_address1_local <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            result_l3125_address1_local <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            result_l3125_address1_local <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            result_l3125_address1_local <= "XXXX";
        end if; 
    end process;

    result_l3125_ce0 <= result_l3125_ce0_local;

    result_l3125_ce0_local_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            result_l3125_ce0_local <= ap_const_logic_1;
        else 
            result_l3125_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    result_l3125_ce1 <= result_l3125_ce1_local;

    result_l3125_ce1_local_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            result_l3125_ce1_local <= ap_const_logic_1;
        else 
            result_l3125_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    result_l3125_d0 <= ref_tmp20_0_q0;
    result_l3125_d1 <= ref_tmp20_0_q1;
    result_l3125_we0 <= result_l3125_we0_local;

    result_l3125_we0_local_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            result_l3125_we0_local <= ap_const_logic_1;
        else 
            result_l3125_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    result_l3125_we1 <= result_l3125_we1_local;

    result_l3125_we1_local_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            result_l3125_we1_local <= ap_const_logic_1;
        else 
            result_l3125_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    weights_0_address0 <= grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_0_address0;
    weights_0_ce0 <= grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_0_ce0;
    weights_1_address0 <= grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_1_address0;
    weights_1_ce0 <= grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_1_ce0;
    weights_2_address0 <= grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_2_address0;
    weights_2_ce0 <= grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_2_ce0;
    weights_3_address0 <= grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_3_address0;
    weights_3_ce0 <= grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_3_ce0;
end behav;
