To run the VHDL simulation:

  1.  Start 

	./bin/test_best_fit_vhdlsim 32 filter/tfilter2.i16.2.txt ../100.dat/mit/mlii.txt 2>&1 |tee run.vhdlsim.log

      in one terminal.

  2. In another terminal, run

	./ghdl/ecg_core_test_bench 


  3.  The run.vhdlsim.log generated in step 1 above has the details of the run.
