
*** Running vivado
    with args -log vga_test_shell.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_test_shell.tcl


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source vga_test_shell.tcl -notrace
Command: synth_design -top vga_test_shell -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3332 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 420.281 ; gain = 101.270
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_test_shell' [O:/ENGS31/Final_Project/Tetris/VHDL/vga_test_shell.vhd:43]
INFO: [Synth 8-3491] module 'pixel_clock_generator' declared at 'O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/clock_generator.vhd:17' bound to instance 'clocking' of component 'pixel_clock_generator' [O:/ENGS31/Final_Project/Tetris/VHDL/vga_test_shell.vhd:121]
INFO: [Synth 8-638] synthesizing module 'pixel_clock_generator' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/clock_generator.vhd:26]
INFO: [Synth 8-113] binding component instance 'pixel_clock_buffer' to cell 'BUFG' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/clock_generator.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'pixel_clock_generator' (1#1) [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/clock_generator.vhd:26]
INFO: [Synth 8-3491] module 'vga_controller' declared at 'O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/vga_controller.vhd:32' bound to instance 'controller' of component 'vga_controller' [O:/ENGS31/Final_Project/Tetris/VHDL/vga_test_shell.vhd:128]
INFO: [Synth 8-638] synthesizing module 'vga_controller' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/vga_controller.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'vga_controller' (2#1) [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/vga_controller.vhd:43]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.runs/synth_1/.Xil/Vivado-1908-mecha-7/realtime/blk_mem_gen_0_stub.v:6' bound to instance 'memory' of component 'blk_mem_gen_0' [O:/ENGS31/Final_Project/Tetris/VHDL/vga_test_shell.vhd:141]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.runs/synth_1/.Xil/Vivado-1908-mecha-7/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (3#1) [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.runs/synth_1/.Xil/Vivado-1908-mecha-7/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-3491] module 'Color_Decoder' declared at 'O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/Color_Decoder.vhd:34' bound to instance 'color' of component 'Color_Decoder' [O:/ENGS31/Final_Project/Tetris/VHDL/vga_test_shell.vhd:153]
INFO: [Synth 8-638] synthesizing module 'Color_Decoder' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/Color_Decoder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Color_Decoder' (4#1) [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/Color_Decoder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'vga_test_shell' (5#1) [O:/ENGS31/Final_Project/Tetris/VHDL/vga_test_shell.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 476.059 ; gain = 157.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 476.059 ; gain = 157.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 476.059 ; gain = 157.047
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [o:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'memory'
Finished Parsing XDC File [o:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'memory'
Parsing XDC File [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/constrs_1/new/tetris_constraints.xdc]
Finished Parsing XDC File [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/constrs_1/new/tetris_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/constrs_1/new/tetris_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_test_shell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_test_shell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 795.574 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 795.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 795.598 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 795.598 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 795.598 ; gain = 476.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 795.598 ; gain = 476.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for memory. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 795.598 ; gain = 476.586
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "v_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_block_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_block_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Color" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 795.598 ; gain = 476.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pixel_clock_generator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module vga_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module Color_Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "color/Color" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "controller/h_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "controller/v_tc" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 795.598 ; gain = 476.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 795.598 ; gain = 476.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 795.598 ; gain = 476.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 811.887 ; gain = 492.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 811.887 ; gain = 492.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 811.887 ; gain = 492.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 811.887 ; gain = 492.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 811.887 ; gain = 492.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 811.887 ; gain = 492.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 811.887 ; gain = 492.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |BUFG          |     2|
|3     |LUT1          |     4|
|4     |LUT2          |     9|
|5     |LUT3          |    11|
|6     |LUT4          |    17|
|7     |LUT5          |    16|
|8     |LUT6          |    15|
|9     |FDRE          |    42|
|10    |IBUF          |     1|
|11    |OBUF          |    14|
+------+--------------+------+

Report Instance Areas: 
+------+-------------+----------------------+------+
|      |Instance     |Module                |Cells |
+------+-------------+----------------------+------+
|1     |top          |                      |   135|
|2     |  clocking   |pixel_clock_generator |     5|
|3     |  color      |Color_Decoder         |     8|
|4     |  controller |vga_controller        |   102|
+------+-------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 811.887 ; gain = 492.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 811.887 ; gain = 173.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 811.887 ; gain = 492.875
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 813.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 813.352 ; gain = 505.863
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 813.352 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.runs/synth_1/vga_test_shell.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_test_shell_utilization_synth.rpt -pb vga_test_shell_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 22 20:05:04 2022...
