// Seed: 3415730504
module module_0 (
    output supply1 id_0
);
  assign id_0 = id_2;
  wire id_3;
  tri  id_4;
  assign id_4 = 1;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    output supply0 id_4,
    input tri id_5,
    output wor id_6,
    input wire id_7,
    output tri0 id_8,
    input wor id_9,
    output supply1 id_10,
    input wire id_11
    , id_24,
    input wand id_12,
    input wor id_13,
    input wor id_14,
    input tri1 id_15,
    input wire id_16,
    input uwire id_17,
    output wor id_18,
    input wand id_19,
    input supply1 id_20,
    input tri0 id_21,
    input tri0 id_22
);
  and (id_6, id_3, id_21, id_13, id_1, id_5, id_16, id_11, id_20, id_15, id_9, id_24);
  assign id_24 = id_22 & id_11;
  module_0(
      id_6
  );
endmodule
