{"filename": "abc-0.0.0.20221019-1-aarch64.pkg.tar.xz", "name": "abc", "base": "abc", "version": "0.0.0.20221019-1", "desc": "System for Sequential Logic Synthesis and Formal Verification", "csize": "5301276", "isize": "17542073", "md5sum": "d889a0cbc25850a0d25369b7bffa88ec", "sha256sum": "8a984fbc0440eef0b9c85eead42036b0488fdb8d7d7009a0f496824b89be0f2c", "pgpsig": "iQIzBAABCAAdFiEEaLNTfzmjE7PldNBndxk/FSvb5qYFAmNYoOsACgkQdxk/FSvb5qbjgRAAv6dzKpztsuY+lIcQx2QLmQMERbhFedZVE+tu81EjoF6vjGixtR3gXoIruMYeJwLruIAvigyAijoiiP1FeVk+VrSY6w5HcMZEwSP4sRVIBtXGKm8mGDlHJK8o7wgqNiB9nhHLoixIXCpWZCeHh82b9Sk2hrnKGKDh+vZCJ9I/J3ZVaa2UHFWL39yaZ78/9dNeuOD+iQ5OfN0CsCVVieOj1yHdUGIhd3hz5omGiLNi4jqTFb+OEpcE63/cTe5JlLCwxep2K50Yl08LRigKEhlqeSlrrYlixH5WyJ7C8GNCYcux2YvOTNU1h8r87k1mNCKvliP4rN283QOROTe4/NbLfyosoXeOaJy1bko2AqbOgXB3Gw41Tyq9s/uHuin72mSbZmS34hdhWmxdelq0jxI1s8S9yRQEUNiKbRmKfZhq38+OoqDAl0kZ5EGOFioUMtTuiT9oCI+4/0tn4CdIeuuQTllPbXmy9T8QbDCREDxRWjntMZeRVIeAOH+uEBzjyUL6pdw/Mq3KQT+wZ8u7DuWDGdC9bnj3Q/iHLanhLbosIHy8xMJHEMPqG5gV41sMoCjnTu8VfbjBZILDw62C15nzWTwZZVHexUfTE9XlsMHRo1v1f1g4K/RDbOoHJturs5Ks4GHc/OJxxf55/Wp630eZ0l/S17+w1D+5Dmpvx7dLnVw=", "url": "https://github.com/berkeley-abc/abc", "license": "MIT", "arch": "aarch64", "builddate": "1666752589", "packager": "Arch Linux ARM Build System <builder+n1@archlinuxarm.org>", "depends": ["readline"], "tokens": ["abc", "abc_aarch64", "abc_testing", "abc_aarch64_testing"]}