Classic Timing Analyzer report for usbconnection
Mon May 10 20:17:03 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                     ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                               ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.513 ns                                       ; din[1]                             ; temp[1] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.850 ns                                       ; dout[5]~reg0                       ; dout[5] ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.293 ns                                       ; din[7]                             ; temp[7] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; current_state.latch_data_from_host ; temp[7] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                    ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------+---------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; current_state.latch_data_from_host ; temp[0]                            ; clk        ; clk      ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; current_state.latch_data_from_host ; temp[1]                            ; clk        ; clk      ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; current_state.latch_data_from_host ; temp[2]                            ; clk        ; clk      ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; current_state.latch_data_from_host ; temp[3]                            ; clk        ; clk      ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; current_state.latch_data_from_host ; temp[4]                            ; clk        ; clk      ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; current_state.latch_data_from_host ; temp[5]                            ; clk        ; clk      ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; current_state.latch_data_from_host ; temp[6]                            ; clk        ; clk      ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; current_state.latch_data_from_host ; temp[7]                            ; clk        ; clk      ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; current_state.send_data_host       ; dout[0]~reg0                       ; clk        ; clk      ; None                        ; None                      ; 1.248 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; current_state.send_data_host       ; dout[1]~reg0                       ; clk        ; clk      ; None                        ; None                      ; 1.248 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; current_state.send_data_host       ; dout[2]~reg0                       ; clk        ; clk      ; None                        ; None                      ; 1.248 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; current_state.send_data_host       ; dout[3]~reg0                       ; clk        ; clk      ; None                        ; None                      ; 1.248 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; current_state.send_data_host       ; dout[4]~reg0                       ; clk        ; clk      ; None                        ; None                      ; 1.248 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; current_state.send_data_host       ; dout[5]~reg0                       ; clk        ; clk      ; None                        ; None                      ; 1.248 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; current_state.send_data_host       ; dout[6]~reg0                       ; clk        ; clk      ; None                        ; None                      ; 1.248 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; current_state.send_data_host       ; dout[7]~reg0                       ; clk        ; clk      ; None                        ; None                      ; 1.248 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; next_state.set_wr_hign             ; current_state.set_wr_hign          ; clk        ; clk      ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; temp[5]                            ; dout[5]~reg0                       ; clk        ; clk      ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; current_state.wait_ntxe_low        ; next_state.wait_ntxe_low           ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; current_state.latch_data_from_host ; nrd~reg0                           ; clk        ; clk      ; None                        ; None                      ; 1.127 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; temp[0]                            ; dout[0]~reg0                       ; clk        ; clk      ; None                        ; None                      ; 1.112 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; temp[6]                            ; dout[6]~reg0                       ; clk        ; clk      ; None                        ; None                      ; 1.057 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; temp[1]                            ; dout[1]~reg0                       ; clk        ; clk      ; None                        ; None                      ; 1.055 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; current_state.wait_nrxf_low        ; next_state.set_nrd_low             ; clk        ; clk      ; None                        ; None                      ; 1.054 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; temp[3]                            ; dout[3]~reg0                       ; clk        ; clk      ; None                        ; None                      ; 1.054 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; temp[7]                            ; dout[7]~reg0                       ; clk        ; clk      ; None                        ; None                      ; 1.044 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; temp[2]                            ; dout[2]~reg0                       ; clk        ; clk      ; None                        ; None                      ; 1.040 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; temp[4]                            ; dout[4]~reg0                       ; clk        ; clk      ; None                        ; None                      ; 0.965 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; current_state.wait_ntxe_low        ; next_state.set_wr_hign             ; clk        ; clk      ; None                        ; None                      ; 0.921 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; current_state.wait_nrxf_low        ; next_state.wait_nrxf_low           ; clk        ; clk      ; None                        ; None                      ; 0.918 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; current_state.latch_data_from_host ; next_state.wait_ntxe_low           ; clk        ; clk      ; None                        ; None                      ; 0.761 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; current_state.set_wr_hign          ; wr~reg0                            ; clk        ; clk      ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; current_state.set_wr_hign          ; next_state.send_data_host          ; clk        ; clk      ; None                        ; None                      ; 0.752 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; next_state.wait_ntxe_low           ; current_state.wait_ntxe_low        ; clk        ; clk      ; None                        ; None                      ; 0.752 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; current_state.set_nrd_low          ; next_state.latch_data_from_host    ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; next_state.send_data_host          ; current_state.send_data_host       ; clk        ; clk      ; None                        ; None                      ; 0.748 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; current_state.send_data_host       ; next_state.wait_nrxf_low           ; clk        ; clk      ; None                        ; None                      ; 0.746 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; current_state.set_nrd_low          ; nrd~reg0                           ; clk        ; clk      ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; next_state.latch_data_from_host    ; current_state.latch_data_from_host ; clk        ; clk      ; None                        ; None                      ; 0.739 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; next_state.set_nrd_low             ; current_state.set_nrd_low          ; clk        ; clk      ; None                        ; None                      ; 0.736 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; next_state.wait_nrxf_low           ; current_state.wait_nrxf_low        ; clk        ; clk      ; None                        ; None                      ; 0.736 ns                ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+--------+--------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                       ; To Clock ;
+-------+--------------+------------+--------+--------------------------+----------+
; N/A   ; None         ; 5.513 ns   ; din[1] ; temp[1]                  ; clk      ;
; N/A   ; None         ; 4.586 ns   ; din[4] ; temp[4]                  ; clk      ;
; N/A   ; None         ; 4.537 ns   ; din[2] ; temp[2]                  ; clk      ;
; N/A   ; None         ; 4.517 ns   ; din[3] ; temp[3]                  ; clk      ;
; N/A   ; None         ; 4.500 ns   ; din[0] ; temp[0]                  ; clk      ;
; N/A   ; None         ; 4.244 ns   ; din[6] ; temp[6]                  ; clk      ;
; N/A   ; None         ; 4.237 ns   ; din[5] ; temp[5]                  ; clk      ;
; N/A   ; None         ; 0.446 ns   ; ntxe   ; next_state.wait_ntxe_low ; clk      ;
; N/A   ; None         ; 0.400 ns   ; nrxf   ; next_state.wait_nrxf_low ; clk      ;
; N/A   ; None         ; 0.341 ns   ; nrxf   ; next_state.set_nrd_low   ; clk      ;
; N/A   ; None         ; 0.333 ns   ; ntxe   ; next_state.set_wr_hign   ; clk      ;
; N/A   ; None         ; -0.027 ns  ; din[7] ; temp[7]                  ; clk      ;
+-------+--------------+------------+--------+--------------------------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+--------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To      ; From Clock ;
+-------+--------------+------------+--------------+---------+------------+
; N/A   ; None         ; 9.850 ns   ; dout[5]~reg0 ; dout[5] ; clk        ;
; N/A   ; None         ; 9.407 ns   ; nrd~reg0     ; nrd     ; clk        ;
; N/A   ; None         ; 9.374 ns   ; dout[1]~reg0 ; dout[1] ; clk        ;
; N/A   ; None         ; 9.367 ns   ; dout[3]~reg0 ; dout[3] ; clk        ;
; N/A   ; None         ; 8.731 ns   ; dout[4]~reg0 ; dout[4] ; clk        ;
; N/A   ; None         ; 8.180 ns   ; dout[7]~reg0 ; dout[7] ; clk        ;
; N/A   ; None         ; 8.175 ns   ; wr~reg0      ; wr      ; clk        ;
; N/A   ; None         ; 7.994 ns   ; dout[6]~reg0 ; dout[6] ; clk        ;
; N/A   ; None         ; 7.708 ns   ; dout[2]~reg0 ; dout[2] ; clk        ;
; N/A   ; None         ; 7.641 ns   ; dout[0]~reg0 ; dout[0] ; clk        ;
+-------+--------------+------------+--------------+---------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+--------+--------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                       ; To Clock ;
+---------------+-------------+-----------+--------+--------------------------+----------+
; N/A           ; None        ; 0.293 ns  ; din[7] ; temp[7]                  ; clk      ;
; N/A           ; None        ; -0.067 ns ; ntxe   ; next_state.set_wr_hign   ; clk      ;
; N/A           ; None        ; -0.075 ns ; nrxf   ; next_state.set_nrd_low   ; clk      ;
; N/A           ; None        ; -0.134 ns ; nrxf   ; next_state.wait_nrxf_low ; clk      ;
; N/A           ; None        ; -0.180 ns ; ntxe   ; next_state.wait_ntxe_low ; clk      ;
; N/A           ; None        ; -3.971 ns ; din[5] ; temp[5]                  ; clk      ;
; N/A           ; None        ; -3.978 ns ; din[6] ; temp[6]                  ; clk      ;
; N/A           ; None        ; -4.234 ns ; din[0] ; temp[0]                  ; clk      ;
; N/A           ; None        ; -4.251 ns ; din[3] ; temp[3]                  ; clk      ;
; N/A           ; None        ; -4.271 ns ; din[2] ; temp[2]                  ; clk      ;
; N/A           ; None        ; -4.320 ns ; din[4] ; temp[4]                  ; clk      ;
; N/A           ; None        ; -5.247 ns ; din[1] ; temp[1]                  ; clk      ;
+---------------+-------------+-----------+--------+--------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 10 20:17:02 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off usbconnection -c usbconnection --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 340.02 MHz between source register "current_state.latch_data_from_host" and destination register "temp[0]"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.261 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y6_N13; Fanout = 10; REG Node = 'current_state.latch_data_from_host'
            Info: 2: + IC(0.406 ns) + CELL(0.855 ns) = 1.261 ns; Loc. = LCFF_X25_Y6_N15; Fanout = 1; REG Node = 'temp[0]'
            Info: Total cell delay = 0.855 ns ( 67.80 % )
            Info: Total interconnect delay = 0.406 ns ( 32.20 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.736 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 30; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X25_Y6_N15; Fanout = 1; REG Node = 'temp[0]'
                Info: Total cell delay = 1.766 ns ( 64.55 % )
                Info: Total interconnect delay = 0.970 ns ( 35.45 % )
            Info: - Longest clock path from clock "clk" to source register is 2.736 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 30; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X25_Y6_N13; Fanout = 10; REG Node = 'current_state.latch_data_from_host'
                Info: Total cell delay = 1.766 ns ( 64.55 % )
                Info: Total interconnect delay = 0.970 ns ( 35.45 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "temp[1]" (data pin = "din[1]", clock pin = "clk") is 5.513 ns
    Info: + Longest pin to register delay is 8.289 ns
        Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_40; Fanout = 1; PIN Node = 'din[1]'
        Info: 2: + IC(6.885 ns) + CELL(0.460 ns) = 8.289 ns; Loc. = LCFF_X25_Y6_N25; Fanout = 1; REG Node = 'temp[1]'
        Info: Total cell delay = 1.404 ns ( 16.94 % )
        Info: Total interconnect delay = 6.885 ns ( 83.06 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.736 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 30; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X25_Y6_N25; Fanout = 1; REG Node = 'temp[1]'
        Info: Total cell delay = 1.766 ns ( 64.55 % )
        Info: Total interconnect delay = 0.970 ns ( 35.45 % )
Info: tco from clock "clk" to destination pin "dout[5]" through register "dout[5]~reg0" is 9.850 ns
    Info: + Longest clock path from clock "clk" to source register is 2.736 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 30; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X24_Y6_N29; Fanout = 1; REG Node = 'dout[5]~reg0'
        Info: Total cell delay = 1.766 ns ( 64.55 % )
        Info: Total interconnect delay = 0.970 ns ( 35.45 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.810 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y6_N29; Fanout = 1; REG Node = 'dout[5]~reg0'
        Info: 2: + IC(3.734 ns) + CELL(3.076 ns) = 6.810 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'dout[5]'
        Info: Total cell delay = 3.076 ns ( 45.17 % )
        Info: Total interconnect delay = 3.734 ns ( 54.83 % )
Info: th for register "temp[7]" (data pin = "din[7]", clock pin = "clk") is 0.293 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.736 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 30; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X25_Y6_N29; Fanout = 1; REG Node = 'temp[7]'
        Info: Total cell delay = 1.766 ns ( 64.55 % )
        Info: Total interconnect delay = 0.970 ns ( 35.45 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 2.749 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'din[7]'
        Info: 2: + IC(1.325 ns) + CELL(0.206 ns) = 2.641 ns; Loc. = LCCOMB_X25_Y6_N28; Fanout = 1; COMB Node = 'temp[7]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.749 ns; Loc. = LCFF_X25_Y6_N29; Fanout = 1; REG Node = 'temp[7]'
        Info: Total cell delay = 1.424 ns ( 51.80 % )
        Info: Total interconnect delay = 1.325 ns ( 48.20 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 190 megabytes
    Info: Processing ended: Mon May 10 20:17:03 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


