
module instructionmem(
  input clk,
  input [31:0] address,
  output reg [31:0] instruction
);

reg [31:0] mem[31:0];

always@(posedge clk) begin
  instruction <= mem[address];
end

endmodule
