{
  "gvsoc": {
    "cycles_to_seconds": "int(max(cycles * nb_cores / 5000000, 600))",
    "trace-file": "stdout",
    "trace-level": "trace",
    "trace": [],
    "event": [],
    "load-binary": [],
    "pdb-no-break": "True",
    "werror": "True",
    "vcd": {
      "help": {
        "active": "Activate VCD tracing.",
        "all": "Activate all VCD traces.",
        "gtkw": "Generate script for Gtkwave."
      },
      "active": false,
      "all": true,
      "gtkw": false,
      "files": []
    }
  },
  "dpi_models": {
    "uart_loopback": {
      "module": "uart_tb.so",
      "baudrate": 625000,
      "loopback": true,
      "stdout": true,
      "tx_file": "tx_uart.log",
      "ports": {
        "in": {
          "type": "uart",
          "itf": 0
        }
      }
    }
  },
  "platform": "gvsoc",
  "pulp_compiler": {
    "default": "gcc",
    "gcc": {},
    "llvm": {}
  },
  "pulp_rt_version": {
    "default": "bench",
    "release": {},
    "bench": {},
    "profile0": {},
    "profile1": {},
    "debug": {}
  },
  "pulp_omp_version": {
    "default": "libgomp",
    "libgomp": {},
    "new": {}
  },
  "testbench": {
    "use_dpi": false
  },
  "vsim": {
    "help": {
      "gui": "Open modelsim using the GUI.",
      "simchecker": "Activate instruction checking through golden model.",
      "script": "Specify the script used to launch the platform"
    },
    "script": "run.tcl",
    "gui": false,
    "simchecker": false,
    "args": [],
    "tcl_args": []
  },
  "runner": {
    "help": {
      "py-stack": "Display the full python stack in case an exception is caught"
    },
    "verbose": false,
    "boot-mode": "jtag",
    "use_tb_comps": false,
    "use_external_tb": false,
    "active_tb_comps": [],
    "py-stack": false,
    "boot_from_flash": true,
    "flash_type": "spi",
    "flash_slm_file": "slm_files/flash_stim.slm",
    "rtl_simulator": "vsim",
    "simulator": null,
    "aes_key": "12345678275689075642768987654345",
    "aes_iv": "0987654323456789"
  },
  "gdb": {
    "active": false
  },
  "rt": {
    "version": "bench",
    "type": "pulp-rt",
    "mode": "rt",
    "stack_size": 2048,
    "cl_master_stack_size": 1024,
    "cl_slave_stack_size": 1024,
    "io": true,
    "warnings": true,
    "werror": true,
    "assert": false,
    "trace": false,
    "trace_level": 0,
    "traces": "all",
    "libc": false,
    "no-rt": false,
    "no-link-script": false,
    "no-crt0": false,
    "cluster-start": false,
    "openmp": true,
    "openmp-rt": "pulp-rt",
    "iodev": "default",
    "user-sections": [],
    "iodevs": {
      "default": {
        "value": "0"
      },
      "uart": {
        "value": "1",
        "channel": "0",
        "baudrate": "625000"
      }
    }
  },
  "loader": {
    "bridge": "none",
    "cable": "proxy",
    "binaries": [],
    "boot": {
      "mode": "jtag"
    },
    "set_pc_addr": "0x10200040",
    "set_pc_offset": "-128",
    "start_addr": "0x10200008",
    "start_value": "0x1"
  },
  "system_tree": {
    "debug_bridge": {
      "cable": {
        "type": "jtag-proxy",
        "tap": 0,
        "jtag-proxy": {
          "port": 37539
        },
        "ftdi": {},
        "active": false,
        "autorun": false,
        "access_timeout_us": 1000000
      },
      "adv_dbg_unit": {
        "debug_ir": "0x4"
      },
      "boot-mode": "default",
      "commands": "reset stop load ioloop reqloop start wait",
      "gdb_commands": "load ioloop reqloop start gdb wait",
      "start_addr": "0x10200008",
      "start_value": "1",
      "stop_addr": "0x10200008",
      "stop_value": "0x00010000",
      "set_pc_addr": "0x10200040",
      "set_pc_offset": "-128"
    },
    "vp_class": "pulp/system",
    "vp_comps": [
      "board"
    ],
    "board": {
      "vp_class": "pulp/board",
      "vp_comps": [
        "chip",
        "dpi_clock",
        "pulp_chip",
        "dpi"
      ],
      "vp_bindings": [
        [
          "dpi_clock->out",
          "dpi->clock"
        ],
        [
          "chip->uart0",
          "dpi->uart0"
        ],
        [
          "dpi->jtag0",
          "chip->jtag0_pad"
        ]
      ],
      "chip": {
        "name": "multino",
        "pulp_chip_family": "multino",
        "pulp_chip_version": 0,
        "boot_from_rom": false,
        "vp_class": "pulp/chip",
        "hal_files": [
          "hal/chips/multino/pulp.h"
        ],
        "archi_files": [
          "archi/chips/multino/pulp.h",
          "archi/chips/multino/memory_map.h",
          "archi/chips/multino/properties.h",
          "archi/chips/multino/apb_soc.h"
        ],
        "vp_comps": [
          "padframe",
          "soc_clock",
          "soc"
        ],
        "vp_bindings": [
          [
            "padframe->jtag0",
            "soc->jtag0"
          ],
          [
            "soc_clock->out",
            "padframe->clock"
          ],
          [
            "soc_clock->out",
            "soc->clock"
          ],
          [
            "soc->spim0",
            "padframe->spim0"
          ],
          [
            "soc->uart0",
            "padframe->uart0"
          ],
          [
            "self->jtag0_pad",
            "padframe->jtag0_pad"
          ],
          [
            "padframe->uart0_pad",
            "self->uart0"
          ]
        ],
        "padframe": {
          "nb_alternate": 4,
          "version": 1,
          "default_profile": "default",
          "vp_class": "pulp/padframe/padframe_v1",
          "profiles": {
            "default": {
              "alternates": [
                0,
                0,
                0,
                0,
                0,
                0,
                0
              ]
            }
          },
          "groups": {
            "spim0": {
              "type": "qspim",
              "is_master": true
            },
            "uart0": {
              "type": "uart",
              "is_master": true
            },
            "jtag0": {
              "type": "jtag",
              "is_slave": true
            }
          },
          "pads": {
            "pad_spim0_sdio0 (mosi)": {
              "id": 0,
              "position": null,
              "alternates": [
                {
                  "name": "spim0_sdio0",
                  "groups": [
                    "spim0"
                  ]
                },
                {},
                {},
                {}
              ]
            },
            "pad_spim0_sdio1 (miso)": {
              "id": 1,
              "position": null,
              "alternates": [
                {
                  "name": "spim0_sdio1",
                  "groups": [
                    "spim0"
                  ]
                },
                {},
                {},
                {}
              ]
            },
            "pad_spim0_sdio2": {
              "id": 2,
              "position": null,
              "alternates": [
                {
                  "name": "spim0_sdio2",
                  "groups": [
                    "spim0"
                  ]
                },
                {},
                {},
                {}
              ]
            },
            "pad_spim0_sdio3": {
              "id": 3,
              "position": null,
              "alternates": [
                {
                  "name": "spim0_sdio3",
                  "groups": [
                    "spim0"
                  ]
                },
                {},
                {},
                {}
              ]
            },
            "pad_spim0_csn0": {
              "id": 4,
              "position": null,
              "alternates": [
                {
                  "name": "spim0_cs0",
                  "groups": [
                    "spim0"
                  ]
                },
                {},
                {},
                {}
              ]
            },
            "pad_spim0_csn1": {
              "id": 5,
              "position": null,
              "alternates": [
                {
                  "name": "spim0_cs1",
                  "groups": [
                    "spim0"
                  ]
                },
                {},
                {},
                {}
              ]
            },
            "pad_spim0_sck": {
              "id": 6,
              "position": null,
              "alternates": [
                {
                  "name": "spim0_sck",
                  "groups": [
                    "spim0"
                  ]
                },
                {},
                {},
                {}
              ]
            },
            "pad_uart_tx": {
              "id": 7,
              "position": null,
              "alternates": [
                {
                  "name": "uart_tx",
                  "groups": [
                    "uart0"
                  ]
                },
                {},
                {},
                {}
              ]
            },
            "pad_uart_rx": {
              "id": 8,
              "position": null,
              "alternates": [
                {
                  "name": "uart_rx",
                  "groups": [
                    "uart0"
                  ]
                },
                {},
                {},
                {}
              ]
            }
          },
          "vp_ports": [
            "jtag0",
            "clock",
            "spim0",
            "uart0",
            "uart0_pad",
            "jtag0_pad"
          ]
        },
        "soc_clock": {
          "vp_class": "vp/clock_domain",
          "frequency": 50000000,
          "vp_ports": [
            "out"
          ]
        },
        "soc": {
          "nb_cluster": 2,
          "vp_class": "pulp/soc",
          "peripherals_base": "0x1A100000",
          "soc_events_ids": {},
          "fc_events": {},
          "vp_comps": [
            "axi_ico",
            "soc_ico",
            "apb_ico",
            "l2",
            "l2_priv0",
            "l2_priv1",
            "l2_shared",
            "l2_shared_0",
            "l2_shared_1",
            "l2_shared_2",
            "l2_shared_3",
            "rom",
            "plt_loader",
            "apb_soc_ctrl",
            "stdout",
            "gpio",
            "spi_master",
            "uart",
            "cluster",
            "cluster_1",
            "adv_dbg_unit"
          ],
          "vp_ports": [
            "cluster_clock",
            "jtag0",
            "spim0",
            "uart0",
            "jtag0",
            "clock"
          ],
          "vp_bindings": [
            [
              "self->cluster_clock",
              "cluster->clock"
            ],
            [
              "self->cluster_clock",
              "cluster_1->clock"
            ],
            [
              "self->jtag0",
              "adv_dbg_unit->jtag"
            ],
            [
              "axi_ico->cluster",
              "cluster->input"
            ],
            [
              "axi_ico->cluster_1",
              "cluster_1->input"
            ],
            [
              "axi_ico->soc",
              "soc_ico->axi_slave"
            ],
            [
              "soc_ico->apb",
              "apb_ico->input"
            ],
            [
              "soc_ico->axi_master",
              "axi_ico->input"
            ],
            [
              "soc_ico->l2_shared_0",
              "l2_shared_0->input"
            ],
            [
              "soc_ico->l2_shared_1",
              "l2_shared_1->input"
            ],
            [
              "soc_ico->l2_shared_2",
              "l2_shared_2->input"
            ],
            [
              "soc_ico->l2_shared_3",
              "l2_shared_3->input"
            ],
            [
              "soc_ico->l2_priv0",
              "l2_priv0->input"
            ],
            [
              "soc_ico->l2_priv1",
              "l2_priv1->input"
            ],
            [
              "apb_ico->stdout",
              "stdout->input"
            ],
            [
              "apb_ico->apb_soc_ctrl",
              "apb_soc_ctrl->input"
            ],
            [
              "apb_ico->rom",
              "rom->input"
            ],
            [
              "plt_loader->out",
              "soc_ico->debug"
            ],
            [
              "cluster->soc",
              "axi_ico->input"
            ],
            [
              "cluster_1->soc",
              "axi_ico->input"
            ],
            [
              "adv_dbg_unit->io",
              "soc_ico->debug"
            ]
          ],
          "axi_ico": {
            "vp_class": "interco/router",
            "bandwidth": 4,
            "latency": 9,
            "id": 0,
            "mappings": {
              "soc": {
                "base": "0x1A000000",
                "size": "0x06000000"
              },
              "cluster": {
                "base": "0x10000000",
                "size": "0x400000"
              },
              "cluster_1": {
                "base": "0x10400000",
                "size": "0x400000"
              }
            },
            "vp_ports": [
              "cluster",
              "cluster_1",
              "soc",
              "input"
            ]
          },
          "soc_ico": {
            "nb_l2_shared_banks": 4,
            "gv_class": "pulp.Soc_Ico_v2.Soc_Ico",
            "vp_class": null,
            "vp_comps": [
              "ll_ico",
              "hb_ico"
            ],
            "vp_ports": [
              "debug",
              "axi_slave",
              "apb",
              "axi_master",
              "l2_shared_0",
              "l2_shared_1",
              "l2_shared_2",
              "l2_shared_3",
              "l2_priv0",
              "l2_priv1"
            ],
            "vp_bindings": [
              [
                "self->debug",
                "ll_ico->input"
              ],
              [
                "self->axi_slave",
                "ll_ico->input"
              ],
              [
                "ll_ico->apb",
                "self->apb"
              ],
              [
                "ll_ico->rom",
                "self->apb"
              ],
              [
                "ll_ico->l2_priv0",
                "self->l2_priv0"
              ],
              [
                "ll_ico->l2_priv0_alias",
                "self->l2_priv0"
              ],
              [
                "ll_ico->l2_priv1",
                "self->l2_priv1"
              ],
              [
                "ll_ico->l2_shared",
                "hb_ico->input"
              ],
              [
                "ll_ico->axi_master",
                "self->axi_master"
              ],
              [
                "hb_ico->out_0",
                "self->l2_shared_0"
              ],
              [
                "hb_ico->out_1",
                "self->l2_shared_1"
              ],
              [
                "hb_ico->out_2",
                "self->l2_shared_2"
              ],
              [
                "hb_ico->out_3",
                "self->l2_shared_3"
              ]
            ],
            "ll_ico": {
              "vp_class": "interco/router",
              "bandwidth": 4,
              "latency": 0,
              "id": 0,
              "mappings": {
                "apb": {
                  "base": "0x1A100000",
                  "size": "0x00100000"
                },
                "rom": {
                  "base": "0x1A000000",
                  "size": "0x00000800"
                },
                "axi_master": {
                  "base": "0x10000000",
                  "size": "0x800000"
                },
                "l2_priv0": {
                  "base": "0x1C000000",
                  "size": "0x00008000",
                  "remove_offset": "0x1C000000"
                },
                "l2_priv0_alias": {
                  "base": "0x00000000",
                  "size": "0x00008000"
                },
                "l2_priv1": {
                  "base": "0x1C008000",
                  "size": "0x00008000",
                  "remove_offset": "0x1C008000"
                },
                "l2_shared": {
                  "base": "0x1C010000",
                  "size": "0x00070000"
                }
              },
              "vp_ports": [
                "apb",
                "rom",
                "l2_priv0",
                "l2_priv0_alias",
                "l2_priv1",
                "l2_shared",
                "axi_master",
                "input"
              ]
            },
            "hb_ico": {
              "vp_class": "interco/interleaver",
              "nb_slaves": 4,
              "nb_masters": 0,
              "interleaving_bits": 2,
              "stage_bits": 0,
              "remove_offset": "0x1C010000",
              "vp_ports": [
                "out_0",
                "out_1",
                "out_2",
                "out_3",
                "input"
              ]
            }
          },
          "apb_ico": {
            "vp_class": "interco/router",
            "bandwidth": 4,
            "latency": 0,
            "id": 0,
            "mappings": {
              "stdout": {
                "base": "0x1A106000",
                "size": "0x00001000",
                "remove_offset": "0x1A106000"
              },
              "apb_soc_ctrl": {
                "base": "0x1A104000",
                "size": "0x00001000",
                "remove_offset": "0x1A104000"
              },
              "gpio": {
                "base": "0x1A101000",
                "size": "0x00001000",
                "remove_offset": "0x1A101000"
              },
              "rom": {
                "base": "0x1A000000",
                "size": "0x00000800",
                "remove_offset": "0x1A000000"
              }
            },
            "vp_ports": [
              "stdout",
              "apb_soc_ctrl",
              "rom",
              "input"
            ]
          },
          "l2": {
            "is_partitioned": true,
            "nb_shared_banks": 4,
            "map_base": "0x1C000000",
            "map_size": "0x00080000"
          },
          "l2_priv0": {
            "size": 32768,
            "map_base": "0x1C000000",
            "map_size": "0x00008000",
            "vp_class": "memory/memory",
            "vp_ports": [
              "input"
            ]
          },
          "l2_priv1": {
            "size": 32768,
            "map_base": "0x1C008000",
            "map_size": "0x00008000",
            "vp_class": "memory/memory",
            "vp_ports": [
              "input"
            ]
          },
          "l2_shared": {
            "nb_banks": 4,
            "size": 458752,
            "map_base": "0x1C010000",
            "map_size": "0x00070000"
          },
          "l2_shared_0": {
            "size": 114688,
            "vp_class": "memory/memory",
            "vp_ports": [
              "input"
            ]
          },
          "l2_shared_1": {
            "size": 114688,
            "vp_class": "memory/memory",
            "vp_ports": [
              "input"
            ]
          },
          "l2_shared_2": {
            "size": 114688,
            "vp_class": "memory/memory",
            "vp_ports": [
              "input"
            ]
          },
          "l2_shared_3": {
            "size": 114688,
            "vp_class": "memory/memory",
            "vp_ports": [
              "input"
            ]
          },
          "rom": {
            "version": 2,
            "hal_files": [
              "hal/rom/rom_v2.h"
            ],
            "size": 2048,
            "map_base": "0x1A000000",
            "map_size": "0x00000800",
            "vp_class": "memory/memory",
            "vp_ports": [
              "input"
            ]
          },
          "plt_loader": {
            "vp_class": "utils/loader",
            "binaries": [],
            "vp_ports": [
              "out"
            ]
          },
          "apb_soc_ctrl": {
            "version": 3,
            "vp_class": "pulp/chips/multino/apb_soc",
            "hal_files": [
              "hal/apb_soc/apb_soc_v3.h"
            ],
            "regmap": {
              "info": {
                "offset": "0x000"
              },
              "fcboot": {
                "offset": "0x004"
              },
              "fcfetch": {
                "offset": "0x008"
              },
              "clusiso": {
                "offset": "0x000C"
              },
              "padfun0": {
                "offset": "0x010"
              },
              "padfun1": {
                "offset": "0x014"
              },
              "padfun2": {
                "offset": "0x018"
              },
              "padfun3": {
                "offset": "0x01C"
              },
              "padcfg0": {
                "offset": "0x020"
              },
              "padcfg1": {
                "offset": "0x024"
              },
              "padcfg2": {
                "offset": "0x028"
              },
              "padcfg3": {
                "offset": "0x02C"
              },
              "padcfg4": {
                "offset": "0x030"
              },
              "padcfg5": {
                "offset": "0x034"
              },
              "padcfg6": {
                "offset": "0x038"
              },
              "padcfg7": {
                "offset": "0x03C"
              },
              "padcfg8": {
                "offset": "0x040"
              },
              "padcfg9": {
                "offset": "0x044"
              },
              "padcfg10": {
                "offset": "0x048"
              },
              "padcfg11": {
                "offset": "0x04C"
              },
              "padcfg12": {
                "offset": "0x050"
              },
              "padcfg13": {
                "offset": "0x054"
              },
              "padcfg14": {
                "offset": "0x058"
              },
              "padcfg15": {
                "offset": "0x05C"
              },
              "clusbusy": {
                "offset": "0x6C"
              },
              "jtagreg": {
                "offset": "0x74"
              },
              "l2_sleep": {
                "offset": "0x78"
              },
              "sleep_ctrl": {
                "offset": "0x7C"
              },
              "corestatus": {
                "offset": "0xA0"
              },
              "cs_ro": {
                "offset": "0xC0"
              },
              "bootsel": {
                "offset": "0xC4"
              },
              "clk_sel": {
                "offset": "0xD0"
              },
              "clk_div_soc": {
                "offset": "0xD4"
              },
              "clk_div_clu": {
                "offset": "0xD8"
              },
              "clk_div_per": {
                "offset": "0xDC"
              }
            },
            "vp_ports": [
              "input"
            ]
          },
          "stdout": {
            "version": 3,
            "vp_class": "pulp/stdout/stdout_v3",
            "archi_files": [
              "archi/stdout/stdout_v3.h"
            ],
            "max_cluster": 33,
            "max_core_per_cluster": 16,
            "vp_ports": [
              "input"
            ]
          },
          "gpio": {
            "version": 2,
            "nb_gpio": 32,
            "archi_files": [
              "archi/gpio/gpio_v2.h"
            ],
            "hal_files": [
              "hal/gpio/gpio_v2.h"
            ]
          },
          "spi_master": {
            "version": 1,
            "hal_files": [
              "hal/periph/spi_v1.h"
            ],
            "archi_files": [
              "archi/spim/spi_v1.h"
            ]
          },
          "uart": {
            "version": 1
          },
          "cluster": {
            "version": 5,
            "nb_pe": 4,
            "vp_class": "pulp/cluster/cluster",
            "vp_comps": [
              "cluster_ico",
              "demux_periph_ico",
              "periph_ico",
              "l1_ico",
              "l1",
              "dma",
              "cluster_ctrl",
              "event_unit",
              "timer",
              "icache_ctrl",
              "pe0",
              "pe1",
              "pe2",
              "pe3"
            ],
            "vp_ports": [
              "input",
              "dma_irq",
              "soc",
              "soc",
              "clock",
              "input"
            ],
            "vp_bindings": [
              [
                "self->input",
                "cluster_ico->input"
              ],
              [
                "cluster_ico->soc",
                "self->soc"
              ],
              [
                "cluster_ico->l1",
                "l1_ico->ext2loc_itf"
              ],
              [
                "cluster_ico->periph_ico",
                "periph_ico->input"
              ],
              [
                "cluster_ico->periph_ico_alias",
                "periph_ico->input"
              ],
              [
                "periph_ico->icache_ctrl",
                "icache_ctrl->input"
              ],
              [
                "periph_ico->event_unit",
                "event_unit->input"
              ],
              [
                "periph_ico->cluster_ctrl",
                "cluster_ctrl->input"
              ],
              [
                "periph_ico->timer",
                "timer->input"
              ],
              [
                "periph_ico->dma",
                "dma->in_4"
              ],
              [
                "periph_ico->dbg_unit_0",
                "pe0->dbg_unit"
              ],
              [
                "periph_ico->dbg_unit_1",
                "pe1->dbg_unit"
              ],
              [
                "periph_ico->dbg_unit_2",
                "pe2->dbg_unit"
              ],
              [
                "periph_ico->dbg_unit_3",
                "pe3->dbg_unit"
              ],
              [
                "periph_ico->cluster_ico",
                "cluster_ico->input"
              ],
              [
                "l1_ico->event_unit_0",
                "event_unit->demux_in_0"
              ],
              [
                "l1_ico->event_unit_1",
                "event_unit->demux_in_1"
              ],
              [
                "l1_ico->event_unit_2",
                "event_unit->demux_in_2"
              ],
              [
                "l1_ico->event_unit_3",
                "event_unit->demux_in_3"
              ],
              [
                "l1_ico->event_unit_alias_0",
                "event_unit->demux_in_0"
              ],
              [
                "l1_ico->event_unit_alias_1",
                "event_unit->demux_in_1"
              ],
              [
                "l1_ico->event_unit_alias_2",
                "event_unit->demux_in_2"
              ],
              [
                "l1_ico->event_unit_alias_3",
                "event_unit->demux_in_3"
              ],
              [
                "l1_ico->dma_0",
                "dma->in_0"
              ],
              [
                "l1_ico->dma_1",
                "dma->in_1"
              ],
              [
                "l1_ico->dma_2",
                "dma->in_2"
              ],
              [
                "l1_ico->dma_3",
                "dma->in_3"
              ],
              [
                "l1_ico->dma_alias_0",
                "dma->in_0"
              ],
              [
                "l1_ico->dma_alias_1",
                "dma->in_1"
              ],
              [
                "l1_ico->dma_alias_2",
                "dma->in_2"
              ],
              [
                "l1_ico->dma_alias_3",
                "dma->in_3"
              ],
              [
                "l1_ico->out_0",
                "l1->in_0"
              ],
              [
                "l1_ico->out_1",
                "l1->in_1"
              ],
              [
                "l1_ico->out_2",
                "l1->in_2"
              ],
              [
                "l1_ico->out_3",
                "l1->in_3"
              ],
              [
                "l1_ico->out_4",
                "l1->in_4"
              ],
              [
                "l1_ico->out_5",
                "l1->in_5"
              ],
              [
                "l1_ico->out_6",
                "l1->in_6"
              ],
              [
                "l1_ico->out_7",
                "l1->in_7"
              ],
              [
                "l1_ico->cluster_ico",
                "cluster_ico->input"
              ],
              [
                "dma->ext_irq_itf",
                "self->dma_irq"
              ],
              [
                "dma->ext_irq_itf",
                "event_unit->in_event_22_pe_0"
              ],
              [
                "dma->ext_irq_itf",
                "event_unit->in_event_22_pe_1"
              ],
              [
                "dma->ext_irq_itf",
                "event_unit->in_event_22_pe_2"
              ],
              [
                "dma->ext_irq_itf",
                "event_unit->in_event_22_pe_3"
              ],
              [
                "dma->event_itf_0",
                "event_unit->in_event_8_pe_0"
              ],
              [
                "dma->event_itf_1",
                "event_unit->in_event_8_pe_1"
              ],
              [
                "dma->event_itf_2",
                "event_unit->in_event_8_pe_2"
              ],
              [
                "dma->event_itf_3",
                "event_unit->in_event_8_pe_3"
              ],
              [
                "dma->irq_itf_0",
                "event_unit->in_event_9_pe_0"
              ],
              [
                "dma->irq_itf_1",
                "event_unit->in_event_9_pe_1"
              ],
              [
                "dma->irq_itf_2",
                "event_unit->in_event_9_pe_2"
              ],
              [
                "dma->irq_itf_3",
                "event_unit->in_event_9_pe_3"
              ],
              [
                "dma->ext_itf",
                "cluster_ico->input"
              ],
              [
                "dma->loc_itf_0",
                "l1_ico->dma_in_0"
              ],
              [
                "dma->loc_itf_1",
                "l1_ico->dma_in_1"
              ],
              [
                "dma->loc_itf_2",
                "l1_ico->dma_in_2"
              ],
              [
                "dma->loc_itf_3",
                "l1_ico->dma_in_3"
              ],
              [
                "cluster_ctrl->bootaddr_0",
                "pe0->bootaddr"
              ],
              [
                "cluster_ctrl->bootaddr_1",
                "pe1->bootaddr"
              ],
              [
                "cluster_ctrl->bootaddr_2",
                "pe2->bootaddr"
              ],
              [
                "cluster_ctrl->bootaddr_3",
                "pe3->bootaddr"
              ],
              [
                "cluster_ctrl->fetchen_0",
                "pe0->fetchen"
              ],
              [
                "cluster_ctrl->fetchen_1",
                "pe1->fetchen"
              ],
              [
                "cluster_ctrl->fetchen_2",
                "pe2->fetchen"
              ],
              [
                "cluster_ctrl->fetchen_3",
                "pe3->fetchen"
              ],
              [
                "cluster_ctrl->halt_0",
                "pe0->halt"
              ],
              [
                "cluster_ctrl->halt_1",
                "pe1->halt"
              ],
              [
                "cluster_ctrl->halt_2",
                "pe2->halt"
              ],
              [
                "cluster_ctrl->halt_3",
                "pe3->halt"
              ],
              [
                "event_unit->irq_req_0",
                "pe0->irq_req"
              ],
              [
                "event_unit->irq_req_1",
                "pe1->irq_req"
              ],
              [
                "event_unit->irq_req_2",
                "pe2->irq_req"
              ],
              [
                "event_unit->irq_req_3",
                "pe3->irq_req"
              ],
              [
                "timer->irq_itf_0",
                "event_unit->in_event_10_pe_0"
              ],
              [
                "timer->irq_itf_0",
                "event_unit->in_event_10_pe_1"
              ],
              [
                "timer->irq_itf_0",
                "event_unit->in_event_10_pe_2"
              ],
              [
                "timer->irq_itf_0",
                "event_unit->in_event_10_pe_3"
              ],
              [
                "timer->irq_itf_1",
                "event_unit->in_event_11_pe_0"
              ],
              [
                "timer->irq_itf_1",
                "event_unit->in_event_11_pe_1"
              ],
              [
                "timer->irq_itf_1",
                "event_unit->in_event_11_pe_2"
              ],
              [
                "timer->irq_itf_1",
                "event_unit->in_event_11_pe_3"
              ],
              [
                "pe0->halt_status",
                "cluster_ctrl->core_halt_0"
              ],
              [
                "pe0->data",
                "l1_ico->data_pe_0"
              ],
              [
                "pe0->fetch",
                "cluster_ico->input"
              ],
              [
                "pe0->irq_ack",
                "event_unit->irq_ack_0"
              ],
              [
                "pe0->ext_counter[11]",
                "l1_ico->ext_counter_0[11]"
              ],
              [
                "pe0->ext_counter[12]",
                "l1_ico->ext_counter_0[12]"
              ],
              [
                "pe0->ext_counter[13]",
                "l1_ico->ext_counter_0[13]"
              ],
              [
                "pe0->ext_counter[14]",
                "l1_ico->ext_counter_0[14]"
              ],
              [
                "pe0->ext_counter[15]",
                "l1_ico->ext_counter_0[15]"
              ],
              [
                "pe1->halt_status",
                "cluster_ctrl->core_halt_1"
              ],
              [
                "pe1->data",
                "l1_ico->data_pe_1"
              ],
              [
                "pe1->fetch",
                "cluster_ico->input"
              ],
              [
                "pe1->irq_ack",
                "event_unit->irq_ack_1"
              ],
              [
                "pe1->ext_counter[11]",
                "l1_ico->ext_counter_1[11]"
              ],
              [
                "pe1->ext_counter[12]",
                "l1_ico->ext_counter_1[12]"
              ],
              [
                "pe1->ext_counter[13]",
                "l1_ico->ext_counter_1[13]"
              ],
              [
                "pe1->ext_counter[14]",
                "l1_ico->ext_counter_1[14]"
              ],
              [
                "pe1->ext_counter[15]",
                "l1_ico->ext_counter_1[15]"
              ],
              [
                "pe2->halt_status",
                "cluster_ctrl->core_halt_2"
              ],
              [
                "pe2->data",
                "l1_ico->data_pe_2"
              ],
              [
                "pe2->fetch",
                "cluster_ico->input"
              ],
              [
                "pe2->irq_ack",
                "event_unit->irq_ack_2"
              ],
              [
                "pe2->ext_counter[11]",
                "l1_ico->ext_counter_2[11]"
              ],
              [
                "pe2->ext_counter[12]",
                "l1_ico->ext_counter_2[12]"
              ],
              [
                "pe2->ext_counter[13]",
                "l1_ico->ext_counter_2[13]"
              ],
              [
                "pe2->ext_counter[14]",
                "l1_ico->ext_counter_2[14]"
              ],
              [
                "pe2->ext_counter[15]",
                "l1_ico->ext_counter_2[15]"
              ],
              [
                "pe3->halt_status",
                "cluster_ctrl->core_halt_3"
              ],
              [
                "pe3->data",
                "l1_ico->data_pe_3"
              ],
              [
                "pe3->fetch",
                "cluster_ico->input"
              ],
              [
                "pe3->irq_ack",
                "event_unit->irq_ack_3"
              ],
              [
                "pe3->ext_counter[11]",
                "l1_ico->ext_counter_3[11]"
              ],
              [
                "pe3->ext_counter[12]",
                "l1_ico->ext_counter_3[12]"
              ],
              [
                "pe3->ext_counter[13]",
                "l1_ico->ext_counter_3[13]"
              ],
              [
                "pe3->ext_counter[14]",
                "l1_ico->ext_counter_3[14]"
              ],
              [
                "pe3->ext_counter[15]",
                "l1_ico->ext_counter_3[15]"
              ]
            ],
            "cluster_ico": {
              "vp_class": "interco/router",
              "bandwidth": 4,
              "latency": 2,
              "id": 0,
              "mappings": {
                "l1": {
                  "base": "0x10000000",
                  "size": "0x00010000",
                  "remove_offset": "0x10000000"
                },
                "periph_ico": {
                  "base": "0x10200000",
                  "size": "0x00200000"
                },
                "periph_ico_alias": {
                  "base": "0x1B200000",
                  "size": "0x00200000",
                  "add_offset": "-184549376"
                },
                "soc": {}
              },
              "vp_ports": [
                "soc",
                "l1",
                "periph_ico",
                "periph_ico_alias",
                "input"
              ]
            },
            "demux_periph_ico": {
              "vp_class": "interco/router",
              "bandwidth": 4,
              "latency": 0,
              "id": 0,
              "mappings": {
                "demux_event_unit": {
                  "base": "0x0",
                  "size": "0x00000400"
                }
              }
            },
            "periph_ico": {
              "vp_class": "interco/router",
              "bandwidth": 4,
              "latency": 0,
              "id": 0,
              "mappings": {
                "dbg_unit_0": {
                  "base": "0x10300000",
                  "size": "0x8000",
                  "remove_offset": "0x10300000"
                },
                "dbg_unit_1": {
                  "base": "0x10308000",
                  "size": "0x8000",
                  "remove_offset": "0x10308000"
                },
                "dbg_unit_2": {
                  "base": "0x10310000",
                  "size": "0x8000",
                  "remove_offset": "0x10310000"
                },
                "dbg_unit_3": {
                  "base": "0x10318000",
                  "size": "0x8000",
                  "remove_offset": "0x10318000"
                },
                "cluster_ctrl": {
                  "base": "0x10200000",
                  "size": "0x00000400",
                  "remove_offset": "0x10200000"
                },
                "timer": {
                  "base": "0x10200400",
                  "size": "0x00000400",
                  "remove_offset": "0x10200400"
                },
                "event_unit": {
                  "base": "0x10200800",
                  "size": "0x00000800",
                  "remove_offset": "0x10200800"
                },
                "icache_ctrl": {
                  "base": "0x10201400",
                  "size": "0x00000400",
                  "remove_offset": "0x10201400"
                },
                "dma": {
                  "base": "0x10201800",
                  "size": "0x00000400",
                  "remove_offset": "0x10201800"
                },
                "cluster_ico": {}
              },
              "vp_ports": [
                "icache_ctrl",
                "event_unit",
                "cluster_ctrl",
                "timer",
                "dma",
                "dbg_unit_0",
                "dbg_unit_1",
                "dbg_unit_2",
                "dbg_unit_3",
                "cluster_ico",
                "input"
              ]
            },
            "l1_ico": {
              "vp_class": null,
              "vp_comps": [
                "pe0_ico",
                "pe1_ico",
                "pe2_ico",
                "pe3_ico",
                "interleaver",
                "ext2loc"
              ],
              "vp_ports": [
                "event_unit_0",
                "event_unit_1",
                "event_unit_2",
                "event_unit_3",
                "event_unit_alias_0",
                "event_unit_alias_1",
                "event_unit_alias_2",
                "event_unit_alias_3",
                "dma_0",
                "dma_1",
                "dma_2",
                "dma_3",
                "dma_alias_0",
                "dma_alias_1",
                "dma_alias_2",
                "dma_alias_3",
                "out_0",
                "out_1",
                "out_2",
                "out_3",
                "out_4",
                "out_5",
                "out_6",
                "out_7",
                "cluster_ico",
                "dma_in_0",
                "dma_in_1",
                "dma_in_2",
                "dma_in_3",
                "ext2loc_itf",
                "ext_counter_0[11]",
                "ext_counter_1[11]",
                "ext_counter_2[11]",
                "ext_counter_3[11]",
                "ext_counter_0[12]",
                "ext_counter_1[12]",
                "ext_counter_2[12]",
                "ext_counter_3[12]",
                "ext_counter_0[13]",
                "ext_counter_1[13]",
                "ext_counter_2[13]",
                "ext_counter_3[13]",
                "ext_counter_0[14]",
                "ext_counter_1[14]",
                "ext_counter_2[14]",
                "ext_counter_3[14]",
                "ext_counter_0[15]",
                "ext_counter_1[15]",
                "ext_counter_2[15]",
                "ext_counter_3[15]",
                "data_pe_0",
                "data_pe_1",
                "data_pe_2",
                "data_pe_3"
              ],
              "vp_bindings": [
                [
                  "self->dma_in_0",
                  "interleaver->in_4"
                ],
                [
                  "self->dma_in_1",
                  "interleaver->in_5"
                ],
                [
                  "self->dma_in_2",
                  "interleaver->in_6"
                ],
                [
                  "self->dma_in_3",
                  "interleaver->in_7"
                ],
                [
                  "self->ext2loc_itf",
                  "ext2loc->input"
                ],
                [
                  "self->ext_counter_0[11]",
                  "pe0_ico->nb_read[1]"
                ],
                [
                  "self->ext_counter_1[11]",
                  "pe1_ico->nb_read[1]"
                ],
                [
                  "self->ext_counter_2[11]",
                  "pe2_ico->nb_read[1]"
                ],
                [
                  "self->ext_counter_3[11]",
                  "pe3_ico->nb_read[1]"
                ],
                [
                  "self->ext_counter_0[12]",
                  "pe0_ico->nb_write[1]"
                ],
                [
                  "self->ext_counter_1[12]",
                  "pe1_ico->nb_write[1]"
                ],
                [
                  "self->ext_counter_2[12]",
                  "pe2_ico->nb_write[1]"
                ],
                [
                  "self->ext_counter_3[12]",
                  "pe3_ico->nb_write[1]"
                ],
                [
                  "self->ext_counter_0[13]",
                  "pe0_ico->read_stalls[1]"
                ],
                [
                  "self->ext_counter_1[13]",
                  "pe1_ico->read_stalls[1]"
                ],
                [
                  "self->ext_counter_2[13]",
                  "pe2_ico->read_stalls[1]"
                ],
                [
                  "self->ext_counter_3[13]",
                  "pe3_ico->read_stalls[1]"
                ],
                [
                  "self->ext_counter_0[14]",
                  "pe0_ico->write_stalls[1]"
                ],
                [
                  "self->ext_counter_1[14]",
                  "pe1_ico->write_stalls[1]"
                ],
                [
                  "self->ext_counter_2[14]",
                  "pe2_ico->write_stalls[1]"
                ],
                [
                  "self->ext_counter_3[14]",
                  "pe3_ico->write_stalls[1]"
                ],
                [
                  "self->ext_counter_0[15]",
                  "pe0_ico->stalls[0]"
                ],
                [
                  "self->ext_counter_1[15]",
                  "pe1_ico->stalls[0]"
                ],
                [
                  "self->ext_counter_2[15]",
                  "pe2_ico->stalls[0]"
                ],
                [
                  "self->ext_counter_3[15]",
                  "pe3_ico->stalls[0]"
                ],
                [
                  "self->data_pe_0",
                  "pe0_ico->input"
                ],
                [
                  "self->data_pe_1",
                  "pe1_ico->input"
                ],
                [
                  "self->data_pe_2",
                  "pe2_ico->input"
                ],
                [
                  "self->data_pe_3",
                  "pe3_ico->input"
                ],
                [
                  "pe0_ico->dma",
                  "self->dma_0"
                ],
                [
                  "pe0_ico->dma_alias",
                  "self->dma_alias_0"
                ],
                [
                  "pe0_ico->event_unit",
                  "self->event_unit_0"
                ],
                [
                  "pe0_ico->event_unit_alias",
                  "self->event_unit_alias_0"
                ],
                [
                  "pe0_ico->cluster_ico",
                  "self->cluster_ico"
                ],
                [
                  "pe0_ico->l1",
                  "interleaver->in_0"
                ],
                [
                  "pe0_ico->l1_alias",
                  "interleaver->in_0"
                ],
                [
                  "pe0_ico->l1_ts",
                  "interleaver->ts_in_0"
                ],
                [
                  "pe0_ico->l1_ts_alias",
                  "interleaver->ts_in_0"
                ],
                [
                  "pe1_ico->dma",
                  "self->dma_1"
                ],
                [
                  "pe1_ico->dma_alias",
                  "self->dma_alias_1"
                ],
                [
                  "pe1_ico->event_unit",
                  "self->event_unit_1"
                ],
                [
                  "pe1_ico->event_unit_alias",
                  "self->event_unit_alias_1"
                ],
                [
                  "pe1_ico->cluster_ico",
                  "self->cluster_ico"
                ],
                [
                  "pe1_ico->l1",
                  "interleaver->in_1"
                ],
                [
                  "pe1_ico->l1_alias",
                  "interleaver->in_1"
                ],
                [
                  "pe1_ico->l1_ts",
                  "interleaver->ts_in_1"
                ],
                [
                  "pe1_ico->l1_ts_alias",
                  "interleaver->ts_in_1"
                ],
                [
                  "pe2_ico->dma",
                  "self->dma_2"
                ],
                [
                  "pe2_ico->dma_alias",
                  "self->dma_alias_2"
                ],
                [
                  "pe2_ico->event_unit",
                  "self->event_unit_2"
                ],
                [
                  "pe2_ico->event_unit_alias",
                  "self->event_unit_alias_2"
                ],
                [
                  "pe2_ico->cluster_ico",
                  "self->cluster_ico"
                ],
                [
                  "pe2_ico->l1",
                  "interleaver->in_2"
                ],
                [
                  "pe2_ico->l1_alias",
                  "interleaver->in_2"
                ],
                [
                  "pe2_ico->l1_ts",
                  "interleaver->ts_in_2"
                ],
                [
                  "pe2_ico->l1_ts_alias",
                  "interleaver->ts_in_2"
                ],
                [
                  "pe3_ico->dma",
                  "self->dma_3"
                ],
                [
                  "pe3_ico->dma_alias",
                  "self->dma_alias_3"
                ],
                [
                  "pe3_ico->event_unit",
                  "self->event_unit_3"
                ],
                [
                  "pe3_ico->event_unit_alias",
                  "self->event_unit_alias_3"
                ],
                [
                  "pe3_ico->cluster_ico",
                  "self->cluster_ico"
                ],
                [
                  "pe3_ico->l1",
                  "interleaver->in_3"
                ],
                [
                  "pe3_ico->l1_alias",
                  "interleaver->in_3"
                ],
                [
                  "pe3_ico->l1_ts",
                  "interleaver->ts_in_3"
                ],
                [
                  "pe3_ico->l1_ts_alias",
                  "interleaver->ts_in_3"
                ],
                [
                  "interleaver->out_0",
                  "self->out_0"
                ],
                [
                  "interleaver->out_1",
                  "self->out_1"
                ],
                [
                  "interleaver->out_2",
                  "self->out_2"
                ],
                [
                  "interleaver->out_3",
                  "self->out_3"
                ],
                [
                  "interleaver->out_4",
                  "self->out_4"
                ],
                [
                  "interleaver->out_5",
                  "self->out_5"
                ],
                [
                  "interleaver->out_6",
                  "self->out_6"
                ],
                [
                  "interleaver->out_7",
                  "self->out_7"
                ],
                [
                  "ext2loc->out",
                  "interleaver->in_4"
                ]
              ],
              "pe0_ico": {
                "vp_class": "interco/router",
                "bandwidth": 4,
                "latency": 0,
                "id": 0,
                "mappings": {
                  "l1": {
                    "base": "0x10000000",
                    "size": "0x00010000",
                    "remove_offset": "0x10000000",
                    "id": 0
                  },
                  "l1_ts": {
                    "base": "0x10100000",
                    "size": "0x00010000",
                    "remove_offset": "0x10100000",
                    "id": 0
                  },
                  "event_unit": {
                    "base": "0x10204000",
                    "size": "0x00000400",
                    "remove_offset": "0x10204000",
                    "id": 1
                  },
                  "dma": {
                    "base": "0x10204400",
                    "size": "0x00000400",
                    "remove_offset": "0x10204400",
                    "id": 1
                  },
                  "l1_alias": {
                    "base": "0x1b000000",
                    "size": "0x00010000",
                    "remove_offset": "0x1b000000",
                    "id": 0
                  },
                  "l1_ts_alias": {
                    "base": "0x1b100000",
                    "size": "0x00010000",
                    "remove_offset": "0x1b100000",
                    "id": 0
                  },
                  "event_unit_alias": {
                    "base": "0x1b204000",
                    "size": "0x00000400",
                    "remove_offset": "0x1b204000",
                    "id": 1
                  },
                  "dma_alias": {
                    "base": "0x1b204400",
                    "size": "0x00000400",
                    "remove_offset": "0x1b204400",
                    "id": 1
                  },
                  "cluster_ico": {
                    "id": 1
                  }
                },
                "vp_ports": [
                  "dma",
                  "dma_alias",
                  "event_unit",
                  "event_unit_alias",
                  "cluster_ico",
                  "l1",
                  "l1_alias",
                  "l1_ts",
                  "l1_ts_alias",
                  "nb_read[1]",
                  "nb_write[1]",
                  "read_stalls[1]",
                  "write_stalls[1]",
                  "stalls[0]",
                  "input"
                ]
              },
              "pe1_ico": {
                "vp_class": "interco/router",
                "bandwidth": 4,
                "latency": 0,
                "id": 0,
                "mappings": {
                  "l1": {
                    "base": "0x10000000",
                    "size": "0x00010000",
                    "remove_offset": "0x10000000",
                    "id": 0
                  },
                  "l1_ts": {
                    "base": "0x10100000",
                    "size": "0x00010000",
                    "remove_offset": "0x10100000",
                    "id": 0
                  },
                  "event_unit": {
                    "base": "0x10204000",
                    "size": "0x00000400",
                    "remove_offset": "0x10204000",
                    "id": 1
                  },
                  "dma": {
                    "base": "0x10204400",
                    "size": "0x00000400",
                    "remove_offset": "0x10204400",
                    "id": 1
                  },
                  "l1_alias": {
                    "base": "0x1b000000",
                    "size": "0x00010000",
                    "remove_offset": "0x1b000000",
                    "id": 0
                  },
                  "l1_ts_alias": {
                    "base": "0x1b100000",
                    "size": "0x00010000",
                    "remove_offset": "0x1b100000",
                    "id": 0
                  },
                  "event_unit_alias": {
                    "base": "0x1b204000",
                    "size": "0x00000400",
                    "remove_offset": "0x1b204000",
                    "id": 1
                  },
                  "dma_alias": {
                    "base": "0x1b204400",
                    "size": "0x00000400",
                    "remove_offset": "0x1b204400",
                    "id": 1
                  },
                  "cluster_ico": {
                    "id": 1
                  }
                },
                "vp_ports": [
                  "dma",
                  "dma_alias",
                  "event_unit",
                  "event_unit_alias",
                  "cluster_ico",
                  "l1",
                  "l1_alias",
                  "l1_ts",
                  "l1_ts_alias",
                  "nb_read[1]",
                  "nb_write[1]",
                  "read_stalls[1]",
                  "write_stalls[1]",
                  "stalls[0]",
                  "input"
                ]
              },
              "pe2_ico": {
                "vp_class": "interco/router",
                "bandwidth": 4,
                "latency": 0,
                "id": 0,
                "mappings": {
                  "l1": {
                    "base": "0x10000000",
                    "size": "0x00010000",
                    "remove_offset": "0x10000000",
                    "id": 0
                  },
                  "l1_ts": {
                    "base": "0x10100000",
                    "size": "0x00010000",
                    "remove_offset": "0x10100000",
                    "id": 0
                  },
                  "event_unit": {
                    "base": "0x10204000",
                    "size": "0x00000400",
                    "remove_offset": "0x10204000",
                    "id": 1
                  },
                  "dma": {
                    "base": "0x10204400",
                    "size": "0x00000400",
                    "remove_offset": "0x10204400",
                    "id": 1
                  },
                  "l1_alias": {
                    "base": "0x1b000000",
                    "size": "0x00010000",
                    "remove_offset": "0x1b000000",
                    "id": 0
                  },
                  "l1_ts_alias": {
                    "base": "0x1b100000",
                    "size": "0x00010000",
                    "remove_offset": "0x1b100000",
                    "id": 0
                  },
                  "event_unit_alias": {
                    "base": "0x1b204000",
                    "size": "0x00000400",
                    "remove_offset": "0x1b204000",
                    "id": 1
                  },
                  "dma_alias": {
                    "base": "0x1b204400",
                    "size": "0x00000400",
                    "remove_offset": "0x1b204400",
                    "id": 1
                  },
                  "cluster_ico": {
                    "id": 1
                  }
                },
                "vp_ports": [
                  "dma",
                  "dma_alias",
                  "event_unit",
                  "event_unit_alias",
                  "cluster_ico",
                  "l1",
                  "l1_alias",
                  "l1_ts",
                  "l1_ts_alias",
                  "nb_read[1]",
                  "nb_write[1]",
                  "read_stalls[1]",
                  "write_stalls[1]",
                  "stalls[0]",
                  "input"
                ]
              },
              "pe3_ico": {
                "vp_class": "interco/router",
                "bandwidth": 4,
                "latency": 0,
                "id": 0,
                "mappings": {
                  "l1": {
                    "base": "0x10000000",
                    "size": "0x00010000",
                    "remove_offset": "0x10000000",
                    "id": 0
                  },
                  "l1_ts": {
                    "base": "0x10100000",
                    "size": "0x00010000",
                    "remove_offset": "0x10100000",
                    "id": 0
                  },
                  "event_unit": {
                    "base": "0x10204000",
                    "size": "0x00000400",
                    "remove_offset": "0x10204000",
                    "id": 1
                  },
                  "dma": {
                    "base": "0x10204400",
                    "size": "0x00000400",
                    "remove_offset": "0x10204400",
                    "id": 1
                  },
                  "l1_alias": {
                    "base": "0x1b000000",
                    "size": "0x00010000",
                    "remove_offset": "0x1b000000",
                    "id": 0
                  },
                  "l1_ts_alias": {
                    "base": "0x1b100000",
                    "size": "0x00010000",
                    "remove_offset": "0x1b100000",
                    "id": 0
                  },
                  "event_unit_alias": {
                    "base": "0x1b204000",
                    "size": "0x00000400",
                    "remove_offset": "0x1b204000",
                    "id": 1
                  },
                  "dma_alias": {
                    "base": "0x1b204400",
                    "size": "0x00000400",
                    "remove_offset": "0x1b204400",
                    "id": 1
                  },
                  "cluster_ico": {
                    "id": 1
                  }
                },
                "vp_ports": [
                  "dma",
                  "dma_alias",
                  "event_unit",
                  "event_unit_alias",
                  "cluster_ico",
                  "l1",
                  "l1_alias",
                  "l1_ts",
                  "l1_ts_alias",
                  "nb_read[1]",
                  "nb_write[1]",
                  "read_stalls[1]",
                  "write_stalls[1]",
                  "stalls[0]",
                  "input"
                ]
              },
              "interleaver": {
                "vp_class": "pulp/cluster/l1_interleaver",
                "nb_slaves": 8,
                "nb_masters": 8,
                "stage_bits": 0,
                "interleaving_bits": 2,
                "vp_ports": [
                  "out_0",
                  "out_1",
                  "out_2",
                  "out_3",
                  "out_4",
                  "out_5",
                  "out_6",
                  "out_7",
                  "in_4",
                  "in_5",
                  "in_6",
                  "in_7",
                  "in_0",
                  "in_1",
                  "in_2",
                  "in_3",
                  "ts_in_0",
                  "ts_in_1",
                  "ts_in_2",
                  "ts_in_3"
                ]
              },
              "ext2loc": {
                "vp_class": "interco/converter",
                "output_width": 4,
                "output_align": 4,
                "vp_ports": [
                  "out",
                  "input"
                ]
              }
            },
            "l1": {
              "vp_class": null,
              "size": 65536,
              "alias": true,
              "has_l1_alias": true,
              "alias_base": "0x1B000000",
              "map_base": "0x10000000",
              "nb_banks": 8,
              "vp_comps": [
                "bank0",
                "bank1",
                "bank2",
                "bank3",
                "bank4",
                "bank5",
                "bank6",
                "bank7"
              ],
              "vp_ports": [
                "in_0",
                "in_1",
                "in_2",
                "in_3",
                "in_4",
                "in_5",
                "in_6",
                "in_7"
              ],
              "vp_bindings": [
                [
                  "self->in_0",
                  "bank0->input"
                ],
                [
                  "self->in_1",
                  "bank1->input"
                ],
                [
                  "self->in_2",
                  "bank2->input"
                ],
                [
                  "self->in_3",
                  "bank3->input"
                ],
                [
                  "self->in_4",
                  "bank4->input"
                ],
                [
                  "self->in_5",
                  "bank5->input"
                ],
                [
                  "self->in_6",
                  "bank6->input"
                ],
                [
                  "self->in_7",
                  "bank7->input"
                ]
              ],
              "bank0": {
                "size": 8192,
                "vp_class": "memory/memory",
                "vp_ports": [
                  "input"
                ]
              },
              "bank1": {
                "size": 8192,
                "vp_class": "memory/memory",
                "vp_ports": [
                  "input"
                ]
              },
              "bank2": {
                "size": 8192,
                "vp_class": "memory/memory",
                "vp_ports": [
                  "input"
                ]
              },
              "bank3": {
                "size": 8192,
                "vp_class": "memory/memory",
                "vp_ports": [
                  "input"
                ]
              },
              "bank4": {
                "size": 8192,
                "vp_class": "memory/memory",
                "vp_ports": [
                  "input"
                ]
              },
              "bank5": {
                "size": 8192,
                "vp_class": "memory/memory",
                "vp_ports": [
                  "input"
                ]
              },
              "bank6": {
                "size": 8192,
                "vp_class": "memory/memory",
                "vp_ports": [
                  "input"
                ]
              },
              "bank7": {
                "size": 8192,
                "vp_class": "memory/memory",
                "vp_ports": [
                  "input"
                ]
              }
            },
            "icache": {
              "version": 1,
              "size": 4096,
              "line_size": 16,
              "banking_factor": 4,
              "ports": 8,
              "ways": 1,
              "enabled": true
            },
            "dma": {
              "version": 6,
              "hal_files": [
                "hal/dma/mchan_v6.h"
              ],
              "archi_files": [
                "archi/dma/mchan_v6.h"
              ],
              "vp_class": "pulp/mchan/mchan_v6",
              "nb_channels": 5,
              "core_queue_depth": 2,
              "global_queue_depth": 8,
              "is_64": false,
              "max_nb_ext_read_req": 8,
              "max_nb_ext_write_req": 8,
              "max_burst_length": 256,
              "nb_loc_ports": 4,
              "tcdm_addr_width": 16,
              "vp_ports": [
                "ext_irq_itf",
                "event_itf_0",
                "event_itf_1",
                "event_itf_2",
                "event_itf_3",
                "irq_itf_0",
                "irq_itf_1",
                "irq_itf_2",
                "irq_itf_3",
                "ext_itf",
                "loc_itf_0",
                "loc_itf_1",
                "loc_itf_2",
                "loc_itf_3",
                "in_4",
                "in_0",
                "in_1",
                "in_2",
                "in_3"
              ]
            },
            "cluster_ctrl": {
              "version": 2,
              "vp_class": "pulp/cluster/cluster_ctrl_v2",
              "hal_files": [
                "hal/cluster_ctrl/cluster_ctrl_v2.h"
              ],
              "archi_files": [
                "archi/cluster_ctrl/cluster_ctrl_v2.h"
              ],
              "nb_core": 4,
              "vp_ports": [
                "bootaddr_0",
                "bootaddr_1",
                "bootaddr_2",
                "bootaddr_3",
                "fetchen_0",
                "fetchen_1",
                "fetchen_2",
                "fetchen_3",
                "halt_0",
                "halt_1",
                "halt_2",
                "halt_3",
                "input",
                "core_halt_0",
                "core_halt_1",
                "core_halt_2",
                "core_halt_3"
              ]
            },
            "event_unit": {
              "version": 3,
              "nb_core": 4,
              "vp_class": "pulp/event_unit/eu_v3",
              "hal_files": [
                "hal/eu/eu_v3.h"
              ],
              "archi_files": [
                "archi/eu/eu_v3.h"
              ],
              "regmap": {
                "areas": {
                  "global": {
                    "cores": {
                      "offset": "0x0000",
                      "size": "0x0400",
                      "areas": {
                        "core": {
                          "offset": "0x0000",
                          "size": "0x0040",
                          "number": 16
                        }
                      }
                    },
                    "barriers": {
                      "offset": "0x0400",
                      "size": "0x0200",
                      "areas": {
                        "barrier": {
                          "offset": "0x0000",
                          "size": "0x0020",
                          "number": 16
                        }
                      }
                    },
                    "sw_events": {
                      "offset": "0x0600",
                      "size": "0x0100"
                    },
                    "soc_events": {
                      "offset": "0x0700",
                      "size": "0x0080"
                    },
                    "ext_events": {
                      "offset": "0x0780",
                      "size": "0x0080"
                    },
                    "mutex": {
                      "size": "0x0040"
                    },
                    "dispatch": {
                      "size": "0x0040"
                    }
                  },
                  "demux": {
                    "core": {
                      "offset": "0x0000",
                      "size": "0x0040"
                    },
                    "dispatch": {
                      "offset": "0x0080",
                      "size": "0x0040"
                    },
                    "mutex": {
                      "offset": "0x00C0",
                      "size": "0x0040"
                    },
                    "sw_events": {
                      "offset": "0x0100",
                      "size": "0x0100"
                    },
                    "barriers": {
                      "offset": "0x0200",
                      "size": "0x0200"
                    }
                  }
                },
                "registers": {
                  "mask": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x00",
                    "width": 32
                  },
                  "mask_and": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x04",
                    "width": 32
                  },
                  "mask_or": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x08",
                    "width": 32
                  },
                  "mask_irq": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x0C",
                    "width": 32
                  },
                  "mask_irq_and": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x10",
                    "width": 32
                  },
                  "mask_irq_or": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x14",
                    "width": 32
                  },
                  "status": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x18",
                    "width": 32
                  },
                  "buffer": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x1C",
                    "width": 32
                  },
                  "buffer_masked": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x20",
                    "width": 32
                  },
                  "buffer_irq_masked": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x24",
                    "width": 32
                  },
                  "buffer_clear": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x28",
                    "width": 32
                  },
                  "sw_events_mask": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x2C",
                    "width": 32
                  },
                  "sw_events_mask_and": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x30",
                    "width": 32
                  },
                  "sw_events_mask_or": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x34",
                    "width": 32
                  },
                  "event_wait": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x38",
                    "width": 32
                  },
                  "event_wait_clear": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x3C",
                    "width": 32
                  },
                  "trigg_sw_event": {
                    "areas": [
                      "demux/sw_events",
                      "global/sw_events"
                    ],
                    "offset": "0x00",
                    "width": 32,
                    "number": 16
                  },
                  "trigg_sw_event_wait": {
                    "areas": [
                      "demux/sw_events",
                      "global/sw_events"
                    ],
                    "offset": "0x40",
                    "width": 32,
                    "number": 16
                  },
                  "trigg_sw_event_wait_clear": {
                    "areas": [
                      "demux/sw_events",
                      "global/sw_events"
                    ],
                    "offset": "0x80",
                    "width": 32,
                    "number": 16
                  },
                  "soc_events_current_event": {
                    "areas": [
                      "global/soc_events"
                    ],
                    "offset": "0x00",
                    "width": 32,
                    "bitfield": {
                      "event_id": {
                        "bit": 0,
                        "width": 9
                      },
                      "valid": {
                        "bit": 31,
                        "width": 1
                      }
                    }
                  },
                  "barr_trigger_mask": {
                    "areas": [
                      "demux/barriers",
                      "global/barriers"
                    ],
                    "offset": "0x00",
                    "width": 32
                  },
                  "barr_status": {
                    "areas": [
                      "demux/barriers",
                      "global/barriers"
                    ],
                    "offset": "0x04",
                    "width": 32
                  },
                  "barr_status_summary": {
                    "areas": [
                      "demux/barriers",
                      "global/barriers"
                    ],
                    "offset": "0x08",
                    "width": 32
                  },
                  "barr_target_mask": {
                    "areas": [
                      "demux/barriers",
                      "global/barriers"
                    ],
                    "offset": "0x0C",
                    "width": 32
                  },
                  "barr_trigger": {
                    "areas": [
                      "demux/barriers",
                      "global/barriers"
                    ],
                    "offset": "0x10",
                    "width": 32
                  },
                  "barr_trigger_self": {
                    "areas": [
                      "demux/barriers",
                      "global/barriers"
                    ],
                    "offset": "0x14",
                    "width": 32
                  },
                  "barr_trigger_wait": {
                    "areas": [
                      "demux/barriers",
                      "global/barriers"
                    ],
                    "offset": "0x18",
                    "width": 32
                  },
                  "barr_trigger_wait_clear": {
                    "areas": [
                      "demux/barriers",
                      "global/barriers"
                    ],
                    "offset": "0x1C",
                    "width": 32
                  },
                  "dispatch_fifo_access": {
                    "areas": [
                      "demux/dispatch",
                      "global/dispatch"
                    ],
                    "offset": "0x00",
                    "width": 32
                  },
                  "dispatch_team_config": {
                    "areas": [
                      "demux/dispatch",
                      "global/dispatch"
                    ],
                    "offset": "0x04",
                    "width": 32
                  }
                }
              },
              "properties": {
                "dispatch": {
                  "size": 8
                },
                "mutex": {
                  "nb_mutexes": 1
                },
                "barriers": {
                  "nb_barriers": 8
                },
                "soc_event": {
                  "nb_fifo_events": 8,
                  "fifo_event": 27
                },
                "events": {
                  "barrier": 16,
                  "mutex": 17,
                  "dispatch": 18
                }
              },
              "vp_ports": [
                "irq_req_0",
                "irq_req_1",
                "irq_req_2",
                "irq_req_3",
                "input",
                "demux_in_0",
                "demux_in_1",
                "demux_in_2",
                "demux_in_3",
                "in_event_8_pe_0",
                "in_event_8_pe_1",
                "in_event_8_pe_2",
                "in_event_8_pe_3",
                "in_event_9_pe_0",
                "in_event_9_pe_1",
                "in_event_9_pe_2",
                "in_event_9_pe_3",
                "in_event_22_pe_0",
                "in_event_22_pe_1",
                "in_event_22_pe_2",
                "in_event_22_pe_3",
                "in_event_10_pe_0",
                "in_event_10_pe_1",
                "in_event_10_pe_2",
                "in_event_10_pe_3",
                "in_event_11_pe_0",
                "in_event_11_pe_1",
                "in_event_11_pe_2",
                "in_event_11_pe_3",
                "irq_ack_0",
                "irq_ack_1",
                "irq_ack_2",
                "irq_ack_3"
              ]
            },
            "timer": {
              "version": 2,
              "vp_class": "pulp/timer/timer_v2",
              "hal_files": [
                "hal/timer/timer_v2.h"
              ],
              "archi_files": [
                "archi/timer/timer_v2.h"
              ],
              "vp_ports": [
                "irq_itf_0",
                "irq_itf_1",
                "input"
              ]
            },
            "icache_ctrl": {
              "version": 2,
              "vp_class": "pulp/icache_ctrl/icache_ctrl_v2",
              "hal_files": [
                "hal/icache/icache_ctrl_v2.h"
              ],
              "vp_ports": [
                "input"
              ]
            },
            "pe": {
              "version": "ri5cyv2",
              "archi": "riscv",
              "implementation": "ri5cy",
              "gv_isa": [
                "--pulpv2",
                "--pulp",
                "--rv32m",
                "--itc-external-req"
              ],
              "march": "imcXpulpv2",
              "isa": "rv32imcXpulpv2",
              "priv_version": 1.9,
              "perf_counters": true,
              "features": [
                "misaligned",
                "perf"
              ],
              "hal_files": [
                "hal/riscv/riscv_v4.h",
                "hal/riscv/builtins_v2.h",
                "hal/riscv/builtins_v2_emu.h",
                "hal/riscv/types.h"
              ],
              "archi_files": [
                "archi/riscv/priv_1_9.h",
                "archi/riscv/pcer_v1.h"
              ],
              "defines": [
                "ARCHI_CORE_HAS_PULPV2",
                "CORE_PULP_BUILTINS"
              ],
              "vp_class": "cpu/iss/iss",
              "fetch_enable": false,
              "boot_addr": "0x1C000000",
              "power_models": {
                "clock_gated": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "1"
                      },
                      "1.1": {
                        "any": "0.9"
                      }
                    }
                  }
                },
                "insn": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "40"
                      },
                      "1.1": {
                        "any": "30"
                      }
                    }
                  }
                }
              },
              "cluster_id": 0,
              "core_id": 0
            },
            "pe0": {
              "version": "ri5cyv2",
              "archi": "riscv",
              "implementation": "ri5cy",
              "gv_isa": [
                "--pulpv2",
                "--pulp",
                "--rv32m",
                "--itc-external-req"
              ],
              "march": "imcXpulpv2",
              "isa": "rv32imcXpulpv2",
              "priv_version": 1.9,
              "perf_counters": true,
              "features": [
                "misaligned",
                "perf"
              ],
              "hal_files": [
                "hal/riscv/riscv_v4.h",
                "hal/riscv/builtins_v2.h",
                "hal/riscv/builtins_v2_emu.h",
                "hal/riscv/types.h"
              ],
              "archi_files": [
                "archi/riscv/priv_1_9.h",
                "archi/riscv/pcer_v1.h"
              ],
              "defines": [
                "ARCHI_CORE_HAS_PULPV2",
                "CORE_PULP_BUILTINS"
              ],
              "vp_class": "cpu/iss/iss",
              "fetch_enable": null,
              "boot_addr": "0x1c008000",
              "power_models": {
                "clock_gated": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "1"
                      },
                      "1.1": {
                        "any": "0.9"
                      }
                    }
                  }
                },
                "insn": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "40"
                      },
                      "1.1": {
                        "any": "30"
                      }
                    }
                  }
                }
              },
              "cluster_id": 0,
              "core_id": 0,
              "vp_ports": [
                "halt_status",
                "data",
                "fetch",
                "irq_ack",
                "ext_counter[11]",
                "ext_counter[12]",
                "ext_counter[13]",
                "ext_counter[14]",
                "ext_counter[15]",
                "dbg_unit",
                "bootaddr",
                "fetchen",
                "halt",
                "irq_req"
              ]
            },
            "pe1": {
              "version": "ri5cyv2",
              "archi": "riscv",
              "implementation": "ri5cy",
              "gv_isa": [
                "--pulpv2",
                "--pulp",
                "--rv32m",
                "--itc-external-req"
              ],
              "march": "imcXpulpv2",
              "isa": "rv32imcXpulpv2",
              "priv_version": 1.9,
              "perf_counters": true,
              "features": [
                "misaligned",
                "perf"
              ],
              "hal_files": [
                "hal/riscv/riscv_v4.h",
                "hal/riscv/builtins_v2.h",
                "hal/riscv/builtins_v2_emu.h",
                "hal/riscv/types.h"
              ],
              "archi_files": [
                "archi/riscv/priv_1_9.h",
                "archi/riscv/pcer_v1.h"
              ],
              "defines": [
                "ARCHI_CORE_HAS_PULPV2",
                "CORE_PULP_BUILTINS"
              ],
              "vp_class": "cpu/iss/iss",
              "fetch_enable": null,
              "boot_addr": null,
              "power_models": {
                "clock_gated": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "1"
                      },
                      "1.1": {
                        "any": "0.9"
                      }
                    }
                  }
                },
                "insn": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "40"
                      },
                      "1.1": {
                        "any": "30"
                      }
                    }
                  }
                }
              },
              "cluster_id": 0,
              "core_id": 1,
              "vp_ports": [
                "halt_status",
                "data",
                "fetch",
                "irq_ack",
                "ext_counter[11]",
                "ext_counter[12]",
                "ext_counter[13]",
                "ext_counter[14]",
                "ext_counter[15]",
                "dbg_unit",
                "bootaddr",
                "fetchen",
                "halt",
                "irq_req"
              ]
            },
            "pe2": {
              "version": "ri5cyv2",
              "archi": "riscv",
              "implementation": "ri5cy",
              "gv_isa": [
                "--pulpv2",
                "--pulp",
                "--rv32m",
                "--itc-external-req"
              ],
              "march": "imcXpulpv2",
              "isa": "rv32imcXpulpv2",
              "priv_version": 1.9,
              "perf_counters": true,
              "features": [
                "misaligned",
                "perf"
              ],
              "hal_files": [
                "hal/riscv/riscv_v4.h",
                "hal/riscv/builtins_v2.h",
                "hal/riscv/builtins_v2_emu.h",
                "hal/riscv/types.h"
              ],
              "archi_files": [
                "archi/riscv/priv_1_9.h",
                "archi/riscv/pcer_v1.h"
              ],
              "defines": [
                "ARCHI_CORE_HAS_PULPV2",
                "CORE_PULP_BUILTINS"
              ],
              "vp_class": "cpu/iss/iss",
              "fetch_enable": null,
              "boot_addr": null,
              "power_models": {
                "clock_gated": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "1"
                      },
                      "1.1": {
                        "any": "0.9"
                      }
                    }
                  }
                },
                "insn": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "40"
                      },
                      "1.1": {
                        "any": "30"
                      }
                    }
                  }
                }
              },
              "cluster_id": 0,
              "core_id": 2,
              "vp_ports": [
                "halt_status",
                "data",
                "fetch",
                "irq_ack",
                "ext_counter[11]",
                "ext_counter[12]",
                "ext_counter[13]",
                "ext_counter[14]",
                "ext_counter[15]",
                "dbg_unit",
                "bootaddr",
                "fetchen",
                "halt",
                "irq_req"
              ]
            },
            "pe3": {
              "version": "ri5cyv2",
              "archi": "riscv",
              "implementation": "ri5cy",
              "gv_isa": [
                "--pulpv2",
                "--pulp",
                "--rv32m",
                "--itc-external-req"
              ],
              "march": "imcXpulpv2",
              "isa": "rv32imcXpulpv2",
              "priv_version": 1.9,
              "perf_counters": true,
              "features": [
                "misaligned",
                "perf"
              ],
              "hal_files": [
                "hal/riscv/riscv_v4.h",
                "hal/riscv/builtins_v2.h",
                "hal/riscv/builtins_v2_emu.h",
                "hal/riscv/types.h"
              ],
              "archi_files": [
                "archi/riscv/priv_1_9.h",
                "archi/riscv/pcer_v1.h"
              ],
              "defines": [
                "ARCHI_CORE_HAS_PULPV2",
                "CORE_PULP_BUILTINS"
              ],
              "vp_class": "cpu/iss/iss",
              "fetch_enable": null,
              "boot_addr": null,
              "power_models": {
                "clock_gated": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "1"
                      },
                      "1.1": {
                        "any": "0.9"
                      }
                    }
                  }
                },
                "insn": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "40"
                      },
                      "1.1": {
                        "any": "30"
                      }
                    }
                  }
                }
              },
              "cluster_id": 0,
              "core_id": 3,
              "vp_ports": [
                "halt_status",
                "data",
                "fetch",
                "irq_ack",
                "ext_counter[11]",
                "ext_counter[12]",
                "ext_counter[13]",
                "ext_counter[14]",
                "ext_counter[15]",
                "dbg_unit",
                "bootaddr",
                "fetchen",
                "halt",
                "irq_req"
              ]
            }
          },
          "cluster_1": {
            "version": 5,
            "nb_pe": 4,
            "vp_class": "pulp/cluster/cluster",
            "vp_comps": [
              "cluster_ico",
              "demux_periph_ico",
              "periph_ico",
              "l1_ico",
              "l1",
              "dma",
              "cluster_ctrl",
              "event_unit",
              "timer",
              "icache_ctrl",
              "pe0",
              "pe1",
              "pe2",
              "pe3"
            ],
            "vp_ports": [
              "input",
              "dma_irq",
              "soc",
              "soc",
              "clock",
              "input"
            ],
            "vp_bindings": [
              [
                "self->input",
                "cluster_ico->input"
              ],
              [
                "cluster_ico->soc",
                "self->soc"
              ],
              [
                "cluster_ico->l1",
                "l1_ico->ext2loc_itf"
              ],
              [
                "cluster_ico->periph_ico",
                "periph_ico->input"
              ],
              [
                "cluster_ico->periph_ico_alias",
                "periph_ico->input"
              ],
              [
                "periph_ico->icache_ctrl",
                "icache_ctrl->input"
              ],
              [
                "periph_ico->event_unit",
                "event_unit->input"
              ],
              [
                "periph_ico->cluster_ctrl",
                "cluster_ctrl->input"
              ],
              [
                "periph_ico->timer",
                "timer->input"
              ],
              [
                "periph_ico->dma",
                "dma->in_4"
              ],
              [
                "periph_ico->dbg_unit_0",
                "pe0->dbg_unit"
              ],
              [
                "periph_ico->dbg_unit_1",
                "pe1->dbg_unit"
              ],
              [
                "periph_ico->dbg_unit_2",
                "pe2->dbg_unit"
              ],
              [
                "periph_ico->dbg_unit_3",
                "pe3->dbg_unit"
              ],
              [
                "periph_ico->cluster_ico",
                "cluster_ico->input"
              ],
              [
                "l1_ico->event_unit_0",
                "event_unit->demux_in_0"
              ],
              [
                "l1_ico->event_unit_1",
                "event_unit->demux_in_1"
              ],
              [
                "l1_ico->event_unit_2",
                "event_unit->demux_in_2"
              ],
              [
                "l1_ico->event_unit_3",
                "event_unit->demux_in_3"
              ],
              [
                "l1_ico->event_unit_alias_0",
                "event_unit->demux_in_0"
              ],
              [
                "l1_ico->event_unit_alias_1",
                "event_unit->demux_in_1"
              ],
              [
                "l1_ico->event_unit_alias_2",
                "event_unit->demux_in_2"
              ],
              [
                "l1_ico->event_unit_alias_3",
                "event_unit->demux_in_3"
              ],
              [
                "l1_ico->dma_0",
                "dma->in_0"
              ],
              [
                "l1_ico->dma_1",
                "dma->in_1"
              ],
              [
                "l1_ico->dma_2",
                "dma->in_2"
              ],
              [
                "l1_ico->dma_3",
                "dma->in_3"
              ],
              [
                "l1_ico->dma_alias_0",
                "dma->in_0"
              ],
              [
                "l1_ico->dma_alias_1",
                "dma->in_1"
              ],
              [
                "l1_ico->dma_alias_2",
                "dma->in_2"
              ],
              [
                "l1_ico->dma_alias_3",
                "dma->in_3"
              ],
              [
                "l1_ico->out_0",
                "l1->in_0"
              ],
              [
                "l1_ico->out_1",
                "l1->in_1"
              ],
              [
                "l1_ico->out_2",
                "l1->in_2"
              ],
              [
                "l1_ico->out_3",
                "l1->in_3"
              ],
              [
                "l1_ico->out_4",
                "l1->in_4"
              ],
              [
                "l1_ico->out_5",
                "l1->in_5"
              ],
              [
                "l1_ico->out_6",
                "l1->in_6"
              ],
              [
                "l1_ico->out_7",
                "l1->in_7"
              ],
              [
                "l1_ico->cluster_ico",
                "cluster_ico->input"
              ],
              [
                "dma->ext_irq_itf",
                "self->dma_irq"
              ],
              [
                "dma->ext_irq_itf",
                "event_unit->in_event_22_pe_0"
              ],
              [
                "dma->ext_irq_itf",
                "event_unit->in_event_22_pe_1"
              ],
              [
                "dma->ext_irq_itf",
                "event_unit->in_event_22_pe_2"
              ],
              [
                "dma->ext_irq_itf",
                "event_unit->in_event_22_pe_3"
              ],
              [
                "dma->event_itf_0",
                "event_unit->in_event_8_pe_0"
              ],
              [
                "dma->event_itf_1",
                "event_unit->in_event_8_pe_1"
              ],
              [
                "dma->event_itf_2",
                "event_unit->in_event_8_pe_2"
              ],
              [
                "dma->event_itf_3",
                "event_unit->in_event_8_pe_3"
              ],
              [
                "dma->irq_itf_0",
                "event_unit->in_event_9_pe_0"
              ],
              [
                "dma->irq_itf_1",
                "event_unit->in_event_9_pe_1"
              ],
              [
                "dma->irq_itf_2",
                "event_unit->in_event_9_pe_2"
              ],
              [
                "dma->irq_itf_3",
                "event_unit->in_event_9_pe_3"
              ],
              [
                "dma->ext_itf",
                "cluster_ico->input"
              ],
              [
                "dma->loc_itf_0",
                "l1_ico->dma_in_0"
              ],
              [
                "dma->loc_itf_1",
                "l1_ico->dma_in_1"
              ],
              [
                "dma->loc_itf_2",
                "l1_ico->dma_in_2"
              ],
              [
                "dma->loc_itf_3",
                "l1_ico->dma_in_3"
              ],
              [
                "cluster_ctrl->bootaddr_0",
                "pe0->bootaddr"
              ],
              [
                "cluster_ctrl->bootaddr_1",
                "pe1->bootaddr"
              ],
              [
                "cluster_ctrl->bootaddr_2",
                "pe2->bootaddr"
              ],
              [
                "cluster_ctrl->bootaddr_3",
                "pe3->bootaddr"
              ],
              [
                "cluster_ctrl->fetchen_0",
                "pe0->fetchen"
              ],
              [
                "cluster_ctrl->fetchen_1",
                "pe1->fetchen"
              ],
              [
                "cluster_ctrl->fetchen_2",
                "pe2->fetchen"
              ],
              [
                "cluster_ctrl->fetchen_3",
                "pe3->fetchen"
              ],
              [
                "cluster_ctrl->halt_0",
                "pe0->halt"
              ],
              [
                "cluster_ctrl->halt_1",
                "pe1->halt"
              ],
              [
                "cluster_ctrl->halt_2",
                "pe2->halt"
              ],
              [
                "cluster_ctrl->halt_3",
                "pe3->halt"
              ],
              [
                "event_unit->irq_req_0",
                "pe0->irq_req"
              ],
              [
                "event_unit->irq_req_1",
                "pe1->irq_req"
              ],
              [
                "event_unit->irq_req_2",
                "pe2->irq_req"
              ],
              [
                "event_unit->irq_req_3",
                "pe3->irq_req"
              ],
              [
                "timer->irq_itf_0",
                "event_unit->in_event_10_pe_0"
              ],
              [
                "timer->irq_itf_0",
                "event_unit->in_event_10_pe_1"
              ],
              [
                "timer->irq_itf_0",
                "event_unit->in_event_10_pe_2"
              ],
              [
                "timer->irq_itf_0",
                "event_unit->in_event_10_pe_3"
              ],
              [
                "timer->irq_itf_1",
                "event_unit->in_event_11_pe_0"
              ],
              [
                "timer->irq_itf_1",
                "event_unit->in_event_11_pe_1"
              ],
              [
                "timer->irq_itf_1",
                "event_unit->in_event_11_pe_2"
              ],
              [
                "timer->irq_itf_1",
                "event_unit->in_event_11_pe_3"
              ],
              [
                "pe0->halt_status",
                "cluster_ctrl->core_halt_0"
              ],
              [
                "pe0->data",
                "l1_ico->data_pe_0"
              ],
              [
                "pe0->fetch",
                "cluster_ico->input"
              ],
              [
                "pe0->irq_ack",
                "event_unit->irq_ack_0"
              ],
              [
                "pe0->ext_counter[11]",
                "l1_ico->ext_counter_0[11]"
              ],
              [
                "pe0->ext_counter[12]",
                "l1_ico->ext_counter_0[12]"
              ],
              [
                "pe0->ext_counter[13]",
                "l1_ico->ext_counter_0[13]"
              ],
              [
                "pe0->ext_counter[14]",
                "l1_ico->ext_counter_0[14]"
              ],
              [
                "pe0->ext_counter[15]",
                "l1_ico->ext_counter_0[15]"
              ],
              [
                "pe1->halt_status",
                "cluster_ctrl->core_halt_1"
              ],
              [
                "pe1->data",
                "l1_ico->data_pe_1"
              ],
              [
                "pe1->fetch",
                "cluster_ico->input"
              ],
              [
                "pe1->irq_ack",
                "event_unit->irq_ack_1"
              ],
              [
                "pe1->ext_counter[11]",
                "l1_ico->ext_counter_1[11]"
              ],
              [
                "pe1->ext_counter[12]",
                "l1_ico->ext_counter_1[12]"
              ],
              [
                "pe1->ext_counter[13]",
                "l1_ico->ext_counter_1[13]"
              ],
              [
                "pe1->ext_counter[14]",
                "l1_ico->ext_counter_1[14]"
              ],
              [
                "pe1->ext_counter[15]",
                "l1_ico->ext_counter_1[15]"
              ],
              [
                "pe2->halt_status",
                "cluster_ctrl->core_halt_2"
              ],
              [
                "pe2->data",
                "l1_ico->data_pe_2"
              ],
              [
                "pe2->fetch",
                "cluster_ico->input"
              ],
              [
                "pe2->irq_ack",
                "event_unit->irq_ack_2"
              ],
              [
                "pe2->ext_counter[11]",
                "l1_ico->ext_counter_2[11]"
              ],
              [
                "pe2->ext_counter[12]",
                "l1_ico->ext_counter_2[12]"
              ],
              [
                "pe2->ext_counter[13]",
                "l1_ico->ext_counter_2[13]"
              ],
              [
                "pe2->ext_counter[14]",
                "l1_ico->ext_counter_2[14]"
              ],
              [
                "pe2->ext_counter[15]",
                "l1_ico->ext_counter_2[15]"
              ],
              [
                "pe3->halt_status",
                "cluster_ctrl->core_halt_3"
              ],
              [
                "pe3->data",
                "l1_ico->data_pe_3"
              ],
              [
                "pe3->fetch",
                "cluster_ico->input"
              ],
              [
                "pe3->irq_ack",
                "event_unit->irq_ack_3"
              ],
              [
                "pe3->ext_counter[11]",
                "l1_ico->ext_counter_3[11]"
              ],
              [
                "pe3->ext_counter[12]",
                "l1_ico->ext_counter_3[12]"
              ],
              [
                "pe3->ext_counter[13]",
                "l1_ico->ext_counter_3[13]"
              ],
              [
                "pe3->ext_counter[14]",
                "l1_ico->ext_counter_3[14]"
              ],
              [
                "pe3->ext_counter[15]",
                "l1_ico->ext_counter_3[15]"
              ]
            ],
            "cluster_ico": {
              "vp_class": "interco/router",
              "bandwidth": 4,
              "latency": 2,
              "id": 0,
              "mappings": {
                "l1": {
                  "base": "0x10400000",
                  "size": "0x00010000",
                  "remove_offset": "0x10400000"
                },
                "periph_ico": {
                  "base": "0x10600000",
                  "size": "0x00200000"
                },
                "periph_ico_alias": {
                  "base": "0x1B200000",
                  "size": "0x00200000",
                  "add_offset": "-180355072"
                },
                "soc": {}
              },
              "vp_ports": [
                "soc",
                "l1",
                "periph_ico",
                "periph_ico_alias",
                "input"
              ]
            },
            "demux_periph_ico": {
              "vp_class": "interco/router",
              "bandwidth": 4,
              "latency": 0,
              "id": 0,
              "mappings": {
                "demux_event_unit": {
                  "base": "0x0",
                  "size": "0x00000400"
                }
              }
            },
            "periph_ico": {
              "vp_class": "interco/router",
              "bandwidth": 4,
              "latency": 0,
              "id": 0,
              "mappings": {
                "dbg_unit_0": {
                  "base": "0x10700000",
                  "size": "0x8000",
                  "remove_offset": "0x10700000"
                },
                "dbg_unit_1": {
                  "base": "0x10708000",
                  "size": "0x8000",
                  "remove_offset": "0x10708000"
                },
                "dbg_unit_2": {
                  "base": "0x10710000",
                  "size": "0x8000",
                  "remove_offset": "0x10710000"
                },
                "dbg_unit_3": {
                  "base": "0x10718000",
                  "size": "0x8000",
                  "remove_offset": "0x10718000"
                },
                "cluster_ctrl": {
                  "base": "0x10600000",
                  "size": "0x00000400",
                  "remove_offset": "0x10600000"
                },
                "timer": {
                  "base": "0x10600400",
                  "size": "0x00000400",
                  "remove_offset": "0x10600400"
                },
                "event_unit": {
                  "base": "0x10600800",
                  "size": "0x00000800",
                  "remove_offset": "0x10600800"
                },
                "icache_ctrl": {
                  "base": "0x10601400",
                  "size": "0x00000400",
                  "remove_offset": "0x10601400"
                },
                "dma": {
                  "base": "0x10601800",
                  "size": "0x00000400",
                  "remove_offset": "0x10601800"
                },
                "cluster_ico": {}
              },
              "vp_ports": [
                "icache_ctrl",
                "event_unit",
                "cluster_ctrl",
                "timer",
                "dma",
                "dbg_unit_0",
                "dbg_unit_1",
                "dbg_unit_2",
                "dbg_unit_3",
                "cluster_ico",
                "input"
              ]
            },
            "l1_ico": {
              "vp_class": null,
              "vp_comps": [
                "pe0_ico",
                "pe1_ico",
                "pe2_ico",
                "pe3_ico",
                "interleaver",
                "ext2loc"
              ],
              "vp_ports": [
                "event_unit_0",
                "event_unit_1",
                "event_unit_2",
                "event_unit_3",
                "event_unit_alias_0",
                "event_unit_alias_1",
                "event_unit_alias_2",
                "event_unit_alias_3",
                "dma_0",
                "dma_1",
                "dma_2",
                "dma_3",
                "dma_alias_0",
                "dma_alias_1",
                "dma_alias_2",
                "dma_alias_3",
                "out_0",
                "out_1",
                "out_2",
                "out_3",
                "out_4",
                "out_5",
                "out_6",
                "out_7",
                "cluster_ico",
                "dma_in_0",
                "dma_in_1",
                "dma_in_2",
                "dma_in_3",
                "ext2loc_itf",
                "ext_counter_0[11]",
                "ext_counter_1[11]",
                "ext_counter_2[11]",
                "ext_counter_3[11]",
                "ext_counter_0[12]",
                "ext_counter_1[12]",
                "ext_counter_2[12]",
                "ext_counter_3[12]",
                "ext_counter_0[13]",
                "ext_counter_1[13]",
                "ext_counter_2[13]",
                "ext_counter_3[13]",
                "ext_counter_0[14]",
                "ext_counter_1[14]",
                "ext_counter_2[14]",
                "ext_counter_3[14]",
                "ext_counter_0[15]",
                "ext_counter_1[15]",
                "ext_counter_2[15]",
                "ext_counter_3[15]",
                "data_pe_0",
                "data_pe_1",
                "data_pe_2",
                "data_pe_3"
              ],
              "vp_bindings": [
                [
                  "self->dma_in_0",
                  "interleaver->in_4"
                ],
                [
                  "self->dma_in_1",
                  "interleaver->in_5"
                ],
                [
                  "self->dma_in_2",
                  "interleaver->in_6"
                ],
                [
                  "self->dma_in_3",
                  "interleaver->in_7"
                ],
                [
                  "self->ext2loc_itf",
                  "ext2loc->input"
                ],
                [
                  "self->ext_counter_0[11]",
                  "pe0_ico->nb_read[1]"
                ],
                [
                  "self->ext_counter_1[11]",
                  "pe1_ico->nb_read[1]"
                ],
                [
                  "self->ext_counter_2[11]",
                  "pe2_ico->nb_read[1]"
                ],
                [
                  "self->ext_counter_3[11]",
                  "pe3_ico->nb_read[1]"
                ],
                [
                  "self->ext_counter_0[12]",
                  "pe0_ico->nb_write[1]"
                ],
                [
                  "self->ext_counter_1[12]",
                  "pe1_ico->nb_write[1]"
                ],
                [
                  "self->ext_counter_2[12]",
                  "pe2_ico->nb_write[1]"
                ],
                [
                  "self->ext_counter_3[12]",
                  "pe3_ico->nb_write[1]"
                ],
                [
                  "self->ext_counter_0[13]",
                  "pe0_ico->read_stalls[1]"
                ],
                [
                  "self->ext_counter_1[13]",
                  "pe1_ico->read_stalls[1]"
                ],
                [
                  "self->ext_counter_2[13]",
                  "pe2_ico->read_stalls[1]"
                ],
                [
                  "self->ext_counter_3[13]",
                  "pe3_ico->read_stalls[1]"
                ],
                [
                  "self->ext_counter_0[14]",
                  "pe0_ico->write_stalls[1]"
                ],
                [
                  "self->ext_counter_1[14]",
                  "pe1_ico->write_stalls[1]"
                ],
                [
                  "self->ext_counter_2[14]",
                  "pe2_ico->write_stalls[1]"
                ],
                [
                  "self->ext_counter_3[14]",
                  "pe3_ico->write_stalls[1]"
                ],
                [
                  "self->ext_counter_0[15]",
                  "pe0_ico->stalls[0]"
                ],
                [
                  "self->ext_counter_1[15]",
                  "pe1_ico->stalls[0]"
                ],
                [
                  "self->ext_counter_2[15]",
                  "pe2_ico->stalls[0]"
                ],
                [
                  "self->ext_counter_3[15]",
                  "pe3_ico->stalls[0]"
                ],
                [
                  "self->data_pe_0",
                  "pe0_ico->input"
                ],
                [
                  "self->data_pe_1",
                  "pe1_ico->input"
                ],
                [
                  "self->data_pe_2",
                  "pe2_ico->input"
                ],
                [
                  "self->data_pe_3",
                  "pe3_ico->input"
                ],
                [
                  "pe0_ico->dma",
                  "self->dma_0"
                ],
                [
                  "pe0_ico->dma_alias",
                  "self->dma_alias_0"
                ],
                [
                  "pe0_ico->event_unit",
                  "self->event_unit_0"
                ],
                [
                  "pe0_ico->event_unit_alias",
                  "self->event_unit_alias_0"
                ],
                [
                  "pe0_ico->cluster_ico",
                  "self->cluster_ico"
                ],
                [
                  "pe0_ico->l1",
                  "interleaver->in_0"
                ],
                [
                  "pe0_ico->l1_alias",
                  "interleaver->in_0"
                ],
                [
                  "pe0_ico->l1_ts",
                  "interleaver->ts_in_0"
                ],
                [
                  "pe0_ico->l1_ts_alias",
                  "interleaver->ts_in_0"
                ],
                [
                  "pe1_ico->dma",
                  "self->dma_1"
                ],
                [
                  "pe1_ico->dma_alias",
                  "self->dma_alias_1"
                ],
                [
                  "pe1_ico->event_unit",
                  "self->event_unit_1"
                ],
                [
                  "pe1_ico->event_unit_alias",
                  "self->event_unit_alias_1"
                ],
                [
                  "pe1_ico->cluster_ico",
                  "self->cluster_ico"
                ],
                [
                  "pe1_ico->l1",
                  "interleaver->in_1"
                ],
                [
                  "pe1_ico->l1_alias",
                  "interleaver->in_1"
                ],
                [
                  "pe1_ico->l1_ts",
                  "interleaver->ts_in_1"
                ],
                [
                  "pe1_ico->l1_ts_alias",
                  "interleaver->ts_in_1"
                ],
                [
                  "pe2_ico->dma",
                  "self->dma_2"
                ],
                [
                  "pe2_ico->dma_alias",
                  "self->dma_alias_2"
                ],
                [
                  "pe2_ico->event_unit",
                  "self->event_unit_2"
                ],
                [
                  "pe2_ico->event_unit_alias",
                  "self->event_unit_alias_2"
                ],
                [
                  "pe2_ico->cluster_ico",
                  "self->cluster_ico"
                ],
                [
                  "pe2_ico->l1",
                  "interleaver->in_2"
                ],
                [
                  "pe2_ico->l1_alias",
                  "interleaver->in_2"
                ],
                [
                  "pe2_ico->l1_ts",
                  "interleaver->ts_in_2"
                ],
                [
                  "pe2_ico->l1_ts_alias",
                  "interleaver->ts_in_2"
                ],
                [
                  "pe3_ico->dma",
                  "self->dma_3"
                ],
                [
                  "pe3_ico->dma_alias",
                  "self->dma_alias_3"
                ],
                [
                  "pe3_ico->event_unit",
                  "self->event_unit_3"
                ],
                [
                  "pe3_ico->event_unit_alias",
                  "self->event_unit_alias_3"
                ],
                [
                  "pe3_ico->cluster_ico",
                  "self->cluster_ico"
                ],
                [
                  "pe3_ico->l1",
                  "interleaver->in_3"
                ],
                [
                  "pe3_ico->l1_alias",
                  "interleaver->in_3"
                ],
                [
                  "pe3_ico->l1_ts",
                  "interleaver->ts_in_3"
                ],
                [
                  "pe3_ico->l1_ts_alias",
                  "interleaver->ts_in_3"
                ],
                [
                  "interleaver->out_0",
                  "self->out_0"
                ],
                [
                  "interleaver->out_1",
                  "self->out_1"
                ],
                [
                  "interleaver->out_2",
                  "self->out_2"
                ],
                [
                  "interleaver->out_3",
                  "self->out_3"
                ],
                [
                  "interleaver->out_4",
                  "self->out_4"
                ],
                [
                  "interleaver->out_5",
                  "self->out_5"
                ],
                [
                  "interleaver->out_6",
                  "self->out_6"
                ],
                [
                  "interleaver->out_7",
                  "self->out_7"
                ],
                [
                  "ext2loc->out",
                  "interleaver->in_4"
                ]
              ],
              "pe0_ico": {
                "vp_class": "interco/router",
                "bandwidth": 4,
                "latency": 0,
                "id": 0,
                "mappings": {
                  "l1": {
                    "base": "0x10400000",
                    "size": "0x00010000",
                    "remove_offset": "0x10400000",
                    "id": 0
                  },
                  "l1_ts": {
                    "base": "0x10500000",
                    "size": "0x00010000",
                    "remove_offset": "0x10500000",
                    "id": 0
                  },
                  "event_unit": {
                    "base": "0x10604000",
                    "size": "0x00000400",
                    "remove_offset": "0x10604000",
                    "id": 1
                  },
                  "dma": {
                    "base": "0x10604400",
                    "size": "0x00000400",
                    "remove_offset": "0x10604400",
                    "id": 1
                  },
                  "l1_alias": {
                    "base": "0x1b000000",
                    "size": "0x00010000",
                    "remove_offset": "0x1b000000",
                    "id": 0
                  },
                  "l1_ts_alias": {
                    "base": "0x1b500000",
                    "size": "0x00010000",
                    "remove_offset": "0x1b500000",
                    "id": 0
                  },
                  "event_unit_alias": {
                    "base": "0x1b204000",
                    "size": "0x00000400",
                    "remove_offset": "0x1b204000",
                    "id": 1
                  },
                  "dma_alias": {
                    "base": "0x1b204400",
                    "size": "0x00000400",
                    "remove_offset": "0x1b204400",
                    "id": 1
                  },
                  "cluster_ico": {
                    "id": 1
                  }
                },
                "vp_ports": [
                  "dma",
                  "dma_alias",
                  "event_unit",
                  "event_unit_alias",
                  "cluster_ico",
                  "l1",
                  "l1_alias",
                  "l1_ts",
                  "l1_ts_alias",
                  "nb_read[1]",
                  "nb_write[1]",
                  "read_stalls[1]",
                  "write_stalls[1]",
                  "stalls[0]",
                  "input"
                ]
              },
              "pe1_ico": {
                "vp_class": "interco/router",
                "bandwidth": 4,
                "latency": 0,
                "id": 0,
                "mappings": {
                  "l1": {
                    "base": "0x10400000",
                    "size": "0x00010000",
                    "remove_offset": "0x10400000",
                    "id": 0
                  },
                  "l1_ts": {
                    "base": "0x10500000",
                    "size": "0x00010000",
                    "remove_offset": "0x10500000",
                    "id": 0
                  },
                  "event_unit": {
                    "base": "0x10604000",
                    "size": "0x00000400",
                    "remove_offset": "0x10604000",
                    "id": 1
                  },
                  "dma": {
                    "base": "0x10604400",
                    "size": "0x00000400",
                    "remove_offset": "0x10604400",
                    "id": 1
                  },
                  "l1_alias": {
                    "base": "0x1b000000",
                    "size": "0x00010000",
                    "remove_offset": "0x1b000000",
                    "id": 0
                  },
                  "l1_ts_alias": {
                    "base": "0x1b500000",
                    "size": "0x00010000",
                    "remove_offset": "0x1b500000",
                    "id": 0
                  },
                  "event_unit_alias": {
                    "base": "0x1b204000",
                    "size": "0x00000400",
                    "remove_offset": "0x1b204000",
                    "id": 1
                  },
                  "dma_alias": {
                    "base": "0x1b204400",
                    "size": "0x00000400",
                    "remove_offset": "0x1b204400",
                    "id": 1
                  },
                  "cluster_ico": {
                    "id": 1
                  }
                },
                "vp_ports": [
                  "dma",
                  "dma_alias",
                  "event_unit",
                  "event_unit_alias",
                  "cluster_ico",
                  "l1",
                  "l1_alias",
                  "l1_ts",
                  "l1_ts_alias",
                  "nb_read[1]",
                  "nb_write[1]",
                  "read_stalls[1]",
                  "write_stalls[1]",
                  "stalls[0]",
                  "input"
                ]
              },
              "pe2_ico": {
                "vp_class": "interco/router",
                "bandwidth": 4,
                "latency": 0,
                "id": 0,
                "mappings": {
                  "l1": {
                    "base": "0x10400000",
                    "size": "0x00010000",
                    "remove_offset": "0x10400000",
                    "id": 0
                  },
                  "l1_ts": {
                    "base": "0x10500000",
                    "size": "0x00010000",
                    "remove_offset": "0x10500000",
                    "id": 0
                  },
                  "event_unit": {
                    "base": "0x10604000",
                    "size": "0x00000400",
                    "remove_offset": "0x10604000",
                    "id": 1
                  },
                  "dma": {
                    "base": "0x10604400",
                    "size": "0x00000400",
                    "remove_offset": "0x10604400",
                    "id": 1
                  },
                  "l1_alias": {
                    "base": "0x1b000000",
                    "size": "0x00010000",
                    "remove_offset": "0x1b000000",
                    "id": 0
                  },
                  "l1_ts_alias": {
                    "base": "0x1b500000",
                    "size": "0x00010000",
                    "remove_offset": "0x1b500000",
                    "id": 0
                  },
                  "event_unit_alias": {
                    "base": "0x1b204000",
                    "size": "0x00000400",
                    "remove_offset": "0x1b204000",
                    "id": 1
                  },
                  "dma_alias": {
                    "base": "0x1b204400",
                    "size": "0x00000400",
                    "remove_offset": "0x1b204400",
                    "id": 1
                  },
                  "cluster_ico": {
                    "id": 1
                  }
                },
                "vp_ports": [
                  "dma",
                  "dma_alias",
                  "event_unit",
                  "event_unit_alias",
                  "cluster_ico",
                  "l1",
                  "l1_alias",
                  "l1_ts",
                  "l1_ts_alias",
                  "nb_read[1]",
                  "nb_write[1]",
                  "read_stalls[1]",
                  "write_stalls[1]",
                  "stalls[0]",
                  "input"
                ]
              },
              "pe3_ico": {
                "vp_class": "interco/router",
                "bandwidth": 4,
                "latency": 0,
                "id": 0,
                "mappings": {
                  "l1": {
                    "base": "0x10400000",
                    "size": "0x00010000",
                    "remove_offset": "0x10400000",
                    "id": 0
                  },
                  "l1_ts": {
                    "base": "0x10500000",
                    "size": "0x00010000",
                    "remove_offset": "0x10500000",
                    "id": 0
                  },
                  "event_unit": {
                    "base": "0x10604000",
                    "size": "0x00000400",
                    "remove_offset": "0x10604000",
                    "id": 1
                  },
                  "dma": {
                    "base": "0x10604400",
                    "size": "0x00000400",
                    "remove_offset": "0x10604400",
                    "id": 1
                  },
                  "l1_alias": {
                    "base": "0x1b000000",
                    "size": "0x00010000",
                    "remove_offset": "0x1b000000",
                    "id": 0
                  },
                  "l1_ts_alias": {
                    "base": "0x1b500000",
                    "size": "0x00010000",
                    "remove_offset": "0x1b500000",
                    "id": 0
                  },
                  "event_unit_alias": {
                    "base": "0x1b204000",
                    "size": "0x00000400",
                    "remove_offset": "0x1b204000",
                    "id": 1
                  },
                  "dma_alias": {
                    "base": "0x1b204400",
                    "size": "0x00000400",
                    "remove_offset": "0x1b204400",
                    "id": 1
                  },
                  "cluster_ico": {
                    "id": 1
                  }
                },
                "vp_ports": [
                  "dma",
                  "dma_alias",
                  "event_unit",
                  "event_unit_alias",
                  "cluster_ico",
                  "l1",
                  "l1_alias",
                  "l1_ts",
                  "l1_ts_alias",
                  "nb_read[1]",
                  "nb_write[1]",
                  "read_stalls[1]",
                  "write_stalls[1]",
                  "stalls[0]",
                  "input"
                ]
              },
              "interleaver": {
                "vp_class": "pulp/cluster/l1_interleaver",
                "nb_slaves": 8,
                "nb_masters": 8,
                "stage_bits": 0,
                "interleaving_bits": 2,
                "vp_ports": [
                  "out_0",
                  "out_1",
                  "out_2",
                  "out_3",
                  "out_4",
                  "out_5",
                  "out_6",
                  "out_7",
                  "in_4",
                  "in_5",
                  "in_6",
                  "in_7",
                  "in_0",
                  "in_1",
                  "in_2",
                  "in_3",
                  "ts_in_0",
                  "ts_in_1",
                  "ts_in_2",
                  "ts_in_3"
                ]
              },
              "ext2loc": {
                "vp_class": "interco/converter",
                "output_width": 4,
                "output_align": 4,
                "vp_ports": [
                  "out",
                  "input"
                ]
              }
            },
            "l1": {
              "vp_class": null,
              "size": 65536,
              "alias": true,
              "has_l1_alias": true,
              "alias_base": "0x1B000000",
              "map_base": "0x10000000",
              "nb_banks": 8,
              "vp_comps": [
                "bank0",
                "bank1",
                "bank2",
                "bank3",
                "bank4",
                "bank5",
                "bank6",
                "bank7"
              ],
              "vp_ports": [
                "in_0",
                "in_1",
                "in_2",
                "in_3",
                "in_4",
                "in_5",
                "in_6",
                "in_7"
              ],
              "vp_bindings": [
                [
                  "self->in_0",
                  "bank0->input"
                ],
                [
                  "self->in_1",
                  "bank1->input"
                ],
                [
                  "self->in_2",
                  "bank2->input"
                ],
                [
                  "self->in_3",
                  "bank3->input"
                ],
                [
                  "self->in_4",
                  "bank4->input"
                ],
                [
                  "self->in_5",
                  "bank5->input"
                ],
                [
                  "self->in_6",
                  "bank6->input"
                ],
                [
                  "self->in_7",
                  "bank7->input"
                ]
              ],
              "bank0": {
                "size": 8192,
                "vp_class": "memory/memory",
                "vp_ports": [
                  "input"
                ]
              },
              "bank1": {
                "size": 8192,
                "vp_class": "memory/memory",
                "vp_ports": [
                  "input"
                ]
              },
              "bank2": {
                "size": 8192,
                "vp_class": "memory/memory",
                "vp_ports": [
                  "input"
                ]
              },
              "bank3": {
                "size": 8192,
                "vp_class": "memory/memory",
                "vp_ports": [
                  "input"
                ]
              },
              "bank4": {
                "size": 8192,
                "vp_class": "memory/memory",
                "vp_ports": [
                  "input"
                ]
              },
              "bank5": {
                "size": 8192,
                "vp_class": "memory/memory",
                "vp_ports": [
                  "input"
                ]
              },
              "bank6": {
                "size": 8192,
                "vp_class": "memory/memory",
                "vp_ports": [
                  "input"
                ]
              },
              "bank7": {
                "size": 8192,
                "vp_class": "memory/memory",
                "vp_ports": [
                  "input"
                ]
              }
            },
            "icache": {
              "version": 1,
              "size": 4096,
              "line_size": 16,
              "banking_factor": 4,
              "ports": 8,
              "ways": 1,
              "enabled": true
            },
            "dma": {
              "version": 6,
              "hal_files": [
                "hal/dma/mchan_v6.h"
              ],
              "archi_files": [
                "archi/dma/mchan_v6.h"
              ],
              "vp_class": "pulp/mchan/mchan_v6",
              "nb_channels": 5,
              "core_queue_depth": 2,
              "global_queue_depth": 8,
              "is_64": false,
              "max_nb_ext_read_req": 8,
              "max_nb_ext_write_req": 8,
              "max_burst_length": 256,
              "nb_loc_ports": 4,
              "tcdm_addr_width": 16,
              "vp_ports": [
                "ext_irq_itf",
                "event_itf_0",
                "event_itf_1",
                "event_itf_2",
                "event_itf_3",
                "irq_itf_0",
                "irq_itf_1",
                "irq_itf_2",
                "irq_itf_3",
                "ext_itf",
                "loc_itf_0",
                "loc_itf_1",
                "loc_itf_2",
                "loc_itf_3",
                "in_4",
                "in_0",
                "in_1",
                "in_2",
                "in_3"
              ]
            },
            "cluster_ctrl": {
              "version": 2,
              "vp_class": "pulp/cluster/cluster_ctrl_v2",
              "hal_files": [
                "hal/cluster_ctrl/cluster_ctrl_v2.h"
              ],
              "archi_files": [
                "archi/cluster_ctrl/cluster_ctrl_v2.h"
              ],
              "nb_core": 4,
              "vp_ports": [
                "bootaddr_0",
                "bootaddr_1",
                "bootaddr_2",
                "bootaddr_3",
                "fetchen_0",
                "fetchen_1",
                "fetchen_2",
                "fetchen_3",
                "halt_0",
                "halt_1",
                "halt_2",
                "halt_3",
                "input",
                "core_halt_0",
                "core_halt_1",
                "core_halt_2",
                "core_halt_3"
              ]
            },
            "event_unit": {
              "version": 3,
              "nb_core": 4,
              "vp_class": "pulp/event_unit/eu_v3",
              "hal_files": [
                "hal/eu/eu_v3.h"
              ],
              "archi_files": [
                "archi/eu/eu_v3.h"
              ],
              "regmap": {
                "areas": {
                  "global": {
                    "cores": {
                      "offset": "0x0000",
                      "size": "0x0400",
                      "areas": {
                        "core": {
                          "offset": "0x0000",
                          "size": "0x0040",
                          "number": 16
                        }
                      }
                    },
                    "barriers": {
                      "offset": "0x0400",
                      "size": "0x0200",
                      "areas": {
                        "barrier": {
                          "offset": "0x0000",
                          "size": "0x0020",
                          "number": 16
                        }
                      }
                    },
                    "sw_events": {
                      "offset": "0x0600",
                      "size": "0x0100"
                    },
                    "soc_events": {
                      "offset": "0x0700",
                      "size": "0x0080"
                    },
                    "ext_events": {
                      "offset": "0x0780",
                      "size": "0x0080"
                    },
                    "mutex": {
                      "size": "0x0040"
                    },
                    "dispatch": {
                      "size": "0x0040"
                    }
                  },
                  "demux": {
                    "core": {
                      "offset": "0x0000",
                      "size": "0x0040"
                    },
                    "dispatch": {
                      "offset": "0x0080",
                      "size": "0x0040"
                    },
                    "mutex": {
                      "offset": "0x00C0",
                      "size": "0x0040"
                    },
                    "sw_events": {
                      "offset": "0x0100",
                      "size": "0x0100"
                    },
                    "barriers": {
                      "offset": "0x0200",
                      "size": "0x0200"
                    }
                  }
                },
                "registers": {
                  "mask": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x00",
                    "width": 32
                  },
                  "mask_and": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x04",
                    "width": 32
                  },
                  "mask_or": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x08",
                    "width": 32
                  },
                  "mask_irq": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x0C",
                    "width": 32
                  },
                  "mask_irq_and": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x10",
                    "width": 32
                  },
                  "mask_irq_or": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x14",
                    "width": 32
                  },
                  "status": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x18",
                    "width": 32
                  },
                  "buffer": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x1C",
                    "width": 32
                  },
                  "buffer_masked": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x20",
                    "width": 32
                  },
                  "buffer_irq_masked": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x24",
                    "width": 32
                  },
                  "buffer_clear": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x28",
                    "width": 32
                  },
                  "sw_events_mask": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x2C",
                    "width": 32
                  },
                  "sw_events_mask_and": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x30",
                    "width": 32
                  },
                  "sw_events_mask_or": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x34",
                    "width": 32
                  },
                  "event_wait": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x38",
                    "width": 32
                  },
                  "event_wait_clear": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x3C",
                    "width": 32
                  },
                  "trigg_sw_event": {
                    "areas": [
                      "demux/sw_events",
                      "global/sw_events"
                    ],
                    "offset": "0x00",
                    "width": 32,
                    "number": 16
                  },
                  "trigg_sw_event_wait": {
                    "areas": [
                      "demux/sw_events",
                      "global/sw_events"
                    ],
                    "offset": "0x40",
                    "width": 32,
                    "number": 16
                  },
                  "trigg_sw_event_wait_clear": {
                    "areas": [
                      "demux/sw_events",
                      "global/sw_events"
                    ],
                    "offset": "0x80",
                    "width": 32,
                    "number": 16
                  },
                  "soc_events_current_event": {
                    "areas": [
                      "global/soc_events"
                    ],
                    "offset": "0x00",
                    "width": 32,
                    "bitfield": {
                      "event_id": {
                        "bit": 0,
                        "width": 9
                      },
                      "valid": {
                        "bit": 31,
                        "width": 1
                      }
                    }
                  },
                  "barr_trigger_mask": {
                    "areas": [
                      "demux/barriers",
                      "global/barriers"
                    ],
                    "offset": "0x00",
                    "width": 32
                  },
                  "barr_status": {
                    "areas": [
                      "demux/barriers",
                      "global/barriers"
                    ],
                    "offset": "0x04",
                    "width": 32
                  },
                  "barr_status_summary": {
                    "areas": [
                      "demux/barriers",
                      "global/barriers"
                    ],
                    "offset": "0x08",
                    "width": 32
                  },
                  "barr_target_mask": {
                    "areas": [
                      "demux/barriers",
                      "global/barriers"
                    ],
                    "offset": "0x0C",
                    "width": 32
                  },
                  "barr_trigger": {
                    "areas": [
                      "demux/barriers",
                      "global/barriers"
                    ],
                    "offset": "0x10",
                    "width": 32
                  },
                  "barr_trigger_self": {
                    "areas": [
                      "demux/barriers",
                      "global/barriers"
                    ],
                    "offset": "0x14",
                    "width": 32
                  },
                  "barr_trigger_wait": {
                    "areas": [
                      "demux/barriers",
                      "global/barriers"
                    ],
                    "offset": "0x18",
                    "width": 32
                  },
                  "barr_trigger_wait_clear": {
                    "areas": [
                      "demux/barriers",
                      "global/barriers"
                    ],
                    "offset": "0x1C",
                    "width": 32
                  },
                  "dispatch_fifo_access": {
                    "areas": [
                      "demux/dispatch",
                      "global/dispatch"
                    ],
                    "offset": "0x00",
                    "width": 32
                  },
                  "dispatch_team_config": {
                    "areas": [
                      "demux/dispatch",
                      "global/dispatch"
                    ],
                    "offset": "0x04",
                    "width": 32
                  }
                }
              },
              "properties": {
                "dispatch": {
                  "size": 8
                },
                "mutex": {
                  "nb_mutexes": 1
                },
                "barriers": {
                  "nb_barriers": 8
                },
                "soc_event": {
                  "nb_fifo_events": 8,
                  "fifo_event": 27
                },
                "events": {
                  "barrier": 16,
                  "mutex": 17,
                  "dispatch": 18
                }
              },
              "vp_ports": [
                "irq_req_0",
                "irq_req_1",
                "irq_req_2",
                "irq_req_3",
                "input",
                "demux_in_0",
                "demux_in_1",
                "demux_in_2",
                "demux_in_3",
                "in_event_8_pe_0",
                "in_event_8_pe_1",
                "in_event_8_pe_2",
                "in_event_8_pe_3",
                "in_event_9_pe_0",
                "in_event_9_pe_1",
                "in_event_9_pe_2",
                "in_event_9_pe_3",
                "in_event_22_pe_0",
                "in_event_22_pe_1",
                "in_event_22_pe_2",
                "in_event_22_pe_3",
                "in_event_10_pe_0",
                "in_event_10_pe_1",
                "in_event_10_pe_2",
                "in_event_10_pe_3",
                "in_event_11_pe_0",
                "in_event_11_pe_1",
                "in_event_11_pe_2",
                "in_event_11_pe_3",
                "irq_ack_0",
                "irq_ack_1",
                "irq_ack_2",
                "irq_ack_3"
              ]
            },
            "timer": {
              "version": 2,
              "vp_class": "pulp/timer/timer_v2",
              "hal_files": [
                "hal/timer/timer_v2.h"
              ],
              "archi_files": [
                "archi/timer/timer_v2.h"
              ],
              "vp_ports": [
                "irq_itf_0",
                "irq_itf_1",
                "input"
              ]
            },
            "icache_ctrl": {
              "version": 2,
              "vp_class": "pulp/icache_ctrl/icache_ctrl_v2",
              "hal_files": [
                "hal/icache/icache_ctrl_v2.h"
              ],
              "vp_ports": [
                "input"
              ]
            },
            "pe": {
              "version": "ri5cyv2",
              "archi": "riscv",
              "implementation": "ri5cy",
              "gv_isa": [
                "--pulpv2",
                "--pulp",
                "--rv32m",
                "--itc-external-req"
              ],
              "march": "imcXpulpv2",
              "isa": "rv32imcXpulpv2",
              "priv_version": 1.9,
              "perf_counters": true,
              "features": [
                "misaligned",
                "perf"
              ],
              "hal_files": [
                "hal/riscv/riscv_v4.h",
                "hal/riscv/builtins_v2.h",
                "hal/riscv/builtins_v2_emu.h",
                "hal/riscv/types.h"
              ],
              "archi_files": [
                "archi/riscv/priv_1_9.h",
                "archi/riscv/pcer_v1.h"
              ],
              "defines": [
                "ARCHI_CORE_HAS_PULPV2",
                "CORE_PULP_BUILTINS"
              ],
              "vp_class": "cpu/iss/iss",
              "fetch_enable": false,
              "boot_addr": "0x1C000000",
              "power_models": {
                "clock_gated": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "1"
                      },
                      "1.1": {
                        "any": "0.9"
                      }
                    }
                  }
                },
                "insn": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "40"
                      },
                      "1.1": {
                        "any": "30"
                      }
                    }
                  }
                }
              },
              "cluster_id": 1,
              "core_id": 0
            },
            "pe0": {
              "version": "ri5cyv2",
              "archi": "riscv",
              "implementation": "ri5cy",
              "gv_isa": [
                "--pulpv2",
                "--pulp",
                "--rv32m",
                "--itc-external-req"
              ],
              "march": "imcXpulpv2",
              "isa": "rv32imcXpulpv2",
              "priv_version": 1.9,
              "perf_counters": true,
              "features": [
                "misaligned",
                "perf"
              ],
              "hal_files": [
                "hal/riscv/riscv_v4.h",
                "hal/riscv/builtins_v2.h",
                "hal/riscv/builtins_v2_emu.h",
                "hal/riscv/types.h"
              ],
              "archi_files": [
                "archi/riscv/priv_1_9.h",
                "archi/riscv/pcer_v1.h"
              ],
              "defines": [
                "ARCHI_CORE_HAS_PULPV2",
                "CORE_PULP_BUILTINS"
              ],
              "vp_class": "cpu/iss/iss",
              "fetch_enable": null,
              "boot_addr": null,
              "power_models": {
                "clock_gated": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "1"
                      },
                      "1.1": {
                        "any": "0.9"
                      }
                    }
                  }
                },
                "insn": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "40"
                      },
                      "1.1": {
                        "any": "30"
                      }
                    }
                  }
                }
              },
              "cluster_id": 1,
              "core_id": 0,
              "vp_ports": [
                "halt_status",
                "data",
                "fetch",
                "irq_ack",
                "ext_counter[11]",
                "ext_counter[12]",
                "ext_counter[13]",
                "ext_counter[14]",
                "ext_counter[15]",
                "dbg_unit",
                "bootaddr",
                "fetchen",
                "halt",
                "irq_req"
              ]
            },
            "pe1": {
              "version": "ri5cyv2",
              "archi": "riscv",
              "implementation": "ri5cy",
              "gv_isa": [
                "--pulpv2",
                "--pulp",
                "--rv32m",
                "--itc-external-req"
              ],
              "march": "imcXpulpv2",
              "isa": "rv32imcXpulpv2",
              "priv_version": 1.9,
              "perf_counters": true,
              "features": [
                "misaligned",
                "perf"
              ],
              "hal_files": [
                "hal/riscv/riscv_v4.h",
                "hal/riscv/builtins_v2.h",
                "hal/riscv/builtins_v2_emu.h",
                "hal/riscv/types.h"
              ],
              "archi_files": [
                "archi/riscv/priv_1_9.h",
                "archi/riscv/pcer_v1.h"
              ],
              "defines": [
                "ARCHI_CORE_HAS_PULPV2",
                "CORE_PULP_BUILTINS"
              ],
              "vp_class": "cpu/iss/iss",
              "fetch_enable": null,
              "boot_addr": null,
              "power_models": {
                "clock_gated": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "1"
                      },
                      "1.1": {
                        "any": "0.9"
                      }
                    }
                  }
                },
                "insn": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "40"
                      },
                      "1.1": {
                        "any": "30"
                      }
                    }
                  }
                }
              },
              "cluster_id": 1,
              "core_id": 1,
              "vp_ports": [
                "halt_status",
                "data",
                "fetch",
                "irq_ack",
                "ext_counter[11]",
                "ext_counter[12]",
                "ext_counter[13]",
                "ext_counter[14]",
                "ext_counter[15]",
                "dbg_unit",
                "bootaddr",
                "fetchen",
                "halt",
                "irq_req"
              ]
            },
            "pe2": {
              "version": "ri5cyv2",
              "archi": "riscv",
              "implementation": "ri5cy",
              "gv_isa": [
                "--pulpv2",
                "--pulp",
                "--rv32m",
                "--itc-external-req"
              ],
              "march": "imcXpulpv2",
              "isa": "rv32imcXpulpv2",
              "priv_version": 1.9,
              "perf_counters": true,
              "features": [
                "misaligned",
                "perf"
              ],
              "hal_files": [
                "hal/riscv/riscv_v4.h",
                "hal/riscv/builtins_v2.h",
                "hal/riscv/builtins_v2_emu.h",
                "hal/riscv/types.h"
              ],
              "archi_files": [
                "archi/riscv/priv_1_9.h",
                "archi/riscv/pcer_v1.h"
              ],
              "defines": [
                "ARCHI_CORE_HAS_PULPV2",
                "CORE_PULP_BUILTINS"
              ],
              "vp_class": "cpu/iss/iss",
              "fetch_enable": null,
              "boot_addr": null,
              "power_models": {
                "clock_gated": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "1"
                      },
                      "1.1": {
                        "any": "0.9"
                      }
                    }
                  }
                },
                "insn": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "40"
                      },
                      "1.1": {
                        "any": "30"
                      }
                    }
                  }
                }
              },
              "cluster_id": 1,
              "core_id": 2,
              "vp_ports": [
                "halt_status",
                "data",
                "fetch",
                "irq_ack",
                "ext_counter[11]",
                "ext_counter[12]",
                "ext_counter[13]",
                "ext_counter[14]",
                "ext_counter[15]",
                "dbg_unit",
                "bootaddr",
                "fetchen",
                "halt",
                "irq_req"
              ]
            },
            "pe3": {
              "version": "ri5cyv2",
              "archi": "riscv",
              "implementation": "ri5cy",
              "gv_isa": [
                "--pulpv2",
                "--pulp",
                "--rv32m",
                "--itc-external-req"
              ],
              "march": "imcXpulpv2",
              "isa": "rv32imcXpulpv2",
              "priv_version": 1.9,
              "perf_counters": true,
              "features": [
                "misaligned",
                "perf"
              ],
              "hal_files": [
                "hal/riscv/riscv_v4.h",
                "hal/riscv/builtins_v2.h",
                "hal/riscv/builtins_v2_emu.h",
                "hal/riscv/types.h"
              ],
              "archi_files": [
                "archi/riscv/priv_1_9.h",
                "archi/riscv/pcer_v1.h"
              ],
              "defines": [
                "ARCHI_CORE_HAS_PULPV2",
                "CORE_PULP_BUILTINS"
              ],
              "vp_class": "cpu/iss/iss",
              "fetch_enable": null,
              "boot_addr": null,
              "power_models": {
                "clock_gated": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "1"
                      },
                      "1.1": {
                        "any": "0.9"
                      }
                    }
                  }
                },
                "insn": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "40"
                      },
                      "1.1": {
                        "any": "30"
                      }
                    }
                  }
                }
              },
              "cluster_id": 1,
              "core_id": 3,
              "vp_ports": [
                "halt_status",
                "data",
                "fetch",
                "irq_ack",
                "ext_counter[11]",
                "ext_counter[12]",
                "ext_counter[13]",
                "ext_counter[14]",
                "ext_counter[15]",
                "dbg_unit",
                "bootaddr",
                "fetchen",
                "halt",
                "irq_req"
              ]
            }
          },
          "adv_dbg_unit": {
            "vp_class": "pulp/adv_dbg_unit/adv_dbg_unit",
            "vp_ports": [
              "io",
              "jtag"
            ]
          }
        },
        "vp_ports": [
          "uart0",
          "jtag0",
          "ctrl",
          "jtag0_pad"
        ]
      },
      "dpi_clock": {
        "vp_class": "vp/clock_domain",
        "frequency": 50000000,
        "vp_ports": [
          "out"
        ]
      },
      "pulp_chip": {
        "multino": {}
      },
      "dpi": {
        "vp_class": "utils/dpi_wrapper",
        "vp_ports": [
          "clock",
          "jtag0",
          "uart0"
        ]
      },
      "tb_comps": [
        "jtag_proxy",
        "uart",
        "camera"
      ],
      "tb_bindings": [
        [
          "chip->uart0",
          "uart->uart"
        ],
        [
          "chip->jtag0",
          "jtag_proxy->jtag"
        ],
        [
          "chip->ctrl",
          "jtag_proxy->ctrl"
        ]
      ],
      "jtag_proxy": {
        "type": "dpi",
        "active": false,
        "module": "jtag_proxy.so",
        "verbose": false,
        "port": 37539,
        "vp_ports": [
          "jtag",
          "ctrl"
        ]
      },
      "uart": {
        "type": "dpi",
        "module": "uart.so",
        "verbose": false,
        "baudrate": 625000,
        "loopback": true,
        "stdout": false,
        "tx_file": "tx_uart.log",
        "vp_ports": [
          "uart"
        ]
      },
      "camera": {
        "type": "dpi",
        "model": "himax",
        "module": "camera.so"
      }
    }
  },
  "vp_comps": [
    "system_tree"
  ]
}
