#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May 10 00:33:59 2019
# Process ID: 35824
# Current directory: D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32396 D:\Projects\Hipero\svn\dev\fpga\ip_projects\semicap\semicap.xpr
# Log file: D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/vivado.log
# Journal file: D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/Hipero/svn/dev/fpga/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'semicap.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
semicap_hipero_icap_0_0
semicap_semicap_engine_1

open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 844.566 ; gain = 205.348
update_compile_order -fileset sources_1
open_bd_design {D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/semicap.bd}
Adding cell -- xilinx.com:ip:sem_ultra:3.1 - hipero_sem
Adding cell -- xilinx.com:ip:axi_hwicap:3.0 - axi_hwicap
Adding cell -- xilinx.com:user:hipero_icap:1.0 - hipero_icap
Adding cell -- cbkpan:hipero:semicap_engine:2.0 - semicap_engine
INFO: [BD 41-434] Could not find an IP with XCI file by name: semicap_engine 
ERROR: [BD 41-50] Could not find an IP with the given vlnv: cbkpan:hipero:semicap_engine:2.0 
ERROR: [BD 41-595] Failed to add BD cell <semicap_engine>
CRITICAL WARNING: [BD 41-2160] Unable to find cell <semicap_engine> while setting up interface connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2164] Unable to find cell <semicap_engine> while setting up net connections during loading of BD file.
WARNING: [BD 41-705] Could not load assignment of </semicap_engine/s00_axi/reg0> into address space <AXI_ENG>
ERROR: [BD 41-425] Failed to read Diagram <semicap> from BD file <D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/semicap.bd>
ERROR: [Common 17-39] 'open_bd_design' failed due to earlier errors.
update_ip_catalog -rebuild -repo_path d:/Projects/Hipero/svn/dev/fpga/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Projects/Hipero/svn/dev/fpga/ip_repo'
update_ip_catalog -rebuild -repo_path d:/Projects/Hipero/svn/dev/fpga/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Projects/Hipero/svn/dev/fpga/ip_repo'
open_bd_design {D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/semicap.bd}
Adding cell -- xilinx.com:ip:sem_ultra:3.1 - hipero_sem
Adding cell -- xilinx.com:ip:axi_hwicap:3.0 - axi_hwicap
Adding cell -- xilinx.com:user:hipero_icap:1.0 - hipero_icap
Adding cell -- cbkpan:hipero:semicap_engine:2.0 - semicap_engine
INFO: [BD 41-434] Could not find an IP with XCI file by name: semicap_engine 
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_hwicap/ip2intc_irpt(intr) and /semicap_engine/hw_ip2intc_irpt(undef)
Successfully read diagram <semicap> from BD file <D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/semicap.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv cbkpan:hipero:hipero_icap:2.0 hipero_icap_0
endgroup
connect_bd_net [get_bd_ports clk_icap] [get_bd_pins hipero_icap_0/icap_clk]
connect_bd_net [get_bd_pins hipero_icap_0/icap_csib] [get_bd_pins semicap_engine/icap_csib]
connect_bd_net [get_bd_pins hipero_icap_0/icap_rdwrb] [get_bd_pins semicap_engine/icap_rdwrb]
connect_bd_net [get_bd_pins hipero_icap_0/icap_i] [get_bd_pins semicap_engine/icap_i]
connect_bd_net [get_bd_pins hipero_icap_0/fecc_farsel] [get_bd_pins hipero_sem/fecc_farsel]
delete_bd_objs [get_bd_nets hipero_icap_icap_avail]
delete_bd_objs [get_bd_nets hipero_icap_icap_prerror]
delete_bd_objs [get_bd_nets hipero_icap_icap_prdone]
delete_bd_objs [get_bd_nets hipero_icap_icap_o]
delete_bd_objs [get_bd_nets hipero_icap_0_fecc_crcerror]
delete_bd_objs [get_bd_nets hipero_icap_0_fecc_eccerrornotsingle]
delete_bd_objs [get_bd_nets hipero_icap_0_fecc_eccerrorsingle]
delete_bd_objs [get_bd_nets hipero_icap_0_fecc_endofframe]
delete_bd_objs [get_bd_nets hipero_icap_0_fecc_endofscan]
delete_bd_objs [get_bd_nets hipero_icap_0_fecc_far]
delete_bd_objs [get_bd_cells hipero_icap]
connect_bd_net [get_bd_pins hipero_sem/fecc_eccerrornotsingle] [get_bd_pins hipero_icap_0/fecc_eccerrornotsingle]
connect_bd_net [get_bd_pins hipero_sem/fecc_eccerrorsingle] [get_bd_pins hipero_icap_0/fecc_eccerrorsingle]
connect_bd_net [get_bd_pins hipero_icap_0/fecc_endofframe] [get_bd_pins hipero_sem/fecc_endofframe]
connect_bd_net [get_bd_pins hipero_sem/fecc_endofscan] [get_bd_pins hipero_icap_0/fecc_endofscan]
connect_bd_net [get_bd_pins hipero_icap_0/fecc_far] [get_bd_pins hipero_sem/fecc_far]
connect_bd_net [get_bd_pins hipero_icap_0/fecc_crcerror] [get_bd_pins hipero_sem/fecc_crcerror]
connect_bd_net [get_bd_pins semicap_engine/icap_o] [get_bd_pins hipero_icap_0/icap_o]
connect_bd_net [get_bd_pins hipero_icap_0/icap_prerror] [get_bd_pins semicap_engine/icap_prerror]
connect_bd_net [get_bd_pins semicap_engine/icap_prdone] [get_bd_pins hipero_icap_0/icap_prdone]
connect_bd_net [get_bd_pins semicap_engine/icap_avail] [get_bd_pins hipero_icap_0/icap_avail]
regenerate_bd_layout -routing
validate_bd_design
INFO: [xilinx.com:ip:axi_hwicap:3.0-3] /axi_hwicap 
                    ##########################################################################################
                    Clocks connected to AXI HWICAP are different. Configuring AXI HWICAP in ASYNC mode .......
                    ##########################################################################################
WARNING: [BD 41-927] Following properties on pin /semicap_engine/icap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=semicap_clk_icap 
WARNING: [BD 41-927] Following properties on pin /semicap_engine/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=semicap_clk_axi 
WARNING: [BD 41-927] Following properties on pin /hipero_icap_0/icap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=semicap_clk_icap 
report_ip_status -name ip_status 
ipx::open_ipxact_file {D:\Projects\Hipero\svn\dev\fpga\ip_projects\semicap\semicap.srcs\sources_1\imports\semicap\component.xml}
set_property taxonomy {/FPGA_Features_and_Design/Soft_Error_Mitigation /Partial_Reconfiguration} [ipx::current_core]
set_property supported_families {kintexu Beta} [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::unload_core d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/imports/semicap/component.xml
set_property default_lib hipero [current_project]
reset_target all [get_files  D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/semicap.bd]
export_ip_user_files -of_objects  [get_files  D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/semicap.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset semicap] D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/semicap.bd]
INFO: [Project 1-386] Moving file 'D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/semicap.bd' from fileset 'semicap' to fileset 'sources_1'.
generate_target all [get_files  D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/semicap.bd]
INFO: [BD 41-1662] The design 'semicap.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\Projects\Hipero\svn\dev\fpga\ip_projects\semicap\semicap.srcs\sources_1\bd\semicap\semicap.bd> 
Wrote  : <D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ui/bd_8fda9484.ui> 
VHDL Output written to : D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/synth/semicap.vhd
VHDL Output written to : D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/sim/semicap.vhd
VHDL Output written to : D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/hdl/semicap_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block hipero_sem .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hwicap .
INFO: [BD 41-1029] Generation completed for the IP Integrator block semicap_engine .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hipero_icap_0 .
Exporting to file D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/hw_handoff/semicap.hwh
Generated Block Design Tcl file D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/hw_handoff/semicap_bd.tcl
Generated Hardware Definition File D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/synth/semicap.hwdef
export_ip_user_files -of_objects [get_files D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/semicap.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/semicap.bd]
launch_runs -jobs 4 semicap_synth_1
[Fri May 10 00:43:11 2019] Launched semicap_synth_1...
Run output will be captured here: D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.runs/semicap_synth_1/runme.log
export_simulation -of_objects [get_files D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/semicap.bd] -directory D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.ip_user_files/sim_scripts -ip_user_files_dir D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.ip_user_files -ipstatic_source_dir D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.cache/compile_simlib/modelsim} {questa=D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.cache/compile_simlib/questa} {riviera=D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.cache/compile_simlib/riviera} {activehdl=D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri May 10 00:43:26 2019] Launched semicap_synth_1...
Run output will be captured here: D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.runs/semicap_synth_1/runme.log
[Fri May 10 00:43:26 2019] Launched synth_1...
Run output will be captured here: D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.runs/synth_1/runme.log
ipx::open_ipxact_file {D:\Projects\Hipero\svn\dev\fpga\ip_projects\semicap\semicap.srcs\sources_1\imports\semicap\component.xml}
ipx::package_project -root_dir d:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1 -vendor cbkpan -library hipero -taxonomy /UserIP
INFO: [IP_Flow 19-5107] Inferred bus interface 'AXI_ENG' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'AXI_HW' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
WARNING: [IP_Flow 19-3158] Bus Interface 'AXI_ENG': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'AXI_HW': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-991] Unrecognized or unsupported file '../../../../../../../../../Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/sim/semicap.protoinst' found in file group 'Simulation'.
Resolution: Remove the file from the specified file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core d:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/component.xml
ipx::open_ipxact_file {d:\projects\hipero\svn\dev\fpga\ip_projects\semicap\semicap.srcs\sources_1\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_hipero_sem_0/semicap_hipero_sem_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_axi_hwicap_0_0/semicap_axi_hwicap_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_semicap_engine_0/semicap_semicap_engine_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_hipero_icap_0_1/semicap_hipero_icap_0_1.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/synth/semicap.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/semicap_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/hdl/semicap_wrapper.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_hipero_sem_0/semicap_hipero_sem_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_axi_hwicap_0_0/semicap_axi_hwicap_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_semicap_engine_0/semicap_semicap_engine_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_hipero_icap_0_1/semicap_hipero_icap_0_1.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/sim/semicap.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/sim/semicap.protoinst' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/hdl/semicap_wrapper.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::remove_file ../../../../../../../../../Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_hipero_sem_0/semicap_hipero_sem_0.xci [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file ../../../../../../../../../Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_axi_hwicap_0_0/semicap_axi_hwicap_0_0.xci [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file ../../../../../../../../../Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_semicap_engine_0/semicap_semicap_engine_0.xci [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file ../../../../../../../../../Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_hipero_icap_0_1/semicap_hipero_icap_0_1.xci [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file ../../../../../../../../../Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/sim/semicap.vhd [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file ../../../../../../../../../Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/sim/semicap.protoinst [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file ../../../../../../../../../Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/hdl/semicap_wrapper.vhd [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::add_file bd/semicap/ip/semicap_hipero_sem_0/semicap_hipero_sem_0.xci [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property library_name hipero [ipx::get_files bd/semicap/ip/semicap_hipero_sem_0/semicap_hipero_sem_0.xci -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::add_file bd/semicap/ip/semicap_axi_hwicap_0_0/semicap_axi_hwicap_0_0.xci [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property library_name hipero [ipx::get_files bd/semicap/ip/semicap_axi_hwicap_0_0/semicap_axi_hwicap_0_0.xci -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::add_file bd/semicap/ip/semicap_semicap_engine_0/semicap_semicap_engine_0.xci [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property library_name hipero [ipx::get_files bd/semicap/ip/semicap_semicap_engine_0/semicap_semicap_engine_0.xci -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::add_file bd/semicap/ip/semicap_hipero_icap_0_1/semicap_hipero_icap_0_1.xci [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property library_name hipero [ipx::get_files bd/semicap/ip/semicap_hipero_icap_0_1/semicap_hipero_icap_0_1.xci -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::add_file bd/semicap/synth/semicap.vhd [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property library_name hipero [ipx::get_files bd/semicap/synth/semicap.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::add_file bd/semicap/semicap_ooc.xdc [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property library_name hipero [ipx::get_files bd/semicap/semicap_ooc.xdc -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::add_file bd/semicap/hdl/semicap_wrapper.vhd [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property library_name hipero [ipx::get_files bd/semicap/hdl/semicap_wrapper.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_hipero_sem_0/semicap_hipero_sem_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_axi_hwicap_0_0/semicap_axi_hwicap_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_semicap_engine_0/semicap_semicap_engine_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_hipero_icap_0_1/semicap_hipero_icap_0_1.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/synth/semicap.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/semicap_ooc.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/hdl/semicap_wrapper.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_hipero_sem_0/semicap_hipero_sem_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_axi_hwicap_0_0/semicap_axi_hwicap_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_semicap_engine_0/semicap_semicap_engine_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_hipero_icap_0_1/semicap_hipero_icap_0_1.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/synth/semicap.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/semicap_ooc.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/hdl/semicap_wrapper.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
INFO: [IP_Flow 19-3166] Bus Interface 'AXI_ENG': References existing memory map 'AXI_ENG'.
INFO: [IP_Flow 19-3166] Bus Interface 'AXI_HW': References existing memory map 'AXI_HW'.
INFO: [filemgmt 56-101] Creating core container 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/semicap_wrapper_0.xcix' for IP 'semicap_wrapper_0'
report_ip_status -name ip_status 
open_bd_design {D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/semicap.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 10 00:49:28 2019...
