// Seed: 825804738
module module_0 (
    output tri   id_0,
    input  tri0  id_1,
    input  uwire id_2
);
  assign id_0 = id_1;
  wire id_4;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input wor id_2
);
  module_0(
      id_1, id_2, id_0
  );
  reg id_4;
  always @(1)
    if (1)
      if (id_4 | 1) id_1 = 1'b0 > {id_4{1}} - id_4;
      else begin
        id_4 <= 1;
      end
    else id_1 = 1;
  wire id_5;
endmodule
