ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccLTXhSl.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_TIM_PeriodElapsedCallback
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-sp-d16
  26              	HAL_TIM_PeriodElapsedCallback:
  27              	.LVL0:
  28              	.LFB147:
  29              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "cmsis_os.h"
  23:Core/Src/main.c **** #include "i2c.h"
  24:Core/Src/main.c **** #include "tim.h"
  25:Core/Src/main.c **** #include "usart.h"
  26:Core/Src/main.c **** #include "gpio.h"
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN Includes */
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccLTXhSl.s 			page 2


  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END Includes */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* USER CODE END PTD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PD */
  40:Core/Src/main.c **** /* USER CODE END PD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PM */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE BEGIN PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE END PV */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  54:Core/Src/main.c **** void SystemClock_Config(void);
  55:Core/Src/main.c **** void MX_FREERTOS_Init(void);
  56:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END PFP */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  61:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE END 0 */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /**
  66:Core/Src/main.c ****   * @brief  The application entry point.
  67:Core/Src/main.c ****   * @retval int
  68:Core/Src/main.c ****   */
  69:Core/Src/main.c **** int main(void)
  70:Core/Src/main.c **** {
  71:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* USER CODE END 1 */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  78:Core/Src/main.c ****   HAL_Init();
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* USER CODE END Init */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* Configure the system clock */
  85:Core/Src/main.c ****   SystemClock_Config();
  86:Core/Src/main.c **** 
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccLTXhSl.s 			page 3


  87:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* USER CODE END SysInit */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* Initialize all configured peripherals */
  92:Core/Src/main.c ****   MX_GPIO_Init();
  93:Core/Src/main.c ****   MX_I2C1_Init();
  94:Core/Src/main.c ****   MX_I2C4_Init();
  95:Core/Src/main.c ****   MX_USART2_UART_Init();
  96:Core/Src/main.c ****   MX_TIM3_Init();
  97:Core/Src/main.c ****   MX_TIM4_Init();
  98:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* USER CODE END 2 */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* Init scheduler */
 103:Core/Src/main.c ****   osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 104:Core/Src/main.c ****   MX_FREERTOS_Init();
 105:Core/Src/main.c ****   /* Start scheduler */
 106:Core/Src/main.c ****   osKernelStart();
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 109:Core/Src/main.c ****   /* Infinite loop */
 110:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 111:Core/Src/main.c ****   while (1)
 112:Core/Src/main.c ****   {
 113:Core/Src/main.c ****     /* USER CODE END WHILE */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 116:Core/Src/main.c ****   }
 117:Core/Src/main.c ****   /* USER CODE END 3 */
 118:Core/Src/main.c **** }
 119:Core/Src/main.c **** 
 120:Core/Src/main.c **** /**
 121:Core/Src/main.c ****   * @brief System Clock Configuration
 122:Core/Src/main.c ****   * @retval None
 123:Core/Src/main.c ****   */
 124:Core/Src/main.c **** void SystemClock_Config(void)
 125:Core/Src/main.c **** {
 126:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 127:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 128:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 131:Core/Src/main.c ****   */
 132:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 133:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 134:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 135:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 136:Core/Src/main.c ****   */
 137:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 139:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 200;
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccLTXhSl.s 			page 4


 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 146:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 147:Core/Src/main.c ****   {
 148:Core/Src/main.c ****     Error_Handler();
 149:Core/Src/main.c ****   }
 150:Core/Src/main.c ****   /** Activate the Over-Drive mode
 151:Core/Src/main.c ****   */
 152:Core/Src/main.c ****   if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 153:Core/Src/main.c ****   {
 154:Core/Src/main.c ****     Error_Handler();
 155:Core/Src/main.c ****   }
 156:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 157:Core/Src/main.c ****   */
 158:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 159:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 160:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 161:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 162:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 163:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 166:Core/Src/main.c ****   {
 167:Core/Src/main.c ****     Error_Handler();
 168:Core/Src/main.c ****   }
 169:Core/Src/main.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 170:Core/Src/main.c ****                               |RCC_PERIPHCLK_I2C4;
 171:Core/Src/main.c ****   PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 172:Core/Src/main.c ****   PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 173:Core/Src/main.c ****   PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 174:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 175:Core/Src/main.c ****   {
 176:Core/Src/main.c ****     Error_Handler();
 177:Core/Src/main.c ****   }
 178:Core/Src/main.c **** }
 179:Core/Src/main.c **** 
 180:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 181:Core/Src/main.c **** 
 182:Core/Src/main.c **** /* USER CODE END 4 */
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****  /**
 185:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 186:Core/Src/main.c ****   * @note   This function is called  when TIM1 interrupt took place, inside
 187:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 188:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 189:Core/Src/main.c ****   * @param  htim : TIM handle
 190:Core/Src/main.c ****   * @retval None
 191:Core/Src/main.c ****   */
 192:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 193:Core/Src/main.c **** {
  30              		.loc 1 193 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 193 1 is_stmt 0 view .LVU1
  35 0000 08B5     		push	{r3, lr}
  36              	.LCFI0:
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccLTXhSl.s 			page 5


  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 3, -8
  39              		.cfi_offset 14, -4
 194:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 197:Core/Src/main.c ****   if (htim->Instance == TIM1) {
  40              		.loc 1 197 3 is_stmt 1 view .LVU2
  41              		.loc 1 197 11 is_stmt 0 view .LVU3
  42 0002 0268     		ldr	r2, [r0]
  43              		.loc 1 197 6 view .LVU4
  44 0004 034B     		ldr	r3, .L5
  45 0006 9A42     		cmp	r2, r3
  46 0008 00D0     		beq	.L4
  47              	.LVL1:
  48              	.L1:
 198:Core/Src/main.c ****     HAL_IncTick();
 199:Core/Src/main.c ****   }
 200:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 203:Core/Src/main.c **** }
  49              		.loc 1 203 1 view .LVU5
  50 000a 08BD     		pop	{r3, pc}
  51              	.LVL2:
  52              	.L4:
 198:Core/Src/main.c ****     HAL_IncTick();
  53              		.loc 1 198 5 is_stmt 1 view .LVU6
  54 000c FFF7FEFF 		bl	HAL_IncTick
  55              	.LVL3:
  56              		.loc 1 203 1 is_stmt 0 view .LVU7
  57 0010 FBE7     		b	.L1
  58              	.L6:
  59 0012 00BF     		.align	2
  60              	.L5:
  61 0014 00000140 		.word	1073807360
  62              		.cfi_endproc
  63              	.LFE147:
  65              		.section	.text.Error_Handler,"ax",%progbits
  66              		.align	1
  67              		.global	Error_Handler
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  71              		.fpu fpv5-sp-d16
  73              	Error_Handler:
  74              	.LFB148:
 204:Core/Src/main.c **** 
 205:Core/Src/main.c **** /**
 206:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 207:Core/Src/main.c ****   * @retval None
 208:Core/Src/main.c ****   */
 209:Core/Src/main.c **** void Error_Handler(void)
 210:Core/Src/main.c **** {
  75              		.loc 1 210 1 is_stmt 1 view -0
  76              		.cfi_startproc
  77              		@ Volatile: function does not return.
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccLTXhSl.s 			page 6


  78              		@ args = 0, pretend = 0, frame = 0
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              		@ link register save eliminated.
 211:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 212:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 213:Core/Src/main.c ****   __disable_irq();
  81              		.loc 1 213 3 view .LVU9
  82              	.LBB4:
  83              	.LBI4:
  84              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccLTXhSl.s 			page 7


  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccLTXhSl.s 			page 8


 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  85              		.loc 2 140 27 view .LVU10
  86              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  87              		.loc 2 142 3 view .LVU11
  88              		.syntax unified
  89              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  90 0000 72B6     		cpsid i
  91              	@ 0 "" 2
  92              		.thumb
  93              		.syntax unified
  94              	.L8:
  95              	.LBE5:
  96              	.LBE4:
 214:Core/Src/main.c ****   while (1)
  97              		.loc 1 214 3 discriminator 1 view .LVU12
 215:Core/Src/main.c ****   {
 216:Core/Src/main.c ****   }
  98              		.loc 1 216 3 discriminator 1 view .LVU13
 214:Core/Src/main.c ****   while (1)
  99              		.loc 1 214 9 discriminator 1 view .LVU14
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccLTXhSl.s 			page 9


 100 0002 FEE7     		b	.L8
 101              		.cfi_endproc
 102              	.LFE148:
 104              		.section	.text.SystemClock_Config,"ax",%progbits
 105              		.align	1
 106              		.global	SystemClock_Config
 107              		.syntax unified
 108              		.thumb
 109              		.thumb_func
 110              		.fpu fpv5-sp-d16
 112              	SystemClock_Config:
 113              	.LFB146:
 125:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 114              		.loc 1 125 1 view -0
 115              		.cfi_startproc
 116              		@ args = 0, pretend = 0, frame = 208
 117              		@ frame_needed = 0, uses_anonymous_args = 0
 118 0000 10B5     		push	{r4, lr}
 119              	.LCFI1:
 120              		.cfi_def_cfa_offset 8
 121              		.cfi_offset 4, -8
 122              		.cfi_offset 14, -4
 123 0002 B4B0     		sub	sp, sp, #208
 124              	.LCFI2:
 125              		.cfi_def_cfa_offset 216
 126:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 126              		.loc 1 126 3 view .LVU16
 126:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 127              		.loc 1 126 22 is_stmt 0 view .LVU17
 128 0004 3022     		movs	r2, #48
 129 0006 0021     		movs	r1, #0
 130 0008 28A8     		add	r0, sp, #160
 131 000a FFF7FEFF 		bl	memset
 132              	.LVL4:
 127:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 133              		.loc 1 127 3 is_stmt 1 view .LVU18
 127:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 134              		.loc 1 127 22 is_stmt 0 view .LVU19
 135 000e 0024     		movs	r4, #0
 136 0010 2394     		str	r4, [sp, #140]
 137 0012 2494     		str	r4, [sp, #144]
 138 0014 2594     		str	r4, [sp, #148]
 139 0016 2694     		str	r4, [sp, #152]
 140 0018 2794     		str	r4, [sp, #156]
 128:Core/Src/main.c **** 
 141              		.loc 1 128 3 is_stmt 1 view .LVU20
 128:Core/Src/main.c **** 
 142              		.loc 1 128 28 is_stmt 0 view .LVU21
 143 001a 8422     		movs	r2, #132
 144 001c 2146     		mov	r1, r4
 145 001e 02A8     		add	r0, sp, #8
 146 0020 FFF7FEFF 		bl	memset
 147              	.LVL5:
 132:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 148              		.loc 1 132 3 is_stmt 1 view .LVU22
 149              	.LBB6:
 132:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccLTXhSl.s 			page 10


 150              		.loc 1 132 3 view .LVU23
 132:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 151              		.loc 1 132 3 view .LVU24
 152 0024 264B     		ldr	r3, .L19
 153 0026 1A6C     		ldr	r2, [r3, #64]
 154 0028 42F08052 		orr	r2, r2, #268435456
 155 002c 1A64     		str	r2, [r3, #64]
 132:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 156              		.loc 1 132 3 view .LVU25
 157 002e 1B6C     		ldr	r3, [r3, #64]
 158 0030 03F08053 		and	r3, r3, #268435456
 159 0034 0093     		str	r3, [sp]
 132:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 160              		.loc 1 132 3 view .LVU26
 161 0036 009B     		ldr	r3, [sp]
 162              	.LBE6:
 132:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 163              		.loc 1 132 3 view .LVU27
 133:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 164              		.loc 1 133 3 view .LVU28
 165              	.LBB7:
 133:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 166              		.loc 1 133 3 view .LVU29
 133:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 167              		.loc 1 133 3 view .LVU30
 168 0038 224B     		ldr	r3, .L19+4
 169 003a 1A68     		ldr	r2, [r3]
 170 003c 42F44042 		orr	r2, r2, #49152
 171 0040 1A60     		str	r2, [r3]
 133:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 172              		.loc 1 133 3 view .LVU31
 173 0042 1B68     		ldr	r3, [r3]
 174 0044 03F44043 		and	r3, r3, #49152
 175 0048 0193     		str	r3, [sp, #4]
 133:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 176              		.loc 1 133 3 view .LVU32
 177 004a 019B     		ldr	r3, [sp, #4]
 178              	.LBE7:
 133:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 179              		.loc 1 133 3 view .LVU33
 137:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 180              		.loc 1 137 3 view .LVU34
 137:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 181              		.loc 1 137 36 is_stmt 0 view .LVU35
 182 004c 0223     		movs	r3, #2
 183 004e 2893     		str	r3, [sp, #160]
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 184              		.loc 1 138 3 is_stmt 1 view .LVU36
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 185              		.loc 1 138 30 is_stmt 0 view .LVU37
 186 0050 0122     		movs	r2, #1
 187 0052 2B92     		str	r2, [sp, #172]
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 188              		.loc 1 139 3 is_stmt 1 view .LVU38
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 189              		.loc 1 139 41 is_stmt 0 view .LVU39
 190 0054 1022     		movs	r2, #16
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccLTXhSl.s 			page 11


 191 0056 2C92     		str	r2, [sp, #176]
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 192              		.loc 1 140 3 is_stmt 1 view .LVU40
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 193              		.loc 1 140 34 is_stmt 0 view .LVU41
 194 0058 2E93     		str	r3, [sp, #184]
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 195              		.loc 1 141 3 is_stmt 1 view .LVU42
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 196              		.loc 1 141 35 is_stmt 0 view .LVU43
 197 005a 2F94     		str	r4, [sp, #188]
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 200;
 198              		.loc 1 142 3 is_stmt 1 view .LVU44
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 200;
 199              		.loc 1 142 30 is_stmt 0 view .LVU45
 200 005c 0822     		movs	r2, #8
 201 005e 3092     		str	r2, [sp, #192]
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 202              		.loc 1 143 3 is_stmt 1 view .LVU46
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 203              		.loc 1 143 30 is_stmt 0 view .LVU47
 204 0060 C822     		movs	r2, #200
 205 0062 3192     		str	r2, [sp, #196]
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 206              		.loc 1 144 3 is_stmt 1 view .LVU48
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 207              		.loc 1 144 30 is_stmt 0 view .LVU49
 208 0064 3293     		str	r3, [sp, #200]
 145:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 209              		.loc 1 145 3 is_stmt 1 view .LVU50
 145:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 210              		.loc 1 145 30 is_stmt 0 view .LVU51
 211 0066 3393     		str	r3, [sp, #204]
 146:Core/Src/main.c ****   {
 212              		.loc 1 146 3 is_stmt 1 view .LVU52
 146:Core/Src/main.c ****   {
 213              		.loc 1 146 7 is_stmt 0 view .LVU53
 214 0068 28A8     		add	r0, sp, #160
 215 006a FFF7FEFF 		bl	HAL_RCC_OscConfig
 216              	.LVL6:
 146:Core/Src/main.c ****   {
 217              		.loc 1 146 6 view .LVU54
 218 006e F8B9     		cbnz	r0, .L15
 152:Core/Src/main.c ****   {
 219              		.loc 1 152 3 is_stmt 1 view .LVU55
 152:Core/Src/main.c ****   {
 220              		.loc 1 152 7 is_stmt 0 view .LVU56
 221 0070 FFF7FEFF 		bl	HAL_PWREx_EnableOverDrive
 222              	.LVL7:
 152:Core/Src/main.c ****   {
 223              		.loc 1 152 6 view .LVU57
 224 0074 F0B9     		cbnz	r0, .L16
 158:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 225              		.loc 1 158 3 is_stmt 1 view .LVU58
 158:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 226              		.loc 1 158 31 is_stmt 0 view .LVU59
 227 0076 0F23     		movs	r3, #15
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccLTXhSl.s 			page 12


 228 0078 2393     		str	r3, [sp, #140]
 160:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 229              		.loc 1 160 3 is_stmt 1 view .LVU60
 160:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 230              		.loc 1 160 34 is_stmt 0 view .LVU61
 231 007a 0223     		movs	r3, #2
 232 007c 2493     		str	r3, [sp, #144]
 161:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 233              		.loc 1 161 3 is_stmt 1 view .LVU62
 161:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 234              		.loc 1 161 35 is_stmt 0 view .LVU63
 235 007e 0023     		movs	r3, #0
 236 0080 2593     		str	r3, [sp, #148]
 162:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 237              		.loc 1 162 3 is_stmt 1 view .LVU64
 162:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 238              		.loc 1 162 36 is_stmt 0 view .LVU65
 239 0082 4FF4A053 		mov	r3, #5120
 240 0086 2693     		str	r3, [sp, #152]
 163:Core/Src/main.c **** 
 241              		.loc 1 163 3 is_stmt 1 view .LVU66
 163:Core/Src/main.c **** 
 242              		.loc 1 163 36 is_stmt 0 view .LVU67
 243 0088 4FF48053 		mov	r3, #4096
 244 008c 2793     		str	r3, [sp, #156]
 165:Core/Src/main.c ****   {
 245              		.loc 1 165 3 is_stmt 1 view .LVU68
 165:Core/Src/main.c ****   {
 246              		.loc 1 165 7 is_stmt 0 view .LVU69
 247 008e 0621     		movs	r1, #6
 248 0090 23A8     		add	r0, sp, #140
 249 0092 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 250              	.LVL8:
 165:Core/Src/main.c ****   {
 251              		.loc 1 165 6 view .LVU70
 252 0096 78B9     		cbnz	r0, .L17
 169:Core/Src/main.c ****                               |RCC_PERIPHCLK_I2C4;
 253              		.loc 1 169 3 is_stmt 1 view .LVU71
 169:Core/Src/main.c ****                               |RCC_PERIPHCLK_I2C4;
 254              		.loc 1 169 44 is_stmt 0 view .LVU72
 255 0098 0B4B     		ldr	r3, .L19+8
 256 009a 0293     		str	r3, [sp, #8]
 171:Core/Src/main.c ****   PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 257              		.loc 1 171 3 is_stmt 1 view .LVU73
 171:Core/Src/main.c ****   PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 258              		.loc 1 171 44 is_stmt 0 view .LVU74
 259 009c 0023     		movs	r3, #0
 260 009e 1493     		str	r3, [sp, #80]
 172:Core/Src/main.c ****   PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 261              		.loc 1 172 3 is_stmt 1 view .LVU75
 172:Core/Src/main.c ****   PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 262              		.loc 1 172 42 is_stmt 0 view .LVU76
 263 00a0 1B93     		str	r3, [sp, #108]
 173:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 264              		.loc 1 173 3 is_stmt 1 view .LVU77
 173:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 265              		.loc 1 173 42 is_stmt 0 view .LVU78
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccLTXhSl.s 			page 13


 266 00a2 1E93     		str	r3, [sp, #120]
 174:Core/Src/main.c ****   {
 267              		.loc 1 174 3 is_stmt 1 view .LVU79
 174:Core/Src/main.c ****   {
 268              		.loc 1 174 7 is_stmt 0 view .LVU80
 269 00a4 02A8     		add	r0, sp, #8
 270 00a6 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 271              	.LVL9:
 174:Core/Src/main.c ****   {
 272              		.loc 1 174 6 view .LVU81
 273 00aa 38B9     		cbnz	r0, .L18
 178:Core/Src/main.c **** 
 274              		.loc 1 178 1 view .LVU82
 275 00ac 34B0     		add	sp, sp, #208
 276              	.LCFI3:
 277              		.cfi_remember_state
 278              		.cfi_def_cfa_offset 8
 279              		@ sp needed
 280 00ae 10BD     		pop	{r4, pc}
 281              	.L15:
 282              	.LCFI4:
 283              		.cfi_restore_state
 148:Core/Src/main.c ****   }
 284              		.loc 1 148 5 is_stmt 1 view .LVU83
 285 00b0 FFF7FEFF 		bl	Error_Handler
 286              	.LVL10:
 287              	.L16:
 154:Core/Src/main.c ****   }
 288              		.loc 1 154 5 view .LVU84
 289 00b4 FFF7FEFF 		bl	Error_Handler
 290              	.LVL11:
 291              	.L17:
 167:Core/Src/main.c ****   }
 292              		.loc 1 167 5 view .LVU85
 293 00b8 FFF7FEFF 		bl	Error_Handler
 294              	.LVL12:
 295              	.L18:
 176:Core/Src/main.c ****   }
 296              		.loc 1 176 5 view .LVU86
 297 00bc FFF7FEFF 		bl	Error_Handler
 298              	.LVL13:
 299              	.L20:
 300              		.align	2
 301              	.L19:
 302 00c0 00380240 		.word	1073887232
 303 00c4 00700040 		.word	1073770496
 304 00c8 80400200 		.word	147584
 305              		.cfi_endproc
 306              	.LFE146:
 308              		.section	.text.main,"ax",%progbits
 309              		.align	1
 310              		.global	main
 311              		.syntax unified
 312              		.thumb
 313              		.thumb_func
 314              		.fpu fpv5-sp-d16
 316              	main:
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccLTXhSl.s 			page 14


 317              	.LFB145:
  70:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 318              		.loc 1 70 1 view -0
 319              		.cfi_startproc
 320              		@ Volatile: function does not return.
 321              		@ args = 0, pretend = 0, frame = 0
 322              		@ frame_needed = 0, uses_anonymous_args = 0
 323 0000 08B5     		push	{r3, lr}
 324              	.LCFI5:
 325              		.cfi_def_cfa_offset 8
 326              		.cfi_offset 3, -8
 327              		.cfi_offset 14, -4
  78:Core/Src/main.c **** 
 328              		.loc 1 78 3 view .LVU88
 329 0002 FFF7FEFF 		bl	HAL_Init
 330              	.LVL14:
  85:Core/Src/main.c **** 
 331              		.loc 1 85 3 view .LVU89
 332 0006 FFF7FEFF 		bl	SystemClock_Config
 333              	.LVL15:
  92:Core/Src/main.c ****   MX_I2C1_Init();
 334              		.loc 1 92 3 view .LVU90
 335 000a FFF7FEFF 		bl	MX_GPIO_Init
 336              	.LVL16:
  93:Core/Src/main.c ****   MX_I2C4_Init();
 337              		.loc 1 93 3 view .LVU91
 338 000e FFF7FEFF 		bl	MX_I2C1_Init
 339              	.LVL17:
  94:Core/Src/main.c ****   MX_USART2_UART_Init();
 340              		.loc 1 94 3 view .LVU92
 341 0012 FFF7FEFF 		bl	MX_I2C4_Init
 342              	.LVL18:
  95:Core/Src/main.c ****   MX_TIM3_Init();
 343              		.loc 1 95 3 view .LVU93
 344 0016 FFF7FEFF 		bl	MX_USART2_UART_Init
 345              	.LVL19:
  96:Core/Src/main.c ****   MX_TIM4_Init();
 346              		.loc 1 96 3 view .LVU94
 347 001a FFF7FEFF 		bl	MX_TIM3_Init
 348              	.LVL20:
  97:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 349              		.loc 1 97 3 view .LVU95
 350 001e FFF7FEFF 		bl	MX_TIM4_Init
 351              	.LVL21:
 103:Core/Src/main.c ****   MX_FREERTOS_Init();
 352              		.loc 1 103 3 view .LVU96
 353 0022 FFF7FEFF 		bl	osKernelInitialize
 354              	.LVL22:
 104:Core/Src/main.c ****   /* Start scheduler */
 355              		.loc 1 104 3 view .LVU97
 356 0026 FFF7FEFF 		bl	MX_FREERTOS_Init
 357              	.LVL23:
 106:Core/Src/main.c **** 
 358              		.loc 1 106 3 view .LVU98
 359 002a FFF7FEFF 		bl	osKernelStart
 360              	.LVL24:
 361              	.L22:
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccLTXhSl.s 			page 15


 111:Core/Src/main.c ****   {
 362              		.loc 1 111 3 discriminator 1 view .LVU99
 116:Core/Src/main.c ****   /* USER CODE END 3 */
 363              		.loc 1 116 3 discriminator 1 view .LVU100
 111:Core/Src/main.c ****   {
 364              		.loc 1 111 9 discriminator 1 view .LVU101
 365 002e FEE7     		b	.L22
 366              		.cfi_endproc
 367              	.LFE145:
 369              		.text
 370              	.Letext0:
 371              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 372              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 373              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
 374              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 375              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h"
 376              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc.h"
 377              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 378              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim.h"
 379              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
 380              		.file 12 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pwr_ex.h"
 381              		.file 13 "Core/Inc/gpio.h"
 382              		.file 14 "Core/Inc/i2c.h"
 383              		.file 15 "Core/Inc/usart.h"
 384              		.file 16 "Core/Inc/tim.h"
 385              		.file 17 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS_V2/cmsis_os2.h"
 386              		.file 18 "<built-in>"
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccLTXhSl.s 			page 16


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\GUILLE~1\AppData\Local\Temp\ccLTXhSl.s:18     .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\GUILLE~1\AppData\Local\Temp\ccLTXhSl.s:26     .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\GUILLE~1\AppData\Local\Temp\ccLTXhSl.s:61     .text.HAL_TIM_PeriodElapsedCallback:00000014 $d
C:\Users\GUILLE~1\AppData\Local\Temp\ccLTXhSl.s:66     .text.Error_Handler:00000000 $t
C:\Users\GUILLE~1\AppData\Local\Temp\ccLTXhSl.s:73     .text.Error_Handler:00000000 Error_Handler
C:\Users\GUILLE~1\AppData\Local\Temp\ccLTXhSl.s:105    .text.SystemClock_Config:00000000 $t
C:\Users\GUILLE~1\AppData\Local\Temp\ccLTXhSl.s:112    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\GUILLE~1\AppData\Local\Temp\ccLTXhSl.s:302    .text.SystemClock_Config:000000c0 $d
C:\Users\GUILLE~1\AppData\Local\Temp\ccLTXhSl.s:309    .text.main:00000000 $t
C:\Users\GUILLE~1\AppData\Local\Temp\ccLTXhSl.s:316    .text.main:00000000 main

UNDEFINED SYMBOLS
HAL_IncTick
memset
HAL_RCC_OscConfig
HAL_PWREx_EnableOverDrive
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_GPIO_Init
MX_I2C1_Init
MX_I2C4_Init
MX_USART2_UART_Init
MX_TIM3_Init
MX_TIM4_Init
osKernelInitialize
MX_FREERTOS_Init
osKernelStart
