
Loading design for application trce from file counter_impl1.ncd.
Design name: Counter
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Fri Jul 01 20:28:25 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            2526 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 10.060ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[9]  (to ipClk_c +)
                   FF                        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[8]

   Delay:               9.714ns  (16.0% logic, 84.0% route), 6 logic levels.

 Constraint Details:

      9.714ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.060ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R15C11C.CLK to     R15C11C.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from ipClk_c)
ROUTE         5     1.324     R15C11C.Q0 to     R16C12B.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R16C12B.B1 to     R16C12B.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_406
ROUTE         1     1.051     R16C12B.F1 to     R15C13C.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R15C13C.B0 to     R15C13C.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_294
ROUTE         6     1.259     R15C13C.F0 to     R16C11D.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C11D.D0 to     R16C11D.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_307
ROUTE         2     0.864     R16C11D.F0 to     R15C11D.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R15C11D.B1 to     R15C11D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_317
ROUTE         3     1.627     R15C11D.F1 to      R12C2C.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R12C2C.C0 to      R12C2C.F0 SLICE_471
ROUTE         8     2.036      R12C2C.F0 to      R9C10B.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    9.714   (16.0% logic, 84.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     1.059       21.PADDI to    R15C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     1.059       21.PADDI to     R9C10B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.060ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[7]  (to ipClk_c +)
                   FF                        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[6]

   Delay:               9.714ns  (16.0% logic, 84.0% route), 6 logic levels.

 Constraint Details:

      9.714ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_197 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.060ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R15C11C.CLK to     R15C11C.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from ipClk_c)
ROUTE         5     1.324     R15C11C.Q0 to     R16C12B.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R16C12B.B1 to     R16C12B.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_406
ROUTE         1     1.051     R16C12B.F1 to     R15C13C.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R15C13C.B0 to     R15C13C.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_294
ROUTE         6     1.259     R15C13C.F0 to     R16C11D.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C11D.D0 to     R16C11D.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_307
ROUTE         2     0.864     R16C11D.F0 to     R15C11D.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R15C11D.B1 to     R15C11D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_317
ROUTE         3     1.627     R15C11D.F1 to      R12C2C.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R12C2C.C0 to      R12C2C.F0 SLICE_471
ROUTE         8     2.036      R12C2C.F0 to      R9C10A.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    9.714   (16.0% logic, 84.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     1.059       21.PADDI to    R15C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     1.059       21.PADDI to     R9C10A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.318ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[5]  (to ipClk_c +)
                   FF                        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[4]

   Delay:               9.456ns  (16.4% logic, 83.6% route), 6 logic levels.

 Constraint Details:

      9.456ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_196 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.318ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R15C11C.CLK to     R15C11C.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from ipClk_c)
ROUTE         5     1.324     R15C11C.Q0 to     R16C12B.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R16C12B.B1 to     R16C12B.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_406
ROUTE         1     1.051     R16C12B.F1 to     R15C13C.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R15C13C.B0 to     R15C13C.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_294
ROUTE         6     1.259     R15C13C.F0 to     R16C11D.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C11D.D0 to     R16C11D.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_307
ROUTE         2     0.864     R16C11D.F0 to     R15C11D.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R15C11D.B1 to     R15C11D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_317
ROUTE         3     1.627     R15C11D.F1 to      R12C2C.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R12C2C.C0 to      R12C2C.F0 SLICE_471
ROUTE         8     1.778      R12C2C.F0 to      R9C11C.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    9.456   (16.4% logic, 83.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     1.059       21.PADDI to    R15C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     1.059       21.PADDI to     R9C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.318ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[11]  (to ipClk_c +)
                   FF                        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[10]

   Delay:               9.456ns  (16.4% logic, 83.6% route), 6 logic levels.

 Constraint Details:

      9.456ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_199 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.318ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_199:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R15C11C.CLK to     R15C11C.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from ipClk_c)
ROUTE         5     1.324     R15C11C.Q0 to     R16C12B.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R16C12B.B1 to     R16C12B.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_406
ROUTE         1     1.051     R16C12B.F1 to     R15C13C.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R15C13C.B0 to     R15C13C.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_294
ROUTE         6     1.259     R15C13C.F0 to     R16C11D.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C11D.D0 to     R16C11D.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_307
ROUTE         2     0.864     R16C11D.F0 to     R15C11D.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R15C11D.B1 to     R15C11D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_317
ROUTE         3     1.627     R15C11D.F1 to      R12C2C.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R12C2C.C0 to      R12C2C.F0 SLICE_471
ROUTE         8     1.778      R12C2C.F0 to      R9C11B.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    9.456   (16.4% logic, 83.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     1.059       21.PADDI to    R15C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_199:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     1.059       21.PADDI to     R9C11B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.327ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[13]  (to ipClk_c +)
                   FF                        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[12]

   Delay:               9.447ns  (16.4% logic, 83.6% route), 6 logic levels.

 Constraint Details:

      9.447ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.327ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R15C11C.CLK to     R15C11C.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from ipClk_c)
ROUTE         5     1.324     R15C11C.Q0 to     R16C12B.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R16C12B.B1 to     R16C12B.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_406
ROUTE         1     1.051     R16C12B.F1 to     R15C13C.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R15C13C.B0 to     R15C13C.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_294
ROUTE         6     1.259     R15C13C.F0 to     R16C11D.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C11D.D0 to     R16C11D.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_307
ROUTE         2     0.864     R16C11D.F0 to     R15C11D.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R15C11D.B1 to     R15C11D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_317
ROUTE         3     1.627     R15C11D.F1 to      R12C2C.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R12C2C.C0 to      R12C2C.F0 SLICE_471
ROUTE         8     1.769      R12C2C.F0 to      R8C11A.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    9.447   (16.4% logic, 83.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     1.059       21.PADDI to    R15C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     1.059       21.PADDI to     R8C11A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.409ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[7]  (to ipClk_c +)
                   FF                        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[6]

   Delay:               9.365ns  (16.6% logic, 83.4% route), 6 logic levels.

 Constraint Details:

      9.365ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_197 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.409ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R15C11C.CLK to     R15C11C.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from ipClk_c)
ROUTE         4     0.975     R15C11C.Q1 to     R16C12B.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R16C12B.A1 to     R16C12B.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_406
ROUTE         1     1.051     R16C12B.F1 to     R15C13C.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R15C13C.B0 to     R15C13C.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_294
ROUTE         6     1.259     R15C13C.F0 to     R16C11D.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C11D.D0 to     R16C11D.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_307
ROUTE         2     0.864     R16C11D.F0 to     R15C11D.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R15C11D.B1 to     R15C11D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_317
ROUTE         3     1.627     R15C11D.F1 to      R12C2C.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R12C2C.C0 to      R12C2C.F0 SLICE_471
ROUTE         8     2.036      R12C2C.F0 to      R9C10A.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    9.365   (16.6% logic, 83.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     1.059       21.PADDI to    R15C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     1.059       21.PADDI to     R9C10A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.409ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[9]  (to ipClk_c +)
                   FF                        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[8]

   Delay:               9.365ns  (16.6% logic, 83.4% route), 6 logic levels.

 Constraint Details:

      9.365ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.409ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R15C11C.CLK to     R15C11C.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from ipClk_c)
ROUTE         4     0.975     R15C11C.Q1 to     R16C12B.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R16C12B.A1 to     R16C12B.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_406
ROUTE         1     1.051     R16C12B.F1 to     R15C13C.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R15C13C.B0 to     R15C13C.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_294
ROUTE         6     1.259     R15C13C.F0 to     R16C11D.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C11D.D0 to     R16C11D.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_307
ROUTE         2     0.864     R16C11D.F0 to     R15C11D.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R15C11D.B1 to     R15C11D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_317
ROUTE         3     1.627     R15C11D.F1 to      R12C2C.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R12C2C.C0 to      R12C2C.F0 SLICE_471
ROUTE         8     2.036      R12C2C.F0 to      R9C10B.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    9.365   (16.6% logic, 83.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     1.059       21.PADDI to    R15C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     1.059       21.PADDI to     R9C10B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.594ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[15]  (to ipClk_c +)
                   FF                        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[14]

   Delay:               9.180ns  (16.9% logic, 83.1% route), 6 logic levels.

 Constraint Details:

      9.180ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_201 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.594ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R15C11C.CLK to     R15C11C.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from ipClk_c)
ROUTE         5     1.324     R15C11C.Q0 to     R16C12B.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R16C12B.B1 to     R16C12B.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_406
ROUTE         1     1.051     R16C12B.F1 to     R15C13C.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R15C13C.B0 to     R15C13C.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_294
ROUTE         6     1.259     R15C13C.F0 to     R16C11D.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C11D.D0 to     R16C11D.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_307
ROUTE         2     0.864     R16C11D.F0 to     R15C11D.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R15C11D.B1 to     R15C11D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_317
ROUTE         3     1.627     R15C11D.F1 to      R12C2C.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R12C2C.C0 to      R12C2C.F0 SLICE_471
ROUTE         8     1.502      R12C2C.F0 to     R11C11A.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    9.180   (16.9% logic, 83.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     1.059       21.PADDI to    R15C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     1.059       21.PADDI to    R11C11A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.667ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[5]  (to ipClk_c +)
                   FF                        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[4]

   Delay:               9.107ns  (17.1% logic, 82.9% route), 6 logic levels.

 Constraint Details:

      9.107ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_196 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.667ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R15C11C.CLK to     R15C11C.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from ipClk_c)
ROUTE         4     0.975     R15C11C.Q1 to     R16C12B.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R16C12B.A1 to     R16C12B.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_406
ROUTE         1     1.051     R16C12B.F1 to     R15C13C.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R15C13C.B0 to     R15C13C.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_294
ROUTE         6     1.259     R15C13C.F0 to     R16C11D.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C11D.D0 to     R16C11D.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_307
ROUTE         2     0.864     R16C11D.F0 to     R15C11D.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R15C11D.B1 to     R15C11D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_317
ROUTE         3     1.627     R15C11D.F1 to      R12C2C.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R12C2C.C0 to      R12C2C.F0 SLICE_471
ROUTE         8     1.778      R12C2C.F0 to      R9C11C.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    9.107   (17.1% logic, 82.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     1.059       21.PADDI to    R15C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     1.059       21.PADDI to     R9C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.667ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[11]  (to ipClk_c +)
                   FF                        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[10]

   Delay:               9.107ns  (17.1% logic, 82.9% route), 6 logic levels.

 Constraint Details:

      9.107ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_199 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.667ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_199:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R15C11C.CLK to     R15C11C.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from ipClk_c)
ROUTE         4     0.975     R15C11C.Q1 to     R16C12B.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R16C12B.A1 to     R16C12B.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_406
ROUTE         1     1.051     R16C12B.F1 to     R15C13C.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R15C13C.B0 to     R15C13C.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_294
ROUTE         6     1.259     R15C13C.F0 to     R16C11D.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C11D.D0 to     R16C11D.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_307
ROUTE         2     0.864     R16C11D.F0 to     R15C11D.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R15C11D.B1 to     R15C11D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_317
ROUTE         3     1.627     R15C11D.F1 to      R12C2C.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R12C2C.C0 to      R12C2C.F0 SLICE_471
ROUTE         8     1.778      R12C2C.F0 to      R9C11B.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    9.107   (17.1% logic, 82.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     1.059       21.PADDI to    R15C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_199:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     1.059       21.PADDI to     R9C11B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

Report:  100.604MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  100.604 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK   Loads: 123
   No transfer within this clock domain is found

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 141
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2526 paths, 1 nets, and 3008 connections (92.55% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Fri Jul 01 20:28:25 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            2526 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_TxSend  (from ipClk_c +)
   Destination:    FF         Data in        UART_Inst/opTxBusy  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay SLICE_260 to UART_Inst/SLICE_419 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path SLICE_260 to UART_Inst/SLICE_419:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C20B.CLK to     R18C20B.Q0 SLICE_260 (from ipClk_c)
ROUTE         5     0.041     R18C20B.Q0 to     R18C20A.M0 UART_TxSend (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_260:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     0.300       21.PADDI to    R18C20B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Inst/SLICE_419:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     0.300       21.PADDI to    R18C20A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.197ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_din_d[5]  (from ipClk_c +)
   Destination:    DP16KB     Port           Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0(ASIC)  (to ipClk_c +)

   Delay:               0.344ns  (34.9% logic, 65.1% route), 1 logic levels.

 Constraint Details:

      0.344ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_160 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.197ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_160 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C19C.CLK to     R14C19C.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_160 (from ipClk_c)
ROUTE         1     0.224     R14C19C.Q1 to *R_R13C17.DIA5 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_din_d[5] (to ipClk_c)
                  --------
                    0.344   (34.9% logic, 65.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     0.300       21.PADDI to    R14C19C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     0.350       21.PADDI to *R_R13C17.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.197ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_din_d[7]  (from ipClk_c +)
   Destination:    DP16KB     Port           Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0(ASIC)  (to ipClk_c +)

   Delay:               0.344ns  (34.9% logic, 65.1% route), 1 logic levels.

 Constraint Details:

      0.344ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_161 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.197ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_161 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C20B.CLK to     R14C20B.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_161 (from ipClk_c)
ROUTE         1     0.224     R14C20B.Q1 to *R_R13C17.DIA7 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_din_d[7] (to ipClk_c)
                  --------
                    0.344   (34.9% logic, 65.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     0.300       21.PADDI to    R14C20B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     0.350       21.PADDI to *R_R13C17.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_din_d[1]  (from ipClk_c +)
   Destination:    DP16KB     Port           Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0(ASIC)  (to ipClk_c +)

   Delay:               0.354ns  (33.9% logic, 66.1% route), 1 logic levels.

 Constraint Details:

      0.354ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_158 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.207ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_158 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R15C19B.CLK to     R15C19B.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_158 (from ipClk_c)
ROUTE         1     0.234     R15C19B.Q1 to *R_R13C17.DIA1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_din_d[1] (to ipClk_c)
                  --------
                    0.354   (33.9% logic, 66.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     0.300       21.PADDI to    R15C19B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     0.350       21.PADDI to *R_R13C17.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_din_d[6]  (from ipClk_c +)
   Destination:    DP16KB     Port           Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0(ASIC)  (to ipClk_c +)

   Delay:               0.354ns  (33.9% logic, 66.1% route), 1 logic levels.

 Constraint Details:

      0.354ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_161 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.207ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_161 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C20B.CLK to     R14C20B.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_161 (from ipClk_c)
ROUTE         1     0.234     R14C20B.Q0 to *R_R13C17.DIA6 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_din_d[6] (to ipClk_c)
                  --------
                    0.354   (33.9% logic, 66.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     0.300       21.PADDI to    R14C20B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     0.350       21.PADDI to *R_R13C17.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_din_d[0]  (from ipClk_c +)
   Destination:    DP16KB     Port           Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0(ASIC)  (to ipClk_c +)

   Delay:               0.354ns  (33.9% logic, 66.1% route), 1 logic levels.

 Constraint Details:

      0.354ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_158 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.207ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_158 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R15C19B.CLK to     R15C19B.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_158 (from ipClk_c)
ROUTE         1     0.234     R15C19B.Q0 to *R_R13C17.DIA0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_din_d[0] (to ipClk_c)
                  --------
                    0.354   (33.9% logic, 66.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     0.300       21.PADDI to    R15C19B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     0.350       21.PADDI to *R_R13C17.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_din_d[4]  (from ipClk_c +)
   Destination:    DP16KB     Port           Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0(ASIC)  (to ipClk_c +)

   Delay:               0.354ns  (33.9% logic, 66.1% route), 1 logic levels.

 Constraint Details:

      0.354ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_160 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.207ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_160 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C19C.CLK to     R14C19C.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_160 (from ipClk_c)
ROUTE         1     0.234     R14C19C.Q0 to *R_R13C17.DIA4 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_din_d[4] (to ipClk_c)
                  --------
                    0.354   (33.9% logic, 66.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     0.300       21.PADDI to    R14C19C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     0.350       21.PADDI to *R_R13C17.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]  (from ipClk_c +)
   Destination:    FF         Data in        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_179 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_179 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_179 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R17C9A.CLK to      R17C9A.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_179 (from ipClk_c)
ROUTE         3     0.057      R17C9A.Q0 to      R17C9A.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]
CTOF_DEL    ---     0.059      R17C9A.D0 to      R17C9A.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_179
ROUTE         1     0.000      R17C9A.F0 to     R17C9A.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/trig_cnt_7[0] (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     0.300       21.PADDI to     R17C9A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     0.300       21.PADDI to     R17C9A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/mem_full_cntr[0]  (from ipClk_c +)
   Destination:    FF         Data in        Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/mem_full_cntr[0]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_142 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_142 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_142 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R20C10C.CLK to     R20C10C.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_142 (from ipClk_c)
ROUTE         2     0.057     R20C10C.Q0 to     R20C10C.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/mem_full_cntr[0]
CTOF_DEL    ---     0.059     R20C10C.D0 to     R20C10C.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_142
ROUTE         1     0.000     R20C10C.F0 to    R20C10C.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_340_i (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     0.300       21.PADDI to    R20C10C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     0.300       21.PADDI to    R20C10C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]  (from ipClk_c +)
   Destination:    FF         Data in        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_180 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R17C9B.CLK to      R17C9B.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_180 (from ipClk_c)
ROUTE         3     0.057      R17C9B.Q0 to      R17C9B.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]
CTOF_DEL    ---     0.059      R17C9B.D0 to      R17C9B.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_180
ROUTE         1     0.000      R17C9B.F0 to     R17C9B.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/trig_cnt_7[2] (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     0.300       21.PADDI to     R17C9B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       141     0.300       21.PADDI to     R17C9B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK   Loads: 123
   No transfer within this clock domain is found

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 141
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2526 paths, 1 nets, and 3008 connections (92.55% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

