module testbench();

timeunit 5ns;	// Half clock cycle at 50 MHz
			// This is the amount of time represented by #1 
timeprecision 1ns;

logic CLK = 0;
logic MCLK, LRCLK, SCLK;
logic RESET, RUN, AVL_WRITE, AVL_READ, SW, FIFL_FULL, FIFO_EMPTY, FIFO_READ;
logic [7:0] AVL_ADDR;
logic [31:0] AVL_WRITEDATA;
logic LD_FIFO;
logic [31:0] AVL_READDATA, TONE, FIFO_OUT;

synth_ip SYNTH(.*);

i2s I2S(.*, .AUDIO(FIFO_OUT));
					
FIFO fifo(.data(TONE), .rdclk(LRCLK), .rdreq(FIFO_READ), .wrclk(CLK), .wrreq(LD_FIFO), .q(FIFO_OUT), .rdempty(FIFO_EMPTY), .wrfull(FIFO_FULL));

// Toggle the clock
// #1 means wait for a delay of 1 timeunit
always begin : CLOCK_GENERATION
#1 CLK = ~CLK;
end

initial begin: CLOCK_INITIALIZATION
    CLK = 0;
end 

initial begin: TEST_VECTORS
RESET = 1'b1;
RUN = 1'b0;

#2 RESET = 1'b0;
	RUN = 1'b1;
	
#2	AVL_WRITEDATA = 32'h000000FF;
	AVL_ADDR = 8'hBC;
	AVL_WRITE = 1'b1;
	
#2 AVL_WRITE = 1'b0;

#2	AVL_READ = 1'b1;

#2 AVL_READ = 1'b0;


//if (ErrorCnt == 0)
//	$display("Success!");  // Command line output in ModelSim
//else
//	$display("%d error(s) detected. Try again!", ErrorCnt);

end

endmodule
