Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep  5 13:17:17 2019
| Host         : DESKTOP-0IL45C2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file led_shifting_timing_summary_routed.rpt -pb led_shifting_timing_summary_routed.pb -rpx led_shifting_timing_summary_routed.rpx -warn_on_violation
| Design       : led_shifting
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     97.500        0.000                      0                   66        0.125        0.000                      0                   66        1.700        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
usrclk_p              {0.000 3.200}        6.400           156.250         
  clk_out1_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 16.000}       32.000          31.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
usrclk_p                                                                                                                                                                1.700        0.000                       0                     1  
  clk_out1_clk_wiz_0       97.500        0.000                      0                   66        0.125        0.000                      0                   66       49.600        0.000                       0                    35  
  clkfbout_clk_wiz_0                                                                                                                                                   30.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  usrclk_p
  To Clock:  usrclk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrclk_p
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { usrclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         6.400       5.329      MMCME2_ADV_X0Y1  clk_module/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.400       93.600     MMCME2_ADV_X0Y1  clk_module/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y1  clk_module/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y1  clk_module/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y1  clk_module/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y1  clk_module/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       97.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.500ns  (required time - arrival time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.345ns (16.330%)  route 1.768ns (83.670%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 98.524 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.034ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          1.544    -2.034    clk
    SLICE_X46Y139        FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y139        FDRE (Prop_fdre_C_Q)         0.259    -1.775 f  count_reg[11]/Q
                         net (fo=2, routed)           0.606    -1.169    count_reg[11]
    SLICE_X47Y139        LUT6 (Prop_lut6_I1_O)        0.043    -1.126 r  led[7]_i_4/O
                         net (fo=2, routed)           0.441    -0.685    led[7]_i_4_n_0
    SLICE_X47Y138        LUT5 (Prop_lut5_I2_O)        0.043    -0.642 r  led[7]_i_1/O
                         net (fo=13, routed)          0.721     0.079    led[7]_i_1_n_0
    SLICE_X47Y137        FDSE                                         r  led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          1.406    98.524    clk
    SLICE_X47Y137        FDSE                                         r  led_reg[0]/C
                         clock pessimism             -0.584    97.940    
                         clock uncertainty           -0.161    97.780    
    SLICE_X47Y137        FDSE (Setup_fdse_C_CE)      -0.201    97.579    led_reg[0]
  -------------------------------------------------------------------
                         required time                         97.579    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                 97.500    

Slack (MET) :             97.500ns  (required time - arrival time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.345ns (16.330%)  route 1.768ns (83.670%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 98.524 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.034ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          1.544    -2.034    clk
    SLICE_X46Y139        FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y139        FDRE (Prop_fdre_C_Q)         0.259    -1.775 f  count_reg[11]/Q
                         net (fo=2, routed)           0.606    -1.169    count_reg[11]
    SLICE_X47Y139        LUT6 (Prop_lut6_I1_O)        0.043    -1.126 r  led[7]_i_4/O
                         net (fo=2, routed)           0.441    -0.685    led[7]_i_4_n_0
    SLICE_X47Y138        LUT5 (Prop_lut5_I2_O)        0.043    -0.642 r  led[7]_i_1/O
                         net (fo=13, routed)          0.721     0.079    led[7]_i_1_n_0
    SLICE_X47Y137        FDRE                                         r  led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          1.406    98.524    clk
    SLICE_X47Y137        FDRE                                         r  led_reg[1]/C
                         clock pessimism             -0.584    97.940    
                         clock uncertainty           -0.161    97.780    
    SLICE_X47Y137        FDRE (Setup_fdre_C_CE)      -0.201    97.579    led_reg[1]
  -------------------------------------------------------------------
                         required time                         97.579    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                 97.500    

Slack (MET) :             97.500ns  (required time - arrival time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.345ns (16.330%)  route 1.768ns (83.670%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 98.524 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.034ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          1.544    -2.034    clk
    SLICE_X46Y139        FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y139        FDRE (Prop_fdre_C_Q)         0.259    -1.775 f  count_reg[11]/Q
                         net (fo=2, routed)           0.606    -1.169    count_reg[11]
    SLICE_X47Y139        LUT6 (Prop_lut6_I1_O)        0.043    -1.126 r  led[7]_i_4/O
                         net (fo=2, routed)           0.441    -0.685    led[7]_i_4_n_0
    SLICE_X47Y138        LUT5 (Prop_lut5_I2_O)        0.043    -0.642 r  led[7]_i_1/O
                         net (fo=13, routed)          0.721     0.079    led[7]_i_1_n_0
    SLICE_X47Y137        FDRE                                         r  led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          1.406    98.524    clk
    SLICE_X47Y137        FDRE                                         r  led_reg[2]/C
                         clock pessimism             -0.584    97.940    
                         clock uncertainty           -0.161    97.780    
    SLICE_X47Y137        FDRE (Setup_fdre_C_CE)      -0.201    97.579    led_reg[2]
  -------------------------------------------------------------------
                         required time                         97.579    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                 97.500    

Slack (MET) :             97.500ns  (required time - arrival time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.345ns (16.330%)  route 1.768ns (83.670%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 98.524 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.034ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          1.544    -2.034    clk
    SLICE_X46Y139        FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y139        FDRE (Prop_fdre_C_Q)         0.259    -1.775 f  count_reg[11]/Q
                         net (fo=2, routed)           0.606    -1.169    count_reg[11]
    SLICE_X47Y139        LUT6 (Prop_lut6_I1_O)        0.043    -1.126 r  led[7]_i_4/O
                         net (fo=2, routed)           0.441    -0.685    led[7]_i_4_n_0
    SLICE_X47Y138        LUT5 (Prop_lut5_I2_O)        0.043    -0.642 r  led[7]_i_1/O
                         net (fo=13, routed)          0.721     0.079    led[7]_i_1_n_0
    SLICE_X47Y137        FDRE                                         r  led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          1.406    98.524    clk
    SLICE_X47Y137        FDRE                                         r  led_reg[3]/C
                         clock pessimism             -0.584    97.940    
                         clock uncertainty           -0.161    97.780    
    SLICE_X47Y137        FDRE (Setup_fdre_C_CE)      -0.201    97.579    led_reg[3]
  -------------------------------------------------------------------
                         required time                         97.579    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                 97.500    

Slack (MET) :             97.500ns  (required time - arrival time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.345ns (16.330%)  route 1.768ns (83.670%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 98.524 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.034ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          1.544    -2.034    clk
    SLICE_X46Y139        FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y139        FDRE (Prop_fdre_C_Q)         0.259    -1.775 f  count_reg[11]/Q
                         net (fo=2, routed)           0.606    -1.169    count_reg[11]
    SLICE_X47Y139        LUT6 (Prop_lut6_I1_O)        0.043    -1.126 r  led[7]_i_4/O
                         net (fo=2, routed)           0.441    -0.685    led[7]_i_4_n_0
    SLICE_X47Y138        LUT5 (Prop_lut5_I2_O)        0.043    -0.642 r  led[7]_i_1/O
                         net (fo=13, routed)          0.721     0.079    led[7]_i_1_n_0
    SLICE_X47Y137        FDRE                                         r  led_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          1.406    98.524    clk
    SLICE_X47Y137        FDRE                                         r  led_reg[4]/C
                         clock pessimism             -0.584    97.940    
                         clock uncertainty           -0.161    97.780    
    SLICE_X47Y137        FDRE (Setup_fdre_C_CE)      -0.201    97.579    led_reg[4]
  -------------------------------------------------------------------
                         required time                         97.579    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                 97.500    

Slack (MET) :             97.500ns  (required time - arrival time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_reg[4]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.345ns (16.330%)  route 1.768ns (83.670%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 98.524 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.034ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          1.544    -2.034    clk
    SLICE_X46Y139        FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y139        FDRE (Prop_fdre_C_Q)         0.259    -1.775 f  count_reg[11]/Q
                         net (fo=2, routed)           0.606    -1.169    count_reg[11]
    SLICE_X47Y139        LUT6 (Prop_lut6_I1_O)        0.043    -1.126 r  led[7]_i_4/O
                         net (fo=2, routed)           0.441    -0.685    led[7]_i_4_n_0
    SLICE_X47Y138        LUT5 (Prop_lut5_I2_O)        0.043    -0.642 r  led[7]_i_1/O
                         net (fo=13, routed)          0.721     0.079    led[7]_i_1_n_0
    SLICE_X47Y137        FDRE                                         r  led_reg[4]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          1.406    98.524    clk
    SLICE_X47Y137        FDRE                                         r  led_reg[4]_lopt_replica/C
                         clock pessimism             -0.584    97.940    
                         clock uncertainty           -0.161    97.780    
    SLICE_X47Y137        FDRE (Setup_fdre_C_CE)      -0.201    97.579    led_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         97.579    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                 97.500    

Slack (MET) :             97.500ns  (required time - arrival time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.345ns (16.330%)  route 1.768ns (83.670%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 98.524 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.034ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          1.544    -2.034    clk
    SLICE_X46Y139        FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y139        FDRE (Prop_fdre_C_Q)         0.259    -1.775 f  count_reg[11]/Q
                         net (fo=2, routed)           0.606    -1.169    count_reg[11]
    SLICE_X47Y139        LUT6 (Prop_lut6_I1_O)        0.043    -1.126 r  led[7]_i_4/O
                         net (fo=2, routed)           0.441    -0.685    led[7]_i_4_n_0
    SLICE_X47Y138        LUT5 (Prop_lut5_I2_O)        0.043    -0.642 r  led[7]_i_1/O
                         net (fo=13, routed)          0.721     0.079    led[7]_i_1_n_0
    SLICE_X47Y137        FDRE                                         r  led_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          1.406    98.524    clk
    SLICE_X47Y137        FDRE                                         r  led_reg[7]/C
                         clock pessimism             -0.584    97.940    
                         clock uncertainty           -0.161    97.780    
    SLICE_X47Y137        FDRE (Setup_fdre_C_CE)      -0.201    97.579    led_reg[7]
  -------------------------------------------------------------------
                         required time                         97.579    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                 97.500    

Slack (MET) :             97.632ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.345ns (18.159%)  route 1.555ns (81.841%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 98.524 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.033ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -2.033    clk
    SLICE_X46Y140        FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y140        FDRE (Prop_fdre_C_Q)         0.259    -1.774 f  count_reg[15]/Q
                         net (fo=2, routed)           0.438    -1.335    count_reg[15]
    SLICE_X47Y141        LUT6 (Prop_lut6_I3_O)        0.043    -1.292 r  led[7]_i_2/O
                         net (fo=2, routed)           0.529    -0.763    led[7]_i_2_n_0
    SLICE_X47Y138        LUT6 (Prop_lut6_I4_O)        0.043    -0.720 r  count[0]_i_1/O
                         net (fo=20, routed)          0.587    -0.133    count[0]_i_1_n_0
    SLICE_X46Y138        FDRE                                         r  count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          1.406    98.524    clk
    SLICE_X46Y138        FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.584    97.940    
                         clock uncertainty           -0.161    97.780    
    SLICE_X46Y138        FDRE (Setup_fdre_C_R)       -0.281    97.499    count_reg[4]
  -------------------------------------------------------------------
                         required time                         97.499    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                 97.632    

Slack (MET) :             97.632ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.345ns (18.159%)  route 1.555ns (81.841%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 98.524 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.033ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -2.033    clk
    SLICE_X46Y140        FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y140        FDRE (Prop_fdre_C_Q)         0.259    -1.774 f  count_reg[15]/Q
                         net (fo=2, routed)           0.438    -1.335    count_reg[15]
    SLICE_X47Y141        LUT6 (Prop_lut6_I3_O)        0.043    -1.292 r  led[7]_i_2/O
                         net (fo=2, routed)           0.529    -0.763    led[7]_i_2_n_0
    SLICE_X47Y138        LUT6 (Prop_lut6_I4_O)        0.043    -0.720 r  count[0]_i_1/O
                         net (fo=20, routed)          0.587    -0.133    count[0]_i_1_n_0
    SLICE_X46Y138        FDRE                                         r  count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          1.406    98.524    clk
    SLICE_X46Y138        FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.584    97.940    
                         clock uncertainty           -0.161    97.780    
    SLICE_X46Y138        FDRE (Setup_fdre_C_R)       -0.281    97.499    count_reg[5]
  -------------------------------------------------------------------
                         required time                         97.499    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                 97.632    

Slack (MET) :             97.632ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.345ns (18.159%)  route 1.555ns (81.841%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 98.524 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.033ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -2.033    clk
    SLICE_X46Y140        FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y140        FDRE (Prop_fdre_C_Q)         0.259    -1.774 f  count_reg[15]/Q
                         net (fo=2, routed)           0.438    -1.335    count_reg[15]
    SLICE_X47Y141        LUT6 (Prop_lut6_I3_O)        0.043    -1.292 r  led[7]_i_2/O
                         net (fo=2, routed)           0.529    -0.763    led[7]_i_2_n_0
    SLICE_X47Y138        LUT6 (Prop_lut6_I4_O)        0.043    -0.720 r  count[0]_i_1/O
                         net (fo=20, routed)          0.587    -0.133    count[0]_i_1_n_0
    SLICE_X46Y138        FDRE                                         r  count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          1.406    98.524    clk
    SLICE_X46Y138        FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.584    97.940    
                         clock uncertainty           -0.161    97.780    
    SLICE_X46Y138        FDRE (Setup_fdre_C_R)       -0.281    97.499    count_reg[6]
  -------------------------------------------------------------------
                         required time                         97.499    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                 97.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.100ns (58.136%)  route 0.072ns (41.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          0.686    -0.493    clk
    SLICE_X47Y137        FDSE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y137        FDSE (Prop_fdse_C_Q)         0.100    -0.393 r  led_reg[0]/Q
                         net (fo=3, routed)           0.072    -0.321    led_OBUF[0]
    SLICE_X47Y137        FDRE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          0.907    -0.524    clk
    SLICE_X47Y137        FDRE                                         r  led_reg[1]/C
                         clock pessimism              0.031    -0.493    
    SLICE_X47Y137        FDRE (Hold_fdre_C_D)         0.047    -0.446    led_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.091ns (57.865%)  route 0.066ns (42.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          0.686    -0.493    clk
    SLICE_X47Y137        FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y137        FDRE (Prop_fdre_C_Q)         0.091    -0.402 r  led_reg[1]/Q
                         net (fo=3, routed)           0.066    -0.336    led_OBUF[1]
    SLICE_X47Y137        FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          0.907    -0.524    clk
    SLICE_X47Y137        FDRE                                         r  led_reg[2]/C
                         clock pessimism              0.031    -0.493    
    SLICE_X47Y137        FDRE (Hold_fdre_C_D)        -0.006    -0.499    led_reg[2]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.463%)  route 0.106ns (51.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.525ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          0.685    -0.494    clk
    SLICE_X47Y136        FDRE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y136        FDRE (Prop_fdre_C_Q)         0.100    -0.394 r  led_reg[6]/Q
                         net (fo=3, routed)           0.106    -0.287    led_OBUF[6]
    SLICE_X47Y136        FDRE                                         r  led_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          0.906    -0.525    clk
    SLICE_X47Y136        FDRE                                         r  led_reg[7]_lopt_replica/C
                         clock pessimism              0.031    -0.494    
    SLICE_X47Y136        FDRE (Hold_fdre_C_D)         0.043    -0.451    led_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.100ns (45.638%)  route 0.119ns (54.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          0.686    -0.493    clk
    SLICE_X47Y137        FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y137        FDRE (Prop_fdre_C_Q)         0.100    -0.393 r  led_reg[2]/Q
                         net (fo=4, routed)           0.119    -0.274    led_OBUF[2]
    SLICE_X47Y138        FDRE                                         r  led_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          0.909    -0.522    clk
    SLICE_X47Y138        FDRE                                         r  led_reg[3]_lopt_replica/C
                         clock pessimism              0.044    -0.478    
    SLICE_X47Y138        FDRE (Hold_fdre_C_D)         0.040    -0.438    led_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.157ns (70.008%)  route 0.067ns (29.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          0.686    -0.493    clk
    SLICE_X47Y137        FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y137        FDRE (Prop_fdre_C_Q)         0.091    -0.402 f  led_reg[1]/Q
                         net (fo=3, routed)           0.067    -0.335    led_OBUF[1]
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.066    -0.269 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    p_1_in[0]
    SLICE_X47Y137        FDSE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          0.907    -0.524    clk
    SLICE_X47Y137        FDSE                                         r  led_reg[0]/C
                         clock pessimism              0.031    -0.493    
    SLICE_X47Y137        FDSE (Hold_fdse_C_D)         0.060    -0.433    led_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.726%)  route 0.152ns (60.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.525ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          0.686    -0.493    clk
    SLICE_X47Y137        FDRE                                         r  led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y137        FDRE (Prop_fdre_C_Q)         0.100    -0.393 r  led_reg[4]/Q
                         net (fo=3, routed)           0.152    -0.241    led_OBUF[4]
    SLICE_X46Y136        FDRE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          0.906    -0.525    clk
    SLICE_X46Y136        FDRE                                         r  led_reg[5]/C
                         clock pessimism              0.044    -0.481    
    SLICE_X46Y136        FDRE (Hold_fdre_C_D)         0.037    -0.444    led_reg[5]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.521ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          0.688    -0.491    clk
    SLICE_X46Y140        FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y140        FDRE (Prop_fdre_C_Q)         0.118    -0.373 r  count_reg[14]/Q
                         net (fo=2, routed)           0.115    -0.258    count_reg[14]
    SLICE_X46Y140        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075    -0.183 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.183    count_reg[12]_i_1_n_5
    SLICE_X46Y140        FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          0.910    -0.521    clk
    SLICE_X46Y140        FDRE                                         r  count_reg[14]/C
                         clock pessimism              0.030    -0.491    
    SLICE_X46Y140        FDRE (Hold_fdre_C_D)         0.092    -0.399    count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          0.686    -0.493    clk
    SLICE_X46Y137        FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y137        FDRE (Prop_fdre_C_Q)         0.118    -0.375 r  count_reg[2]/Q
                         net (fo=2, routed)           0.115    -0.260    count_reg[2]
    SLICE_X46Y137        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075    -0.185 r  count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.185    count_reg[0]_i_2_n_5
    SLICE_X46Y137        FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          0.907    -0.524    clk
    SLICE_X46Y137        FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.031    -0.493    
    SLICE_X46Y137        FDRE (Hold_fdre_C_D)         0.092    -0.401    count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.193ns (62.365%)  route 0.116ns (37.635%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          0.687    -0.492    clk
    SLICE_X46Y139        FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y139        FDRE (Prop_fdre_C_Q)         0.118    -0.374 r  count_reg[10]/Q
                         net (fo=2, routed)           0.116    -0.257    count_reg[10]
    SLICE_X46Y139        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075    -0.182 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.182    count_reg[8]_i_1_n_5
    SLICE_X46Y139        FDRE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          0.909    -0.522    clk
    SLICE_X46Y139        FDRE                                         r  count_reg[10]/C
                         clock pessimism              0.030    -0.492    
    SLICE_X46Y139        FDRE (Hold_fdre_C_D)         0.092    -0.400    count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.193ns (62.365%)  route 0.116ns (37.635%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.521ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          0.688    -0.491    clk
    SLICE_X46Y141        FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y141        FDRE (Prop_fdre_C_Q)         0.118    -0.373 r  count_reg[18]/Q
                         net (fo=2, routed)           0.116    -0.256    count_reg[18]
    SLICE_X46Y141        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075    -0.181 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.181    count_reg[16]_i_1_n_5
    SLICE_X46Y141        FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  clk_module/inst/clkout1_buf/O
                         net (fo=33, routed)          0.910    -0.521    clk
    SLICE_X46Y141        FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.030    -0.491    
    SLICE_X46Y141        FDRE (Hold_fdre_C_D)         0.092    -0.399    count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_module/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y0    clk_module/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         100.000     98.929     MMCME2_ADV_X0Y1  clk_module/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X47Y137    led_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X47Y137    led_reg[4]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X47Y137    led_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.700         100.000     99.300     SLICE_X46Y137    count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         100.000     99.300     SLICE_X46Y139    count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.700         100.000     99.300     SLICE_X46Y139    count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.700         100.000     99.300     SLICE_X46Y140    count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.700         100.000     99.300     SLICE_X46Y140    count_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  clk_module/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X47Y137    led_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X47Y137    led_reg[4]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X47Y137    led_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X47Y137    led_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X47Y137    led_reg[4]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X47Y137    led_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X46Y137    count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X46Y139    count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X46Y139    count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X46Y137    count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X46Y137    count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X46Y139    count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X46Y139    count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X46Y140    count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X46Y140    count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X46Y140    count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X46Y140    count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X46Y141    count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X46Y141    count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X46Y141    count_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { clk_module/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         32.000      30.592     BUFGCTRL_X0Y1    clk_module/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         32.000      30.929     MMCME2_ADV_X0Y1  clk_module/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         32.000      30.929     MMCME2_ADV_X0Y1  clk_module/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       32.000      68.000     MMCME2_ADV_X0Y1  clk_module/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       32.000      181.360    MMCME2_ADV_X0Y1  clk_module/inst/mmcm_adv_inst/CLKFBOUT



