# 32-Bit-Pipelined-RISC-Architecture
Pipelined implementation to enhance speed, low power consumption.

Project Objective: To develop a high-performance 32-bit RISC processor with a focus on power efficiency and speed, suitable for various embedded system applications.

Description:
This repository contains the Verilog implementation and UVM testbench for a 32-bit Pipelined RISC Processor. The project aims to enhance speed and reduce power consumption while ensuring design correctness and reliability through comprehensive verification methods.

Key Features:
Efficient pipelined architecture design.
Power optimization techniques implemented.
Comprehensive testbench for functional verification using Universal Verification Methodology (UVM).

Tools Used:
Verilog for design modeling
VCS and Synopsys Verdi for simulation and coverage analysis
XPower Analyzer for power calculation
