{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port LCD_E -pg 1 -lvl 4 -x 1070 -y 370 -defaultsOSRD
preplace port LCD_RS -pg 1 -lvl 4 -x 1070 -y 390 -defaultsOSRD
preplace port LCD_RW -pg 1 -lvl 4 -x 1070 -y 410 -defaultsOSRD
preplace port RX -pg 1 -lvl 0 -x -310 -y 10 -defaultsOSRD
preplace port CLK -pg 1 -lvl 0 -x -310 -y 260 -defaultsOSRD
preplace port BUS_OUT -pg 1 -lvl 4 -x 1070 -y 250 -defaultsOSRD
preplace port RX_D -pg 1 -lvl 0 -x -310 -y 220 -defaultsOSRD
preplace port ON_OFF -pg 1 -lvl 4 -x 1070 -y 190 -defaultsOSRD
preplace port TX -pg 1 -lvl 4 -x 1070 -y -40 -defaultsOSRD
preplace portBus LED -pg 1 -lvl 4 -x 1070 -y 50 -defaultsOSRD
preplace portBus LCD_DB -pg 1 -lvl 4 -x 1070 -y 350 -defaultsOSRD
preplace inst design_multikontrole_0 -pg 1 -lvl 2 -x 510 -y -60 -defaultsOSRD
preplace inst design_clock_1_wrapp_0 -pg 1 -lvl 2 -x 510 -y 260 -defaultsOSRD
preplace inst bin2bcd_0 -pg 1 -lvl 1 -x 80 -y -130 -defaultsOSRD
preplace inst SERIAL_RX_FIFO_0 -pg 1 -lvl 1 -x 80 -y 80 -defaultsOSRD
preplace inst SERIAL_TX_FIFO_0 -pg 1 -lvl 3 -x 900 -y -150 -defaultsOSRD
preplace inst LED_0 -pg 1 -lvl 3 -x 900 -y 50 -defaultsOSRD
preplace inst design_on_off_downlo_0 -pg 1 -lvl 3 -x 900 -y 200 -defaultsOSRD
preplace inst DS18B20_0 -pg 1 -lvl 1 -x 80 -y 290 -defaultsOSRD
preplace inst design_lcd_wrapper_0 -pg 1 -lvl 3 -x 900 -y 380 -defaultsOSRD
preplace netloc LED_0_LED 1 3 1 N 50
preplace netloc design_lcd_wrapper_0_LCD_DB 1 3 1 N 350
preplace netloc design_lcd_wrapper_0_LCD_E 1 3 1 N 370
preplace netloc design_lcd_wrapper_0_LCD_RS 1 3 1 N 390
preplace netloc design_lcd_wrapper_0_LCD_RW 1 3 1 N 410
preplace netloc RX_0_1 1 0 2 -290J -20 220J
preplace netloc CLK_0_1 1 0 3 -280J -30 260J -260 750
preplace netloc Net 1 0 3 -250 -330 NJ -330 760
preplace netloc bin2bcd_0_HUN 1 1 1 220 -130n
preplace netloc bin2bcd_0_TEN 1 1 1 230 -110n
preplace netloc bin2bcd_0_ONE 1 1 1 270 -90n
preplace netloc SERIAL_RX_FIFO_0_DATA_RDY 1 1 1 250 30n
preplace netloc SERIAL_RX_FIFO_0_DATA 1 1 1 240 -130n
preplace netloc DS18B20_0_BYTE0 1 1 1 280 -190n
preplace netloc DS18B20_0_BYTE1 1 1 1 300 -170n
preplace netloc DS18B20_0_RDY 1 1 1 310 -90n
preplace netloc DS18B20_0_BUS_OUT 1 1 3 210J -340 NJ -340 1040J
preplace netloc design_on_off_downlo_0_RES 1 0 4 -230 -230 320J -250 720J -50 1020
preplace netloc design_clock_1_wrapp_0_CLK_1MHz 1 0 3 -210 390 NJ 390 680
preplace netloc design_clock_1_wrapp_0_CLK_RX 1 0 3 -210 180 290J 160 690
preplace netloc design_multikontrole_0_start 1 0 3 -210 -280 NJ -280 680
preplace netloc design_clock_1_wrapp_0_CLK_250kHz 1 2 1 710 250n
preplace netloc design_multikontrole_0_WR_TX 1 2 1 730 -150n
preplace netloc design_multikontrole_0_LED_EN 1 2 1 770 -120n
preplace netloc RX_0_2 1 0 3 -270J 190 340J 170 710J
preplace netloc design_on_off_downlo_0_ON_OFF 1 1 3 340 -270 N -270 1030
preplace netloc SERIAL_TX_FIFO_0_TX 1 1 3 330 -320 NJ -320 1020
preplace netloc design_multikontrole_0_RX_INT 1 0 3 -220 -290 NJ -290 690
preplace netloc design_clock_1_wrapp_0_CLK_TX 1 2 1 740 -190n
preplace netloc bin2bcd_0_done 1 1 1 250 -170n
preplace netloc design_multikontrole_0_ACK 1 0 3 -260 -310 NJ -310 710
preplace netloc design_multikontrole_0_RD_EN 1 0 3 -240 -300 NJ -300 700
preplace netloc design_multikontrole_0_TX 1 2 2 NJ -40 NJ
preplace netloc design_multikontrole_0_WR_LCD 1 2 1 700 -20n
levelinfo -pg 1 -310 80 510 900 1070
pagesize -pg 1 -db -bbox -sgen -400 -470 1210 500
"
}
0
