# five_stage_pipeline
This project was to focud our understanding of the 5 stage pipeline and implement it using Verilog.
It consists of the Instruction Fetch, Decode, Execute, Memory, and Writeback stages.
Can be simulated using iSim, Xilinx, or Vivado ISE.
