// SPDX-License-Identifier: GPL-2.0
/*
 * Analog Devices AD-FMCDAQ2-EBZ
 * Link: https://wiki.analog.com/resources/eval/user-guides/ad-fmcdaq2-ebz
 *
 * hdl_project: <daq2/kcu105>
 * board_revision: <Rev.C or later>
 *
 * Copyright 2016-2022 Analog Devices Inc.
 */
/dts-v1/;

#include "kcu105.dtsi"
#include <dt-bindings/jesd204/adxcvr.h>

#define fmc_i2c fmc_hpc_iic
#define fmc_spi axi_spi

/ {
	model = "Analog Devices AD-FMCDAQ2-EBZ @Xilinx/kcu105";
};

/* daq2_kcu105: updated 2019_R2 */
&axi_intc {
	xlnx,kind-of-intr = <0xffff05f0>;
};

&amba_pl {
	rx_dma: rx-dmac@7c400000 {
		#dma-cells = <1>;
		compatible = "adi,axi-dmac-1.00.a";
		reg = <0x7c400000 0x1000>;
		interrupt-parent = <&axi_intc>;
		interrupts = <12 2>;
		clocks = <&clk_bus_0>;
	};
	tx_dma: tx-dmac@7c420000 {
		#dma-cells = <1>;
		compatible = "adi,axi-dmac-1.00.a";
		reg = <0x7c420000 0x1000>;
		interrupt-parent = <&axi_intc>;
		interrupts = <13 2>;
		clocks = <&clk_bus_0>;
	};

	axi_ad9680_core: axi-ad9680-hpc@44a10000 {
		compatible = "adi,axi-ad9680-1.0";
		reg = <0x44a10000 0x10000>;
		dmas = <&rx_dma 0>;
		dma-names = "rx";
		spibus-connected = <&adc0_ad9680>;

		/* jesd204-fsm support */
		jesd204-device;
		#jesd204-cells = <2>;
		jesd204-inputs = <&axi_ad9680_jesd 0 0>;
	};

	axi_ad9144_core: axi-ad9144-hpc@44a04000 {
		compatible = "adi,axi-ad9144-1.0";
		reg = <0x44a04000 0x10000>;
		dmas = <&tx_dma 0>;
		dma-names = "tx";
		spibus-connected = <&dac0_ad9144>;
		adi,axi-pl-fifo-enable;

		/* jesd204-fsm support */
		jesd204-device;
		#jesd204-cells = <2>;
		jesd204-inputs = <&axi_ad9144_jesd 1 0>;
	};

	axi_ad9680_jesd: axi-jesd204-rx@44aa0000 {
		compatible = "adi,axi-jesd204-rx-1.0";
		reg = <0x44aa0000 0x4000>;
		interrupt-parent = <&axi_intc>;
		interrupts = <14 2>;

		clocks = <&clk_bus_0>, <&axi_ad9680_adxcvr 1>, <&axi_ad9680_adxcvr 0>;
		clock-names = "s_axi_aclk", "device_clk", "lane_clk";

		#clock-cells = <0>;
		clock-output-names = "jesd_adc_lane_clk";

		/* jesd204-fsm support */
		jesd204-device;
		#jesd204-cells = <2>;
		jesd204-inputs = <&axi_ad9680_adxcvr 0 0>;
	};

	axi_ad9680_adxcvr: axi-ad9680-adxcvr@44a50000 {
		compatible = "adi,axi-adxcvr-1.0";
		reg = <0x44a50000 0x10000>;

		clocks = <&clk0_ad9523 4>;
		clock-names = "conv";

		adi,sys-clk-select = <XCVR_CPLL>;
		adi,out-clk-select = <XCVR_REFCLK_DIV2>;
		adi,use-lpm-enable;

		#clock-cells = <1>;
		clock-output-names = "adc_gt_clk", "rx_out_clk";

		/* jesd204-fsm support */
		jesd204-device;
		#jesd204-cells = <2>;
	};

	axi_ad9144_jesd: axi-jesd204-tx@44a90000 {
		compatible = "adi,axi-jesd204-tx-1.0";
		reg = <0x44a90000 0x4000>;
		interrupt-parent = <&axi_intc>;
		interrupts = <15 2>;

		clocks = <&clk_bus_0>, <&axi_ad9144_adxcvr 1>, <&axi_ad9144_adxcvr 0>;
		clock-names = "s_axi_aclk", "device_clk", "lane_clk";

		#clock-cells = <0>;
		clock-output-names = "jesd_dac_lane_clk";

		/* jesd204-fsm support */
		jesd204-device;
		#jesd204-cells = <2>;
		jesd204-inputs = <&axi_ad9144_adxcvr 1 0>;
	};

	axi_ad9144_adxcvr: axi-ad9144-adxcvr@44a60000 {
		compatible = "adi,axi-adxcvr-1.0";
		reg = <0x44a60000 0x10000>;

		clocks = <&clk0_ad9523 9>;
		clock-names = "conv";

		adi,sys-clk-select = <XCVR_QPLL>;
		adi,out-clk-select = <XCVR_REFCLK_DIV2>;
		adi,use-lpm-enable;

		#clock-cells = <1>;
		clock-output-names = "dac_gt_clk", "tx_out_clk";

		/* jesd204-fsm support */
		jesd204-device;
		#jesd204-cells = <2>;
	};
};

#include "adi-daq2.dtsi"

&adc0_ad9680 {
	powerdown-gpios = <&axi_gpio 42 8>;
};

&dac0_ad9144 {
	txen-gpios = <&axi_gpio 41 8>;
	reset-gpios = <&axi_gpio 40 8>;
	irq-gpios = <&axi_gpio 34 8>;

	adi,jesd-xbar-lane0-sel = <2>;
	adi,jesd-xbar-lane1-sel = <3>;
	adi,jesd-xbar-lane2-sel = <0>;
	adi,jesd-xbar-lane3-sel = <1>;
};

&clk0_ad9523 {
	sync-gpios = <&axi_gpio 38 8>;
	status0-gpios = <&axi_gpio 32 8>;
	status1-gpios = <&axi_gpio 33 8>;
};

&fmc_i2c {
	ad7291@2f {
		compatible = "adi,ad7291";
		reg = <0x2f>;
	};

	eeprom@50 {
		compatible = "at24,24c02";
		reg = <0x50>;
	};
};
