Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec 26 16:20:06 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VGA_SW_Test_timing_summary_routed.rpt -pb VGA_SW_Test_timing_summary_routed.pb -rpx VGA_SW_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_SW_Test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (72)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (752)
5. checking no_input_delay (11)
6. checking no_output_delay (14)
7. checking multiple_clock (59)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (72)
-------------------------
 There are 72 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (752)
--------------------------------------------------
 There are 752 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (59)
-------------------------------
 There are 59 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     28.079        0.000                      0                  633        0.100        0.000                      0                  633        3.000        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         
  ov7670_clk_clk_wiz_0    {0.000 41.667}     83.333          12.000          
  vga_clk_clk_wiz_0       {0.000 20.000}     40.000          25.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1    {0.000 5.000}      10.000          100.000         
  ov7670_clk_clk_wiz_0_1  {0.000 41.667}     83.333          12.000          
  vga_clk_clk_wiz_0_1     {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
  ov7670_clk_clk_wiz_0                                                                                                                                                     81.178        0.000                       0                     2  
  vga_clk_clk_wiz_0            28.079        0.000                      0                  633        0.198        0.000                      0                  633       19.500        0.000                       0                    61  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  
  ov7670_clk_clk_wiz_0_1                                                                                                                                                   81.178        0.000                       0                     2  
  vga_clk_clk_wiz_0_1          28.082        0.000                      0                  633        0.198        0.000                      0                  633       19.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_clk_wiz_0_1  vga_clk_clk_wiz_0         28.079        0.000                      0                  633        0.100        0.000                      0                  633  
vga_clk_clk_wiz_0    vga_clk_clk_wiz_0_1       28.079        0.000                      0                  633        0.100        0.000                      0                  633  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    U_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_clk_clk_wiz_0
  To Clock:  ov7670_clk_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       81.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_clk_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y0    U_clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.079ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.190ns  (logic 4.713ns (42.117%)  route 6.477ns (57.883%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[3])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[3]
                         net (fo=36, routed)          4.877    10.234    U_FrameBuffer_320x240/P[3]
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.482    38.487    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.491    38.977    
                         clock uncertainty           -0.098    38.879    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    38.313    U_FrameBuffer_320x240/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         38.313    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                 28.079    

Slack (MET) :             28.237ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_0_8/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.953ns  (logic 4.863ns (44.397%)  route 6.090ns (55.603%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.045     5.357 f  U_qvga_addr_decoder/addr0/P[15]
                         net (fo=38, routed)          3.528     8.885    U_FrameBuffer_320x240/P[15]
    SLICE_X12Y56         LUT4 (Prop_lut4_I3_O)        0.150     9.035 r  U_FrameBuffer_320x240/mem_reg_0_8_ENBWREN_cooolgate_en_gate_70_LOPT_REMAP/O
                         net (fo=1, routed)           0.963     9.998    U_FrameBuffer_320x240/mem_reg_0_8_ENBWREN_cooolgate_en_sig_36
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_0_8/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.492    38.496    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.484    38.980    
                         clock uncertainty           -0.098    38.882    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    38.235    U_FrameBuffer_320x240/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         38.235    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                 28.237    

Slack (MET) :             28.282ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.987ns  (logic 4.713ns (42.895%)  route 6.274ns (57.105%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[8]
                         net (fo=36, routed)          4.674    10.031    U_FrameBuffer_320x240/P[8]
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.482    38.487    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.491    38.977    
                         clock uncertainty           -0.098    38.879    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    38.313    U_FrameBuffer_320x240/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         38.313    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                 28.282    

Slack (MET) :             28.318ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_0_8/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.953ns  (logic 4.713ns (43.028%)  route 6.240ns (56.972%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[5])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[5]
                         net (fo=36, routed)          4.640     9.997    U_FrameBuffer_320x240/P[5]
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_0_8/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.492    38.496    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.484    38.980    
                         clock uncertainty           -0.098    38.882    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    38.316    U_FrameBuffer_320x240/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         38.316    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                 28.318    

Slack (MET) :             28.331ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.938ns  (logic 4.713ns (43.090%)  route 6.225ns (56.910%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[7])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[7]
                         net (fo=36, routed)          4.625     9.982    U_FrameBuffer_320x240/P[7]
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.482    38.487    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.491    38.977    
                         clock uncertainty           -0.098    38.879    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    38.313    U_FrameBuffer_320x240/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         38.313    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                 28.331    

Slack (MET) :             28.416ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_1_8__0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.852ns  (logic 4.713ns (43.429%)  route 6.139ns (56.571%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.486 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[3])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[3]
                         net (fo=36, routed)          4.539     9.896    U_FrameBuffer_320x240/P[3]
    RAMB36_X0Y18         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_8__0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.481    38.486    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y18         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_8__0/CLKBWRCLK
                         clock pessimism              0.491    38.976    
                         clock uncertainty           -0.098    38.878    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    38.312    U_FrameBuffer_320x240/mem_reg_1_8__0
  -------------------------------------------------------------------
                         required time                         38.312    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                 28.416    

Slack (MET) :             28.419ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_0_8/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.852ns  (logic 4.713ns (43.429%)  route 6.139ns (56.571%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[3])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[3]
                         net (fo=36, routed)          4.539     9.896    U_FrameBuffer_320x240/P[3]
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_0_8/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.492    38.496    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.484    38.980    
                         clock uncertainty           -0.098    38.882    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    38.316    U_FrameBuffer_320x240/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         38.316    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                 28.419    

Slack (MET) :             28.431ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_1_7__0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.757ns  (logic 4.861ns (45.191%)  route 5.896ns (54.809%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.045     5.357 f  U_qvga_addr_decoder/addr0/P[15]
                         net (fo=38, routed)          1.517     6.874    U_qvga_addr_decoder/P[15]
    SLICE_X38Y62         LUT3 (Prop_lut3_I1_O)        0.148     7.022 r  U_qvga_addr_decoder/mem_reg_1_1__0_i_2/O
                         net (fo=12, routed)          2.779     9.801    U_FrameBuffer_320x240/mem_reg_1_15__0_0
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.482    38.487    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.491    38.977    
                         clock uncertainty           -0.098    38.879    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    38.232    U_FrameBuffer_320x240/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         38.232    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                 28.431    

Slack (MET) :             28.606ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.663ns  (logic 4.713ns (44.200%)  route 5.950ns (55.800%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[4])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[4]
                         net (fo=36, routed)          4.350     9.707    U_FrameBuffer_320x240/P[4]
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.482    38.487    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.491    38.977    
                         clock uncertainty           -0.098    38.879    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    38.313    U_FrameBuffer_320x240/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         38.313    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                 28.606    

Slack (MET) :             28.619ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_1_8__0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.649ns  (logic 4.713ns (44.257%)  route 5.936ns (55.743%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.486 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[8]
                         net (fo=36, routed)          4.336     9.693    U_FrameBuffer_320x240/P[8]
    RAMB36_X0Y18         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_8__0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.481    38.486    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y18         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_8__0/CLKBWRCLK
                         clock pessimism              0.491    38.976    
                         clock uncertainty           -0.098    38.878    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    38.312    U_FrameBuffer_320x240/mem_reg_1_8__0
  -------------------------------------------------------------------
                         required time                         38.312    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                 28.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/v_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.184%)  route 0.170ns (47.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.562    -0.619    U_vga_controller/U_pixel_counter/CLK
    SLICE_X55Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  U_vga_controller/U_pixel_counter/v_counter_reg[9]/Q
                         net (fo=15, routed)          0.170    -0.308    U_vga_controller/U_pixel_counter/v_counter[9]
    SLICE_X56Y61         LUT6 (Prop_lut6_I4_O)        0.045    -0.263 r  U_vga_controller/U_pixel_counter/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    U_vga_controller/U_pixel_counter/v_counter[0]_i_1_n_0
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.832    -0.857    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[0]/C
                         clock pessimism              0.275    -0.582    
    SLICE_X56Y61         FDCE (Hold_fdce_C_D)         0.121    -0.461    U_vga_controller/U_pixel_counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/h_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.273%)  route 0.157ns (45.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.564    -0.617    U_vga_controller/U_pixel_counter/CLK
    SLICE_X57Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  U_vga_controller/U_pixel_counter/h_counter_reg[5]/Q
                         net (fo=8, routed)           0.157    -0.320    U_vga_controller/U_pixel_counter/h_counter[5]
    SLICE_X56Y62         LUT5 (Prop_lut5_I3_O)        0.045    -0.275 r  U_vga_controller/U_pixel_counter/h_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    U_vga_controller/U_pixel_counter/h_counter_0[7]
    SLICE_X56Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.830    -0.859    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[7]/C
                         clock pessimism              0.256    -0.603    
    SLICE_X56Y62         FDCE (Hold_fdce_C_D)         0.121    -0.482    U_vga_controller/U_pixel_counter/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/h_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.268%)  route 0.157ns (45.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.561    -0.620    U_vga_controller/U_pixel_counter/CLK
    SLICE_X55Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_pixel_counter/h_counter_reg[8]/Q
                         net (fo=16, routed)          0.157    -0.323    U_vga_controller/U_pixel_counter/h_counter[8]
    SLICE_X54Y62         LUT6 (Prop_lut6_I1_O)        0.045    -0.278 r  U_vga_controller/U_pixel_counter/h_counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    U_vga_controller/U_pixel_counter/h_counter_0[9]
    SLICE_X54Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.830    -0.859    U_vga_controller/U_pixel_counter/CLK
    SLICE_X54Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[9]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X54Y62         FDCE (Hold_fdce_C_D)         0.120    -0.487    U_vga_controller/U_pixel_counter/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/h_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.152%)  route 0.192ns (50.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.564    -0.617    U_vga_controller/U_pixel_counter/CLK
    SLICE_X57Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  U_vga_controller/U_pixel_counter/h_counter_reg[5]/Q
                         net (fo=8, routed)           0.192    -0.284    U_vga_controller/U_pixel_counter/h_counter[5]
    SLICE_X54Y62         LUT3 (Prop_lut3_I1_O)        0.045    -0.239 r  U_vga_controller/U_pixel_counter/h_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    U_vga_controller/U_pixel_counter/h_counter_0[6]
    SLICE_X54Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.830    -0.859    U_vga_controller/U_pixel_counter/CLK
    SLICE_X54Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[6]/C
                         clock pessimism              0.275    -0.584    
    SLICE_X54Y62         FDCE (Hold_fdce_C_D)         0.121    -0.463    U_vga_controller/U_pixel_counter/h_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/v_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.967%)  route 0.186ns (47.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.564    -0.617    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  U_vga_controller/U_pixel_counter/v_counter_reg[4]/Q
                         net (fo=8, routed)           0.186    -0.268    U_vga_controller/U_pixel_counter/v_counter[4]
    SLICE_X56Y60         LUT6 (Prop_lut6_I5_O)        0.045    -0.223 r  U_vga_controller/U_pixel_counter/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    U_vga_controller/U_pixel_counter/v_counter[5]_i_1_n_0
    SLICE_X56Y60         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.832    -0.857    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y60         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[5]/C
                         clock pessimism              0.256    -0.601    
    SLICE_X56Y60         FDCE (Hold_fdce_C_D)         0.120    -0.481    U_vga_controller/U_pixel_counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/h_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/h_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.563    -0.618    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.454 r  U_vga_controller/U_pixel_counter/h_counter_reg[3]/Q
                         net (fo=5, routed)           0.187    -0.267    U_vga_controller/U_pixel_counter/h_counter[3]
    SLICE_X56Y62         LUT4 (Prop_lut4_I0_O)        0.043    -0.224 r  U_vga_controller/U_pixel_counter/h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    U_vga_controller/U_pixel_counter/h_counter_0[3]
    SLICE_X56Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.830    -0.859    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[3]/C
                         clock pessimism              0.241    -0.618    
    SLICE_X56Y62         FDCE (Hold_fdce_C_D)         0.133    -0.485    U_vga_controller/U_pixel_counter/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/h_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.565    -0.616    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y59         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.452 f  U_vga_controller/U_pixel_counter/h_counter_reg[0]/Q
                         net (fo=8, routed)           0.175    -0.277    U_vga_controller/U_pixel_counter/h_counter[0]
    SLICE_X56Y59         LUT1 (Prop_lut1_I0_O)        0.045    -0.232 r  U_vga_controller/U_pixel_counter/h_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    U_vga_controller/U_pixel_counter/h_counter_0[0]
    SLICE_X56Y59         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.833    -0.856    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y59         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[0]/C
                         clock pessimism              0.240    -0.616    
    SLICE_X56Y59         FDCE (Hold_fdce_C_D)         0.120    -0.496    U_vga_controller/U_pixel_counter/h_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/v_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.288%)  route 0.170ns (47.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.562    -0.619    U_vga_controller/U_pixel_counter/CLK
    SLICE_X55Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_vga_controller/U_pixel_counter/v_counter_reg[9]/Q
                         net (fo=15, routed)          0.170    -0.309    U_vga_controller/U_pixel_counter/v_counter[9]
    SLICE_X55Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.264 r  U_vga_controller/U_pixel_counter/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.264    U_vga_controller/U_pixel_counter/v_counter[9]_i_2_n_0
    SLICE_X55Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.832    -0.857    U_vga_controller/U_pixel_counter/CLK
    SLICE_X55Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[9]/C
                         clock pessimism              0.238    -0.619    
    SLICE_X55Y61         FDCE (Hold_fdce_C_D)         0.091    -0.528    U_vga_controller/U_pixel_counter/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.852%)  route 0.192ns (51.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.564    -0.617    U_vga_controller/U_pixel_counter/CLK
    SLICE_X57Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  U_vga_controller/U_pixel_counter/h_counter_reg[1]/Q
                         net (fo=7, routed)           0.192    -0.285    U_vga_controller/U_pixel_counter/h_counter[1]
    SLICE_X57Y61         LUT3 (Prop_lut3_I0_O)        0.042    -0.243 r  U_vga_controller/U_pixel_counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    U_vga_controller/U_pixel_counter/h_counter_0[2]
    SLICE_X57Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.832    -0.857    U_vga_controller/U_pixel_counter/CLK
    SLICE_X57Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[2]/C
                         clock pessimism              0.240    -0.617    
    SLICE_X57Y61         FDCE (Hold_fdce_C_D)         0.107    -0.510    U_vga_controller/U_pixel_counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.562    -0.619    U_vga_controller/U_pixel_counter/CLK
    SLICE_X55Y60         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_vga_controller/U_pixel_counter/v_counter_reg[2]/Q
                         net (fo=8, routed)           0.193    -0.286    U_vga_controller/U_pixel_counter/v_counter[2]
    SLICE_X55Y60         LUT5 (Prop_lut5_I3_O)        0.042    -0.244 r  U_vga_controller/U_pixel_counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    U_vga_controller/U_pixel_counter/v_counter[3]_i_1_n_0
    SLICE_X55Y60         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.832    -0.857    U_vga_controller/U_pixel_counter/CLK
    SLICE_X55Y60         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[3]/C
                         clock pessimism              0.238    -0.619    
    SLICE_X55Y60         FDCE (Hold_fdce_C_D)         0.107    -0.512    U_vga_controller/U_pixel_counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y16     U_FrameBuffer_320x240/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y10     U_FrameBuffer_320x240/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y8      U_FrameBuffer_320x240/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y16     U_FrameBuffer_320x240/mem_reg_1_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y11     U_FrameBuffer_320x240/mem_reg_1_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y17     U_FrameBuffer_320x240/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y13     U_FrameBuffer_320x240/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y15     U_FrameBuffer_320x240/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y11     U_FrameBuffer_320x240/mem_reg_1_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y12     U_FrameBuffer_320x240/mem_reg_1_3/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y59     U_vga_controller/U_pixel_counter/h_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y62     U_vga_controller/U_pixel_counter/h_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y62     U_vga_controller/U_pixel_counter/h_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y60     U_vga_controller/U_pixel_counter/v_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y60     U_vga_controller/U_pixel_counter/v_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y60     U_vga_controller/U_pixel_counter/v_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y60     U_vga_controller/U_pixel_counter/v_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y61     U_vga_controller/U_pixel_counter/v_counter_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y61     U_vga_controller/U_pixel_counter/v_counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y63     U_FrameBuffer_320x240/U_FrameBuffer_320x240/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y63     U_FrameBuffer_320x240/U_FrameBuffer_320x240/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y63     U_FrameBuffer_320x240/U_FrameBuffer_320x240/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y59     U_vga_controller/U_pixel_counter/h_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y59     U_vga_controller/U_pixel_counter/h_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y62     U_FrameBuffer_320x240/mem_reg_mux_sel__14/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y62     U_FrameBuffer_320x240/mem_reg_mux_sel__14/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y62     U_FrameBuffer_320x240/mem_reg_mux_sel__46/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y62     U_FrameBuffer_320x240/mem_reg_mux_sel__46/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X57Y61     U_vga_controller/U_pixel_counter/h_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X57Y61     U_vga_controller/U_pixel_counter/h_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    U_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_clk_clk_wiz_0_1
  To Clock:  ov7670_clk_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       81.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y0    U_clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0_1
  To Clock:  vga_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       28.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.082ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.190ns  (logic 4.713ns (42.117%)  route 6.477ns (57.883%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[3])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[3]
                         net (fo=36, routed)          4.877    10.234    U_FrameBuffer_320x240/P[3]
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.482    38.487    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.491    38.977    
                         clock uncertainty           -0.095    38.882    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    38.316    U_FrameBuffer_320x240/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         38.316    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                 28.082    

Slack (MET) :             28.240ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_0_8/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.953ns  (logic 4.863ns (44.397%)  route 6.090ns (55.603%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.045     5.357 f  U_qvga_addr_decoder/addr0/P[15]
                         net (fo=38, routed)          3.528     8.885    U_FrameBuffer_320x240/P[15]
    SLICE_X12Y56         LUT4 (Prop_lut4_I3_O)        0.150     9.035 r  U_FrameBuffer_320x240/mem_reg_0_8_ENBWREN_cooolgate_en_gate_70_LOPT_REMAP/O
                         net (fo=1, routed)           0.963     9.998    U_FrameBuffer_320x240/mem_reg_0_8_ENBWREN_cooolgate_en_sig_36
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_0_8/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.492    38.496    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.484    38.980    
                         clock uncertainty           -0.095    38.885    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    38.238    U_FrameBuffer_320x240/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         38.238    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                 28.240    

Slack (MET) :             28.285ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.987ns  (logic 4.713ns (42.895%)  route 6.274ns (57.105%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[8]
                         net (fo=36, routed)          4.674    10.031    U_FrameBuffer_320x240/P[8]
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.482    38.487    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.491    38.977    
                         clock uncertainty           -0.095    38.882    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    38.316    U_FrameBuffer_320x240/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         38.316    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                 28.285    

Slack (MET) :             28.321ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_0_8/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.953ns  (logic 4.713ns (43.028%)  route 6.240ns (56.972%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[5])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[5]
                         net (fo=36, routed)          4.640     9.997    U_FrameBuffer_320x240/P[5]
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_0_8/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.492    38.496    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.484    38.980    
                         clock uncertainty           -0.095    38.885    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    38.319    U_FrameBuffer_320x240/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         38.319    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                 28.321    

Slack (MET) :             28.334ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.938ns  (logic 4.713ns (43.090%)  route 6.225ns (56.910%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[7])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[7]
                         net (fo=36, routed)          4.625     9.982    U_FrameBuffer_320x240/P[7]
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.482    38.487    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.491    38.977    
                         clock uncertainty           -0.095    38.882    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    38.316    U_FrameBuffer_320x240/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         38.316    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                 28.334    

Slack (MET) :             28.419ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_1_8__0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.852ns  (logic 4.713ns (43.429%)  route 6.139ns (56.571%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.486 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[3])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[3]
                         net (fo=36, routed)          4.539     9.896    U_FrameBuffer_320x240/P[3]
    RAMB36_X0Y18         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_8__0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.481    38.486    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y18         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_8__0/CLKBWRCLK
                         clock pessimism              0.491    38.976    
                         clock uncertainty           -0.095    38.881    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    38.315    U_FrameBuffer_320x240/mem_reg_1_8__0
  -------------------------------------------------------------------
                         required time                         38.315    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                 28.419    

Slack (MET) :             28.422ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_0_8/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.852ns  (logic 4.713ns (43.429%)  route 6.139ns (56.571%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[3])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[3]
                         net (fo=36, routed)          4.539     9.896    U_FrameBuffer_320x240/P[3]
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_0_8/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.492    38.496    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.484    38.980    
                         clock uncertainty           -0.095    38.885    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    38.319    U_FrameBuffer_320x240/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         38.319    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                 28.422    

Slack (MET) :             28.434ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_1_7__0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.757ns  (logic 4.861ns (45.191%)  route 5.896ns (54.809%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.045     5.357 f  U_qvga_addr_decoder/addr0/P[15]
                         net (fo=38, routed)          1.517     6.874    U_qvga_addr_decoder/P[15]
    SLICE_X38Y62         LUT3 (Prop_lut3_I1_O)        0.148     7.022 r  U_qvga_addr_decoder/mem_reg_1_1__0_i_2/O
                         net (fo=12, routed)          2.779     9.801    U_FrameBuffer_320x240/mem_reg_1_15__0_0
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.482    38.487    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.491    38.977    
                         clock uncertainty           -0.095    38.882    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    38.235    U_FrameBuffer_320x240/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         38.235    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                 28.434    

Slack (MET) :             28.609ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.663ns  (logic 4.713ns (44.200%)  route 5.950ns (55.800%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[4])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[4]
                         net (fo=36, routed)          4.350     9.707    U_FrameBuffer_320x240/P[4]
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.482    38.487    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.491    38.977    
                         clock uncertainty           -0.095    38.882    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    38.316    U_FrameBuffer_320x240/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         38.316    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                 28.609    

Slack (MET) :             28.622ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_1_8__0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.649ns  (logic 4.713ns (44.257%)  route 5.936ns (55.743%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.486 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[8]
                         net (fo=36, routed)          4.336     9.693    U_FrameBuffer_320x240/P[8]
    RAMB36_X0Y18         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_8__0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.481    38.486    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y18         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_8__0/CLKBWRCLK
                         clock pessimism              0.491    38.976    
                         clock uncertainty           -0.095    38.881    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    38.315    U_FrameBuffer_320x240/mem_reg_1_8__0
  -------------------------------------------------------------------
                         required time                         38.315    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                 28.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/v_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.184%)  route 0.170ns (47.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.562    -0.619    U_vga_controller/U_pixel_counter/CLK
    SLICE_X55Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  U_vga_controller/U_pixel_counter/v_counter_reg[9]/Q
                         net (fo=15, routed)          0.170    -0.308    U_vga_controller/U_pixel_counter/v_counter[9]
    SLICE_X56Y61         LUT6 (Prop_lut6_I4_O)        0.045    -0.263 r  U_vga_controller/U_pixel_counter/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    U_vga_controller/U_pixel_counter/v_counter[0]_i_1_n_0
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.832    -0.857    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[0]/C
                         clock pessimism              0.275    -0.582    
    SLICE_X56Y61         FDCE (Hold_fdce_C_D)         0.121    -0.461    U_vga_controller/U_pixel_counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/h_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.273%)  route 0.157ns (45.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.564    -0.617    U_vga_controller/U_pixel_counter/CLK
    SLICE_X57Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  U_vga_controller/U_pixel_counter/h_counter_reg[5]/Q
                         net (fo=8, routed)           0.157    -0.320    U_vga_controller/U_pixel_counter/h_counter[5]
    SLICE_X56Y62         LUT5 (Prop_lut5_I3_O)        0.045    -0.275 r  U_vga_controller/U_pixel_counter/h_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    U_vga_controller/U_pixel_counter/h_counter_0[7]
    SLICE_X56Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.830    -0.859    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[7]/C
                         clock pessimism              0.256    -0.603    
    SLICE_X56Y62         FDCE (Hold_fdce_C_D)         0.121    -0.482    U_vga_controller/U_pixel_counter/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/h_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.268%)  route 0.157ns (45.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.561    -0.620    U_vga_controller/U_pixel_counter/CLK
    SLICE_X55Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_pixel_counter/h_counter_reg[8]/Q
                         net (fo=16, routed)          0.157    -0.323    U_vga_controller/U_pixel_counter/h_counter[8]
    SLICE_X54Y62         LUT6 (Prop_lut6_I1_O)        0.045    -0.278 r  U_vga_controller/U_pixel_counter/h_counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    U_vga_controller/U_pixel_counter/h_counter_0[9]
    SLICE_X54Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.830    -0.859    U_vga_controller/U_pixel_counter/CLK
    SLICE_X54Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[9]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X54Y62         FDCE (Hold_fdce_C_D)         0.120    -0.487    U_vga_controller/U_pixel_counter/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/h_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.152%)  route 0.192ns (50.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.564    -0.617    U_vga_controller/U_pixel_counter/CLK
    SLICE_X57Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  U_vga_controller/U_pixel_counter/h_counter_reg[5]/Q
                         net (fo=8, routed)           0.192    -0.284    U_vga_controller/U_pixel_counter/h_counter[5]
    SLICE_X54Y62         LUT3 (Prop_lut3_I1_O)        0.045    -0.239 r  U_vga_controller/U_pixel_counter/h_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    U_vga_controller/U_pixel_counter/h_counter_0[6]
    SLICE_X54Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.830    -0.859    U_vga_controller/U_pixel_counter/CLK
    SLICE_X54Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[6]/C
                         clock pessimism              0.275    -0.584    
    SLICE_X54Y62         FDCE (Hold_fdce_C_D)         0.121    -0.463    U_vga_controller/U_pixel_counter/h_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/v_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.967%)  route 0.186ns (47.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.564    -0.617    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  U_vga_controller/U_pixel_counter/v_counter_reg[4]/Q
                         net (fo=8, routed)           0.186    -0.268    U_vga_controller/U_pixel_counter/v_counter[4]
    SLICE_X56Y60         LUT6 (Prop_lut6_I5_O)        0.045    -0.223 r  U_vga_controller/U_pixel_counter/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    U_vga_controller/U_pixel_counter/v_counter[5]_i_1_n_0
    SLICE_X56Y60         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.832    -0.857    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y60         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[5]/C
                         clock pessimism              0.256    -0.601    
    SLICE_X56Y60         FDCE (Hold_fdce_C_D)         0.120    -0.481    U_vga_controller/U_pixel_counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/h_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/h_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.563    -0.618    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.454 r  U_vga_controller/U_pixel_counter/h_counter_reg[3]/Q
                         net (fo=5, routed)           0.187    -0.267    U_vga_controller/U_pixel_counter/h_counter[3]
    SLICE_X56Y62         LUT4 (Prop_lut4_I0_O)        0.043    -0.224 r  U_vga_controller/U_pixel_counter/h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    U_vga_controller/U_pixel_counter/h_counter_0[3]
    SLICE_X56Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.830    -0.859    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[3]/C
                         clock pessimism              0.241    -0.618    
    SLICE_X56Y62         FDCE (Hold_fdce_C_D)         0.133    -0.485    U_vga_controller/U_pixel_counter/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/h_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.565    -0.616    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y59         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.452 f  U_vga_controller/U_pixel_counter/h_counter_reg[0]/Q
                         net (fo=8, routed)           0.175    -0.277    U_vga_controller/U_pixel_counter/h_counter[0]
    SLICE_X56Y59         LUT1 (Prop_lut1_I0_O)        0.045    -0.232 r  U_vga_controller/U_pixel_counter/h_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    U_vga_controller/U_pixel_counter/h_counter_0[0]
    SLICE_X56Y59         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.833    -0.856    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y59         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[0]/C
                         clock pessimism              0.240    -0.616    
    SLICE_X56Y59         FDCE (Hold_fdce_C_D)         0.120    -0.496    U_vga_controller/U_pixel_counter/h_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/v_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.288%)  route 0.170ns (47.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.562    -0.619    U_vga_controller/U_pixel_counter/CLK
    SLICE_X55Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_vga_controller/U_pixel_counter/v_counter_reg[9]/Q
                         net (fo=15, routed)          0.170    -0.309    U_vga_controller/U_pixel_counter/v_counter[9]
    SLICE_X55Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.264 r  U_vga_controller/U_pixel_counter/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.264    U_vga_controller/U_pixel_counter/v_counter[9]_i_2_n_0
    SLICE_X55Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.832    -0.857    U_vga_controller/U_pixel_counter/CLK
    SLICE_X55Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[9]/C
                         clock pessimism              0.238    -0.619    
    SLICE_X55Y61         FDCE (Hold_fdce_C_D)         0.091    -0.528    U_vga_controller/U_pixel_counter/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.852%)  route 0.192ns (51.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.564    -0.617    U_vga_controller/U_pixel_counter/CLK
    SLICE_X57Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  U_vga_controller/U_pixel_counter/h_counter_reg[1]/Q
                         net (fo=7, routed)           0.192    -0.285    U_vga_controller/U_pixel_counter/h_counter[1]
    SLICE_X57Y61         LUT3 (Prop_lut3_I0_O)        0.042    -0.243 r  U_vga_controller/U_pixel_counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    U_vga_controller/U_pixel_counter/h_counter_0[2]
    SLICE_X57Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.832    -0.857    U_vga_controller/U_pixel_counter/CLK
    SLICE_X57Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[2]/C
                         clock pessimism              0.240    -0.617    
    SLICE_X57Y61         FDCE (Hold_fdce_C_D)         0.107    -0.510    U_vga_controller/U_pixel_counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.562    -0.619    U_vga_controller/U_pixel_counter/CLK
    SLICE_X55Y60         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_vga_controller/U_pixel_counter/v_counter_reg[2]/Q
                         net (fo=8, routed)           0.193    -0.286    U_vga_controller/U_pixel_counter/v_counter[2]
    SLICE_X55Y60         LUT5 (Prop_lut5_I3_O)        0.042    -0.244 r  U_vga_controller/U_pixel_counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    U_vga_controller/U_pixel_counter/v_counter[3]_i_1_n_0
    SLICE_X55Y60         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.832    -0.857    U_vga_controller/U_pixel_counter/CLK
    SLICE_X55Y60         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[3]/C
                         clock pessimism              0.238    -0.619    
    SLICE_X55Y60         FDCE (Hold_fdce_C_D)         0.107    -0.512    U_vga_controller/U_pixel_counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y16     U_FrameBuffer_320x240/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y10     U_FrameBuffer_320x240/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y8      U_FrameBuffer_320x240/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y16     U_FrameBuffer_320x240/mem_reg_1_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y11     U_FrameBuffer_320x240/mem_reg_1_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y17     U_FrameBuffer_320x240/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y13     U_FrameBuffer_320x240/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y15     U_FrameBuffer_320x240/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y11     U_FrameBuffer_320x240/mem_reg_1_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y12     U_FrameBuffer_320x240/mem_reg_1_3/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y59     U_vga_controller/U_pixel_counter/h_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y62     U_vga_controller/U_pixel_counter/h_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y62     U_vga_controller/U_pixel_counter/h_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y60     U_vga_controller/U_pixel_counter/v_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y60     U_vga_controller/U_pixel_counter/v_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y60     U_vga_controller/U_pixel_counter/v_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y60     U_vga_controller/U_pixel_counter/v_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y61     U_vga_controller/U_pixel_counter/v_counter_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y61     U_vga_controller/U_pixel_counter/v_counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y63     U_FrameBuffer_320x240/U_FrameBuffer_320x240/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y63     U_FrameBuffer_320x240/U_FrameBuffer_320x240/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y63     U_FrameBuffer_320x240/U_FrameBuffer_320x240/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y59     U_vga_controller/U_pixel_counter/h_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y59     U_vga_controller/U_pixel_counter/h_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y62     U_FrameBuffer_320x240/mem_reg_mux_sel__14/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y62     U_FrameBuffer_320x240/mem_reg_mux_sel__14/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y62     U_FrameBuffer_320x240/mem_reg_mux_sel__46/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y62     U_FrameBuffer_320x240/mem_reg_mux_sel__46/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X57Y61     U_vga_controller/U_pixel_counter/h_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X57Y61     U_vga_controller/U_pixel_counter/h_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0_1
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.079ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.190ns  (logic 4.713ns (42.117%)  route 6.477ns (57.883%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[3])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[3]
                         net (fo=36, routed)          4.877    10.234    U_FrameBuffer_320x240/P[3]
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.482    38.487    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.491    38.977    
                         clock uncertainty           -0.098    38.879    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    38.313    U_FrameBuffer_320x240/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         38.313    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                 28.079    

Slack (MET) :             28.237ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_0_8/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.953ns  (logic 4.863ns (44.397%)  route 6.090ns (55.603%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.045     5.357 f  U_qvga_addr_decoder/addr0/P[15]
                         net (fo=38, routed)          3.528     8.885    U_FrameBuffer_320x240/P[15]
    SLICE_X12Y56         LUT4 (Prop_lut4_I3_O)        0.150     9.035 r  U_FrameBuffer_320x240/mem_reg_0_8_ENBWREN_cooolgate_en_gate_70_LOPT_REMAP/O
                         net (fo=1, routed)           0.963     9.998    U_FrameBuffer_320x240/mem_reg_0_8_ENBWREN_cooolgate_en_sig_36
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_0_8/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.492    38.496    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.484    38.980    
                         clock uncertainty           -0.098    38.882    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    38.235    U_FrameBuffer_320x240/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         38.235    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                 28.237    

Slack (MET) :             28.282ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.987ns  (logic 4.713ns (42.895%)  route 6.274ns (57.105%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[8]
                         net (fo=36, routed)          4.674    10.031    U_FrameBuffer_320x240/P[8]
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.482    38.487    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.491    38.977    
                         clock uncertainty           -0.098    38.879    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    38.313    U_FrameBuffer_320x240/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         38.313    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                 28.282    

Slack (MET) :             28.318ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_0_8/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.953ns  (logic 4.713ns (43.028%)  route 6.240ns (56.972%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[5])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[5]
                         net (fo=36, routed)          4.640     9.997    U_FrameBuffer_320x240/P[5]
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_0_8/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.492    38.496    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.484    38.980    
                         clock uncertainty           -0.098    38.882    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    38.316    U_FrameBuffer_320x240/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         38.316    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                 28.318    

Slack (MET) :             28.331ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.938ns  (logic 4.713ns (43.090%)  route 6.225ns (56.910%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[7])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[7]
                         net (fo=36, routed)          4.625     9.982    U_FrameBuffer_320x240/P[7]
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.482    38.487    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.491    38.977    
                         clock uncertainty           -0.098    38.879    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    38.313    U_FrameBuffer_320x240/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         38.313    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                 28.331    

Slack (MET) :             28.416ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_1_8__0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.852ns  (logic 4.713ns (43.429%)  route 6.139ns (56.571%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.486 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[3])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[3]
                         net (fo=36, routed)          4.539     9.896    U_FrameBuffer_320x240/P[3]
    RAMB36_X0Y18         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_8__0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.481    38.486    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y18         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_8__0/CLKBWRCLK
                         clock pessimism              0.491    38.976    
                         clock uncertainty           -0.098    38.878    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    38.312    U_FrameBuffer_320x240/mem_reg_1_8__0
  -------------------------------------------------------------------
                         required time                         38.312    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                 28.416    

Slack (MET) :             28.419ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_0_8/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.852ns  (logic 4.713ns (43.429%)  route 6.139ns (56.571%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[3])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[3]
                         net (fo=36, routed)          4.539     9.896    U_FrameBuffer_320x240/P[3]
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_0_8/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.492    38.496    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.484    38.980    
                         clock uncertainty           -0.098    38.882    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    38.316    U_FrameBuffer_320x240/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         38.316    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                 28.419    

Slack (MET) :             28.431ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_1_7__0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.757ns  (logic 4.861ns (45.191%)  route 5.896ns (54.809%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.045     5.357 f  U_qvga_addr_decoder/addr0/P[15]
                         net (fo=38, routed)          1.517     6.874    U_qvga_addr_decoder/P[15]
    SLICE_X38Y62         LUT3 (Prop_lut3_I1_O)        0.148     7.022 r  U_qvga_addr_decoder/mem_reg_1_1__0_i_2/O
                         net (fo=12, routed)          2.779     9.801    U_FrameBuffer_320x240/mem_reg_1_15__0_0
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.482    38.487    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.491    38.977    
                         clock uncertainty           -0.098    38.879    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    38.232    U_FrameBuffer_320x240/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         38.232    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                 28.431    

Slack (MET) :             28.606ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.663ns  (logic 4.713ns (44.200%)  route 5.950ns (55.800%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[4])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[4]
                         net (fo=36, routed)          4.350     9.707    U_FrameBuffer_320x240/P[4]
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.482    38.487    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.491    38.977    
                         clock uncertainty           -0.098    38.879    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    38.313    U_FrameBuffer_320x240/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         38.313    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                 28.606    

Slack (MET) :             28.619ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_1_8__0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.649ns  (logic 4.713ns (44.257%)  route 5.936ns (55.743%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.486 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[8]
                         net (fo=36, routed)          4.336     9.693    U_FrameBuffer_320x240/P[8]
    RAMB36_X0Y18         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_8__0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.481    38.486    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y18         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_8__0/CLKBWRCLK
                         clock pessimism              0.491    38.976    
                         clock uncertainty           -0.098    38.878    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    38.312    U_FrameBuffer_320x240/mem_reg_1_8__0
  -------------------------------------------------------------------
                         required time                         38.312    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                 28.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/v_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.184%)  route 0.170ns (47.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.562    -0.619    U_vga_controller/U_pixel_counter/CLK
    SLICE_X55Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  U_vga_controller/U_pixel_counter/v_counter_reg[9]/Q
                         net (fo=15, routed)          0.170    -0.308    U_vga_controller/U_pixel_counter/v_counter[9]
    SLICE_X56Y61         LUT6 (Prop_lut6_I4_O)        0.045    -0.263 r  U_vga_controller/U_pixel_counter/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    U_vga_controller/U_pixel_counter/v_counter[0]_i_1_n_0
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.832    -0.857    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[0]/C
                         clock pessimism              0.275    -0.582    
                         clock uncertainty            0.098    -0.484    
    SLICE_X56Y61         FDCE (Hold_fdce_C_D)         0.121    -0.363    U_vga_controller/U_pixel_counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/h_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.273%)  route 0.157ns (45.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.564    -0.617    U_vga_controller/U_pixel_counter/CLK
    SLICE_X57Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  U_vga_controller/U_pixel_counter/h_counter_reg[5]/Q
                         net (fo=8, routed)           0.157    -0.320    U_vga_controller/U_pixel_counter/h_counter[5]
    SLICE_X56Y62         LUT5 (Prop_lut5_I3_O)        0.045    -0.275 r  U_vga_controller/U_pixel_counter/h_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    U_vga_controller/U_pixel_counter/h_counter_0[7]
    SLICE_X56Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.830    -0.859    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[7]/C
                         clock pessimism              0.256    -0.603    
                         clock uncertainty            0.098    -0.505    
    SLICE_X56Y62         FDCE (Hold_fdce_C_D)         0.121    -0.384    U_vga_controller/U_pixel_counter/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/h_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.268%)  route 0.157ns (45.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.561    -0.620    U_vga_controller/U_pixel_counter/CLK
    SLICE_X55Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_pixel_counter/h_counter_reg[8]/Q
                         net (fo=16, routed)          0.157    -0.323    U_vga_controller/U_pixel_counter/h_counter[8]
    SLICE_X54Y62         LUT6 (Prop_lut6_I1_O)        0.045    -0.278 r  U_vga_controller/U_pixel_counter/h_counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    U_vga_controller/U_pixel_counter/h_counter_0[9]
    SLICE_X54Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.830    -0.859    U_vga_controller/U_pixel_counter/CLK
    SLICE_X54Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[9]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.098    -0.509    
    SLICE_X54Y62         FDCE (Hold_fdce_C_D)         0.120    -0.389    U_vga_controller/U_pixel_counter/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/h_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.152%)  route 0.192ns (50.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.564    -0.617    U_vga_controller/U_pixel_counter/CLK
    SLICE_X57Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  U_vga_controller/U_pixel_counter/h_counter_reg[5]/Q
                         net (fo=8, routed)           0.192    -0.284    U_vga_controller/U_pixel_counter/h_counter[5]
    SLICE_X54Y62         LUT3 (Prop_lut3_I1_O)        0.045    -0.239 r  U_vga_controller/U_pixel_counter/h_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    U_vga_controller/U_pixel_counter/h_counter_0[6]
    SLICE_X54Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.830    -0.859    U_vga_controller/U_pixel_counter/CLK
    SLICE_X54Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[6]/C
                         clock pessimism              0.275    -0.584    
                         clock uncertainty            0.098    -0.486    
    SLICE_X54Y62         FDCE (Hold_fdce_C_D)         0.121    -0.365    U_vga_controller/U_pixel_counter/h_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/v_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.967%)  route 0.186ns (47.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.564    -0.617    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  U_vga_controller/U_pixel_counter/v_counter_reg[4]/Q
                         net (fo=8, routed)           0.186    -0.268    U_vga_controller/U_pixel_counter/v_counter[4]
    SLICE_X56Y60         LUT6 (Prop_lut6_I5_O)        0.045    -0.223 r  U_vga_controller/U_pixel_counter/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    U_vga_controller/U_pixel_counter/v_counter[5]_i_1_n_0
    SLICE_X56Y60         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.832    -0.857    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y60         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[5]/C
                         clock pessimism              0.256    -0.601    
                         clock uncertainty            0.098    -0.503    
    SLICE_X56Y60         FDCE (Hold_fdce_C_D)         0.120    -0.383    U_vga_controller/U_pixel_counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/h_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/h_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.563    -0.618    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.454 r  U_vga_controller/U_pixel_counter/h_counter_reg[3]/Q
                         net (fo=5, routed)           0.187    -0.267    U_vga_controller/U_pixel_counter/h_counter[3]
    SLICE_X56Y62         LUT4 (Prop_lut4_I0_O)        0.043    -0.224 r  U_vga_controller/U_pixel_counter/h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    U_vga_controller/U_pixel_counter/h_counter_0[3]
    SLICE_X56Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.830    -0.859    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[3]/C
                         clock pessimism              0.241    -0.618    
                         clock uncertainty            0.098    -0.520    
    SLICE_X56Y62         FDCE (Hold_fdce_C_D)         0.133    -0.387    U_vga_controller/U_pixel_counter/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/h_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.565    -0.616    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y59         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.452 f  U_vga_controller/U_pixel_counter/h_counter_reg[0]/Q
                         net (fo=8, routed)           0.175    -0.277    U_vga_controller/U_pixel_counter/h_counter[0]
    SLICE_X56Y59         LUT1 (Prop_lut1_I0_O)        0.045    -0.232 r  U_vga_controller/U_pixel_counter/h_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    U_vga_controller/U_pixel_counter/h_counter_0[0]
    SLICE_X56Y59         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.833    -0.856    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y59         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[0]/C
                         clock pessimism              0.240    -0.616    
                         clock uncertainty            0.098    -0.518    
    SLICE_X56Y59         FDCE (Hold_fdce_C_D)         0.120    -0.398    U_vga_controller/U_pixel_counter/h_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/v_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.288%)  route 0.170ns (47.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.562    -0.619    U_vga_controller/U_pixel_counter/CLK
    SLICE_X55Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_vga_controller/U_pixel_counter/v_counter_reg[9]/Q
                         net (fo=15, routed)          0.170    -0.309    U_vga_controller/U_pixel_counter/v_counter[9]
    SLICE_X55Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.264 r  U_vga_controller/U_pixel_counter/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.264    U_vga_controller/U_pixel_counter/v_counter[9]_i_2_n_0
    SLICE_X55Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.832    -0.857    U_vga_controller/U_pixel_counter/CLK
    SLICE_X55Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[9]/C
                         clock pessimism              0.238    -0.619    
                         clock uncertainty            0.098    -0.521    
    SLICE_X55Y61         FDCE (Hold_fdce_C_D)         0.091    -0.430    U_vga_controller/U_pixel_counter/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.852%)  route 0.192ns (51.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.564    -0.617    U_vga_controller/U_pixel_counter/CLK
    SLICE_X57Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  U_vga_controller/U_pixel_counter/h_counter_reg[1]/Q
                         net (fo=7, routed)           0.192    -0.285    U_vga_controller/U_pixel_counter/h_counter[1]
    SLICE_X57Y61         LUT3 (Prop_lut3_I0_O)        0.042    -0.243 r  U_vga_controller/U_pixel_counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    U_vga_controller/U_pixel_counter/h_counter_0[2]
    SLICE_X57Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.832    -0.857    U_vga_controller/U_pixel_counter/CLK
    SLICE_X57Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[2]/C
                         clock pessimism              0.240    -0.617    
                         clock uncertainty            0.098    -0.519    
    SLICE_X57Y61         FDCE (Hold_fdce_C_D)         0.107    -0.412    U_vga_controller/U_pixel_counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.562    -0.619    U_vga_controller/U_pixel_counter/CLK
    SLICE_X55Y60         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_vga_controller/U_pixel_counter/v_counter_reg[2]/Q
                         net (fo=8, routed)           0.193    -0.286    U_vga_controller/U_pixel_counter/v_counter[2]
    SLICE_X55Y60         LUT5 (Prop_lut5_I3_O)        0.042    -0.244 r  U_vga_controller/U_pixel_counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    U_vga_controller/U_pixel_counter/v_counter[3]_i_1_n_0
    SLICE_X55Y60         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.832    -0.857    U_vga_controller/U_pixel_counter/CLK
    SLICE_X55Y60         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[3]/C
                         clock pessimism              0.238    -0.619    
                         clock uncertainty            0.098    -0.521    
    SLICE_X55Y60         FDCE (Hold_fdce_C_D)         0.107    -0.414    U_vga_controller/U_pixel_counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       28.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.079ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.190ns  (logic 4.713ns (42.117%)  route 6.477ns (57.883%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[3])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[3]
                         net (fo=36, routed)          4.877    10.234    U_FrameBuffer_320x240/P[3]
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.482    38.487    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.491    38.977    
                         clock uncertainty           -0.098    38.879    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    38.313    U_FrameBuffer_320x240/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         38.313    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                 28.079    

Slack (MET) :             28.237ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_0_8/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.953ns  (logic 4.863ns (44.397%)  route 6.090ns (55.603%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.045     5.357 f  U_qvga_addr_decoder/addr0/P[15]
                         net (fo=38, routed)          3.528     8.885    U_FrameBuffer_320x240/P[15]
    SLICE_X12Y56         LUT4 (Prop_lut4_I3_O)        0.150     9.035 r  U_FrameBuffer_320x240/mem_reg_0_8_ENBWREN_cooolgate_en_gate_70_LOPT_REMAP/O
                         net (fo=1, routed)           0.963     9.998    U_FrameBuffer_320x240/mem_reg_0_8_ENBWREN_cooolgate_en_sig_36
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_0_8/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.492    38.496    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.484    38.980    
                         clock uncertainty           -0.098    38.882    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    38.235    U_FrameBuffer_320x240/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         38.235    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                 28.237    

Slack (MET) :             28.282ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.987ns  (logic 4.713ns (42.895%)  route 6.274ns (57.105%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[8]
                         net (fo=36, routed)          4.674    10.031    U_FrameBuffer_320x240/P[8]
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.482    38.487    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.491    38.977    
                         clock uncertainty           -0.098    38.879    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    38.313    U_FrameBuffer_320x240/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         38.313    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                 28.282    

Slack (MET) :             28.318ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_0_8/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.953ns  (logic 4.713ns (43.028%)  route 6.240ns (56.972%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[5])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[5]
                         net (fo=36, routed)          4.640     9.997    U_FrameBuffer_320x240/P[5]
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_0_8/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.492    38.496    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.484    38.980    
                         clock uncertainty           -0.098    38.882    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    38.316    U_FrameBuffer_320x240/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         38.316    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                 28.318    

Slack (MET) :             28.331ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.938ns  (logic 4.713ns (43.090%)  route 6.225ns (56.910%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[7])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[7]
                         net (fo=36, routed)          4.625     9.982    U_FrameBuffer_320x240/P[7]
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.482    38.487    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.491    38.977    
                         clock uncertainty           -0.098    38.879    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    38.313    U_FrameBuffer_320x240/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         38.313    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                 28.331    

Slack (MET) :             28.416ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_1_8__0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.852ns  (logic 4.713ns (43.429%)  route 6.139ns (56.571%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.486 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[3])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[3]
                         net (fo=36, routed)          4.539     9.896    U_FrameBuffer_320x240/P[3]
    RAMB36_X0Y18         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_8__0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.481    38.486    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y18         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_8__0/CLKBWRCLK
                         clock pessimism              0.491    38.976    
                         clock uncertainty           -0.098    38.878    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    38.312    U_FrameBuffer_320x240/mem_reg_1_8__0
  -------------------------------------------------------------------
                         required time                         38.312    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                 28.416    

Slack (MET) :             28.419ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_0_8/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.852ns  (logic 4.713ns (43.429%)  route 6.139ns (56.571%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[3])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[3]
                         net (fo=36, routed)          4.539     9.896    U_FrameBuffer_320x240/P[3]
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_0_8/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.492    38.496    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.484    38.980    
                         clock uncertainty           -0.098    38.882    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    38.316    U_FrameBuffer_320x240/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         38.316    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                 28.419    

Slack (MET) :             28.431ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_1_7__0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.757ns  (logic 4.861ns (45.191%)  route 5.896ns (54.809%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.045     5.357 f  U_qvga_addr_decoder/addr0/P[15]
                         net (fo=38, routed)          1.517     6.874    U_qvga_addr_decoder/P[15]
    SLICE_X38Y62         LUT3 (Prop_lut3_I1_O)        0.148     7.022 r  U_qvga_addr_decoder/mem_reg_1_1__0_i_2/O
                         net (fo=12, routed)          2.779     9.801    U_FrameBuffer_320x240/mem_reg_1_15__0_0
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.482    38.487    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.491    38.977    
                         clock uncertainty           -0.098    38.879    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    38.232    U_FrameBuffer_320x240/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         38.232    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                 28.431    

Slack (MET) :             28.606ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.663ns  (logic 4.713ns (44.200%)  route 5.950ns (55.800%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[4])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[4]
                         net (fo=36, routed)          4.350     9.707    U_FrameBuffer_320x240/P[4]
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.482    38.487    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y19         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.491    38.977    
                         clock uncertainty           -0.098    38.879    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    38.313    U_FrameBuffer_320x240/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         38.313    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                 28.606    

Slack (MET) :             28.619ns  (required time - arrival time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer_320x240/mem_reg_1_8__0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.649ns  (logic 4.713ns (44.257%)  route 5.936ns (55.743%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.486 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.556    -0.956    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.518    -0.438 r  U_vga_controller/U_pixel_counter/v_counter_reg[6]/Q
                         net (fo=17, routed)          1.053     0.615    U_vga_controller/U_pixel_counter/v_counter[6]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.150     0.765 r  U_vga_controller/U_pixel_counter/addr0_i_3/O
                         net (fo=1, routed)           0.547     1.312    U_qvga_addr_decoder/A[6]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      4.045     5.357 r  U_qvga_addr_decoder/addr0/P[8]
                         net (fo=36, routed)          4.336     9.693    U_FrameBuffer_320x240/P[8]
    RAMB36_X0Y18         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_8__0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          1.481    38.486    U_FrameBuffer_320x240/vga_clk
    RAMB36_X0Y18         RAMB36E1                                     r  U_FrameBuffer_320x240/mem_reg_1_8__0/CLKBWRCLK
                         clock pessimism              0.491    38.976    
                         clock uncertainty           -0.098    38.878    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    38.312    U_FrameBuffer_320x240/mem_reg_1_8__0
  -------------------------------------------------------------------
                         required time                         38.312    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                 28.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/v_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.184%)  route 0.170ns (47.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.562    -0.619    U_vga_controller/U_pixel_counter/CLK
    SLICE_X55Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  U_vga_controller/U_pixel_counter/v_counter_reg[9]/Q
                         net (fo=15, routed)          0.170    -0.308    U_vga_controller/U_pixel_counter/v_counter[9]
    SLICE_X56Y61         LUT6 (Prop_lut6_I4_O)        0.045    -0.263 r  U_vga_controller/U_pixel_counter/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    U_vga_controller/U_pixel_counter/v_counter[0]_i_1_n_0
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.832    -0.857    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[0]/C
                         clock pessimism              0.275    -0.582    
                         clock uncertainty            0.098    -0.484    
    SLICE_X56Y61         FDCE (Hold_fdce_C_D)         0.121    -0.363    U_vga_controller/U_pixel_counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/h_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.273%)  route 0.157ns (45.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.564    -0.617    U_vga_controller/U_pixel_counter/CLK
    SLICE_X57Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  U_vga_controller/U_pixel_counter/h_counter_reg[5]/Q
                         net (fo=8, routed)           0.157    -0.320    U_vga_controller/U_pixel_counter/h_counter[5]
    SLICE_X56Y62         LUT5 (Prop_lut5_I3_O)        0.045    -0.275 r  U_vga_controller/U_pixel_counter/h_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    U_vga_controller/U_pixel_counter/h_counter_0[7]
    SLICE_X56Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.830    -0.859    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[7]/C
                         clock pessimism              0.256    -0.603    
                         clock uncertainty            0.098    -0.505    
    SLICE_X56Y62         FDCE (Hold_fdce_C_D)         0.121    -0.384    U_vga_controller/U_pixel_counter/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/h_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.268%)  route 0.157ns (45.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.561    -0.620    U_vga_controller/U_pixel_counter/CLK
    SLICE_X55Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_pixel_counter/h_counter_reg[8]/Q
                         net (fo=16, routed)          0.157    -0.323    U_vga_controller/U_pixel_counter/h_counter[8]
    SLICE_X54Y62         LUT6 (Prop_lut6_I1_O)        0.045    -0.278 r  U_vga_controller/U_pixel_counter/h_counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    U_vga_controller/U_pixel_counter/h_counter_0[9]
    SLICE_X54Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.830    -0.859    U_vga_controller/U_pixel_counter/CLK
    SLICE_X54Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[9]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.098    -0.509    
    SLICE_X54Y62         FDCE (Hold_fdce_C_D)         0.120    -0.389    U_vga_controller/U_pixel_counter/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/h_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.152%)  route 0.192ns (50.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.564    -0.617    U_vga_controller/U_pixel_counter/CLK
    SLICE_X57Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  U_vga_controller/U_pixel_counter/h_counter_reg[5]/Q
                         net (fo=8, routed)           0.192    -0.284    U_vga_controller/U_pixel_counter/h_counter[5]
    SLICE_X54Y62         LUT3 (Prop_lut3_I1_O)        0.045    -0.239 r  U_vga_controller/U_pixel_counter/h_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    U_vga_controller/U_pixel_counter/h_counter_0[6]
    SLICE_X54Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.830    -0.859    U_vga_controller/U_pixel_counter/CLK
    SLICE_X54Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[6]/C
                         clock pessimism              0.275    -0.584    
                         clock uncertainty            0.098    -0.486    
    SLICE_X54Y62         FDCE (Hold_fdce_C_D)         0.121    -0.365    U_vga_controller/U_pixel_counter/h_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/v_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.967%)  route 0.186ns (47.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.564    -0.617    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  U_vga_controller/U_pixel_counter/v_counter_reg[4]/Q
                         net (fo=8, routed)           0.186    -0.268    U_vga_controller/U_pixel_counter/v_counter[4]
    SLICE_X56Y60         LUT6 (Prop_lut6_I5_O)        0.045    -0.223 r  U_vga_controller/U_pixel_counter/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    U_vga_controller/U_pixel_counter/v_counter[5]_i_1_n_0
    SLICE_X56Y60         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.832    -0.857    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y60         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[5]/C
                         clock pessimism              0.256    -0.601    
                         clock uncertainty            0.098    -0.503    
    SLICE_X56Y60         FDCE (Hold_fdce_C_D)         0.120    -0.383    U_vga_controller/U_pixel_counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/h_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/h_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.563    -0.618    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.454 r  U_vga_controller/U_pixel_counter/h_counter_reg[3]/Q
                         net (fo=5, routed)           0.187    -0.267    U_vga_controller/U_pixel_counter/h_counter[3]
    SLICE_X56Y62         LUT4 (Prop_lut4_I0_O)        0.043    -0.224 r  U_vga_controller/U_pixel_counter/h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    U_vga_controller/U_pixel_counter/h_counter_0[3]
    SLICE_X56Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.830    -0.859    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y62         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[3]/C
                         clock pessimism              0.241    -0.618    
                         clock uncertainty            0.098    -0.520    
    SLICE_X56Y62         FDCE (Hold_fdce_C_D)         0.133    -0.387    U_vga_controller/U_pixel_counter/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/h_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.565    -0.616    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y59         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.452 f  U_vga_controller/U_pixel_counter/h_counter_reg[0]/Q
                         net (fo=8, routed)           0.175    -0.277    U_vga_controller/U_pixel_counter/h_counter[0]
    SLICE_X56Y59         LUT1 (Prop_lut1_I0_O)        0.045    -0.232 r  U_vga_controller/U_pixel_counter/h_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    U_vga_controller/U_pixel_counter/h_counter_0[0]
    SLICE_X56Y59         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.833    -0.856    U_vga_controller/U_pixel_counter/CLK
    SLICE_X56Y59         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[0]/C
                         clock pessimism              0.240    -0.616    
                         clock uncertainty            0.098    -0.518    
    SLICE_X56Y59         FDCE (Hold_fdce_C_D)         0.120    -0.398    U_vga_controller/U_pixel_counter/h_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/v_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.288%)  route 0.170ns (47.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.562    -0.619    U_vga_controller/U_pixel_counter/CLK
    SLICE_X55Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_vga_controller/U_pixel_counter/v_counter_reg[9]/Q
                         net (fo=15, routed)          0.170    -0.309    U_vga_controller/U_pixel_counter/v_counter[9]
    SLICE_X55Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.264 r  U_vga_controller/U_pixel_counter/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.264    U_vga_controller/U_pixel_counter/v_counter[9]_i_2_n_0
    SLICE_X55Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.832    -0.857    U_vga_controller/U_pixel_counter/CLK
    SLICE_X55Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[9]/C
                         clock pessimism              0.238    -0.619    
                         clock uncertainty            0.098    -0.521    
    SLICE_X55Y61         FDCE (Hold_fdce_C_D)         0.091    -0.430    U_vga_controller/U_pixel_counter/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.852%)  route 0.192ns (51.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.564    -0.617    U_vga_controller/U_pixel_counter/CLK
    SLICE_X57Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  U_vga_controller/U_pixel_counter/h_counter_reg[1]/Q
                         net (fo=7, routed)           0.192    -0.285    U_vga_controller/U_pixel_counter/h_counter[1]
    SLICE_X57Y61         LUT3 (Prop_lut3_I0_O)        0.042    -0.243 r  U_vga_controller/U_pixel_counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    U_vga_controller/U_pixel_counter/h_counter_0[2]
    SLICE_X57Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.832    -0.857    U_vga_controller/U_pixel_counter/CLK
    SLICE_X57Y61         FDCE                                         r  U_vga_controller/U_pixel_counter/h_counter_reg[2]/C
                         clock pessimism              0.240    -0.617    
                         clock uncertainty            0.098    -0.519    
    SLICE_X57Y61         FDCE (Hold_fdce_C_D)         0.107    -0.412    U_vga_controller/U_pixel_counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_vga_controller/U_pixel_counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_pixel_counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.562    -0.619    U_vga_controller/U_pixel_counter/CLK
    SLICE_X55Y60         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_vga_controller/U_pixel_counter/v_counter_reg[2]/Q
                         net (fo=8, routed)           0.193    -0.286    U_vga_controller/U_pixel_counter/v_counter[2]
    SLICE_X55Y60         LUT5 (Prop_lut5_I3_O)        0.042    -0.244 r  U_vga_controller/U_pixel_counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    U_vga_controller/U_pixel_counter/v_counter[3]_i_1_n_0
    SLICE_X55Y60         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=59, routed)          0.832    -0.857    U_vga_controller/U_pixel_counter/CLK
    SLICE_X55Y60         FDCE                                         r  U_vga_controller/U_pixel_counter/v_counter_reg[3]/C
                         clock pessimism              0.238    -0.619    
                         clock uncertainty            0.098    -0.521    
    SLICE_X55Y60         FDCE (Hold_fdce_C_D)         0.107    -0.414    U_vga_controller/U_pixel_counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.170    





