

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sun Jul 14 20:14:36 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       OPT6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3422|  3422|  3422|  3422|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |                     |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop  |  3420|  3420|        46|          5|          1|   676|    yes   |
        +---------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 46


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 1
  Pipeline-0 : II = 5, D = 46, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 48 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 2 
48 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 49 [1/1] (1.76ns)   --->   "br label %1" [cnn/conv_1.cpp:8]   --->   Operation 49 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 9.61>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %add_ln8, %Col_Loop_end ]" [cnn/conv_1.cpp:8]   --->   Operation 50 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln30_1, %Col_Loop_end ]" [cnn/conv_1.cpp:30]   --->   Operation 51 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %c, %Col_Loop_end ]"   --->   Operation 52 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [cnn/conv_1.cpp:23]   --->   Operation 53 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.77ns)   --->   "%icmp_ln8 = icmp eq i10 %indvar_flatten, -348" [cnn/conv_1.cpp:8]   --->   Operation 54 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.73ns)   --->   "%add_ln8 = add i10 %indvar_flatten, 1" [cnn/conv_1.cpp:8]   --->   Operation 55 'add' 'add_ln8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %7, label %Col_Loop_begin" [cnn/conv_1.cpp:8]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.36ns)   --->   "%icmp_ln11 = icmp eq i5 %c_0, -6" [cnn/conv_1.cpp:11]   --->   Operation 57 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.21ns)   --->   "%select_ln30 = select i1 %icmp_ln11, i5 0, i5 %c_0" [cnn/conv_1.cpp:30]   --->   Operation 58 'select' 'select_ln30' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.21ns)   --->   "%select_ln30_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [cnn/conv_1.cpp:30]   --->   Operation 59 'select' 'select_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln30_1, i5 0)" [cnn/conv_1.cpp:23]   --->   Operation 60 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i10 %tmp to i11" [cnn/conv_1.cpp:23]   --->   Operation 61 'zext' 'zext_ln23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_24 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln30_1, i2 0)" [cnn/conv_1.cpp:23]   --->   Operation 62 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i7 %tmp_24 to i11" [cnn/conv_1.cpp:23]   --->   Operation 63 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.73ns)   --->   "%sub_ln23 = sub i11 %zext_ln23, %zext_ln23_1" [cnn/conv_1.cpp:23]   --->   Operation 64 'sub' 'sub_ln23' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.78ns)   --->   "%add_ln23 = add i5 2, %r_0" [cnn/conv_1.cpp:23]   --->   Operation 65 'add' 'add_ln23' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.21ns)   --->   "%select_ln30_2 = select i1 %icmp_ln11, i5 %add_ln23, i5 %r" [cnn/conv_1.cpp:30]   --->   Operation 66 'select' 'select_ln30_2' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%select_ln30_3 = select i1 %icmp_ln11, i5 3, i5 2" [cnn/conv_1.cpp:30]   --->   Operation 67 'select' 'select_ln30_3' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln30 = add i5 %r_0, %select_ln30_3" [cnn/conv_1.cpp:30]   --->   Operation 68 'add' 'add_ln30' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str17)" [cnn/conv_1.cpp:12]   --->   Operation 69 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i5 %select_ln30 to i11" [cnn/conv_1.cpp:23]   --->   Operation 70 'zext' 'zext_ln23_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.63ns)   --->   "%add_ln23_2 = add i11 %sub_ln23, %zext_ln23_6" [cnn/conv_1.cpp:23]   --->   Operation 71 'add' 'add_ln23_2' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i11 %add_ln23_2 to i64" [cnn/conv_1.cpp:23]   --->   Operation 72 'zext' 'zext_ln23_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_7" [cnn/conv_1.cpp:23]   --->   Operation 73 'getelementptr' 'input_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 74 'load' 'input_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_2 : Operation 75 [1/1] (1.78ns)   --->   "%c = add i5 1, %select_ln30" [cnn/conv_1.cpp:23]   --->   Operation 75 'add' 'c' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln23_9 = zext i5 %c to i11" [cnn/conv_1.cpp:23]   --->   Operation 76 'zext' 'zext_ln23_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.63ns)   --->   "%add_ln23_6 = add i11 %sub_ln23, %zext_ln23_9" [cnn/conv_1.cpp:23]   --->   Operation 77 'add' 'add_ln23_6' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln23_10 = zext i11 %add_ln23_6 to i64" [cnn/conv_1.cpp:23]   --->   Operation 78 'zext' 'zext_ln23_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_10" [cnn/conv_1.cpp:23]   --->   Operation 79 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [cnn/conv_1.cpp:23]   --->   Operation 80 'load' 'input_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i5 %select_ln30 to i1" [cnn/conv_1.cpp:30]   --->   Operation 81 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_29 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %select_ln30, i32 1, i32 4)" [cnn/conv_1.cpp:30]   --->   Operation 82 'partselect' 'tmp_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %trunc_ln30, label %branch11, label %branch10" [cnn/conv_1.cpp:30]   --->   Operation 83 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %trunc_ln30, label %branch9, label %branch8" [cnn/conv_1.cpp:30]   --->   Operation 84 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %trunc_ln30, label %branch7, label %branch6" [cnn/conv_1.cpp:30]   --->   Operation 85 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %trunc_ln30, label %branch5, label %branch4" [cnn/conv_1.cpp:30]   --->   Operation 86 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %trunc_ln30, label %branch3, label %branch2" [cnn/conv_1.cpp:30]   --->   Operation 87 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %trunc_ln30, label %branch1, label %branch0" [cnn/conv_1.cpp:30]   --->   Operation 88 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str17, i32 %tmp_s)" [cnn/conv_1.cpp:35]   --->   Operation 89 'specregionend' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "br label %1" [cnn/conv_1.cpp:11]   --->   Operation 90 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 15.6>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_25 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln30_2, i5 0)" [cnn/conv_1.cpp:23]   --->   Operation 91 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i10 %tmp_25 to i11" [cnn/conv_1.cpp:23]   --->   Operation 92 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_26 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln30_2, i2 0)" [cnn/conv_1.cpp:23]   --->   Operation 93 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i7 %tmp_26 to i11" [cnn/conv_1.cpp:23]   --->   Operation 94 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.73ns)   --->   "%sub_ln23_1 = sub i11 %zext_ln23_2, %zext_ln23_3" [cnn/conv_1.cpp:23]   --->   Operation 95 'sub' 'sub_ln23_1' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (1.63ns)   --->   "%add_ln23_3 = add i11 %sub_ln23_1, %zext_ln23_6" [cnn/conv_1.cpp:23]   --->   Operation 96 'add' 'add_ln23_3' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln23_8 = zext i11 %add_ln23_3 to i64" [cnn/conv_1.cpp:23]   --->   Operation 97 'zext' 'zext_ln23_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_8" [cnn/conv_1.cpp:23]   --->   Operation 98 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 99 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 99 'load' 'input_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_3 : Operation 100 [2/2] (12.3ns)   --->   "%tmp_2_17 = fmul float %input_load, 0x3FB06F9BA0000000" [cnn/conv_1.cpp:23]   --->   Operation 100 'fmul' 'tmp_2_17' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [cnn/conv_1.cpp:23]   --->   Operation 101 'load' 'input_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_3 : Operation 102 [2/2] (12.3ns)   --->   "%tmp_0_0_1 = fmul float %input_load_1, 0x3FBF358F20000000" [cnn/conv_1.cpp:23]   --->   Operation 102 'fmul' 'tmp_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (1.78ns)   --->   "%add_ln23_1 = add i5 2, %select_ln30" [cnn/conv_1.cpp:23]   --->   Operation 103 'add' 'add_ln23_1' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln23_12 = zext i5 %add_ln23_1 to i11" [cnn/conv_1.cpp:23]   --->   Operation 104 'zext' 'zext_ln23_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.63ns)   --->   "%add_ln23_9 = add i11 %sub_ln23, %zext_ln23_12" [cnn/conv_1.cpp:23]   --->   Operation 105 'add' 'add_ln23_9' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln23_13 = zext i11 %add_ln23_9 to i64" [cnn/conv_1.cpp:23]   --->   Operation 106 'zext' 'zext_ln23_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_13" [cnn/conv_1.cpp:23]   --->   Operation 107 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 108 [2/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [cnn/conv_1.cpp:23]   --->   Operation 108 'load' 'input_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_3 : Operation 109 [2/2] (3.25ns)   --->   "%input_load_3 = load float* %input_addr_3, align 4" [cnn/conv_1.cpp:23]   --->   Operation 109 'load' 'input_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_3 : Operation 110 [2/2] (12.3ns)   --->   "%tmp_1 = fmul float %input_load, 0x3FD874EA80000000" [cnn/conv_1.cpp:23]   --->   Operation 110 'fmul' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [2/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %input_load_1, 0x3FD7F4BA60000000" [cnn/conv_1.cpp:23]   --->   Operation 111 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [2/2] (12.3ns)   --->   "%tmp_2 = fmul float %input_load, 0x3FC83EFAE0000000" [cnn/conv_1.cpp:23]   --->   Operation 112 'fmul' 'tmp_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [2/2] (12.3ns)   --->   "%tmp_2_0_1 = fmul float %input_load_1, 0xBFB30A2CA0000000" [cnn/conv_1.cpp:23]   --->   Operation 113 'fmul' 'tmp_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [2/2] (12.3ns)   --->   "%tmp_3 = fmul float %input_load, 0xBF6B9B6700000000" [cnn/conv_1.cpp:23]   --->   Operation 114 'fmul' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [2/2] (12.3ns)   --->   "%tmp_3_0_1 = fmul float %input_load_1, 0xBFB8B57820000000" [cnn/conv_1.cpp:23]   --->   Operation 115 'fmul' 'tmp_3_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [2/2] (12.3ns)   --->   "%tmp_4 = fmul float %input_load, 0x3F988F4300000000" [cnn/conv_1.cpp:23]   --->   Operation 116 'fmul' 'tmp_4' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [2/2] (12.3ns)   --->   "%tmp_4_0_1 = fmul float %input_load_1, 0x3FD96A8B80000000" [cnn/conv_1.cpp:23]   --->   Operation 117 'fmul' 'tmp_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [2/2] (12.3ns)   --->   "%tmp_5 = fmul float %input_load, 0x3FA6F30A40000000" [cnn/conv_1.cpp:23]   --->   Operation 118 'fmul' 'tmp_5' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 15.6>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_27 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln30, i5 0)" [cnn/conv_1.cpp:23]   --->   Operation 119 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i10 %tmp_27 to i11" [cnn/conv_1.cpp:23]   --->   Operation 120 'zext' 'zext_ln23_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_28 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln30, i2 0)" [cnn/conv_1.cpp:23]   --->   Operation 121 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i7 %tmp_28 to i11" [cnn/conv_1.cpp:23]   --->   Operation 122 'zext' 'zext_ln23_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (1.73ns)   --->   "%sub_ln23_2 = sub i11 %zext_ln23_4, %zext_ln23_5" [cnn/conv_1.cpp:23]   --->   Operation 123 'sub' 'sub_ln23_2' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (1.63ns)   --->   "%add_ln23_4 = add i11 %sub_ln23_2, %zext_ln23_6" [cnn/conv_1.cpp:23]   --->   Operation 124 'add' 'add_ln23_4' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/2] (12.3ns)   --->   "%tmp_2_17 = fmul float %input_load, 0x3FB06F9BA0000000" [cnn/conv_1.cpp:23]   --->   Operation 125 'fmul' 'tmp_2_17' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (1.63ns)   --->   "%add_ln23_7 = add i11 %sub_ln23_1, %zext_ln23_9" [cnn/conv_1.cpp:23]   --->   Operation 126 'add' 'add_ln23_7' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln23_11 = zext i11 %add_ln23_7 to i64" [cnn/conv_1.cpp:23]   --->   Operation 127 'zext' 'zext_ln23_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_11" [cnn/conv_1.cpp:23]   --->   Operation 128 'getelementptr' 'input_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (1.63ns)   --->   "%add_ln23_8 = add i11 %sub_ln23_2, %zext_ln23_9" [cnn/conv_1.cpp:23]   --->   Operation 129 'add' 'add_ln23_8' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/2] (12.3ns)   --->   "%tmp_0_0_1 = fmul float %input_load_1, 0x3FBF358F20000000" [cnn/conv_1.cpp:23]   --->   Operation 130 'fmul' 'tmp_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (1.63ns)   --->   "%add_ln23_10 = add i11 %sub_ln23_1, %zext_ln23_12" [cnn/conv_1.cpp:23]   --->   Operation 131 'add' 'add_ln23_10' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln23_14 = zext i11 %add_ln23_10 to i64" [cnn/conv_1.cpp:23]   --->   Operation 132 'zext' 'zext_ln23_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_14" [cnn/conv_1.cpp:23]   --->   Operation 133 'getelementptr' 'input_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (1.63ns)   --->   "%add_ln23_11 = add i11 %sub_ln23_2, %zext_ln23_12" [cnn/conv_1.cpp:23]   --->   Operation 134 'add' 'add_ln23_11' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [cnn/conv_1.cpp:23]   --->   Operation 135 'load' 'input_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_4 : Operation 136 [2/2] (12.3ns)   --->   "%tmp_0_0_2 = fmul float %input_load_2, 0xBFD6B484E0000000" [cnn/conv_1.cpp:23]   --->   Operation 136 'fmul' 'tmp_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/2] (3.25ns)   --->   "%input_load_3 = load float* %input_addr_3, align 4" [cnn/conv_1.cpp:23]   --->   Operation 137 'load' 'input_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_4 : Operation 138 [2/2] (12.3ns)   --->   "%tmp_0_1 = fmul float %input_load_3, 0xBFC6046420000000" [cnn/conv_1.cpp:23]   --->   Operation 138 'fmul' 'tmp_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [2/2] (3.25ns)   --->   "%input_load_4 = load float* %input_addr_4, align 4" [cnn/conv_1.cpp:23]   --->   Operation 139 'load' 'input_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_4 : Operation 140 [2/2] (3.25ns)   --->   "%input_load_5 = load float* %input_addr_5, align 4" [cnn/conv_1.cpp:23]   --->   Operation 140 'load' 'input_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_4 : Operation 141 [1/2] (12.3ns)   --->   "%tmp_1 = fmul float %input_load, 0x3FD874EA80000000" [cnn/conv_1.cpp:23]   --->   Operation 141 'fmul' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %input_load_1, 0x3FD7F4BA60000000" [cnn/conv_1.cpp:23]   --->   Operation 142 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [2/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %input_load_2, 0x3FE267B3E0000000" [cnn/conv_1.cpp:23]   --->   Operation 143 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %input_load_3, 0x3FC6B90220000000" [cnn/conv_1.cpp:23]   --->   Operation 144 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/2] (12.3ns)   --->   "%tmp_2 = fmul float %input_load, 0x3FC83EFAE0000000" [cnn/conv_1.cpp:23]   --->   Operation 145 'fmul' 'tmp_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/2] (12.3ns)   --->   "%tmp_2_0_1 = fmul float %input_load_1, 0xBFB30A2CA0000000" [cnn/conv_1.cpp:23]   --->   Operation 146 'fmul' 'tmp_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [2/2] (12.3ns)   --->   "%tmp_2_0_2 = fmul float %input_load_2, 0x3FE140EE00000000" [cnn/conv_1.cpp:23]   --->   Operation 147 'fmul' 'tmp_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [2/2] (12.3ns)   --->   "%tmp_2_1 = fmul float %input_load_3, 0x3FD6A4B980000000" [cnn/conv_1.cpp:23]   --->   Operation 148 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/2] (12.3ns)   --->   "%tmp_3 = fmul float %input_load, 0xBF6B9B6700000000" [cnn/conv_1.cpp:23]   --->   Operation 149 'fmul' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/2] (12.3ns)   --->   "%tmp_3_0_1 = fmul float %input_load_1, 0xBFB8B57820000000" [cnn/conv_1.cpp:23]   --->   Operation 150 'fmul' 'tmp_3_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [2/2] (12.3ns)   --->   "%tmp_3_0_2 = fmul float %input_load_2, 0xBFDEB04EE0000000" [cnn/conv_1.cpp:23]   --->   Operation 151 'fmul' 'tmp_3_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [2/2] (12.3ns)   --->   "%tmp_3_1 = fmul float %input_load_3, 0x3FE4135DA0000000" [cnn/conv_1.cpp:23]   --->   Operation 152 'fmul' 'tmp_3_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/2] (12.3ns)   --->   "%tmp_4 = fmul float %input_load, 0x3F988F4300000000" [cnn/conv_1.cpp:23]   --->   Operation 153 'fmul' 'tmp_4' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/2] (12.3ns)   --->   "%tmp_4_0_1 = fmul float %input_load_1, 0x3FD96A8B80000000" [cnn/conv_1.cpp:23]   --->   Operation 154 'fmul' 'tmp_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [2/2] (12.3ns)   --->   "%tmp_4_0_2 = fmul float %input_load_2, 0x3FD40AB720000000" [cnn/conv_1.cpp:23]   --->   Operation 155 'fmul' 'tmp_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/2] (12.3ns)   --->   "%tmp_5 = fmul float %input_load, 0x3FA6F30A40000000" [cnn/conv_1.cpp:23]   --->   Operation 156 'fmul' 'tmp_5' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [2/2] (12.3ns)   --->   "%tmp_5_0_1 = fmul float %input_load_1, 0x3FD3E0AC80000000" [cnn/conv_1.cpp:23]   --->   Operation 157 'fmul' 'tmp_5_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [2/2] (12.3ns)   --->   "%tmp_5_0_2 = fmul float %input_load_2, 0x3FDC182240000000" [cnn/conv_1.cpp:23]   --->   Operation 158 'fmul' 'tmp_5_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 15.6>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i11 %add_ln23_4 to i64" [cnn/conv_1.cpp:23]   --->   Operation 159 'sext' 'sext_ln23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [784 x float]* %input_r, i64 0, i64 %sext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 160 'getelementptr' 'input_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 161 [4/4] (10.5ns)   --->   "%w_sum_6 = fadd float %tmp_2_17, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 161 'fadd' 'w_sum_6' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln23_1 = sext i11 %add_ln23_8 to i64" [cnn/conv_1.cpp:23]   --->   Operation 162 'sext' 'sext_ln23_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [784 x float]* %input_r, i64 0, i64 %sext_ln23_1" [cnn/conv_1.cpp:23]   --->   Operation 163 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 164 [1/2] (12.3ns)   --->   "%tmp_0_0_2 = fmul float %input_load_2, 0xBFD6B484E0000000" [cnn/conv_1.cpp:23]   --->   Operation 164 'fmul' 'tmp_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/2] (12.3ns)   --->   "%tmp_0_1 = fmul float %input_load_3, 0xBFC6046420000000" [cnn/conv_1.cpp:23]   --->   Operation 165 'fmul' 'tmp_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/2] (3.25ns)   --->   "%input_load_4 = load float* %input_addr_4, align 4" [cnn/conv_1.cpp:23]   --->   Operation 166 'load' 'input_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_5 : Operation 167 [2/2] (12.3ns)   --->   "%tmp_0_1_1 = fmul float %input_load_4, 0x3FCA4AE860000000" [cnn/conv_1.cpp:23]   --->   Operation 167 'fmul' 'tmp_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/2] (3.25ns)   --->   "%input_load_5 = load float* %input_addr_5, align 4" [cnn/conv_1.cpp:23]   --->   Operation 168 'load' 'input_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_5 : Operation 169 [2/2] (12.3ns)   --->   "%tmp_0_1_2 = fmul float %input_load_5, 0x3FB77457C0000000" [cnn/conv_1.cpp:23]   --->   Operation 169 'fmul' 'tmp_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [2/2] (3.25ns)   --->   "%input_load_6 = load float* %input_addr_6, align 4" [cnn/conv_1.cpp:23]   --->   Operation 170 'load' 'input_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_5 : Operation 171 [2/2] (3.25ns)   --->   "%input_load_7 = load float* %input_addr_7, align 4" [cnn/conv_1.cpp:23]   --->   Operation 171 'load' 'input_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_5 : Operation 172 [4/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %tmp_1, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 172 'fadd' 'w_sum_4_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %input_load_2, 0x3FE267B3E0000000" [cnn/conv_1.cpp:23]   --->   Operation 173 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %input_load_3, 0x3FC6B90220000000" [cnn/conv_1.cpp:23]   --->   Operation 174 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [2/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %input_load_4, 0xBFA30DF9C0000000" [cnn/conv_1.cpp:23]   --->   Operation 175 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [2/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %input_load_5, 0xBF6A1986C0000000" [cnn/conv_1.cpp:23]   --->   Operation 176 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [4/4] (10.5ns)   --->   "%w_sum_4_2 = fadd float %tmp_2, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 177 'fadd' 'w_sum_4_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/2] (12.3ns)   --->   "%tmp_2_0_2 = fmul float %input_load_2, 0x3FE140EE00000000" [cnn/conv_1.cpp:23]   --->   Operation 178 'fmul' 'tmp_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/2] (12.3ns)   --->   "%tmp_2_1 = fmul float %input_load_3, 0x3FD6A4B980000000" [cnn/conv_1.cpp:23]   --->   Operation 179 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [2/2] (12.3ns)   --->   "%tmp_2_1_1 = fmul float %input_load_4, 0x3FB8DA9000000000" [cnn/conv_1.cpp:23]   --->   Operation 180 'fmul' 'tmp_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [2/2] (12.3ns)   --->   "%tmp_2_1_2 = fmul float %input_load_5, 0x3FDAE24780000000" [cnn/conv_1.cpp:23]   --->   Operation 181 'fmul' 'tmp_2_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [4/4] (10.5ns)   --->   "%w_sum_4_3 = fadd float %tmp_3, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 182 'fadd' 'w_sum_4_3' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/2] (12.3ns)   --->   "%tmp_3_0_2 = fmul float %input_load_2, 0xBFDEB04EE0000000" [cnn/conv_1.cpp:23]   --->   Operation 183 'fmul' 'tmp_3_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/2] (12.3ns)   --->   "%tmp_3_1 = fmul float %input_load_3, 0x3FE4135DA0000000" [cnn/conv_1.cpp:23]   --->   Operation 184 'fmul' 'tmp_3_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [2/2] (12.3ns)   --->   "%tmp_3_1_1 = fmul float %input_load_4, 0x3FB10FE8A0000000" [cnn/conv_1.cpp:23]   --->   Operation 185 'fmul' 'tmp_3_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [4/4] (10.5ns)   --->   "%w_sum_4_4 = fadd float %tmp_4, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 186 'fadd' 'w_sum_4_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/2] (12.3ns)   --->   "%tmp_4_0_2 = fmul float %input_load_2, 0x3FD40AB720000000" [cnn/conv_1.cpp:23]   --->   Operation 187 'fmul' 'tmp_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [2/2] (12.3ns)   --->   "%tmp_4_1 = fmul float %input_load_3, 0xBFE7024D40000000" [cnn/conv_1.cpp:23]   --->   Operation 188 'fmul' 'tmp_4_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [2/2] (12.3ns)   --->   "%tmp_4_1_1 = fmul float %input_load_4, 0x3FAD53EF60000000" [cnn/conv_1.cpp:23]   --->   Operation 189 'fmul' 'tmp_4_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [4/4] (10.5ns)   --->   "%w_sum_4_5 = fadd float %tmp_5, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 190 'fadd' 'w_sum_4_5' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/2] (12.3ns)   --->   "%tmp_5_0_1 = fmul float %input_load_1, 0x3FD3E0AC80000000" [cnn/conv_1.cpp:23]   --->   Operation 191 'fmul' 'tmp_5_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/2] (12.3ns)   --->   "%tmp_5_0_2 = fmul float %input_load_2, 0x3FDC182240000000" [cnn/conv_1.cpp:23]   --->   Operation 192 'fmul' 'tmp_5_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [2/2] (12.3ns)   --->   "%tmp_5_1 = fmul float %input_load_3, 0xBFE428B080000000" [cnn/conv_1.cpp:23]   --->   Operation 193 'fmul' 'tmp_5_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [2/2] (12.3ns)   --->   "%tmp_5_1_1 = fmul float %input_load_4, 0xBFD24AA540000000" [cnn/conv_1.cpp:23]   --->   Operation 194 'fmul' 'tmp_5_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 15.6>
ST_6 : Operation 195 [3/4] (10.5ns)   --->   "%w_sum_6 = fadd float %tmp_2_17, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 195 'fadd' 'w_sum_6' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln23_2 = sext i11 %add_ln23_11 to i64" [cnn/conv_1.cpp:23]   --->   Operation 196 'sext' 'sext_ln23_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [784 x float]* %input_r, i64 0, i64 %sext_ln23_2" [cnn/conv_1.cpp:23]   --->   Operation 197 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 198 [1/2] (12.3ns)   --->   "%tmp_0_1_1 = fmul float %input_load_4, 0x3FCA4AE860000000" [cnn/conv_1.cpp:23]   --->   Operation 198 'fmul' 'tmp_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/2] (12.3ns)   --->   "%tmp_0_1_2 = fmul float %input_load_5, 0x3FB77457C0000000" [cnn/conv_1.cpp:23]   --->   Operation 199 'fmul' 'tmp_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/2] (3.25ns)   --->   "%input_load_6 = load float* %input_addr_6, align 4" [cnn/conv_1.cpp:23]   --->   Operation 200 'load' 'input_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_6 : Operation 201 [2/2] (12.3ns)   --->   "%tmp_0_2 = fmul float %input_load_6, 0x3FD211DBC0000000" [cnn/conv_1.cpp:23]   --->   Operation 201 'fmul' 'tmp_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 202 [1/2] (3.25ns)   --->   "%input_load_7 = load float* %input_addr_7, align 4" [cnn/conv_1.cpp:23]   --->   Operation 202 'load' 'input_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_6 : Operation 203 [2/2] (12.3ns)   --->   "%tmp_0_2_1 = fmul float %input_load_7, 0x3FE2830E40000000" [cnn/conv_1.cpp:23]   --->   Operation 203 'fmul' 'tmp_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [2/2] (3.25ns)   --->   "%input_load_8 = load float* %input_addr_8, align 4" [cnn/conv_1.cpp:23]   --->   Operation 204 'load' 'input_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_6 : Operation 205 [3/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %tmp_1, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 205 'fadd' 'w_sum_4_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 206 [1/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %input_load_4, 0xBFA30DF9C0000000" [cnn/conv_1.cpp:23]   --->   Operation 206 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %input_load_5, 0xBF6A1986C0000000" [cnn/conv_1.cpp:23]   --->   Operation 207 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %input_load_6, 0xBFE13A8E80000000" [cnn/conv_1.cpp:23]   --->   Operation 208 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [2/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %input_load_7, 0xBFDB0DAA00000000" [cnn/conv_1.cpp:23]   --->   Operation 209 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [3/4] (10.5ns)   --->   "%w_sum_4_2 = fadd float %tmp_2, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 210 'fadd' 'w_sum_4_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 211 [1/2] (12.3ns)   --->   "%tmp_2_1_1 = fmul float %input_load_4, 0x3FB8DA9000000000" [cnn/conv_1.cpp:23]   --->   Operation 211 'fmul' 'tmp_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/2] (12.3ns)   --->   "%tmp_2_1_2 = fmul float %input_load_5, 0x3FDAE24780000000" [cnn/conv_1.cpp:23]   --->   Operation 212 'fmul' 'tmp_2_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [2/2] (12.3ns)   --->   "%tmp_2_2 = fmul float %input_load_6, 0x3FB417A8A0000000" [cnn/conv_1.cpp:23]   --->   Operation 213 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 214 [3/4] (10.5ns)   --->   "%w_sum_4_3 = fadd float %tmp_3, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 214 'fadd' 'w_sum_4_3' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [1/2] (12.3ns)   --->   "%tmp_3_1_1 = fmul float %input_load_4, 0x3FB10FE8A0000000" [cnn/conv_1.cpp:23]   --->   Operation 215 'fmul' 'tmp_3_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [2/2] (12.3ns)   --->   "%tmp_3_1_2 = fmul float %input_load_5, 0xBFE77414A0000000" [cnn/conv_1.cpp:23]   --->   Operation 216 'fmul' 'tmp_3_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [2/2] (12.3ns)   --->   "%tmp_3_2 = fmul float %input_load_6, 0x3FE1556B00000000" [cnn/conv_1.cpp:23]   --->   Operation 217 'fmul' 'tmp_3_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [3/4] (10.5ns)   --->   "%w_sum_4_4 = fadd float %tmp_4, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 218 'fadd' 'w_sum_4_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 219 [1/2] (12.3ns)   --->   "%tmp_4_1 = fmul float %input_load_3, 0xBFE7024D40000000" [cnn/conv_1.cpp:23]   --->   Operation 219 'fmul' 'tmp_4_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [1/2] (12.3ns)   --->   "%tmp_4_1_1 = fmul float %input_load_4, 0x3FAD53EF60000000" [cnn/conv_1.cpp:23]   --->   Operation 220 'fmul' 'tmp_4_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [2/2] (12.3ns)   --->   "%tmp_4_1_2 = fmul float %input_load_5, 0x3FB5529FE0000000" [cnn/conv_1.cpp:23]   --->   Operation 221 'fmul' 'tmp_4_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [2/2] (12.3ns)   --->   "%tmp_4_2 = fmul float %input_load_6, 0xBFDF7E5A80000000" [cnn/conv_1.cpp:23]   --->   Operation 222 'fmul' 'tmp_4_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 223 [3/4] (10.5ns)   --->   "%w_sum_4_5 = fadd float %tmp_5, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 223 'fadd' 'w_sum_4_5' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 224 [1/2] (12.3ns)   --->   "%tmp_5_1 = fmul float %input_load_3, 0xBFE428B080000000" [cnn/conv_1.cpp:23]   --->   Operation 224 'fmul' 'tmp_5_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 225 [1/2] (12.3ns)   --->   "%tmp_5_1_1 = fmul float %input_load_4, 0xBFD24AA540000000" [cnn/conv_1.cpp:23]   --->   Operation 225 'fmul' 'tmp_5_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 226 [2/2] (12.3ns)   --->   "%tmp_5_1_2 = fmul float %input_load_5, 0x3FDBA5E360000000" [cnn/conv_1.cpp:23]   --->   Operation 226 'fmul' 'tmp_5_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [2/2] (12.3ns)   --->   "%tmp_5_2 = fmul float %input_load_6, 0xBFE2A5A680000000" [cnn/conv_1.cpp:23]   --->   Operation 227 'fmul' 'tmp_5_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 15.6>
ST_7 : Operation 228 [2/4] (10.5ns)   --->   "%w_sum_6 = fadd float %tmp_2_17, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 228 'fadd' 'w_sum_6' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/2] (12.3ns)   --->   "%tmp_0_2 = fmul float %input_load_6, 0x3FD211DBC0000000" [cnn/conv_1.cpp:23]   --->   Operation 229 'fmul' 'tmp_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 230 [1/2] (12.3ns)   --->   "%tmp_0_2_1 = fmul float %input_load_7, 0x3FE2830E40000000" [cnn/conv_1.cpp:23]   --->   Operation 230 'fmul' 'tmp_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 231 [1/2] (3.25ns)   --->   "%input_load_8 = load float* %input_addr_8, align 4" [cnn/conv_1.cpp:23]   --->   Operation 231 'load' 'input_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_7 : Operation 232 [2/2] (12.3ns)   --->   "%tmp_0_2_2 = fmul float %input_load_8, 0x3FD6322F20000000" [cnn/conv_1.cpp:23]   --->   Operation 232 'fmul' 'tmp_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 233 [2/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %tmp_1, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 233 'fadd' 'w_sum_4_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %input_load_6, 0xBFE13A8E80000000" [cnn/conv_1.cpp:23]   --->   Operation 234 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 235 [1/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %input_load_7, 0xBFDB0DAA00000000" [cnn/conv_1.cpp:23]   --->   Operation 235 'fmul' 'tmp_1_2_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 236 [2/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %input_load_8, 0xBFDE03FF60000000" [cnn/conv_1.cpp:23]   --->   Operation 236 'fmul' 'tmp_1_2_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 237 [2/4] (10.5ns)   --->   "%w_sum_4_2 = fadd float %tmp_2, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 237 'fadd' 'w_sum_4_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 238 [1/2] (12.3ns)   --->   "%tmp_2_2 = fmul float %input_load_6, 0x3FB417A8A0000000" [cnn/conv_1.cpp:23]   --->   Operation 238 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [2/2] (12.3ns)   --->   "%tmp_2_2_1 = fmul float %input_load_7, 0x3FB25A6820000000" [cnn/conv_1.cpp:23]   --->   Operation 239 'fmul' 'tmp_2_2_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [2/2] (12.3ns)   --->   "%tmp_2_2_2 = fmul float %input_load_8, 0x3FD26E8B00000000" [cnn/conv_1.cpp:23]   --->   Operation 240 'fmul' 'tmp_2_2_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 241 [2/4] (10.5ns)   --->   "%w_sum_4_3 = fadd float %tmp_3, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 241 'fadd' 'w_sum_4_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 242 [1/2] (12.3ns)   --->   "%tmp_3_1_2 = fmul float %input_load_5, 0xBFE77414A0000000" [cnn/conv_1.cpp:23]   --->   Operation 242 'fmul' 'tmp_3_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [1/2] (12.3ns)   --->   "%tmp_3_2 = fmul float %input_load_6, 0x3FE1556B00000000" [cnn/conv_1.cpp:23]   --->   Operation 243 'fmul' 'tmp_3_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 244 [2/2] (12.3ns)   --->   "%tmp_3_2_1 = fmul float %input_load_7, 0x3FE244AA60000000" [cnn/conv_1.cpp:23]   --->   Operation 244 'fmul' 'tmp_3_2_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 245 [2/2] (12.3ns)   --->   "%tmp_3_2_2 = fmul float %input_load_8, 0xBFB9A91100000000" [cnn/conv_1.cpp:23]   --->   Operation 245 'fmul' 'tmp_3_2_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 246 [2/4] (10.5ns)   --->   "%w_sum_4_4 = fadd float %tmp_4, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 246 'fadd' 'w_sum_4_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 247 [1/2] (12.3ns)   --->   "%tmp_4_1_2 = fmul float %input_load_5, 0x3FB5529FE0000000" [cnn/conv_1.cpp:23]   --->   Operation 247 'fmul' 'tmp_4_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 248 [1/2] (12.3ns)   --->   "%tmp_4_2 = fmul float %input_load_6, 0xBFDF7E5A80000000" [cnn/conv_1.cpp:23]   --->   Operation 248 'fmul' 'tmp_4_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 249 [2/2] (12.3ns)   --->   "%tmp_4_2_1 = fmul float %input_load_7, 0xBFE5544FE0000000" [cnn/conv_1.cpp:23]   --->   Operation 249 'fmul' 'tmp_4_2_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 250 [2/2] (12.3ns)   --->   "%tmp_4_2_2 = fmul float %input_load_8, 0xBFE9DB0360000000" [cnn/conv_1.cpp:23]   --->   Operation 250 'fmul' 'tmp_4_2_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 251 [2/4] (10.5ns)   --->   "%w_sum_4_5 = fadd float %tmp_5, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 251 'fadd' 'w_sum_4_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 252 [1/2] (12.3ns)   --->   "%tmp_5_1_2 = fmul float %input_load_5, 0x3FDBA5E360000000" [cnn/conv_1.cpp:23]   --->   Operation 252 'fmul' 'tmp_5_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 253 [1/2] (12.3ns)   --->   "%tmp_5_2 = fmul float %input_load_6, 0xBFE2A5A680000000" [cnn/conv_1.cpp:23]   --->   Operation 253 'fmul' 'tmp_5_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 254 [2/2] (12.3ns)   --->   "%tmp_5_2_1 = fmul float %input_load_7, 0xBFB3D66280000000" [cnn/conv_1.cpp:23]   --->   Operation 254 'fmul' 'tmp_5_2_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 255 [2/2] (12.3ns)   --->   "%tmp_5_2_2 = fmul float %input_load_8, 0x3FD037E700000000" [cnn/conv_1.cpp:23]   --->   Operation 255 'fmul' 'tmp_5_2_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 12.3>
ST_8 : Operation 256 [1/4] (10.5ns)   --->   "%w_sum_6 = fadd float %tmp_2_17, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 256 'fadd' 'w_sum_6' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 257 [1/2] (12.3ns)   --->   "%tmp_0_2_2 = fmul float %input_load_8, 0x3FD6322F20000000" [cnn/conv_1.cpp:23]   --->   Operation 257 'fmul' 'tmp_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 258 [1/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %tmp_1, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 258 'fadd' 'w_sum_4_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 259 [1/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %input_load_8, 0xBFDE03FF60000000" [cnn/conv_1.cpp:23]   --->   Operation 259 'fmul' 'tmp_1_2_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 260 [1/4] (10.5ns)   --->   "%w_sum_4_2 = fadd float %tmp_2, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 260 'fadd' 'w_sum_4_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 261 [1/2] (12.3ns)   --->   "%tmp_2_2_1 = fmul float %input_load_7, 0x3FB25A6820000000" [cnn/conv_1.cpp:23]   --->   Operation 261 'fmul' 'tmp_2_2_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 262 [1/2] (12.3ns)   --->   "%tmp_2_2_2 = fmul float %input_load_8, 0x3FD26E8B00000000" [cnn/conv_1.cpp:23]   --->   Operation 262 'fmul' 'tmp_2_2_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 263 [1/4] (10.5ns)   --->   "%w_sum_4_3 = fadd float %tmp_3, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 263 'fadd' 'w_sum_4_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 264 [1/2] (12.3ns)   --->   "%tmp_3_2_1 = fmul float %input_load_7, 0x3FE244AA60000000" [cnn/conv_1.cpp:23]   --->   Operation 264 'fmul' 'tmp_3_2_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 265 [1/2] (12.3ns)   --->   "%tmp_3_2_2 = fmul float %input_load_8, 0xBFB9A91100000000" [cnn/conv_1.cpp:23]   --->   Operation 265 'fmul' 'tmp_3_2_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 266 [1/4] (10.5ns)   --->   "%w_sum_4_4 = fadd float %tmp_4, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 266 'fadd' 'w_sum_4_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 267 [1/2] (12.3ns)   --->   "%tmp_4_2_1 = fmul float %input_load_7, 0xBFE5544FE0000000" [cnn/conv_1.cpp:23]   --->   Operation 267 'fmul' 'tmp_4_2_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 268 [1/2] (12.3ns)   --->   "%tmp_4_2_2 = fmul float %input_load_8, 0xBFE9DB0360000000" [cnn/conv_1.cpp:23]   --->   Operation 268 'fmul' 'tmp_4_2_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 269 [1/4] (10.5ns)   --->   "%w_sum_4_5 = fadd float %tmp_5, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 269 'fadd' 'w_sum_4_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 270 [1/2] (12.3ns)   --->   "%tmp_5_2_1 = fmul float %input_load_7, 0xBFB3D66280000000" [cnn/conv_1.cpp:23]   --->   Operation 270 'fmul' 'tmp_5_2_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 271 [1/2] (12.3ns)   --->   "%tmp_5_2_2 = fmul float %input_load_8, 0x3FD037E700000000" [cnn/conv_1.cpp:23]   --->   Operation 271 'fmul' 'tmp_5_2_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.5>
ST_9 : Operation 272 [4/4] (10.5ns)   --->   "%w_sum_4_0_0_1 = fadd float %w_sum_6, %tmp_0_0_1" [cnn/conv_1.cpp:23]   --->   Operation 272 'fadd' 'w_sum_4_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 273 [4/4] (10.5ns)   --->   "%w_sum_4_1_0_1 = fadd float %w_sum_4_1, %tmp_1_0_1" [cnn/conv_1.cpp:23]   --->   Operation 273 'fadd' 'w_sum_4_1_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 274 [4/4] (10.5ns)   --->   "%w_sum_4_2_0_1 = fadd float %w_sum_4_2, %tmp_2_0_1" [cnn/conv_1.cpp:23]   --->   Operation 274 'fadd' 'w_sum_4_2_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 275 [4/4] (10.5ns)   --->   "%w_sum_4_3_0_1 = fadd float %w_sum_4_3, %tmp_3_0_1" [cnn/conv_1.cpp:23]   --->   Operation 275 'fadd' 'w_sum_4_3_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 276 [4/4] (10.5ns)   --->   "%w_sum_4_4_0_1 = fadd float %w_sum_4_4, %tmp_4_0_1" [cnn/conv_1.cpp:23]   --->   Operation 276 'fadd' 'w_sum_4_4_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 277 [4/4] (10.5ns)   --->   "%w_sum_4_5_0_1 = fadd float %w_sum_4_5, %tmp_5_0_1" [cnn/conv_1.cpp:23]   --->   Operation 277 'fadd' 'w_sum_4_5_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 278 [3/4] (10.5ns)   --->   "%w_sum_4_0_0_1 = fadd float %w_sum_6, %tmp_0_0_1" [cnn/conv_1.cpp:23]   --->   Operation 278 'fadd' 'w_sum_4_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 279 [3/4] (10.5ns)   --->   "%w_sum_4_1_0_1 = fadd float %w_sum_4_1, %tmp_1_0_1" [cnn/conv_1.cpp:23]   --->   Operation 279 'fadd' 'w_sum_4_1_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 280 [3/4] (10.5ns)   --->   "%w_sum_4_2_0_1 = fadd float %w_sum_4_2, %tmp_2_0_1" [cnn/conv_1.cpp:23]   --->   Operation 280 'fadd' 'w_sum_4_2_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 281 [3/4] (10.5ns)   --->   "%w_sum_4_3_0_1 = fadd float %w_sum_4_3, %tmp_3_0_1" [cnn/conv_1.cpp:23]   --->   Operation 281 'fadd' 'w_sum_4_3_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 282 [3/4] (10.5ns)   --->   "%w_sum_4_4_0_1 = fadd float %w_sum_4_4, %tmp_4_0_1" [cnn/conv_1.cpp:23]   --->   Operation 282 'fadd' 'w_sum_4_4_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 283 [3/4] (10.5ns)   --->   "%w_sum_4_5_0_1 = fadd float %w_sum_4_5, %tmp_5_0_1" [cnn/conv_1.cpp:23]   --->   Operation 283 'fadd' 'w_sum_4_5_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.5>
ST_11 : Operation 284 [2/4] (10.5ns)   --->   "%w_sum_4_0_0_1 = fadd float %w_sum_6, %tmp_0_0_1" [cnn/conv_1.cpp:23]   --->   Operation 284 'fadd' 'w_sum_4_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 285 [2/4] (10.5ns)   --->   "%w_sum_4_1_0_1 = fadd float %w_sum_4_1, %tmp_1_0_1" [cnn/conv_1.cpp:23]   --->   Operation 285 'fadd' 'w_sum_4_1_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 286 [2/4] (10.5ns)   --->   "%w_sum_4_2_0_1 = fadd float %w_sum_4_2, %tmp_2_0_1" [cnn/conv_1.cpp:23]   --->   Operation 286 'fadd' 'w_sum_4_2_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 287 [2/4] (10.5ns)   --->   "%w_sum_4_3_0_1 = fadd float %w_sum_4_3, %tmp_3_0_1" [cnn/conv_1.cpp:23]   --->   Operation 287 'fadd' 'w_sum_4_3_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 288 [2/4] (10.5ns)   --->   "%w_sum_4_4_0_1 = fadd float %w_sum_4_4, %tmp_4_0_1" [cnn/conv_1.cpp:23]   --->   Operation 288 'fadd' 'w_sum_4_4_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 289 [2/4] (10.5ns)   --->   "%w_sum_4_5_0_1 = fadd float %w_sum_4_5, %tmp_5_0_1" [cnn/conv_1.cpp:23]   --->   Operation 289 'fadd' 'w_sum_4_5_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.5>
ST_12 : Operation 290 [1/4] (10.5ns)   --->   "%w_sum_4_0_0_1 = fadd float %w_sum_6, %tmp_0_0_1" [cnn/conv_1.cpp:23]   --->   Operation 290 'fadd' 'w_sum_4_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 291 [1/4] (10.5ns)   --->   "%w_sum_4_1_0_1 = fadd float %w_sum_4_1, %tmp_1_0_1" [cnn/conv_1.cpp:23]   --->   Operation 291 'fadd' 'w_sum_4_1_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 292 [1/4] (10.5ns)   --->   "%w_sum_4_2_0_1 = fadd float %w_sum_4_2, %tmp_2_0_1" [cnn/conv_1.cpp:23]   --->   Operation 292 'fadd' 'w_sum_4_2_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 293 [1/4] (10.5ns)   --->   "%w_sum_4_3_0_1 = fadd float %w_sum_4_3, %tmp_3_0_1" [cnn/conv_1.cpp:23]   --->   Operation 293 'fadd' 'w_sum_4_3_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 294 [1/4] (10.5ns)   --->   "%w_sum_4_4_0_1 = fadd float %w_sum_4_4, %tmp_4_0_1" [cnn/conv_1.cpp:23]   --->   Operation 294 'fadd' 'w_sum_4_4_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 295 [1/4] (10.5ns)   --->   "%w_sum_4_5_0_1 = fadd float %w_sum_4_5, %tmp_5_0_1" [cnn/conv_1.cpp:23]   --->   Operation 295 'fadd' 'w_sum_4_5_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 10.5>
ST_13 : Operation 296 [4/4] (10.5ns)   --->   "%w_sum_4_0_0_2 = fadd float %w_sum_4_0_0_1, %tmp_0_0_2" [cnn/conv_1.cpp:23]   --->   Operation 296 'fadd' 'w_sum_4_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 297 [4/4] (10.5ns)   --->   "%w_sum_4_1_0_2 = fadd float %w_sum_4_1_0_1, %tmp_1_0_2" [cnn/conv_1.cpp:23]   --->   Operation 297 'fadd' 'w_sum_4_1_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 298 [4/4] (10.5ns)   --->   "%w_sum_4_2_0_2 = fadd float %w_sum_4_2_0_1, %tmp_2_0_2" [cnn/conv_1.cpp:23]   --->   Operation 298 'fadd' 'w_sum_4_2_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 299 [4/4] (10.5ns)   --->   "%w_sum_4_3_0_2 = fadd float %w_sum_4_3_0_1, %tmp_3_0_2" [cnn/conv_1.cpp:23]   --->   Operation 299 'fadd' 'w_sum_4_3_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 300 [4/4] (10.5ns)   --->   "%w_sum_4_4_0_2 = fadd float %w_sum_4_4_0_1, %tmp_4_0_2" [cnn/conv_1.cpp:23]   --->   Operation 300 'fadd' 'w_sum_4_4_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 301 [4/4] (10.5ns)   --->   "%w_sum_4_5_0_2 = fadd float %w_sum_4_5_0_1, %tmp_5_0_2" [cnn/conv_1.cpp:23]   --->   Operation 301 'fadd' 'w_sum_4_5_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 10.5>
ST_14 : Operation 302 [3/4] (10.5ns)   --->   "%w_sum_4_0_0_2 = fadd float %w_sum_4_0_0_1, %tmp_0_0_2" [cnn/conv_1.cpp:23]   --->   Operation 302 'fadd' 'w_sum_4_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 303 [3/4] (10.5ns)   --->   "%w_sum_4_1_0_2 = fadd float %w_sum_4_1_0_1, %tmp_1_0_2" [cnn/conv_1.cpp:23]   --->   Operation 303 'fadd' 'w_sum_4_1_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 304 [3/4] (10.5ns)   --->   "%w_sum_4_2_0_2 = fadd float %w_sum_4_2_0_1, %tmp_2_0_2" [cnn/conv_1.cpp:23]   --->   Operation 304 'fadd' 'w_sum_4_2_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 305 [3/4] (10.5ns)   --->   "%w_sum_4_3_0_2 = fadd float %w_sum_4_3_0_1, %tmp_3_0_2" [cnn/conv_1.cpp:23]   --->   Operation 305 'fadd' 'w_sum_4_3_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 306 [3/4] (10.5ns)   --->   "%w_sum_4_4_0_2 = fadd float %w_sum_4_4_0_1, %tmp_4_0_2" [cnn/conv_1.cpp:23]   --->   Operation 306 'fadd' 'w_sum_4_4_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 307 [3/4] (10.5ns)   --->   "%w_sum_4_5_0_2 = fadd float %w_sum_4_5_0_1, %tmp_5_0_2" [cnn/conv_1.cpp:23]   --->   Operation 307 'fadd' 'w_sum_4_5_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 10.5>
ST_15 : Operation 308 [2/4] (10.5ns)   --->   "%w_sum_4_0_0_2 = fadd float %w_sum_4_0_0_1, %tmp_0_0_2" [cnn/conv_1.cpp:23]   --->   Operation 308 'fadd' 'w_sum_4_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 309 [2/4] (10.5ns)   --->   "%w_sum_4_1_0_2 = fadd float %w_sum_4_1_0_1, %tmp_1_0_2" [cnn/conv_1.cpp:23]   --->   Operation 309 'fadd' 'w_sum_4_1_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 310 [2/4] (10.5ns)   --->   "%w_sum_4_2_0_2 = fadd float %w_sum_4_2_0_1, %tmp_2_0_2" [cnn/conv_1.cpp:23]   --->   Operation 310 'fadd' 'w_sum_4_2_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 311 [2/4] (10.5ns)   --->   "%w_sum_4_3_0_2 = fadd float %w_sum_4_3_0_1, %tmp_3_0_2" [cnn/conv_1.cpp:23]   --->   Operation 311 'fadd' 'w_sum_4_3_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 312 [2/4] (10.5ns)   --->   "%w_sum_4_4_0_2 = fadd float %w_sum_4_4_0_1, %tmp_4_0_2" [cnn/conv_1.cpp:23]   --->   Operation 312 'fadd' 'w_sum_4_4_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 313 [2/4] (10.5ns)   --->   "%w_sum_4_5_0_2 = fadd float %w_sum_4_5_0_1, %tmp_5_0_2" [cnn/conv_1.cpp:23]   --->   Operation 313 'fadd' 'w_sum_4_5_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 10.5>
ST_16 : Operation 314 [1/4] (10.5ns)   --->   "%w_sum_4_0_0_2 = fadd float %w_sum_4_0_0_1, %tmp_0_0_2" [cnn/conv_1.cpp:23]   --->   Operation 314 'fadd' 'w_sum_4_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 315 [1/4] (10.5ns)   --->   "%w_sum_4_1_0_2 = fadd float %w_sum_4_1_0_1, %tmp_1_0_2" [cnn/conv_1.cpp:23]   --->   Operation 315 'fadd' 'w_sum_4_1_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 316 [1/4] (10.5ns)   --->   "%w_sum_4_2_0_2 = fadd float %w_sum_4_2_0_1, %tmp_2_0_2" [cnn/conv_1.cpp:23]   --->   Operation 316 'fadd' 'w_sum_4_2_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 317 [1/4] (10.5ns)   --->   "%w_sum_4_3_0_2 = fadd float %w_sum_4_3_0_1, %tmp_3_0_2" [cnn/conv_1.cpp:23]   --->   Operation 317 'fadd' 'w_sum_4_3_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 318 [1/4] (10.5ns)   --->   "%w_sum_4_4_0_2 = fadd float %w_sum_4_4_0_1, %tmp_4_0_2" [cnn/conv_1.cpp:23]   --->   Operation 318 'fadd' 'w_sum_4_4_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 319 [1/4] (10.5ns)   --->   "%w_sum_4_5_0_2 = fadd float %w_sum_4_5_0_1, %tmp_5_0_2" [cnn/conv_1.cpp:23]   --->   Operation 319 'fadd' 'w_sum_4_5_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 10.5>
ST_17 : Operation 320 [4/4] (10.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4_0_0_2, %tmp_0_1" [cnn/conv_1.cpp:23]   --->   Operation 320 'fadd' 'w_sum_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 321 [4/4] (10.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1_0_2, %tmp_1_1" [cnn/conv_1.cpp:23]   --->   Operation 321 'fadd' 'w_sum_4_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 322 [4/4] (10.5ns)   --->   "%w_sum_4_2_1 = fadd float %w_sum_4_2_0_2, %tmp_2_1" [cnn/conv_1.cpp:23]   --->   Operation 322 'fadd' 'w_sum_4_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 323 [4/4] (10.5ns)   --->   "%w_sum_4_3_1 = fadd float %w_sum_4_3_0_2, %tmp_3_1" [cnn/conv_1.cpp:23]   --->   Operation 323 'fadd' 'w_sum_4_3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 324 [4/4] (10.5ns)   --->   "%w_sum_4_4_1 = fadd float %w_sum_4_4_0_2, %tmp_4_1" [cnn/conv_1.cpp:23]   --->   Operation 324 'fadd' 'w_sum_4_4_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 325 [4/4] (10.5ns)   --->   "%w_sum_4_5_1 = fadd float %w_sum_4_5_0_2, %tmp_5_1" [cnn/conv_1.cpp:23]   --->   Operation 325 'fadd' 'w_sum_4_5_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 10.5>
ST_18 : Operation 326 [3/4] (10.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4_0_0_2, %tmp_0_1" [cnn/conv_1.cpp:23]   --->   Operation 326 'fadd' 'w_sum_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 327 [3/4] (10.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1_0_2, %tmp_1_1" [cnn/conv_1.cpp:23]   --->   Operation 327 'fadd' 'w_sum_4_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 328 [3/4] (10.5ns)   --->   "%w_sum_4_2_1 = fadd float %w_sum_4_2_0_2, %tmp_2_1" [cnn/conv_1.cpp:23]   --->   Operation 328 'fadd' 'w_sum_4_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 329 [3/4] (10.5ns)   --->   "%w_sum_4_3_1 = fadd float %w_sum_4_3_0_2, %tmp_3_1" [cnn/conv_1.cpp:23]   --->   Operation 329 'fadd' 'w_sum_4_3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 330 [3/4] (10.5ns)   --->   "%w_sum_4_4_1 = fadd float %w_sum_4_4_0_2, %tmp_4_1" [cnn/conv_1.cpp:23]   --->   Operation 330 'fadd' 'w_sum_4_4_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 331 [3/4] (10.5ns)   --->   "%w_sum_4_5_1 = fadd float %w_sum_4_5_0_2, %tmp_5_1" [cnn/conv_1.cpp:23]   --->   Operation 331 'fadd' 'w_sum_4_5_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 10.5>
ST_19 : Operation 332 [2/4] (10.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4_0_0_2, %tmp_0_1" [cnn/conv_1.cpp:23]   --->   Operation 332 'fadd' 'w_sum_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 333 [2/4] (10.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1_0_2, %tmp_1_1" [cnn/conv_1.cpp:23]   --->   Operation 333 'fadd' 'w_sum_4_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 334 [2/4] (10.5ns)   --->   "%w_sum_4_2_1 = fadd float %w_sum_4_2_0_2, %tmp_2_1" [cnn/conv_1.cpp:23]   --->   Operation 334 'fadd' 'w_sum_4_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 335 [2/4] (10.5ns)   --->   "%w_sum_4_3_1 = fadd float %w_sum_4_3_0_2, %tmp_3_1" [cnn/conv_1.cpp:23]   --->   Operation 335 'fadd' 'w_sum_4_3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 336 [2/4] (10.5ns)   --->   "%w_sum_4_4_1 = fadd float %w_sum_4_4_0_2, %tmp_4_1" [cnn/conv_1.cpp:23]   --->   Operation 336 'fadd' 'w_sum_4_4_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 337 [2/4] (10.5ns)   --->   "%w_sum_4_5_1 = fadd float %w_sum_4_5_0_2, %tmp_5_1" [cnn/conv_1.cpp:23]   --->   Operation 337 'fadd' 'w_sum_4_5_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 10.5>
ST_20 : Operation 338 [1/4] (10.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4_0_0_2, %tmp_0_1" [cnn/conv_1.cpp:23]   --->   Operation 338 'fadd' 'w_sum_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 339 [1/4] (10.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1_0_2, %tmp_1_1" [cnn/conv_1.cpp:23]   --->   Operation 339 'fadd' 'w_sum_4_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 340 [1/4] (10.5ns)   --->   "%w_sum_4_2_1 = fadd float %w_sum_4_2_0_2, %tmp_2_1" [cnn/conv_1.cpp:23]   --->   Operation 340 'fadd' 'w_sum_4_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 341 [1/4] (10.5ns)   --->   "%w_sum_4_3_1 = fadd float %w_sum_4_3_0_2, %tmp_3_1" [cnn/conv_1.cpp:23]   --->   Operation 341 'fadd' 'w_sum_4_3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 342 [1/4] (10.5ns)   --->   "%w_sum_4_4_1 = fadd float %w_sum_4_4_0_2, %tmp_4_1" [cnn/conv_1.cpp:23]   --->   Operation 342 'fadd' 'w_sum_4_4_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 343 [1/4] (10.5ns)   --->   "%w_sum_4_5_1 = fadd float %w_sum_4_5_0_2, %tmp_5_1" [cnn/conv_1.cpp:23]   --->   Operation 343 'fadd' 'w_sum_4_5_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 10.5>
ST_21 : Operation 344 [4/4] (10.5ns)   --->   "%w_sum_4_0_1_1 = fadd float %w_sum_4_0_1, %tmp_0_1_1" [cnn/conv_1.cpp:23]   --->   Operation 344 'fadd' 'w_sum_4_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 345 [4/4] (10.5ns)   --->   "%w_sum_4_1_1_1 = fadd float %w_sum_4_1_1, %tmp_1_1_1" [cnn/conv_1.cpp:23]   --->   Operation 345 'fadd' 'w_sum_4_1_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 346 [4/4] (10.5ns)   --->   "%w_sum_4_2_1_1 = fadd float %w_sum_4_2_1, %tmp_2_1_1" [cnn/conv_1.cpp:23]   --->   Operation 346 'fadd' 'w_sum_4_2_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 347 [4/4] (10.5ns)   --->   "%w_sum_4_3_1_1 = fadd float %w_sum_4_3_1, %tmp_3_1_1" [cnn/conv_1.cpp:23]   --->   Operation 347 'fadd' 'w_sum_4_3_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 348 [4/4] (10.5ns)   --->   "%w_sum_4_4_1_1 = fadd float %w_sum_4_4_1, %tmp_4_1_1" [cnn/conv_1.cpp:23]   --->   Operation 348 'fadd' 'w_sum_4_4_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 349 [4/4] (10.5ns)   --->   "%w_sum_4_5_1_1 = fadd float %w_sum_4_5_1, %tmp_5_1_1" [cnn/conv_1.cpp:23]   --->   Operation 349 'fadd' 'w_sum_4_5_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 10.5>
ST_22 : Operation 350 [3/4] (10.5ns)   --->   "%w_sum_4_0_1_1 = fadd float %w_sum_4_0_1, %tmp_0_1_1" [cnn/conv_1.cpp:23]   --->   Operation 350 'fadd' 'w_sum_4_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 351 [3/4] (10.5ns)   --->   "%w_sum_4_1_1_1 = fadd float %w_sum_4_1_1, %tmp_1_1_1" [cnn/conv_1.cpp:23]   --->   Operation 351 'fadd' 'w_sum_4_1_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 352 [3/4] (10.5ns)   --->   "%w_sum_4_2_1_1 = fadd float %w_sum_4_2_1, %tmp_2_1_1" [cnn/conv_1.cpp:23]   --->   Operation 352 'fadd' 'w_sum_4_2_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 353 [3/4] (10.5ns)   --->   "%w_sum_4_3_1_1 = fadd float %w_sum_4_3_1, %tmp_3_1_1" [cnn/conv_1.cpp:23]   --->   Operation 353 'fadd' 'w_sum_4_3_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 354 [3/4] (10.5ns)   --->   "%w_sum_4_4_1_1 = fadd float %w_sum_4_4_1, %tmp_4_1_1" [cnn/conv_1.cpp:23]   --->   Operation 354 'fadd' 'w_sum_4_4_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 355 [3/4] (10.5ns)   --->   "%w_sum_4_5_1_1 = fadd float %w_sum_4_5_1, %tmp_5_1_1" [cnn/conv_1.cpp:23]   --->   Operation 355 'fadd' 'w_sum_4_5_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 10.5>
ST_23 : Operation 356 [2/4] (10.5ns)   --->   "%w_sum_4_0_1_1 = fadd float %w_sum_4_0_1, %tmp_0_1_1" [cnn/conv_1.cpp:23]   --->   Operation 356 'fadd' 'w_sum_4_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 357 [2/4] (10.5ns)   --->   "%w_sum_4_1_1_1 = fadd float %w_sum_4_1_1, %tmp_1_1_1" [cnn/conv_1.cpp:23]   --->   Operation 357 'fadd' 'w_sum_4_1_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 358 [2/4] (10.5ns)   --->   "%w_sum_4_2_1_1 = fadd float %w_sum_4_2_1, %tmp_2_1_1" [cnn/conv_1.cpp:23]   --->   Operation 358 'fadd' 'w_sum_4_2_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 359 [2/4] (10.5ns)   --->   "%w_sum_4_3_1_1 = fadd float %w_sum_4_3_1, %tmp_3_1_1" [cnn/conv_1.cpp:23]   --->   Operation 359 'fadd' 'w_sum_4_3_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 360 [2/4] (10.5ns)   --->   "%w_sum_4_4_1_1 = fadd float %w_sum_4_4_1, %tmp_4_1_1" [cnn/conv_1.cpp:23]   --->   Operation 360 'fadd' 'w_sum_4_4_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 361 [2/4] (10.5ns)   --->   "%w_sum_4_5_1_1 = fadd float %w_sum_4_5_1, %tmp_5_1_1" [cnn/conv_1.cpp:23]   --->   Operation 361 'fadd' 'w_sum_4_5_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 10.5>
ST_24 : Operation 362 [1/4] (10.5ns)   --->   "%w_sum_4_0_1_1 = fadd float %w_sum_4_0_1, %tmp_0_1_1" [cnn/conv_1.cpp:23]   --->   Operation 362 'fadd' 'w_sum_4_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 363 [1/4] (10.5ns)   --->   "%w_sum_4_1_1_1 = fadd float %w_sum_4_1_1, %tmp_1_1_1" [cnn/conv_1.cpp:23]   --->   Operation 363 'fadd' 'w_sum_4_1_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 364 [1/4] (10.5ns)   --->   "%w_sum_4_2_1_1 = fadd float %w_sum_4_2_1, %tmp_2_1_1" [cnn/conv_1.cpp:23]   --->   Operation 364 'fadd' 'w_sum_4_2_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 365 [1/4] (10.5ns)   --->   "%w_sum_4_3_1_1 = fadd float %w_sum_4_3_1, %tmp_3_1_1" [cnn/conv_1.cpp:23]   --->   Operation 365 'fadd' 'w_sum_4_3_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 366 [1/4] (10.5ns)   --->   "%w_sum_4_4_1_1 = fadd float %w_sum_4_4_1, %tmp_4_1_1" [cnn/conv_1.cpp:23]   --->   Operation 366 'fadd' 'w_sum_4_4_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 367 [1/4] (10.5ns)   --->   "%w_sum_4_5_1_1 = fadd float %w_sum_4_5_1, %tmp_5_1_1" [cnn/conv_1.cpp:23]   --->   Operation 367 'fadd' 'w_sum_4_5_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 10.5>
ST_25 : Operation 368 [4/4] (10.5ns)   --->   "%w_sum_4_0_1_2 = fadd float %w_sum_4_0_1_1, %tmp_0_1_2" [cnn/conv_1.cpp:23]   --->   Operation 368 'fadd' 'w_sum_4_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 369 [4/4] (10.5ns)   --->   "%w_sum_4_1_1_2 = fadd float %w_sum_4_1_1_1, %tmp_1_1_2" [cnn/conv_1.cpp:23]   --->   Operation 369 'fadd' 'w_sum_4_1_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 370 [4/4] (10.5ns)   --->   "%w_sum_4_2_1_2 = fadd float %w_sum_4_2_1_1, %tmp_2_1_2" [cnn/conv_1.cpp:23]   --->   Operation 370 'fadd' 'w_sum_4_2_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 371 [4/4] (10.5ns)   --->   "%w_sum_4_3_1_2 = fadd float %w_sum_4_3_1_1, %tmp_3_1_2" [cnn/conv_1.cpp:23]   --->   Operation 371 'fadd' 'w_sum_4_3_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 372 [4/4] (10.5ns)   --->   "%w_sum_4_4_1_2 = fadd float %w_sum_4_4_1_1, %tmp_4_1_2" [cnn/conv_1.cpp:23]   --->   Operation 372 'fadd' 'w_sum_4_4_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 373 [4/4] (10.5ns)   --->   "%w_sum_4_5_1_2 = fadd float %w_sum_4_5_1_1, %tmp_5_1_2" [cnn/conv_1.cpp:23]   --->   Operation 373 'fadd' 'w_sum_4_5_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 10.5>
ST_26 : Operation 374 [3/4] (10.5ns)   --->   "%w_sum_4_0_1_2 = fadd float %w_sum_4_0_1_1, %tmp_0_1_2" [cnn/conv_1.cpp:23]   --->   Operation 374 'fadd' 'w_sum_4_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 375 [3/4] (10.5ns)   --->   "%w_sum_4_1_1_2 = fadd float %w_sum_4_1_1_1, %tmp_1_1_2" [cnn/conv_1.cpp:23]   --->   Operation 375 'fadd' 'w_sum_4_1_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 376 [3/4] (10.5ns)   --->   "%w_sum_4_2_1_2 = fadd float %w_sum_4_2_1_1, %tmp_2_1_2" [cnn/conv_1.cpp:23]   --->   Operation 376 'fadd' 'w_sum_4_2_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 377 [3/4] (10.5ns)   --->   "%w_sum_4_3_1_2 = fadd float %w_sum_4_3_1_1, %tmp_3_1_2" [cnn/conv_1.cpp:23]   --->   Operation 377 'fadd' 'w_sum_4_3_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 378 [3/4] (10.5ns)   --->   "%w_sum_4_4_1_2 = fadd float %w_sum_4_4_1_1, %tmp_4_1_2" [cnn/conv_1.cpp:23]   --->   Operation 378 'fadd' 'w_sum_4_4_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 379 [3/4] (10.5ns)   --->   "%w_sum_4_5_1_2 = fadd float %w_sum_4_5_1_1, %tmp_5_1_2" [cnn/conv_1.cpp:23]   --->   Operation 379 'fadd' 'w_sum_4_5_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 10.5>
ST_27 : Operation 380 [2/4] (10.5ns)   --->   "%w_sum_4_0_1_2 = fadd float %w_sum_4_0_1_1, %tmp_0_1_2" [cnn/conv_1.cpp:23]   --->   Operation 380 'fadd' 'w_sum_4_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 381 [2/4] (10.5ns)   --->   "%w_sum_4_1_1_2 = fadd float %w_sum_4_1_1_1, %tmp_1_1_2" [cnn/conv_1.cpp:23]   --->   Operation 381 'fadd' 'w_sum_4_1_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 382 [2/4] (10.5ns)   --->   "%w_sum_4_2_1_2 = fadd float %w_sum_4_2_1_1, %tmp_2_1_2" [cnn/conv_1.cpp:23]   --->   Operation 382 'fadd' 'w_sum_4_2_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 383 [2/4] (10.5ns)   --->   "%w_sum_4_3_1_2 = fadd float %w_sum_4_3_1_1, %tmp_3_1_2" [cnn/conv_1.cpp:23]   --->   Operation 383 'fadd' 'w_sum_4_3_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 384 [2/4] (10.5ns)   --->   "%w_sum_4_4_1_2 = fadd float %w_sum_4_4_1_1, %tmp_4_1_2" [cnn/conv_1.cpp:23]   --->   Operation 384 'fadd' 'w_sum_4_4_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 385 [2/4] (10.5ns)   --->   "%w_sum_4_5_1_2 = fadd float %w_sum_4_5_1_1, %tmp_5_1_2" [cnn/conv_1.cpp:23]   --->   Operation 385 'fadd' 'w_sum_4_5_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 10.5>
ST_28 : Operation 386 [1/4] (10.5ns)   --->   "%w_sum_4_0_1_2 = fadd float %w_sum_4_0_1_1, %tmp_0_1_2" [cnn/conv_1.cpp:23]   --->   Operation 386 'fadd' 'w_sum_4_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 387 [1/4] (10.5ns)   --->   "%w_sum_4_1_1_2 = fadd float %w_sum_4_1_1_1, %tmp_1_1_2" [cnn/conv_1.cpp:23]   --->   Operation 387 'fadd' 'w_sum_4_1_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 388 [1/4] (10.5ns)   --->   "%w_sum_4_2_1_2 = fadd float %w_sum_4_2_1_1, %tmp_2_1_2" [cnn/conv_1.cpp:23]   --->   Operation 388 'fadd' 'w_sum_4_2_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 389 [1/4] (10.5ns)   --->   "%w_sum_4_3_1_2 = fadd float %w_sum_4_3_1_1, %tmp_3_1_2" [cnn/conv_1.cpp:23]   --->   Operation 389 'fadd' 'w_sum_4_3_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 390 [1/4] (10.5ns)   --->   "%w_sum_4_4_1_2 = fadd float %w_sum_4_4_1_1, %tmp_4_1_2" [cnn/conv_1.cpp:23]   --->   Operation 390 'fadd' 'w_sum_4_4_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 391 [1/4] (10.5ns)   --->   "%w_sum_4_5_1_2 = fadd float %w_sum_4_5_1_1, %tmp_5_1_2" [cnn/conv_1.cpp:23]   --->   Operation 391 'fadd' 'w_sum_4_5_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 10.5>
ST_29 : Operation 392 [4/4] (10.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1_2, %tmp_0_2" [cnn/conv_1.cpp:23]   --->   Operation 392 'fadd' 'w_sum_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 393 [4/4] (10.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1_2, %tmp_1_2" [cnn/conv_1.cpp:23]   --->   Operation 393 'fadd' 'w_sum_4_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 394 [4/4] (10.5ns)   --->   "%w_sum_4_2_2 = fadd float %w_sum_4_2_1_2, %tmp_2_2" [cnn/conv_1.cpp:23]   --->   Operation 394 'fadd' 'w_sum_4_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 395 [4/4] (10.5ns)   --->   "%w_sum_4_3_2 = fadd float %w_sum_4_3_1_2, %tmp_3_2" [cnn/conv_1.cpp:23]   --->   Operation 395 'fadd' 'w_sum_4_3_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 396 [4/4] (10.5ns)   --->   "%w_sum_4_4_2 = fadd float %w_sum_4_4_1_2, %tmp_4_2" [cnn/conv_1.cpp:23]   --->   Operation 396 'fadd' 'w_sum_4_4_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 397 [4/4] (10.5ns)   --->   "%w_sum_4_5_2 = fadd float %w_sum_4_5_1_2, %tmp_5_2" [cnn/conv_1.cpp:23]   --->   Operation 397 'fadd' 'w_sum_4_5_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 10.5>
ST_30 : Operation 398 [3/4] (10.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1_2, %tmp_0_2" [cnn/conv_1.cpp:23]   --->   Operation 398 'fadd' 'w_sum_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 399 [3/4] (10.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1_2, %tmp_1_2" [cnn/conv_1.cpp:23]   --->   Operation 399 'fadd' 'w_sum_4_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 400 [3/4] (10.5ns)   --->   "%w_sum_4_2_2 = fadd float %w_sum_4_2_1_2, %tmp_2_2" [cnn/conv_1.cpp:23]   --->   Operation 400 'fadd' 'w_sum_4_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 401 [3/4] (10.5ns)   --->   "%w_sum_4_3_2 = fadd float %w_sum_4_3_1_2, %tmp_3_2" [cnn/conv_1.cpp:23]   --->   Operation 401 'fadd' 'w_sum_4_3_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 402 [3/4] (10.5ns)   --->   "%w_sum_4_4_2 = fadd float %w_sum_4_4_1_2, %tmp_4_2" [cnn/conv_1.cpp:23]   --->   Operation 402 'fadd' 'w_sum_4_4_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 403 [3/4] (10.5ns)   --->   "%w_sum_4_5_2 = fadd float %w_sum_4_5_1_2, %tmp_5_2" [cnn/conv_1.cpp:23]   --->   Operation 403 'fadd' 'w_sum_4_5_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 10.5>
ST_31 : Operation 404 [2/4] (10.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1_2, %tmp_0_2" [cnn/conv_1.cpp:23]   --->   Operation 404 'fadd' 'w_sum_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 405 [2/4] (10.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1_2, %tmp_1_2" [cnn/conv_1.cpp:23]   --->   Operation 405 'fadd' 'w_sum_4_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 406 [2/4] (10.5ns)   --->   "%w_sum_4_2_2 = fadd float %w_sum_4_2_1_2, %tmp_2_2" [cnn/conv_1.cpp:23]   --->   Operation 406 'fadd' 'w_sum_4_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 407 [2/4] (10.5ns)   --->   "%w_sum_4_3_2 = fadd float %w_sum_4_3_1_2, %tmp_3_2" [cnn/conv_1.cpp:23]   --->   Operation 407 'fadd' 'w_sum_4_3_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 408 [2/4] (10.5ns)   --->   "%w_sum_4_4_2 = fadd float %w_sum_4_4_1_2, %tmp_4_2" [cnn/conv_1.cpp:23]   --->   Operation 408 'fadd' 'w_sum_4_4_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 409 [2/4] (10.5ns)   --->   "%w_sum_4_5_2 = fadd float %w_sum_4_5_1_2, %tmp_5_2" [cnn/conv_1.cpp:23]   --->   Operation 409 'fadd' 'w_sum_4_5_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 10.5>
ST_32 : Operation 410 [1/4] (10.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1_2, %tmp_0_2" [cnn/conv_1.cpp:23]   --->   Operation 410 'fadd' 'w_sum_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 411 [1/4] (10.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1_2, %tmp_1_2" [cnn/conv_1.cpp:23]   --->   Operation 411 'fadd' 'w_sum_4_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 412 [1/4] (10.5ns)   --->   "%w_sum_4_2_2 = fadd float %w_sum_4_2_1_2, %tmp_2_2" [cnn/conv_1.cpp:23]   --->   Operation 412 'fadd' 'w_sum_4_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 413 [1/4] (10.5ns)   --->   "%w_sum_4_3_2 = fadd float %w_sum_4_3_1_2, %tmp_3_2" [cnn/conv_1.cpp:23]   --->   Operation 413 'fadd' 'w_sum_4_3_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 414 [1/4] (10.5ns)   --->   "%w_sum_4_4_2 = fadd float %w_sum_4_4_1_2, %tmp_4_2" [cnn/conv_1.cpp:23]   --->   Operation 414 'fadd' 'w_sum_4_4_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 415 [1/4] (10.5ns)   --->   "%w_sum_4_5_2 = fadd float %w_sum_4_5_1_2, %tmp_5_2" [cnn/conv_1.cpp:23]   --->   Operation 415 'fadd' 'w_sum_4_5_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 10.5>
ST_33 : Operation 416 [4/4] (10.5ns)   --->   "%w_sum_4_0_2_1 = fadd float %w_sum_4_0_2, %tmp_0_2_1" [cnn/conv_1.cpp:23]   --->   Operation 416 'fadd' 'w_sum_4_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 417 [4/4] (10.5ns)   --->   "%w_sum_4_1_2_1 = fadd float %w_sum_4_1_2, %tmp_1_2_1" [cnn/conv_1.cpp:23]   --->   Operation 417 'fadd' 'w_sum_4_1_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 418 [4/4] (10.5ns)   --->   "%w_sum_4_2_2_1 = fadd float %w_sum_4_2_2, %tmp_2_2_1" [cnn/conv_1.cpp:23]   --->   Operation 418 'fadd' 'w_sum_4_2_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 419 [4/4] (10.5ns)   --->   "%w_sum_4_3_2_1 = fadd float %w_sum_4_3_2, %tmp_3_2_1" [cnn/conv_1.cpp:23]   --->   Operation 419 'fadd' 'w_sum_4_3_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 420 [4/4] (10.5ns)   --->   "%w_sum_4_4_2_1 = fadd float %w_sum_4_4_2, %tmp_4_2_1" [cnn/conv_1.cpp:23]   --->   Operation 420 'fadd' 'w_sum_4_4_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 421 [4/4] (10.5ns)   --->   "%w_sum_4_5_2_1 = fadd float %w_sum_4_5_2, %tmp_5_2_1" [cnn/conv_1.cpp:23]   --->   Operation 421 'fadd' 'w_sum_4_5_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 10.5>
ST_34 : Operation 422 [3/4] (10.5ns)   --->   "%w_sum_4_0_2_1 = fadd float %w_sum_4_0_2, %tmp_0_2_1" [cnn/conv_1.cpp:23]   --->   Operation 422 'fadd' 'w_sum_4_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 423 [3/4] (10.5ns)   --->   "%w_sum_4_1_2_1 = fadd float %w_sum_4_1_2, %tmp_1_2_1" [cnn/conv_1.cpp:23]   --->   Operation 423 'fadd' 'w_sum_4_1_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 424 [3/4] (10.5ns)   --->   "%w_sum_4_2_2_1 = fadd float %w_sum_4_2_2, %tmp_2_2_1" [cnn/conv_1.cpp:23]   --->   Operation 424 'fadd' 'w_sum_4_2_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 425 [3/4] (10.5ns)   --->   "%w_sum_4_3_2_1 = fadd float %w_sum_4_3_2, %tmp_3_2_1" [cnn/conv_1.cpp:23]   --->   Operation 425 'fadd' 'w_sum_4_3_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 426 [3/4] (10.5ns)   --->   "%w_sum_4_4_2_1 = fadd float %w_sum_4_4_2, %tmp_4_2_1" [cnn/conv_1.cpp:23]   --->   Operation 426 'fadd' 'w_sum_4_4_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 427 [3/4] (10.5ns)   --->   "%w_sum_4_5_2_1 = fadd float %w_sum_4_5_2, %tmp_5_2_1" [cnn/conv_1.cpp:23]   --->   Operation 427 'fadd' 'w_sum_4_5_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 10.5>
ST_35 : Operation 428 [2/4] (10.5ns)   --->   "%w_sum_4_0_2_1 = fadd float %w_sum_4_0_2, %tmp_0_2_1" [cnn/conv_1.cpp:23]   --->   Operation 428 'fadd' 'w_sum_4_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 429 [2/4] (10.5ns)   --->   "%w_sum_4_1_2_1 = fadd float %w_sum_4_1_2, %tmp_1_2_1" [cnn/conv_1.cpp:23]   --->   Operation 429 'fadd' 'w_sum_4_1_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 430 [2/4] (10.5ns)   --->   "%w_sum_4_2_2_1 = fadd float %w_sum_4_2_2, %tmp_2_2_1" [cnn/conv_1.cpp:23]   --->   Operation 430 'fadd' 'w_sum_4_2_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 431 [2/4] (10.5ns)   --->   "%w_sum_4_3_2_1 = fadd float %w_sum_4_3_2, %tmp_3_2_1" [cnn/conv_1.cpp:23]   --->   Operation 431 'fadd' 'w_sum_4_3_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 432 [2/4] (10.5ns)   --->   "%w_sum_4_4_2_1 = fadd float %w_sum_4_4_2, %tmp_4_2_1" [cnn/conv_1.cpp:23]   --->   Operation 432 'fadd' 'w_sum_4_4_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 433 [2/4] (10.5ns)   --->   "%w_sum_4_5_2_1 = fadd float %w_sum_4_5_2, %tmp_5_2_1" [cnn/conv_1.cpp:23]   --->   Operation 433 'fadd' 'w_sum_4_5_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 10.5>
ST_36 : Operation 434 [1/4] (10.5ns)   --->   "%w_sum_4_0_2_1 = fadd float %w_sum_4_0_2, %tmp_0_2_1" [cnn/conv_1.cpp:23]   --->   Operation 434 'fadd' 'w_sum_4_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 435 [1/4] (10.5ns)   --->   "%w_sum_4_1_2_1 = fadd float %w_sum_4_1_2, %tmp_1_2_1" [cnn/conv_1.cpp:23]   --->   Operation 435 'fadd' 'w_sum_4_1_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 436 [1/4] (10.5ns)   --->   "%w_sum_4_2_2_1 = fadd float %w_sum_4_2_2, %tmp_2_2_1" [cnn/conv_1.cpp:23]   --->   Operation 436 'fadd' 'w_sum_4_2_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 437 [1/4] (10.5ns)   --->   "%w_sum_4_3_2_1 = fadd float %w_sum_4_3_2, %tmp_3_2_1" [cnn/conv_1.cpp:23]   --->   Operation 437 'fadd' 'w_sum_4_3_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 438 [1/4] (10.5ns)   --->   "%w_sum_4_4_2_1 = fadd float %w_sum_4_4_2, %tmp_4_2_1" [cnn/conv_1.cpp:23]   --->   Operation 438 'fadd' 'w_sum_4_4_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 439 [1/4] (10.5ns)   --->   "%w_sum_4_5_2_1 = fadd float %w_sum_4_5_2, %tmp_5_2_1" [cnn/conv_1.cpp:23]   --->   Operation 439 'fadd' 'w_sum_4_5_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 10.5>
ST_37 : Operation 440 [4/4] (10.5ns)   --->   "%w_sum_4_0_2_2 = fadd float %w_sum_4_0_2_1, %tmp_0_2_2" [cnn/conv_1.cpp:23]   --->   Operation 440 'fadd' 'w_sum_4_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 441 [4/4] (10.5ns)   --->   "%w_sum_4_1_2_2 = fadd float %w_sum_4_1_2_1, %tmp_1_2_2" [cnn/conv_1.cpp:23]   --->   Operation 441 'fadd' 'w_sum_4_1_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 442 [4/4] (10.5ns)   --->   "%w_sum_4_2_2_2 = fadd float %w_sum_4_2_2_1, %tmp_2_2_2" [cnn/conv_1.cpp:23]   --->   Operation 442 'fadd' 'w_sum_4_2_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 443 [4/4] (10.5ns)   --->   "%w_sum_4_3_2_2 = fadd float %w_sum_4_3_2_1, %tmp_3_2_2" [cnn/conv_1.cpp:23]   --->   Operation 443 'fadd' 'w_sum_4_3_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 444 [4/4] (10.5ns)   --->   "%w_sum_4_4_2_2 = fadd float %w_sum_4_4_2_1, %tmp_4_2_2" [cnn/conv_1.cpp:23]   --->   Operation 444 'fadd' 'w_sum_4_4_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 445 [4/4] (10.5ns)   --->   "%w_sum_4_5_2_2 = fadd float %w_sum_4_5_2_1, %tmp_5_2_2" [cnn/conv_1.cpp:23]   --->   Operation 445 'fadd' 'w_sum_4_5_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 10.5>
ST_38 : Operation 446 [3/4] (10.5ns)   --->   "%w_sum_4_0_2_2 = fadd float %w_sum_4_0_2_1, %tmp_0_2_2" [cnn/conv_1.cpp:23]   --->   Operation 446 'fadd' 'w_sum_4_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 447 [3/4] (10.5ns)   --->   "%w_sum_4_1_2_2 = fadd float %w_sum_4_1_2_1, %tmp_1_2_2" [cnn/conv_1.cpp:23]   --->   Operation 447 'fadd' 'w_sum_4_1_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 448 [3/4] (10.5ns)   --->   "%w_sum_4_2_2_2 = fadd float %w_sum_4_2_2_1, %tmp_2_2_2" [cnn/conv_1.cpp:23]   --->   Operation 448 'fadd' 'w_sum_4_2_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 449 [3/4] (10.5ns)   --->   "%w_sum_4_3_2_2 = fadd float %w_sum_4_3_2_1, %tmp_3_2_2" [cnn/conv_1.cpp:23]   --->   Operation 449 'fadd' 'w_sum_4_3_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 450 [3/4] (10.5ns)   --->   "%w_sum_4_4_2_2 = fadd float %w_sum_4_4_2_1, %tmp_4_2_2" [cnn/conv_1.cpp:23]   --->   Operation 450 'fadd' 'w_sum_4_4_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 451 [3/4] (10.5ns)   --->   "%w_sum_4_5_2_2 = fadd float %w_sum_4_5_2_1, %tmp_5_2_2" [cnn/conv_1.cpp:23]   --->   Operation 451 'fadd' 'w_sum_4_5_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 10.5>
ST_39 : Operation 452 [2/4] (10.5ns)   --->   "%w_sum_4_0_2_2 = fadd float %w_sum_4_0_2_1, %tmp_0_2_2" [cnn/conv_1.cpp:23]   --->   Operation 452 'fadd' 'w_sum_4_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 453 [2/4] (10.5ns)   --->   "%w_sum_4_1_2_2 = fadd float %w_sum_4_1_2_1, %tmp_1_2_2" [cnn/conv_1.cpp:23]   --->   Operation 453 'fadd' 'w_sum_4_1_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 454 [2/4] (10.5ns)   --->   "%w_sum_4_2_2_2 = fadd float %w_sum_4_2_2_1, %tmp_2_2_2" [cnn/conv_1.cpp:23]   --->   Operation 454 'fadd' 'w_sum_4_2_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 455 [2/4] (10.5ns)   --->   "%w_sum_4_3_2_2 = fadd float %w_sum_4_3_2_1, %tmp_3_2_2" [cnn/conv_1.cpp:23]   --->   Operation 455 'fadd' 'w_sum_4_3_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 456 [2/4] (10.5ns)   --->   "%w_sum_4_4_2_2 = fadd float %w_sum_4_4_2_1, %tmp_4_2_2" [cnn/conv_1.cpp:23]   --->   Operation 456 'fadd' 'w_sum_4_4_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 457 [2/4] (10.5ns)   --->   "%w_sum_4_5_2_2 = fadd float %w_sum_4_5_2_1, %tmp_5_2_2" [cnn/conv_1.cpp:23]   --->   Operation 457 'fadd' 'w_sum_4_5_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 10.5>
ST_40 : Operation 458 [1/4] (10.5ns)   --->   "%w_sum_4_0_2_2 = fadd float %w_sum_4_0_2_1, %tmp_0_2_2" [cnn/conv_1.cpp:23]   --->   Operation 458 'fadd' 'w_sum_4_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 459 [1/4] (10.5ns)   --->   "%w_sum_4_1_2_2 = fadd float %w_sum_4_1_2_1, %tmp_1_2_2" [cnn/conv_1.cpp:23]   --->   Operation 459 'fadd' 'w_sum_4_1_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 460 [1/4] (10.5ns)   --->   "%w_sum_4_2_2_2 = fadd float %w_sum_4_2_2_1, %tmp_2_2_2" [cnn/conv_1.cpp:23]   --->   Operation 460 'fadd' 'w_sum_4_2_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 461 [1/4] (10.5ns)   --->   "%w_sum_4_3_2_2 = fadd float %w_sum_4_3_2_1, %tmp_3_2_2" [cnn/conv_1.cpp:23]   --->   Operation 461 'fadd' 'w_sum_4_3_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 462 [1/4] (10.5ns)   --->   "%w_sum_4_4_2_2 = fadd float %w_sum_4_4_2_1, %tmp_4_2_2" [cnn/conv_1.cpp:23]   --->   Operation 462 'fadd' 'w_sum_4_4_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 463 [1/4] (10.5ns)   --->   "%w_sum_4_5_2_2 = fadd float %w_sum_4_5_2_1, %tmp_5_2_2" [cnn/conv_1.cpp:23]   --->   Operation 463 'fadd' 'w_sum_4_5_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 10.5>
ST_41 : Operation 464 [4/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_4_0_2_2, 0xBF80603500000000" [cnn/conv_1.cpp:26]   --->   Operation 464 'fadd' 'w_sum_s' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 465 [4/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_4_1_2_2, 0xBF785CEE20000000" [cnn/conv_1.cpp:26]   --->   Operation 465 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 466 [4/4] (10.5ns)   --->   "%w_sum_2 = fadd float %w_sum_4_2_2_2, 0xBF661E4F80000000" [cnn/conv_1.cpp:26]   --->   Operation 466 'fadd' 'w_sum_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 467 [4/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_4_3_2_2, 0xBF39B0AB20000000" [cnn/conv_1.cpp:26]   --->   Operation 467 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 468 [4/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_4_4_2_2, 0x3FC7B8F580000000" [cnn/conv_1.cpp:26]   --->   Operation 468 'fadd' 'w_sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 469 [4/4] (10.5ns)   --->   "%w_sum_5 = fadd float %w_sum_4_5_2_2, 0xBF984FD2A0000000" [cnn/conv_1.cpp:26]   --->   Operation 469 'fadd' 'w_sum_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 10.5>
ST_42 : Operation 470 [3/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_4_0_2_2, 0xBF80603500000000" [cnn/conv_1.cpp:26]   --->   Operation 470 'fadd' 'w_sum_s' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 471 [3/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_4_1_2_2, 0xBF785CEE20000000" [cnn/conv_1.cpp:26]   --->   Operation 471 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 472 [3/4] (10.5ns)   --->   "%w_sum_2 = fadd float %w_sum_4_2_2_2, 0xBF661E4F80000000" [cnn/conv_1.cpp:26]   --->   Operation 472 'fadd' 'w_sum_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 473 [3/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_4_3_2_2, 0xBF39B0AB20000000" [cnn/conv_1.cpp:26]   --->   Operation 473 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 474 [3/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_4_4_2_2, 0x3FC7B8F580000000" [cnn/conv_1.cpp:26]   --->   Operation 474 'fadd' 'w_sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 475 [3/4] (10.5ns)   --->   "%w_sum_5 = fadd float %w_sum_4_5_2_2, 0xBF984FD2A0000000" [cnn/conv_1.cpp:26]   --->   Operation 475 'fadd' 'w_sum_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 10.5>
ST_43 : Operation 476 [2/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_4_0_2_2, 0xBF80603500000000" [cnn/conv_1.cpp:26]   --->   Operation 476 'fadd' 'w_sum_s' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 477 [2/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_4_1_2_2, 0xBF785CEE20000000" [cnn/conv_1.cpp:26]   --->   Operation 477 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 478 [2/4] (10.5ns)   --->   "%w_sum_2 = fadd float %w_sum_4_2_2_2, 0xBF661E4F80000000" [cnn/conv_1.cpp:26]   --->   Operation 478 'fadd' 'w_sum_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 479 [2/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_4_3_2_2, 0xBF39B0AB20000000" [cnn/conv_1.cpp:26]   --->   Operation 479 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 480 [2/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_4_4_2_2, 0x3FC7B8F580000000" [cnn/conv_1.cpp:26]   --->   Operation 480 'fadd' 'w_sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 481 [2/4] (10.5ns)   --->   "%w_sum_5 = fadd float %w_sum_4_5_2_2, 0xBF984FD2A0000000" [cnn/conv_1.cpp:26]   --->   Operation 481 'fadd' 'w_sum_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 15.9>
ST_44 : Operation 482 [1/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_4_0_2_2, 0xBF80603500000000" [cnn/conv_1.cpp:26]   --->   Operation 482 'fadd' 'w_sum_s' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 483 [2/2] (5.43ns)   --->   "%tmp_13 = fcmp ogt float %w_sum_s, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 483 'fcmp' 'tmp_13' <Predicate = (!icmp_ln8)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 484 [1/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_4_1_2_2, 0xBF785CEE20000000" [cnn/conv_1.cpp:26]   --->   Operation 484 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 485 [2/2] (5.43ns)   --->   "%tmp_15 = fcmp ogt float %w_sum_1, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 485 'fcmp' 'tmp_15' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 486 [1/4] (10.5ns)   --->   "%w_sum_2 = fadd float %w_sum_4_2_2_2, 0xBF661E4F80000000" [cnn/conv_1.cpp:26]   --->   Operation 486 'fadd' 'w_sum_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 487 [1/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_4_3_2_2, 0xBF39B0AB20000000" [cnn/conv_1.cpp:26]   --->   Operation 487 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 488 [1/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_4_4_2_2, 0x3FC7B8F580000000" [cnn/conv_1.cpp:26]   --->   Operation 488 'fadd' 'w_sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 489 [1/4] (10.5ns)   --->   "%w_sum_5 = fadd float %w_sum_4_5_2_2, 0xBF984FD2A0000000" [cnn/conv_1.cpp:26]   --->   Operation 489 'fadd' 'w_sum_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 11.1>
ST_45 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i5 %select_ln30_1 to i9" [cnn/conv_1.cpp:30]   --->   Operation 490 'zext' 'zext_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 491 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_1)   --->   "%mul_ln30 = mul i9 13, %zext_ln30" [cnn/conv_1.cpp:30]   --->   Operation 491 'mul' 'mul_ln30' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 492 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %w_sum_s to i32" [cnn/conv_1.cpp:29]   --->   Operation 492 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [cnn/conv_1.cpp:29]   --->   Operation 493 'partselect' 'tmp_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 494 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29 to i23" [cnn/conv_1.cpp:29]   --->   Operation 494 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 495 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp_12, -1" [cnn/conv_1.cpp:29]   --->   Operation 495 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 496 [1/1] (2.44ns)   --->   "%icmp_ln29_21 = icmp eq i23 %trunc_ln29, 0" [cnn/conv_1.cpp:29]   --->   Operation 496 'icmp' 'icmp_ln29_21' <Predicate = (!icmp_ln8)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%or_ln29 = or i1 %icmp_ln29_21, %icmp_ln29" [cnn/conv_1.cpp:29]   --->   Operation 497 'or' 'or_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 498 [1/2] (5.43ns)   --->   "%tmp_13 = fcmp ogt float %w_sum_s, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 498 'fcmp' 'tmp_13' <Predicate = (!icmp_ln8)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%and_ln29 = and i1 %or_ln29, %tmp_13" [cnn/conv_1.cpp:29]   --->   Operation 499 'and' 'and_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i4 %tmp_29 to i9" [cnn/conv_1.cpp:30]   --->   Operation 500 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 501 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_1 = add i9 %mul_ln30, %zext_ln30_1" [cnn/conv_1.cpp:30]   --->   Operation 501 'add' 'add_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 502 [1/1] (0.00ns)   --->   "%p_shl_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln30_1, i3 0)" [cnn/conv_1.cpp:30]   --->   Operation 502 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_30 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln30_1, i1 false)" [cnn/conv_1.cpp:30]   --->   Operation 503 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i10 %tmp_30 to i12" [cnn/conv_1.cpp:30]   --->   Operation 504 'zext' 'zext_ln30_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 505 [1/1] (1.54ns)   --->   "%sub_ln30 = sub i12 %p_shl_cast, %zext_ln30_2" [cnn/conv_1.cpp:30]   --->   Operation 505 'sub' 'sub_ln30' <Predicate = (!icmp_ln8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i12 %sub_ln30 to i64" [cnn/conv_1.cpp:30]   --->   Operation 506 'zext' 'zext_ln30_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 507 [1/1] (0.00ns)   --->   "%conv_out_0_addr = getelementptr [2028 x float]* %conv_out_0, i64 0, i64 %zext_ln30_3" [cnn/conv_1.cpp:30]   --->   Operation 507 'getelementptr' 'conv_out_0_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 508 [1/1] (0.00ns)   --->   "%or_ln30 = or i12 %sub_ln30, 1" [cnn/conv_1.cpp:30]   --->   Operation 508 'or' 'or_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i12 %or_ln30 to i64" [cnn/conv_1.cpp:30]   --->   Operation 509 'zext' 'zext_ln30_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 510 [1/1] (0.00ns)   --->   "%conv_out_0_addr_1 = getelementptr [2028 x float]* %conv_out_0, i64 0, i64 %zext_ln30_4" [cnn/conv_1.cpp:30]   --->   Operation 510 'getelementptr' 'conv_out_0_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 511 [1/1] (0.00ns)   --->   "%conv_out_1_addr = getelementptr [2028 x float]* %conv_out_1, i64 0, i64 %zext_ln30_3" [cnn/conv_1.cpp:30]   --->   Operation 511 'getelementptr' 'conv_out_1_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 512 [1/1] (0.00ns)   --->   "%conv_out_1_addr_1 = getelementptr [2028 x float]* %conv_out_1, i64 0, i64 %zext_ln30_4" [cnn/conv_1.cpp:30]   --->   Operation 512 'getelementptr' 'conv_out_1_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 513 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %and_ln29, float %w_sum_s, float 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 513 'select' 'select_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 514 [1/1] (3.25ns)   --->   "store float %select_ln29, float* %conv_out_0_addr, align 4" [cnn/conv_1.cpp:30]   --->   Operation 514 'store' <Predicate = (!trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_45 : Operation 515 [1/1] (0.00ns)   --->   "br label %2" [cnn/conv_1.cpp:30]   --->   Operation 515 'br' <Predicate = (!trunc_ln30)> <Delay = 0.00>
ST_45 : Operation 516 [1/1] (3.25ns)   --->   "store float %select_ln29, float* %conv_out_1_addr, align 4" [cnn/conv_1.cpp:30]   --->   Operation 516 'store' <Predicate = (trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_45 : Operation 517 [1/1] (0.00ns)   --->   "br label %2" [cnn/conv_1.cpp:30]   --->   Operation 517 'br' <Predicate = (trunc_ln30)> <Delay = 0.00>
ST_45 : Operation 518 [1/1] (0.00ns)   --->   "%bitcast_ln29_10 = bitcast float %w_sum_1 to i32" [cnn/conv_1.cpp:29]   --->   Operation 518 'bitcast' 'bitcast_ln29_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_10, i32 23, i32 30)" [cnn/conv_1.cpp:29]   --->   Operation 519 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 520 [1/1] (0.00ns)   --->   "%trunc_ln29_10 = trunc i32 %bitcast_ln29_10 to i23" [cnn/conv_1.cpp:29]   --->   Operation 520 'trunc' 'trunc_ln29_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 521 [1/1] (1.55ns)   --->   "%icmp_ln29_22 = icmp ne i8 %tmp_14, -1" [cnn/conv_1.cpp:29]   --->   Operation 521 'icmp' 'icmp_ln29_22' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 522 [1/1] (2.44ns)   --->   "%icmp_ln29_23 = icmp eq i23 %trunc_ln29_10, 0" [cnn/conv_1.cpp:29]   --->   Operation 522 'icmp' 'icmp_ln29_23' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_1)   --->   "%or_ln29_10 = or i1 %icmp_ln29_23, %icmp_ln29_22" [cnn/conv_1.cpp:29]   --->   Operation 523 'or' 'or_ln29_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 524 [1/2] (5.43ns)   --->   "%tmp_15 = fcmp ogt float %w_sum_1, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 524 'fcmp' 'tmp_15' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_1)   --->   "%and_ln29_10 = and i1 %or_ln29_10, %tmp_15" [cnn/conv_1.cpp:29]   --->   Operation 525 'and' 'and_ln29_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 526 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_1 = select i1 %and_ln29_10, float %w_sum_1, float 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 526 'select' 'select_ln29_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 527 [1/1] (3.25ns)   --->   "store float %select_ln29_1, float* %conv_out_0_addr_1, align 4" [cnn/conv_1.cpp:30]   --->   Operation 527 'store' <Predicate = (!trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_45 : Operation 528 [1/1] (0.00ns)   --->   "br label %3" [cnn/conv_1.cpp:30]   --->   Operation 528 'br' <Predicate = (!trunc_ln30)> <Delay = 0.00>
ST_45 : Operation 529 [1/1] (3.25ns)   --->   "store float %select_ln29_1, float* %conv_out_1_addr_1, align 4" [cnn/conv_1.cpp:30]   --->   Operation 529 'store' <Predicate = (trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_45 : Operation 530 [1/1] (0.00ns)   --->   "br label %3" [cnn/conv_1.cpp:30]   --->   Operation 530 'br' <Predicate = (trunc_ln30)> <Delay = 0.00>
ST_45 : Operation 531 [2/2] (5.43ns)   --->   "%tmp_17 = fcmp ogt float %w_sum_2, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 531 'fcmp' 'tmp_17' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 532 [2/2] (5.43ns)   --->   "%tmp_19 = fcmp ogt float %w_sum_3, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 532 'fcmp' 'tmp_19' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 9.66>
ST_46 : Operation 533 [1/1] (1.54ns)   --->   "%add_ln30_2 = add i12 2, %sub_ln30" [cnn/conv_1.cpp:30]   --->   Operation 533 'add' 'add_ln30_2' <Predicate = (!icmp_ln8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i12 %add_ln30_2 to i64" [cnn/conv_1.cpp:30]   --->   Operation 534 'zext' 'zext_ln30_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 535 [1/1] (0.00ns)   --->   "%conv_out_0_addr_2 = getelementptr [2028 x float]* %conv_out_0, i64 0, i64 %zext_ln30_5" [cnn/conv_1.cpp:30]   --->   Operation 535 'getelementptr' 'conv_out_0_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 536 [1/1] (1.54ns)   --->   "%add_ln30_3 = add i12 3, %sub_ln30" [cnn/conv_1.cpp:30]   --->   Operation 536 'add' 'add_ln30_3' <Predicate = (!icmp_ln8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i12 %add_ln30_3 to i64" [cnn/conv_1.cpp:30]   --->   Operation 537 'zext' 'zext_ln30_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 538 [1/1] (0.00ns)   --->   "%conv_out_0_addr_3 = getelementptr [2028 x float]* %conv_out_0, i64 0, i64 %zext_ln30_6" [cnn/conv_1.cpp:30]   --->   Operation 538 'getelementptr' 'conv_out_0_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 539 [1/1] (0.00ns)   --->   "%conv_out_1_addr_2 = getelementptr [2028 x float]* %conv_out_1, i64 0, i64 %zext_ln30_5" [cnn/conv_1.cpp:30]   --->   Operation 539 'getelementptr' 'conv_out_1_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 540 [1/1] (0.00ns)   --->   "%conv_out_1_addr_3 = getelementptr [2028 x float]* %conv_out_1, i64 0, i64 %zext_ln30_6" [cnn/conv_1.cpp:30]   --->   Operation 540 'getelementptr' 'conv_out_1_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 541 [1/1] (0.00ns)   --->   "%bitcast_ln29_11 = bitcast float %w_sum_2 to i32" [cnn/conv_1.cpp:29]   --->   Operation 541 'bitcast' 'bitcast_ln29_11' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_11, i32 23, i32 30)" [cnn/conv_1.cpp:29]   --->   Operation 542 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln29_11 = trunc i32 %bitcast_ln29_11 to i23" [cnn/conv_1.cpp:29]   --->   Operation 543 'trunc' 'trunc_ln29_11' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 544 [1/1] (1.55ns)   --->   "%icmp_ln29_24 = icmp ne i8 %tmp_16, -1" [cnn/conv_1.cpp:29]   --->   Operation 544 'icmp' 'icmp_ln29_24' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 545 [1/1] (2.44ns)   --->   "%icmp_ln29_25 = icmp eq i23 %trunc_ln29_11, 0" [cnn/conv_1.cpp:29]   --->   Operation 545 'icmp' 'icmp_ln29_25' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_2)   --->   "%or_ln29_11 = or i1 %icmp_ln29_25, %icmp_ln29_24" [cnn/conv_1.cpp:29]   --->   Operation 546 'or' 'or_ln29_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 547 [1/2] (5.43ns)   --->   "%tmp_17 = fcmp ogt float %w_sum_2, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 547 'fcmp' 'tmp_17' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_2)   --->   "%and_ln29_11 = and i1 %or_ln29_11, %tmp_17" [cnn/conv_1.cpp:29]   --->   Operation 548 'and' 'and_ln29_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 549 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_2 = select i1 %and_ln29_11, float %w_sum_2, float 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 549 'select' 'select_ln29_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 550 [1/1] (3.25ns)   --->   "store float %select_ln29_2, float* %conv_out_0_addr_2, align 4" [cnn/conv_1.cpp:30]   --->   Operation 550 'store' <Predicate = (!trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_46 : Operation 551 [1/1] (0.00ns)   --->   "br label %4" [cnn/conv_1.cpp:30]   --->   Operation 551 'br' <Predicate = (!trunc_ln30)> <Delay = 0.00>
ST_46 : Operation 552 [1/1] (3.25ns)   --->   "store float %select_ln29_2, float* %conv_out_1_addr_2, align 4" [cnn/conv_1.cpp:30]   --->   Operation 552 'store' <Predicate = (trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_46 : Operation 553 [1/1] (0.00ns)   --->   "br label %4" [cnn/conv_1.cpp:30]   --->   Operation 553 'br' <Predicate = (trunc_ln30)> <Delay = 0.00>
ST_46 : Operation 554 [1/1] (0.00ns)   --->   "%bitcast_ln29_12 = bitcast float %w_sum_3 to i32" [cnn/conv_1.cpp:29]   --->   Operation 554 'bitcast' 'bitcast_ln29_12' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_12, i32 23, i32 30)" [cnn/conv_1.cpp:29]   --->   Operation 555 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln29_12 = trunc i32 %bitcast_ln29_12 to i23" [cnn/conv_1.cpp:29]   --->   Operation 556 'trunc' 'trunc_ln29_12' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 557 [1/1] (1.55ns)   --->   "%icmp_ln29_26 = icmp ne i8 %tmp_18, -1" [cnn/conv_1.cpp:29]   --->   Operation 557 'icmp' 'icmp_ln29_26' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 558 [1/1] (2.44ns)   --->   "%icmp_ln29_27 = icmp eq i23 %trunc_ln29_12, 0" [cnn/conv_1.cpp:29]   --->   Operation 558 'icmp' 'icmp_ln29_27' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_3)   --->   "%or_ln29_12 = or i1 %icmp_ln29_27, %icmp_ln29_26" [cnn/conv_1.cpp:29]   --->   Operation 559 'or' 'or_ln29_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 560 [1/2] (5.43ns)   --->   "%tmp_19 = fcmp ogt float %w_sum_3, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 560 'fcmp' 'tmp_19' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_3)   --->   "%and_ln29_12 = and i1 %or_ln29_12, %tmp_19" [cnn/conv_1.cpp:29]   --->   Operation 561 'and' 'and_ln29_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 562 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_3 = select i1 %and_ln29_12, float %w_sum_3, float 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 562 'select' 'select_ln29_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 563 [1/1] (3.25ns)   --->   "store float %select_ln29_3, float* %conv_out_0_addr_3, align 4" [cnn/conv_1.cpp:30]   --->   Operation 563 'store' <Predicate = (!trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_46 : Operation 564 [1/1] (0.00ns)   --->   "br label %5" [cnn/conv_1.cpp:30]   --->   Operation 564 'br' <Predicate = (!trunc_ln30)> <Delay = 0.00>
ST_46 : Operation 565 [1/1] (3.25ns)   --->   "store float %select_ln29_3, float* %conv_out_1_addr_3, align 4" [cnn/conv_1.cpp:30]   --->   Operation 565 'store' <Predicate = (trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_46 : Operation 566 [1/1] (0.00ns)   --->   "br label %5" [cnn/conv_1.cpp:30]   --->   Operation 566 'br' <Predicate = (trunc_ln30)> <Delay = 0.00>
ST_46 : Operation 567 [2/2] (5.43ns)   --->   "%tmp_21 = fcmp ogt float %w_sum_4, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 567 'fcmp' 'tmp_21' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 568 [2/2] (5.43ns)   --->   "%tmp_23 = fcmp ogt float %w_sum_5, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 568 'fcmp' 'tmp_23' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 9.66>
ST_47 : Operation 569 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 569 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_47 : Operation 570 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 676, i64 676, i64 676)"   --->   Operation 570 'speclooptripcount' 'empty_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_47 : Operation 571 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str17) nounwind" [cnn/conv_1.cpp:12]   --->   Operation 571 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_47 : Operation 572 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str28) nounwind" [cnn/conv_1.cpp:13]   --->   Operation 572 'specpipeline' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_47 : Operation 573 [1/1] (1.54ns)   --->   "%add_ln30_4 = add i12 4, %sub_ln30" [cnn/conv_1.cpp:30]   --->   Operation 573 'add' 'add_ln30_4' <Predicate = (!icmp_ln8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln30_7 = zext i12 %add_ln30_4 to i64" [cnn/conv_1.cpp:30]   --->   Operation 574 'zext' 'zext_ln30_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_47 : Operation 575 [1/1] (0.00ns)   --->   "%conv_out_0_addr_4 = getelementptr [2028 x float]* %conv_out_0, i64 0, i64 %zext_ln30_7" [cnn/conv_1.cpp:30]   --->   Operation 575 'getelementptr' 'conv_out_0_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_47 : Operation 576 [1/1] (1.54ns)   --->   "%add_ln30_5 = add i12 5, %sub_ln30" [cnn/conv_1.cpp:30]   --->   Operation 576 'add' 'add_ln30_5' <Predicate = (!icmp_ln8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln30_8 = zext i12 %add_ln30_5 to i64" [cnn/conv_1.cpp:30]   --->   Operation 577 'zext' 'zext_ln30_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_47 : Operation 578 [1/1] (0.00ns)   --->   "%conv_out_0_addr_5 = getelementptr [2028 x float]* %conv_out_0, i64 0, i64 %zext_ln30_8" [cnn/conv_1.cpp:30]   --->   Operation 578 'getelementptr' 'conv_out_0_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_47 : Operation 579 [1/1] (0.00ns)   --->   "%conv_out_1_addr_4 = getelementptr [2028 x float]* %conv_out_1, i64 0, i64 %zext_ln30_7" [cnn/conv_1.cpp:30]   --->   Operation 579 'getelementptr' 'conv_out_1_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_47 : Operation 580 [1/1] (0.00ns)   --->   "%conv_out_1_addr_5 = getelementptr [2028 x float]* %conv_out_1, i64 0, i64 %zext_ln30_8" [cnn/conv_1.cpp:30]   --->   Operation 580 'getelementptr' 'conv_out_1_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_47 : Operation 581 [1/1] (0.00ns)   --->   "%bitcast_ln29_13 = bitcast float %w_sum_4 to i32" [cnn/conv_1.cpp:29]   --->   Operation 581 'bitcast' 'bitcast_ln29_13' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_13, i32 23, i32 30)" [cnn/conv_1.cpp:29]   --->   Operation 582 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln29_13 = trunc i32 %bitcast_ln29_13 to i23" [cnn/conv_1.cpp:29]   --->   Operation 583 'trunc' 'trunc_ln29_13' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 584 [1/1] (1.55ns)   --->   "%icmp_ln29_28 = icmp ne i8 %tmp_20, -1" [cnn/conv_1.cpp:29]   --->   Operation 584 'icmp' 'icmp_ln29_28' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 585 [1/1] (2.44ns)   --->   "%icmp_ln29_29 = icmp eq i23 %trunc_ln29_13, 0" [cnn/conv_1.cpp:29]   --->   Operation 585 'icmp' 'icmp_ln29_29' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_4)   --->   "%or_ln29_13 = or i1 %icmp_ln29_29, %icmp_ln29_28" [cnn/conv_1.cpp:29]   --->   Operation 586 'or' 'or_ln29_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 587 [1/2] (5.43ns)   --->   "%tmp_21 = fcmp ogt float %w_sum_4, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 587 'fcmp' 'tmp_21' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_4)   --->   "%and_ln29_13 = and i1 %or_ln29_13, %tmp_21" [cnn/conv_1.cpp:29]   --->   Operation 588 'and' 'and_ln29_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 589 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_4 = select i1 %and_ln29_13, float %w_sum_4, float 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 589 'select' 'select_ln29_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 590 [1/1] (3.25ns)   --->   "store float %select_ln29_4, float* %conv_out_0_addr_4, align 4" [cnn/conv_1.cpp:30]   --->   Operation 590 'store' <Predicate = (!trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_47 : Operation 591 [1/1] (0.00ns)   --->   "br label %6" [cnn/conv_1.cpp:30]   --->   Operation 591 'br' <Predicate = (!trunc_ln30)> <Delay = 0.00>
ST_47 : Operation 592 [1/1] (3.25ns)   --->   "store float %select_ln29_4, float* %conv_out_1_addr_4, align 4" [cnn/conv_1.cpp:30]   --->   Operation 592 'store' <Predicate = (trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_47 : Operation 593 [1/1] (0.00ns)   --->   "br label %6" [cnn/conv_1.cpp:30]   --->   Operation 593 'br' <Predicate = (trunc_ln30)> <Delay = 0.00>
ST_47 : Operation 594 [1/1] (0.00ns)   --->   "%bitcast_ln29_14 = bitcast float %w_sum_5 to i32" [cnn/conv_1.cpp:29]   --->   Operation 594 'bitcast' 'bitcast_ln29_14' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_14, i32 23, i32 30)" [cnn/conv_1.cpp:29]   --->   Operation 595 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 596 [1/1] (0.00ns)   --->   "%trunc_ln29_14 = trunc i32 %bitcast_ln29_14 to i23" [cnn/conv_1.cpp:29]   --->   Operation 596 'trunc' 'trunc_ln29_14' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 597 [1/1] (1.55ns)   --->   "%icmp_ln29_30 = icmp ne i8 %tmp_22, -1" [cnn/conv_1.cpp:29]   --->   Operation 597 'icmp' 'icmp_ln29_30' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 598 [1/1] (2.44ns)   --->   "%icmp_ln29_31 = icmp eq i23 %trunc_ln29_14, 0" [cnn/conv_1.cpp:29]   --->   Operation 598 'icmp' 'icmp_ln29_31' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_5)   --->   "%or_ln29_14 = or i1 %icmp_ln29_31, %icmp_ln29_30" [cnn/conv_1.cpp:29]   --->   Operation 599 'or' 'or_ln29_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 600 [1/2] (5.43ns)   --->   "%tmp_23 = fcmp ogt float %w_sum_5, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 600 'fcmp' 'tmp_23' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_5)   --->   "%and_ln29_14 = and i1 %or_ln29_14, %tmp_23" [cnn/conv_1.cpp:29]   --->   Operation 601 'and' 'and_ln29_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 602 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_5 = select i1 %and_ln29_14, float %w_sum_5, float 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 602 'select' 'select_ln29_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 603 [1/1] (3.25ns)   --->   "store float %select_ln29_5, float* %conv_out_0_addr_5, align 4" [cnn/conv_1.cpp:30]   --->   Operation 603 'store' <Predicate = (!trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_47 : Operation 604 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/conv_1.cpp:30]   --->   Operation 604 'br' <Predicate = (!trunc_ln30)> <Delay = 0.00>
ST_47 : Operation 605 [1/1] (3.25ns)   --->   "store float %select_ln29_5, float* %conv_out_1_addr_5, align 4" [cnn/conv_1.cpp:30]   --->   Operation 605 'store' <Predicate = (trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_47 : Operation 606 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/conv_1.cpp:30]   --->   Operation 606 'br' <Predicate = (trunc_ln30)> <Delay = 0.00>

State 48 <SV = 2> <Delay = 0.00>
ST_48 : Operation 607 [1/1] (0.00ns)   --->   "ret void" [cnn/conv_1.cpp:37]   --->   Operation 607 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', cnn/conv_1.cpp:8) with incoming values : ('add_ln8', cnn/conv_1.cpp:8) [6]  (1.77 ns)

 <State 2>: 9.62ns
The critical path consists of the following:
	'phi' operation ('r_0', cnn/conv_1.cpp:30) with incoming values : ('select_ln30_1', cnn/conv_1.cpp:30) [7]  (0 ns)
	'add' operation ('r', cnn/conv_1.cpp:23) [9]  (1.78 ns)
	'select' operation ('select_ln30_1', cnn/conv_1.cpp:30) [18]  (1.22 ns)
	'sub' operation ('sub_ln23', cnn/conv_1.cpp:23) [24]  (1.73 ns)
	'add' operation ('add_ln23_2', cnn/conv_1.cpp:23) [44]  (1.64 ns)
	'getelementptr' operation ('input_addr', cnn/conv_1.cpp:23) [46]  (0 ns)
	'load' operation ('input_load', cnn/conv_1.cpp:23) on array 'input_r' [53]  (3.25 ns)

 <State 3>: 15.6ns
The critical path consists of the following:
	'load' operation ('input_load', cnn/conv_1.cpp:23) on array 'input_r' [53]  (3.25 ns)
	'fmul' operation ('tmp_4', cnn/conv_1.cpp:23) [259]  (12.4 ns)

 <State 4>: 15.6ns
The critical path consists of the following:
	'load' operation ('input_load_2', cnn/conv_1.cpp:23) on array 'input_r' [81]  (3.25 ns)
	'fmul' operation ('tmp_2_0_2', cnn/conv_1.cpp:23) [191]  (12.4 ns)

 <State 5>: 15.6ns
The critical path consists of the following:
	'load' operation ('input_load_4', cnn/conv_1.cpp:23) on array 'input_r' [87]  (3.25 ns)
	'fmul' operation ('tmp_3_1_1', cnn/conv_1.cpp:23) [231]  (12.4 ns)

 <State 6>: 15.6ns
The critical path consists of the following:
	'load' operation ('input_load_6', cnn/conv_1.cpp:23) on array 'input_r' [93]  (3.25 ns)
	'fmul' operation ('tmp_1_2', cnn/conv_1.cpp:23) [163]  (12.4 ns)

 <State 7>: 15.6ns
The critical path consists of the following:
	'load' operation ('input_load_8', cnn/conv_1.cpp:23) on array 'input_r' [99]  (3.25 ns)
	'fmul' operation ('tmp_2_2_2', cnn/conv_1.cpp:23) [203]  (12.4 ns)

 <State 8>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_0_2_2', cnn/conv_1.cpp:23) [100]  (12.4 ns)

 <State 9>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_0_1', cnn/conv_1.cpp:23) [69]  (10.5 ns)

 <State 10>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_0_1', cnn/conv_1.cpp:23) [69]  (10.5 ns)

 <State 11>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_0_1', cnn/conv_1.cpp:23) [69]  (10.5 ns)

 <State 12>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_0_1', cnn/conv_1.cpp:23) [69]  (10.5 ns)

 <State 13>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_0_2', cnn/conv_1.cpp:23) [83]  (10.5 ns)

 <State 14>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_0_2', cnn/conv_1.cpp:23) [83]  (10.5 ns)

 <State 15>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_0_2', cnn/conv_1.cpp:23) [83]  (10.5 ns)

 <State 16>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_0_2', cnn/conv_1.cpp:23) [83]  (10.5 ns)

 <State 17>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1', cnn/conv_1.cpp:23) [86]  (10.5 ns)

 <State 18>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1', cnn/conv_1.cpp:23) [86]  (10.5 ns)

 <State 19>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1', cnn/conv_1.cpp:23) [86]  (10.5 ns)

 <State 20>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1', cnn/conv_1.cpp:23) [86]  (10.5 ns)

 <State 21>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1_1', cnn/conv_1.cpp:23) [89]  (10.5 ns)

 <State 22>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1_1', cnn/conv_1.cpp:23) [89]  (10.5 ns)

 <State 23>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1_1', cnn/conv_1.cpp:23) [89]  (10.5 ns)

 <State 24>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1_1', cnn/conv_1.cpp:23) [89]  (10.5 ns)

 <State 25>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1_2', cnn/conv_1.cpp:23) [92]  (10.5 ns)

 <State 26>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1_2', cnn/conv_1.cpp:23) [92]  (10.5 ns)

 <State 27>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1_2', cnn/conv_1.cpp:23) [92]  (10.5 ns)

 <State 28>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1_2', cnn/conv_1.cpp:23) [92]  (10.5 ns)

 <State 29>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2', cnn/conv_1.cpp:23) [95]  (10.5 ns)

 <State 30>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2', cnn/conv_1.cpp:23) [95]  (10.5 ns)

 <State 31>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2', cnn/conv_1.cpp:23) [95]  (10.5 ns)

 <State 32>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2', cnn/conv_1.cpp:23) [95]  (10.5 ns)

 <State 33>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2_1', cnn/conv_1.cpp:23) [98]  (10.5 ns)

 <State 34>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2_1', cnn/conv_1.cpp:23) [98]  (10.5 ns)

 <State 35>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2_1', cnn/conv_1.cpp:23) [98]  (10.5 ns)

 <State 36>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2_1', cnn/conv_1.cpp:23) [98]  (10.5 ns)

 <State 37>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2_2', cnn/conv_1.cpp:23) [101]  (10.5 ns)

 <State 38>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2_2', cnn/conv_1.cpp:23) [101]  (10.5 ns)

 <State 39>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2_2', cnn/conv_1.cpp:23) [101]  (10.5 ns)

 <State 40>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2_2', cnn/conv_1.cpp:23) [101]  (10.5 ns)

 <State 41>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', cnn/conv_1.cpp:26) [102]  (10.5 ns)

 <State 42>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', cnn/conv_1.cpp:26) [102]  (10.5 ns)

 <State 43>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', cnn/conv_1.cpp:26) [102]  (10.5 ns)

 <State 44>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', cnn/conv_1.cpp:26) [102]  (10.5 ns)
	'fcmp' operation ('tmp_13', cnn/conv_1.cpp:29) [109]  (5.43 ns)

 <State 45>: 11.2ns
The critical path consists of the following:
	'mul' operation of DSP[114] ('mul_ln30', cnn/conv_1.cpp:30) [25]  (3.36 ns)
	'add' operation of DSP[114] ('add_ln30_1', cnn/conv_1.cpp:30) [114]  (3.02 ns)
	'sub' operation ('sub_ln30', cnn/conv_1.cpp:30) [118]  (1.55 ns)
	'getelementptr' operation ('conv_out_0_addr', cnn/conv_1.cpp:30) [120]  (0 ns)
	'store' operation ('store_ln30', cnn/conv_1.cpp:30) of variable 'select_ln29', cnn/conv_1.cpp:29 on array 'conv_out_0' [145]  (3.25 ns)

 <State 46>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_17', cnn/conv_1.cpp:29) [212]  (5.43 ns)
	'and' operation ('and_ln29_11', cnn/conv_1.cpp:29) [213]  (0 ns)
	'select' operation ('select_ln29_2', cnn/conv_1.cpp:29) [214]  (0.978 ns)
	'store' operation ('store_ln30', cnn/conv_1.cpp:30) of variable 'select_ln29_2', cnn/conv_1.cpp:29 on array 'conv_out_1' [220]  (3.25 ns)

 <State 47>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_21', cnn/conv_1.cpp:29) [284]  (5.43 ns)
	'and' operation ('and_ln29_13', cnn/conv_1.cpp:29) [285]  (0 ns)
	'select' operation ('select_ln29_4', cnn/conv_1.cpp:29) [286]  (0.978 ns)
	'store' operation ('store_ln30', cnn/conv_1.cpp:30) of variable 'select_ln29_4', cnn/conv_1.cpp:29 on array 'conv_out_1' [292]  (3.25 ns)

 <State 48>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
