{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 12 19:11:33 2013 " "Info: Processing started: Sat Jan 12 19:11:33 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IOP_Analog_Proto -c IOP_Analog_Proto " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IOP_Analog_Proto -c IOP_Analog_Proto" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iop_analog_proto.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file iop_analog_proto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IOP_Analog_Proto-main " "Info: Found design unit 1: IOP_Analog_Proto-main" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 146 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IOP_Analog_Proto " "Info: Found entity 1: IOP_Analog_Proto" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ai_fifo_s.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ai_fifo_s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ai_fifo_s-SYN " "Info: Found design unit 1: ai_fifo_s-SYN" {  } { { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/AI_FIFO_S.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AI_FIFO_S " "Info: Found entity 1: AI_FIFO_S" {  } { { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/AI_FIFO_S.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "IOP_Analog_Proto " "Info: Elaborating entity \"IOP_Analog_Proto\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AICommandReg IOP_Analog_Proto.vhd(165) " "Warning (10036): Verilog HDL or VHDL warning at IOP_Analog_Proto.vhd(165): object \"AICommandReg\" assigned a value but never read" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ConfigData2RBReg IOP_Analog_Proto.vhd(195) " "Warning (10036): Verilog HDL or VHDL warning at IOP_Analog_Proto.vhd(195): object \"ConfigData2RBReg\" assigned a value but never read" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ConfigData4RBReg IOP_Analog_Proto.vhd(197) " "Warning (10036): Verilog HDL or VHDL warning at IOP_Analog_Proto.vhd(197): object \"ConfigData4RBReg\" assigned a value but never read" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WriteRegFlag IOP_Analog_Proto.vhd(226) " "Warning (10036): Verilog HDL or VHDL warning at IOP_Analog_Proto.vhd(226): object \"WriteRegFlag\" assigned a value but never read" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ReadRegFlag IOP_Analog_Proto.vhd(227) " "Warning (10036): Verilog HDL or VHDL warning at IOP_Analog_Proto.vhd(227): object \"ReadRegFlag\" assigned a value but never read" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LEDTrigger IOP_Analog_Proto.vhd(587) " "Warning (10492): VHDL Process Statement warning at IOP_Analog_Proto.vhd(587): signal \"LEDTrigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 587 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AORBMachineState IOP_Analog_Proto.vhd(734) " "Warning (10492): VHDL Process Statement warning at IOP_Analog_Proto.vhd(734): signal \"AORBMachineState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 734 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InputEnb IOP_Analog_Proto.vhd(884) " "Warning (10492): VHDL Process Statement warning at IOP_Analog_Proto.vhd(884): signal \"InputEnb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 884 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_index IOP_Analog_Proto.vhd(886) " "Warning (10492): VHDL Process Statement warning at IOP_Analog_Proto.vhd(886): signal \"max_index\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 886 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AIFifoAdvance IOP_Analog_Proto.vhd(948) " "Warning (10492): VHDL Process Statement warning at IOP_Analog_Proto.vhd(948): signal \"AIFifoAdvance\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 948 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADCShot IOP_Analog_Proto.vhd(984) " "Warning (10036): Verilog HDL or VHDL warning at IOP_Analog_Proto.vhd(984): object \"ADCShot\" assigned a value but never read" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 984 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AI_FIFO_S AI_FIFO_S:AI_FIFO_S_inst " "Info: Elaborating entity \"AI_FIFO_S\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\"" {  } { { "IOP_Analog_Proto.vhd" "AI_FIFO_S_inst" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 964 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\"" {  } { { "AI_FIFO_S.vhd" "scfifo_component" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/AI_FIFO_S.vhd" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\"" {  } { { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/AI_FIFO_S.vhd" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component " "Info: Instantiated megafunction \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX II " "Info: Parameter \"intended_device_family\" = \"MAX II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Info: Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Info: Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Info: Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/AI_FIFO_S.vhd" 94 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_f2fifo AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_f2fifo:subfifo " "Info: Elaborating entity \"a_f2fifo\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_f2fifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 282 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_f2fifo:subfifo AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_f2fifo:subfifo\", which is child of megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\"" {  } { { "scfifo.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 282 4 0 } } { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/AI_FIFO_S.vhd" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_f2fifo:subfifo\|lpm_counter:usedw_ptr " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_f2fifo:subfifo\|lpm_counter:usedw_ptr\"" {  } { { "a_f2fifo.tdf" "usedw_ptr" { Text "c:/altera/91/quartus/libraries/megafunctions/a_f2fifo.tdf" 90 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_f2fifo:subfifo\|lpm_counter:usedw_ptr AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_f2fifo:subfifo\|lpm_counter:usedw_ptr\", which is child of megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\"" {  } { { "a_f2fifo.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/a_f2fifo.tdf" 90 3 0 } } { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/AI_FIFO_S.vhd" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bpe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_bpe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bpe " "Info: Found entity 1: cntr_bpe" {  } { { "db/cntr_bpe.tdf" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/db/cntr_bpe.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bpe AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_f2fifo:subfifo\|lpm_counter:usedw_ptr\|cntr_bpe:auto_generated " "Info: Elaborating entity \"cntr_bpe\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_f2fifo:subfifo\|lpm_counter:usedw_ptr\|cntr_bpe:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_f2fifo:subfifo\|lpm_ff:\$00002 " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_f2fifo:subfifo\|lpm_ff:\$00002\"" {  } { { "a_f2fifo.tdf" "\$00002" { Text "c:/altera/91/quartus/libraries/megafunctions/a_f2fifo.tdf" 164 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_f2fifo:subfifo\|lpm_ff:\$00002 AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_f2fifo:subfifo\|lpm_ff:\$00002\", which is child of megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\"" {  } { { "a_f2fifo.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/a_f2fifo.tdf" 164 16 0 } } { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/AI_FIFO_S.vhd" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_f2fifo:subfifo\|lpm_ff:\$00068 " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_f2fifo:subfifo\|lpm_ff:\$00068\"" {  } { { "a_f2fifo.tdf" "\$00068" { Text "c:/altera/91/quartus/libraries/megafunctions/a_f2fifo.tdf" 216 34 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_f2fifo:subfifo\|lpm_ff:\$00068 AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_f2fifo:subfifo\|lpm_ff:\$00068\", which is child of megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\"" {  } { { "a_f2fifo.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/a_f2fifo.tdf" 216 34 0 } } { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/AI_FIFO_S.vhd" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDIN_ADC " "Warning: Inserted always-enabled tri-state buffer between \"SDIN_ADC\" and its non-tri-state driver." {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 101 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SDIN_ADC " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"SDIN_ADC\" is moved to its source" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 101 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1}  } {  } 0 0 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "SDIN_ADC~synth " "Warning: Node \"SDIN_ADC~synth\"" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 101 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 57 -1 0 } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 63 -1 0 } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 65 -1 0 } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 70 -1 0 } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 88 -1 0 } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 90 -1 0 } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 219 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 12 " "Info: 12 registers lost all their fanouts during netlist optimizations. The first 12 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_f2fifo:subfifo\|lpm_counter:usedw_ptr\|cntr_bpe:auto_generated\|safe_q\[0\] " "Info: Register \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_f2fifo:subfifo\|lpm_counter:usedw_ptr\|cntr_bpe:auto_generated\|safe_q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_f2fifo:subfifo\|lpm_counter:usedw_ptr\|cntr_bpe:auto_generated\|safe_q\[1\] " "Info: Register \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_f2fifo:subfifo\|lpm_counter:usedw_ptr\|cntr_bpe:auto_generated\|safe_q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_f2fifo:subfifo\|lpm_counter:usedw_ptr\|cntr_bpe:auto_generated\|safe_q\[2\] " "Info: Register \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_f2fifo:subfifo\|lpm_counter:usedw_ptr\|cntr_bpe:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_f2fifo:subfifo\|lpm_counter:usedw_ptr\|cntr_bpe:auto_generated\|safe_q\[3\] " "Info: Register \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_f2fifo:subfifo\|lpm_counter:usedw_ptr\|cntr_bpe:auto_generated\|safe_q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_f2fifo:subfifo\|lpm_counter:usedw_ptr\|cntr_bpe:auto_generated\|safe_q\[4\] " "Info: Register \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_f2fifo:subfifo\|lpm_counter:usedw_ptr\|cntr_bpe:auto_generated\|safe_q\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BitCount\[4\] " "Info: Register \"BitCount\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BitCount\[3\] " "Info: Register \"BitCount\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BitCount\[1\] " "Info: Register \"BitCount\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BitCount\[0\] " "Info: Register \"BitCount\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BitCount\[2\] " "Info: Register \"BitCount\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AORBInputEnable " "Info: Register \"AORBInputEnable\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Config_DatainEnb " "Info: Register \"Config_DatainEnb\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Warning: Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_D\[0\] " "Warning (15610): No output dependent on input pin \"ADC_D\[0\]\"" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDO_DAC1 " "Warning (15610): No output dependent on input pin \"SDO_DAC1\"" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDO_DAC2 " "Warning (15610): No output dependent on input pin \"SDO_DAC2\"" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDO_DAC3 " "Warning (15610): No output dependent on input pin \"SDO_DAC3\"" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDO_DAC4 " "Warning (15610): No output dependent on input pin \"SDO_DAC4\"" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_WE1 " "Warning (15610): No output dependent on input pin \"P_WE1\"" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 44 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDO_ADC_A " "Warning (15610): No output dependent on input pin \"SDO_ADC_A\"" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDO_ADC_B " "Warning (15610): No output dependent on input pin \"SDO_ADC_B\"" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDO_ADC_C " "Warning (15610): No output dependent on input pin \"SDO_ADC_C\"" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDO_ADC_D " "Warning (15610): No output dependent on input pin \"SDO_ADC_D\"" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1453 " "Info: Implemented 1453 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "60 " "Info: Implemented 60 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Info: Implemented 44 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Info: Implemented 18 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1331 " "Info: Implemented 1331 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 12 19:11:42 2013 " "Info: Processing ended: Sat Jan 12 19:11:42 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
