

================================================================
== Vitis HLS Report for 'kernel_stage0'
================================================================
* Date:           Mon Oct 16 16:29:37 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_stage0_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.950 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_2  |   301344|   301344|     12556|          -|          -|    24|        no|
        |- VITIS_LOOP_54_2  |   301248|   301248|     12552|          -|          -|    24|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 65
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 24 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 16 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 59 
57 --> 58 
58 --> 56 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 66 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.00ns)   --->   "%Y_proj_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Y_proj"   --->   Operation 67 'read' 'Y_proj_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 68 [1/1] (1.00ns)   --->   "%Y_se_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Y_se"   --->   Operation 68 'read' 'Y_se_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 69 [1/1] (1.00ns)   --->   "%Y_sigmoid_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Y_sigmoid"   --->   Operation 69 'read' 'Y_sigmoid_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 70 [1/1] (1.00ns)   --->   "%Y_expand_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Y_expand"   --->   Operation 70 'read' 'Y_expand_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%Y_relu_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Y_relu"   --->   Operation 71 'read' 'Y_relu_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (1.00ns)   --->   "%Y_reduce_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Y_reduce"   --->   Operation 72 'read' 'Y_reduce_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 73 [1/1] (1.00ns)   --->   "%Y_mean_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Y_mean"   --->   Operation 73 'read' 'Y_mean_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 74 [1/1] (1.00ns)   --->   "%Y_dw_norm_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Y_dw_norm"   --->   Operation 74 'read' 'Y_dw_norm_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 75 [1/1] (1.00ns)   --->   "%Y_dw_conv_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Y_dw_conv"   --->   Operation 75 'read' 'Y_dw_conv_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 76 [1/1] (1.00ns)   --->   "%Y_msp_norm_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Y_msp_norm"   --->   Operation 76 'read' 'Y_msp_norm_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 77 [1/1] (1.00ns)   --->   "%Y_msp_conv_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Y_msp_conv"   --->   Operation 77 'read' 'Y_msp_conv_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 78 [1/1] (1.00ns)   --->   "%proj_conv_weight_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %proj_conv_weight"   --->   Operation 78 'read' 'proj_conv_weight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 79 [1/1] (1.00ns)   --->   "%se_conv_expand_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %se_conv_expand_bias"   --->   Operation 79 'read' 'se_conv_expand_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 80 [1/1] (1.00ns)   --->   "%se_conv_expand_weight_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %se_conv_expand_weight"   --->   Operation 80 'read' 'se_conv_expand_weight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 81 [1/1] (1.00ns)   --->   "%se_conv_reduce_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %se_conv_reduce_bias"   --->   Operation 81 'read' 'se_conv_reduce_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 82 [1/1] (1.00ns)   --->   "%se_conv_reduce_weight_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %se_conv_reduce_weight"   --->   Operation 82 'read' 'se_conv_reduce_weight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 83 [1/1] (1.00ns)   --->   "%norm_1_running_var_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %norm_1_running_var"   --->   Operation 83 'read' 'norm_1_running_var_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 84 [1/1] (1.00ns)   --->   "%norm_1_running_mean_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %norm_1_running_mean"   --->   Operation 84 'read' 'norm_1_running_mean_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 85 [1/1] (1.00ns)   --->   "%norm_1_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %norm_1_bias"   --->   Operation 85 'read' 'norm_1_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 86 [1/1] (1.00ns)   --->   "%norm_1_weight_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %norm_1_weight"   --->   Operation 86 'read' 'norm_1_weight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 87 [1/1] (1.00ns)   --->   "%dw_conv_weight_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dw_conv_weight"   --->   Operation 87 'read' 'dw_conv_weight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%msp_norm_running_var_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %msp_norm_running_var"   --->   Operation 88 'read' 'msp_norm_running_var_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (1.00ns)   --->   "%msp_norm_running_mean_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %msp_norm_running_mean"   --->   Operation 89 'read' 'msp_norm_running_mean_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (1.00ns)   --->   "%msp_norm_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %msp_norm_bias"   --->   Operation 90 'read' 'msp_norm_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 91 [1/1] (1.00ns)   --->   "%msp_norm_weight_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %msp_norm_weight"   --->   Operation 91 'read' 'msp_norm_weight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 92 [1/1] (1.00ns)   --->   "%msp_conv_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %msp_conv_bias"   --->   Operation 92 'read' 'msp_conv_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 93 [1/1] (1.00ns)   --->   "%msp_conv_weight_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %msp_conv_weight"   --->   Operation 93 'read' 'msp_conv_weight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 94 [1/1] (1.00ns)   --->   "%X_data_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %X_data"   --->   Operation 94 'read' 'X_data_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%temp_1_loc = alloca i64 1"   --->   Operation 95 'alloca' 'temp_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [2/2] (0.00ns)   --->   "%call_ln121 = call void @DW_conv.1.2.3.12.1, i32 %gmem0, i64 %X_data_read, i32 %gmem, i64 %msp_conv_weight_read, i64 %msp_conv_bias_read, i32 %gmem1, i64 %Y_msp_conv_read" [kernel_stage0.cpp:121]   --->   Operation 96 'call' 'call_ln121' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %Y_dw_norm_read, i32 2, i32 63" [kernel_stage0.cpp:15]   --->   Operation 97 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %Y_mean_read, i32 2, i32 63" [kernel_stage0.cpp:22]   --->   Operation 98 'partselect' 'trunc_ln22_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln22_1 = sext i62 %trunc_ln22_1" [kernel_stage0.cpp:22]   --->   Operation 99 'sext' 'sext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%gmem2_addr_1 = getelementptr i32 %gmem2, i64 %sext_ln22_1" [kernel_stage0.cpp:22]   --->   Operation 100 'getelementptr' 'gmem2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.38ns)   --->   "%store_ln15 = store i5 0, i5 %c" [kernel_stage0.cpp:15]   --->   Operation 101 'store' 'store_ln15' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 102 [1/2] (0.00ns)   --->   "%call_ln121 = call void @DW_conv.1.2.3.12.1, i32 %gmem0, i64 %X_data_read, i32 %gmem, i64 %msp_conv_weight_read, i64 %msp_conv_bias_read, i32 %gmem1, i64 %Y_msp_conv_read" [kernel_stage0.cpp:121]   --->   Operation 102 'call' 'call_ln121' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 103 [2/2] (0.00ns)   --->   "%call_ln124 = call void @BatchNorm.4.5.6.7.11.13.1, i32 %gmem1, i64 %Y_msp_conv_read, i32 %gmem2, i64 %Y_msp_norm_read, i32 %gmem, i64 %msp_norm_running_mean_read, i64 %msp_norm_running_var_read, i64 %msp_norm_weight_read, i64 %msp_norm_bias_read" [kernel_stage0.cpp:124]   --->   Operation 103 'call' 'call_ln124' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln124 = call void @BatchNorm.4.5.6.7.11.13.1, i32 %gmem1, i64 %Y_msp_conv_read, i32 %gmem2, i64 %Y_msp_norm_read, i32 %gmem, i64 %msp_norm_running_mean_read, i64 %msp_norm_running_var_read, i64 %msp_norm_weight_read, i64 %msp_norm_bias_read" [kernel_stage0.cpp:124]   --->   Operation 104 'call' 'call_ln124' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 105 [2/2] (0.00ns)   --->   "%call_ln127 = call void @DW_conv.1.2.14.1, i32 %gmem2, i64 %Y_msp_norm_read, i32 %gmem, i64 %dw_conv_weight_read, i32 %gmem3, i64 %Y_dw_conv_read" [kernel_stage0.cpp:127]   --->   Operation 105 'call' 'call_ln127' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 106 [1/2] (0.00ns)   --->   "%call_ln127 = call void @DW_conv.1.2.14.1, i32 %gmem2, i64 %Y_msp_norm_read, i32 %gmem, i64 %dw_conv_weight_read, i32 %gmem3, i64 %Y_dw_conv_read" [kernel_stage0.cpp:127]   --->   Operation 106 'call' 'call_ln127' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 10.9>
ST_7 : Operation 107 [2/2] (0.00ns)   --->   "%call_ln128 = call void @BatchNorm.4.5.6.7.11.13.1, i32 %gmem3, i64 %Y_dw_conv_read, i32 %gmem0, i64 %Y_dw_norm_read, i32 %gmem, i64 %norm_1_running_mean_read, i64 %norm_1_running_var_read, i64 %norm_1_weight_read, i64 %norm_1_bias_read" [kernel_stage0.cpp:128]   --->   Operation 107 'call' 'call_ln128' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 108 [1/1] (10.9ns)   --->   "%gmem2_addr_2_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem2_addr_1, i32 24" [kernel_stage0.cpp:22]   --->   Operation 108 'writereq' 'gmem2_addr_2_wr_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln128 = call void @BatchNorm.4.5.6.7.11.13.1, i32 %gmem3, i64 %Y_dw_conv_read, i32 %gmem0, i64 %Y_dw_norm_read, i32 %gmem, i64 %norm_1_running_mean_read, i64 %norm_1_running_var_read, i64 %norm_1_weight_read, i64 %norm_1_bias_read" [kernel_stage0.cpp:128]   --->   Operation 109 'call' 'call_ln128' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 10.9>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i62 %trunc_ln" [kernel_stage0.cpp:15]   --->   Operation 110 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln15" [kernel_stage0.cpp:15]   --->   Operation 111 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [7/7] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 301056" [kernel_stage0.cpp:15]   --->   Operation 112 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 10.9>
ST_10 : Operation 113 [6/7] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 301056" [kernel_stage0.cpp:15]   --->   Operation 113 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 10.9>
ST_11 : Operation 114 [5/7] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 301056" [kernel_stage0.cpp:15]   --->   Operation 114 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 10.9>
ST_12 : Operation 115 [4/7] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 301056" [kernel_stage0.cpp:15]   --->   Operation 115 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 10.9>
ST_13 : Operation 116 [3/7] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 301056" [kernel_stage0.cpp:15]   --->   Operation 116 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 10.9>
ST_14 : Operation 117 [2/7] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 301056" [kernel_stage0.cpp:15]   --->   Operation 117 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 10.9>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%spectopmodule_ln68 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_31" [kernel_stage0.cpp:68]   --->   Operation 118 'spectopmodule' 'spectopmodule_ln68' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 150528, void @empty_47, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 648, void @empty_48, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 301056, void @empty_49, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 124 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 301056, void @empty_50, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 301056, void @empty_51, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X_data, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_0, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X_data, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msp_conv_weight, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_3, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msp_conv_weight, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msp_conv_bias, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_4, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msp_conv_bias, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msp_norm_weight, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_46, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msp_norm_weight, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msp_norm_bias, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_5, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msp_norm_bias, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msp_norm_running_mean, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_8, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msp_norm_running_mean, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msp_norm_running_var, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_21, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msp_norm_running_var, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dw_conv_weight, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_10, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dw_conv_weight, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %norm_1_weight, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_9, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %norm_1_weight, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %norm_1_bias, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_18, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %norm_1_bias, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %norm_1_running_mean, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_17, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %norm_1_running_mean, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %norm_1_running_var, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_16, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %norm_1_running_var, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %se_conv_reduce_weight, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_15, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %se_conv_reduce_weight, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %se_conv_reduce_bias, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_14, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %se_conv_reduce_bias, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %se_conv_expand_weight, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_13, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %se_conv_expand_weight, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %se_conv_expand_bias, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_12, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %se_conv_expand_bias, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %proj_conv_weight, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_6, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %proj_conv_weight, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Y_msp_conv, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_36, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Y_msp_conv, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Y_msp_norm, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_11, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Y_msp_norm, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Y_dw_conv, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_37, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Y_dw_conv, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Y_dw_norm, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_22, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Y_dw_norm, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Y_dw_act, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_23, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Y_dw_act, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Y_mean, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_24, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Y_mean, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Y_reduce, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_25, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Y_reduce, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Y_relu, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_26, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Y_relu, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Y_expand, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_27, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Y_expand, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Y_sigmoid, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_28, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Y_sigmoid, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Y_se, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_29, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Y_se, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Y_proj, void @empty_19, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_30, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Y_proj, void @empty_2, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_1, i32 4294967295, i32 0"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 187 [1/7] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 301056" [kernel_stage0.cpp:15]   --->   Operation 187 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln15 = br void %VITIS_LOOP_17_3.i" [kernel_stage0.cpp:15]   --->   Operation 188 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.09>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%c_2 = load i5 %c" [kernel_stage0.cpp:15]   --->   Operation 189 'load' 'c_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (0.63ns)   --->   "%icmp_ln15 = icmp_eq  i5 %c_2, i5 24" [kernel_stage0.cpp:15]   --->   Operation 190 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 191 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 192 [1/1] (0.70ns)   --->   "%add_ln15 = add i5 %c_2, i5 1" [kernel_stage0.cpp:15]   --->   Operation 192 'add' 'add_ln15' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %VITIS_LOOP_17_3.i.split, void %Compute_mean.exit" [kernel_stage0.cpp:15]   --->   Operation 193 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 194 [2/2] (0.00ns)   --->   "%call_ln15 = call void @kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4, i32 %gmem0, i62 %trunc_ln, i32 %temp_1_loc" [kernel_stage0.cpp:15]   --->   Operation 194 'call' 'call_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 195 [1/1] (0.38ns)   --->   "%store_ln15 = store i5 %add_ln15, i5 %c" [kernel_stage0.cpp:15]   --->   Operation 195 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.38>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%c_1 = alloca i32 1"   --->   Operation 196 'alloca' 'c_1' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %Y_sigmoid_read, i32 2, i32 63" [kernel_stage0.cpp:34]   --->   Operation 197 'partselect' 'trunc_ln34_1' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.38ns)   --->   "%store_ln54 = store i5 0, i5 %c_1" [kernel_stage0.cpp:54]   --->   Operation 198 'store' 'store_ln54' <Predicate = (icmp_ln15)> <Delay = 0.38>

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 199 [1/2] (0.00ns)   --->   "%call_ln15 = call void @kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4, i32 %gmem0, i62 %trunc_ln, i32 %temp_1_loc" [kernel_stage0.cpp:15]   --->   Operation 199 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 9.31>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "%temp_1_loc_load = load i32 %temp_1_loc"   --->   Operation 200 'load' 'temp_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 201 [5/5] (9.31ns)   --->   "%div_i = fdiv i32 %temp_1_loc_load, i32 12544" [kernel_stage0.cpp:22]   --->   Operation 201 'fdiv' 'div_i' <Predicate = true> <Delay = 9.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 4> <II = 1> <Delay = 9.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 9.31>
ST_19 : Operation 202 [4/5] (9.31ns)   --->   "%div_i = fdiv i32 %temp_1_loc_load, i32 12544" [kernel_stage0.cpp:22]   --->   Operation 202 'fdiv' 'div_i' <Predicate = true> <Delay = 9.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 4> <II = 1> <Delay = 9.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 9.31>
ST_20 : Operation 203 [3/5] (9.31ns)   --->   "%div_i = fdiv i32 %temp_1_loc_load, i32 12544" [kernel_stage0.cpp:22]   --->   Operation 203 'fdiv' 'div_i' <Predicate = true> <Delay = 9.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 4> <II = 1> <Delay = 9.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 9.31>
ST_21 : Operation 204 [2/5] (9.31ns)   --->   "%div_i = fdiv i32 %temp_1_loc_load, i32 12544" [kernel_stage0.cpp:22]   --->   Operation 204 'fdiv' 'div_i' <Predicate = true> <Delay = 9.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 4> <II = 1> <Delay = 9.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 9.31>
ST_22 : Operation 205 [1/5] (9.31ns)   --->   "%div_i = fdiv i32 %temp_1_loc_load, i32 12544" [kernel_stage0.cpp:22]   --->   Operation 205 'fdiv' 'div_i' <Predicate = true> <Delay = 9.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 4> <II = 1> <Delay = 9.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 10.9>
ST_23 : Operation 206 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [kernel_stage0.cpp:15]   --->   Operation 206 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i32 %div_i" [kernel_stage0.cpp:22]   --->   Operation 207 'bitcast' 'bitcast_ln22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 208 [1/1] (10.9ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem2_addr_1, i32 %bitcast_ln22, i4 15" [kernel_stage0.cpp:22]   --->   Operation 208 'write' 'write_ln22' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln15 = br void %VITIS_LOOP_17_3.i" [kernel_stage0.cpp:15]   --->   Operation 209 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 24 <SV = 16> <Delay = 10.9>
ST_24 : Operation 210 [5/5] (10.9ns)   --->   "%gmem2_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_1" [kernel_stage0.cpp:22]   --->   Operation 210 'writeresp' 'gmem2_addr_2_wr_resp' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 17> <Delay = 10.9>
ST_25 : Operation 211 [4/5] (10.9ns)   --->   "%gmem2_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_1" [kernel_stage0.cpp:22]   --->   Operation 211 'writeresp' 'gmem2_addr_2_wr_resp' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 18> <Delay = 10.9>
ST_26 : Operation 212 [3/5] (10.9ns)   --->   "%gmem2_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_1" [kernel_stage0.cpp:22]   --->   Operation 212 'writeresp' 'gmem2_addr_2_wr_resp' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 19> <Delay = 10.9>
ST_27 : Operation 213 [2/5] (10.9ns)   --->   "%gmem2_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_1" [kernel_stage0.cpp:22]   --->   Operation 213 'writeresp' 'gmem2_addr_2_wr_resp' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 20> <Delay = 10.9>
ST_28 : Operation 214 [1/5] (10.9ns)   --->   "%gmem2_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_1" [kernel_stage0.cpp:22]   --->   Operation 214 'writeresp' 'gmem2_addr_2_wr_resp' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 21> <Delay = 10.9>
ST_29 : Operation 215 [2/2] (10.9ns)   --->   "%call_ln134 = call void @Pointwise_conv.9.10.15.16.1, i32 %gmem2, i64 %Y_mean_read, i32 %gmem3, i64 %Y_reduce_read, i32 %gmem, i64 %se_conv_reduce_weight_read, i64 %se_conv_reduce_bias_read" [kernel_stage0.cpp:134]   --->   Operation 215 'call' 'call_ln134' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 22> <Delay = 0.00>
ST_30 : Operation 216 [1/2] (0.00ns)   --->   "%call_ln134 = call void @Pointwise_conv.9.10.15.16.1, i32 %gmem2, i64 %Y_mean_read, i32 %gmem3, i64 %Y_reduce_read, i32 %gmem, i64 %se_conv_reduce_weight_read, i64 %se_conv_reduce_bias_read" [kernel_stage0.cpp:134]   --->   Operation 216 'call' 'call_ln134' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 23> <Delay = 1.14>
ST_31 : Operation 217 [2/2] (1.14ns)   --->   "%call_ln0 = call void @kernel_stage0_Pipeline_VITIS_LOOP_7_1, i32 %gmem3, i32 %gmem0, i64 %Y_reduce_read, i64 %Y_relu_read"   --->   Operation 217 'call' 'call_ln0' <Predicate = true> <Delay = 1.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 24> <Delay = 0.00>
ST_32 : Operation 218 [1/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_stage0_Pipeline_VITIS_LOOP_7_1, i32 %gmem3, i32 %gmem0, i64 %Y_reduce_read, i64 %Y_relu_read"   --->   Operation 218 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 25> <Delay = 10.9>
ST_33 : Operation 219 [2/2] (10.9ns)   --->   "%call_ln136 = call void @Pointwise_conv.9.10.15.16.1, i32 %gmem0, i64 %Y_relu_read, i32 %gmem1, i64 %Y_expand_read, i32 %gmem, i64 %se_conv_expand_weight_read, i64 %se_conv_expand_bias_read" [kernel_stage0.cpp:136]   --->   Operation 219 'call' 'call_ln136' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %Y_expand_read, i32 2, i32 63" [kernel_stage0.cpp:34]   --->   Operation 220 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 34 <SV = 26> <Delay = 0.00>
ST_34 : Operation 221 [1/2] (0.00ns)   --->   "%call_ln136 = call void @Pointwise_conv.9.10.15.16.1, i32 %gmem0, i64 %Y_relu_read, i32 %gmem1, i64 %Y_expand_read, i32 %gmem, i64 %se_conv_expand_weight_read, i64 %se_conv_expand_bias_read" [kernel_stage0.cpp:136]   --->   Operation 221 'call' 'call_ln136' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 27> <Delay = 10.9>
ST_35 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i62 %trunc_ln1" [kernel_stage0.cpp:34]   --->   Operation 222 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 223 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln34" [kernel_stage0.cpp:34]   --->   Operation 223 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 224 [7/7] (10.9ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 24" [kernel_stage0.cpp:34]   --->   Operation 224 'readreq' 'empty_65' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 225 [7/7] (10.9ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 301056" [kernel_stage0.cpp:54]   --->   Operation 225 'readreq' 'empty_68' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 28> <Delay = 10.9>
ST_36 : Operation 226 [6/7] (10.9ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 24" [kernel_stage0.cpp:34]   --->   Operation 226 'readreq' 'empty_65' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 227 [6/7] (10.9ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 301056" [kernel_stage0.cpp:54]   --->   Operation 227 'readreq' 'empty_68' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 29> <Delay = 10.9>
ST_37 : Operation 228 [5/7] (10.9ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 24" [kernel_stage0.cpp:34]   --->   Operation 228 'readreq' 'empty_65' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 229 [5/7] (10.9ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 301056" [kernel_stage0.cpp:54]   --->   Operation 229 'readreq' 'empty_68' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 30> <Delay = 10.9>
ST_38 : Operation 230 [4/7] (10.9ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 24" [kernel_stage0.cpp:34]   --->   Operation 230 'readreq' 'empty_65' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 231 [4/7] (10.9ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 301056" [kernel_stage0.cpp:54]   --->   Operation 231 'readreq' 'empty_68' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 31> <Delay = 10.9>
ST_39 : Operation 232 [3/7] (10.9ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 24" [kernel_stage0.cpp:34]   --->   Operation 232 'readreq' 'empty_65' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 233 [3/7] (10.9ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 301056" [kernel_stage0.cpp:54]   --->   Operation 233 'readreq' 'empty_68' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 32> <Delay = 10.9>
ST_40 : Operation 234 [2/7] (10.9ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 24" [kernel_stage0.cpp:34]   --->   Operation 234 'readreq' 'empty_65' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 235 [2/7] (10.9ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 301056" [kernel_stage0.cpp:54]   --->   Operation 235 'readreq' 'empty_68' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 33> <Delay = 10.9>
ST_41 : Operation 236 [1/7] (10.9ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 24" [kernel_stage0.cpp:34]   --->   Operation 236 'readreq' 'empty_65' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln34_1 = sext i62 %trunc_ln34_1" [kernel_stage0.cpp:34]   --->   Operation 237 'sext' 'sext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 238 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln34_1" [kernel_stage0.cpp:34]   --->   Operation 238 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 239 [1/1] (10.9ns)   --->   "%empty_66 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem2_addr, i32 24" [kernel_stage0.cpp:34]   --->   Operation 239 'writereq' 'empty_66' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 240 [1/7] (10.9ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 301056" [kernel_stage0.cpp:54]   --->   Operation 240 'readreq' 'empty_68' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %Y_se_read, i32 2, i32 63" [kernel_stage0.cpp:54]   --->   Operation 241 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i62 %trunc_ln3" [kernel_stage0.cpp:54]   --->   Operation 242 'sext' 'sext_ln54' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 243 [1/1] (0.00ns)   --->   "%gmem3_addr_1 = getelementptr i32 %gmem3, i64 %sext_ln54" [kernel_stage0.cpp:54]   --->   Operation 243 'getelementptr' 'gmem3_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 244 [1/1] (10.9ns)   --->   "%empty_69 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem3_addr_1, i32 301056" [kernel_stage0.cpp:54]   --->   Operation 244 'writereq' 'empty_69' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 34> <Delay = 0.00>
ST_42 : Operation 245 [2/2] (0.00ns)   --->   "%call_ln34 = call void @kernel_stage0_Pipeline_VITIS_LOOP_34_2, i32 %gmem2, i32 %gmem1, i62 %trunc_ln34_1, i62 %trunc_ln1" [kernel_stage0.cpp:34]   --->   Operation 245 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 35> <Delay = 0.00>
ST_43 : Operation 246 [1/2] (0.00ns)   --->   "%call_ln34 = call void @kernel_stage0_Pipeline_VITIS_LOOP_34_2, i32 %gmem2, i32 %gmem1, i62 %trunc_ln34_1, i62 %trunc_ln1" [kernel_stage0.cpp:34]   --->   Operation 246 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 36> <Delay = 10.9>
ST_44 : Operation 247 [5/5] (10.9ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_stage0.cpp:33]   --->   Operation 247 'writeresp' 'empty_67' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 37> <Delay = 10.9>
ST_45 : Operation 248 [4/5] (10.9ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_stage0.cpp:33]   --->   Operation 248 'writeresp' 'empty_67' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 38> <Delay = 10.9>
ST_46 : Operation 249 [3/5] (10.9ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_stage0.cpp:33]   --->   Operation 249 'writeresp' 'empty_67' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 39> <Delay = 10.9>
ST_47 : Operation 250 [2/5] (10.9ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_stage0.cpp:33]   --->   Operation 250 'writeresp' 'empty_67' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 40> <Delay = 10.9>
ST_48 : Operation 251 [1/5] (10.9ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_stage0.cpp:33]   --->   Operation 251 'writeresp' 'empty_67' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 41> <Delay = 10.9>
ST_49 : Operation 252 [7/7] (10.9ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i32 24" [kernel_stage0.cpp:54]   --->   Operation 252 'readreq' 'empty_70' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 42> <Delay = 10.9>
ST_50 : Operation 253 [6/7] (10.9ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i32 24" [kernel_stage0.cpp:54]   --->   Operation 253 'readreq' 'empty_70' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 43> <Delay = 10.9>
ST_51 : Operation 254 [5/7] (10.9ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i32 24" [kernel_stage0.cpp:54]   --->   Operation 254 'readreq' 'empty_70' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 44> <Delay = 10.9>
ST_52 : Operation 255 [4/7] (10.9ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i32 24" [kernel_stage0.cpp:54]   --->   Operation 255 'readreq' 'empty_70' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 45> <Delay = 10.9>
ST_53 : Operation 256 [3/7] (10.9ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i32 24" [kernel_stage0.cpp:54]   --->   Operation 256 'readreq' 'empty_70' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 46> <Delay = 10.9>
ST_54 : Operation 257 [2/7] (10.9ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i32 24" [kernel_stage0.cpp:54]   --->   Operation 257 'readreq' 'empty_70' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 47> <Delay = 10.9>
ST_55 : Operation 258 [1/7] (10.9ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i32 24" [kernel_stage0.cpp:54]   --->   Operation 258 'readreq' 'empty_70' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln54 = br void %VITIS_LOOP_56_3.i" [kernel_stage0.cpp:54]   --->   Operation 259 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 56 <SV = 48> <Delay = 1.09>
ST_56 : Operation 260 [1/1] (0.00ns)   --->   "%c_3 = load i5 %c_1" [kernel_stage0.cpp:54]   --->   Operation 260 'load' 'c_3' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 261 [1/1] (0.63ns)   --->   "%icmp_ln54 = icmp_eq  i5 %c_3, i5 24" [kernel_stage0.cpp:54]   --->   Operation 261 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 262 [1/1] (0.00ns)   --->   "%empty_71 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 262 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 263 [1/1] (0.70ns)   --->   "%add_ln54 = add i5 %c_3, i5 1" [kernel_stage0.cpp:54]   --->   Operation 263 'add' 'add_ln54' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %VITIS_LOOP_56_3.i.split, void %_Z11Compute_mulPfS_S_Pi.exit" [kernel_stage0.cpp:54]   --->   Operation 264 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 265 [1/1] (0.38ns)   --->   "%store_ln54 = store i5 %add_ln54, i5 %c_1" [kernel_stage0.cpp:54]   --->   Operation 265 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.38>
ST_56 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %proj_conv_weight_read, i32 2, i32 63" [Pointwise_conv.cpp:25]   --->   Operation 266 'partselect' 'trunc_ln4' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 57 <SV = 49> <Delay = 10.9>
ST_57 : Operation 267 [1/1] (10.9ns)   --->   "%gmem2_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_stage0.cpp:55]   --->   Operation 267 'read' 'gmem2_addr_read' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 268 [1/1] (0.00ns)   --->   "%scale = bitcast i32 %gmem2_addr_read" [kernel_stage0.cpp:55]   --->   Operation 268 'bitcast' 'scale' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 269 [2/2] (0.00ns)   --->   "%call_ln54 = call void @kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4, i32 %gmem3, i32 %gmem0, i62 %trunc_ln3, i62 %trunc_ln, i32 %scale" [kernel_stage0.cpp:54]   --->   Operation 269 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 50> <Delay = 0.00>
ST_58 : Operation 270 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [kernel_stage0.cpp:54]   --->   Operation 270 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 271 [1/2] (0.00ns)   --->   "%call_ln54 = call void @kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4, i32 %gmem3, i32 %gmem0, i62 %trunc_ln3, i62 %trunc_ln, i32 %scale" [kernel_stage0.cpp:54]   --->   Operation 271 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln54 = br void %VITIS_LOOP_56_3.i" [kernel_stage0.cpp:54]   --->   Operation 272 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 59 <SV = 49> <Delay = 10.9>
ST_59 : Operation 273 [5/5] (10.9ns)   --->   "%empty_72 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr_1" [kernel_stage0.cpp:53]   --->   Operation 273 'writeresp' 'empty_72' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 50> <Delay = 10.9>
ST_60 : Operation 274 [4/5] (10.9ns)   --->   "%empty_72 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr_1" [kernel_stage0.cpp:53]   --->   Operation 274 'writeresp' 'empty_72' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 51> <Delay = 10.9>
ST_61 : Operation 275 [3/5] (10.9ns)   --->   "%empty_72 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr_1" [kernel_stage0.cpp:53]   --->   Operation 275 'writeresp' 'empty_72' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 52> <Delay = 10.9>
ST_62 : Operation 276 [2/5] (10.9ns)   --->   "%empty_72 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr_1" [kernel_stage0.cpp:53]   --->   Operation 276 'writeresp' 'empty_72' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 53> <Delay = 10.9>
ST_63 : Operation 277 [1/5] (10.9ns)   --->   "%empty_72 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr_1" [kernel_stage0.cpp:53]   --->   Operation 277 'writeresp' 'empty_72' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 54> <Delay = 0.00>
ST_64 : Operation 278 [2/2] (0.00ns)   --->   "%call_ln25 = call void @kernel_stage0_Pipeline_Output_Channel, i32 %gmem3, i32 %gmem, i32 %gmem0, i62 %trunc_ln4, i64 %Y_proj_read, i64 %Y_se_read" [Pointwise_conv.cpp:25]   --->   Operation 278 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 55> <Delay = 0.00>
ST_65 : Operation 279 [1/2] (0.00ns)   --->   "%call_ln25 = call void @kernel_stage0_Pipeline_Output_Channel, i32 %gmem3, i32 %gmem, i32 %gmem0, i62 %trunc_ln4, i64 %Y_proj_read, i64 %Y_se_read" [Pointwise_conv.cpp:25]   --->   Operation 279 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 280 [1/1] (0.00ns)   --->   "%ret_ln143 = ret" [kernel_stage0.cpp:143]   --->   Operation 280 'ret' 'ret_ln143' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15ns, clock uncertainty: 4.05ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('Y_proj') on port 'Y_proj' [36]  (1 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 10.9ns
The critical path consists of the following:
	bus request operation ('gmem2_addr_2_wr_req', kernel_stage0.cpp:22) on port 'gmem2' (kernel_stage0.cpp:22) [145]  (10.9 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 10.9ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', kernel_stage0.cpp:15) [140]  (0 ns)
	bus request operation ('empty', kernel_stage0.cpp:15) on port 'gmem0' (kernel_stage0.cpp:15) [141]  (10.9 ns)

 <State 10>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty', kernel_stage0.cpp:15) on port 'gmem0' (kernel_stage0.cpp:15) [141]  (10.9 ns)

 <State 11>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty', kernel_stage0.cpp:15) on port 'gmem0' (kernel_stage0.cpp:15) [141]  (10.9 ns)

 <State 12>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty', kernel_stage0.cpp:15) on port 'gmem0' (kernel_stage0.cpp:15) [141]  (10.9 ns)

 <State 13>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty', kernel_stage0.cpp:15) on port 'gmem0' (kernel_stage0.cpp:15) [141]  (10.9 ns)

 <State 14>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty', kernel_stage0.cpp:15) on port 'gmem0' (kernel_stage0.cpp:15) [141]  (10.9 ns)

 <State 15>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty', kernel_stage0.cpp:15) on port 'gmem0' (kernel_stage0.cpp:15) [141]  (10.9 ns)

 <State 16>: 1.09ns
The critical path consists of the following:
	'load' operation ('c', kernel_stage0.cpp:15) on local variable 'c' [149]  (0 ns)
	'add' operation ('add_ln15', kernel_stage0.cpp:15) [152]  (0.707 ns)
	'store' operation ('store_ln15', kernel_stage0.cpp:15) of variable 'add_ln15', kernel_stage0.cpp:15 on local variable 'c' [161]  (0.387 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 9.31ns
The critical path consists of the following:
	'load' operation ('temp_1_loc_load') on local variable 'temp_1_loc' [157]  (0 ns)
	'fdiv' operation ('div_i', kernel_stage0.cpp:22) [158]  (9.31 ns)

 <State 19>: 9.31ns
The critical path consists of the following:
	'fdiv' operation ('div_i', kernel_stage0.cpp:22) [158]  (9.31 ns)

 <State 20>: 9.31ns
The critical path consists of the following:
	'fdiv' operation ('div_i', kernel_stage0.cpp:22) [158]  (9.31 ns)

 <State 21>: 9.31ns
The critical path consists of the following:
	'fdiv' operation ('div_i', kernel_stage0.cpp:22) [158]  (9.31 ns)

 <State 22>: 9.31ns
The critical path consists of the following:
	'fdiv' operation ('div_i', kernel_stage0.cpp:22) [158]  (9.31 ns)

 <State 23>: 10.9ns
The critical path consists of the following:
	bus write operation ('write_ln22', kernel_stage0.cpp:22) on port 'gmem2' (kernel_stage0.cpp:22) [160]  (10.9 ns)

 <State 24>: 10.9ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_2_wr_resp', kernel_stage0.cpp:22) on port 'gmem2' (kernel_stage0.cpp:22) [165]  (10.9 ns)

 <State 25>: 10.9ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_2_wr_resp', kernel_stage0.cpp:22) on port 'gmem2' (kernel_stage0.cpp:22) [165]  (10.9 ns)

 <State 26>: 10.9ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_2_wr_resp', kernel_stage0.cpp:22) on port 'gmem2' (kernel_stage0.cpp:22) [165]  (10.9 ns)

 <State 27>: 10.9ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_2_wr_resp', kernel_stage0.cpp:22) on port 'gmem2' (kernel_stage0.cpp:22) [165]  (10.9 ns)

 <State 28>: 10.9ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_2_wr_resp', kernel_stage0.cpp:22) on port 'gmem2' (kernel_stage0.cpp:22) [165]  (10.9 ns)

 <State 29>: 10.9ns
The critical path consists of the following:
	'call' operation ('call_ln134', kernel_stage0.cpp:134) to 'Pointwise_conv.9.10.15.16.1' [166]  (10.9 ns)

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 1.15ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'kernel_stage0_Pipeline_VITIS_LOOP_7_1' [167]  (1.15 ns)

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 10.9ns
The critical path consists of the following:
	'call' operation ('call_ln136', kernel_stage0.cpp:136) to 'Pointwise_conv.9.10.15.16.1' [168]  (10.9 ns)

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 10.9ns
The critical path consists of the following:
	'getelementptr' operation ('gmem1_addr', kernel_stage0.cpp:34) [171]  (0 ns)
	bus request operation ('empty_65', kernel_stage0.cpp:34) on port 'gmem1' (kernel_stage0.cpp:34) [172]  (10.9 ns)

 <State 36>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty_65', kernel_stage0.cpp:34) on port 'gmem1' (kernel_stage0.cpp:34) [172]  (10.9 ns)

 <State 37>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty_65', kernel_stage0.cpp:34) on port 'gmem1' (kernel_stage0.cpp:34) [172]  (10.9 ns)

 <State 38>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty_65', kernel_stage0.cpp:34) on port 'gmem1' (kernel_stage0.cpp:34) [172]  (10.9 ns)

 <State 39>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty_65', kernel_stage0.cpp:34) on port 'gmem1' (kernel_stage0.cpp:34) [172]  (10.9 ns)

 <State 40>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty_65', kernel_stage0.cpp:34) on port 'gmem1' (kernel_stage0.cpp:34) [172]  (10.9 ns)

 <State 41>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty_65', kernel_stage0.cpp:34) on port 'gmem1' (kernel_stage0.cpp:34) [172]  (10.9 ns)

 <State 42>: 0ns
The critical path consists of the following:

 <State 43>: 0ns
The critical path consists of the following:

 <State 44>: 10.9ns
The critical path consists of the following:
	bus response operation ('empty_67', kernel_stage0.cpp:33) on port 'gmem2' (kernel_stage0.cpp:33) [178]  (10.9 ns)

 <State 45>: 10.9ns
The critical path consists of the following:
	bus response operation ('empty_67', kernel_stage0.cpp:33) on port 'gmem2' (kernel_stage0.cpp:33) [178]  (10.9 ns)

 <State 46>: 10.9ns
The critical path consists of the following:
	bus response operation ('empty_67', kernel_stage0.cpp:33) on port 'gmem2' (kernel_stage0.cpp:33) [178]  (10.9 ns)

 <State 47>: 10.9ns
The critical path consists of the following:
	bus response operation ('empty_67', kernel_stage0.cpp:33) on port 'gmem2' (kernel_stage0.cpp:33) [178]  (10.9 ns)

 <State 48>: 10.9ns
The critical path consists of the following:
	bus response operation ('empty_67', kernel_stage0.cpp:33) on port 'gmem2' (kernel_stage0.cpp:33) [178]  (10.9 ns)

 <State 49>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty_70', kernel_stage0.cpp:54) on port 'gmem2' (kernel_stage0.cpp:54) [184]  (10.9 ns)

 <State 50>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty_70', kernel_stage0.cpp:54) on port 'gmem2' (kernel_stage0.cpp:54) [184]  (10.9 ns)

 <State 51>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty_70', kernel_stage0.cpp:54) on port 'gmem2' (kernel_stage0.cpp:54) [184]  (10.9 ns)

 <State 52>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty_70', kernel_stage0.cpp:54) on port 'gmem2' (kernel_stage0.cpp:54) [184]  (10.9 ns)

 <State 53>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty_70', kernel_stage0.cpp:54) on port 'gmem2' (kernel_stage0.cpp:54) [184]  (10.9 ns)

 <State 54>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty_70', kernel_stage0.cpp:54) on port 'gmem2' (kernel_stage0.cpp:54) [184]  (10.9 ns)

 <State 55>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty_70', kernel_stage0.cpp:54) on port 'gmem2' (kernel_stage0.cpp:54) [184]  (10.9 ns)

 <State 56>: 1.09ns
The critical path consists of the following:
	'load' operation ('c', kernel_stage0.cpp:54) on local variable 'c' [188]  (0 ns)
	'add' operation ('add_ln54', kernel_stage0.cpp:54) [191]  (0.707 ns)
	'store' operation ('store_ln54', kernel_stage0.cpp:54) of variable 'add_ln54', kernel_stage0.cpp:54 on local variable 'c' [198]  (0.387 ns)

 <State 57>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_read', kernel_stage0.cpp:55) on port 'gmem2' (kernel_stage0.cpp:55) [195]  (10.9 ns)

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 10.9ns
The critical path consists of the following:
	bus response operation ('empty_72', kernel_stage0.cpp:53) on port 'gmem3' (kernel_stage0.cpp:53) [201]  (10.9 ns)

 <State 60>: 10.9ns
The critical path consists of the following:
	bus response operation ('empty_72', kernel_stage0.cpp:53) on port 'gmem3' (kernel_stage0.cpp:53) [201]  (10.9 ns)

 <State 61>: 10.9ns
The critical path consists of the following:
	bus response operation ('empty_72', kernel_stage0.cpp:53) on port 'gmem3' (kernel_stage0.cpp:53) [201]  (10.9 ns)

 <State 62>: 10.9ns
The critical path consists of the following:
	bus response operation ('empty_72', kernel_stage0.cpp:53) on port 'gmem3' (kernel_stage0.cpp:53) [201]  (10.9 ns)

 <State 63>: 10.9ns
The critical path consists of the following:
	bus response operation ('empty_72', kernel_stage0.cpp:53) on port 'gmem3' (kernel_stage0.cpp:53) [201]  (10.9 ns)

 <State 64>: 0ns
The critical path consists of the following:

 <State 65>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
