transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src {F:/FPGA/altera/DDS_KS/src/KS.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/UART_src {F:/FPGA/altera/DDS_KS/src/UART_src/rx_module_plus.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/UART_src {F:/FPGA/altera/DDS_KS/src/UART_src/judge.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/CRTL_src {F:/FPGA/altera/DDS_KS/src/CRTL_src/wave_select.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/DDS_src {F:/FPGA/altera/DDS_KS/src/DDS_src/dds_top.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/CRTL_src {F:/FPGA/altera/DDS_KS/src/CRTL_src/data_sel.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/DDS_src {F:/FPGA/altera/DDS_KS/src/DDS_src/delta_wave.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/DDS_src {F:/FPGA/altera/DDS_KS/src/DDS_src/squ_wave.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/DDS_src {F:/FPGA/altera/DDS_KS/src/DDS_src/sin_wave.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/DDS_src {F:/FPGA/altera/DDS_KS/src/DDS_src/up_xie_wave.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/DDS_src {F:/FPGA/altera/DDS_KS/src/DDS_src/down_xie_wave.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/DDS_src {F:/FPGA/altera/DDS_KS/src/DDS_src/noise_wave.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/DDS_src {F:/FPGA/altera/DDS_KS/src/DDS_src/sin_x_wave.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/DDS_src {F:/FPGA/altera/DDS_KS/src/DDS_src/addr_gen.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/IPcore/delta {F:/FPGA/altera/DDS_KS/src/IPcore/delta/delta_rom.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/IPcore/sin {F:/FPGA/altera/DDS_KS/src/IPcore/sin/sin_rom.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/IPcore/upxie {F:/FPGA/altera/DDS_KS/src/IPcore/upxie/upxie_rom.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/IPcore/downxie {F:/FPGA/altera/DDS_KS/src/IPcore/downxie/downxie_rom.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/IPcore/noise {F:/FPGA/altera/DDS_KS/src/IPcore/noise/noise_rom.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/IPcore/sinx_x {F:/FPGA/altera/DDS_KS/src/IPcore/sinx_x/sinx_x_rom.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/UART_src {F:/FPGA/altera/DDS_KS/src/UART_src/uart_top.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/CRTL_src {F:/FPGA/altera/DDS_KS/src/CRTL_src/canshu_ctrl.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/CRTL_src {F:/FPGA/altera/DDS_KS/src/CRTL_src/amp_ctrl.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/CRTL_src {F:/FPGA/altera/DDS_KS/src/CRTL_src/pha_ctrl.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/CRTL_src {F:/FPGA/altera/DDS_KS/src/CRTL_src/frq_ctrl.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/DATA_clac {F:/FPGA/altera/DDS_KS/src/DATA_clac/data_calc.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/CRTL_src {F:/FPGA/altera/DDS_KS/src/CRTL_src/duty_ctrl.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/IPcore/X100000 {F:/FPGA/altera/DDS_KS/src/IPcore/X100000/X100000.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/IPcore/X10000 {F:/FPGA/altera/DDS_KS/src/IPcore/X10000/X10000.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/IPcore/X1000 {F:/FPGA/altera/DDS_KS/src/IPcore/X1000/X1000.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/IPcore/X100 {F:/FPGA/altera/DDS_KS/src/IPcore/X100/X100.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/IPcore/X10 {F:/FPGA/altera/DDS_KS/src/IPcore/X10/X10.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/DATA_clac {F:/FPGA/altera/DDS_KS/src/DATA_clac/frq_calc.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/IPcore/frq_jisuan {F:/FPGA/altera/DDS_KS/src/IPcore/frq_jisuan/frq_jisuan.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/DATA_clac {F:/FPGA/altera/DDS_KS/src/DATA_clac/pha_calc.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/IPcore/pha_calc {F:/FPGA/altera/DDS_KS/src/IPcore/pha_calc/pha_jisuan.v}
vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/src/IPcore/duty_calc {F:/FPGA/altera/DDS_KS/src/IPcore/duty_calc/DIV50M.v}

vlog -vlog01compat -work work +incdir+F:/FPGA/altera/DDS_KS/simulation {F:/FPGA/altera/DDS_KS/simulation/tb_squ_wave.v}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_squ_wave

add wave *
view structure
view signals
run 1 sec
