{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1750731016030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750731016031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 23 23:10:15 2025 " "Processing started: Mon Jun 23 23:10:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750731016031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1750731016031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1750731016031 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1750731016449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_module-structural " "Found design unit 1: top_module-structural" {  } { { "top_module.vhd" "" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/top_module.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750731017279 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.vhd" "" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/top_module.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750731017279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750731017279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_comparator-rtl " "Found design unit 1: pwm_comparator-rtl" {  } { { "pwm_comparator.vhd" "" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/pwm_comparator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750731017301 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_comparator " "Found entity 1: pwm_comparator" {  } { { "pwm_comparator.vhd" "" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/pwm_comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750731017301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750731017301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequence_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frequence_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frequency_divider-rtl " "Found design unit 1: frequency_divider-rtl" {  } { { "frequence_divider.vhd" "" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/frequence_divider.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750731017311 ""} { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequence_divider.vhd" "" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/frequence_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750731017311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750731017311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangular_carrier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file triangular_carrier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triangular_carrier-rtl " "Found design unit 1: triangular_carrier-rtl" {  } { { "triangular_carrier.vhd" "" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/triangular_carrier.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750731017318 ""} { "Info" "ISGN_ENTITY_NAME" "1 triangular_carrier " "Found entity 1: triangular_carrier" {  } { { "triangular_carrier.vhd" "" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/triangular_carrier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750731017318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750731017318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinusoidal_modulators.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sinusoidal_modulators.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sinusoidal_modulators-rtl " "Found design unit 1: sinusoidal_modulators-rtl" {  } { { "sinusoidal_modulators.vhd" "" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/sinusoidal_modulators.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750731017330 ""} { "Info" "ISGN_ENTITY_NAME" "1 sinusoidal_modulators " "Found entity 1: sinusoidal_modulators" {  } { { "sinusoidal_modulators.vhd" "" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/sinusoidal_modulators.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750731017330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750731017330 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1750731017371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:freq_div_inst " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:freq_div_inst\"" {  } { { "top_module.vhd" "freq_div_inst" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/top_module.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750731017383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_carrier triangular_carrier:triangle_gen_inst " "Elaborating entity \"triangular_carrier\" for hierarchy \"triangular_carrier:triangle_gen_inst\"" {  } { { "top_module.vhd" "triangle_gen_inst" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/top_module.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750731017393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinusoidal_modulators sinusoidal_modulators:sine_gen_inst " "Elaborating entity \"sinusoidal_modulators\" for hierarchy \"sinusoidal_modulators:sine_gen_inst\"" {  } { { "top_module.vhd" "sine_gen_inst" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/top_module.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750731017402 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "NEGATIVE math_real.vhd(3004) " "VHDL Variable Declaration warning at math_real.vhd(3004): used initial value expression for variable \"NEGATIVE\" because variable was never assigned a value" {  } { { "ieee/math_real.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/math_real.vhd" 3004 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1750731017406 "|top_module|sinusoidal_modulators:sine_gen_inst"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "comp_a_inst comparison_block " "Node instance \"comp_a_inst\" instantiates undefined entity \"comparison_block\"" {  } { { "top_module.vhd" "comp_a_inst" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/top_module.vhd" 112 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750731017559 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "comp_b_inst comparison_block " "Node instance \"comp_b_inst\" instantiates undefined entity \"comparison_block\"" {  } { { "top_module.vhd" "comp_b_inst" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/top_module.vhd" 120 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750731017559 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "comp_c_inst comparison_block " "Node instance \"comp_c_inst\" instantiates undefined entity \"comparison_block\"" {  } { { "top_module.vhd" "comp_c_inst" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/top_module.vhd" 128 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750731017559 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750731017667 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 23 23:10:17 2025 " "Processing ended: Mon Jun 23 23:10:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750731017667 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750731017667 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750731017667 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750731017667 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750731018229 ""}
