// Seed: 116373014
module module_0;
  reg id_1 = 1;
  always
    if (id_1) begin
      #1 begin
        id_1 <= 1;
      end
      assign id_1 = id_1;
      id_1 = id_1;
    end else id_1 = 0;
  wire id_2;
endmodule
module module_1 (
    output uwire id_0,
    output tri1  id_1
);
  wire  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ;
  tri0 id_19 = 1;
  module_0();
endmodule
