ETRI 0.5um CMOS MPW Example: ALU8

Visit following blog page for more information,

https://fun-teaching-goodkook.blogspot.com/2023/12/etri-05um-cmos-std-cell-dk-alu8.html

* Note: Blog page is written in Korean. You may read via machine translation.

All open-source EDA tools used,

* Yosys, https://github.com/YosysHQ/yosys
* Verilator, https://github.com/verilator/verilator
* SystemC, https://github.com/accellera-official/systemc
* QFlow, https://github.com/RTimothyEdwards/qflow
* GrayWolf, https://github.com/rubund/graywolf
* QRouter, https://github.com/RTimothyEdwards/qrouter
* Magic, https://github.com/RTimothyEdwards/magic
* Netgen, https://github.com/RTimothyEdwards/netgen

Additionally, QuestaSim Intel FPGA Starter edition for netlist post-simulation.

Layout:
</br>
![ALU8_Layout](https://github.com/GoodKook/ETRI-0.5u-CMOS-MPW-DK-Example--ALU8/assets/162967523/9fc123c3-eae6-47b3-91f7-3a6604200bea)
