# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"C:/Users/Quanxin/Downloads/162c0-main/162c0-main/SD_Model/SD_initial.v" \
"C:/Users/Quanxin/Downloads/162c0-main/162c0-main/SD_Model/SD_model.v" \
"C:/Users/Quanxin/Downloads/162c0-main/162c0-main/SD_Model/SD_read.v" \
"C:/Users/Quanxin/Downloads/162c0-main/162c0-main/SD_Model/top.v" \
"C:/Users/Quanxin/Downloads/162c0-main/162c0-main/SD_Model/test_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
