<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>EDA Netlist Writer Messages</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<div class="messages"><ul><li class="info_message">Info: *******************************************************************</li><li class="info_message">Info: Running Quartus Prime EDA Netlist Writer<ul><li class="info_message">Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition</li><li class="info_message">Info: Copyright (C) 2017  Intel Corporation. All rights reserved.</li><li class="info_message">Info: Your use of Intel Corporation&apos;s design tools, logic functions </li><li class="info_message">Info: and other software and tools, and its AMPP partner logic </li><li class="info_message">Info: functions, and any output files from any of the foregoing </li><li class="info_message">Info: (including device programming or simulation files), and any </li><li class="info_message">Info: associated documentation or information are expressly subject </li><li class="info_message">Info: to the terms and conditions of the Intel Program License </li><li class="info_message">Info: Subscription Agreement, the Intel Quartus Prime License Agreement,</li><li class="info_message">Info: the Intel FPGA IP License Agreement, or other applicable license</li><li class="info_message">Info: agreement, including, without limitation, that your use is for</li><li class="info_message">Info: the sole purpose of programming logic devices manufactured by</li><li class="info_message">Info: Intel and sold by Intel or its authorized distributors.  Please</li><li class="info_message">Info: refer to the applicable agreement for further details.</li><li class="info_message">Info: Processing started: Fri Oct 19 14:24:06 2018</li></ul></li><li class="info_message">Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=/home/jrmmendes/Work/HDL/ConSequence/src/simulation/qsim/ consequence -c consequence</li><li class="info_message">Info (119006): Selected device EP4CE115F29C7 for design &quot;consequence&quot;</li><li class="warning_message">Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.</li><li class="info_message">Info (204019): Generated file consequence.vho in folder &quot;/home/jrmmendes/Work/HDL/ConSequence/src/simulation/qsim//&quot; for EDA simulation tool</li><li class="info_message">Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning<ul><li class="info_message">Info: Peak virtual memory: 1053 megabytes</li><li class="info_message">Info: Processing ended: Fri Oct 19 14:24:07 2018</li><li class="info_message">Info: Elapsed time: 00:00:01</li><li class="info_message">Info: Total CPU time (on all processors): 00:00:01</li></ul></li></ul></div>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
