<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="1377" height="957" x="263" y="119" />
 <generation path="" simulation="VERILOG" block_symbol_file="0" />
 <library expandedCategories="Project,Library,Existing IP Variants" />
</preferences>
