'grid_x': 'stream 1, gridDim= \(([0-9]*)'
'grid_y': 'stream 1, gridDim= \([0-9]*,([0-9]*)'
'grid_z': 'stream 1, gridDim= \([0-9]*,[0-9]*,([0-9]*)'
'block_x': 'stream 1, .*blockDim\s=\s\(([0-9]*),'
'block_y': 'stream 1, .*blockDim\s=\s\([0-9]*,([0-9])'
'block_z': 'stream 1, .*blockDim\s=\s\([0-9]*,[0-9]*,([0-9]*)'
'ctas/SM': 'Stream 1/1.*:\s(.*)\sctas/SM'
'runtime': 'gpu_tot_sim_cycle\[1\]\s*:\s*(.*)'
'instructions': 'gpu_tot_sim_insn\[1\]\s*:\s*(.*)'
'avg_mem_lat': 'averagemflatency\[1\]\s*=\s*(.*)'
'avg_core_to_l2': 'avg_icnt2mem_latency\[1\]\s*=\s*(.*)'
'avg_l2_to_core': 'avg_icnt2sh_latency\[1\]\s*=\s*(.*)'
'avg_mrq_latency': 'avg_mrq_latency\[1\]\s*=\s*(.*)'
'stall_core_ldst': 'gpgpu_n_stall_shd_mem\s*=\s*(.*)'
'stall_icnt_to_l2': 'gpu_stall_dramfull\s*=\s*(.*)'
'l2_rshr_entry_fail': 
  'L2_cache_stats_fail_breakdown\[GLOBAL_ACC_R\]\[MSHR_ENRTY_FAIL\]\s*=*\s(.*)'
'l2_rshr_merge_fail':
  'L2_cache_stats_fail_breakdown\[GLOBAL_ACC_R\]\[MSHR_MERGE_ENRTY_FAIL\]\s*=\s*(.*)'
'stall_l2_to_icnt': 'gpu_stall_icnt2sh\s*=\s*(.*)'
'l1D_miss_rate': 'L1D_total_cache_miss_rate\s*=\s*(.*)'
'l2_miss_rate': 'L2_total_cache_miss_rate\s*=\s*(.*)'
