Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Aplicatii/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_riscv_stud_behav xil_defaultlib.test_riscv_stud xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'RD_WB' [C:/Users/Farhad/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SEMESTRUL 1/CN2/Laborator 2/riscv/riscv/riscv.srcs/sim_1/new/test_riscv_stud.v:29]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'RD_WB' [C:/Users/Farhad/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SEMESTRUL 1/CN2/Laborator 2/riscv/riscv/riscv.srcs/sources_1/new/risc_v_if_id.v:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.pipe_if_id
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.risc_v_if_id
Compiling module xil_defaultlib.test_riscv_stud
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_riscv_stud_behav
