-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity estimate_ISI_encode is
generic (
    C_S_AXI_AXILITES_ADDR_WIDTH : INTEGER := 11;
    C_S_AXI_AXILITES_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    s_axi_AXILiteS_AWVALID : IN STD_LOGIC;
    s_axi_AXILiteS_AWREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_WVALID : IN STD_LOGIC;
    s_axi_AXILiteS_WREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH/8-1 downto 0);
    s_axi_AXILiteS_ARVALID : IN STD_LOGIC;
    s_axi_AXILiteS_ARREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_RVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_RREADY : IN STD_LOGIC;
    s_axi_AXILiteS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_AXILiteS_BVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_BREADY : IN STD_LOGIC;
    s_axi_AXILiteS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of estimate_ISI_encode is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "estimate_ISI_encode,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.242500,HLS_SYN_LAT=34,HLS_SYN_TPT=none,HLS_SYN_MEM=52,HLS_SYN_DSP=0,HLS_SYN_FF=2932,HLS_SYN_LUT=3969,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv64_B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv7_60 : STD_LOGIC_VECTOR (6 downto 0) := "1100000";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv12_2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv12_28 : STD_LOGIC_VECTOR (11 downto 0) := "000000101000";
    constant ap_const_lv12_190 : STD_LOGIC_VECTOR (11 downto 0) := "000110010000";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal inputs_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputs_0_ce0 : STD_LOGIC;
    signal inputs_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputs_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputs_1_ce0 : STD_LOGIC;
    signal inputs_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputs_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputs_2_ce0 : STD_LOGIC;
    signal inputs_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputs_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputs_3_ce0 : STD_LOGIC;
    signal inputs_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputs_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputs_4_ce0 : STD_LOGIC;
    signal inputs_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputs_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputs_5_ce0 : STD_LOGIC;
    signal inputs_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputs_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputs_6_ce0 : STD_LOGIC;
    signal inputs_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputs_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputs_7_ce0 : STD_LOGIC;
    signal inputs_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rem_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal rem_0_ce0 : STD_LOGIC;
    signal rem_0_we0 : STD_LOGIC;
    signal rem_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rem_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rem_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal rem_1_ce0 : STD_LOGIC;
    signal rem_1_we0 : STD_LOGIC;
    signal rem_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rem_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rem_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal rem_2_ce0 : STD_LOGIC;
    signal rem_2_we0 : STD_LOGIC;
    signal rem_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rem_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rem_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal rem_3_ce0 : STD_LOGIC;
    signal rem_3_we0 : STD_LOGIC;
    signal rem_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rem_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rem_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal rem_4_ce0 : STD_LOGIC;
    signal rem_4_we0 : STD_LOGIC;
    signal rem_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rem_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rem_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal rem_5_ce0 : STD_LOGIC;
    signal rem_5_we0 : STD_LOGIC;
    signal rem_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rem_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rem_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal rem_6_ce0 : STD_LOGIC;
    signal rem_6_we0 : STD_LOGIC;
    signal rem_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rem_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rem_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal rem_7_ce0 : STD_LOGIC;
    signal rem_7_we0 : STD_LOGIC;
    signal rem_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rem_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_0_ce0 : STD_LOGIC;
    signal output_0_we0 : STD_LOGIC;
    signal output_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_1_ce0 : STD_LOGIC;
    signal output_1_we0 : STD_LOGIC;
    signal output_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_2_ce0 : STD_LOGIC;
    signal output_2_we0 : STD_LOGIC;
    signal output_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_3_ce0 : STD_LOGIC;
    signal output_3_we0 : STD_LOGIC;
    signal output_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_4_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_4_ce0 : STD_LOGIC;
    signal output_4_we0 : STD_LOGIC;
    signal output_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_5_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_5_ce0 : STD_LOGIC;
    signal output_5_we0 : STD_LOGIC;
    signal output_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_6_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_6_ce0 : STD_LOGIC;
    signal output_6_we0 : STD_LOGIC;
    signal output_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_7_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_7_ce0 : STD_LOGIC;
    signal output_7_we0 : STD_LOGIC;
    signal output_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_0_0_reg_1534 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln17_fu_1545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_3787 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln18_fu_1561_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln18_reg_3791 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln18_reg_3791_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln17_fu_1573_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln17_reg_3859 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal trunc_ln301_fu_1579_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln301_reg_3864 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state3_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal trunc_ln301_reg_3864_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_1583_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_3868 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_3868_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_3872 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_16_reg_3872_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal rem_0_addr_reg_3877 : STD_LOGIC_VECTOR (3 downto 0);
    signal rem_0_addr_reg_3877_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_18_reg_3882 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln301_1_fu_1611_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln301_1_reg_3887 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln301_1_reg_3887_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_1615_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_3891 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_3891_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_3895 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_20_reg_3895_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal rem_1_addr_reg_3900 : STD_LOGIC_VECTOR (3 downto 0);
    signal rem_1_addr_reg_3900_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_22_reg_3905 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln301_2_fu_1643_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln301_2_reg_3910 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln301_2_reg_3910_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_1647_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_3914 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_3914_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_3918 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_24_reg_3918_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal rem_2_addr_reg_3923 : STD_LOGIC_VECTOR (3 downto 0);
    signal rem_2_addr_reg_3923_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_26_reg_3928 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln301_3_fu_1675_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln301_3_reg_3933 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln301_3_reg_3933_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_1679_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_3937 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_3937_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_3941 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_28_reg_3941_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal rem_3_addr_reg_3946 : STD_LOGIC_VECTOR (3 downto 0);
    signal rem_3_addr_reg_3946_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_30_reg_3951 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln301_4_fu_1707_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln301_4_reg_3956 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln301_4_reg_3956_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_1711_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_3960 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_3960_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_reg_3964 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_32_reg_3964_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal rem_4_addr_reg_3969 : STD_LOGIC_VECTOR (3 downto 0);
    signal rem_4_addr_reg_3969_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_34_reg_3974 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln301_5_fu_1739_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln301_5_reg_3979 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln301_5_reg_3979_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_1743_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_3983 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_3983_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_3987 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_36_reg_3987_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal rem_5_addr_reg_3992 : STD_LOGIC_VECTOR (3 downto 0);
    signal rem_5_addr_reg_3992_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_38_reg_3997 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln301_6_fu_1771_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln301_6_reg_4002 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln301_6_reg_4002_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_1775_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_4006 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_4006_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_4010 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_40_reg_4010_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal rem_6_addr_reg_4015 : STD_LOGIC_VECTOR (3 downto 0);
    signal rem_6_addr_reg_4015_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_42_reg_4020 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln301_7_fu_1803_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln301_7_reg_4025 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln301_7_reg_4025_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_1807_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_4029 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_4029_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_4033 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_44_reg_4033_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal rem_7_addr_reg_4038 : STD_LOGIC_VECTOR (3 downto 0);
    signal rem_7_addr_reg_4038_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_46_reg_4043 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln731_fu_1864_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln731_reg_4048 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1193_fu_1902_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln1193_reg_4053 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_fu_1916_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_reg_4058 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln703_1_fu_1932_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_1_reg_4063 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln731_1_fu_1967_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln731_1_reg_4068 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1193_1_fu_2005_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln1193_1_reg_4073 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_1_fu_2019_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_1_reg_4078 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln703_3_fu_2035_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_3_reg_4083 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln731_2_fu_2070_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln731_2_reg_4088 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1193_2_fu_2108_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln1193_2_reg_4093 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_2_fu_2122_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_2_reg_4098 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln703_5_fu_2138_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_5_reg_4103 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln731_3_fu_2173_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln731_3_reg_4108 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1193_3_fu_2211_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln1193_3_reg_4113 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_3_fu_2225_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_3_reg_4118 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln703_7_fu_2241_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_7_reg_4123 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_33_reg_4128 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln731_4_fu_2268_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln731_4_reg_4133 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1333_11_reg_4138 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln1333_4_reg_4145 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_37_reg_4152 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln731_5_fu_2315_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln731_5_reg_4157 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1333_12_reg_4162 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln1333_5_reg_4169 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_41_reg_4176 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln731_6_fu_2362_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln731_6_reg_4181 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1333_13_reg_4186 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln1333_6_reg_4193 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_45_reg_4200 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln731_7_fu_2409_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln731_7_reg_4205 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1333_14_reg_4210 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln1333_7_reg_4217 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_reg_4224 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_3_reg_4229 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_5_reg_4234 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_7_reg_4239 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1494_4_fu_2881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_reg_4244 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln703_9_fu_2896_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_9_reg_4249 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_5_fu_2952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_5_reg_4254 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln703_11_fu_2967_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_11_reg_4259 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_6_fu_3023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_6_reg_4264 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln703_13_fu_3038_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_13_reg_4269 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_7_fu_3094_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_7_reg_4274 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln703_15_fu_3109_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_15_reg_4279 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ISIquan_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_0_V_ce0 : STD_LOGIC;
    signal ISIquan_0_V_we0 : STD_LOGIC;
    signal ISIquan_0_V_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_0_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_0_V_ce1 : STD_LOGIC;
    signal ISIquan_0_V_we1 : STD_LOGIC;
    signal ISIquan_0_V_d1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_0_V_q1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_1_V_ce0 : STD_LOGIC;
    signal ISIquan_1_V_we0 : STD_LOGIC;
    signal ISIquan_1_V_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_1_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_1_V_ce1 : STD_LOGIC;
    signal ISIquan_1_V_we1 : STD_LOGIC;
    signal ISIquan_1_V_d1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_1_V_q1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_2_V_ce0 : STD_LOGIC;
    signal ISIquan_2_V_we0 : STD_LOGIC;
    signal ISIquan_2_V_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_2_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_2_V_ce1 : STD_LOGIC;
    signal ISIquan_2_V_we1 : STD_LOGIC;
    signal ISIquan_2_V_d1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_2_V_q1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_3_V_ce0 : STD_LOGIC;
    signal ISIquan_3_V_we0 : STD_LOGIC;
    signal ISIquan_3_V_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_3_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_3_V_ce1 : STD_LOGIC;
    signal ISIquan_3_V_we1 : STD_LOGIC;
    signal ISIquan_3_V_d1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_3_V_q1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_4_V_ce0 : STD_LOGIC;
    signal ISIquan_4_V_we0 : STD_LOGIC;
    signal ISIquan_4_V_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_4_V_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_4_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_4_V_ce1 : STD_LOGIC;
    signal ISIquan_4_V_q1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_5_V_ce0 : STD_LOGIC;
    signal ISIquan_5_V_we0 : STD_LOGIC;
    signal ISIquan_5_V_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_5_V_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_5_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_5_V_ce1 : STD_LOGIC;
    signal ISIquan_5_V_q1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_6_V_ce0 : STD_LOGIC;
    signal ISIquan_6_V_we0 : STD_LOGIC;
    signal ISIquan_6_V_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_6_V_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_6_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_6_V_ce1 : STD_LOGIC;
    signal ISIquan_6_V_q1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_7_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_7_V_ce0 : STD_LOGIC;
    signal ISIquan_7_V_we0 : STD_LOGIC;
    signal ISIquan_7_V_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_7_V_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_7_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISIquan_7_V_ce1 : STD_LOGIC;
    signal ISIquan_7_V_q1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_j_0_0_phi_fu_1538_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ISI_q_V_4_fu_3250_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISI_q_V_5_fu_3342_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISI_q_V_6_fu_3434_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ISI_q_V_7_fu_3526_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln50_6_fu_3535_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln50_6_8_fu_3703_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln50_6_1_fu_3556_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln50_6_9_fu_3724_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln50_6_2_fu_3577_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln50_6_s_fu_3745_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln50_6_3_fu_3598_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln50_6_10_fu_3766_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln_fu_1551_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_17_fu_1835_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln731_1_fu_1853_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln731_fu_1860_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1333_8_fu_1870_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln1_fu_1884_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln703_fu_1894_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln703_1_fu_1898_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_fu_1916_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1118_fu_1916_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln_fu_1845_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1333_fu_1922_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_fu_1926_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1333_8_fu_1880_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_21_fu_1938_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln731_3_fu_1956_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln731_1_fu_1963_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1333_9_fu_1973_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln1333_1_fu_1987_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln703_2_fu_1997_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln703_3_fu_2001_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_1_fu_2019_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1118_1_fu_2019_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln731_2_fu_1948_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1333_1_fu_2025_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_2_fu_2029_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1333_9_fu_1983_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_25_fu_2041_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln731_5_fu_2059_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln731_2_fu_2066_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1333_s_fu_2076_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln1333_2_fu_2090_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln703_4_fu_2100_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln703_5_fu_2104_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_2_fu_2122_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1118_2_fu_2122_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln731_4_fu_2051_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1333_2_fu_2128_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_4_fu_2132_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1333_10_fu_2086_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_29_fu_2144_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln731_7_fu_2162_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln731_3_fu_2169_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1333_10_fu_2179_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln1333_3_fu_2193_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln703_6_fu_2203_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln703_7_fu_2207_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_3_fu_2225_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1118_3_fu_2225_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln731_6_fu_2154_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1333_3_fu_2231_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_6_fu_2235_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1333_11_fu_2189_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal and_ln731_9_fu_2257_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln731_4_fu_2264_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal and_ln731_10_fu_2304_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln731_5_fu_2311_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal and_ln731_12_fu_2351_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln731_6_fu_2358_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal and_ln731_14_fu_2398_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln731_7_fu_2405_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1_fu_2440_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1494_fu_2447_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1494_fu_2451_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln1494_fu_2454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln731_fu_2435_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_fu_2460_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1495_fu_2477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_fu_2483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1495_fu_2499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1497_fu_2505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1495_fu_2519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1495_fu_2511_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln_i_fu_2489_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln728_1_fu_2539_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1494_1_fu_2546_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1494_1_fu_2550_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln1494_1_fu_2553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln731_1_fu_2534_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_1_fu_2559_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1495_1_fu_2576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_1_fu_2582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1495_1_fu_2598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1497_1_fu_2604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1495_1_fu_2618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1495_2_fu_2610_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln_i3_fu_2588_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln728_2_fu_2638_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1494_2_fu_2645_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1494_2_fu_2649_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln1494_2_fu_2652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln731_2_fu_2633_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_2_fu_2658_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1495_2_fu_2675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_2_fu_2681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1495_2_fu_2697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1497_2_fu_2703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1495_2_fu_2717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1495_4_fu_2709_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln_i1_fu_2687_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln728_3_fu_2737_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1494_3_fu_2744_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1494_3_fu_2748_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln1494_3_fu_2751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln731_3_fu_2732_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_3_fu_2757_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1495_3_fu_2774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_3_fu_2780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1495_3_fu_2796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1497_3_fu_2802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1495_3_fu_2816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1495_6_fu_2808_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln_i2_fu_2786_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln703_8_fu_2841_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln703_9_fu_2844_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_4_fu_2859_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1118_4_fu_2859_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln1193_4_fu_2847_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln728_4_fu_2865_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln1118_4_fu_2859_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1494_4_fu_2873_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1494_4_fu_2877_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal and_ln731_8_fu_2831_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1333_4_fu_2887_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_8_fu_2890_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1333_12_fu_2838_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln703_10_fu_2912_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln703_11_fu_2915_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_5_fu_2930_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1118_5_fu_2930_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln1193_5_fu_2918_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln728_5_fu_2936_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln1118_5_fu_2930_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1494_5_fu_2944_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1494_5_fu_2948_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal and_ln731_s_fu_2902_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1333_5_fu_2958_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_10_fu_2961_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1333_13_fu_2909_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln703_12_fu_2983_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln703_13_fu_2986_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_6_fu_3001_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1118_6_fu_3001_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln1193_6_fu_2989_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln728_6_fu_3007_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln1118_6_fu_3001_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1494_6_fu_3015_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1494_6_fu_3019_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal and_ln731_11_fu_2973_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1333_6_fu_3029_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_12_fu_3032_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1333_14_fu_2980_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln703_14_fu_3054_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln703_15_fu_3057_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_7_fu_3072_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1118_7_fu_3072_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln1193_7_fu_3060_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln728_7_fu_3078_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln1118_7_fu_3072_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1494_7_fu_3086_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1494_7_fu_3090_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal and_ln731_13_fu_3044_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1333_7_fu_3100_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln703_14_fu_3103_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1333_15_fu_3051_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_2_fu_3115_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_4_fu_3128_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_6_fu_3141_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_8_fu_3154_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal shl_ln731_4_fu_3167_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_4_fu_3172_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_9_fu_3178_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_fu_3188_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal icmp_ln1495_4_fu_3202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_4_fu_3208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1495_4_fu_3224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1497_4_fu_3230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1495_4_fu_3244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1495_8_fu_3236_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln_i4_fu_3214_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln731_5_fu_3259_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_5_fu_3264_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_10_fu_3270_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_11_fu_3280_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal icmp_ln1495_5_fu_3294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_5_fu_3300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1495_5_fu_3316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1497_5_fu_3322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1495_5_fu_3336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1495_10_fu_3328_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln_i5_fu_3306_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln731_6_fu_3351_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_6_fu_3356_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_12_fu_3362_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_13_fu_3372_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal icmp_ln1495_6_fu_3386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_6_fu_3392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1495_6_fu_3408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1497_6_fu_3414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1495_6_fu_3428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1495_12_fu_3420_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln_i6_fu_3398_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln731_7_fu_3443_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_7_fu_3448_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_14_fu_3454_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_15_fu_3464_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal icmp_ln1495_7_fu_3478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_7_fu_3484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1495_7_fu_3500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1497_7_fu_3506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1495_7_fu_3520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1495_14_fu_3512_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln_i7_fu_3490_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal mul_ln1118_1_fu_2019_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_1_fu_2019_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_2_fu_2122_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_2_fu_2122_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_3_fu_2225_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_3_fu_2225_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_4_fu_2859_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_4_fu_2859_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_5_fu_2930_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_5_fu_2930_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_6_fu_3001_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_6_fu_3001_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_7_fu_3072_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_7_fu_3072_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_fu_1916_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_fu_1916_p10 : STD_LOGIC_VECTOR (13 downto 0);

    component estimate_ISI_encode_ISIquan_0_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (3 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (3 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component estimate_ISI_encode_ISIquan_4_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (3 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component estimate_ISI_encode_AXILiteS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        inputs_0_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        inputs_0_ce0 : IN STD_LOGIC;
        inputs_0_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inputs_1_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        inputs_1_ce0 : IN STD_LOGIC;
        inputs_1_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inputs_2_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        inputs_2_ce0 : IN STD_LOGIC;
        inputs_2_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inputs_3_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        inputs_3_ce0 : IN STD_LOGIC;
        inputs_3_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inputs_4_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        inputs_4_ce0 : IN STD_LOGIC;
        inputs_4_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inputs_5_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        inputs_5_ce0 : IN STD_LOGIC;
        inputs_5_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inputs_6_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        inputs_6_ce0 : IN STD_LOGIC;
        inputs_6_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inputs_7_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        inputs_7_ce0 : IN STD_LOGIC;
        inputs_7_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rem_0_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        rem_0_ce0 : IN STD_LOGIC;
        rem_0_we0 : IN STD_LOGIC;
        rem_0_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        rem_0_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rem_1_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        rem_1_ce0 : IN STD_LOGIC;
        rem_1_we0 : IN STD_LOGIC;
        rem_1_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        rem_1_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rem_2_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        rem_2_ce0 : IN STD_LOGIC;
        rem_2_we0 : IN STD_LOGIC;
        rem_2_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        rem_2_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rem_3_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        rem_3_ce0 : IN STD_LOGIC;
        rem_3_we0 : IN STD_LOGIC;
        rem_3_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        rem_3_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rem_4_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        rem_4_ce0 : IN STD_LOGIC;
        rem_4_we0 : IN STD_LOGIC;
        rem_4_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        rem_4_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rem_5_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        rem_5_ce0 : IN STD_LOGIC;
        rem_5_we0 : IN STD_LOGIC;
        rem_5_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        rem_5_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rem_6_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        rem_6_ce0 : IN STD_LOGIC;
        rem_6_we0 : IN STD_LOGIC;
        rem_6_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        rem_6_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rem_7_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        rem_7_ce0 : IN STD_LOGIC;
        rem_7_we0 : IN STD_LOGIC;
        rem_7_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        rem_7_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_0_address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        output_0_ce0 : IN STD_LOGIC;
        output_0_we0 : IN STD_LOGIC;
        output_0_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_1_address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        output_1_ce0 : IN STD_LOGIC;
        output_1_we0 : IN STD_LOGIC;
        output_1_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_2_address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        output_2_ce0 : IN STD_LOGIC;
        output_2_we0 : IN STD_LOGIC;
        output_2_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_3_address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        output_3_ce0 : IN STD_LOGIC;
        output_3_we0 : IN STD_LOGIC;
        output_3_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_4_address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        output_4_ce0 : IN STD_LOGIC;
        output_4_we0 : IN STD_LOGIC;
        output_4_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_5_address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        output_5_ce0 : IN STD_LOGIC;
        output_5_we0 : IN STD_LOGIC;
        output_5_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_6_address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        output_6_ce0 : IN STD_LOGIC;
        output_6_we0 : IN STD_LOGIC;
        output_6_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_7_address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        output_7_ce0 : IN STD_LOGIC;
        output_7_we0 : IN STD_LOGIC;
        output_7_d0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    estimate_ISI_encode_AXILiteS_s_axi_U : component estimate_ISI_encode_AXILiteS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_AXILITES_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_AXILITES_DATA_WIDTH)
    port map (
        AWVALID => s_axi_AXILiteS_AWVALID,
        AWREADY => s_axi_AXILiteS_AWREADY,
        AWADDR => s_axi_AXILiteS_AWADDR,
        WVALID => s_axi_AXILiteS_WVALID,
        WREADY => s_axi_AXILiteS_WREADY,
        WDATA => s_axi_AXILiteS_WDATA,
        WSTRB => s_axi_AXILiteS_WSTRB,
        ARVALID => s_axi_AXILiteS_ARVALID,
        ARREADY => s_axi_AXILiteS_ARREADY,
        ARADDR => s_axi_AXILiteS_ARADDR,
        RVALID => s_axi_AXILiteS_RVALID,
        RREADY => s_axi_AXILiteS_RREADY,
        RDATA => s_axi_AXILiteS_RDATA,
        RRESP => s_axi_AXILiteS_RRESP,
        BVALID => s_axi_AXILiteS_BVALID,
        BREADY => s_axi_AXILiteS_BREADY,
        BRESP => s_axi_AXILiteS_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        inputs_0_address0 => inputs_0_address0,
        inputs_0_ce0 => inputs_0_ce0,
        inputs_0_q0 => inputs_0_q0,
        inputs_1_address0 => inputs_1_address0,
        inputs_1_ce0 => inputs_1_ce0,
        inputs_1_q0 => inputs_1_q0,
        inputs_2_address0 => inputs_2_address0,
        inputs_2_ce0 => inputs_2_ce0,
        inputs_2_q0 => inputs_2_q0,
        inputs_3_address0 => inputs_3_address0,
        inputs_3_ce0 => inputs_3_ce0,
        inputs_3_q0 => inputs_3_q0,
        inputs_4_address0 => inputs_4_address0,
        inputs_4_ce0 => inputs_4_ce0,
        inputs_4_q0 => inputs_4_q0,
        inputs_5_address0 => inputs_5_address0,
        inputs_5_ce0 => inputs_5_ce0,
        inputs_5_q0 => inputs_5_q0,
        inputs_6_address0 => inputs_6_address0,
        inputs_6_ce0 => inputs_6_ce0,
        inputs_6_q0 => inputs_6_q0,
        inputs_7_address0 => inputs_7_address0,
        inputs_7_ce0 => inputs_7_ce0,
        inputs_7_q0 => inputs_7_q0,
        rem_0_address0 => rem_0_address0,
        rem_0_ce0 => rem_0_ce0,
        rem_0_we0 => rem_0_we0,
        rem_0_d0 => rem_0_d0,
        rem_0_q0 => rem_0_q0,
        rem_1_address0 => rem_1_address0,
        rem_1_ce0 => rem_1_ce0,
        rem_1_we0 => rem_1_we0,
        rem_1_d0 => rem_1_d0,
        rem_1_q0 => rem_1_q0,
        rem_2_address0 => rem_2_address0,
        rem_2_ce0 => rem_2_ce0,
        rem_2_we0 => rem_2_we0,
        rem_2_d0 => rem_2_d0,
        rem_2_q0 => rem_2_q0,
        rem_3_address0 => rem_3_address0,
        rem_3_ce0 => rem_3_ce0,
        rem_3_we0 => rem_3_we0,
        rem_3_d0 => rem_3_d0,
        rem_3_q0 => rem_3_q0,
        rem_4_address0 => rem_4_address0,
        rem_4_ce0 => rem_4_ce0,
        rem_4_we0 => rem_4_we0,
        rem_4_d0 => rem_4_d0,
        rem_4_q0 => rem_4_q0,
        rem_5_address0 => rem_5_address0,
        rem_5_ce0 => rem_5_ce0,
        rem_5_we0 => rem_5_we0,
        rem_5_d0 => rem_5_d0,
        rem_5_q0 => rem_5_q0,
        rem_6_address0 => rem_6_address0,
        rem_6_ce0 => rem_6_ce0,
        rem_6_we0 => rem_6_we0,
        rem_6_d0 => rem_6_d0,
        rem_6_q0 => rem_6_q0,
        rem_7_address0 => rem_7_address0,
        rem_7_ce0 => rem_7_ce0,
        rem_7_we0 => rem_7_we0,
        rem_7_d0 => rem_7_d0,
        rem_7_q0 => rem_7_q0,
        output_0_address0 => output_0_address0,
        output_0_ce0 => output_0_ce0,
        output_0_we0 => output_0_we0,
        output_0_d0 => output_0_d0,
        output_1_address0 => output_1_address0,
        output_1_ce0 => output_1_ce0,
        output_1_we0 => output_1_we0,
        output_1_d0 => output_1_d0,
        output_2_address0 => output_2_address0,
        output_2_ce0 => output_2_ce0,
        output_2_we0 => output_2_we0,
        output_2_d0 => output_2_d0,
        output_3_address0 => output_3_address0,
        output_3_ce0 => output_3_ce0,
        output_3_we0 => output_3_we0,
        output_3_d0 => output_3_d0,
        output_4_address0 => output_4_address0,
        output_4_ce0 => output_4_ce0,
        output_4_we0 => output_4_we0,
        output_4_d0 => output_4_d0,
        output_5_address0 => output_5_address0,
        output_5_ce0 => output_5_ce0,
        output_5_we0 => output_5_we0,
        output_5_d0 => output_5_d0,
        output_6_address0 => output_6_address0,
        output_6_ce0 => output_6_ce0,
        output_6_we0 => output_6_we0,
        output_6_d0 => output_6_d0,
        output_7_address0 => output_7_address0,
        output_7_ce0 => output_7_ce0,
        output_7_we0 => output_7_we0,
        output_7_d0 => output_7_d0);

    ISIquan_0_V_U : component estimate_ISI_encode_ISIquan_0_V
    generic map (
        DataWidth => 4,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ISIquan_0_V_address0,
        ce0 => ISIquan_0_V_ce0,
        we0 => ISIquan_0_V_we0,
        d0 => ap_const_lv4_F,
        q0 => ISIquan_0_V_q0,
        address1 => ISIquan_0_V_address1,
        ce1 => ISIquan_0_V_ce1,
        we1 => ISIquan_0_V_we1,
        d1 => ISIquan_0_V_d1,
        q1 => ISIquan_0_V_q1);

    ISIquan_1_V_U : component estimate_ISI_encode_ISIquan_0_V
    generic map (
        DataWidth => 4,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ISIquan_1_V_address0,
        ce0 => ISIquan_1_V_ce0,
        we0 => ISIquan_1_V_we0,
        d0 => ap_const_lv4_F,
        q0 => ISIquan_1_V_q0,
        address1 => ISIquan_1_V_address1,
        ce1 => ISIquan_1_V_ce1,
        we1 => ISIquan_1_V_we1,
        d1 => ISIquan_1_V_d1,
        q1 => ISIquan_1_V_q1);

    ISIquan_2_V_U : component estimate_ISI_encode_ISIquan_0_V
    generic map (
        DataWidth => 4,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ISIquan_2_V_address0,
        ce0 => ISIquan_2_V_ce0,
        we0 => ISIquan_2_V_we0,
        d0 => ap_const_lv4_F,
        q0 => ISIquan_2_V_q0,
        address1 => ISIquan_2_V_address1,
        ce1 => ISIquan_2_V_ce1,
        we1 => ISIquan_2_V_we1,
        d1 => ISIquan_2_V_d1,
        q1 => ISIquan_2_V_q1);

    ISIquan_3_V_U : component estimate_ISI_encode_ISIquan_0_V
    generic map (
        DataWidth => 4,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ISIquan_3_V_address0,
        ce0 => ISIquan_3_V_ce0,
        we0 => ISIquan_3_V_we0,
        d0 => ap_const_lv4_F,
        q0 => ISIquan_3_V_q0,
        address1 => ISIquan_3_V_address1,
        ce1 => ISIquan_3_V_ce1,
        we1 => ISIquan_3_V_we1,
        d1 => ISIquan_3_V_d1,
        q1 => ISIquan_3_V_q1);

    ISIquan_4_V_U : component estimate_ISI_encode_ISIquan_4_V
    generic map (
        DataWidth => 4,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ISIquan_4_V_address0,
        ce0 => ISIquan_4_V_ce0,
        we0 => ISIquan_4_V_we0,
        d0 => ISIquan_4_V_d0,
        q0 => ISIquan_4_V_q0,
        address1 => ISIquan_4_V_address1,
        ce1 => ISIquan_4_V_ce1,
        q1 => ISIquan_4_V_q1);

    ISIquan_5_V_U : component estimate_ISI_encode_ISIquan_4_V
    generic map (
        DataWidth => 4,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ISIquan_5_V_address0,
        ce0 => ISIquan_5_V_ce0,
        we0 => ISIquan_5_V_we0,
        d0 => ISIquan_5_V_d0,
        q0 => ISIquan_5_V_q0,
        address1 => ISIquan_5_V_address1,
        ce1 => ISIquan_5_V_ce1,
        q1 => ISIquan_5_V_q1);

    ISIquan_6_V_U : component estimate_ISI_encode_ISIquan_4_V
    generic map (
        DataWidth => 4,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ISIquan_6_V_address0,
        ce0 => ISIquan_6_V_ce0,
        we0 => ISIquan_6_V_we0,
        d0 => ISIquan_6_V_d0,
        q0 => ISIquan_6_V_q0,
        address1 => ISIquan_6_V_address1,
        ce1 => ISIquan_6_V_ce1,
        q1 => ISIquan_6_V_q1);

    ISIquan_7_V_U : component estimate_ISI_encode_ISIquan_4_V
    generic map (
        DataWidth => 4,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ISIquan_7_V_address0,
        ce0 => ISIquan_7_V_ce0,
        we0 => ISIquan_7_V_we0,
        d0 => ISIquan_7_V_d0,
        q0 => ISIquan_7_V_q0,
        address1 => ISIquan_7_V_address1,
        ce1 => ISIquan_7_V_ce1,
        q1 => ISIquan_7_V_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    j_0_0_reg_1534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln17_reg_3787 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                j_0_0_reg_1534 <= add_ln17_reg_3859;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                j_0_0_reg_1534 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln17_fu_1545_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln17_reg_3859 <= add_ln17_fu_1573_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_35_reg_3960 = ap_const_lv1_1) and (trunc_ln301_4_reg_3956 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                icmp_ln1494_4_reg_4244 <= icmp_ln1494_4_fu_2881_p2;
                sub_ln703_9_reg_4249 <= sub_ln703_9_fu_2896_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_39_reg_3983 = ap_const_lv1_1) and (trunc_ln301_5_reg_3979 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                icmp_ln1494_5_reg_4254 <= icmp_ln1494_5_fu_2952_p2;
                sub_ln703_11_reg_4259 <= sub_ln703_11_fu_2967_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_43_reg_4006 = ap_const_lv1_1) and (trunc_ln301_6_reg_4002 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                icmp_ln1494_6_reg_4264 <= icmp_ln1494_6_fu_3023_p2;
                sub_ln703_13_reg_4269 <= sub_ln703_13_fu_3038_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_reg_4029 = ap_const_lv1_1) and (trunc_ln301_7_reg_4025 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                icmp_ln1494_7_reg_4274 <= icmp_ln1494_7_fu_3094_p2;
                sub_ln703_15_reg_4279 <= sub_ln703_15_fu_3109_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln17_reg_3787 <= icmp_ln17_fu_1545_p2;
                    zext_ln18_reg_3791_pp0_iter1_reg(3 downto 0) <= zext_ln18_reg_3791(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_23_reg_3891 = ap_const_lv1_1) and (trunc_ln301_1_reg_3887 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mul_ln1118_1_reg_4078 <= mul_ln1118_1_fu_2019_p2;
                sub_ln1193_1_reg_4073 <= sub_ln1193_1_fu_2005_p2;
                sub_ln703_3_reg_4083 <= sub_ln703_3_fu_2035_p2;
                sub_ln731_1_reg_4068 <= sub_ln731_1_fu_1967_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_27_reg_3914 = ap_const_lv1_1) and (trunc_ln301_2_reg_3910 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mul_ln1118_2_reg_4098 <= mul_ln1118_2_fu_2122_p2;
                sub_ln1193_2_reg_4093 <= sub_ln1193_2_fu_2108_p2;
                sub_ln703_5_reg_4103 <= sub_ln703_5_fu_2138_p2;
                sub_ln731_2_reg_4088 <= sub_ln731_2_fu_2070_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_31_reg_3937 = ap_const_lv1_1) and (trunc_ln301_3_reg_3933 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mul_ln1118_3_reg_4118 <= mul_ln1118_3_fu_2225_p2;
                sub_ln1193_3_reg_4113 <= sub_ln1193_3_fu_2211_p2;
                sub_ln703_7_reg_4123 <= sub_ln703_7_fu_2241_p2;
                sub_ln731_3_reg_4108 <= sub_ln731_3_fu_2173_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_19_reg_3868 = ap_const_lv1_1) and (trunc_ln301_reg_3864 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mul_ln1118_reg_4058 <= mul_ln1118_fu_1916_p2;
                sub_ln1193_reg_4053 <= sub_ln1193_fu_1902_p2;
                sub_ln703_1_reg_4063 <= sub_ln703_1_fu_1932_p2;
                sub_ln731_reg_4048 <= sub_ln731_fu_1864_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_19_fu_1583_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln301_fu_1579_p1 = ap_const_lv1_1) and (icmp_ln17_reg_3787 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                rem_0_addr_reg_3877 <= zext_ln18_reg_3791(4 - 1 downto 0);
                tmp_16_reg_3872 <= inputs_0_q0(21 downto 3);
                tmp_18_reg_3882 <= inputs_0_q0(13 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                rem_0_addr_reg_3877_pp0_iter1_reg <= rem_0_addr_reg_3877;
                rem_1_addr_reg_3900_pp0_iter1_reg <= rem_1_addr_reg_3900;
                rem_2_addr_reg_3923_pp0_iter1_reg <= rem_2_addr_reg_3923;
                rem_3_addr_reg_3946_pp0_iter1_reg <= rem_3_addr_reg_3946;
                rem_4_addr_reg_3969_pp0_iter1_reg <= rem_4_addr_reg_3969;
                rem_5_addr_reg_3992_pp0_iter1_reg <= rem_5_addr_reg_3992;
                rem_6_addr_reg_4015_pp0_iter1_reg <= rem_6_addr_reg_4015;
                rem_7_addr_reg_4038_pp0_iter1_reg <= rem_7_addr_reg_4038;
                tmp_16_reg_3872_pp0_iter1_reg <= tmp_16_reg_3872;
                tmp_19_reg_3868_pp0_iter1_reg <= tmp_19_reg_3868;
                tmp_20_reg_3895_pp0_iter1_reg <= tmp_20_reg_3895;
                tmp_23_reg_3891_pp0_iter1_reg <= tmp_23_reg_3891;
                tmp_24_reg_3918_pp0_iter1_reg <= tmp_24_reg_3918;
                tmp_27_reg_3914_pp0_iter1_reg <= tmp_27_reg_3914;
                tmp_28_reg_3941_pp0_iter1_reg <= tmp_28_reg_3941;
                tmp_31_reg_3937_pp0_iter1_reg <= tmp_31_reg_3937;
                tmp_32_reg_3964_pp0_iter1_reg <= tmp_32_reg_3964;
                tmp_35_reg_3960_pp0_iter1_reg <= tmp_35_reg_3960;
                tmp_36_reg_3987_pp0_iter1_reg <= tmp_36_reg_3987;
                tmp_39_reg_3983_pp0_iter1_reg <= tmp_39_reg_3983;
                tmp_40_reg_4010_pp0_iter1_reg <= tmp_40_reg_4010;
                tmp_43_reg_4006_pp0_iter1_reg <= tmp_43_reg_4006;
                tmp_44_reg_4033_pp0_iter1_reg <= tmp_44_reg_4033;
                tmp_47_reg_4029_pp0_iter1_reg <= tmp_47_reg_4029;
                trunc_ln301_1_reg_3887_pp0_iter1_reg <= trunc_ln301_1_reg_3887;
                trunc_ln301_2_reg_3910_pp0_iter1_reg <= trunc_ln301_2_reg_3910;
                trunc_ln301_3_reg_3933_pp0_iter1_reg <= trunc_ln301_3_reg_3933;
                trunc_ln301_4_reg_3956_pp0_iter1_reg <= trunc_ln301_4_reg_3956;
                trunc_ln301_5_reg_3979_pp0_iter1_reg <= trunc_ln301_5_reg_3979;
                trunc_ln301_6_reg_4002_pp0_iter1_reg <= trunc_ln301_6_reg_4002;
                trunc_ln301_7_reg_4025_pp0_iter1_reg <= trunc_ln301_7_reg_4025;
                trunc_ln301_reg_3864_pp0_iter1_reg <= trunc_ln301_reg_3864;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_23_fu_1615_p3 = ap_const_lv1_1) and (trunc_ln301_1_fu_1611_p1 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln17_reg_3787 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                rem_1_addr_reg_3900 <= zext_ln18_reg_3791(4 - 1 downto 0);
                tmp_20_reg_3895 <= inputs_1_q0(21 downto 3);
                tmp_22_reg_3905 <= inputs_1_q0(13 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_27_fu_1647_p3 = ap_const_lv1_1) and (trunc_ln301_2_fu_1643_p1 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln17_reg_3787 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                rem_2_addr_reg_3923 <= zext_ln18_reg_3791(4 - 1 downto 0);
                tmp_24_reg_3918 <= inputs_2_q0(21 downto 3);
                tmp_26_reg_3928 <= inputs_2_q0(13 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_31_fu_1679_p3 = ap_const_lv1_1) and (trunc_ln301_3_fu_1675_p1 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln17_reg_3787 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                rem_3_addr_reg_3946 <= zext_ln18_reg_3791(4 - 1 downto 0);
                tmp_28_reg_3941 <= inputs_3_q0(21 downto 3);
                tmp_30_reg_3951 <= inputs_3_q0(13 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_35_fu_1711_p3 = ap_const_lv1_1) and (trunc_ln301_4_fu_1707_p1 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln17_reg_3787 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                rem_4_addr_reg_3969 <= zext_ln18_reg_3791(4 - 1 downto 0);
                tmp_32_reg_3964 <= inputs_4_q0(21 downto 3);
                tmp_34_reg_3974 <= inputs_4_q0(13 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_39_fu_1743_p3 = ap_const_lv1_1) and (trunc_ln301_5_fu_1739_p1 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln17_reg_3787 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                rem_5_addr_reg_3992 <= zext_ln18_reg_3791(4 - 1 downto 0);
                tmp_36_reg_3987 <= inputs_5_q0(21 downto 3);
                tmp_38_reg_3997 <= inputs_5_q0(13 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_43_fu_1775_p3 = ap_const_lv1_1) and (trunc_ln301_6_fu_1771_p1 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln17_reg_3787 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                rem_6_addr_reg_4015 <= zext_ln18_reg_3791(4 - 1 downto 0);
                tmp_40_reg_4010 <= inputs_6_q0(21 downto 3);
                tmp_42_reg_4020 <= inputs_6_q0(13 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_fu_1807_p3 = ap_const_lv1_1) and (trunc_ln301_7_fu_1803_p1 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln17_reg_3787 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                rem_7_addr_reg_4038 <= zext_ln18_reg_3791(4 - 1 downto 0);
                tmp_44_reg_4033 <= inputs_7_q0(21 downto 3);
                tmp_46_reg_4043 <= inputs_7_q0(13 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_35_reg_3960 = ap_const_lv1_1) and (trunc_ln301_4_reg_3956 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                sub_ln731_4_reg_4133 <= sub_ln731_4_fu_2268_p2;
                tmp_33_reg_4128 <= rem_4_q0(29 downto 20);
                trunc_ln1333_11_reg_4138 <= sub_ln731_4_fu_2268_p2(9 downto 3);
                trunc_ln1333_4_reg_4145 <= rem_4_q0(29 downto 23);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_39_reg_3983 = ap_const_lv1_1) and (trunc_ln301_5_reg_3979 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                sub_ln731_5_reg_4157 <= sub_ln731_5_fu_2315_p2;
                tmp_37_reg_4152 <= rem_5_q0(29 downto 20);
                trunc_ln1333_12_reg_4162 <= sub_ln731_5_fu_2315_p2(9 downto 3);
                trunc_ln1333_5_reg_4169 <= rem_5_q0(29 downto 23);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_43_reg_4006 = ap_const_lv1_1) and (trunc_ln301_6_reg_4002 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                sub_ln731_6_reg_4181 <= sub_ln731_6_fu_2362_p2;
                tmp_41_reg_4176 <= rem_6_q0(29 downto 20);
                trunc_ln1333_13_reg_4186 <= sub_ln731_6_fu_2362_p2(9 downto 3);
                trunc_ln1333_6_reg_4193 <= rem_6_q0(29 downto 23);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_reg_4029 = ap_const_lv1_1) and (trunc_ln301_7_reg_4025 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                sub_ln731_7_reg_4205 <= sub_ln731_7_fu_2409_p2;
                tmp_45_reg_4200 <= rem_7_q0(29 downto 20);
                trunc_ln1333_14_reg_4210 <= sub_ln731_7_fu_2409_p2(9 downto 3);
                trunc_ln1333_7_reg_4217 <= rem_7_q0(29 downto 23);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln17_reg_3787 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_19_reg_3868 <= inputs_0_q0(1 downto 1);
                tmp_23_reg_3891 <= inputs_1_q0(1 downto 1);
                tmp_27_reg_3914 <= inputs_2_q0(1 downto 1);
                tmp_31_reg_3937 <= inputs_3_q0(1 downto 1);
                tmp_35_reg_3960 <= inputs_4_q0(1 downto 1);
                tmp_39_reg_3983 <= inputs_5_q0(1 downto 1);
                tmp_43_reg_4006 <= inputs_6_q0(1 downto 1);
                tmp_47_reg_4029 <= inputs_7_q0(1 downto 1);
                trunc_ln301_1_reg_3887 <= trunc_ln301_1_fu_1611_p1;
                trunc_ln301_2_reg_3910 <= trunc_ln301_2_fu_1643_p1;
                trunc_ln301_3_reg_3933 <= trunc_ln301_3_fu_1675_p1;
                trunc_ln301_4_reg_3956 <= trunc_ln301_4_fu_1707_p1;
                trunc_ln301_5_reg_3979 <= trunc_ln301_5_fu_1739_p1;
                trunc_ln301_6_reg_4002 <= trunc_ln301_6_fu_1771_p1;
                trunc_ln301_7_reg_4025 <= trunc_ln301_7_fu_1803_p1;
                trunc_ln301_reg_3864 <= trunc_ln301_fu_1579_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_19_reg_3868 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln301_reg_3864 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_1_reg_4224 <= select_ln1494_fu_2460_p3(11 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_23_reg_3891 = ap_const_lv1_1) and (trunc_ln301_1_reg_3887 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_3_reg_4229 <= select_ln1494_1_fu_2559_p3(11 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_27_reg_3914 = ap_const_lv1_1) and (trunc_ln301_2_reg_3910 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_5_reg_4234 <= select_ln1494_2_fu_2658_p3(11 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_31_reg_3937 = ap_const_lv1_1) and (trunc_ln301_3_reg_3933 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_7_reg_4239 <= select_ln1494_3_fu_2757_p3(11 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln17_fu_1545_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    zext_ln18_reg_3791(3 downto 0) <= zext_ln18_fu_1561_p1(3 downto 0);
            end if;
        end if;
    end process;
    zext_ln18_reg_3791(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    zext_ln18_reg_3791_pp0_iter1_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln17_fu_1545_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_block_pp0_stage1_subdone, ap_enable_reg_pp0_iter2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln17_fu_1545_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln17_fu_1545_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    ISI_q_V_4_fu_3250_p3 <= 
        select_ln1495_8_fu_3236_p3 when (or_ln1495_4_fu_3244_p2(0) = '1') else 
        trunc_ln_i4_fu_3214_p4;
    ISI_q_V_5_fu_3342_p3 <= 
        select_ln1495_10_fu_3328_p3 when (or_ln1495_5_fu_3336_p2(0) = '1') else 
        trunc_ln_i5_fu_3306_p4;
    ISI_q_V_6_fu_3434_p3 <= 
        select_ln1495_12_fu_3420_p3 when (or_ln1495_6_fu_3428_p2(0) = '1') else 
        trunc_ln_i6_fu_3398_p4;
    ISI_q_V_7_fu_3526_p3 <= 
        select_ln1495_14_fu_3512_p3 when (or_ln1495_7_fu_3520_p2(0) = '1') else 
        trunc_ln_i7_fu_3490_p4;

    ISIquan_0_V_address0_assign_proc : process(zext_ln18_reg_3791, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_block_pp0_stage1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ISIquan_0_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ISIquan_0_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ISIquan_0_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ISIquan_0_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ISIquan_0_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ISIquan_0_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ISIquan_0_V_address0 <= zext_ln18_reg_3791(4 - 1 downto 0);
        else 
            ISIquan_0_V_address0 <= "XXXX";
        end if; 
    end process;


    ISIquan_0_V_address1_assign_proc : process(zext_ln18_reg_3791_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_enable_reg_pp0_iter1, ap_block_pp0_stage1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ISIquan_0_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ISIquan_0_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ISIquan_0_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ISIquan_0_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ISIquan_0_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ISIquan_0_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ISIquan_0_V_address1 <= zext_ln18_reg_3791_pp0_iter1_reg(4 - 1 downto 0);
        else 
            ISIquan_0_V_address1 <= "XXXX";
        end if; 
    end process;


    ISIquan_0_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            ISIquan_0_V_ce0 <= ap_const_logic_1;
        else 
            ISIquan_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ISIquan_0_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            ISIquan_0_V_ce1 <= ap_const_logic_1;
        else 
            ISIquan_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    ISIquan_0_V_d1 <= 
        select_ln1495_fu_2511_p3 when (or_ln1495_fu_2519_p2(0) = '1') else 
        trunc_ln_i_fu_2489_p4;

    ISIquan_0_V_we0_assign_proc : process(icmp_ln17_reg_3787, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, tmp_19_fu_1583_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_19_fu_1583_p3 = ap_const_lv1_0) and (icmp_ln17_reg_3787 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ISIquan_0_V_we0 <= ap_const_logic_1;
        else 
            ISIquan_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ISIquan_0_V_we1_assign_proc : process(trunc_ln301_reg_3864, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, tmp_19_reg_3868, ap_enable_reg_pp0_iter1)
    begin
        if (((tmp_19_reg_3868 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln301_reg_3864 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ISIquan_0_V_we1 <= ap_const_logic_1;
        else 
            ISIquan_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ISIquan_1_V_address0_assign_proc : process(zext_ln18_reg_3791, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_block_pp0_stage1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ISIquan_1_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ISIquan_1_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ISIquan_1_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ISIquan_1_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ISIquan_1_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ISIquan_1_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ISIquan_1_V_address0 <= zext_ln18_reg_3791(4 - 1 downto 0);
        else 
            ISIquan_1_V_address0 <= "XXXX";
        end if; 
    end process;


    ISIquan_1_V_address1_assign_proc : process(zext_ln18_reg_3791_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_enable_reg_pp0_iter1, ap_block_pp0_stage1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ISIquan_1_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ISIquan_1_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ISIquan_1_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ISIquan_1_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ISIquan_1_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ISIquan_1_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ISIquan_1_V_address1 <= zext_ln18_reg_3791_pp0_iter1_reg(4 - 1 downto 0);
        else 
            ISIquan_1_V_address1 <= "XXXX";
        end if; 
    end process;


    ISIquan_1_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            ISIquan_1_V_ce0 <= ap_const_logic_1;
        else 
            ISIquan_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ISIquan_1_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            ISIquan_1_V_ce1 <= ap_const_logic_1;
        else 
            ISIquan_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    ISIquan_1_V_d1 <= 
        select_ln1495_2_fu_2610_p3 when (or_ln1495_1_fu_2618_p2(0) = '1') else 
        trunc_ln_i3_fu_2588_p4;

    ISIquan_1_V_we0_assign_proc : process(icmp_ln17_reg_3787, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, tmp_23_fu_1615_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_23_fu_1615_p3 = ap_const_lv1_0) and (icmp_ln17_reg_3787 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ISIquan_1_V_we0 <= ap_const_logic_1;
        else 
            ISIquan_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ISIquan_1_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, trunc_ln301_1_reg_3887, tmp_23_reg_3891, ap_enable_reg_pp0_iter1)
    begin
        if (((tmp_23_reg_3891 = ap_const_lv1_1) and (trunc_ln301_1_reg_3887 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ISIquan_1_V_we1 <= ap_const_logic_1;
        else 
            ISIquan_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ISIquan_2_V_address0_assign_proc : process(zext_ln18_reg_3791, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_block_pp0_stage1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ISIquan_2_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ISIquan_2_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ISIquan_2_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ISIquan_2_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ISIquan_2_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ISIquan_2_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ISIquan_2_V_address0 <= zext_ln18_reg_3791(4 - 1 downto 0);
        else 
            ISIquan_2_V_address0 <= "XXXX";
        end if; 
    end process;


    ISIquan_2_V_address1_assign_proc : process(zext_ln18_reg_3791_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_enable_reg_pp0_iter1, ap_block_pp0_stage1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ISIquan_2_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ISIquan_2_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ISIquan_2_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ISIquan_2_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ISIquan_2_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ISIquan_2_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ISIquan_2_V_address1 <= zext_ln18_reg_3791_pp0_iter1_reg(4 - 1 downto 0);
        else 
            ISIquan_2_V_address1 <= "XXXX";
        end if; 
    end process;


    ISIquan_2_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            ISIquan_2_V_ce0 <= ap_const_logic_1;
        else 
            ISIquan_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ISIquan_2_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            ISIquan_2_V_ce1 <= ap_const_logic_1;
        else 
            ISIquan_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    ISIquan_2_V_d1 <= 
        select_ln1495_4_fu_2709_p3 when (or_ln1495_2_fu_2717_p2(0) = '1') else 
        trunc_ln_i1_fu_2687_p4;

    ISIquan_2_V_we0_assign_proc : process(icmp_ln17_reg_3787, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, tmp_27_fu_1647_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_27_fu_1647_p3 = ap_const_lv1_0) and (icmp_ln17_reg_3787 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ISIquan_2_V_we0 <= ap_const_logic_1;
        else 
            ISIquan_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ISIquan_2_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, trunc_ln301_2_reg_3910, tmp_27_reg_3914, ap_enable_reg_pp0_iter1)
    begin
        if (((tmp_27_reg_3914 = ap_const_lv1_1) and (trunc_ln301_2_reg_3910 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ISIquan_2_V_we1 <= ap_const_logic_1;
        else 
            ISIquan_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ISIquan_3_V_address0_assign_proc : process(zext_ln18_reg_3791, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_block_pp0_stage1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ISIquan_3_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ISIquan_3_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ISIquan_3_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ISIquan_3_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ISIquan_3_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ISIquan_3_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ISIquan_3_V_address0 <= zext_ln18_reg_3791(4 - 1 downto 0);
        else 
            ISIquan_3_V_address0 <= "XXXX";
        end if; 
    end process;


    ISIquan_3_V_address1_assign_proc : process(zext_ln18_reg_3791_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_enable_reg_pp0_iter1, ap_block_pp0_stage1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ISIquan_3_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ISIquan_3_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ISIquan_3_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ISIquan_3_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ISIquan_3_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ISIquan_3_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ISIquan_3_V_address1 <= zext_ln18_reg_3791_pp0_iter1_reg(4 - 1 downto 0);
        else 
            ISIquan_3_V_address1 <= "XXXX";
        end if; 
    end process;


    ISIquan_3_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            ISIquan_3_V_ce0 <= ap_const_logic_1;
        else 
            ISIquan_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ISIquan_3_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            ISIquan_3_V_ce1 <= ap_const_logic_1;
        else 
            ISIquan_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    ISIquan_3_V_d1 <= 
        select_ln1495_6_fu_2808_p3 when (or_ln1495_3_fu_2816_p2(0) = '1') else 
        trunc_ln_i2_fu_2786_p4;

    ISIquan_3_V_we0_assign_proc : process(icmp_ln17_reg_3787, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, tmp_31_fu_1679_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_31_fu_1679_p3 = ap_const_lv1_0) and (icmp_ln17_reg_3787 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ISIquan_3_V_we0 <= ap_const_logic_1;
        else 
            ISIquan_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ISIquan_3_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, trunc_ln301_3_reg_3933, tmp_31_reg_3937, ap_enable_reg_pp0_iter1)
    begin
        if (((tmp_31_reg_3937 = ap_const_lv1_1) and (trunc_ln301_3_reg_3933 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ISIquan_3_V_we1 <= ap_const_logic_1;
        else 
            ISIquan_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ISIquan_4_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, zext_ln18_reg_3791, zext_ln18_reg_3791_pp0_iter1_reg, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ISIquan_4_V_address0 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ISIquan_4_V_address0 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ISIquan_4_V_address0 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ISIquan_4_V_address0 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ISIquan_4_V_address0 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ISIquan_4_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ISIquan_4_V_address0 <= zext_ln18_reg_3791_pp0_iter1_reg(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ISIquan_4_V_address0 <= zext_ln18_reg_3791(4 - 1 downto 0);
        else 
            ISIquan_4_V_address0 <= "XXXX";
        end if; 
    end process;


    ISIquan_4_V_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ISIquan_4_V_address1 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ISIquan_4_V_address1 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ISIquan_4_V_address1 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ISIquan_4_V_address1 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ISIquan_4_V_address1 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ISIquan_4_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            ISIquan_4_V_address1 <= "XXXX";
        end if; 
    end process;


    ISIquan_4_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ISIquan_4_V_ce0 <= ap_const_logic_1;
        else 
            ISIquan_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ISIquan_4_V_ce1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ISIquan_4_V_ce1 <= ap_const_logic_1;
        else 
            ISIquan_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ISIquan_4_V_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage1, ISI_q_V_4_fu_3250_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ISIquan_4_V_d0 <= ISI_q_V_4_fu_3250_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ISIquan_4_V_d0 <= ap_const_lv4_F;
        else 
            ISIquan_4_V_d0 <= "XXXX";
        end if; 
    end process;


    ISIquan_4_V_we0_assign_proc : process(icmp_ln17_reg_3787, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, trunc_ln301_4_reg_3956_pp0_iter1_reg, tmp_35_fu_1711_p3, tmp_35_reg_3960_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_35_fu_1711_p3 = ap_const_lv1_0) and (icmp_ln17_reg_3787 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((tmp_35_reg_3960_pp0_iter1_reg = ap_const_lv1_1) and (trunc_ln301_4_reg_3956_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ISIquan_4_V_we0 <= ap_const_logic_1;
        else 
            ISIquan_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ISIquan_5_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, zext_ln18_reg_3791, zext_ln18_reg_3791_pp0_iter1_reg, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ISIquan_5_V_address0 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ISIquan_5_V_address0 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ISIquan_5_V_address0 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ISIquan_5_V_address0 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ISIquan_5_V_address0 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ISIquan_5_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ISIquan_5_V_address0 <= zext_ln18_reg_3791_pp0_iter1_reg(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ISIquan_5_V_address0 <= zext_ln18_reg_3791(4 - 1 downto 0);
        else 
            ISIquan_5_V_address0 <= "XXXX";
        end if; 
    end process;


    ISIquan_5_V_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ISIquan_5_V_address1 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ISIquan_5_V_address1 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ISIquan_5_V_address1 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ISIquan_5_V_address1 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ISIquan_5_V_address1 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ISIquan_5_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            ISIquan_5_V_address1 <= "XXXX";
        end if; 
    end process;


    ISIquan_5_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ISIquan_5_V_ce0 <= ap_const_logic_1;
        else 
            ISIquan_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ISIquan_5_V_ce1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ISIquan_5_V_ce1 <= ap_const_logic_1;
        else 
            ISIquan_5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ISIquan_5_V_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage1, ISI_q_V_5_fu_3342_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ISIquan_5_V_d0 <= ISI_q_V_5_fu_3342_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ISIquan_5_V_d0 <= ap_const_lv4_F;
        else 
            ISIquan_5_V_d0 <= "XXXX";
        end if; 
    end process;


    ISIquan_5_V_we0_assign_proc : process(icmp_ln17_reg_3787, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, trunc_ln301_5_reg_3979_pp0_iter1_reg, tmp_39_fu_1743_p3, tmp_39_reg_3983_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_39_fu_1743_p3 = ap_const_lv1_0) and (icmp_ln17_reg_3787 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((tmp_39_reg_3983_pp0_iter1_reg = ap_const_lv1_1) and (trunc_ln301_5_reg_3979_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ISIquan_5_V_we0 <= ap_const_logic_1;
        else 
            ISIquan_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ISIquan_6_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, zext_ln18_reg_3791, zext_ln18_reg_3791_pp0_iter1_reg, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ISIquan_6_V_address0 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ISIquan_6_V_address0 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ISIquan_6_V_address0 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ISIquan_6_V_address0 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ISIquan_6_V_address0 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ISIquan_6_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ISIquan_6_V_address0 <= zext_ln18_reg_3791_pp0_iter1_reg(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ISIquan_6_V_address0 <= zext_ln18_reg_3791(4 - 1 downto 0);
        else 
            ISIquan_6_V_address0 <= "XXXX";
        end if; 
    end process;


    ISIquan_6_V_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ISIquan_6_V_address1 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ISIquan_6_V_address1 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ISIquan_6_V_address1 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ISIquan_6_V_address1 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ISIquan_6_V_address1 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ISIquan_6_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            ISIquan_6_V_address1 <= "XXXX";
        end if; 
    end process;


    ISIquan_6_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ISIquan_6_V_ce0 <= ap_const_logic_1;
        else 
            ISIquan_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ISIquan_6_V_ce1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ISIquan_6_V_ce1 <= ap_const_logic_1;
        else 
            ISIquan_6_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ISIquan_6_V_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage1, ISI_q_V_6_fu_3434_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ISIquan_6_V_d0 <= ISI_q_V_6_fu_3434_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ISIquan_6_V_d0 <= ap_const_lv4_F;
        else 
            ISIquan_6_V_d0 <= "XXXX";
        end if; 
    end process;


    ISIquan_6_V_we0_assign_proc : process(icmp_ln17_reg_3787, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, trunc_ln301_6_reg_4002_pp0_iter1_reg, tmp_43_fu_1775_p3, tmp_43_reg_4006_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_43_fu_1775_p3 = ap_const_lv1_0) and (icmp_ln17_reg_3787 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((tmp_43_reg_4006_pp0_iter1_reg = ap_const_lv1_1) and (trunc_ln301_6_reg_4002_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ISIquan_6_V_we0 <= ap_const_logic_1;
        else 
            ISIquan_6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ISIquan_7_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, zext_ln18_reg_3791, zext_ln18_reg_3791_pp0_iter1_reg, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ISIquan_7_V_address0 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ISIquan_7_V_address0 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ISIquan_7_V_address0 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ISIquan_7_V_address0 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ISIquan_7_V_address0 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ISIquan_7_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ISIquan_7_V_address0 <= zext_ln18_reg_3791_pp0_iter1_reg(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ISIquan_7_V_address0 <= zext_ln18_reg_3791(4 - 1 downto 0);
        else 
            ISIquan_7_V_address0 <= "XXXX";
        end if; 
    end process;


    ISIquan_7_V_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ISIquan_7_V_address1 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ISIquan_7_V_address1 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ISIquan_7_V_address1 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ISIquan_7_V_address1 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ISIquan_7_V_address1 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ISIquan_7_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            ISIquan_7_V_address1 <= "XXXX";
        end if; 
    end process;


    ISIquan_7_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ISIquan_7_V_ce0 <= ap_const_logic_1;
        else 
            ISIquan_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ISIquan_7_V_ce1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ISIquan_7_V_ce1 <= ap_const_logic_1;
        else 
            ISIquan_7_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ISIquan_7_V_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage1, ISI_q_V_7_fu_3526_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ISIquan_7_V_d0 <= ISI_q_V_7_fu_3526_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ISIquan_7_V_d0 <= ap_const_lv4_F;
        else 
            ISIquan_7_V_d0 <= "XXXX";
        end if; 
    end process;


    ISIquan_7_V_we0_assign_proc : process(icmp_ln17_reg_3787, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, trunc_ln301_7_reg_4025_pp0_iter1_reg, tmp_47_fu_1807_p3, tmp_47_reg_4029_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_47_fu_1807_p3 = ap_const_lv1_0) and (icmp_ln17_reg_3787 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((tmp_47_reg_4029_pp0_iter1_reg = ap_const_lv1_1) and (trunc_ln301_7_reg_4025_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ISIquan_7_V_we0 <= ap_const_logic_1;
        else 
            ISIquan_7_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln17_fu_1573_p2 <= std_logic_vector(unsigned(ap_phi_mux_j_0_0_phi_fu_1538_p4) + unsigned(ap_const_lv7_8));
    and_ln1497_1_fu_2604_p2 <= (xor_ln1495_1_fu_2598_p2 and icmp_ln1497_1_fu_2582_p2);
    and_ln1497_2_fu_2703_p2 <= (xor_ln1495_2_fu_2697_p2 and icmp_ln1497_2_fu_2681_p2);
    and_ln1497_3_fu_2802_p2 <= (xor_ln1495_3_fu_2796_p2 and icmp_ln1497_3_fu_2780_p2);
    and_ln1497_4_fu_3230_p2 <= (xor_ln1495_4_fu_3224_p2 and icmp_ln1497_4_fu_3208_p2);
    and_ln1497_5_fu_3322_p2 <= (xor_ln1495_5_fu_3316_p2 and icmp_ln1497_5_fu_3300_p2);
    and_ln1497_6_fu_3414_p2 <= (xor_ln1495_6_fu_3408_p2 and icmp_ln1497_6_fu_3392_p2);
    and_ln1497_7_fu_3506_p2 <= (xor_ln1495_7_fu_3500_p2 and icmp_ln1497_7_fu_3484_p2);
    and_ln1497_fu_2505_p2 <= (xor_ln1495_fu_2499_p2 and icmp_ln1497_fu_2483_p2);
    and_ln731_10_fu_2304_p3 <= (tmp_38_reg_3997 & ap_const_lv1_0);
    and_ln731_11_fu_2973_p3 <= (tmp_41_reg_4176 & ap_const_lv2_0);
    and_ln731_12_fu_2351_p3 <= (tmp_42_reg_4020 & ap_const_lv1_0);
    and_ln731_13_fu_3044_p3 <= (tmp_45_reg_4200 & ap_const_lv2_0);
    and_ln731_14_fu_2398_p3 <= (tmp_46_reg_4043 & ap_const_lv1_0);
    and_ln731_1_fu_1853_p3 <= (tmp_18_reg_3882 & ap_const_lv1_0);
    and_ln731_2_fu_1948_p3 <= (tmp_21_fu_1938_p4 & ap_const_lv2_0);
    and_ln731_3_fu_1956_p3 <= (tmp_22_reg_3905 & ap_const_lv1_0);
    and_ln731_4_fu_2051_p3 <= (tmp_25_fu_2041_p4 & ap_const_lv2_0);
    and_ln731_5_fu_2059_p3 <= (tmp_26_reg_3928 & ap_const_lv1_0);
    and_ln731_6_fu_2154_p3 <= (tmp_29_fu_2144_p4 & ap_const_lv2_0);
    and_ln731_7_fu_2162_p3 <= (tmp_30_reg_3951 & ap_const_lv1_0);
    and_ln731_8_fu_2831_p3 <= (tmp_33_reg_4128 & ap_const_lv2_0);
    and_ln731_9_fu_2257_p3 <= (tmp_34_reg_3974 & ap_const_lv1_0);
    and_ln731_s_fu_2902_p3 <= (tmp_37_reg_4152 & ap_const_lv2_0);
    and_ln_fu_1845_p3 <= (tmp_17_fu_1835_p4 & ap_const_lv2_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(6);
    ap_CS_fsm_state11 <= ap_CS_fsm(7);
    ap_CS_fsm_state12 <= ap_CS_fsm(8);
    ap_CS_fsm_state13 <= ap_CS_fsm(9);
    ap_CS_fsm_state7 <= ap_CS_fsm(3);
    ap_CS_fsm_state8 <= ap_CS_fsm(4);
    ap_CS_fsm_state9 <= ap_CS_fsm(5);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln17_fu_1545_p2)
    begin
        if ((icmp_ln17_fu_1545_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_j_0_0_phi_fu_1538_p4_assign_proc : process(j_0_0_reg_1534, icmp_ln17_reg_3787, ap_CS_fsm_pp0_stage0, add_ln17_reg_3859, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln17_reg_3787 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_j_0_0_phi_fu_1538_p4 <= add_ln17_reg_3859;
        else 
            ap_phi_mux_j_0_0_phi_fu_1538_p4 <= j_0_0_reg_1534;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    icmp_ln1494_1_fu_2553_p2 <= "1" when (signed(sext_ln1494_1_fu_2546_p1) > signed(zext_ln1494_1_fu_2550_p1)) else "0";
    icmp_ln1494_2_fu_2652_p2 <= "1" when (signed(sext_ln1494_2_fu_2645_p1) > signed(zext_ln1494_2_fu_2649_p1)) else "0";
    icmp_ln1494_3_fu_2751_p2 <= "1" when (signed(sext_ln1494_3_fu_2744_p1) > signed(zext_ln1494_3_fu_2748_p1)) else "0";
    icmp_ln1494_4_fu_2881_p2 <= "1" when (signed(sext_ln1494_4_fu_2873_p1) > signed(zext_ln1494_4_fu_2877_p1)) else "0";
    icmp_ln1494_5_fu_2952_p2 <= "1" when (signed(sext_ln1494_5_fu_2944_p1) > signed(zext_ln1494_5_fu_2948_p1)) else "0";
    icmp_ln1494_6_fu_3023_p2 <= "1" when (signed(sext_ln1494_6_fu_3015_p1) > signed(zext_ln1494_6_fu_3019_p1)) else "0";
    icmp_ln1494_7_fu_3094_p2 <= "1" when (signed(sext_ln1494_7_fu_3086_p1) > signed(zext_ln1494_7_fu_3090_p1)) else "0";
    icmp_ln1494_fu_2454_p2 <= "1" when (signed(sext_ln1494_fu_2447_p1) > signed(zext_ln1494_fu_2451_p1)) else "0";
    icmp_ln1495_1_fu_2576_p2 <= "1" when (unsigned(select_ln1494_1_fu_2559_p3) < unsigned(ap_const_lv12_28)) else "0";
    icmp_ln1495_2_fu_2675_p2 <= "1" when (unsigned(select_ln1494_2_fu_2658_p3) < unsigned(ap_const_lv12_28)) else "0";
    icmp_ln1495_3_fu_2774_p2 <= "1" when (unsigned(select_ln1494_3_fu_2757_p3) < unsigned(ap_const_lv12_28)) else "0";
    icmp_ln1495_4_fu_3202_p2 <= "1" when (unsigned(select_ln1494_4_fu_3172_p3) < unsigned(ap_const_lv12_28)) else "0";
    icmp_ln1495_5_fu_3294_p2 <= "1" when (unsigned(select_ln1494_5_fu_3264_p3) < unsigned(ap_const_lv12_28)) else "0";
    icmp_ln1495_6_fu_3386_p2 <= "1" when (unsigned(select_ln1494_6_fu_3356_p3) < unsigned(ap_const_lv12_28)) else "0";
    icmp_ln1495_7_fu_3478_p2 <= "1" when (unsigned(select_ln1494_7_fu_3448_p3) < unsigned(ap_const_lv12_28)) else "0";
    icmp_ln1495_fu_2477_p2 <= "1" when (unsigned(select_ln1494_fu_2460_p3) < unsigned(ap_const_lv12_28)) else "0";
    icmp_ln1497_1_fu_2582_p2 <= "1" when (unsigned(select_ln1494_1_fu_2559_p3) > unsigned(ap_const_lv12_190)) else "0";
    icmp_ln1497_2_fu_2681_p2 <= "1" when (unsigned(select_ln1494_2_fu_2658_p3) > unsigned(ap_const_lv12_190)) else "0";
    icmp_ln1497_3_fu_2780_p2 <= "1" when (unsigned(select_ln1494_3_fu_2757_p3) > unsigned(ap_const_lv12_190)) else "0";
    icmp_ln1497_4_fu_3208_p2 <= "1" when (unsigned(select_ln1494_4_fu_3172_p3) > unsigned(ap_const_lv12_190)) else "0";
    icmp_ln1497_5_fu_3300_p2 <= "1" when (unsigned(select_ln1494_5_fu_3264_p3) > unsigned(ap_const_lv12_190)) else "0";
    icmp_ln1497_6_fu_3392_p2 <= "1" when (unsigned(select_ln1494_6_fu_3356_p3) > unsigned(ap_const_lv12_190)) else "0";
    icmp_ln1497_7_fu_3484_p2 <= "1" when (unsigned(select_ln1494_7_fu_3448_p3) > unsigned(ap_const_lv12_190)) else "0";
    icmp_ln1497_fu_2483_p2 <= "1" when (unsigned(select_ln1494_fu_2460_p3) > unsigned(ap_const_lv12_190)) else "0";
    icmp_ln17_fu_1545_p2 <= "1" when (ap_phi_mux_j_0_0_phi_fu_1538_p4 = ap_const_lv7_60) else "0";
    inputs_0_address0 <= zext_ln18_fu_1561_p1(4 - 1 downto 0);

    inputs_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            inputs_0_ce0 <= ap_const_logic_1;
        else 
            inputs_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    inputs_1_address0 <= zext_ln18_fu_1561_p1(4 - 1 downto 0);

    inputs_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            inputs_1_ce0 <= ap_const_logic_1;
        else 
            inputs_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    inputs_2_address0 <= zext_ln18_fu_1561_p1(4 - 1 downto 0);

    inputs_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            inputs_2_ce0 <= ap_const_logic_1;
        else 
            inputs_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    inputs_3_address0 <= zext_ln18_fu_1561_p1(4 - 1 downto 0);

    inputs_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            inputs_3_ce0 <= ap_const_logic_1;
        else 
            inputs_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    inputs_4_address0 <= zext_ln18_fu_1561_p1(4 - 1 downto 0);

    inputs_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            inputs_4_ce0 <= ap_const_logic_1;
        else 
            inputs_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    inputs_5_address0 <= zext_ln18_fu_1561_p1(4 - 1 downto 0);

    inputs_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            inputs_5_ce0 <= ap_const_logic_1;
        else 
            inputs_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    inputs_6_address0 <= zext_ln18_fu_1561_p1(4 - 1 downto 0);

    inputs_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            inputs_6_ce0 <= ap_const_logic_1;
        else 
            inputs_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    inputs_7_address0 <= zext_ln18_fu_1561_p1(4 - 1 downto 0);

    inputs_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            inputs_7_ce0 <= ap_const_logic_1;
        else 
            inputs_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln_fu_1551_p4 <= ap_phi_mux_j_0_0_phi_fu_1538_p4(6 downto 3);
    mul_ln1118_1_fu_2019_p0 <= mul_ln1118_1_fu_2019_p00(7 - 1 downto 0);
    mul_ln1118_1_fu_2019_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_1_fu_1987_p4),14));
    mul_ln1118_1_fu_2019_p1 <= mul_ln1118_1_fu_2019_p10(7 - 1 downto 0);
    mul_ln1118_1_fu_2019_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_9_fu_1973_p4),14));
    mul_ln1118_1_fu_2019_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1118_1_fu_2019_p0) * unsigned(mul_ln1118_1_fu_2019_p1), 14));
    mul_ln1118_2_fu_2122_p0 <= mul_ln1118_2_fu_2122_p00(7 - 1 downto 0);
    mul_ln1118_2_fu_2122_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_2_fu_2090_p4),14));
    mul_ln1118_2_fu_2122_p1 <= mul_ln1118_2_fu_2122_p10(7 - 1 downto 0);
    mul_ln1118_2_fu_2122_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_s_fu_2076_p4),14));
    mul_ln1118_2_fu_2122_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1118_2_fu_2122_p0) * unsigned(mul_ln1118_2_fu_2122_p1), 14));
    mul_ln1118_3_fu_2225_p0 <= mul_ln1118_3_fu_2225_p00(7 - 1 downto 0);
    mul_ln1118_3_fu_2225_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_3_fu_2193_p4),14));
    mul_ln1118_3_fu_2225_p1 <= mul_ln1118_3_fu_2225_p10(7 - 1 downto 0);
    mul_ln1118_3_fu_2225_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_10_fu_2179_p4),14));
    mul_ln1118_3_fu_2225_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1118_3_fu_2225_p0) * unsigned(mul_ln1118_3_fu_2225_p1), 14));
    mul_ln1118_4_fu_2859_p0 <= mul_ln1118_4_fu_2859_p00(7 - 1 downto 0);
    mul_ln1118_4_fu_2859_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_4_reg_4145),14));
    mul_ln1118_4_fu_2859_p1 <= mul_ln1118_4_fu_2859_p10(7 - 1 downto 0);
    mul_ln1118_4_fu_2859_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_11_reg_4138),14));
    mul_ln1118_4_fu_2859_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1118_4_fu_2859_p0) * unsigned(mul_ln1118_4_fu_2859_p1), 14));
    mul_ln1118_5_fu_2930_p0 <= mul_ln1118_5_fu_2930_p00(7 - 1 downto 0);
    mul_ln1118_5_fu_2930_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_5_reg_4169),14));
    mul_ln1118_5_fu_2930_p1 <= mul_ln1118_5_fu_2930_p10(7 - 1 downto 0);
    mul_ln1118_5_fu_2930_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_12_reg_4162),14));
    mul_ln1118_5_fu_2930_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1118_5_fu_2930_p0) * unsigned(mul_ln1118_5_fu_2930_p1), 14));
    mul_ln1118_6_fu_3001_p0 <= mul_ln1118_6_fu_3001_p00(7 - 1 downto 0);
    mul_ln1118_6_fu_3001_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_6_reg_4193),14));
    mul_ln1118_6_fu_3001_p1 <= mul_ln1118_6_fu_3001_p10(7 - 1 downto 0);
    mul_ln1118_6_fu_3001_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_13_reg_4186),14));
    mul_ln1118_6_fu_3001_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1118_6_fu_3001_p0) * unsigned(mul_ln1118_6_fu_3001_p1), 14));
    mul_ln1118_7_fu_3072_p0 <= mul_ln1118_7_fu_3072_p00(7 - 1 downto 0);
    mul_ln1118_7_fu_3072_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_7_reg_4217),14));
    mul_ln1118_7_fu_3072_p1 <= mul_ln1118_7_fu_3072_p10(7 - 1 downto 0);
    mul_ln1118_7_fu_3072_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_14_reg_4210),14));
    mul_ln1118_7_fu_3072_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1118_7_fu_3072_p0) * unsigned(mul_ln1118_7_fu_3072_p1), 14));
    mul_ln1118_fu_1916_p0 <= mul_ln1118_fu_1916_p00(7 - 1 downto 0);
    mul_ln1118_fu_1916_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1_fu_1884_p4),14));
    mul_ln1118_fu_1916_p1 <= mul_ln1118_fu_1916_p10(7 - 1 downto 0);
    mul_ln1118_fu_1916_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_8_fu_1870_p4),14));
    mul_ln1118_fu_1916_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1118_fu_1916_p0) * unsigned(mul_ln1118_fu_1916_p1), 14));
    or_ln1495_1_fu_2618_p2 <= (icmp_ln1495_1_fu_2576_p2 or and_ln1497_1_fu_2604_p2);
    or_ln1495_2_fu_2717_p2 <= (icmp_ln1495_2_fu_2675_p2 or and_ln1497_2_fu_2703_p2);
    or_ln1495_3_fu_2816_p2 <= (icmp_ln1495_3_fu_2774_p2 or and_ln1497_3_fu_2802_p2);
    or_ln1495_4_fu_3244_p2 <= (icmp_ln1495_4_fu_3202_p2 or and_ln1497_4_fu_3230_p2);
    or_ln1495_5_fu_3336_p2 <= (icmp_ln1495_5_fu_3294_p2 or and_ln1497_5_fu_3322_p2);
    or_ln1495_6_fu_3428_p2 <= (icmp_ln1495_6_fu_3386_p2 or and_ln1497_6_fu_3414_p2);
    or_ln1495_7_fu_3520_p2 <= (icmp_ln1495_7_fu_3478_p2 or and_ln1497_7_fu_3506_p2);
    or_ln1495_fu_2519_p2 <= (icmp_ln1495_fu_2477_p2 or and_ln1497_fu_2505_p2);
    or_ln50_6_10_fu_3766_p9 <= (((((((ISIquan_7_V_q0 & ISIquan_6_V_q0) & ISIquan_5_V_q0) & ISIquan_4_V_q0) & ISIquan_3_V_q1) & ISIquan_2_V_q1) & ISIquan_1_V_q1) & ISIquan_0_V_q1);
    or_ln50_6_1_fu_3556_p9 <= (((((((ISIquan_7_V_q1 & ISIquan_6_V_q1) & ISIquan_5_V_q1) & ISIquan_4_V_q1) & ISIquan_3_V_q1) & ISIquan_2_V_q1) & ISIquan_1_V_q1) & ISIquan_0_V_q1);
    or_ln50_6_2_fu_3577_p9 <= (((((((ISIquan_7_V_q1 & ISIquan_6_V_q1) & ISIquan_5_V_q1) & ISIquan_4_V_q1) & ISIquan_3_V_q0) & ISIquan_2_V_q0) & ISIquan_1_V_q0) & ISIquan_0_V_q0);
    or_ln50_6_3_fu_3598_p9 <= (((((((ISIquan_7_V_q0 & ISIquan_6_V_q0) & ISIquan_5_V_q0) & ISIquan_4_V_q0) & ISIquan_3_V_q1) & ISIquan_2_V_q1) & ISIquan_1_V_q1) & ISIquan_0_V_q1);
    or_ln50_6_8_fu_3703_p9 <= (((((((ISIquan_7_V_q1 & ISIquan_6_V_q1) & ISIquan_5_V_q1) & ISIquan_4_V_q1) & ISIquan_3_V_q0) & ISIquan_2_V_q0) & ISIquan_1_V_q0) & ISIquan_0_V_q0);
    or_ln50_6_9_fu_3724_p9 <= (((((((ISIquan_7_V_q0 & ISIquan_6_V_q0) & ISIquan_5_V_q0) & ISIquan_4_V_q0) & ISIquan_3_V_q1) & ISIquan_2_V_q1) & ISIquan_1_V_q1) & ISIquan_0_V_q1);
    or_ln50_6_fu_3535_p9 <= (((((((ISIquan_7_V_q0 & ISIquan_6_V_q0) & ISIquan_5_V_q0) & ISIquan_4_V_q0) & ISIquan_3_V_q0) & ISIquan_2_V_q0) & ISIquan_1_V_q0) & ISIquan_0_V_q0);
    or_ln50_6_s_fu_3745_p9 <= (((((((ISIquan_7_V_q1 & ISIquan_6_V_q1) & ISIquan_5_V_q1) & ISIquan_4_V_q1) & ISIquan_3_V_q0) & ISIquan_2_V_q0) & ISIquan_1_V_q0) & ISIquan_0_V_q0);

    output_0_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            output_0_address0 <= ap_const_lv64_1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_0_address0 <= ap_const_lv64_0(1 - 1 downto 0);
        else 
            output_0_address0 <= "X";
        end if; 
    end process;


    output_0_ce0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            output_0_ce0 <= ap_const_logic_1;
        else 
            output_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_0_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state12, or_ln50_6_fu_3535_p9, or_ln50_6_8_fu_3703_p9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            output_0_d0 <= or_ln50_6_8_fu_3703_p9;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_0_d0 <= or_ln50_6_fu_3535_p9;
        else 
            output_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_0_we0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            output_0_we0 <= ap_const_logic_1;
        else 
            output_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_1_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            output_1_address0 <= ap_const_lv64_1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_1_address0 <= ap_const_lv64_0(1 - 1 downto 0);
        else 
            output_1_address0 <= "X";
        end if; 
    end process;


    output_1_ce0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            output_1_ce0 <= ap_const_logic_1;
        else 
            output_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_1_d0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state12, or_ln50_6_1_fu_3556_p9, or_ln50_6_9_fu_3724_p9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            output_1_d0 <= or_ln50_6_9_fu_3724_p9;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_1_d0 <= or_ln50_6_1_fu_3556_p9;
        else 
            output_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_1_we0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            output_1_we0 <= ap_const_logic_1;
        else 
            output_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_2_address0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            output_2_address0 <= ap_const_lv64_1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            output_2_address0 <= ap_const_lv64_0(1 - 1 downto 0);
        else 
            output_2_address0 <= "X";
        end if; 
    end process;


    output_2_ce0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            output_2_ce0 <= ap_const_logic_1;
        else 
            output_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_2_d0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state13, or_ln50_6_2_fu_3577_p9, or_ln50_6_s_fu_3745_p9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            output_2_d0 <= or_ln50_6_s_fu_3745_p9;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            output_2_d0 <= or_ln50_6_2_fu_3577_p9;
        else 
            output_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_2_we0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            output_2_we0 <= ap_const_logic_1;
        else 
            output_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_3_address0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            output_3_address0 <= ap_const_lv64_1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            output_3_address0 <= ap_const_lv64_0(1 - 1 downto 0);
        else 
            output_3_address0 <= "X";
        end if; 
    end process;


    output_3_ce0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            output_3_ce0 <= ap_const_logic_1;
        else 
            output_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_3_d0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state13, or_ln50_6_3_fu_3598_p9, or_ln50_6_10_fu_3766_p9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            output_3_d0 <= or_ln50_6_10_fu_3766_p9;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            output_3_d0 <= or_ln50_6_3_fu_3598_p9;
        else 
            output_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_3_we0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            output_3_we0 <= ap_const_logic_1;
        else 
            output_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_4_address0 <= ap_const_lv64_0(1 - 1 downto 0);

    output_4_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            output_4_ce0 <= ap_const_logic_1;
        else 
            output_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_4_d0 <= (((((((ISIquan_7_V_q1 & ISIquan_6_V_q1) & ISIquan_5_V_q1) & ISIquan_4_V_q1) & ISIquan_3_V_q0) & ISIquan_2_V_q0) & ISIquan_1_V_q0) & ISIquan_0_V_q0);

    output_4_we0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            output_4_we0 <= ap_const_logic_1;
        else 
            output_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_5_address0 <= ap_const_lv64_0(1 - 1 downto 0);

    output_5_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            output_5_ce0 <= ap_const_logic_1;
        else 
            output_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_5_d0 <= (((((((ISIquan_7_V_q0 & ISIquan_6_V_q0) & ISIquan_5_V_q0) & ISIquan_4_V_q0) & ISIquan_3_V_q1) & ISIquan_2_V_q1) & ISIquan_1_V_q1) & ISIquan_0_V_q1);

    output_5_we0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            output_5_we0 <= ap_const_logic_1;
        else 
            output_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_6_address0 <= ap_const_lv64_0(1 - 1 downto 0);

    output_6_ce0_assign_proc : process(ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            output_6_ce0 <= ap_const_logic_1;
        else 
            output_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_6_d0 <= (((((((ISIquan_7_V_q1 & ISIquan_6_V_q1) & ISIquan_5_V_q1) & ISIquan_4_V_q1) & ISIquan_3_V_q0) & ISIquan_2_V_q0) & ISIquan_1_V_q0) & ISIquan_0_V_q0);

    output_6_we0_assign_proc : process(ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            output_6_we0 <= ap_const_logic_1;
        else 
            output_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_7_address0 <= ap_const_lv64_0(1 - 1 downto 0);

    output_7_ce0_assign_proc : process(ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            output_7_ce0 <= ap_const_logic_1;
        else 
            output_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_7_d0 <= (((((((ISIquan_7_V_q0 & ISIquan_6_V_q0) & ISIquan_5_V_q0) & ISIquan_4_V_q0) & ISIquan_3_V_q1) & ISIquan_2_V_q1) & ISIquan_1_V_q1) & ISIquan_0_V_q1);

    output_7_we0_assign_proc : process(ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            output_7_we0 <= ap_const_logic_1;
        else 
            output_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rem_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, zext_ln18_reg_3791, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, rem_0_addr_reg_3877_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rem_0_address0 <= rem_0_addr_reg_3877_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            rem_0_address0 <= zext_ln18_reg_3791(4 - 1 downto 0);
        else 
            rem_0_address0 <= "XXXX";
        end if; 
    end process;


    rem_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            rem_0_ce0 <= ap_const_logic_1;
        else 
            rem_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    rem_0_d0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_3115_p4),32));

    rem_0_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, trunc_ln301_reg_3864_pp0_iter1_reg, tmp_19_reg_3868_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((tmp_19_reg_3868_pp0_iter1_reg = ap_const_lv1_1) and (trunc_ln301_reg_3864_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rem_0_we0 <= ap_const_logic_1;
        else 
            rem_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rem_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, zext_ln18_reg_3791, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, rem_1_addr_reg_3900_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rem_1_address0 <= rem_1_addr_reg_3900_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            rem_1_address0 <= zext_ln18_reg_3791(4 - 1 downto 0);
        else 
            rem_1_address0 <= "XXXX";
        end if; 
    end process;


    rem_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            rem_1_ce0 <= ap_const_logic_1;
        else 
            rem_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    rem_1_d0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_3128_p4),32));

    rem_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, trunc_ln301_1_reg_3887_pp0_iter1_reg, tmp_23_reg_3891_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((tmp_23_reg_3891_pp0_iter1_reg = ap_const_lv1_1) and (trunc_ln301_1_reg_3887_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rem_1_we0 <= ap_const_logic_1;
        else 
            rem_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rem_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, zext_ln18_reg_3791, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, rem_2_addr_reg_3923_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rem_2_address0 <= rem_2_addr_reg_3923_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            rem_2_address0 <= zext_ln18_reg_3791(4 - 1 downto 0);
        else 
            rem_2_address0 <= "XXXX";
        end if; 
    end process;


    rem_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            rem_2_ce0 <= ap_const_logic_1;
        else 
            rem_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    rem_2_d0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_3141_p4),32));

    rem_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, trunc_ln301_2_reg_3910_pp0_iter1_reg, tmp_27_reg_3914_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((tmp_27_reg_3914_pp0_iter1_reg = ap_const_lv1_1) and (trunc_ln301_2_reg_3910_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rem_2_we0 <= ap_const_logic_1;
        else 
            rem_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rem_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, zext_ln18_reg_3791, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, rem_3_addr_reg_3946_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rem_3_address0 <= rem_3_addr_reg_3946_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            rem_3_address0 <= zext_ln18_reg_3791(4 - 1 downto 0);
        else 
            rem_3_address0 <= "XXXX";
        end if; 
    end process;


    rem_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            rem_3_ce0 <= ap_const_logic_1;
        else 
            rem_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    rem_3_d0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_3154_p4),32));

    rem_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, trunc_ln301_3_reg_3933_pp0_iter1_reg, tmp_31_reg_3937_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((tmp_31_reg_3937_pp0_iter1_reg = ap_const_lv1_1) and (trunc_ln301_3_reg_3933_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rem_3_we0 <= ap_const_logic_1;
        else 
            rem_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rem_4_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, zext_ln18_reg_3791, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, rem_4_addr_reg_3969_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rem_4_address0 <= rem_4_addr_reg_3969_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            rem_4_address0 <= zext_ln18_reg_3791(4 - 1 downto 0);
        else 
            rem_4_address0 <= "XXXX";
        end if; 
    end process;


    rem_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            rem_4_ce0 <= ap_const_logic_1;
        else 
            rem_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    rem_4_d0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_3188_p4),32));

    rem_4_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, trunc_ln301_4_reg_3956_pp0_iter1_reg, tmp_35_reg_3960_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((tmp_35_reg_3960_pp0_iter1_reg = ap_const_lv1_1) and (trunc_ln301_4_reg_3956_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rem_4_we0 <= ap_const_logic_1;
        else 
            rem_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rem_5_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, zext_ln18_reg_3791, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, rem_5_addr_reg_3992_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rem_5_address0 <= rem_5_addr_reg_3992_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            rem_5_address0 <= zext_ln18_reg_3791(4 - 1 downto 0);
        else 
            rem_5_address0 <= "XXXX";
        end if; 
    end process;


    rem_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            rem_5_ce0 <= ap_const_logic_1;
        else 
            rem_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    rem_5_d0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_fu_3280_p4),32));

    rem_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, trunc_ln301_5_reg_3979_pp0_iter1_reg, tmp_39_reg_3983_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((tmp_39_reg_3983_pp0_iter1_reg = ap_const_lv1_1) and (trunc_ln301_5_reg_3979_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rem_5_we0 <= ap_const_logic_1;
        else 
            rem_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rem_6_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, zext_ln18_reg_3791, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, rem_6_addr_reg_4015_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rem_6_address0 <= rem_6_addr_reg_4015_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            rem_6_address0 <= zext_ln18_reg_3791(4 - 1 downto 0);
        else 
            rem_6_address0 <= "XXXX";
        end if; 
    end process;


    rem_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            rem_6_ce0 <= ap_const_logic_1;
        else 
            rem_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    rem_6_d0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_3372_p4),32));

    rem_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, trunc_ln301_6_reg_4002_pp0_iter1_reg, tmp_43_reg_4006_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((tmp_43_reg_4006_pp0_iter1_reg = ap_const_lv1_1) and (trunc_ln301_6_reg_4002_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rem_6_we0 <= ap_const_logic_1;
        else 
            rem_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rem_7_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, zext_ln18_reg_3791, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, rem_7_addr_reg_4038_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rem_7_address0 <= rem_7_addr_reg_4038_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            rem_7_address0 <= zext_ln18_reg_3791(4 - 1 downto 0);
        else 
            rem_7_address0 <= "XXXX";
        end if; 
    end process;


    rem_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            rem_7_ce0 <= ap_const_logic_1;
        else 
            rem_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    rem_7_d0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_fu_3464_p4),32));

    rem_7_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, trunc_ln301_7_reg_4025_pp0_iter1_reg, tmp_47_reg_4029_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((tmp_47_reg_4029_pp0_iter1_reg = ap_const_lv1_1) and (trunc_ln301_7_reg_4025_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rem_7_we0 <= ap_const_logic_1;
        else 
            rem_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln1494_1_fu_2559_p3 <= 
        sub_ln703_3_reg_4083 when (icmp_ln1494_1_fu_2553_p2(0) = '1') else 
        shl_ln731_1_fu_2534_p2;
    select_ln1494_2_fu_2658_p3 <= 
        sub_ln703_5_reg_4103 when (icmp_ln1494_2_fu_2652_p2(0) = '1') else 
        shl_ln731_2_fu_2633_p2;
    select_ln1494_3_fu_2757_p3 <= 
        sub_ln703_7_reg_4123 when (icmp_ln1494_3_fu_2751_p2(0) = '1') else 
        shl_ln731_3_fu_2732_p2;
    select_ln1494_4_fu_3172_p3 <= 
        sub_ln703_9_reg_4249 when (icmp_ln1494_4_reg_4244(0) = '1') else 
        shl_ln731_4_fu_3167_p2;
    select_ln1494_5_fu_3264_p3 <= 
        sub_ln703_11_reg_4259 when (icmp_ln1494_5_reg_4254(0) = '1') else 
        shl_ln731_5_fu_3259_p2;
    select_ln1494_6_fu_3356_p3 <= 
        sub_ln703_13_reg_4269 when (icmp_ln1494_6_reg_4264(0) = '1') else 
        shl_ln731_6_fu_3351_p2;
    select_ln1494_7_fu_3448_p3 <= 
        sub_ln703_15_reg_4279 when (icmp_ln1494_7_reg_4274(0) = '1') else 
        shl_ln731_7_fu_3443_p2;
    select_ln1494_fu_2460_p3 <= 
        sub_ln703_1_reg_4063 when (icmp_ln1494_fu_2454_p2(0) = '1') else 
        shl_ln731_fu_2435_p2;
    select_ln1495_10_fu_3328_p3 <= 
        ap_const_lv4_D when (icmp_ln1495_5_fu_3294_p2(0) = '1') else 
        ap_const_lv4_E;
    select_ln1495_12_fu_3420_p3 <= 
        ap_const_lv4_D when (icmp_ln1495_6_fu_3386_p2(0) = '1') else 
        ap_const_lv4_E;
    select_ln1495_14_fu_3512_p3 <= 
        ap_const_lv4_D when (icmp_ln1495_7_fu_3478_p2(0) = '1') else 
        ap_const_lv4_E;
    select_ln1495_2_fu_2610_p3 <= 
        ap_const_lv4_D when (icmp_ln1495_1_fu_2576_p2(0) = '1') else 
        ap_const_lv4_E;
    select_ln1495_4_fu_2709_p3 <= 
        ap_const_lv4_D when (icmp_ln1495_2_fu_2675_p2(0) = '1') else 
        ap_const_lv4_E;
    select_ln1495_6_fu_2808_p3 <= 
        ap_const_lv4_D when (icmp_ln1495_3_fu_2774_p2(0) = '1') else 
        ap_const_lv4_E;
    select_ln1495_8_fu_3236_p3 <= 
        ap_const_lv4_D when (icmp_ln1495_4_fu_3202_p2(0) = '1') else 
        ap_const_lv4_E;
    select_ln1495_fu_2511_p3 <= 
        ap_const_lv4_D when (icmp_ln1495_fu_2477_p2(0) = '1') else 
        ap_const_lv4_E;
        sext_ln1494_1_fu_2546_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln728_1_fu_2539_p3),15));

        sext_ln1494_2_fu_2645_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln728_2_fu_2638_p3),15));

        sext_ln1494_3_fu_2744_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln728_3_fu_2737_p3),15));

        sext_ln1494_4_fu_2873_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln728_4_fu_2865_p3),15));

        sext_ln1494_5_fu_2944_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln728_5_fu_2936_p3),15));

        sext_ln1494_6_fu_3015_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln728_6_fu_3007_p3),15));

        sext_ln1494_7_fu_3086_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln728_7_fu_3078_p3),15));

        sext_ln1494_fu_2447_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1_fu_2440_p3),15));

    shl_ln1_fu_2440_p3 <= (sub_ln1193_reg_4053 & ap_const_lv2_0);
    shl_ln728_1_fu_2539_p3 <= (sub_ln1193_1_reg_4073 & ap_const_lv2_0);
    shl_ln728_2_fu_2638_p3 <= (sub_ln1193_2_reg_4093 & ap_const_lv2_0);
    shl_ln728_3_fu_2737_p3 <= (sub_ln1193_3_reg_4113 & ap_const_lv2_0);
    shl_ln728_4_fu_2865_p3 <= (sub_ln1193_4_fu_2847_p2 & ap_const_lv2_0);
    shl_ln728_5_fu_2936_p3 <= (sub_ln1193_5_fu_2918_p2 & ap_const_lv2_0);
    shl_ln728_6_fu_3007_p3 <= (sub_ln1193_6_fu_2989_p2 & ap_const_lv2_0);
    shl_ln728_7_fu_3078_p3 <= (sub_ln1193_7_fu_3060_p2 & ap_const_lv2_0);
    shl_ln731_1_fu_2534_p2 <= std_logic_vector(shift_left(unsigned(sub_ln731_1_reg_4068),to_integer(unsigned('0' & ap_const_lv12_2(12-1 downto 0)))));
    shl_ln731_2_fu_2633_p2 <= std_logic_vector(shift_left(unsigned(sub_ln731_2_reg_4088),to_integer(unsigned('0' & ap_const_lv12_2(12-1 downto 0)))));
    shl_ln731_3_fu_2732_p2 <= std_logic_vector(shift_left(unsigned(sub_ln731_3_reg_4108),to_integer(unsigned('0' & ap_const_lv12_2(12-1 downto 0)))));
    shl_ln731_4_fu_3167_p2 <= std_logic_vector(shift_left(unsigned(sub_ln731_4_reg_4133),to_integer(unsigned('0' & ap_const_lv12_2(12-1 downto 0)))));
    shl_ln731_5_fu_3259_p2 <= std_logic_vector(shift_left(unsigned(sub_ln731_5_reg_4157),to_integer(unsigned('0' & ap_const_lv12_2(12-1 downto 0)))));
    shl_ln731_6_fu_3351_p2 <= std_logic_vector(shift_left(unsigned(sub_ln731_6_reg_4181),to_integer(unsigned('0' & ap_const_lv12_2(12-1 downto 0)))));
    shl_ln731_7_fu_3443_p2 <= std_logic_vector(shift_left(unsigned(sub_ln731_7_reg_4205),to_integer(unsigned('0' & ap_const_lv12_2(12-1 downto 0)))));
    shl_ln731_fu_2435_p2 <= std_logic_vector(shift_left(unsigned(sub_ln731_reg_4048),to_integer(unsigned('0' & ap_const_lv12_2(12-1 downto 0)))));
    sub_ln1193_1_fu_2005_p2 <= std_logic_vector(unsigned(zext_ln703_2_fu_1997_p1) - unsigned(zext_ln703_3_fu_2001_p1));
    sub_ln1193_2_fu_2108_p2 <= std_logic_vector(unsigned(zext_ln703_4_fu_2100_p1) - unsigned(zext_ln703_5_fu_2104_p1));
    sub_ln1193_3_fu_2211_p2 <= std_logic_vector(unsigned(zext_ln703_6_fu_2203_p1) - unsigned(zext_ln703_7_fu_2207_p1));
    sub_ln1193_4_fu_2847_p2 <= std_logic_vector(unsigned(zext_ln703_8_fu_2841_p1) - unsigned(zext_ln703_9_fu_2844_p1));
    sub_ln1193_5_fu_2918_p2 <= std_logic_vector(unsigned(zext_ln703_10_fu_2912_p1) - unsigned(zext_ln703_11_fu_2915_p1));
    sub_ln1193_6_fu_2989_p2 <= std_logic_vector(unsigned(zext_ln703_12_fu_2983_p1) - unsigned(zext_ln703_13_fu_2986_p1));
    sub_ln1193_7_fu_3060_p2 <= std_logic_vector(unsigned(zext_ln703_14_fu_3054_p1) - unsigned(zext_ln703_15_fu_3057_p1));
    sub_ln1193_fu_1902_p2 <= std_logic_vector(unsigned(zext_ln703_fu_1894_p1) - unsigned(zext_ln703_1_fu_1898_p1));
    sub_ln703_10_fu_2961_p2 <= std_logic_vector(unsigned(and_ln731_s_fu_2902_p3) - unsigned(zext_ln1333_5_fu_2958_p1));
    sub_ln703_11_fu_2967_p2 <= std_logic_vector(unsigned(sub_ln703_10_fu_2961_p2) - unsigned(zext_ln1333_13_fu_2909_p1));
    sub_ln703_12_fu_3032_p2 <= std_logic_vector(unsigned(and_ln731_11_fu_2973_p3) - unsigned(zext_ln1333_6_fu_3029_p1));
    sub_ln703_13_fu_3038_p2 <= std_logic_vector(unsigned(sub_ln703_12_fu_3032_p2) - unsigned(zext_ln1333_14_fu_2980_p1));
    sub_ln703_14_fu_3103_p2 <= std_logic_vector(unsigned(and_ln731_13_fu_3044_p3) - unsigned(zext_ln1333_7_fu_3100_p1));
    sub_ln703_15_fu_3109_p2 <= std_logic_vector(unsigned(sub_ln703_14_fu_3103_p2) - unsigned(zext_ln1333_15_fu_3051_p1));
    sub_ln703_1_fu_1932_p2 <= std_logic_vector(unsigned(sub_ln703_fu_1926_p2) - unsigned(zext_ln1333_8_fu_1880_p1));
    sub_ln703_2_fu_2029_p2 <= std_logic_vector(unsigned(and_ln731_2_fu_1948_p3) - unsigned(zext_ln1333_1_fu_2025_p1));
    sub_ln703_3_fu_2035_p2 <= std_logic_vector(unsigned(sub_ln703_2_fu_2029_p2) - unsigned(zext_ln1333_9_fu_1983_p1));
    sub_ln703_4_fu_2132_p2 <= std_logic_vector(unsigned(and_ln731_4_fu_2051_p3) - unsigned(zext_ln1333_2_fu_2128_p1));
    sub_ln703_5_fu_2138_p2 <= std_logic_vector(unsigned(sub_ln703_4_fu_2132_p2) - unsigned(zext_ln1333_10_fu_2086_p1));
    sub_ln703_6_fu_2235_p2 <= std_logic_vector(unsigned(and_ln731_6_fu_2154_p3) - unsigned(zext_ln1333_3_fu_2231_p1));
    sub_ln703_7_fu_2241_p2 <= std_logic_vector(unsigned(sub_ln703_6_fu_2235_p2) - unsigned(zext_ln1333_11_fu_2189_p1));
    sub_ln703_8_fu_2890_p2 <= std_logic_vector(unsigned(and_ln731_8_fu_2831_p3) - unsigned(zext_ln1333_4_fu_2887_p1));
    sub_ln703_9_fu_2896_p2 <= std_logic_vector(unsigned(sub_ln703_8_fu_2890_p2) - unsigned(zext_ln1333_12_fu_2838_p1));
    sub_ln703_fu_1926_p2 <= std_logic_vector(unsigned(and_ln_fu_1845_p3) - unsigned(zext_ln1333_fu_1922_p1));
    sub_ln731_1_fu_1967_p2 <= std_logic_vector(unsigned(and_ln731_3_fu_1956_p3) - unsigned(trunc_ln731_1_fu_1963_p1));
    sub_ln731_2_fu_2070_p2 <= std_logic_vector(unsigned(and_ln731_5_fu_2059_p3) - unsigned(trunc_ln731_2_fu_2066_p1));
    sub_ln731_3_fu_2173_p2 <= std_logic_vector(unsigned(and_ln731_7_fu_2162_p3) - unsigned(trunc_ln731_3_fu_2169_p1));
    sub_ln731_4_fu_2268_p2 <= std_logic_vector(unsigned(and_ln731_9_fu_2257_p3) - unsigned(trunc_ln731_4_fu_2264_p1));
    sub_ln731_5_fu_2315_p2 <= std_logic_vector(unsigned(and_ln731_10_fu_2304_p3) - unsigned(trunc_ln731_5_fu_2311_p1));
    sub_ln731_6_fu_2362_p2 <= std_logic_vector(unsigned(and_ln731_12_fu_2351_p3) - unsigned(trunc_ln731_6_fu_2358_p1));
    sub_ln731_7_fu_2409_p2 <= std_logic_vector(unsigned(and_ln731_14_fu_2398_p3) - unsigned(trunc_ln731_7_fu_2405_p1));
    sub_ln731_fu_1864_p2 <= std_logic_vector(unsigned(and_ln731_1_fu_1853_p3) - unsigned(trunc_ln731_fu_1860_p1));
    tmp_10_fu_3270_p4 <= select_ln1494_5_fu_3264_p3(11 downto 2);
    tmp_11_fu_3280_p4 <= ((tmp_10_fu_3270_p4 & tmp_36_reg_3987_pp0_iter1_reg) & ap_const_lv1_0);
    tmp_12_fu_3362_p4 <= select_ln1494_6_fu_3356_p3(11 downto 2);
    tmp_13_fu_3372_p4 <= ((tmp_12_fu_3362_p4 & tmp_40_reg_4010_pp0_iter1_reg) & ap_const_lv1_0);
    tmp_14_fu_3454_p4 <= select_ln1494_7_fu_3448_p3(11 downto 2);
    tmp_15_fu_3464_p4 <= ((tmp_14_fu_3454_p4 & tmp_44_reg_4033_pp0_iter1_reg) & ap_const_lv1_0);
    tmp_17_fu_1835_p4 <= rem_0_q0(29 downto 20);
    tmp_19_fu_1583_p3 <= inputs_0_q0(1 downto 1);
    tmp_21_fu_1938_p4 <= rem_1_q0(29 downto 20);
    tmp_23_fu_1615_p3 <= inputs_1_q0(1 downto 1);
    tmp_25_fu_2041_p4 <= rem_2_q0(29 downto 20);
    tmp_27_fu_1647_p3 <= inputs_2_q0(1 downto 1);
    tmp_29_fu_2144_p4 <= rem_3_q0(29 downto 20);
    tmp_2_fu_3115_p4 <= ((tmp_1_reg_4224 & tmp_16_reg_3872_pp0_iter1_reg) & ap_const_lv1_0);
    tmp_31_fu_1679_p3 <= inputs_3_q0(1 downto 1);
    tmp_35_fu_1711_p3 <= inputs_4_q0(1 downto 1);
    tmp_39_fu_1743_p3 <= inputs_5_q0(1 downto 1);
    tmp_43_fu_1775_p3 <= inputs_6_q0(1 downto 1);
    tmp_47_fu_1807_p3 <= inputs_7_q0(1 downto 1);
    tmp_4_fu_3128_p4 <= ((tmp_3_reg_4229 & tmp_20_reg_3895_pp0_iter1_reg) & ap_const_lv1_0);
    tmp_6_fu_3141_p4 <= ((tmp_5_reg_4234 & tmp_24_reg_3918_pp0_iter1_reg) & ap_const_lv1_0);
    tmp_8_fu_3154_p4 <= ((tmp_7_reg_4239 & tmp_28_reg_3941_pp0_iter1_reg) & ap_const_lv1_0);
    tmp_9_fu_3178_p4 <= select_ln1494_4_fu_3172_p3(11 downto 2);
    tmp_s_fu_3188_p4 <= ((tmp_9_fu_3178_p4 & tmp_32_reg_3964_pp0_iter1_reg) & ap_const_lv1_0);
    trunc_ln1333_10_fu_2179_p4 <= sub_ln731_3_fu_2173_p2(9 downto 3);
    trunc_ln1333_1_fu_1987_p4 <= rem_1_q0(29 downto 23);
    trunc_ln1333_2_fu_2090_p4 <= rem_2_q0(29 downto 23);
    trunc_ln1333_3_fu_2193_p4 <= rem_3_q0(29 downto 23);
    trunc_ln1333_8_fu_1870_p4 <= sub_ln731_fu_1864_p2(9 downto 3);
    trunc_ln1333_9_fu_1973_p4 <= sub_ln731_1_fu_1967_p2(9 downto 3);
    trunc_ln1333_s_fu_2076_p4 <= sub_ln731_2_fu_2070_p2(9 downto 3);
    trunc_ln1_fu_1884_p4 <= rem_0_q0(29 downto 23);
    trunc_ln301_1_fu_1611_p1 <= inputs_1_q0(1 - 1 downto 0);
    trunc_ln301_2_fu_1643_p1 <= inputs_2_q0(1 - 1 downto 0);
    trunc_ln301_3_fu_1675_p1 <= inputs_3_q0(1 - 1 downto 0);
    trunc_ln301_4_fu_1707_p1 <= inputs_4_q0(1 - 1 downto 0);
    trunc_ln301_5_fu_1739_p1 <= inputs_5_q0(1 - 1 downto 0);
    trunc_ln301_6_fu_1771_p1 <= inputs_6_q0(1 - 1 downto 0);
    trunc_ln301_7_fu_1803_p1 <= inputs_7_q0(1 - 1 downto 0);
    trunc_ln301_fu_1579_p1 <= inputs_0_q0(1 - 1 downto 0);
    trunc_ln731_1_fu_1963_p1 <= rem_1_q0(12 - 1 downto 0);
    trunc_ln731_2_fu_2066_p1 <= rem_2_q0(12 - 1 downto 0);
    trunc_ln731_3_fu_2169_p1 <= rem_3_q0(12 - 1 downto 0);
    trunc_ln731_4_fu_2264_p1 <= rem_4_q0(12 - 1 downto 0);
    trunc_ln731_5_fu_2311_p1 <= rem_5_q0(12 - 1 downto 0);
    trunc_ln731_6_fu_2358_p1 <= rem_6_q0(12 - 1 downto 0);
    trunc_ln731_7_fu_2405_p1 <= rem_7_q0(12 - 1 downto 0);
    trunc_ln731_fu_1860_p1 <= rem_0_q0(12 - 1 downto 0);
    trunc_ln_i1_fu_2687_p4 <= select_ln1494_2_fu_2658_p3(8 downto 5);
    trunc_ln_i2_fu_2786_p4 <= select_ln1494_3_fu_2757_p3(8 downto 5);
    trunc_ln_i3_fu_2588_p4 <= select_ln1494_1_fu_2559_p3(8 downto 5);
    trunc_ln_i4_fu_3214_p4 <= select_ln1494_4_fu_3172_p3(8 downto 5);
    trunc_ln_i5_fu_3306_p4 <= select_ln1494_5_fu_3264_p3(8 downto 5);
    trunc_ln_i6_fu_3398_p4 <= select_ln1494_6_fu_3356_p3(8 downto 5);
    trunc_ln_i7_fu_3490_p4 <= select_ln1494_7_fu_3448_p3(8 downto 5);
    trunc_ln_i_fu_2489_p4 <= select_ln1494_fu_2460_p3(8 downto 5);
    xor_ln1495_1_fu_2598_p2 <= (icmp_ln1495_1_fu_2576_p2 xor ap_const_lv1_1);
    xor_ln1495_2_fu_2697_p2 <= (icmp_ln1495_2_fu_2675_p2 xor ap_const_lv1_1);
    xor_ln1495_3_fu_2796_p2 <= (icmp_ln1495_3_fu_2774_p2 xor ap_const_lv1_1);
    xor_ln1495_4_fu_3224_p2 <= (icmp_ln1495_4_fu_3202_p2 xor ap_const_lv1_1);
    xor_ln1495_5_fu_3316_p2 <= (icmp_ln1495_5_fu_3294_p2 xor ap_const_lv1_1);
    xor_ln1495_6_fu_3408_p2 <= (icmp_ln1495_6_fu_3386_p2 xor ap_const_lv1_1);
    xor_ln1495_7_fu_3500_p2 <= (icmp_ln1495_7_fu_3478_p2 xor ap_const_lv1_1);
    xor_ln1495_fu_2499_p2 <= (icmp_ln1495_fu_2477_p2 xor ap_const_lv1_1);
    zext_ln1333_10_fu_2086_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_s_fu_2076_p4),12));
    zext_ln1333_11_fu_2189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_10_fu_2179_p4),12));
    zext_ln1333_12_fu_2838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_11_reg_4138),12));
    zext_ln1333_13_fu_2909_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_12_reg_4162),12));
    zext_ln1333_14_fu_2980_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_13_reg_4186),12));
    zext_ln1333_15_fu_3051_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_14_reg_4210),12));
    zext_ln1333_1_fu_2025_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_1_fu_1987_p4),12));
    zext_ln1333_2_fu_2128_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_2_fu_2090_p4),12));
    zext_ln1333_3_fu_2231_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_3_fu_2193_p4),12));
    zext_ln1333_4_fu_2887_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_4_reg_4145),12));
    zext_ln1333_5_fu_2958_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_5_reg_4169),12));
    zext_ln1333_6_fu_3029_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_6_reg_4193),12));
    zext_ln1333_7_fu_3100_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_7_reg_4217),12));
    zext_ln1333_8_fu_1880_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_8_fu_1870_p4),12));
    zext_ln1333_9_fu_1983_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_9_fu_1973_p4),12));
    zext_ln1333_fu_1922_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1_fu_1884_p4),12));
    zext_ln1494_1_fu_2550_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1118_1_reg_4078),15));
    zext_ln1494_2_fu_2649_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1118_2_reg_4098),15));
    zext_ln1494_3_fu_2748_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1118_3_reg_4118),15));
    zext_ln1494_4_fu_2877_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1118_4_fu_2859_p2),15));
    zext_ln1494_5_fu_2948_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1118_5_fu_2930_p2),15));
    zext_ln1494_6_fu_3019_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1118_6_fu_3001_p2),15));
    zext_ln1494_7_fu_3090_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1118_7_fu_3072_p2),15));
    zext_ln1494_fu_2451_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1118_reg_4058),15));
    zext_ln18_fu_1561_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_1551_p4),64));
    zext_ln703_10_fu_2912_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_5_reg_4169),8));
    zext_ln703_11_fu_2915_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_12_reg_4162),8));
    zext_ln703_12_fu_2983_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_6_reg_4193),8));
    zext_ln703_13_fu_2986_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_13_reg_4186),8));
    zext_ln703_14_fu_3054_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_7_reg_4217),8));
    zext_ln703_15_fu_3057_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_14_reg_4210),8));
    zext_ln703_1_fu_1898_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_8_fu_1870_p4),8));
    zext_ln703_2_fu_1997_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_1_fu_1987_p4),8));
    zext_ln703_3_fu_2001_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_9_fu_1973_p4),8));
    zext_ln703_4_fu_2100_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_2_fu_2090_p4),8));
    zext_ln703_5_fu_2104_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_s_fu_2076_p4),8));
    zext_ln703_6_fu_2203_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_3_fu_2193_p4),8));
    zext_ln703_7_fu_2207_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_10_fu_2179_p4),8));
    zext_ln703_8_fu_2841_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_4_reg_4145),8));
    zext_ln703_9_fu_2844_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1333_11_reg_4138),8));
    zext_ln703_fu_1894_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1_fu_1884_p4),8));
end behav;
