{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1474753878110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1474753878113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 24 18:51:18 2016 " "Processing started: Sat Sep 24 18:51:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1474753878113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753878113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RSDecoder -c RSDecoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off RSDecoder -c RSDecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753878113 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1474753878343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syndrome.vhd 2 1 " "Found 2 design units, including 1 entities, in source file syndrome.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Syndrome-bdf_type " "Found design unit 1: Syndrome-bdf_type" {  } { { "Syndrome.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/Syndrome.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886225 ""} { "Info" "ISGN_ENTITY_NAME" "1 Syndrome " "Found entity 1: Syndrome" {  } { { "Syndrome.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/Syndrome.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753886225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register4b-description " "Found design unit 1: register4b-description" {  } { { "register4b.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/register4b.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886226 ""} { "Info" "ISGN_ENTITY_NAME" "1 register4b " "Found entity 1: register4b" {  } { { "register4b.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/register4b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753886226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_15-behavior " "Found design unit 1: static_15-behavior" {  } { { "static_15.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_15.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886227 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_15 " "Found entity 1: static_15" {  } { { "static_15.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_15.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753886227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_12-behavior " "Found design unit 1: static_12-behavior" {  } { { "static_12.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_12.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886228 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_12 " "Found entity 1: static_12" {  } { { "static_12.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_12.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753886228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_8-behavior " "Found design unit 1: static_8-behavior" {  } { { "static_8.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886229 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_8 " "Found entity 1: static_8" {  } { { "static_8.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753886229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_4-behavior " "Found design unit 1: static_4-behavior" {  } { { "static_4.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886230 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_4 " "Found entity 1: static_4" {  } { { "static_4.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753886230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_3-behavior " "Found design unit 1: static_3-behavior" {  } { { "static_3.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886231 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_3 " "Found entity 1: static_3" {  } { { "static_3.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_3.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753886231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_2-behavior " "Found design unit 1: static_2-behavior" {  } { { "static_2.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886232 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_2 " "Found entity 1: static_2" {  } { { "static_2.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753886232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_1-behavior " "Found design unit 1: static_1-behavior" {  } { { "static_1.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886232 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_1 " "Found entity 1: static_1" {  } { { "static_1.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753886232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gf_sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gf_sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gf_sum-behavior " "Found design unit 1: gf_sum-behavior" {  } { { "gf_sum.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/gf_sum.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886233 ""} { "Info" "ISGN_ENTITY_NAME" "1 gf_sum " "Found entity 1: gf_sum" {  } { { "gf_sum.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/gf_sum.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753886233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gf_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gf_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gf_mult-lut " "Found design unit 1: gf_mult-lut" {  } { { "gf_mult.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/gf_mult.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886234 ""} { "Info" "ISGN_ENTITY_NAME" "1 gf_mult " "Found entity 1: gf_mult" {  } { { "gf_mult.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/gf_mult.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753886234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chien search location.bdf 1 1 " "Found 1 design units, including 1 entities, in source file chien search location.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Chien Search Location " "Found entity 1: Chien Search Location" {  } { { "Chien Search Location.bdf" "" { Schematic "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/Chien Search Location.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753886235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chien search value.bdf 1 1 " "Found 1 design units, including 1 entities, in source file chien search value.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Chien Search value " "Found entity 1: Chien Search value" {  } { { "Chien Search value.bdf" "" { Schematic "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/Chien Search value.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753886236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gf_inv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gf_inv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gf_inv-lut " "Found design unit 1: gf_inv-lut" {  } { { "gf_inv.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/gf_inv.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886237 ""} { "Info" "ISGN_ENTITY_NAME" "1 gf_inv " "Found entity 1: gf_inv" {  } { { "gf_inv.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/gf_inv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753886237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forney.bdf 1 1 " "Found 1 design units, including 1 entities, in source file forney.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Forney " "Found entity 1: Forney" {  } { { "Forney.bdf" "" { Schematic "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/Forney.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753886238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "berlekampcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file berlekampcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BerlekampController-comportamental " "Found design unit 1: BerlekampController-comportamental" {  } { { "BerlekampController.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerlekampController.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886238 ""} { "Info" "ISGN_ENTITY_NAME" "1 BerlekampController " "Found entity 1: BerlekampController" {  } { { "BerlekampController.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerlekampController.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753886238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chiencontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chiencontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ChienController-comportamental " "Found design unit 1: ChienController-comportamental" {  } { { "ChienController.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/ChienController.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886239 ""} { "Info" "ISGN_ENTITY_NAME" "1 ChienController " "Found entity 1: ChienController" {  } { { "ChienController.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/ChienController.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753886239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_0-behavior " "Found design unit 1: static_0-behavior" {  } { { "static_0.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_0.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886240 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_0 " "Found entity 1: static_0" {  } { { "static_0.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_0.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753886240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_11-behavior " "Found design unit 1: static_11-behavior" {  } { { "static_11.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_11.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886241 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_11 " "Found entity 1: static_11" {  } { { "static_11.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_11.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753886241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_6-behavior " "Found design unit 1: static_6-behavior" {  } { { "static_6.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_6.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886243 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_6 " "Found entity 1: static_6" {  } { { "static_6.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/static_6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753886243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_berleys.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aux_berleys.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 aux_berleys " "Found entity 1: aux_berleys" {  } { { "aux_berleys.bdf" "" { Schematic "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/aux_berleys.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753886243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "berlekamp_massey.bdf 1 1 " "Found 1 design units, including 1 entities, in source file berlekamp_massey.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Berlekamp_Massey " "Found entity 1: Berlekamp_Massey" {  } { { "Berlekamp_Massey.bdf" "" { Schematic "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/Berlekamp_Massey.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753886244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "berlemas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file berlemas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BerleMas-bdf_type " "Found design unit 1: BerleMas-bdf_type" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886245 ""} { "Info" "ISGN_ENTITY_NAME" "1 BerleMas " "Found entity 1: BerleMas" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753886245 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BerleMas " "Elaborating entity \"BerleMas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1474753886271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BerlekampController BerlekampController:b2v_inst3 " "Elaborating entity \"BerlekampController\" for hierarchy \"BerlekampController:b2v_inst3\"" {  } { { "BerleMas.vhd" "b2v_inst3" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474753886281 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inicia BerlekampController.vhd(61) " "VHDL Process Statement warning at BerlekampController.vhd(61): signal \"inicia\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BerlekampController.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerlekampController.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474753886282 "|BerleMas|BerlekampController:b2v_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "impar BerlekampController.vhd(68) " "VHDL Process Statement warning at BerlekampController.vhd(68): signal \"impar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BerlekampController.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerlekampController.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474753886282 "|BerleMas|BerlekampController:b2v_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ds BerlekampController.vhd(69) " "VHDL Process Statement warning at BerlekampController.vhd(69): signal \"ds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BerlekampController.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerlekampController.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474753886282 "|BerleMas|BerlekampController:b2v_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count4 BerlekampController.vhd(132) " "VHDL Process Statement warning at BerlekampController.vhd(132): signal \"count4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BerlekampController.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerlekampController.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474753886282 "|BerleMas|BerlekampController:b2v_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Berlekamp_Massey Berlekamp_Massey:b2v_inst5 " "Elaborating entity \"Berlekamp_Massey\" for hierarchy \"Berlekamp_Massey:b2v_inst5\"" {  } { { "BerleMas.vhd" "b2v_inst5" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474753886291 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "ds " "Found inconsistent dimensions for element \"ds\"" {  } { { "Berlekamp_Massey.bdf" "" { Schematic "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/Berlekamp_Massey.bdf" { { 272 3152 3304 288 "ds\[3\]" "" } { 278 3112 3152 344 "ds\[3..0\]" "" } { 288 3152 3304 304 "ds\[2\]" "" } { 304 3152 3304 320 "ds\[1\]" "" } { 320 3152 3304 336 "ds\[0\]" "" } { 304 3408 3584 320 "ds" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474753886292 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "ds " "Converted elements in bus name \"ds\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ds\[3\] ds3 " "Converted element name(s) from \"ds\[3\]\" to \"ds3\"" {  } { { "Berlekamp_Massey.bdf" "" { Schematic "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/Berlekamp_Massey.bdf" { { 272 3152 3304 288 "ds\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1474753886292 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ds\[3..0\] ds3..0 " "Converted element name(s) from \"ds\[3..0\]\" to \"ds3..0\"" {  } { { "Berlekamp_Massey.bdf" "" { Schematic "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/Berlekamp_Massey.bdf" { { 278 3112 3152 344 "ds\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1474753886292 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ds\[2\] ds2 " "Converted element name(s) from \"ds\[2\]\" to \"ds2\"" {  } { { "Berlekamp_Massey.bdf" "" { Schematic "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/Berlekamp_Massey.bdf" { { 288 3152 3304 304 "ds\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1474753886292 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ds\[1\] ds1 " "Converted element name(s) from \"ds\[1\]\" to \"ds1\"" {  } { { "Berlekamp_Massey.bdf" "" { Schematic "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/Berlekamp_Massey.bdf" { { 304 3152 3304 320 "ds\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1474753886292 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ds\[0\] ds0 " "Converted element name(s) from \"ds\[0\]\" to \"ds0\"" {  } { { "Berlekamp_Massey.bdf" "" { Schematic "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/Berlekamp_Massey.bdf" { { 320 3152 3304 336 "ds\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1474753886292 ""}  } { { "Berlekamp_Massey.bdf" "" { Schematic "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/Berlekamp_Massey.bdf" { { 272 3152 3304 288 "ds\[3\]" "" } { 278 3112 3152 344 "ds\[3..0\]" "" } { 288 3152 3304 304 "ds\[2\]" "" } { 304 3152 3304 320 "ds\[1\]" "" } { 320 3152 3304 336 "ds\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1474753886292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_sum Berlekamp_Massey:b2v_inst5\|gf_sum:inst25 " "Elaborating entity \"gf_sum\" for hierarchy \"Berlekamp_Massey:b2v_inst5\|gf_sum:inst25\"" {  } { { "Berlekamp_Massey.bdf" "inst25" { Schematic "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/Berlekamp_Massey.bdf" { { 416 2984 3136 496 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474753886293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_mult Berlekamp_Massey:b2v_inst5\|gf_mult:inst16 " "Elaborating entity \"gf_mult\" for hierarchy \"Berlekamp_Massey:b2v_inst5\|gf_mult:inst16\"" {  } { { "Berlekamp_Massey.bdf" "inst16" { Schematic "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/Berlekamp_Massey.bdf" { { 272 2488 2640 352 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474753886294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register4b Berlekamp_Massey:b2v_inst5\|register4b:inst8 " "Elaborating entity \"register4b\" for hierarchy \"Berlekamp_Massey:b2v_inst5\|register4b:inst8\"" {  } { { "Berlekamp_Massey.bdf" "inst8" { Schematic "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/Berlekamp_Massey.bdf" { { 112 2448 2600 224 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474753886295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_inv Berlekamp_Massey:b2v_inst5\|gf_inv:inst32 " "Elaborating entity \"gf_inv\" for hierarchy \"Berlekamp_Massey:b2v_inst5\|gf_inv:inst32\"" {  } { { "Berlekamp_Massey.bdf" "inst32" { Schematic "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/Berlekamp_Massey.bdf" { { -248 2880 3032 -168 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474753886296 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o gf_inv.vhd(14) " "VHDL Process Statement warning at gf_inv.vhd(14): inferring latch(es) for signal or variable \"o\", which holds its previous value in one or more paths through the process" {  } { { "gf_inv.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/gf_inv.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1474753886297 "|Berlekamp_Massey|gf_inv:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[0\] gf_inv.vhd(14) " "Inferred latch for \"o\[0\]\" at gf_inv.vhd(14)" {  } { { "gf_inv.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/gf_inv.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753886297 "|Berlekamp_Massey|gf_inv:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[1\] gf_inv.vhd(14) " "Inferred latch for \"o\[1\]\" at gf_inv.vhd(14)" {  } { { "gf_inv.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/gf_inv.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753886297 "|Berlekamp_Massey|gf_inv:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[2\] gf_inv.vhd(14) " "Inferred latch for \"o\[2\]\" at gf_inv.vhd(14)" {  } { { "gf_inv.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/gf_inv.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753886297 "|Berlekamp_Massey|gf_inv:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[3\] gf_inv.vhd(14) " "Inferred latch for \"o\[3\]\" at gf_inv.vhd(14)" {  } { { "gf_inv.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/gf_inv.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753886297 "|Berlekamp_Massey|gf_inv:inst32"}
{ "Warning" "WSGN_SEARCH_FILE" "mux2x1.vhd 2 1 " "Using design file mux2x1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2x1-Mux2x1 " "Found design unit 1: Mux2x1-Mux2x1" {  } { { "mux2x1.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/mux2x1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886302 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "mux2x1.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/mux2x1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474753886302 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1474753886302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 Berlekamp_Massey:b2v_inst5\|Mux2x1:inst33 " "Elaborating entity \"Mux2x1\" for hierarchy \"Berlekamp_Massey:b2v_inst5\|Mux2x1:inst33\"" {  } { { "Berlekamp_Massey.bdf" "inst33" { Schematic "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/Berlekamp_Massey.bdf" { { -144 1928 2104 -32 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474753886302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "static_1 Berlekamp_Massey:b2v_inst5\|static_1:inst31 " "Elaborating entity \"static_1\" for hierarchy \"Berlekamp_Massey:b2v_inst5\|static_1:inst31\"" {  } { { "Berlekamp_Massey.bdf" "inst31" { Schematic "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/Berlekamp_Massey.bdf" { { -480 -152 -24 -400 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474753886304 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Registra GND " "Pin \"Registra\" is stuck at GND" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1474753886787 "|BerleMas|Registra"} { "Warning" "WMLS_MLS_STUCK_PIN" "Lambda1\[0\] GND " "Pin \"Lambda1\[0\]\" is stuck at GND" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1474753886787 "|BerleMas|Lambda1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Lambda1\[1\] GND " "Pin \"Lambda1\[1\]\" is stuck at GND" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1474753886787 "|BerleMas|Lambda1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Lambda1\[2\] GND " "Pin \"Lambda1\[2\]\" is stuck at GND" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1474753886787 "|BerleMas|Lambda1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Lambda1\[3\] GND " "Pin \"Lambda1\[3\]\" is stuck at GND" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1474753886787 "|BerleMas|Lambda1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Lambda2\[0\] GND " "Pin \"Lambda2\[0\]\" is stuck at GND" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1474753886787 "|BerleMas|Lambda2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Lambda2\[1\] GND " "Pin \"Lambda2\[1\]\" is stuck at GND" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1474753886787 "|BerleMas|Lambda2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Lambda2\[2\] GND " "Pin \"Lambda2\[2\]\" is stuck at GND" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1474753886787 "|BerleMas|Lambda2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Lambda2\[3\] GND " "Pin \"Lambda2\[3\]\" is stuck at GND" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1474753886787 "|BerleMas|Lambda2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Lambda3\[0\] GND " "Pin \"Lambda3\[0\]\" is stuck at GND" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1474753886787 "|BerleMas|Lambda3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Lambda3\[1\] GND " "Pin \"Lambda3\[1\]\" is stuck at GND" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1474753886787 "|BerleMas|Lambda3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Lambda3\[2\] GND " "Pin \"Lambda3\[2\]\" is stuck at GND" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1474753886787 "|BerleMas|Lambda3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Lambda3\[3\] GND " "Pin \"Lambda3\[3\]\" is stuck at GND" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1474753886787 "|BerleMas|Lambda3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Lambda4\[0\] GND " "Pin \"Lambda4\[0\]\" is stuck at GND" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1474753886787 "|BerleMas|Lambda4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Lambda4\[1\] GND " "Pin \"Lambda4\[1\]\" is stuck at GND" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1474753886787 "|BerleMas|Lambda4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Lambda4\[2\] GND " "Pin \"Lambda4\[2\]\" is stuck at GND" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1474753886787 "|BerleMas|Lambda4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Lambda4\[3\] GND " "Pin \"Lambda4\[3\]\" is stuck at GND" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1474753886787 "|BerleMas|Lambda4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Omega\[0\] GND " "Pin \"Omega\[0\]\" is stuck at GND" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1474753886787 "|BerleMas|Omega[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Omega\[1\] GND " "Pin \"Omega\[1\]\" is stuck at GND" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1474753886787 "|BerleMas|Omega[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Omega\[2\] GND " "Pin \"Omega\[2\]\" is stuck at GND" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1474753886787 "|BerleMas|Omega[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Omega\[3\] GND " "Pin \"Omega\[3\]\" is stuck at GND" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1474753886787 "|BerleMas|Omega[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1474753886787 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1474753886793 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1474753886919 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474753886919 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Impar " "No output dependent on input pin \"Impar\"" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474753886978 "|BerleMas|Impar"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Count8 " "No output dependent on input pin \"Count8\"" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474753886978 "|BerleMas|Count8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[0\] " "No output dependent on input pin \"Input\[0\]\"" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474753886978 "|BerleMas|Input[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[1\] " "No output dependent on input pin \"Input\[1\]\"" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474753886978 "|BerleMas|Input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[2\] " "No output dependent on input pin \"Input\[2\]\"" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474753886978 "|BerleMas|Input[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[3\] " "No output dependent on input pin \"Input\[3\]\"" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474753886978 "|BerleMas|Input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Inicia " "No output dependent on input pin \"Inicia\"" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474753886978 "|BerleMas|Inicia"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Count4 " "No output dependent on input pin \"Count4\"" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474753886978 "|BerleMas|Count4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock " "No output dependent on input pin \"Clock\"" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474753886978 "|BerleMas|Clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "BerleMas.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/Reed Solomon decoder/BerleMas.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474753886978 "|BerleMas|Reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1474753886978 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1474753886978 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1474753886978 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1474753886978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "860 " "Peak virtual memory: 860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1474753887011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 24 18:51:27 2016 " "Processing ended: Sat Sep 24 18:51:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1474753887011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1474753887011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1474753887011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1474753887011 ""}
