/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [23:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [14:0] celloutsig_0_23z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_34z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  reg [4:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(celloutsig_0_0z & in_data[80]);
  assign celloutsig_0_17z = ~(celloutsig_0_5z & celloutsig_0_4z[4]);
  assign celloutsig_0_1z = ~(in_data[29] & in_data[36]);
  assign celloutsig_1_3z = ~in_data[173];
  assign celloutsig_0_6z = ~((celloutsig_0_3z | celloutsig_0_4z[2]) & celloutsig_0_4z[1]);
  assign celloutsig_0_11z = ~((celloutsig_0_3z | celloutsig_0_2z) & celloutsig_0_10z);
  assign celloutsig_0_0z = ~((in_data[64] | in_data[71]) & (in_data[50] | in_data[25]));
  assign celloutsig_1_11z = ~((celloutsig_1_1z | celloutsig_1_3z) & (celloutsig_1_9z | celloutsig_1_0z));
  assign celloutsig_0_14z = ~((celloutsig_0_1z | celloutsig_0_3z) & (celloutsig_0_13z[6] | celloutsig_0_2z));
  assign celloutsig_0_16z = ~((celloutsig_0_15z[6] | celloutsig_0_0z) & (celloutsig_0_9z | celloutsig_0_5z));
  assign celloutsig_0_27z = ~((celloutsig_0_22z | celloutsig_0_7z) & (celloutsig_0_20z | celloutsig_0_7z));
  assign celloutsig_0_39z = celloutsig_0_32z | celloutsig_0_34z[4];
  assign celloutsig_0_3z = celloutsig_0_2z ^ celloutsig_0_0z;
  assign celloutsig_1_13z = ~(celloutsig_1_3z ^ celloutsig_1_10z);
  assign celloutsig_0_30z = ~(celloutsig_0_16z ^ celloutsig_0_21z);
  assign celloutsig_0_10z = celloutsig_0_2z == celloutsig_0_4z[3];
  assign celloutsig_1_5z = { in_data[130:125], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z } === in_data[170:156];
  assign celloutsig_1_12z = { celloutsig_1_2z[2:1], celloutsig_1_9z, celloutsig_1_1z } === { celloutsig_1_2z[3:2], celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_0_18z = { celloutsig_0_15z[6], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_3z } === celloutsig_0_15z[3:0];
  assign celloutsig_1_9z = { celloutsig_1_1z, 2'h3, celloutsig_1_7z } >= { celloutsig_1_4z, celloutsig_1_5z, 1'h1, celloutsig_1_8z };
  assign celloutsig_0_8z = { celloutsig_0_4z[3:1], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z } >= { in_data[19:15], celloutsig_0_3z };
  assign celloutsig_0_32z = { in_data[48:41], celloutsig_0_2z, celloutsig_0_29z, celloutsig_0_30z, celloutsig_0_3z, celloutsig_0_19z } || { celloutsig_0_13z[20:18], celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_20z };
  assign celloutsig_1_15z = { celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z } || { in_data[187:184], celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_0_7z = { celloutsig_0_4z[7:6], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } || { in_data[52:47], celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[125:121] < in_data[180:176];
  assign celloutsig_1_16z = { celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_2z } < { in_data[175:171], celloutsig_1_10z };
  assign celloutsig_0_19z = { celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_0z } < celloutsig_0_15z[5:2];
  assign celloutsig_0_2z = celloutsig_0_0z & ~(celloutsig_0_1z);
  assign celloutsig_0_15z = in_data[72:66] % { 1'h1, celloutsig_0_13z[21:16] };
  assign celloutsig_1_2z = { in_data[111:110], celloutsig_1_0z, celloutsig_1_1z } * in_data[150:147];
  assign celloutsig_0_4z = { in_data[50:47], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z } * { in_data[83:80], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_31z = { celloutsig_0_23z[14:5], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_27z } !== { celloutsig_0_4z[6:0], celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_1_4z = { in_data[120:113], celloutsig_1_2z, celloutsig_1_0z } !== { in_data[150:143], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_2z[2:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } !== { celloutsig_1_2z[1:0], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, 1'h1 };
  assign celloutsig_1_10z = { celloutsig_1_4z, celloutsig_1_7z } !== { celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_1_14z = { celloutsig_1_8z, celloutsig_1_12z, 1'h1, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_4z } !== { in_data[123:118], celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_9z };
  assign celloutsig_0_21z = { celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_1z } !== { celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_8z };
  assign celloutsig_0_22z = celloutsig_0_13z[16:13] !== { celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_40z = ~ celloutsig_0_23z[9:5];
  assign celloutsig_1_19z = ~ { celloutsig_1_18z[1], celloutsig_1_15z, celloutsig_1_13z };
  assign celloutsig_1_1z = | in_data[128:122];
  assign celloutsig_0_20z = | { celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_4z[7:4] };
  assign celloutsig_0_9z = ~^ { in_data[40:38], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_12z = ~^ in_data[92:82];
  assign celloutsig_0_29z = ~^ { in_data[4:2], celloutsig_0_11z };
  assign celloutsig_1_8z = ^ { celloutsig_1_2z[2:0], celloutsig_1_5z, celloutsig_1_0z, 1'h1, celloutsig_1_3z, 1'h1 };
  assign celloutsig_0_13z = { in_data[34:30], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_3z } << { in_data[76:66], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_34z = { celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_31z, celloutsig_0_27z, celloutsig_0_22z } ~^ celloutsig_0_13z[20:14];
  always_latch
    if (clkin_data[64]) celloutsig_1_18z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_18z = { celloutsig_1_2z[3:1], celloutsig_1_14z, celloutsig_1_16z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_23z = 15'h0000;
    else if (clkin_data[0]) celloutsig_0_23z = { in_data[59:47], celloutsig_0_9z, celloutsig_0_16z };
  assign { out_data[132:128], out_data[98:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
