{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718634923853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718634923853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 20:05:23 2024 " "Processing started: Mon Jun 17 20:05:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718634923853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1718634923853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh --ip_upgrade -variation_files SoC.qsys FirstSOC " "Command: quartus_sh --ip_upgrade -variation_files SoC.qsys FirstSOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1718634923853 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "-variation_files SoC.qsys FirstSOC " "Quartus(args): -variation_files SoC.qsys FirstSOC" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1718634923853 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "9000@localhost " "Can't contact license server \"9000@localhost\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Shell" 0 -1 1718634928233 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "SoC.qsys SoC.BAK.qsys " "Backing up file \"SoC.qsys\" to \"SoC.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1718634940347 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "SoC/synthesis/SoC.v SoC.BAK.v " "Backing up file \"SoC/synthesis/SoC.v\" to \"SoC.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1718634940362 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys SoC.qsys " "Started upgrading IP component Qsys with file \"SoC.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1718634940363 ""}
{ "Info" "" "" "2024.06.17.20:05:50 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2024.06.17.20:05:50 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1718634950084 ""}
{ "Info" "" "" "2024.06.17.20:05:50 Info: Upgrading from core type Nios II (Classic) Processor with version 13.1 to core type Nios II Processor with version 23.1" {  } {  } 0 0 "2024.06.17.20:05:50 Info: Upgrading from core type Nios II (Classic) Processor with version 13.1 to core type Nios II Processor with version 23.1" 0 0 "Shell" 0 -1 1718634950393 ""}
{ "Info" "" "" "2024.06.17.20:05:52 Info: Migration Successful" {  } {  } 0 0 "2024.06.17.20:05:52 Info: Migration Successful" 0 0 "Shell" 0 -1 1718634952113 ""}
{ "Info" "" "" "2024.06.17.20:05:52 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2024.06.17.20:05:52 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1718634952124 ""}
{ "Info" "SoC_generation.rpt" "" "2024.06.17.20:06:04 Info: Saving generation log to D:/SEM6/CO503/Lab01/COUNTER/SoC" {  } {  } 0 0 "2024.06.17.20:06:04 Info: Saving generation log to D:/SEM6/CO503/Lab01/COUNTER/SoC" 0 0 "Shell" 0 -1 1718634964327 ""}
{ "Info" "" "" "2024.06.17.20:06:04 Info: Starting: Create simulation model" {  } {  } 0 0 "2024.06.17.20:06:04 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1718634964328 ""}
{ "Info" "" "" "2024.06.17.20:06:04 Info: qsys-generate D:\\SEM6\\CO503\\Lab01\\COUNTER\\SoC.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\\SEM6\\CO503\\Lab01\\COUNTER\\SoC\\simulation --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2024.06.17.20:06:04 Info: qsys-generate D:\\SEM6\\CO503\\Lab01\\COUNTER\\SoC.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\\SEM6\\CO503\\Lab01\\COUNTER\\SoC\\simulation --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1718634964335 ""}
{ "Info" "SoC.qsys" "" "2024.06.17.20:06:04 Info: Loading COUNTER" {  } {  } 0 0 "2024.06.17.20:06:04 Info: Loading COUNTER" 0 0 "Shell" 0 -1 1718634964389 ""}
{ "Info" "" "" "2024.06.17.20:06:05 Info: Reading input file" {  } {  } 0 0 "2024.06.17.20:06:05 Info: Reading input file" 0 0 "Shell" 0 -1 1718634965589 ""}
{ "Info" "" "" "2024.06.17.20:06:05 Info: Adding clock \[clock_source 23.1\]" {  } {  } 0 0 "2024.06.17.20:06:05 Info: Adding clock \[clock_source 23.1\]" 0 0 "Shell" 0 -1 1718634965594 ""}
{ "Info" "" "" "2024.06.17.20:06:05 Info: Parameterizing module clock" {  } {  } 0 0 "2024.06.17.20:06:05 Info: Parameterizing module clock" 0 0 "Shell" 0 -1 1718634965595 ""}
{ "Info" "" "" "2024.06.17.20:06:05 Info: Adding cpu \[altera_nios2_gen2 23.1\]" {  } {  } 0 0 "2024.06.17.20:06:05 Info: Adding cpu \[altera_nios2_gen2 23.1\]" 0 0 "Shell" 0 -1 1718634965596 ""}
{ "Info" "" "" "2024.06.17.20:06:05 Info: Parameterizing module cpu" {  } {  } 0 0 "2024.06.17.20:06:05 Info: Parameterizing module cpu" 0 0 "Shell" 0 -1 1718634965597 ""}
{ "Info" "" "" "2024.06.17.20:06:05 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 23.1\]" {  } {  } 0 0 "2024.06.17.20:06:05 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 23.1\]" 0 0 "Shell" 0 -1 1718634965600 ""}
{ "Info" "" "" "2024.06.17.20:06:05 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2024.06.17.20:06:05 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1718634965601 ""}
{ "Info" "" "" "2024.06.17.20:06:05 Info: Adding led_out \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.06.17.20:06:05 Info: Adding led_out \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1718634965602 ""}
{ "Info" "" "" "2024.06.17.20:06:05 Info: Parameterizing module led_out" {  } {  } 0 0 "2024.06.17.20:06:05 Info: Parameterizing module led_out" 0 0 "Shell" 0 -1 1718634965603 ""}
{ "Info" "" "" "2024.06.17.20:06:05 Info: Adding onchip_mem \[altera_avalon_onchip_memory2 23.1\]" {  } {  } 0 0 "2024.06.17.20:06:05 Info: Adding onchip_mem \[altera_avalon_onchip_memory2 23.1\]" 0 0 "Shell" 0 -1 1718634965604 ""}
{ "Info" "" "" "2024.06.17.20:06:05 Info: Parameterizing module onchip_mem" {  } {  } 0 0 "2024.06.17.20:06:05 Info: Parameterizing module onchip_mem" 0 0 "Shell" 0 -1 1718634965605 ""}
{ "Info" "" "" "2024.06.17.20:06:05 Info: Adding sysid \[altera_avalon_sysid_qsys 23.1\]" {  } {  } 0 0 "2024.06.17.20:06:05 Info: Adding sysid \[altera_avalon_sysid_qsys 23.1\]" 0 0 "Shell" 0 -1 1718634965607 ""}
{ "Info" "" "" "2024.06.17.20:06:05 Info: Parameterizing module sysid" {  } {  } 0 0 "2024.06.17.20:06:05 Info: Parameterizing module sysid" 0 0 "Shell" 0 -1 1718634965608 ""}
{ "Info" "" "" "2024.06.17.20:06:05 Info: Adding timer \[altera_avalon_timer 23.1\]" {  } {  } 0 0 "2024.06.17.20:06:05 Info: Adding timer \[altera_avalon_timer 23.1\]" 0 0 "Shell" 0 -1 1718634965610 ""}
{ "Info" "" "" "2024.06.17.20:06:05 Info: Parameterizing module timer" {  } {  } 0 0 "2024.06.17.20:06:05 Info: Parameterizing module timer" 0 0 "Shell" 0 -1 1718634965611 ""}
{ "Info" "" "" "2024.06.17.20:06:05 Info: Building connections" {  } {  } 0 0 "2024.06.17.20:06:05 Info: Building connections" 0 0 "Shell" 0 -1 1718634965611 ""}
{ "Info" "" "" "2024.06.17.20:06:05 Info: Parameterizing connections" {  } {  } 0 0 "2024.06.17.20:06:05 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1718634965616 ""}
{ "Info" "" "" "2024.06.17.20:06:05 Info: Validating" {  } {  } 0 0 "2024.06.17.20:06:05 Info: Validating" 0 0 "Shell" 0 -1 1718634965617 ""}
{ "Info" "" "" "2024.06.17.20:06:08 Info: Done reading input file" {  } {  } 0 0 "2024.06.17.20:06:08 Info: Done reading input file" 0 0 "Shell" 0 -1 1718634968052 ""}
{ "Warning" "" "" "2024.06.17.20:06:10 Warning: SoC.cpu: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." {  } {  } 0 0 "2024.06.17.20:06:10 Warning: SoC.cpu: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." 0 0 "Shell" 0 -1 1718634970803 ""}
{ "Info" "" "" "2024.06.17.20:06:10 Info: SoC.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2024.06.17.20:06:10 Info: SoC.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1718634970804 ""}
{ "Info" "" "" "2024.06.17.20:06:10 Info: SoC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2024.06.17.20:06:10 Info: SoC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1718634970805 ""}
{ "Info" "" "" "2024.06.17.20:06:10 Info: SoC.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2024.06.17.20:06:10 Info: SoC.sysid: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1718634970805 ""}
{ "Info" "" "" "2024.06.17.20:06:11 Info: SoC: Generating SoC \"SoC\" for SIM_VERILOG" {  } {  } 0 0 "2024.06.17.20:06:11 Info: SoC: Generating SoC \"SoC\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1718634971181 ""}
{ "Info" "" "" "2024.06.17.20:06:27 Info: cpu: \"SoC\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 0 "2024.06.17.20:06:27 Info: cpu: \"SoC\" instantiated altera_nios2_gen2 \"cpu\"" 0 0 "Shell" 0 -1 1718634987204 ""}
{ "Info" "" "" "2024.06.17.20:06:27 Info: jtag_uart_0: Starting RTL generation for module 'SoC_jtag_uart_0'" {  } {  } 0 0 "2024.06.17.20:06:27 Info: jtag_uart_0: Starting RTL generation for module 'SoC_jtag_uart_0'" 0 0 "Shell" 0 -1 1718634987220 ""}
{ "Info" "" "" "2024.06.17.20:06:29 Info: jtag_uart_0: Done RTL generation for module 'SoC_jtag_uart_0'" {  } {  } 0 0 "2024.06.17.20:06:29 Info: jtag_uart_0: Done RTL generation for module 'SoC_jtag_uart_0'" 0 0 "Shell" 0 -1 1718634989096 ""}
{ "Info" "" "" "2024.06.17.20:06:29 Info: jtag_uart_0: \"SoC\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2024.06.17.20:06:29 Info: jtag_uart_0: \"SoC\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1718634989122 ""}
{ "Info" "" "" "2024.06.17.20:06:29 Info: led_out: Starting RTL generation for module 'SoC_led_out'" {  } {  } 0 0 "2024.06.17.20:06:29 Info: led_out: Starting RTL generation for module 'SoC_led_out'" 0 0 "Shell" 0 -1 1718634989130 ""}
{ "Info" "" "" "2024.06.17.20:06:29 Info: led_out: Done RTL generation for module 'SoC_led_out'" {  } {  } 0 0 "2024.06.17.20:06:29 Info: led_out: Done RTL generation for module 'SoC_led_out'" 0 0 "Shell" 0 -1 1718634989606 ""}
{ "Info" "" "" "2024.06.17.20:06:29 Info: led_out: \"SoC\" instantiated altera_avalon_pio \"led_out\"" {  } {  } 0 0 "2024.06.17.20:06:29 Info: led_out: \"SoC\" instantiated altera_avalon_pio \"led_out\"" 0 0 "Shell" 0 -1 1718634989625 ""}
{ "Info" "" "" "2024.06.17.20:06:29 Info: onchip_mem: Starting RTL generation for module 'SoC_onchip_mem'" {  } {  } 0 0 "2024.06.17.20:06:29 Info: onchip_mem: Starting RTL generation for module 'SoC_onchip_mem'" 0 0 "Shell" 0 -1 1718634989634 ""}
{ "Info" "" "" "2024.06.17.20:06:31 Info: onchip_mem: Done RTL generation for module 'SoC_onchip_mem'" {  } {  } 0 0 "2024.06.17.20:06:31 Info: onchip_mem: Done RTL generation for module 'SoC_onchip_mem'" 0 0 "Shell" 0 -1 1718634991216 ""}
{ "Info" "" "" "2024.06.17.20:06:31 Info: onchip_mem: \"SoC\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" {  } {  } 0 0 "2024.06.17.20:06:31 Info: onchip_mem: \"SoC\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" 0 0 "Shell" 0 -1 1718634991261 ""}
{ "Info" "" "" "2024.06.17.20:06:31 Info: sysid: \"SoC\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 0 "2024.06.17.20:06:31 Info: sysid: \"SoC\" instantiated altera_avalon_sysid_qsys \"sysid\"" 0 0 "Shell" 0 -1 1718634991290 ""}
{ "Info" "" "" "2024.06.17.20:06:31 Info: timer: Starting RTL generation for module 'SoC_timer'" {  } {  } 0 0 "2024.06.17.20:06:31 Info: timer: Starting RTL generation for module 'SoC_timer'" 0 0 "Shell" 0 -1 1718634991306 ""}
{ "Info" "" "" "2024.06.17.20:06:31 Info: timer: Done RTL generation for module 'SoC_timer'" {  } {  } 0 0 "2024.06.17.20:06:31 Info: timer: Done RTL generation for module 'SoC_timer'" 0 0 "Shell" 0 -1 1718634991839 ""}
{ "Info" "" "" "2024.06.17.20:06:31 Info: timer: \"SoC\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 0 "2024.06.17.20:06:31 Info: timer: \"SoC\" instantiated altera_avalon_timer \"timer\"" 0 0 "Shell" 0 -1 1718634991859 ""}
{ "Info" "" "" "2024.06.17.20:06:44 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.17.20:06:44 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1718635004636 ""}
{ "Info" "" "" "2024.06.17.20:06:45 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.17.20:06:45 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1718635005930 ""}
{ "Info" "" "" "2024.06.17.20:06:47 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.17.20:06:47 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1718635007216 ""}
{ "Info" "" "" "2024.06.17.20:06:48 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.17.20:06:48 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1718635008490 ""}
{ "Info" "" "" "2024.06.17.20:06:49 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.17.20:06:49 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1718635009781 ""}
{ "Info" "" "" "2024.06.17.20:06:51 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.17.20:06:51 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1718635011023 ""}
{ "Info" "" "" "2024.06.17.20:07:00 Info: mm_interconnect_0: \"SoC\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2024.06.17.20:07:00 Info: mm_interconnect_0: \"SoC\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1718635020013 ""}
{ "Info" "" "" "2024.06.17.20:07:00 Info: irq_mapper: \"SoC\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2024.06.17.20:07:00 Info: irq_mapper: \"SoC\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1718635020038 ""}
{ "Info" "" "" "2024.06.17.20:07:00 Info: rst_controller: \"SoC\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2024.06.17.20:07:00 Info: rst_controller: \"SoC\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1718635020096 ""}
{ "Info" "" "" "2024.06.17.20:07:00 Info: cpu: Starting RTL generation for module 'SoC_cpu_cpu'" {  } {  } 0 0 "2024.06.17.20:07:00 Info: cpu: Starting RTL generation for module 'SoC_cpu_cpu'" 0 0 "Shell" 0 -1 1718635020144 ""}
{ "Info" "  ]" "" "2024.06.17.20:07:00 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=SoC_cpu_cpu --dir=C:/Users/Chamath/AppData/Local/Temp/alt9891_1036642644821100000.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/Chamath/AppData/Local/Temp/alt9891_1036642644821100000.dir/0009_cpu_gen//SoC_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Chamath/AppData/Local/Temp/alt9891_1036642644821100000.dir/0009_cpu_gen" {  } {  } 0 0 "2024.06.17.20:07:00 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=SoC_cpu_cpu --dir=C:/Users/Chamath/AppData/Local/Temp/alt9891_1036642644821100000.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/Chamath/AppData/Local/Temp/alt9891_1036642644821100000.dir/0009_cpu_gen//SoC_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Chamath/AppData/Local/Temp/alt9891_1036642644821100000.dir/0009_cpu_gen" 0 0 "Shell" 0 -1 1718635020145 ""}
{ "Info" "" "" "2024.06.17.20:07:04 Info: cpu: # 2024.06.17 20:07:02 (*) Starting Nios II generation" {  } {  } 0 0 "2024.06.17.20:07:04 Info: cpu: # 2024.06.17 20:07:02 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1718635024812 ""}
{ "Info" "" "" "2024.06.17.20:07:04 Info: cpu: # 2024.06.17 20:07:02 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2024.06.17.20:07:04 Info: cpu: # 2024.06.17 20:07:02 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1718635024813 ""}
{ "Info" "" "" "2024.06.17.20:07:04 Info: cpu: # 2024.06.17 20:07:02 (*)   Creating all objects for CPU" {  } {  } 0 0 "2024.06.17.20:07:04 Info: cpu: # 2024.06.17 20:07:02 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1718635024813 ""}
{ "Info" "SoC_cpu_cpu_nios2_waves.do'" "" "2024.06.17.20:07:04 Info: cpu: # 2024.06.17 20:07:03 (*)   Creating 'C:/Users/Chamath/AppData/Local/Temp/alt9891_1036642644821100000.dir/0009_cpu_gen/" {  } {  } 0 0 "2024.06.17.20:07:04 Info: cpu: # 2024.06.17 20:07:03 (*)   Creating 'C:/Users/Chamath/AppData/Local/Temp/alt9891_1036642644821100000.dir/0009_cpu_gen/" 0 0 "Shell" 0 -1 1718635024814 ""}
{ "Info" "" "" "2024.06.17.20:07:04 Info: cpu: # 2024.06.17 20:07:03 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2024.06.17.20:07:04 Info: cpu: # 2024.06.17 20:07:03 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1718635024814 ""}
{ "Info" "" "" "2024.06.17.20:07:04 Info: cpu: # 2024.06.17 20:07:03 (*)   Creating plain-text RTL" {  } {  } 0 0 "2024.06.17.20:07:04 Info: cpu: # 2024.06.17 20:07:03 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1718635024815 ""}
{ "Info" "" "" "2024.06.17.20:07:04 Info: cpu: # 2024.06.17 20:07:04 (*) Done Nios II generation" {  } {  } 0 0 "2024.06.17.20:07:04 Info: cpu: # 2024.06.17 20:07:04 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1718635024816 ""}
{ "Info" "" "" "2024.06.17.20:07:04 Info: cpu: Done RTL generation for module 'SoC_cpu_cpu'" {  } {  } 0 0 "2024.06.17.20:07:04 Info: cpu: Done RTL generation for module 'SoC_cpu_cpu'" 0 0 "Shell" 0 -1 1718635024818 ""}
{ "Info" "" "" "2024.06.17.20:07:05 Info: cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2024.06.17.20:07:05 Info: cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1718635025019 ""}
{ "Info" "" "" "2024.06.17.20:07:05 Info: cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 0 "2024.06.17.20:07:05 Info: cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" 0 0 "Shell" 0 -1 1718635025045 ""}
{ "Info" "" "" "2024.06.17.20:07:05 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2024.06.17.20:07:05 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1718635025065 ""}
{ "Info" "" "" "2024.06.17.20:07:05 Info: cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 0 "2024.06.17.20:07:05 Info: cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" 0 0 "Shell" 0 -1 1718635025084 ""}
{ "Info" "" "" "2024.06.17.20:07:05 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2024.06.17.20:07:05 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1718635025115 ""}
{ "Info" "" "" "2024.06.17.20:07:05 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2024.06.17.20:07:05 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1718635025140 ""}
{ "Info" "" "" "2024.06.17.20:07:05 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2024.06.17.20:07:05 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1718635025194 ""}
{ "Info" "" "" "2024.06.17.20:07:05 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2024.06.17.20:07:05 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1718635025228 ""}
{ "Info" "" "" "2024.06.17.20:07:05 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2024.06.17.20:07:05 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1718635025262 ""}
{ "Info" "" "" "2024.06.17.20:07:05 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2024.06.17.20:07:05 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1718635025296 ""}
{ "Info" "" "" "2024.06.17.20:07:05 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2024.06.17.20:07:05 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1718635025320 ""}
{ "Info" "" "" "2024.06.17.20:07:05 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2024.06.17.20:07:05 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1718635025327 ""}
{ "Info" "" "" "2024.06.17.20:07:05 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2024.06.17.20:07:05 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1718635025418 ""}
{ "Info" "" "" "2024.06.17.20:07:05 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2024.06.17.20:07:05 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1718635025481 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.06.17.20:07:05 Info: Reusing file D:/SEM6/CO503/Lab01/COUNTER/SoC/simulation/submodules" {  } {  } 0 0 "2024.06.17.20:07:05 Info: Reusing file D:/SEM6/CO503/Lab01/COUNTER/SoC/simulation/submodules" 0 0 "Shell" 0 -1 1718635025498 ""}
{ "Info" "" "" "2024.06.17.20:07:05 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2024.06.17.20:07:05 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1718635025514 ""}
{ "Info" "" "" "2024.06.17.20:07:05 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2024.06.17.20:07:05 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1718635025554 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.06.17.20:07:05 Info: Reusing file D:/SEM6/CO503/Lab01/COUNTER/SoC/simulation/submodules" {  } {  } 0 0 "2024.06.17.20:07:05 Info: Reusing file D:/SEM6/CO503/Lab01/COUNTER/SoC/simulation/submodules" 0 0 "Shell" 0 -1 1718635025556 ""}
{ "Info" "" "" "2024.06.17.20:07:05 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2024.06.17.20:07:05 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1718635025574 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.06.17.20:07:05 Info: Reusing file D:/SEM6/CO503/Lab01/COUNTER/SoC/simulation/submodules" {  } {  } 0 0 "2024.06.17.20:07:05 Info: Reusing file D:/SEM6/CO503/Lab01/COUNTER/SoC/simulation/submodules" 0 0 "Shell" 0 -1 1718635025576 ""}
{ "Info" "" "" "2024.06.17.20:07:07 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2024.06.17.20:07:07 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1718635027992 ""}
{ "Info" "" "" "2024.06.17.20:07:08 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2024.06.17.20:07:08 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1718635028018 ""}
{ "Info" "" "" "2024.06.17.20:07:08 Info: SoC: Done \"SoC\" with 29 modules, 49 files" {  } {  } 0 0 "2024.06.17.20:07:08 Info: SoC: Done \"SoC\" with 29 modules, 49 files" 0 0 "Shell" 0 -1 1718635028018 ""}
{ "Info" "" "" "2024.06.17.20:07:08 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.06.17.20:07:08 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1718635028048 ""}
{ "Info" "" "" "2024.06.17.20:07:08 Info: Finished: Create simulation model" {  } {  } 0 0 "2024.06.17.20:07:08 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1718635028048 ""}
{ "Info" "" "" "2024.06.17.20:07:08 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2024.06.17.20:07:08 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1718635028048 ""}
{ "Info" " --use-relative-paths=true" "" "2024.06.17.20:07:08 Info: sim-script-gen --spd=D:\\SEM6\\CO503\\Lab01\\COUNTER\\SoC\\SoC.spd --output-directory=D:/SEM6/CO503/Lab01/COUNTER/SoC/simulation" {  } {  } 0 0 "2024.06.17.20:07:08 Info: sim-script-gen --spd=D:\\SEM6\\CO503\\Lab01\\COUNTER\\SoC\\SoC.spd --output-directory=D:/SEM6/CO503/Lab01/COUNTER/SoC/simulation" 0 0 "Shell" 0 -1 1718635028049 ""}
{ "Info" " --use-relative-paths=true" "" "2024.06.17.20:07:08 Info: Doing: ip-make-simscript --spd=D:\\SEM6\\CO503\\Lab01\\COUNTER\\SoC\\SoC.spd --output-directory=D:/SEM6/CO503/Lab01/COUNTER/SoC/simulation" {  } {  } 0 0 "2024.06.17.20:07:08 Info: Doing: ip-make-simscript --spd=D:\\SEM6\\CO503\\Lab01\\COUNTER\\SoC\\SoC.spd --output-directory=D:/SEM6/CO503/Lab01/COUNTER/SoC/simulation" 0 0 "Shell" 0 -1 1718635028056 ""}
{ "Info" " directory:" "" "2024.06.17.20:07:09 Info: Generating the following file(s) for MODELSIM simulator in D:/SEM6/CO503/Lab01/COUNTER/SoC/simulation" {  } {  } 0 0 "2024.06.17.20:07:09 Info: Generating the following file(s) for MODELSIM simulator in D:/SEM6/CO503/Lab01/COUNTER/SoC/simulation" 0 0 "Shell" 0 -1 1718635029345 ""}
{ "Info" "msim_setup.tcl" "" "2024.06.17.20:07:09 Info:     mentor" {  } {  } 0 0 "2024.06.17.20:07:09 Info:     mentor" 0 0 "Shell" 0 -1 1718635029347 ""}
{ "Info" " directory:" "" "2024.06.17.20:07:09 Info: Generating the following file(s) for RIVIERA simulator in D:/SEM6/CO503/Lab01/COUNTER/SoC/simulation" {  } {  } 0 0 "2024.06.17.20:07:09 Info: Generating the following file(s) for RIVIERA simulator in D:/SEM6/CO503/Lab01/COUNTER/SoC/simulation" 0 0 "Shell" 0 -1 1718635029355 ""}
{ "Info" "rivierapro_setup.tcl" "" "2024.06.17.20:07:09 Info:     aldec" {  } {  } 0 0 "2024.06.17.20:07:09 Info:     aldec" 0 0 "Shell" 0 -1 1718635029356 ""}
{ "Info" "." "" "2024.06.17.20:07:09 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/SEM6/CO503/Lab01/COUNTER/SoC/simulation" {  } {  } 0 0 "2024.06.17.20:07:09 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/SEM6/CO503/Lab01/COUNTER/SoC/simulation" 0 0 "Shell" 0 -1 1718635029356 ""}
{ "Info" "" "" "2024.06.17.20:07:09 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2024.06.17.20:07:09 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1718635029356 ""}
{ "Info" "" "" "2024.06.17.20:07:09 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2024.06.17.20:07:09 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1718635029357 ""}
{ "Info" "" "" "2024.06.17.20:07:09 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2024.06.17.20:07:09 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1718635029357 ""}
{ "Info" "" "" "2024.06.17.20:07:09 Info: qsys-generate D:\\SEM6\\CO503\\Lab01\\COUNTER\\SoC.qsys --block-symbol-file --output-directory=D:\\SEM6\\CO503\\Lab01\\COUNTER\\SoC --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2024.06.17.20:07:09 Info: qsys-generate D:\\SEM6\\CO503\\Lab01\\COUNTER\\SoC.qsys --block-symbol-file --output-directory=D:\\SEM6\\CO503\\Lab01\\COUNTER\\SoC --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1718635029357 ""}
{ "Info" "SoC.qsys" "" "2024.06.17.20:07:09 Info: Loading COUNTER" {  } {  } 0 0 "2024.06.17.20:07:09 Info: Loading COUNTER" 0 0 "Shell" 0 -1 1718635029362 ""}
{ "Info" "" "" "2024.06.17.20:07:10 Info: Reading input file" {  } {  } 0 0 "2024.06.17.20:07:10 Info: Reading input file" 0 0 "Shell" 0 -1 1718635030554 ""}
{ "Info" "" "" "2024.06.17.20:07:10 Info: Adding clock \[clock_source 23.1\]" {  } {  } 0 0 "2024.06.17.20:07:10 Info: Adding clock \[clock_source 23.1\]" 0 0 "Shell" 0 -1 1718635030557 ""}
{ "Info" "" "" "2024.06.17.20:07:10 Info: Parameterizing module clock" {  } {  } 0 0 "2024.06.17.20:07:10 Info: Parameterizing module clock" 0 0 "Shell" 0 -1 1718635030557 ""}
{ "Info" "" "" "2024.06.17.20:07:10 Info: Adding cpu \[altera_nios2_gen2 23.1\]" {  } {  } 0 0 "2024.06.17.20:07:10 Info: Adding cpu \[altera_nios2_gen2 23.1\]" 0 0 "Shell" 0 -1 1718635030558 ""}
{ "Info" "" "" "2024.06.17.20:07:10 Info: Parameterizing module cpu" {  } {  } 0 0 "2024.06.17.20:07:10 Info: Parameterizing module cpu" 0 0 "Shell" 0 -1 1718635030558 ""}
{ "Info" "" "" "2024.06.17.20:07:10 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 23.1\]" {  } {  } 0 0 "2024.06.17.20:07:10 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 23.1\]" 0 0 "Shell" 0 -1 1718635030561 ""}
{ "Info" "" "" "2024.06.17.20:07:10 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2024.06.17.20:07:10 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1718635030561 ""}
{ "Info" "" "" "2024.06.17.20:07:10 Info: Adding led_out \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.06.17.20:07:10 Info: Adding led_out \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1718635030561 ""}
{ "Info" "" "" "2024.06.17.20:07:10 Info: Parameterizing module led_out" {  } {  } 0 0 "2024.06.17.20:07:10 Info: Parameterizing module led_out" 0 0 "Shell" 0 -1 1718635030561 ""}
{ "Info" "" "" "2024.06.17.20:07:10 Info: Adding onchip_mem \[altera_avalon_onchip_memory2 23.1\]" {  } {  } 0 0 "2024.06.17.20:07:10 Info: Adding onchip_mem \[altera_avalon_onchip_memory2 23.1\]" 0 0 "Shell" 0 -1 1718635030562 ""}
{ "Info" "" "" "2024.06.17.20:07:10 Info: Parameterizing module onchip_mem" {  } {  } 0 0 "2024.06.17.20:07:10 Info: Parameterizing module onchip_mem" 0 0 "Shell" 0 -1 1718635030562 ""}
{ "Info" "" "" "2024.06.17.20:07:10 Info: Adding sysid \[altera_avalon_sysid_qsys 23.1\]" {  } {  } 0 0 "2024.06.17.20:07:10 Info: Adding sysid \[altera_avalon_sysid_qsys 23.1\]" 0 0 "Shell" 0 -1 1718635030563 ""}
{ "Info" "" "" "2024.06.17.20:07:10 Info: Parameterizing module sysid" {  } {  } 0 0 "2024.06.17.20:07:10 Info: Parameterizing module sysid" 0 0 "Shell" 0 -1 1718635030563 ""}
{ "Info" "" "" "2024.06.17.20:07:10 Info: Adding timer \[altera_avalon_timer 23.1\]" {  } {  } 0 0 "2024.06.17.20:07:10 Info: Adding timer \[altera_avalon_timer 23.1\]" 0 0 "Shell" 0 -1 1718635030563 ""}
{ "Info" "" "" "2024.06.17.20:07:10 Info: Parameterizing module timer" {  } {  } 0 0 "2024.06.17.20:07:10 Info: Parameterizing module timer" 0 0 "Shell" 0 -1 1718635030564 ""}
{ "Info" "" "" "2024.06.17.20:07:10 Info: Building connections" {  } {  } 0 0 "2024.06.17.20:07:10 Info: Building connections" 0 0 "Shell" 0 -1 1718635030564 ""}
{ "Info" "" "" "2024.06.17.20:07:10 Info: Parameterizing connections" {  } {  } 0 0 "2024.06.17.20:07:10 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1718635030567 ""}
{ "Info" "" "" "2024.06.17.20:07:10 Info: Validating" {  } {  } 0 0 "2024.06.17.20:07:10 Info: Validating" 0 0 "Shell" 0 -1 1718635030567 ""}
{ "Info" "" "" "2024.06.17.20:07:12 Info: Done reading input file" {  } {  } 0 0 "2024.06.17.20:07:12 Info: Done reading input file" 0 0 "Shell" 0 -1 1718635032860 ""}
{ "Warning" "" "" "2024.06.17.20:07:15 Warning: SoC.cpu: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." {  } {  } 0 0 "2024.06.17.20:07:15 Warning: SoC.cpu: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." 0 0 "Shell" 0 -1 1718635035615 ""}
{ "Info" "" "" "2024.06.17.20:07:15 Info: SoC.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2024.06.17.20:07:15 Info: SoC.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1718635035615 ""}
{ "Info" "" "" "2024.06.17.20:07:15 Info: SoC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2024.06.17.20:07:15 Info: SoC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1718635035616 ""}
{ "Info" "" "" "2024.06.17.20:07:15 Info: SoC.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2024.06.17.20:07:15 Info: SoC.sysid: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1718635035616 ""}
{ "Info" "" "" "2024.06.17.20:07:16 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.06.17.20:07:16 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1718635036221 ""}
{ "Info" "" "" "2024.06.17.20:07:16 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2024.06.17.20:07:16 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1718635036222 ""}
{ "Info" "" "" "2024.06.17.20:07:16 Info:" {  } {  } 0 0 "2024.06.17.20:07:16 Info:" 0 0 "Shell" 0 -1 1718635036222 ""}
{ "Info" "" "" "2024.06.17.20:07:16 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2024.06.17.20:07:16 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1718635036222 ""}
{ "Info" "" "" "2024.06.17.20:07:16 Info: qsys-generate D:\\SEM6\\CO503\\Lab01\\COUNTER\\SoC.qsys --synthesis=VERILOG --output-directory=D:\\SEM6\\CO503\\Lab01\\COUNTER\\SoC\\synthesis --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2024.06.17.20:07:16 Info: qsys-generate D:\\SEM6\\CO503\\Lab01\\COUNTER\\SoC.qsys --synthesis=VERILOG --output-directory=D:\\SEM6\\CO503\\Lab01\\COUNTER\\SoC\\synthesis --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1718635036223 ""}
{ "Info" "SoC.qsys" "" "2024.06.17.20:07:16 Info: Loading COUNTER" {  } {  } 0 0 "2024.06.17.20:07:16 Info: Loading COUNTER" 0 0 "Shell" 0 -1 1718635036228 ""}
{ "Info" "" "" "2024.06.17.20:07:17 Info: Reading input file" {  } {  } 0 0 "2024.06.17.20:07:17 Info: Reading input file" 0 0 "Shell" 0 -1 1718635037396 ""}
{ "Info" "" "" "2024.06.17.20:07:17 Info: Adding clock \[clock_source 23.1\]" {  } {  } 0 0 "2024.06.17.20:07:17 Info: Adding clock \[clock_source 23.1\]" 0 0 "Shell" 0 -1 1718635037398 ""}
{ "Info" "" "" "2024.06.17.20:07:17 Info: Parameterizing module clock" {  } {  } 0 0 "2024.06.17.20:07:17 Info: Parameterizing module clock" 0 0 "Shell" 0 -1 1718635037399 ""}
{ "Info" "" "" "2024.06.17.20:07:17 Info: Adding cpu \[altera_nios2_gen2 23.1\]" {  } {  } 0 0 "2024.06.17.20:07:17 Info: Adding cpu \[altera_nios2_gen2 23.1\]" 0 0 "Shell" 0 -1 1718635037399 ""}
{ "Info" "" "" "2024.06.17.20:07:17 Info: Parameterizing module cpu" {  } {  } 0 0 "2024.06.17.20:07:17 Info: Parameterizing module cpu" 0 0 "Shell" 0 -1 1718635037400 ""}
{ "Info" "" "" "2024.06.17.20:07:17 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 23.1\]" {  } {  } 0 0 "2024.06.17.20:07:17 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 23.1\]" 0 0 "Shell" 0 -1 1718635037402 ""}
{ "Info" "" "" "2024.06.17.20:07:17 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2024.06.17.20:07:17 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1718635037402 ""}
{ "Info" "" "" "2024.06.17.20:07:17 Info: Adding led_out \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.06.17.20:07:17 Info: Adding led_out \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1718635037403 ""}
{ "Info" "" "" "2024.06.17.20:07:17 Info: Parameterizing module led_out" {  } {  } 0 0 "2024.06.17.20:07:17 Info: Parameterizing module led_out" 0 0 "Shell" 0 -1 1718635037403 ""}
{ "Info" "" "" "2024.06.17.20:07:17 Info: Adding onchip_mem \[altera_avalon_onchip_memory2 23.1\]" {  } {  } 0 0 "2024.06.17.20:07:17 Info: Adding onchip_mem \[altera_avalon_onchip_memory2 23.1\]" 0 0 "Shell" 0 -1 1718635037404 ""}
{ "Info" "" "" "2024.06.17.20:07:17 Info: Parameterizing module onchip_mem" {  } {  } 0 0 "2024.06.17.20:07:17 Info: Parameterizing module onchip_mem" 0 0 "Shell" 0 -1 1718635037404 ""}
{ "Info" "" "" "2024.06.17.20:07:17 Info: Adding sysid \[altera_avalon_sysid_qsys 23.1\]" {  } {  } 0 0 "2024.06.17.20:07:17 Info: Adding sysid \[altera_avalon_sysid_qsys 23.1\]" 0 0 "Shell" 0 -1 1718635037405 ""}
{ "Info" "" "" "2024.06.17.20:07:17 Info: Parameterizing module sysid" {  } {  } 0 0 "2024.06.17.20:07:17 Info: Parameterizing module sysid" 0 0 "Shell" 0 -1 1718635037405 ""}
{ "Info" "" "" "2024.06.17.20:07:17 Info: Adding timer \[altera_avalon_timer 23.1\]" {  } {  } 0 0 "2024.06.17.20:07:17 Info: Adding timer \[altera_avalon_timer 23.1\]" 0 0 "Shell" 0 -1 1718635037406 ""}
{ "Info" "" "" "2024.06.17.20:07:17 Info: Parameterizing module timer" {  } {  } 0 0 "2024.06.17.20:07:17 Info: Parameterizing module timer" 0 0 "Shell" 0 -1 1718635037406 ""}
{ "Info" "" "" "2024.06.17.20:07:17 Info: Building connections" {  } {  } 0 0 "2024.06.17.20:07:17 Info: Building connections" 0 0 "Shell" 0 -1 1718635037406 ""}
{ "Info" "" "" "2024.06.17.20:07:17 Info: Parameterizing connections" {  } {  } 0 0 "2024.06.17.20:07:17 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1718635037409 ""}
{ "Info" "" "" "2024.06.17.20:07:17 Info: Validating" {  } {  } 0 0 "2024.06.17.20:07:17 Info: Validating" 0 0 "Shell" 0 -1 1718635037410 ""}
{ "Info" "" "" "2024.06.17.20:07:19 Info: Done reading input file" {  } {  } 0 0 "2024.06.17.20:07:19 Info: Done reading input file" 0 0 "Shell" 0 -1 1718635039710 ""}
{ "Warning" "" "" "2024.06.17.20:07:22 Warning: SoC.cpu: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." {  } {  } 0 0 "2024.06.17.20:07:22 Warning: SoC.cpu: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." 0 0 "Shell" 0 -1 1718635042353 ""}
{ "Info" "" "" "2024.06.17.20:07:22 Info: SoC.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2024.06.17.20:07:22 Info: SoC.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1718635042353 ""}
{ "Info" "" "" "2024.06.17.20:07:22 Info: SoC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2024.06.17.20:07:22 Info: SoC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1718635042354 ""}
{ "Info" "" "" "2024.06.17.20:07:22 Info: SoC.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2024.06.17.20:07:22 Info: SoC.sysid: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1718635042354 ""}
{ "Info" "" "" "2024.06.17.20:07:22 Info: SoC: Generating SoC \"SoC\" for QUARTUS_SYNTH" {  } {  } 0 0 "2024.06.17.20:07:22 Info: SoC: Generating SoC \"SoC\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1718635042685 ""}
{ "Info" "" "" "2024.06.17.20:07:36 Info: cpu: \"SoC\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 0 "2024.06.17.20:07:36 Info: cpu: \"SoC\" instantiated altera_nios2_gen2 \"cpu\"" 0 0 "Shell" 0 -1 1718635056194 ""}
{ "Info" "" "" "2024.06.17.20:07:36 Info: jtag_uart_0: Starting RTL generation for module 'SoC_jtag_uart_0'" {  } {  } 0 0 "2024.06.17.20:07:36 Info: jtag_uart_0: Starting RTL generation for module 'SoC_jtag_uart_0'" 0 0 "Shell" 0 -1 1718635056200 ""}
{ "Info" "" "" "2024.06.17.20:07:36 Info: jtag_uart_0: Done RTL generation for module 'SoC_jtag_uart_0'" {  } {  } 0 0 "2024.06.17.20:07:36 Info: jtag_uart_0: Done RTL generation for module 'SoC_jtag_uart_0'" 0 0 "Shell" 0 -1 1718635056776 ""}
{ "Info" "" "" "2024.06.17.20:07:36 Info: jtag_uart_0: \"SoC\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2024.06.17.20:07:36 Info: jtag_uart_0: \"SoC\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1718635056798 ""}
{ "Info" "" "" "2024.06.17.20:07:36 Info: led_out: Starting RTL generation for module 'SoC_led_out'" {  } {  } 0 0 "2024.06.17.20:07:36 Info: led_out: Starting RTL generation for module 'SoC_led_out'" 0 0 "Shell" 0 -1 1718635056804 ""}
{ "Info" "" "" "2024.06.17.20:07:37 Info: led_out: Done RTL generation for module 'SoC_led_out'" {  } {  } 0 0 "2024.06.17.20:07:37 Info: led_out: Done RTL generation for module 'SoC_led_out'" 0 0 "Shell" 0 -1 1718635057244 ""}
{ "Info" "" "" "2024.06.17.20:07:37 Info: led_out: \"SoC\" instantiated altera_avalon_pio \"led_out\"" {  } {  } 0 0 "2024.06.17.20:07:37 Info: led_out: \"SoC\" instantiated altera_avalon_pio \"led_out\"" 0 0 "Shell" 0 -1 1718635057250 ""}
{ "Info" "" "" "2024.06.17.20:07:37 Info: onchip_mem: Starting RTL generation for module 'SoC_onchip_mem'" {  } {  } 0 0 "2024.06.17.20:07:37 Info: onchip_mem: Starting RTL generation for module 'SoC_onchip_mem'" 0 0 "Shell" 0 -1 1718635057257 ""}
{ "Info" "" "" "2024.06.17.20:07:38 Info: onchip_mem: Done RTL generation for module 'SoC_onchip_mem'" {  } {  } 0 0 "2024.06.17.20:07:38 Info: onchip_mem: Done RTL generation for module 'SoC_onchip_mem'" 0 0 "Shell" 0 -1 1718635058801 ""}
{ "Info" "" "" "2024.06.17.20:07:38 Info: onchip_mem: \"SoC\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" {  } {  } 0 0 "2024.06.17.20:07:38 Info: onchip_mem: \"SoC\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" 0 0 "Shell" 0 -1 1718635058834 ""}
{ "Info" "" "" "2024.06.17.20:07:38 Info: sysid: \"SoC\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 0 "2024.06.17.20:07:38 Info: sysid: \"SoC\" instantiated altera_avalon_sysid_qsys \"sysid\"" 0 0 "Shell" 0 -1 1718635058841 ""}
{ "Info" "" "" "2024.06.17.20:07:38 Info: timer: Starting RTL generation for module 'SoC_timer'" {  } {  } 0 0 "2024.06.17.20:07:38 Info: timer: Starting RTL generation for module 'SoC_timer'" 0 0 "Shell" 0 -1 1718635058850 ""}
{ "Info" "" "" "2024.06.17.20:07:39 Info: timer: Done RTL generation for module 'SoC_timer'" {  } {  } 0 0 "2024.06.17.20:07:39 Info: timer: Done RTL generation for module 'SoC_timer'" 0 0 "Shell" 0 -1 1718635059354 ""}
{ "Info" "" "" "2024.06.17.20:07:39 Info: timer: \"SoC\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 0 "2024.06.17.20:07:39 Info: timer: \"SoC\" instantiated altera_avalon_timer \"timer\"" 0 0 "Shell" 0 -1 1718635059360 ""}
{ "Info" "" "" "2024.06.17.20:07:51 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.17.20:07:51 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1718635071839 ""}
{ "Info" "" "" "2024.06.17.20:07:53 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.17.20:07:53 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1718635073069 ""}
{ "Info" "" "" "2024.06.17.20:07:54 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.17.20:07:54 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1718635074302 ""}
{ "Info" "" "" "2024.06.17.20:07:55 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.17.20:07:55 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1718635075539 ""}
{ "Info" "" "" "2024.06.17.20:07:56 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.17.20:07:56 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1718635076777 ""}
{ "Info" "" "" "2024.06.17.20:07:58 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.17.20:07:58 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1718635078002 ""}
{ "Info" "" "" "2024.06.17.20:08:06 Info: mm_interconnect_0: \"SoC\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2024.06.17.20:08:06 Info: mm_interconnect_0: \"SoC\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1718635086794 ""}
{ "Info" "" "" "2024.06.17.20:08:06 Info: irq_mapper: \"SoC\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2024.06.17.20:08:06 Info: irq_mapper: \"SoC\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1718635086800 ""}
{ "Info" "" "" "2024.06.17.20:08:06 Info: rst_controller: \"SoC\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2024.06.17.20:08:06 Info: rst_controller: \"SoC\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1718635086806 ""}
{ "Info" "" "" "2024.06.17.20:08:06 Info: cpu: Starting RTL generation for module 'SoC_cpu_cpu'" {  } {  } 0 0 "2024.06.17.20:08:06 Info: cpu: Starting RTL generation for module 'SoC_cpu_cpu'" 0 0 "Shell" 0 -1 1718635086832 ""}
{ "Info" "SoC_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2024.06.17.20:08:06 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=SoC_cpu_cpu --dir=C:/Users/Chamath/AppData/Local/Temp/alt9891_1036642644821100000.dir/0035_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/Chamath/AppData/Local/Temp/alt9891_1036642644821100000.dir/0035_cpu_gen/" {  } {  } 0 0 "2024.06.17.20:08:06 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=SoC_cpu_cpu --dir=C:/Users/Chamath/AppData/Local/Temp/alt9891_1036642644821100000.dir/0035_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/Chamath/AppData/Local/Temp/alt9891_1036642644821100000.dir/0035_cpu_gen/" 0 0 "Shell" 0 -1 1718635086832 ""}
{ "Info" "" "" "2024.06.17.20:08:10 Info: cpu: # 2024.06.17 20:08:07 (*) Starting Nios II generation" {  } {  } 0 0 "2024.06.17.20:08:10 Info: cpu: # 2024.06.17 20:08:07 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1718635090474 ""}
{ "Info" "" "" "2024.06.17.20:08:10 Info: cpu: # 2024.06.17 20:08:07 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2024.06.17.20:08:10 Info: cpu: # 2024.06.17 20:08:07 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1718635090474 ""}
{ "Info" "" "" "2024.06.17.20:08:10 Info: cpu: # 2024.06.17 20:08:07 (*)   Creating all objects for CPU" {  } {  } 0 0 "2024.06.17.20:08:10 Info: cpu: # 2024.06.17 20:08:07 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1718635090474 ""}
{ "Info" "" "" "2024.06.17.20:08:10 Info: cpu: # 2024.06.17 20:08:09 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2024.06.17.20:08:10 Info: cpu: # 2024.06.17 20:08:09 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1718635090475 ""}
{ "Info" "" "" "2024.06.17.20:08:10 Info: cpu: # 2024.06.17 20:08:09 (*)   Creating plain-text RTL" {  } {  } 0 0 "2024.06.17.20:08:10 Info: cpu: # 2024.06.17 20:08:09 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1718635090475 ""}
{ "Info" "" "" "2024.06.17.20:08:10 Info: cpu: # 2024.06.17 20:08:10 (*) Done Nios II generation" {  } {  } 0 0 "2024.06.17.20:08:10 Info: cpu: # 2024.06.17 20:08:10 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1718635090476 ""}
{ "Info" "" "" "2024.06.17.20:08:10 Info: cpu: Done RTL generation for module 'SoC_cpu_cpu'" {  } {  } 0 0 "2024.06.17.20:08:10 Info: cpu: Done RTL generation for module 'SoC_cpu_cpu'" 0 0 "Shell" 0 -1 1718635090478 ""}
{ "Info" "" "" "2024.06.17.20:08:10 Info: cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2024.06.17.20:08:10 Info: cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1718635090560 ""}
{ "Info" "" "" "2024.06.17.20:08:10 Info: cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 0 "2024.06.17.20:08:10 Info: cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" 0 0 "Shell" 0 -1 1718635090568 ""}
{ "Info" "" "" "2024.06.17.20:08:10 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2024.06.17.20:08:10 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1718635090571 ""}
{ "Info" "" "" "2024.06.17.20:08:10 Info: cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 0 "2024.06.17.20:08:10 Info: cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" 0 0 "Shell" 0 -1 1718635090574 ""}
{ "Info" "" "" "2024.06.17.20:08:10 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2024.06.17.20:08:10 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1718635090578 ""}
{ "Info" "" "" "2024.06.17.20:08:10 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2024.06.17.20:08:10 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1718635090582 ""}
{ "Info" "" "" "2024.06.17.20:08:10 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2024.06.17.20:08:10 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1718635090618 ""}
{ "Info" "" "" "2024.06.17.20:08:10 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2024.06.17.20:08:10 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1718635090639 ""}
{ "Info" "" "" "2024.06.17.20:08:10 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2024.06.17.20:08:10 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1718635090659 ""}
{ "Info" "" "" "2024.06.17.20:08:10 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2024.06.17.20:08:10 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1718635090681 ""}
{ "Info" "" "" "2024.06.17.20:08:10 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2024.06.17.20:08:10 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1718635090687 ""}
{ "Info" "" "" "2024.06.17.20:08:10 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2024.06.17.20:08:10 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1718635090694 ""}
{ "Info" "" "" "2024.06.17.20:08:10 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2024.06.17.20:08:10 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1718635090709 ""}
{ "Info" "" "" "2024.06.17.20:08:10 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2024.06.17.20:08:10 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1718635090744 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.06.17.20:08:10 Info: Reusing file D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules" {  } {  } 0 0 "2024.06.17.20:08:10 Info: Reusing file D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules" 0 0 "Shell" 0 -1 1718635090761 ""}
{ "Info" "" "" "2024.06.17.20:08:10 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2024.06.17.20:08:10 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1718635090767 ""}
{ "Info" "" "" "2024.06.17.20:08:10 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2024.06.17.20:08:10 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1718635090785 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.06.17.20:08:10 Info: Reusing file D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules" {  } {  } 0 0 "2024.06.17.20:08:10 Info: Reusing file D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules" 0 0 "Shell" 0 -1 1718635090786 ""}
{ "Info" "" "" "2024.06.17.20:08:10 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2024.06.17.20:08:10 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1718635090802 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.06.17.20:08:10 Info: Reusing file D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules" {  } {  } 0 0 "2024.06.17.20:08:10 Info: Reusing file D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules" 0 0 "Shell" 0 -1 1718635090804 ""}
{ "Info" "" "" "2024.06.17.20:08:13 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2024.06.17.20:08:13 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1718635093163 ""}
{ "Info" "" "" "2024.06.17.20:08:13 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2024.06.17.20:08:13 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1718635093172 ""}
{ "Info" "" "" "2024.06.17.20:08:13 Info: SoC: Done \"SoC\" with 29 modules, 42 files" {  } {  } 0 0 "2024.06.17.20:08:13 Info: SoC: Done \"SoC\" with 29 modules, 42 files" 0 0 "Shell" 0 -1 1718635093173 ""}
{ "Info" "" "" "2024.06.17.20:08:13 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.06.17.20:08:13 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1718635093496 ""}
{ "Info" "" "" "2024.06.17.20:08:13 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2024.06.17.20:08:13 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1718635093497 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys SoC.qsys " "Completed upgrading IP component Qsys with file \"SoC.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1718635093730 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1718635094093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 4 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718635094093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 20:08:14 2024 " "Processing ended: Mon Jun 17 20:08:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718635094093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:51 " "Elapsed time: 00:02:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718635094093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:28 " "Total CPU time (on all processors): 00:02:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718635094093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1718635094093 ""}
