Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneive
Quartus root          :  c:/altera/13.0sp1/quartus/bin64/
Quartus sim root      :  c:/altera/13.0sp1/quartus/eda/sim_lib
Simulation Tool       :  modelsim
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  verilog_yunfang_8_1200mv_85c_slow.vo
Sim SDF File       :  verilog_yunfang_8_1200mv_85c_v_slow.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim software
Sourced NativeLink script c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File verilog_yunfang_run_msim_gate_verilog.do already exists - backing up current file as verilog_yunfang_run_msim_gate_verilog.do.bak11
Info: Spawning ModelSim Simulation software 
