5 c 21 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd exclude7.2.vcd -o exclude7.2.cdd -v exclude7.2.v -y lib -ep -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" exclude7.2.v 10 56 1
2 1 51 8000c 1 3d 5002 0 0 1 26 2 $u1
1 clk 12 83000b 1 0 0 0 1 25 1102
1 reset 13 3000b 1 0 0 0 1 25 1002
1 head 14 3000b 1 0 0 0 1 25 1102
1 tail 15 3000b 1 0 0 0 1 25 1102
1 valid 16 3000b 1 0 0 0 1 25 1102
4 1 1 0 0
3 0 fsma "main.fsm" lib/fsma.v 1 46 1
2 2 23 110015 24 1 100c 0 0 1 9 clock
2 3 23 9000f 0 2a 1000 0 0 1 26 2
2 4 23 90015 37 27 100a 2 3 1 26 2
2 5 23 36003f 5 1 100c 0 0 2 9 next_state
2 6 23 290032 1 32 1004 0 0 2 9 STATE_IDLE
2 7 23 210032 6 1a 10cc 5 6 2 26 330a
2 8 23 210025 2 1 100c 0 0 1 9 reset
2 9 23 21003f 6 19 100c 7 8 2 26 330a
2 10 23 18001c 0 1 1400 0 0 2 9 state
2 11 23 18003f 12 38 e 9 10
2 12 35 230026 3 1 300c 0 0 1 9 tail
2 13 35 230026 0 2a 3000 0 0 1 26 2
2 14 35 230026 3 29 3008 12 13 1 26 2
2 15 35 1a001e 3 1 300c 0 0 1 9 valid
2 16 35 1a001e 0 2a 3000 0 0 1 26 2
2 17 35 1a001e 3 29 3008 15 16 1 26 2
2 18 35 120015 3 1 300c 0 0 1 9 head
2 19 35 120015 0 2a 3000 0 0 1 26 2
2 20 35 120015 3 29 3008 18 19 1 26 2
2 21 35 9000d 5 1 300c 0 0 2 9 state
2 22 35 9000d 0 2a 3000 0 0 2 26 a
2 23 35 9000d 5 29 3008 21 22 1 26 2
2 24 35 90015 6 2b 3008 20 23 1 26 2
2 25 35 9001e 6 2b 3008 17 24 1 26 2
2 26 35 90026 d 2b 300a 14 25 1 26 2
2 27 36 20006 6 3d 7002 0 0 1 26 2 $u2
2 28 0 0 5 1 100e 0 0 2 9 next_state
2 29 0 0 5 1 100e 0 0 2 9 state
1 STATE_IDLE 0 80000 1 0 31 0 2 17 0
1 STATE_HEAD 0 80000 1 0 31 0 2 21 1
1 STATE_DATA 0 80000 1 0 31 0 2 21 4
1 STATE_TAIL 0 80000 1 0 31 0 2 21 5
1 clock 9 a 1 0 0 0 1 25 1102
1 reset 10 a 1 0 0 0 1 25 1002
1 head 11 a 1 0 0 0 1 25 1102
1 tail 12 a 1 0 0 0 1 25 1102
1 valid 13 a 1 0 0 0 1 25 1102
1 state 20 3000b 1 0 1 0 2 25 330a
1 next_state 21 83000b 1 0 1 0 2 25 330a
4 29 f 29 29
4 28 f 28 28
4 11 6 4 4
4 4 1 11 0
4 27 26 26 0
4 26 21 27 0
6 29 28 1 02,08,08,01e1,61,e1036003e0056005e0066106
3 1 fsma.$u2 "main.fsm.$u2" lib/fsma.v 0 43 1
2 30 38 5000e 1 32 3004 0 0 2 9 STATE_IDLE
2 31 37 9000d d 1 300e 0 0 2 9 state
2 32 38 0 6 2d 314e 30 31 1 26 1102
2 33 39 5000e 1 32 3008 0 0 2 9 STATE_HEAD
2 34 39 0 3 2d 320e 33 31 1 26 1102
2 35 40 5000e 1 32 3008 0 0 2 9 STATE_DATA
2 36 40 0 2 2d 3206 35 31 1 26 102
2 37 41 5000e 1 32 3008 0 0 2 9 STATE_TAIL
2 38 41 0 2 2d 320e 37 31 1 26 1102
2 39 41 3d0046 1 32 3004 0 0 2 9 STATE_IDLE
2 40 41 300039 1 32 3008 0 0 2 9 STATE_HEAD
2 41 41 1f0039 1 1a 3104 39 40 2 26 30a
2 42 41 28002b 1 1 3004 0 0 1 9 head
2 43 41 200024 1 1 3004 0 0 1 9 valid
2 44 41 20002b 1 8 3044 42 43 1 26 1102
2 45 41 1f0046 1 19 3004 41 44 2 26 30a
2 46 41 12001b 0 1 3400 0 0 2 9 next_state
2 47 41 120046 1 37 2006 45 46
2 48 40 3d0046 0 32 3010 0 0 2 9 STATE_DATA
2 49 40 300039 0 32 3010 0 0 2 9 STATE_TAIL
2 50 40 1f0039 0 1a 3030 48 49 2 26 a
2 51 40 28002b 0 1 3010 0 0 1 9 tail
2 52 40 200024 0 1 3010 0 0 1 9 valid
2 53 40 20002b 0 8 3030 51 52 1 26 2
2 54 40 1f0046 0 19 3030 50 53 2 26 a
2 55 40 12001b 0 1 3400 0 0 2 9 next_state
2 56 40 120046 0 37 2022 54 55
2 57 39 3d0046 1 32 3008 0 0 2 9 STATE_DATA
2 58 39 300039 1 32 3008 0 0 2 9 STATE_TAIL
2 59 39 1f0039 1 1a 3208 57 58 2 26 300a
2 60 39 28002b 1 1 3018 0 0 1 9 tail
2 61 39 200024 1 1 3018 0 0 1 9 valid
2 62 39 20002b 1 8 3238 60 61 1 26 10002
2 63 39 1f0046 1 19 3038 59 62 2 26 300a
2 64 39 12001b 0 1 3400 0 0 2 9 next_state
2 65 39 120046 1 37 202a 63 64
2 66 38 3d0046 1 32 3004 0 0 2 9 STATE_IDLE
2 67 38 300039 1 32 3008 0 0 2 9 STATE_HEAD
2 68 38 1f0039 3 1a 310c 66 67 2 26 130a
2 69 38 28002b 3 1 300c 0 0 1 9 head
2 70 38 200024 3 1 300c 0 0 1 9 valid
2 71 38 20002b 3 8 324c 69 70 1 26 11102
2 72 38 1f0046 3 19 300c 68 71 2 26 130a
2 73 38 12001b 0 1 3400 0 0 2 9 next_state
2 74 38 120046 3 37 200e 72 73
4 47 20 0 0
4 38 20 47 0
4 56 20 0 0
4 36 20 56 38
4 65 20 0 0
4 34 20 65 36
4 74 20 0 0
4 32 31 74 34
3 1 main.$u0 "main.$u0" exclude7.2.v 0 49 1
3 1 main.$u1 "main.$u1" exclude7.2.v 0 54 1
2 75 52 e0011 1 0 21004 0 0 1 16 0
2 76 52 8000a 0 1 1400 0 0 1 9 clk
2 77 52 80011 1 37 6 75 76
2 78 53 120012 1 0 1008 0 0 32 52 4 0 0 0 0 0 0 0
2 79 53 100013 49 2c 900a 78 0 32 26 aa aa aa aa aa aa aa aa
2 80 53 1c001e 24 1 101c 0 0 1 9 clk
2 81 53 1b001b 24 1b 102c 80 0 1 26 1102
2 82 53 150017 0 1 1400 0 0 1 9 clk
2 83 53 15001e 24 37 2e 81 82
4 83 6 79 79
4 79 0 83 0
4 77 11 79 79
