IP Upgrade report for DE1_SoC_ADC
Thu Oct 17 09:42:28 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Failed Upgrade IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Thu Oct 17 09:42:28 2019           ;
; Quartus Prime Version        ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                ; DE1_SoC_ADC                                 ;
; Top-level Entity Name        ; DE1_SoC_ADC                                 ;
; Family                       ; Cyclone V                                   ;
+------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Failed Upgrade IP Components                                                                                                                                                            ;
+--------------+----------------+---------+-----------------------------------------+----------------------+-----------------+------------------------------------------------------------+
; Entity Name  ; Component Name ; Version ; Original Source File                    ; Generation File Path ; New Source File ; Message                                                    ;
+--------------+----------------+---------+-----------------------------------------+----------------------+-----------------+------------------------------------------------------------+
; DE1_SoC_QSYS ; Qsys           ; 16.0    ; DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.qip ; DE1_SoC_QSYS.qsys    ;                 ; Error upgrading Platform Designer file "DE1_SoC_QSYS.qsys" ;
+--------------+----------------+---------+-----------------------------------------+----------------------+-----------------+------------------------------------------------------------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "DE1_SoC_QSYS.qsys" to "DE1_SoC_QSYS.BAK.qsys"
Info (11902): Backing up file "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" to "DE1_SoC_QSYS.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "DE1_SoC_QSYS.qsys"
Info: 2019.10.17.09:40:54 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2019.10.17.09:40:54 Info: Finished upgrading the ip cores
Info: 2019.10.17.09:41:18 Info: Saving generation log to C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS
Info: 2019.10.17.09:41:18 Info: Starting: Create simulation model
Info: 2019.10.17.09:41:18 Info: qsys-generate C:\intelFPGA_lite\18.1\DE1_SoC_ADC\DE1_SoC_QSYS.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\intelFPGA_lite\18.1\DE1_SoC_ADC\DE1_SoC_QSYS\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2019.10.17.09:41:18 Info: Loading DE1_SoC_ADC
Info: 2019.10.17.09:41:18 Info: Reading input file
Info: 2019.10.17.09:41:18 Info: Adding adc_ltc2308 [adc_ltc2308 1.1]
Info: 2019.10.17.09:41:18 Info: Parameterizing module adc_ltc2308
Info: 2019.10.17.09:41:18 Info: Adding clk_50 [clock_source 18.1]
Info: 2019.10.17.09:41:18 Info: Parameterizing module clk_50
Info: 2019.10.17.09:41:18 Info: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info: 2019.10.17.09:41:18 Info: Parameterizing module jtag_uart
Info: 2019.10.17.09:41:18 Info: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Info: 2019.10.17.09:41:18 Info: Parameterizing module nios2_gen2_0
Info: 2019.10.17.09:41:18 Info: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.1]
Info: 2019.10.17.09:41:18 Info: Parameterizing module onchip_memory2
Info: 2019.10.17.09:41:18 Info: Adding pll_sys [altera_pll 18.1]
Info: 2019.10.17.09:41:18 Info: Parameterizing module pll_sys
Info: 2019.10.17.09:41:18 Info: Adding sw [altera_avalon_pio 18.1]
Info: 2019.10.17.09:41:18 Info: Parameterizing module sw
Info: 2019.10.17.09:41:18 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Info: 2019.10.17.09:41:18 Info: Parameterizing module sysid_qsys
Info: 2019.10.17.09:41:18 Info: Building connections
Info: 2019.10.17.09:41:18 Info: Parameterizing connections
Info: 2019.10.17.09:41:18 Info: Validating
Info: 2019.10.17.09:41:19 Info: Done reading input file
Info: 2019.10.17.09:41:21 Info: DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2019.10.17.09:41:21 Info: DE1_SoC_QSYS.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: 2019.10.17.09:41:21 Info: DE1_SoC_QSYS.pll_sys: Able to implement PLL with user settings
Info: 2019.10.17.09:41:21 Info: DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2019.10.17.09:41:21 Info: DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: 2019.10.17.09:41:22 Info: DE1_SoC_QSYS: Generating DE1_SoC_QSYS "DE1_SoC_QSYS" for SIM_VERILOG
Error: 2019.10.17.09:41:32 Error: adc_ltc2308: adc_ltc2308 does not support generation for Verilog Simulation. Generation is available for: Quartus Synthesis.
Error: 2019.10.17.09:41:32 Error: Generation stopped, 10 or more modules remaining
Info: 2019.10.17.09:41:32 Info: DE1_SoC_QSYS: Done "DE1_SoC_QSYS" with 11 modules, 1 files
Error: 2019.10.17.09:41:32 Error: qsys-generate failed with exit code 1: 2 Errors, 0 Warnings
Info: 2019.10.17.09:41:32 Info: Finished: Create simulation model
Info: 2019.10.17.09:41:32 Info: Starting: Create Modelsim Project.
Info: 2019.10.17.09:41:32 Info: sim-script-gen --spd=C:\intelFPGA_lite\18.1\DE1_SoC_ADC\DE1_SoC_QSYS\DE1_SoC_QSYS.spd --output-directory=C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/simulation
Info: 2019.10.17.09:41:32 Info: Doing: ip-make-simscript --spd=C:\intelFPGA_lite\18.1\DE1_SoC_ADC\DE1_SoC_QSYS\DE1_SoC_QSYS.spd --output-directory=C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/simulation
Info: 2019.10.17.09:41:35 Info: Generating the following file(s) for MODELSIM simulator in C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/simulation
Info: 2019.10.17.09:41:35 Info:     mentor
Info: 2019.10.17.09:41:35 Info: Generating the following file(s) for VCS simulator in C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/simulation
Info: 2019.10.17.09:41:35 Info:     synopsys/vcs
Info: 2019.10.17.09:41:35 Info: Generating the following file(s) for VCSMX simulator in C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/simulation
Info: 2019.10.17.09:41:35 Info:     synopsys/vcsmx
Info: 2019.10.17.09:41:35 Info:     synopsys/vcsmx
Info: 2019.10.17.09:41:35 Info: Generating the following file(s) for NCSIM simulator in C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/simulation
Info: 2019.10.17.09:41:35 Info:     cadence
Info: 2019.10.17.09:41:35 Info:     cadence
Info: 2019.10.17.09:41:35 Info:     cadence
Info: 2019.10.17.09:41:35 Info: Generating the following file(s) for RIVIERA simulator in C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/simulation
Info: 2019.10.17.09:41:35 Info:     aldec
Info: 2019.10.17.09:41:35 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/simulation
Info: 2019.10.17.09:41:35 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2019.10.17.09:41:35 Info: Finished: Create Modelsim Project.
Info: 2019.10.17.09:41:35 Info: Starting: Create block symbol file (.bsf)
Info: 2019.10.17.09:41:35 Info: qsys-generate C:\intelFPGA_lite\18.1\DE1_SoC_ADC\DE1_SoC_QSYS.qsys --block-symbol-file --output-directory=C:\intelFPGA_lite\18.1\DE1_SoC_ADC\DE1_SoC_QSYS --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2019.10.17.09:41:35 Info: Loading DE1_SoC_ADC
Info: 2019.10.17.09:41:36 Info: Reading input file
Info: 2019.10.17.09:41:36 Info: Adding adc_ltc2308 [adc_ltc2308 1.1]
Info: 2019.10.17.09:41:36 Info: Parameterizing module adc_ltc2308
Info: 2019.10.17.09:41:36 Info: Adding clk_50 [clock_source 18.1]
Info: 2019.10.17.09:41:36 Info: Parameterizing module clk_50
Info: 2019.10.17.09:41:36 Info: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info: 2019.10.17.09:41:36 Info: Parameterizing module jtag_uart
Info: 2019.10.17.09:41:36 Info: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Info: 2019.10.17.09:41:36 Info: Parameterizing module nios2_gen2_0
Info: 2019.10.17.09:41:36 Info: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.1]
Info: 2019.10.17.09:41:36 Info: Parameterizing module onchip_memory2
Info: 2019.10.17.09:41:36 Info: Adding pll_sys [altera_pll 18.1]
Info: 2019.10.17.09:41:36 Info: Parameterizing module pll_sys
Info: 2019.10.17.09:41:36 Info: Adding sw [altera_avalon_pio 18.1]
Info: 2019.10.17.09:41:36 Info: Parameterizing module sw
Info: 2019.10.17.09:41:36 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Info: 2019.10.17.09:41:36 Info: Parameterizing module sysid_qsys
Info: 2019.10.17.09:41:36 Info: Building connections
Info: 2019.10.17.09:41:36 Info: Parameterizing connections
Info: 2019.10.17.09:41:36 Info: Validating
Info: 2019.10.17.09:41:37 Info: Done reading input file
Info: 2019.10.17.09:41:38 Info: DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2019.10.17.09:41:38 Info: DE1_SoC_QSYS.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: 2019.10.17.09:41:38 Info: DE1_SoC_QSYS.pll_sys: Able to implement PLL with user settings
Info: 2019.10.17.09:41:38 Info: DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2019.10.17.09:41:38 Info: DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: 2019.10.17.09:41:40 Info: qsys-generate succeeded.
Info: 2019.10.17.09:41:40 Info: Finished: Create block symbol file (.bsf)
Info: 2019.10.17.09:41:40 Info:
Info: 2019.10.17.09:41:40 Info: Starting: Create HDL design files for synthesis
Info: 2019.10.17.09:41:40 Info: qsys-generate C:\intelFPGA_lite\18.1\DE1_SoC_ADC\DE1_SoC_QSYS.qsys --synthesis=VERILOG --output-directory=C:\intelFPGA_lite\18.1\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2019.10.17.09:41:40 Info: Loading DE1_SoC_ADC
Info: 2019.10.17.09:41:40 Info: Reading input file
Info: 2019.10.17.09:41:40 Info: Adding adc_ltc2308 [adc_ltc2308 1.1]
Info: 2019.10.17.09:41:40 Info: Parameterizing module adc_ltc2308
Info: 2019.10.17.09:41:40 Info: Adding clk_50 [clock_source 18.1]
Info: 2019.10.17.09:41:40 Info: Parameterizing module clk_50
Info: 2019.10.17.09:41:40 Info: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info: 2019.10.17.09:41:40 Info: Parameterizing module jtag_uart
Info: 2019.10.17.09:41:40 Info: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Info: 2019.10.17.09:41:40 Info: Parameterizing module nios2_gen2_0
Info: 2019.10.17.09:41:40 Info: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.1]
Info: 2019.10.17.09:41:40 Info: Parameterizing module onchip_memory2
Info: 2019.10.17.09:41:40 Info: Adding pll_sys [altera_pll 18.1]
Info: 2019.10.17.09:41:40 Info: Parameterizing module pll_sys
Info: 2019.10.17.09:41:40 Info: Adding sw [altera_avalon_pio 18.1]
Info: 2019.10.17.09:41:40 Info: Parameterizing module sw
Info: 2019.10.17.09:41:40 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Info: 2019.10.17.09:41:40 Info: Parameterizing module sysid_qsys
Info: 2019.10.17.09:41:40 Info: Building connections
Info: 2019.10.17.09:41:40 Info: Parameterizing connections
Info: 2019.10.17.09:41:40 Info: Validating
Info: 2019.10.17.09:41:41 Info: Done reading input file
Info: 2019.10.17.09:41:42 Info: DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2019.10.17.09:41:42 Info: DE1_SoC_QSYS.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: 2019.10.17.09:41:42 Info: DE1_SoC_QSYS.pll_sys: Able to implement PLL with user settings
Info: 2019.10.17.09:41:42 Info: DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2019.10.17.09:41:42 Info: DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: 2019.10.17.09:41:43 Info: DE1_SoC_QSYS: Generating DE1_SoC_QSYS "DE1_SoC_QSYS" for QUARTUS_SYNTH
Info: 2019.10.17.09:41:49 Info: adc_ltc2308: "DE1_SoC_QSYS" instantiated adc_ltc2308 "adc_ltc2308"
Info: 2019.10.17.09:41:49 Info: jtag_uart: Starting RTL generation for module 'DE1_SoC_QSYS_jtag_uart'
Info: 2019.10.17.09:41:49 Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE1_SoC_QSYS_jtag_uart --dir=C:/Users/Alex/AppData/Local/Temp/alt8186_2130469925845522293.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Alex/AppData/Local/Temp/alt8186_2130469925845522293.dir/0004_jtag_uart_gen/
Info: 2019.10.17.09:41:53 Info: jtag_uart: Done RTL generation for module 'DE1_SoC_QSYS_jtag_uart'
Info: 2019.10.17.09:41:54 Info: jtag_uart: "DE1_SoC_QSYS" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: 2019.10.17.09:41:54 Info: nios2_gen2_0: "DE1_SoC_QSYS" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: 2019.10.17.09:41:54 Info: onchip_memory2: Starting RTL generation for module 'DE1_SoC_QSYS_onchip_memory2'
Info: 2019.10.17.09:41:54 Info: onchip_memory2:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE1_SoC_QSYS_onchip_memory2 --dir=C:/Users/Alex/AppData/Local/Temp/alt8186_2130469925845522293.dir/0005_onchip_memory2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Alex/AppData/Local/Temp/alt8186_2130469925845522293.dir/0005_onchip_memory2_gen/
Info: 2019.10.17.09:41:56 Info: onchip_memory2: Done RTL generation for module 'DE1_SoC_QSYS_onchip_memory2'
Info: 2019.10.17.09:41:56 Info: onchip_memory2: "DE1_SoC_QSYS" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info: 2019.10.17.09:41:56 Info: pll_sys: "DE1_SoC_QSYS" instantiated altera_pll "pll_sys"
Info: 2019.10.17.09:41:57 Info: sw: Starting RTL generation for module 'DE1_SoC_QSYS_sw'
Info: 2019.10.17.09:41:57 Info: sw:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_sw --dir=C:/Users/Alex/AppData/Local/Temp/alt8186_2130469925845522293.dir/0007_sw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Alex/AppData/Local/Temp/alt8186_2130469925845522293.dir/0007_sw_gen/
Info: 2019.10.17.09:41:57 Info: sw: Done RTL generation for module 'DE1_SoC_QSYS_sw'
Info: 2019.10.17.09:41:57 Info: sw: "DE1_SoC_QSYS" instantiated altera_avalon_pio "sw"
Info: 2019.10.17.09:41:57 Info: sysid_qsys: "DE1_SoC_QSYS" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: 2019.10.17.09:42:02 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2019.10.17.09:42:03 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2019.10.17.09:42:03 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2019.10.17.09:42:04 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2019.10.17.09:42:04 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2019.10.17.09:42:05 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2019.10.17.09:42:08 Info: mm_interconnect_0: "DE1_SoC_QSYS" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2019.10.17.09:42:08 Info: irq_mapper: "DE1_SoC_QSYS" instantiated altera_irq_mapper "irq_mapper"
Info: 2019.10.17.09:42:08 Info: rst_controller: "DE1_SoC_QSYS" instantiated altera_reset_controller "rst_controller"
Info: 2019.10.17.09:42:09 Info: cpu: Starting RTL generation for module 'DE1_SoC_QSYS_nios2_gen2_0_cpu'
Info: 2019.10.17.09:42:09 Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE1_SoC_QSYS_nios2_gen2_0_cpu --dir=C:/Users/Alex/AppData/Local/Temp/alt8186_2130469925845522293.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Alex/AppData/Local/Temp/alt8186_2130469925845522293.dir/0011_cpu_gen/
Info: 2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:12 (*) Starting Nios II generation
Info: 2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:12 (*)   Checking for plaintext license.
Info: 2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:14 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64
Info: 2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:14 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:14 (*)   Plaintext license not found.
Info: 2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:14 (*)   Checking for encrypted license (non-evaluation).
Info: 2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64
Info: 2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: 2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)   Elaborating CPU configuration settings
Info: 2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)   Creating all objects for CPU
Info: 2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)     Testbench
Info: 2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)     Instruction decoding
Info: 2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)       Instruction fields
Info: 2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:15 (*)       Instruction decodes
Info: 2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:16 (*)       Signals for RTL simulation waveforms
Info: 2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:16 (*)       Instruction controls
Info: 2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:16 (*)     Pipeline frontend
Info: 2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:16 (*)     Pipeline backend
Info: 2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:20 (*)   Generating RTL from CPU objects
Info: 2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:22 (*)   Creating encrypted RTL
Info: 2019.10.17.09:42:24 Info: cpu: # 2019.10.17 09:42:23 (*) Done Nios II generation
Info: 2019.10.17.09:42:24 Info: cpu: Done RTL generation for module 'DE1_SoC_QSYS_nios2_gen2_0_cpu'
Info: 2019.10.17.09:42:24 Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: 2019.10.17.09:42:24 Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: 2019.10.17.09:42:24 Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: 2019.10.17.09:42:24 Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: 2019.10.17.09:42:24 Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: 2019.10.17.09:42:24 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: 2019.10.17.09:42:24 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2019.10.17.09:42:24 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2019.10.17.09:42:24 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2019.10.17.09:42:24 Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: 2019.10.17.09:42:24 Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: 2019.10.17.09:42:25 Info: Reusing file C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/synthesis/submodules
Info: 2019.10.17.09:42:25 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2019.10.17.09:42:25 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2019.10.17.09:42:25 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2019.10.17.09:42:25 Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: 2019.10.17.09:42:25 Info: Reusing file C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/synthesis/submodules
Info: 2019.10.17.09:42:25 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2019.10.17.09:42:25 Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: 2019.10.17.09:42:25 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2019.10.17.09:42:25 Info: Reusing file C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/synthesis/submodules
Info: 2019.10.17.09:42:25 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2019.10.17.09:42:25 Info: Reusing file C:/intelFPGA_lite/18.1/DE1_SoC_ADC/DE1_SoC_QSYS/synthesis/submodules
Info: 2019.10.17.09:42:26 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2019.10.17.09:42:26 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2019.10.17.09:42:26 Info: DE1_SoC_QSYS: Done "DE1_SoC_QSYS" with 32 modules, 55 files
Info: 2019.10.17.09:42:27 Info: qsys-generate succeeded.
Info: 2019.10.17.09:42:27 Info: Finished: Create HDL design files for synthesis
Info (11904): Restoring file "DE1_SoC_QSYS.BAK.qsys" to "DE1_SoC_QSYS.qsys"
Error (14923): Error upgrading Platform Designer file "DE1_SoC_QSYS.qsys"
Error (11890): Unable to automatically upgrade Platform Designer component. Please manually upgrade "DE1_SoC_QSYS.qsys" in Platform Designer
Error (23031): Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 6 errors, 0 warnings
    Error: Peak virtual memory: 4903 megabytes
    Error: Processing ended: Thu Oct 17 09:42:29 2019
    Error: Elapsed time: 00:02:53
    Error: Total CPU time (on all processors): 00:03:36


