 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:57:58 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:          2.03
  Critical Path Slack:          -0.85
  Critical Path Clk Period:      1.32
  Total Negative Slack:        -48.70
  No. of Violating Paths:       64.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1744
  Buf/Inv Cell Count:             248
  Buf Cell Count:                  18
  Inv Cell Count:                 230
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1549
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3211.617740
  Noncombinational Area:  1291.051562
  Buf/Inv Area:            344.619267
  Total Buffer Area:            44.73
  Total Inverter Area:         299.89
  Macro/Black Box Area:      0.000000
  Net Area:               1077.882437
  -----------------------------------
  Cell Area:              4502.669301
  Design Area:            5580.551739


  Design Rules
  -----------------------------------
  Total Number of Nets:          1997
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.31
  Logic Optimization:                  3.79
  Mapping Optimization:               58.38
  -----------------------------------------
  Overall Compile Time:               71.47
  Overall Compile Wall Clock Time:    72.37

  --------------------------------------------------------------------

  Design  WNS: 0.85  TNS: 48.70  Number of Violating Paths: 64


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
