

================================================================
== Vitis HLS Report for 'real_matmul'
================================================================
* Date:           Mon Feb  5 22:57:14 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        real_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1702501|  1702501|  17.025 ms|  17.025 ms|  1702502|  1702502|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                        |                                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                Instance                                |                            Module                           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1_fu_179  |real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1  |      603|      603|  6.030 us|  6.030 us|  603|  603|       no|
        |grp_real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2_fu_190  |real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2  |      613|      613|  6.130 us|  6.130 us|  613|  613|       no|
        |grp_PerformMatrixCalculation_fu_202                                     |PerformMatrixCalculation                                     |      102|      102|  1.020 us|  1.020 us|  102|  102|       no|
        |grp_real_matmul_Pipeline_VITIS_LOOP_78_1_fu_215                         |real_matmul_Pipeline_VITIS_LOOP_78_1                         |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CallBlockMatmul  |  1702500|  1702500|      1362|          -|          -|  1250|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    159|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|  150|   26303|  21932|    -|
|Memory           |        8|    -|      16|      4|    0|
|Multiplexer      |        -|    -|       -|    642|    -|
|Register         |        -|    -|     388|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       10|  151|   26707|  22737|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|   68|      25|     42|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+-----+-------+-------+-----+
    |                                Instance                                |                            Module                           | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_PerformMatrixCalculation_fu_202                                     |PerformMatrixCalculation                                     |        0|  150|  24536|  19575|    0|
    |control_s_axi_U                                                         |control_s_axi                                                |        0|    0|    246|    424|    0|
    |mem_m_axi_U                                                             |mem_m_axi                                                    |        2|    0|    855|    831|    0|
    |mul_7ns_10ns_16_1_1_U1836                                               |mul_7ns_10ns_16_1_1                                          |        0|    0|      0|     63|    0|
    |grp_real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1_fu_179  |real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1  |        0|    0|     52|    145|    0|
    |grp_real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2_fu_190  |real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2  |        0|    0|    282|    418|    0|
    |grp_real_matmul_Pipeline_VITIS_LOOP_78_1_fu_215                         |real_matmul_Pipeline_VITIS_LOOP_78_1                         |        0|    0|    332|    476|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                                   |                                                             |        2|  150|  26303|  21932|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    +-------------------------------------+-------------------------------+--------------+
    |               Instance              |             Module            |  Expression  |
    +-------------------------------------+-------------------------------+--------------+
    |mac_muladd_5ns_9s_13ns_14_4_1_U1837  |mac_muladd_5ns_9s_13ns_14_4_1  |  i0 * i1 + i2|
    +-------------------------------------+-------------------------------+--------------+

    * Memory: 
    +---------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |          Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |MatA_BRAM_U    |MatA_BRAM_RAM_AUTO_1R1W  |        1|   0|   0|    0|   150|   16|     1|         2400|
    |MatA_BRAM_1_U  |MatA_BRAM_RAM_AUTO_1R1W  |        1|   0|   0|    0|   150|   16|     1|         2400|
    |MatA_BRAM_2_U  |MatA_BRAM_RAM_AUTO_1R1W  |        1|   0|   0|    0|   150|   16|     1|         2400|
    |MatA_BRAM_3_U  |MatA_BRAM_RAM_AUTO_1R1W  |        1|   0|   0|    0|   150|   16|     1|         2400|
    |MatB_BRAM_U    |MatA_BRAM_RAM_AUTO_1R1W  |        1|   0|   0|    0|   150|   16|     1|         2400|
    |MatB_BRAM_1_U  |MatA_BRAM_RAM_AUTO_1R1W  |        1|   0|   0|    0|   150|   16|     1|         2400|
    |MatB_BRAM_2_U  |MatA_BRAM_RAM_AUTO_1R1W  |        1|   0|   0|    0|   150|   16|     1|         2400|
    |MatB_BRAM_3_U  |MatA_BRAM_RAM_AUTO_1R1W  |        1|   0|   0|    0|   150|   16|     1|         2400|
    |MatC_BRAM_U    |MatC_BRAM_RAM_AUTO_1R1W  |        0|  16|   4|    0|    16|   16|     1|          256|
    +---------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                         |        8|  16|   4|    0|  1216|  144|     9|        19456|
    +---------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln29_2_fu_353_p2   |         +|   0|  0|  12|          11|           1|
    |add_ln29_fu_246_p2     |         +|   0|  0|  29|          22|          12|
    |add_ln30_fu_309_p2     |         +|   0|  0|  71|          64|          64|
    |counter_2_fu_258_p2    |         +|   0|  0|  12|          11|           1|
    |icmp_ln29_1_fu_359_p2  |      icmp|   0|  0|  12|          11|           6|
    |icmp_ln29_fu_252_p2    |      icmp|   0|  0|  12|          11|          11|
    |select_ln29_fu_365_p3  |    select|   0|  0|  11|           1|          11|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 159|         131|         106|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |MatA_BRAM_1_address0  |   14|          3|    8|         24|
    |MatA_BRAM_1_ce0       |   14|          3|    1|          3|
    |MatA_BRAM_1_ce1       |    9|          2|    1|          2|
    |MatA_BRAM_1_we0       |    9|          2|    1|          2|
    |MatA_BRAM_2_address0  |   14|          3|    8|         24|
    |MatA_BRAM_2_ce0       |   14|          3|    1|          3|
    |MatA_BRAM_2_ce1       |    9|          2|    1|          2|
    |MatA_BRAM_2_we0       |    9|          2|    1|          2|
    |MatA_BRAM_3_address0  |   14|          3|    8|         24|
    |MatA_BRAM_3_ce0       |   14|          3|    1|          3|
    |MatA_BRAM_3_ce1       |    9|          2|    1|          2|
    |MatA_BRAM_3_we0       |    9|          2|    1|          2|
    |MatA_BRAM_address0    |   14|          3|    8|         24|
    |MatA_BRAM_ce0         |   14|          3|    1|          3|
    |MatA_BRAM_ce1         |    9|          2|    1|          2|
    |MatA_BRAM_we0         |    9|          2|    1|          2|
    |MatB_BRAM_1_address0  |   14|          3|    8|         24|
    |MatB_BRAM_1_ce0       |   14|          3|    1|          3|
    |MatB_BRAM_1_ce1       |    9|          2|    1|          2|
    |MatB_BRAM_1_we0       |    9|          2|    1|          2|
    |MatB_BRAM_2_address0  |   14|          3|    8|         24|
    |MatB_BRAM_2_ce0       |   14|          3|    1|          3|
    |MatB_BRAM_2_ce1       |    9|          2|    1|          2|
    |MatB_BRAM_2_we0       |    9|          2|    1|          2|
    |MatB_BRAM_3_address0  |   14|          3|    8|         24|
    |MatB_BRAM_3_ce0       |   14|          3|    1|          3|
    |MatB_BRAM_3_ce1       |    9|          2|    1|          2|
    |MatB_BRAM_3_we0       |    9|          2|    1|          2|
    |MatB_BRAM_address0    |   14|          3|    8|         24|
    |MatB_BRAM_ce0         |   14|          3|    1|          3|
    |MatB_BRAM_ce1         |    9|          2|    1|          2|
    |MatB_BRAM_we0         |    9|          2|    1|          2|
    |MatC_BRAM_address0    |   14|          3|    4|         12|
    |MatC_BRAM_ce0         |   14|          3|    1|          3|
    |MatC_BRAM_we0         |    9|          2|    1|          2|
    |ap_NS_fsm             |  100|         20|    1|         20|
    |counter_fu_114        |    9|          2|   11|         22|
    |mem_ARADDR            |   20|          4|   64|        256|
    |mem_ARLEN             |   20|          4|   32|        128|
    |mem_ARVALID           |   20|          4|    1|          4|
    |mem_AWVALID           |    9|          2|    1|          2|
    |mem_BREADY            |    9|          2|    1|          2|
    |mem_RREADY            |   14|          3|    1|          3|
    |mem_WVALID            |    9|          2|    1|          2|
    |mem_blk_n_AR          |    9|          2|    1|          2|
    |phi_mul_fu_110        |    9|          2|   22|         44|
    |phi_urem_fu_106       |    9|          2|   11|         22|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  642|        137|  241|        772|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                        | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |MatA_DRAM_read_reg_425                                                               |  64|   0|   64|          0|
    |MatB_DRAM_read_reg_420                                                               |  64|   0|   64|          0|
    |MatC_DRAM_read_reg_415                                                               |  64|   0|   64|          0|
    |add_ln30_1_reg_469                                                                   |  14|   0|   14|          0|
    |ap_CS_fsm                                                                            |  19|   0|   19|          0|
    |counter_1_reg_430                                                                    |  11|   0|   11|          0|
    |counter_fu_114                                                                       |  11|   0|   11|          0|
    |empty_24_reg_474                                                                     |   6|   0|    6|          0|
    |grp_PerformMatrixCalculation_fu_202_ap_start_reg                                     |   1|   0|    1|          0|
    |grp_real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1_fu_179_ap_start_reg  |   1|   0|    1|          0|
    |grp_real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2_fu_190_ap_start_reg  |   1|   0|    1|          0|
    |grp_real_matmul_Pipeline_VITIS_LOOP_78_1_fu_215_ap_start_reg                         |   1|   0|    1|          0|
    |mul_ln30_reg_448                                                                     |  16|   0|   16|          0|
    |phi_mul_fu_110                                                                       |  22|   0|   22|          0|
    |phi_urem_fu_106                                                                      |  11|   0|   11|          0|
    |shl_ln_reg_443                                                                       |   5|   0|    7|          2|
    |tmp_1_reg_479                                                                        |  14|   0|   15|          1|
    |trunc_ln_reg_453                                                                     |  63|   0|   63|          0|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                | 388|   0|  391|          3|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|   real_matmul|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|   real_matmul|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|   real_matmul|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WDATA        |  out|   32|       m_axi|           mem|       pointer|
|m_axi_mem_WSTRB        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RDATA        |   in|   32|       m_axi|           mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|           mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|           mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|           mem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

