// Seed: 3869064455
macromodule module_0;
  assign id_1 = -1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output uwire id_2,
    output tri1 id_3,
    output tri id_4,
    output supply0 id_5,
    input tri id_6
);
  wire id_8;
  supply0 id_9 = id_0, id_10;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_11;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_19, id_20;
  wire id_21, id_22;
  supply1 id_23 = 1;
endmodule
