vhdl work "E:\Facultate\1.2\Proiectare Logica\Lab\bilet_5\bilet_5.vhd"
