`timescale 1ns/1ps
module clockgenerator #(parameter period) (output logic clk, n_rst);

initial
begin
	n_rst = '1;
	#1 n_rst = '0;
	#1 n_rst = '1;
	clk = '1;
	forever #(period)ns clk = ~clk;
end
endmodule
