// Seed: 2362716369
module module_0;
  assign id_1 = 1 >= 1'b0;
  wire id_2;
  initial id_1 = 1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input supply0 id_2,
    output wire id_3,
    input tri0 id_4,
    input tri1 id_5,
    output supply0 id_6,
    input supply1 id_7
);
  wire id_9, id_10;
  module_0(); id_11(
      .id_0(1), .id_1(1 + id_7), .id_2(1), .id_3(id_5), .id_4(1), .id_5(1), .id_6(1)
  );
  wire id_12;
endmodule
