# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project.srcs/sources_1/new/project.vhd" \
"../../../../../../Vivado/example_1/example_1.srcs/sim_1/new/test_0.vhd" \

# Do not sort compile order
nosort
