<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.15.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32N6 – CORTEX_HELIUM FSBL: stm32n6xx_nucleo_xspi.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">STM32N6 – CORTEX_HELIUM FSBL
   </div>
   <div id="projectbrief">Optris Firmware – Thermal Pipeline (NUCLEO-N657X0-Q)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.15.0 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search/",'.html');
</script>
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(function(){initNavTree('stm32n6xx__nucleo__xspi_8h.html','',''); });
</script>
<div id="container">
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32n6xx_nucleo_xspi.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>This file contains the common defines and functions prototypes for the <a class="el" href="stm32n6xx__nucleo__xspi_8c.html">stm32n6xx_nucleo_xspi.c</a> driver.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32n6xx__nucleo__conf_8h_source.html">stm32n6xx_nucleo_conf.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32n6xx__nucleo__errno_8h_source.html">stm32n6xx_nucleo_errno.h</a>&quot;</code><br />
<code>#include &quot;../Components/mx25um51245g/mx25um51245g.h&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for stm32n6xx_nucleo_xspi.h:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" loading="lazy" frameborder="0" src="stm32n6xx__nucleo__xspi_8h__incl.svg" width="614" height="203"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" loading="lazy" frameborder="0" src="stm32n6xx__nucleo__xspi_8h__dep__incl.svg" width="306" height="187"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="stm32n6xx__nucleo__xspi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-nested-classes" class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:MX_5FXSPI_5FInitTypeDef" id="r_MX_5FXSPI_5FInitTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_x___x_s_p_i___init_type_def.html">MX_XSPI_InitTypeDef</a></td></tr>
<tr class="memitem:XSPI_5FNOR_5FCtx_5Ft" id="r_XSPI_5FNOR_5FCtx_5Ft"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_s_p_i___n_o_r___ctx__t.html">XSPI_NOR_Ctx_t</a></td></tr>
<tr class="memitem:BSP_5FXSPI_5FNOR_5FInit_5Ft" id="r_BSP_5FXSPI_5FNOR_5FInit_5Ft"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_s_p___x_s_p_i___n_o_r___init__t.html">BSP_XSPI_NOR_Init_t</a></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-define-members" class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga6ab3e9a22bca456fd860816b444960ac" id="r_ga6ab3e9a22bca456fd860816b444960ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___types.html#ga6ab3e9a22bca456fd860816b444960ac">BSP_XSPI_NOR_Info_t</a>&#160;&#160;&#160;MX25UM51245G_Info_t</td></tr>
<tr class="memitem:gaab325b0766129a3bddef9779e505d5a8" id="r_gaab325b0766129a3bddef9779e505d5a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___types.html#gaab325b0766129a3bddef9779e505d5a8">BSP_XSPI_NOR_Interface_t</a>&#160;&#160;&#160;MX25UM51245G_Interface_t</td></tr>
<tr class="memitem:gaee222872133fbb1c4dcd62331b6c5a74" id="r_gaee222872133fbb1c4dcd62331b6c5a74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___types.html#gaee222872133fbb1c4dcd62331b6c5a74">BSP_XSPI_NOR_Transfer_t</a>&#160;&#160;&#160;MX25UM51245G_Transfer_t</td></tr>
<tr class="memitem:gaa9c07022a687a47d39c5ea61c644dee8" id="r_gaa9c07022a687a47d39c5ea61c644dee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___types.html#gaa9c07022a687a47d39c5ea61c644dee8">BSP_XSPI_NOR_Erase_t</a>&#160;&#160;&#160;MX25UM51245G_Erase_t</td></tr>
<tr class="memitem:gae6885ab9dc47815917112ff32b5f5f52" id="r_gae6885ab9dc47815917112ff32b5f5f52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#gae6885ab9dc47815917112ff32b5f5f52">XSPI_CLK_ENABLE</a>()</td></tr>
<tr class="memitem:ga9fb67ae359a9894a0c6e547a39c94e74" id="r_ga9fb67ae359a9894a0c6e547a39c94e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#ga9fb67ae359a9894a0c6e547a39c94e74">XSPI_CLK_DISABLE</a>()</td></tr>
<tr class="memitem:ga054bb4875e7b84a09b0e0109b65c8656" id="r_ga054bb4875e7b84a09b0e0109b65c8656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#ga054bb4875e7b84a09b0e0109b65c8656">XSPI_CLK_GPIO_CLK_ENABLE</a>()</td></tr>
<tr class="memitem:ga8f4d8c72e875239d7a1fa402cac6d4d1" id="r_ga8f4d8c72e875239d7a1fa402cac6d4d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#ga8f4d8c72e875239d7a1fa402cac6d4d1">XSPI_DQS_GPIO_CLK_ENABLE</a>()</td></tr>
<tr class="memitem:gabe5ba82cccecd2dd35ba1695c7bcd8ee" id="r_gabe5ba82cccecd2dd35ba1695c7bcd8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#gabe5ba82cccecd2dd35ba1695c7bcd8ee">XSPI_CS_GPIO_CLK_ENABLE</a>()</td></tr>
<tr class="memitem:ga52718f1122f47ecef6a6e0c9d34085df" id="r_ga52718f1122f47ecef6a6e0c9d34085df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#ga52718f1122f47ecef6a6e0c9d34085df">XSPI_D0_GPIO_CLK_ENABLE</a>()</td></tr>
<tr class="memitem:gacdaffceac23ecc55559fcc03b8166573" id="r_gacdaffceac23ecc55559fcc03b8166573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#gacdaffceac23ecc55559fcc03b8166573">XSPI_D1_GPIO_CLK_ENABLE</a>()</td></tr>
<tr class="memitem:ga08abfbbf2b27d27691a0606965dd8d36" id="r_ga08abfbbf2b27d27691a0606965dd8d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#ga08abfbbf2b27d27691a0606965dd8d36">XSPI_D2_GPIO_CLK_ENABLE</a>()</td></tr>
<tr class="memitem:gac412333c7cfa426f5f366f4da8b823f2" id="r_gac412333c7cfa426f5f366f4da8b823f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#gac412333c7cfa426f5f366f4da8b823f2">XSPI_D3_GPIO_CLK_ENABLE</a>()</td></tr>
<tr class="memitem:ga28a1215d0684b5f2d834952cf991f17e" id="r_ga28a1215d0684b5f2d834952cf991f17e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#ga28a1215d0684b5f2d834952cf991f17e">XSPI_D4_GPIO_CLK_ENABLE</a>()</td></tr>
<tr class="memitem:gaa2363df59baf8b86167645d394a6fa7e" id="r_gaa2363df59baf8b86167645d394a6fa7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#gaa2363df59baf8b86167645d394a6fa7e">XSPI_D5_GPIO_CLK_ENABLE</a>()</td></tr>
<tr class="memitem:ga2b66827bc76bfb0b239476880f06788e" id="r_ga2b66827bc76bfb0b239476880f06788e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#ga2b66827bc76bfb0b239476880f06788e">XSPI_D6_GPIO_CLK_ENABLE</a>()</td></tr>
<tr class="memitem:gad696357d00307ccc1bfd7c64a752a8b7" id="r_gad696357d00307ccc1bfd7c64a752a8b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#gad696357d00307ccc1bfd7c64a752a8b7">XSPI_D7_GPIO_CLK_ENABLE</a>()</td></tr>
<tr class="memitem:ga6e5b22927b88efb1609b9bf808d976cd" id="r_ga6e5b22927b88efb1609b9bf808d976cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#ga6e5b22927b88efb1609b9bf808d976cd">XSPI_FORCE_RESET</a>()</td></tr>
<tr class="memitem:ga2e5bba15ec796a5b4a3a92242be8b4a4" id="r_ga2e5bba15ec796a5b4a3a92242be8b4a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#ga2e5bba15ec796a5b4a3a92242be8b4a4">XSPI_RELEASE_RESET</a>()</td></tr>
<tr class="memitem:ga8b488075d0fbc5b71e5d00af3d391a0c" id="r_ga8b488075d0fbc5b71e5d00af3d391a0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#ga8b488075d0fbc5b71e5d00af3d391a0c">XSPI_CLK_PIN</a>&#160;&#160;&#160;GPIO_PIN_6</td></tr>
<tr class="memitem:gaf8bbd80394da35f134b83e2bf67406a2" id="r_gaf8bbd80394da35f134b83e2bf67406a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#gaf8bbd80394da35f134b83e2bf67406a2">XSPI_CLK_GPIO_PORT</a>&#160;&#160;&#160;GPION</td></tr>
<tr class="memitem:ga2dcd4a911453d5d8a9414e1fe31dd0b9" id="r_ga2dcd4a911453d5d8a9414e1fe31dd0b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#ga2dcd4a911453d5d8a9414e1fe31dd0b9">XSPI_CLK_PIN_AF</a>&#160;&#160;&#160;GPIO_AF9_XSPIM_P2</td></tr>
<tr class="memitem:gaea8be3d1cb4015145f80b287c6e94576" id="r_gaea8be3d1cb4015145f80b287c6e94576"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#gaea8be3d1cb4015145f80b287c6e94576">XSPI_DQS_PIN</a>&#160;&#160;&#160;GPIO_PIN_0</td></tr>
<tr class="memitem:ga36e8738133aa9bbe26e27cf86e76fe1b" id="r_ga36e8738133aa9bbe26e27cf86e76fe1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#ga36e8738133aa9bbe26e27cf86e76fe1b">XSPI_DQS_GPIO_PORT</a>&#160;&#160;&#160;GPION</td></tr>
<tr class="memitem:ga99918029a7a256439a51986c39f13f6b" id="r_ga99918029a7a256439a51986c39f13f6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#ga99918029a7a256439a51986c39f13f6b">XSPI_DQS_PIN_AF</a>&#160;&#160;&#160;GPIO_AF9_XSPIM_P2</td></tr>
<tr class="memitem:ga205a26fde999f336cc5f653d5099ae60" id="r_ga205a26fde999f336cc5f653d5099ae60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#ga205a26fde999f336cc5f653d5099ae60">XSPI_CS_PIN</a>&#160;&#160;&#160;GPIO_PIN_1</td></tr>
<tr class="memitem:ga4e8e5aae4576224f8e2abf7f456f96be" id="r_ga4e8e5aae4576224f8e2abf7f456f96be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#ga4e8e5aae4576224f8e2abf7f456f96be">XSPI_CS_GPIO_PORT</a>&#160;&#160;&#160;GPION</td></tr>
<tr class="memitem:gadc53b4c9a38959fd63602ce2bfeff0aa" id="r_gadc53b4c9a38959fd63602ce2bfeff0aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#gadc53b4c9a38959fd63602ce2bfeff0aa">XSPI_CS_PIN_AF</a>&#160;&#160;&#160;GPIO_AF9_XSPIM_P2</td></tr>
<tr class="memitem:gab0b8838db6d33938945eb777503f346b" id="r_gab0b8838db6d33938945eb777503f346b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#gab0b8838db6d33938945eb777503f346b">XSPI_D0_PIN</a>&#160;&#160;&#160;GPIO_PIN_2</td></tr>
<tr class="memitem:ga1051af13a29d1d93c670a1be4a5d7def" id="r_ga1051af13a29d1d93c670a1be4a5d7def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#ga1051af13a29d1d93c670a1be4a5d7def">XSPI_D0_GPIO_PORT</a>&#160;&#160;&#160;GPION</td></tr>
<tr class="memitem:ga6160e126713869dbc327312f8c78275f" id="r_ga6160e126713869dbc327312f8c78275f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#ga6160e126713869dbc327312f8c78275f">XSPI_D0_PIN_AF</a>&#160;&#160;&#160;GPIO_AF9_XSPIM_P2</td></tr>
<tr class="memitem:ga3d9a11e0df4c42b124033b2806f6257a" id="r_ga3d9a11e0df4c42b124033b2806f6257a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#ga3d9a11e0df4c42b124033b2806f6257a">XSPI_D1_PIN</a>&#160;&#160;&#160;GPIO_PIN_3</td></tr>
<tr class="memitem:ga1374b0d87f4b0b109529d9d48ccdda4a" id="r_ga1374b0d87f4b0b109529d9d48ccdda4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#ga1374b0d87f4b0b109529d9d48ccdda4a">XSPI_D1_GPIO_PORT</a>&#160;&#160;&#160;GPION</td></tr>
<tr class="memitem:ga19b0db3c1d67285a3bbb35143ad2a188" id="r_ga19b0db3c1d67285a3bbb35143ad2a188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#ga19b0db3c1d67285a3bbb35143ad2a188">XSPI_D1_PIN_AF</a>&#160;&#160;&#160;GPIO_AF9_XSPIM_P2</td></tr>
<tr class="memitem:ga0c34001fd7370e53a28f2fd5186be2a1" id="r_ga0c34001fd7370e53a28f2fd5186be2a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#ga0c34001fd7370e53a28f2fd5186be2a1">XSPI_D2_PIN</a>&#160;&#160;&#160;GPIO_PIN_4</td></tr>
<tr class="memitem:gaf272f25de3d07032a9e11603a3e0a6c7" id="r_gaf272f25de3d07032a9e11603a3e0a6c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#gaf272f25de3d07032a9e11603a3e0a6c7">XSPI_D2_GPIO_PORT</a>&#160;&#160;&#160;GPION</td></tr>
<tr class="memitem:gab86998db76b55806a862b497e43bce23" id="r_gab86998db76b55806a862b497e43bce23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#gab86998db76b55806a862b497e43bce23">XSPI_D2_PIN_AF</a>&#160;&#160;&#160;GPIO_AF9_XSPIM_P2</td></tr>
<tr class="memitem:gacb3e34d4339dec8dd526fab0b8e9b2b9" id="r_gacb3e34d4339dec8dd526fab0b8e9b2b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#gacb3e34d4339dec8dd526fab0b8e9b2b9">XSPI_D3_PIN</a>&#160;&#160;&#160;GPIO_PIN_5</td></tr>
<tr class="memitem:gafb9edba405c2096cee20e2015b864e41" id="r_gafb9edba405c2096cee20e2015b864e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#gafb9edba405c2096cee20e2015b864e41">XSPI_D3_GPIO_PORT</a>&#160;&#160;&#160;GPION</td></tr>
<tr class="memitem:ga15dd7c987ed23b1aa6fb5990a6481852" id="r_ga15dd7c987ed23b1aa6fb5990a6481852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#ga15dd7c987ed23b1aa6fb5990a6481852">XSPI_D3_PIN_AF</a>&#160;&#160;&#160;GPIO_AF9_XSPIM_P2</td></tr>
<tr class="memitem:ga9492c083f5385e193178d441736da910" id="r_ga9492c083f5385e193178d441736da910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#ga9492c083f5385e193178d441736da910">XSPI_D4_PIN</a>&#160;&#160;&#160;GPIO_PIN_8</td></tr>
<tr class="memitem:ga1e05148d679f796b23ec455787701c1f" id="r_ga1e05148d679f796b23ec455787701c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#ga1e05148d679f796b23ec455787701c1f">XSPI_D4_GPIO_PORT</a>&#160;&#160;&#160;GPION</td></tr>
<tr class="memitem:ga8a86480544142dc7d7adca47af5a67e6" id="r_ga8a86480544142dc7d7adca47af5a67e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#ga8a86480544142dc7d7adca47af5a67e6">XSPI_D4_PIN_AF</a>&#160;&#160;&#160;GPIO_AF9_XSPIM_P2</td></tr>
<tr class="memitem:gaf8b425b1bfd6bc532d22757916f7224c" id="r_gaf8b425b1bfd6bc532d22757916f7224c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#gaf8b425b1bfd6bc532d22757916f7224c">XSPI_D5_PIN</a>&#160;&#160;&#160;GPIO_PIN_9</td></tr>
<tr class="memitem:gacc06865ac8a9f9bb472aaeffaf4c4d73" id="r_gacc06865ac8a9f9bb472aaeffaf4c4d73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#gacc06865ac8a9f9bb472aaeffaf4c4d73">XSPI_D5_GPIO_PORT</a>&#160;&#160;&#160;GPION</td></tr>
<tr class="memitem:gaf89b888958a78b9edce1776ffb4bae41" id="r_gaf89b888958a78b9edce1776ffb4bae41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#gaf89b888958a78b9edce1776ffb4bae41">XSPI_D5_PIN_AF</a>&#160;&#160;&#160;GPIO_AF9_XSPIM_P2</td></tr>
<tr class="memitem:ga2f3e20c496c3b378f282952659c29e2d" id="r_ga2f3e20c496c3b378f282952659c29e2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#ga2f3e20c496c3b378f282952659c29e2d">XSPI_D6_PIN</a>&#160;&#160;&#160;GPIO_PIN_10</td></tr>
<tr class="memitem:ga35678587ecd33ff9f2078ba63dd47af9" id="r_ga35678587ecd33ff9f2078ba63dd47af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#ga35678587ecd33ff9f2078ba63dd47af9">XSPI_D6_GPIO_PORT</a>&#160;&#160;&#160;GPION</td></tr>
<tr class="memitem:gae182b81e03bea515355ceccbd0c2613d" id="r_gae182b81e03bea515355ceccbd0c2613d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#gae182b81e03bea515355ceccbd0c2613d">XSPI_D6_PIN_AF</a>&#160;&#160;&#160;GPIO_AF9_XSPIM_P2</td></tr>
<tr class="memitem:gaa4b37c33d503ead32a6e438a8b936a91" id="r_gaa4b37c33d503ead32a6e438a8b936a91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#gaa4b37c33d503ead32a6e438a8b936a91">XSPI_D7_PIN</a>&#160;&#160;&#160;GPIO_PIN_11</td></tr>
<tr class="memitem:ga1da227fbd4971cddec2b88a518e67f87" id="r_ga1da227fbd4971cddec2b88a518e67f87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#ga1da227fbd4971cddec2b88a518e67f87">XSPI_D7_GPIO_PORT</a>&#160;&#160;&#160;GPION</td></tr>
<tr class="memitem:gadc6888bf7502a653f78f899fc0f3a212" id="r_gadc6888bf7502a653f78f899fc0f3a212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___constants.html#gadc6888bf7502a653f78f899fc0f3a212">XSPI_D7_PIN_AF</a>&#160;&#160;&#160;GPIO_AF9_XSPIM_P2</td></tr>
<tr class="memitem:ga267558cb8cd8ec8cbba4a5bf54390a1b" id="r_ga267558cb8cd8ec8cbba4a5bf54390a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___constants.html#ga267558cb8cd8ec8cbba4a5bf54390a1b">XSPI_NOR_INSTANCES_NUMBER</a>&#160;&#160;&#160;1U</td></tr>
<tr class="memitem:gae734c5b6d811a54a4c4f78fc33494e05" id="r_gae734c5b6d811a54a4c4f78fc33494e05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___constants.html#gae734c5b6d811a54a4c4f78fc33494e05">BSP_XSPI_NOR_SPI_MODE</a></td></tr>
<tr class="memitem:ga94aec5f9f7d6a1c29f53942fc84d230d" id="r_ga94aec5f9f7d6a1c29f53942fc84d230d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___constants.html#ga94aec5f9f7d6a1c29f53942fc84d230d">BSP_XSPI_NOR_OPI_MODE</a></td></tr>
<tr class="memitem:ga400746ac9efe9c7acb29a7884619d213" id="r_ga400746ac9efe9c7acb29a7884619d213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___constants.html#ga400746ac9efe9c7acb29a7884619d213">BSP_XSPI_NOR_STR_TRANSFER</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___types.html#gaee222872133fbb1c4dcd62331b6c5a74">BSP_XSPI_NOR_Transfer_t</a>)MX25UM51245G_STR_TRANSFER   /* Single Transfer Rate */</td></tr>
<tr class="memitem:ga93d056bfe23f60fec54684be815e937b" id="r_ga93d056bfe23f60fec54684be815e937b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___constants.html#ga93d056bfe23f60fec54684be815e937b">BSP_XSPI_NOR_DTR_TRANSFER</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___types.html#gaee222872133fbb1c4dcd62331b6c5a74">BSP_XSPI_NOR_Transfer_t</a>)MX25UM51245G_DTR_TRANSFER   /* Double Transfer Rate */</td></tr>
<tr class="memitem:ga08efe1e6ca73b7b3a6b454b048e16245" id="r_ga08efe1e6ca73b7b3a6b454b048e16245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___constants.html#ga08efe1e6ca73b7b3a6b454b048e16245">BSP_XSPI_NOR_ERASE_4K</a>&#160;&#160;&#160;MX25UM51245G_ERASE_4K</td></tr>
<tr class="memitem:gad2af1023baacb41a661d1c3a572850d6" id="r_gad2af1023baacb41a661d1c3a572850d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___constants.html#gad2af1023baacb41a661d1c3a572850d6">BSP_XSPI_NOR_ERASE_64K</a>&#160;&#160;&#160;MX25UM51245G_ERASE_64K</td></tr>
<tr class="memitem:gaff56bed0006f2c0522d4a244e202dad4" id="r_gaff56bed0006f2c0522d4a244e202dad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___constants.html#gaff56bed0006f2c0522d4a244e202dad4">BSP_XSPI_NOR_ERASE_CHIP</a>&#160;&#160;&#160;MX25UM51245G_ERASE_BULK</td></tr>
<tr class="memitem:gaf98d6bd8aeb87c68eecc89adfc7cbb63" id="r_gaf98d6bd8aeb87c68eecc89adfc7cbb63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___constants.html#gaf98d6bd8aeb87c68eecc89adfc7cbb63">BSP_XSPI_NOR_BLOCK_4K</a>&#160;&#160;&#160;MX25UM51245G_SUBSECTOR_4K</td></tr>
<tr class="memitem:gaf0e78c115f62f45d098938e07855c9aa" id="r_gaf0e78c115f62f45d098938e07855c9aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___constants.html#gaf0e78c115f62f45d098938e07855c9aa">BSP_XSPI_NOR_BLOCK_64K</a>&#160;&#160;&#160;MX25UM51245G_SECTOR_64K</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-enum-members" class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gaf4fd00ef7b40807e8d8084cfb5f9e0f2" id="r_gaf4fd00ef7b40807e8d8084cfb5f9e0f2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___types.html#gaf4fd00ef7b40807e8d8084cfb5f9e0f2">XSPI_Access_t</a> { <a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___types.html#ggaf4fd00ef7b40807e8d8084cfb5f9e0f2abc891c0bf53d936eaf880824f5f6478e">XSPI_ACCESS_NONE</a> = 0
, <a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___types.html#ggaf4fd00ef7b40807e8d8084cfb5f9e0f2aca497b4bad00c10a71ca2d9d5b85a04e">XSPI_ACCESS_INDIRECT</a>
, <a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___types.html#ggaf4fd00ef7b40807e8d8084cfb5f9e0f2a9579047e7584c83bba5f68ed56311b2e">XSPI_ACCESS_MMP</a>
 }</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-func-members" class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga1d85a26b27f6fc0610894c158845cff0" id="r_ga1d85a26b27f6fc0610894c158845cff0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___functions.html#ga1d85a26b27f6fc0610894c158845cff0">BSP_XSPI_NOR_Init</a> (uint32_t Instance, <a class="el" href="struct_b_s_p___x_s_p_i___n_o_r___init__t.html">BSP_XSPI_NOR_Init_t</a> *Init)</td></tr>
<tr class="memdesc:ga1d85a26b27f6fc0610894c158845cff0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the XSPI interface.  <br /></td></tr>
<tr class="memitem:gabce328b8be2a1a489c20ef1a9ad8a19b" id="r_gabce328b8be2a1a489c20ef1a9ad8a19b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___functions.html#gabce328b8be2a1a489c20ef1a9ad8a19b">BSP_XSPI_NOR_DeInit</a> (uint32_t Instance)</td></tr>
<tr class="memdesc:gabce328b8be2a1a489c20ef1a9ad8a19b"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-Initializes the XSPI interface.  <br /></td></tr>
<tr class="memitem:ga7e893fb5fff913ff0454c9bd0bcce510" id="r_ga7e893fb5fff913ff0454c9bd0bcce510"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___functions.html#ga7e893fb5fff913ff0454c9bd0bcce510">BSP_XSPI_NOR_Read</a> (uint32_t Instance, uint8_t *pData, uint32_t ReadAddr, uint32_t Size)</td></tr>
<tr class="memdesc:ga7e893fb5fff913ff0454c9bd0bcce510"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads an amount of data from the XSPI memory.  <br /></td></tr>
<tr class="memitem:ga3784c29cf520d1bce5a9884ca38c0134" id="r_ga3784c29cf520d1bce5a9884ca38c0134"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___functions.html#ga3784c29cf520d1bce5a9884ca38c0134">BSP_XSPI_NOR_Write</a> (uint32_t Instance, uint8_t *pData, uint32_t WriteAddr, uint32_t Size)</td></tr>
<tr class="memdesc:ga3784c29cf520d1bce5a9884ca38c0134"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes an amount of data to the XSPI memory.  <br /></td></tr>
<tr class="memitem:ga1c45f7467f5ea94e9e6a0222535876be" id="r_ga1c45f7467f5ea94e9e6a0222535876be"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___functions.html#ga1c45f7467f5ea94e9e6a0222535876be">BSP_XSPI_NOR_Erase_Block</a> (uint32_t Instance, uint32_t BlockAddress, <a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___types.html#gaa9c07022a687a47d39c5ea61c644dee8">BSP_XSPI_NOR_Erase_t</a> BlockSize)</td></tr>
<tr class="memdesc:ga1c45f7467f5ea94e9e6a0222535876be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Erases the specified block of the XSPI memory.  <br /></td></tr>
<tr class="memitem:gae4b4334a79c905c46abee507acd44907" id="r_gae4b4334a79c905c46abee507acd44907"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___functions.html#gae4b4334a79c905c46abee507acd44907">BSP_XSPI_NOR_Erase_Chip</a> (uint32_t Instance)</td></tr>
<tr class="memdesc:gae4b4334a79c905c46abee507acd44907"><td class="mdescLeft">&#160;</td><td class="mdescRight">Erases the entire XSPI memory.  <br /></td></tr>
<tr class="memitem:ga2abd3e72b32bf47b19bf86486dc85b30" id="r_ga2abd3e72b32bf47b19bf86486dc85b30"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___functions.html#ga2abd3e72b32bf47b19bf86486dc85b30">BSP_XSPI_NOR_GetStatus</a> (uint32_t Instance)</td></tr>
<tr class="memdesc:ga2abd3e72b32bf47b19bf86486dc85b30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads current status of the XSPI memory.  <br /></td></tr>
<tr class="memitem:ga42254c1b1198b3fe6273fdcbee73ee31" id="r_ga42254c1b1198b3fe6273fdcbee73ee31"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___functions.html#ga42254c1b1198b3fe6273fdcbee73ee31">BSP_XSPI_NOR_GetInfo</a> (uint32_t Instance, <a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___types.html#ga6ab3e9a22bca456fd860816b444960ac">BSP_XSPI_NOR_Info_t</a> *pInfo)</td></tr>
<tr class="memdesc:ga42254c1b1198b3fe6273fdcbee73ee31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the configuration of the XSPI memory.  <br /></td></tr>
<tr class="memitem:ga9ccae231a00d72fd086caa9028ca148e" id="r_ga9ccae231a00d72fd086caa9028ca148e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___functions.html#ga9ccae231a00d72fd086caa9028ca148e">BSP_XSPI_NOR_EnableMemoryMappedMode</a> (uint32_t Instance)</td></tr>
<tr class="memdesc:ga9ccae231a00d72fd086caa9028ca148e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the XSPI in memory-mapped mode.  <br /></td></tr>
<tr class="memitem:ga57b0a26b74feca7c41ec735bc2ce35b8" id="r_ga57b0a26b74feca7c41ec735bc2ce35b8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___functions.html#ga57b0a26b74feca7c41ec735bc2ce35b8">BSP_XSPI_NOR_DisableMemoryMappedMode</a> (uint32_t Instance)</td></tr>
<tr class="memdesc:ga57b0a26b74feca7c41ec735bc2ce35b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exit form memory-mapped mode Only 1 Instance can running MMP mode. And it will lock system at this mode.  <br /></td></tr>
<tr class="memitem:ga1710b2b6782609bace1b53ee58deb50c" id="r_ga1710b2b6782609bace1b53ee58deb50c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___functions.html#ga1710b2b6782609bace1b53ee58deb50c">BSP_XSPI_NOR_ReadID</a> (uint32_t Instance, uint8_t *Id)</td></tr>
<tr class="memdesc:ga1710b2b6782609bace1b53ee58deb50c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get flash ID 3 Bytes: Manufacturer ID, Memory type, Memory density.  <br /></td></tr>
<tr class="memitem:gaa6d40510e8570fda0b07fbe258890414" id="r_gaa6d40510e8570fda0b07fbe258890414"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___functions.html#gaa6d40510e8570fda0b07fbe258890414">BSP_XSPI_NOR_ConfigFlash</a> (uint32_t Instance, <a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___types.html#gaab325b0766129a3bddef9779e505d5a8">BSP_XSPI_NOR_Interface_t</a> Mode, <a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___types.html#gaee222872133fbb1c4dcd62331b6c5a74">BSP_XSPI_NOR_Transfer_t</a> Rate)</td></tr>
<tr class="memdesc:gaa6d40510e8570fda0b07fbe258890414"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Flash to desired Interface mode. And this instance becomes current instance. If current instance running at MMP mode then this function doesn't work. Indirect -&gt; Indirect.  <br /></td></tr>
<tr class="memitem:ga326085d390cfe04ac6d8e117c3ec7be5" id="r_ga326085d390cfe04ac6d8e117c3ec7be5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___functions.html#ga326085d390cfe04ac6d8e117c3ec7be5">BSP_XSPI_NOR_SuspendErase</a> (uint32_t Instance)</td></tr>
<tr class="memdesc:ga326085d390cfe04ac6d8e117c3ec7be5"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function suspends an ongoing erase command.  <br /></td></tr>
<tr class="memitem:gabfb147a26495cef93282654d3e0aa34e" id="r_gabfb147a26495cef93282654d3e0aa34e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___functions.html#gabfb147a26495cef93282654d3e0aa34e">BSP_XSPI_NOR_ResumeErase</a> (uint32_t Instance)</td></tr>
<tr class="memdesc:gabfb147a26495cef93282654d3e0aa34e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function resumes a paused erase command.  <br /></td></tr>
<tr class="memitem:ga59e1d84d6bde6aa64d9d4e6d8d558475" id="r_ga59e1d84d6bde6aa64d9d4e6d8d558475"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___functions.html#ga59e1d84d6bde6aa64d9d4e6d8d558475">BSP_XSPI_NOR_EnterDeepPowerDown</a> (uint32_t Instance)</td></tr>
<tr class="memdesc:ga59e1d84d6bde6aa64d9d4e6d8d558475"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enter the XSPI memory in deep power down mode.  <br /></td></tr>
<tr class="memitem:ga97560ed465b0e25d7a6d9084cde57685" id="r_ga97560ed465b0e25d7a6d9084cde57685"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___functions.html#ga97560ed465b0e25d7a6d9084cde57685">BSP_XSPI_NOR_LeaveDeepPowerDown</a> (uint32_t Instance)</td></tr>
<tr class="memdesc:ga97560ed465b0e25d7a6d9084cde57685"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function leave the XSPI memory from deep power down mode.  <br /></td></tr>
<tr class="memitem:gabd50a1c84f55a305c169a7dba2e6e87b" id="r_gabd50a1c84f55a305c169a7dba2e6e87b"><td class="memItemLeft" align="right" valign="top">__weak HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___functions.html#gabd50a1c84f55a305c169a7dba2e6e87b">MX_XSPI_NOR_Init</a> (XSPI_HandleTypeDef *hxspi, <a class="el" href="struct_m_x___x_s_p_i___init_type_def.html">MX_XSPI_InitTypeDef</a> *Init)</td></tr>
<tr class="memdesc:gabd50a1c84f55a305c169a7dba2e6e87b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the XSPI interface.  <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-var-members" class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga0674bf362b711d16676e262f7e6407f3" id="r_ga0674bf362b711d16676e262f7e6407f3"><td class="memItemLeft" align="right" valign="top">XSPI_HandleTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___variables.html#ga0674bf362b711d16676e262f7e6407f3">hxspi_nor</a> [<a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___constants.html#ga267558cb8cd8ec8cbba4a5bf54390a1b">XSPI_NOR_INSTANCES_NUMBER</a>]</td></tr>
<tr class="memitem:gac0628c6821e87d2f270611f465dc606c" id="r_gac0628c6821e87d2f270611f465dc606c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_s_p_i___n_o_r___ctx__t.html">XSPI_NOR_Ctx_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___variables.html#gac0628c6821e87d2f270611f465dc606c">Xspi_Nor_Ctx</a> [<a class="el" href="group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___n_o_r___exported___constants.html#ga267558cb8cd8ec8cbba4a5bf54390a1b">XSPI_NOR_INSTANCES_NUMBER</a>]</td></tr>
</table>
<a name="details" id="details"></a><h2 id="header-details" class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file contains the common defines and functions prototypes for the <a class="el" href="stm32n6xx__nucleo__xspi_8c.html">stm32n6xx_nucleo_xspi.c</a> driver. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<p>Copyright (c) 2023 STMicroelectronics. All rights reserved.</p>
<p>This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS. </p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<div id="page-nav" class="page-nav-panel">
<div id="page-nav-resize-handle"></div>
<div id="page-nav-tree">
<div id="page-nav-contents">
</div><!-- page-nav-contents -->
</div><!-- page-nav-tree -->
</div><!-- page-nav -->
</div><!-- container -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a href="dir_7a6499598ddcfcabe96e224cb4a6d834.html">Projects</a></li><li class="navelem"><a href="dir_dd232ebeed792a0d2817ec2d9db01733.html">NUCLEO-N657X0-Q</a></li><li class="navelem"><a href="dir_1f26e8127db30fe76541ded264a588b8.html">Examples</a></li><li class="navelem"><a href="dir_b0a76cf694e9362a302cc018a31fa353.html">CORTEX</a></li><li class="navelem"><a href="dir_2bacf513db7ee383cdfd0228d0ec2190.html">CORTEX_HELIUM</a></li><li class="navelem"><a href="dir_96de9fb30ec9896ebbf0d6ae3c3d4615.html">FSBL</a></li><li class="navelem"><a href="dir_1b1ad43bb7464a65dfbb28800b4b272d.html">Inc</a></li><li class="navelem"><a href="stm32n6xx__nucleo__xspi_8h.html">stm32n6xx_nucleo_xspi.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.15.0 </li>
  </ul>
</div>
</body>
</html>
