
*** Running vivado
    with args -log riscv_core_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_core_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source riscv_core_top.tcl -notrace
Command: synth_design -top riscv_core_top -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3972 
WARNING: [Synth 8-2306] macro BLOCK_OFFSET redefined [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_icache_controller.sv:3]
WARNING: [Synth 8-2306] macro BYTE_OFFSET redefined [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_icache_controller.sv:4]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 479.305 ; gain = 84.504
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_core_top' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/src/riscv_core_top.v:1]
	Parameter BLOCK_OFFSET bound to: 2 - type: integer 
	Parameter BLOCK_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter INDEX_WIDTH bound to: 7 - type: integer 
	Parameter I_TAG_WIDTH bound to: 20 - type: integer 
	Parameter I_CORE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter D_TAG_WIDTH bound to: 52 - type: integer 
	Parameter D_CORE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'riscv_core_mux2x1' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_mux2x1.sv:16]
	Parameter XLEN bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_mux2x1' (1#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_mux2x1.sv:16]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_64bit_adder' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_64bit_adder.sv:15]
	Parameter XLEN bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_64bit_adder' (2#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_64bit_adder.sv:15]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_icache_top' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_icache_top.sv:6]
	Parameter BLOCK_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter INDEX_WIDTH bound to: 7 - type: integer 
	Parameter TAG_WIDTH bound to: 20 - type: integer 
	Parameter CORE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'riscv_core_icache_controller' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_icache_controller.sv:7]
	Parameter BLOCK_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter INDEX_WIDTH bound to: 7 - type: integer 
	Parameter TAG_WIDTH bound to: 20 - type: integer 
	Parameter CORE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter CACHE_DEPTH bound to: 128 - type: integer 
WARNING: [Synth 8-5788] Register TAG_MEM_reg in module riscv_core_icache_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'TAG_MEM_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "TAG_MEM_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_icache_controller' (3#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_icache_controller.sv:7]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_icache_memory' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_icache_memory.sv:6]
	Parameter BLOCK_OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter INDEX_WIDTH bound to: 7 - type: integer 
	Parameter TAG_WIDTH bound to: 20 - type: integer 
	Parameter CORE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter CACHE_DEPTH bound to: 128 - type: integer 
	Parameter BLOCK_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_icache_memory' (4#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_icache_memory.sv:6]
WARNING: [Synth 8-689] width (64) of port connection 'i_block_from_axi' does not match port width (256) of module 'riscv_core_icache_memory' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_icache_top.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_icache_top' (5#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_icache_top.sv:6]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_compressed_decoder' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_compressed_decoder.sv:1]
	Parameter Q0 bound to: 2'b00 
	Parameter Q1 bound to: 2'b01 
	Parameter Q2 bound to: 2'b10 
	Parameter C_ADDI4SPN bound to: 3'b000 
	Parameter C_LW bound to: 3'b010 
	Parameter C_LD bound to: 3'b011 
	Parameter C_SW bound to: 3'b110 
	Parameter C_SD bound to: 3'b111 
	Parameter C_ADDI_NOP bound to: 3'b000 
	Parameter C_ADDIW bound to: 3'b001 
	Parameter C_LI bound to: 3'b010 
	Parameter C_ADDIL6SP_LUI bound to: 3'b011 
	Parameter C_J bound to: 3'b101 
	Parameter C_BEQZ bound to: 3'b110 
	Parameter C_BNEZ bound to: 3'b111 
	Parameter C_ARTH_LOGIC bound to: 3'b100 
	Parameter C_SLLI bound to: 3'b000 
	Parameter C_LWSP bound to: 3'b010 
	Parameter C_LDSP bound to: 3'b011 
	Parameter C_JR_MV_BR_JALR_ADD bound to: 3'b100 
	Parameter C_SWSP bound to: 3'b110 
	Parameter C_SDSP bound to: 3'b111 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_compressed_decoder.sv:40]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_compressed_decoder.sv:42]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_compressed_decoder.sv:123]
INFO: [Synth 8-226] default block is never used [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_compressed_decoder.sv:123]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_compressed_decoder.sv:183]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_compressed_decoder.sv:220]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_compressed_decoder.sv:277]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_compressed_decoder.sv:360]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_compressed_decoder' (6#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_compressed_decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_pipe' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_pipe.sv:3]
	Parameter W_PIPE_BUS bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_pipe' (7#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_pipe.sv:3]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_pipe__parameterized0' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_pipe.sv:3]
	Parameter W_PIPE_BUS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_pipe__parameterized0' (7#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_pipe.sv:3]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_alu_decoder' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_alu_decoder.sv:1]
INFO: [Synth 8-226] default block is never used [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_alu_decoder.sv:17]
INFO: [Synth 8-226] default block is never used [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_alu_decoder.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_alu_decoder.sv:39]
INFO: [Synth 8-226] default block is never used [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_alu_decoder.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_alu_decoder' (8#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_alu_decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_main_decoder' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_main_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_main_decoder' (9#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_main_decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_rf' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_rf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_rf' (10#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_rf.sv:16]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_immextend' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_immextend.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_immextend' (11#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_immextend.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_pipe__parameterized1' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_pipe.sv:3]
	Parameter W_PIPE_BUS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_pipe__parameterized1' (11#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_pipe.sv:3]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_pipe__parameterized2' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_pipe.sv:3]
	Parameter W_PIPE_BUS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_pipe__parameterized2' (11#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_pipe.sv:3]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_pipe__parameterized3' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_pipe.sv:3]
	Parameter W_PIPE_BUS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_pipe__parameterized3' (11#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_pipe.sv:3]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_pipe__parameterized4' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_pipe.sv:3]
	Parameter W_PIPE_BUS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_pipe__parameterized4' (11#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_pipe.sv:3]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_pipe__parameterized5' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_pipe.sv:3]
	Parameter W_PIPE_BUS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_pipe__parameterized5' (11#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_pipe.sv:3]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_mux3x1' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_mux3x1.sv:17]
	Parameter XLEN bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_mux3x1' (12#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_mux3x1.sv:17]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_alu' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_alu.sv:18]
	Parameter XLEN bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_alu' (13#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_alu.sv:18]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_mul_div' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_mul_div.sv:1]
	Parameter XLEN bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'riscv_core_mul_div_ctrl' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_mul_div_ctrl.sv:1]
	Parameter XLEN bound to: 64 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_mul_div_ctrl.sv:134]
INFO: [Synth 8-226] default block is never used [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_mul_div_ctrl.sv:203]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_mul_div_ctrl' (14#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_mul_div_ctrl.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_mul_in' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_mul_in.sv:1]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter MUL bound to: 2'b00 
	Parameter MULH bound to: 2'b01 
	Parameter MULHSU bound to: 2'b10 
	Parameter MULHU bound to: 2'b11 
	Parameter MULW bound to: 2'b00 
INFO: [Synth 8-226] default block is never used [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_mul_in.sv:34]
INFO: [Synth 8-226] default block is never used [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_mul_in.sv:37]
INFO: [Synth 8-226] default block is never used [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_mul_in.sv:67]
INFO: [Synth 8-226] default block is never used [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_mul_in.sv:97]
INFO: [Synth 8-226] default block is never used [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_mul_in.sv:132]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_mul_in' (15#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_mul_in.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_booth' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:1]
	Parameter XLEN bound to: 64 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:52]
WARNING: [Synth 8-5788] Register multiplicand_reg_reg in module riscv_core_booth is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
WARNING: [Synth 8-5788] Register multiplier_reg_reg in module riscv_core_booth is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_booth' (16#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_mul_out' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_mul_out.sv:1]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter MUL bound to: 2'b00 
	Parameter MULH bound to: 2'b01 
	Parameter MULHSU bound to: 2'b10 
	Parameter MULHU bound to: 2'b11 
	Parameter MULW bound to: 2'b00 
INFO: [Synth 8-226] default block is never used [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_mul_out.sv:36]
INFO: [Synth 8-226] default block is never used [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_mul_out.sv:61]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_mul_out' (17#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_mul_out.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_div_in' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_div_in.sv:1]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter DIV bound to: 2'b00 
	Parameter DIVU bound to: 2'b01 
	Parameter REM bound to: 2'b10 
	Parameter REMU bound to: 2'b11 
	Parameter DIVW bound to: 2'b00 
	Parameter DIVUW bound to: 2'b01 
	Parameter REMW bound to: 2'b10 
	Parameter REMUW bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_div_in.sv:37]
INFO: [Synth 8-226] default block is never used [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_div_in.sv:40]
INFO: [Synth 8-226] default block is never used [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_div_in.sv:75]
INFO: [Synth 8-226] default block is never used [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_div_in.sv:117]
INFO: [Synth 8-226] default block is never used [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_div_in.sv:120]
INFO: [Synth 8-226] default block is never used [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_div_in.sv:155]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_div_in' (18#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_div_in.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_non_restoring' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_non_restoring.sv:1]
	Parameter XLEN bound to: 64 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_non_restoring.sv:54]
WARNING: [Synth 8-5788] Register dividend_reg_reg in module riscv_core_non_restoring is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_non_restoring.sv:30]
WARNING: [Synth 8-5788] Register divisor_reg_reg in module riscv_core_non_restoring is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_non_restoring.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_non_restoring' (19#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_non_restoring.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_div_out' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_div_out.sv:1]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter DIV bound to: 2'b00 
	Parameter DIVU bound to: 2'b01 
	Parameter REM bound to: 2'b10 
	Parameter REMU bound to: 2'b11 
	Parameter DIVW bound to: 2'b00 
	Parameter DIVUW bound to: 2'b01 
	Parameter REMW bound to: 2'b10 
	Parameter REMUW bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_div_out.sv:47]
INFO: [Synth 8-226] default block is never used [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_div_out.sv:86]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_div_out' (20#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_div_out.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_mul_div' (21#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_mul_div.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_branch_unit' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_branch_unit.sv:16]
	Parameter XLEN bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_branch_unit' (22#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_branch_unit.sv:16]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_pcsrc' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_pcsrc.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_pcsrc' (23#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_pcsrc.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_dcache_top' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_dcache_top.sv:7]
	Parameter BLOCK_OFFSET bound to: 2 - type: integer 
	Parameter INDEX_WIDTH bound to: 7 - type: integer 
	Parameter TAG_WIDTH bound to: 52 - type: integer 
	Parameter CORE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'riscv_core_dcache_controller' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_dcache_controller.sv:8]
	Parameter BLOCK_OFFSET bound to: 2 - type: integer 
	Parameter INDEX_WIDTH bound to: 7 - type: integer 
	Parameter TAG_WIDTH bound to: 52 - type: integer 
	Parameter CORE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter CACHE_DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_dcache_controller.sv:150]
INFO: [Synth 8-226] default block is never used [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_dcache_controller.sv:302]
INFO: [Synth 8-226] default block is never used [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_dcache_controller.sv:338]
WARNING: [Synth 8-5788] Register TAG_MEM_reg in module riscv_core_dcache_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'TAG_MEM_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "TAG_MEM_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_dcache_controller' (24#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_dcache_controller.sv:8]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_dcache_memory' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_dcache_memory.sv:7]
	Parameter BLOCK_OFFSET bound to: 2 - type: integer 
	Parameter INDEX_WIDTH bound to: 7 - type: integer 
	Parameter TAG_WIDTH bound to: 52 - type: integer 
	Parameter CORE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter FIFO_ENTRY_WIDTH bound to: 128 - type: integer 
	Parameter CACHE_DEPTH bound to: 128 - type: integer 
	Parameter BLOCK_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_dcache_memory.sv:85]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_dcache_memory.sv:119]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_dcache_memory' (25#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_dcache_memory.sv:7]
WARNING: [Synth 8-689] width (64) of port connection 'i_block_from_axi' does not match port width (256) of module 'riscv_core_dcache_memory' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_dcache_top.sv:100]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_dcache_top' (26#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_dcache_top.sv:7]
WARNING: [Synth 8-689] width (1) of port connection 'i_addr_from_core' does not match port width (64) of module 'riscv_core_dcache_top' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/src/riscv_core_top.v:1034]
WARNING: [Synth 8-689] width (1) of port connection 'i_data_from_core' does not match port width (64) of module 'riscv_core_dcache_top' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/src/riscv_core_top.v:1035]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_mux4x1' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_mux4x1.sv:18]
	Parameter XLEN bound to: 64 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_mux4x1.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_mux4x1' (27#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_mux4x1.sv:18]
INFO: [Synth 8-6157] synthesizing module 'riscv_core_hazard_unit' [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_hazard_unit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_hazard_unit' (28#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_hazard_unit.sv:1]
WARNING: [Synth 8-3848] Net dcache_data_from_core in module/entity riscv_core_top does not have driver. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/src/riscv_core_top.v:1035]
WARNING: [Synth 8-3848] Net dcache_addr_from_core in module/entity riscv_core_top does not have driver. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/src/riscv_core_top.v:1034]
WARNING: [Synth 8-3848] Net read in module/entity riscv_core_top does not have driver. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/src/riscv_core_top.v:155]
WARNING: [Synth 8-3848] Net write in module/entity riscv_core_top does not have driver. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/src/riscv_core_top.v:154]
WARNING: [Synth 8-3848] Net size in module/entity riscv_core_top does not have driver. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/src/riscv_core_top.v:153]
WARNING: [Synth 8-3848] Net hu_hazard_mem in module/entity riscv_core_top does not have driver. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/src/riscv_core_top.v:868]
WARNING: [Synth 8-3848] Net hu_hazard_wb in module/entity riscv_core_top does not have driver. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/src/riscv_core_top.v:1069]
WARNING: [Synth 8-3848] Net read_data_mem in module/entity riscv_core_top does not have driver. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/src/riscv_core_top.v:125]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core_top' (29#1) [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/src/riscv_core_top.v:1]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[63]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[62]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[61]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[60]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[59]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[58]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[57]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[56]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[55]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[54]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[53]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[52]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[51]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[50]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[49]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[48]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[47]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[46]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[45]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[44]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[43]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[42]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[41]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[40]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[39]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[38]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[37]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[36]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[35]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[34]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[33]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[32]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[31]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[30]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[29]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[28]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[27]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[26]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[25]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[24]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[23]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[22]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[21]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[20]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[19]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[18]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[17]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[16]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[15]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[14]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[13]
WARNING: [Synth 8-3331] design riscv_core_dcache_memory has unconnected port i_addr_from_core[12]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[62]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[61]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[60]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[59]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[58]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[57]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[56]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[55]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[54]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[53]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[52]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[51]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[50]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[49]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[48]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[47]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[46]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[45]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[44]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[43]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[42]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[41]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[40]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[39]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[38]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[37]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[36]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[35]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[34]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[33]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[32]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[30]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[29]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[28]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[27]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[26]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[25]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[24]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[23]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[22]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[21]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[20]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[19]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[18]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[17]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[16]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[15]
WARNING: [Synth 8-3331] design riscv_core_div_out has unconnected port i_div_out_srcA[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:09:29 ; elapsed = 00:24:12 . Memory (MB): peak = 4240.035 ; gain = 3845.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:09:39 ; elapsed = 00:24:44 . Memory (MB): peak = 4240.035 ; gain = 3845.234
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'riscv_core_icache_controller'
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VALID_MEM_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "o_wr_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "o_main_decoder_new_mux_sel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_alu.sv:48]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'riscv_core_mul_div_ctrl'
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_non_restoring.sv:72]
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'riscv_core_dcache_controller'
INFO: [Synth 8-5544] ROM "fault" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fault" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_block_replace" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_MEM_reg[0][3][7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_MEM_reg[0][3][7]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_MEM_reg[0][3][6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_MEM_reg[0][3][5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_MEM_reg[0][3][4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_MEM_reg[0][3][3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_MEM_reg[0][3][2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_MEM_reg[0][3][1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "DATA_MEM_reg[0][3][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "DATA_MEM_reg[0][3][0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "DATA_MEM_reg[0][2][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "DATA_MEM_reg[0][2][7]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "DATA_MEM_reg[0][2][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DATA_MEM_reg[0][2][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DATA_MEM_reg[0][2][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DATA_MEM_reg[0][2][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DATA_MEM_reg[0][2][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DATA_MEM_reg[0][2][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "DATA_MEM_reg[0][1][7]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_MEM_reg[0][0][7]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 MEM_REQ |                              010 |                               01
            UPDATE_CACHE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'riscv_core_icache_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    FAST |                               01 |                               01
                     MUL |                               10 |                               10
                     DIV |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'riscv_core_mul_div_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                 MEM_REQ |                               01 |                               01
            UPDATE_CACHE |                               10 |                               10
               MEM_WRITE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'riscv_core_dcache_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:13:53 ; elapsed = 00:35:57 . Memory (MB): peak = 4240.035 ; gain = 3845.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |riscv_core_icache_memory__GB0  |           1|     24448|
|2     |riscv_core_icache_memory__GB1  |           1|     18336|
|3     |riscv_core_icache_memory__GB2  |           1|     12448|
|4     |riscv_core_icache_memory__GB3  |           1|     18336|
|5     |riscv_core_icache_memory__GB4  |           1|     24448|
|6     |riscv_core_icache_memory__GB5  |           1|     31401|
|7     |riscv_core_icache_memory__GB6  |           1|     12392|
|8     |riscv_core_icache_memory__GB7  |           1|     24448|
|9     |riscv_core_icache_memory__GB8  |           1|     18336|
|10    |riscv_core_icache_memory__GB9  |           1|     14381|
|11    |riscv_core_icache_controller   |           1|     15015|
|12    |riscv_core_dcache_memory__GB0  |           1|     24628|
|13    |riscv_core_dcache_memory__GB1  |           1|     24134|
|14    |riscv_core_dcache_memory__GB2  |           1|     28013|
|15    |riscv_core_dcache_memory__GB3  |           1|     25088|
|16    |riscv_core_dcache_memory__GB4  |           1|     30479|
|17    |riscv_core_dcache_memory__GB5  |           1|     27807|
|18    |riscv_core_dcache_memory__GB6  |           1|     39511|
|19    |riscv_core_dcache_memory__GB7  |           1|     28148|
|20    |riscv_core_dcache_memory__GB8  |           1|     23984|
|21    |riscv_core_dcache_memory__GB9  |           1|     42146|
|22    |riscv_core_dcache_memory__GB10 |           1|     28483|
|23    |riscv_core_dcache_memory__GB11 |           1|     27796|
|24    |riscv_core_dcache_memory__GB12 |           1|     36670|
|25    |riscv_core_dcache_memory__GB13 |           1|     10441|
|26    |riscv_core_dcache_memory__GB14 |           1|     15480|
|27    |riscv_core_dcache_memory__GB15 |           1|     27829|
|28    |riscv_core_dcache_memory__GB16 |           1|     26850|
|29    |riscv_core_dcache_memory__GB17 |           1|     27967|
|30    |riscv_core_dcache_memory__GB18 |           1|     27736|
|31    |riscv_core_dcache_memory__GB19 |           1|     27672|
|32    |riscv_core_dcache_memory__GB20 |           1|     27696|
|33    |riscv_core_dcache_memory__GB21 |           1|     43597|
|34    |riscv_core_dcache_memory__GB22 |           1|     28011|
|35    |riscv_core_dcache_memory__GB23 |           1|     46529|
|36    |riscv_core_dcache_memory__GB24 |           1|     27838|
|37    |riscv_core_dcache_memory__GB25 |           1|     27788|
|38    |riscv_core_dcache_memory__GB26 |           1|     27672|
|39    |riscv_core_dcache_memory__GB27 |           1|     10777|
|40    |riscv_core_dcache_memory__GB28 |           1|     30460|
|41    |riscv_core_dcache_memory__GB29 |           1|     28007|
|42    |riscv_core_dcache_memory__GB30 |           1|     32551|
|43    |riscv_core_dcache_memory__GB31 |           1|     42092|
|44    |riscv_core_dcache_controller   |           1|     15086|
|45    |riscv_core_top__GC0            |           1|     32717|
+------+-------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    128 Bit       Adders := 1     
	   2 Input     65 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 12    
	   3 Input     64 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---XORs : 
	                2 Bit    Wide XORs := 4     
+---Registers : 
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 20    
	               52 Bit    Registers := 128   
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 128   
	                8 Bit    Registers := 8192  
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 272   
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     65 Bit        Muxes := 7     
	   2 Input     64 Bit        Muxes := 71    
	   3 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 22    
	   8 Input     64 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 12    
	   4 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 3     
	  12 Input     18 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3597  
	   2 Input      8 Bit        Muxes := 4019  
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 6     
	   8 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 16173 
	   3 Input      1 Bit        Muxes := 268   
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4111  
	   8 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module riscv_core_icache_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 128   
	                1 Bit    Registers := 128   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 257   
	   3 Input      1 Bit        Muxes := 133   
Module riscv_core_icache_memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 4096  
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 128   
	   2 Input      1 Bit        Muxes := 128   
Module riscv_core_dcache_controller 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 128   
	                1 Bit    Registers := 128   
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 134   
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module riscv_core_dcache_memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4096  
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4019  
	   4 Input      8 Bit        Muxes := 3592  
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15601 
	   4 Input      1 Bit        Muxes := 4096  
	   3 Input      1 Bit        Muxes := 2     
Module riscv_core_mux2x1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module riscv_core_mux2x1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module riscv_core_mux2x1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module riscv_core_64bit_adder__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
Module riscv_core_compressed_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   4 Input     32 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_alu_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_main_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input     18 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
Module riscv_core_rf 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module riscv_core_pipe__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__parameterized5__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__parameterized5__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_mux3x1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module riscv_core_mux3x1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module riscv_core_mux2x1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module riscv_core_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 2     
Module riscv_core_mul_div_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   8 Input     64 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module riscv_core_mul_in 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 6     
	   2 Input     64 Bit        Muxes := 5     
Module riscv_core_booth 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module riscv_core_mul_out 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    128 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   4 Input     64 Bit        Muxes := 1     
Module riscv_core_div_in 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 10    
Module riscv_core_non_restoring 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 7     
	   2 Input     64 Bit        Muxes := 7     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module riscv_core_div_out 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   4 Input     64 Bit        Muxes := 2     
Module riscv_core_mux2x1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module riscv_core_mux2x1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module riscv_core_mux2x1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module riscv_core_64bit_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
Module riscv_core_mux2x1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module riscv_core_pipe__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__parameterized5__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__parameterized5__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__parameterized5__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_pipe__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_core_mux4x1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module riscv_core_hazard_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[63] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[62] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[61] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[60] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[59] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[58] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[57] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[56] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[55] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[54] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[53] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[52] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[51] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[50] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[49] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[48] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[47] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[46] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[45] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[44] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[43] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[42] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[41] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[40] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[39] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[38] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[37] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[36] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[35] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[34] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[33] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[32] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[31] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[30] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[29] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[28] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[27] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[26] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[25] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[24] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[23] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[22] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[21] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[20] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[19] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[18] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[17] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[16] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[15] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[14] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[13] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[12] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[11] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[10] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[9] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[8] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[7] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[6] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_raddr_axi[5] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[63] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[62] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[61] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[60] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[59] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[58] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[57] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[56] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[55] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[54] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[53] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[52] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[51] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[50] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[49] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[48] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[47] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[46] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[45] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[44] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[43] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[42] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[41] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[40] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[39] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[38] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[37] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[36] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[35] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[34] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[33] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[32] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[31] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[30] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[29] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[28] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[27] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[26] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[25] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[24] driven by constant 0
WARNING: [Synth 8-3917] design riscv_core_top has port o_riscv_core_dcache_wdata[23] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "DATA_MEM_reg[0][3][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DATA_MEM_reg[0][2][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DATA_MEM_reg[0][2][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DATA_MEM_reg[0][2][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DATA_MEM_reg[0][2][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DATA_MEM_reg[0][2][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DATA_MEM_reg[0][2][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DATA_MEM_reg[0][2][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element u_riscv_core_pipe_memwrite_ex_mem/o_pipe_out_reg was removed.  [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_pipe.sv:29]
WARNING: [Synth 8-6014] Unused sequential element u_riscv_core_pipe_size_ex_mem/o_pipe_out_reg was removed.  [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_pipe.sv:29]
WARNING: [Synth 8-6014] Unused sequential element u_riscv_core_pipe_ldext_ex_mem/o_pipe_out_reg was removed.  [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_pipe.sv:29]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_riscv_core_mul_div/u_riscv_core_non_restoring/\divisor_reg_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_riscv_core_mul_div/u_riscv_core_booth/\accumulator_reg_reg[63] )
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[31]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[32]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[33]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[34]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[35]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[36]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[37]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[38]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[39]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[40]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[41]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[42]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[43]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[44]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[45]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[46]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[47]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[48]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[49]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[50]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[51]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[52]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[53]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[54]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[55]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[56]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[57]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[58]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[59]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[60]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[61]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[62]' (FDCE) to 'u_riscv_core_pipe_immext_id_ex/o_pipe_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[0]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[1]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[2]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[3]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[4]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[5]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[6]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[7]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[8]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[9]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[10]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[11]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[12]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[13]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[14]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[15]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[16]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[17]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[18]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[19]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[20]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[21]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[22]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[23]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[24]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[25]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[26]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[27]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[28]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[29]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[30]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[31]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[32]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[32]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[33]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[33]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[34]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[34]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[35]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[35]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[36]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[36]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[37]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[37]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[38]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[38]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[39]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[40]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[40]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[41]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[41]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[42]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[42]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[43]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[43]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[44]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[44]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[45]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[45]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[46]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[46]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[47]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[48]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[48]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[49]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[49]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[50]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[50]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[51]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[51]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[52]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[52]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[53]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[53]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[54]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[54]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[55]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[55]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[56]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[56]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[57]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[57]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[58]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[58]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[59]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[59]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[60]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[60]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[61]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[61]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[62]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[62]' (FDCE) to 'u_riscv_core_pipe_read_data_mem_wb/o_pipe_out_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_riscv_core_pipe_read_data_mem_wb/\o_pipe_out_reg[63] )
WARNING: [Synth 8-3332] Sequential element (accumulator_reg_reg[63]) is unused and will be removed from module riscv_core_booth.
WARNING: [Synth 8-3332] Sequential element (divisor_reg_reg[64]) is unused and will be removed from module riscv_core_non_restoring.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[63]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[62]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[61]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[60]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[59]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[58]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[57]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[56]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[55]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[54]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[53]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[52]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[51]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[50]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[49]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[48]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[47]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[46]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[45]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[44]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[43]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[42]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[41]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[40]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[39]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[38]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[37]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[36]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[35]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[34]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[33]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[32]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[31]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[30]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[29]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[28]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[27]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[26]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[25]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[24]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[23]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[22]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[21]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[20]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[19]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[18]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[17]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[16]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[15]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[14]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[13]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[12]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[11]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[10]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[9]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[8]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[7]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[6]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[5]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[4]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[3]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[2]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[1]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[0]) is unused and will be removed from module riscv_core_pipe__10.
WARNING: [Synth 8-3332] Sequential element (o_pipe_out_reg[63]) is unused and will be removed from module riscv_core_pipe__14.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:17:33 ; elapsed = 00:42:13 . Memory (MB): peak = 4240.035 ; gain = 3845.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+------------+-----------+----------------------+-----------------+
|Module Name     | RTL Object | Inference | Size (Depth x Width) | Primitives      | 
+----------------+------------+-----------+----------------------+-----------------+
|u_riscv_core_rf | rf_reg     | Implied   | 32 x 64              | RAM32M16 x 10   | 
+----------------+------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |riscv_core_icache_memory__GB0  |           1|     20353|
|2     |riscv_core_icache_memory__GB1  |           1|     15265|
|3     |riscv_core_icache_memory__GB2  |           1|     10401|
|4     |riscv_core_icache_memory__GB3  |           1|     15265|
|5     |riscv_core_icache_memory__GB4  |           1|     20353|
|6     |riscv_core_icache_memory__GB5  |           1|     26264|
|7     |riscv_core_icache_memory__GB6  |           1|     10345|
|8     |riscv_core_icache_memory__GB7  |           1|     20353|
|9     |riscv_core_icache_memory__GB8  |           1|     15265|
|10    |riscv_core_icache_memory__GB9  |           1|     11288|
|11    |riscv_core_icache_controller   |           1|     13156|
|12    |riscv_core_dcache_memory__GB0  |           1|      8447|
|13    |riscv_core_dcache_memory__GB1  |           1|      6851|
|14    |riscv_core_dcache_memory__GB2  |           1|     13149|
|15    |riscv_core_dcache_memory__GB3  |           1|      3259|
|16    |riscv_core_dcache_memory__GB4  |           1|      9899|
|17    |riscv_core_dcache_memory__GB5  |           1|     12897|
|18    |riscv_core_dcache_memory__GB6  |           1|     13409|
|19    |riscv_core_dcache_memory__GB7  |           1|     13105|
|20    |riscv_core_dcache_memory__GB8  |           1|      3969|
|21    |riscv_core_dcache_memory__GB9  |           1|     14648|
|22    |riscv_core_dcache_memory__GB10 |           1|     10945|
|23    |riscv_core_dcache_memory__GB11 |           1|     12895|
|24    |riscv_core_dcache_memory__GB12 |           1|     13429|
|25    |riscv_core_dcache_memory__GB13 |           1|      3026|
|26    |riscv_core_dcache_memory__GB14 |           1|      3433|
|27    |riscv_core_dcache_memory__GB15 |           1|     12938|
|28    |riscv_core_dcache_memory__GB16 |           1|     13140|
|29    |riscv_core_dcache_memory__GB17 |           1|     13033|
|30    |riscv_core_dcache_memory__GB18 |           1|     12909|
|31    |riscv_core_dcache_memory__GB19 |           1|     12781|
|32    |riscv_core_dcache_memory__GB20 |           1|     12821|
|33    |riscv_core_dcache_memory__GB21 |           1|     11957|
|34    |riscv_core_dcache_memory__GB22 |           1|     13103|
|35    |riscv_core_dcache_memory__GB23 |           1|     11375|
|36    |riscv_core_dcache_memory__GB24 |           1|     12925|
|37    |riscv_core_dcache_memory__GB25 |           1|     12879|
|38    |riscv_core_dcache_memory__GB26 |           1|     12781|
|39    |riscv_core_dcache_memory__GB27 |           1|      1258|
|40    |riscv_core_dcache_memory__GB28 |           1|     14263|
|41    |riscv_core_dcache_memory__GB29 |           1|     13085|
|42    |riscv_core_dcache_memory__GB30 |           1|      9314|
|43    |riscv_core_dcache_memory__GB31 |           1|     11998|
|44    |riscv_core_dcache_controller   |           1|     14574|
|45    |riscv_core_top__GC0            |           1|     15800|
+------+-------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[127][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[126][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[125][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[124][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[123][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[122][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[121][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[120][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[119][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[118][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[117][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[116][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[115][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[114][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[113][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[112][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[111][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[110][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[109][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[108][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[107][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[106][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[105][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[104][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[103][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[102][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[101][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[100][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[99][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[98][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[97][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[96][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[95][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[94][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[93][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[92][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[91][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[90][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[89][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[88][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[87][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[86][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[85][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[84][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[83][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[82][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[81][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[80][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[79][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[78][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[77][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[76][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[75][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[74][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[73][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[72][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[71][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[70][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[69][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[68][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[67][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[66][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[65][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[64][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[63][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[62][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[61][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[60][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[59][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[58][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[57][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[56][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[55][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[54][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[53][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[52][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[51][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[50][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[49][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[48][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[47][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[46][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[45][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[44][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[43][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[42][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[41][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[40][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[39][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[38][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[36][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[35][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[34][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[33][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[32][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_riscv_core_dcache/dcache_controller /\TAG_MEM_reg[31][0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'u_riscv_core_dcache/dcache_controller/TAG_MEM_reg[0][0]' (FDE) to 'u_riscv_core_dcache/dcache_controller/TAG_MEM_reg[0][51]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_dcache/dcache_controller/TAG_MEM_reg[0][1]' (FDE) to 'u_riscv_core_dcache/dcache_controller/TAG_MEM_reg[0][51]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_dcache/dcache_controller/TAG_MEM_reg[0][2]' (FDE) to 'u_riscv_core_dcache/dcache_controller/TAG_MEM_reg[0][51]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_dcache/dcache_controller/TAG_MEM_reg[0][3]' (FDE) to 'u_riscv_core_dcache/dcache_controller/TAG_MEM_reg[0][51]'
INFO: [Synth 8-3886] merging instance 'u_riscv_core_dcache/dcache_controller/TAG_MEM_reg[0][4]' (FDE) to 'u_riscv_core_dcache/dcache_controller/TAG_MEM_reg[0][51]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[1]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[2]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[3]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[4]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[5]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[6]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[7]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[8]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[9]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[10]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[11]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[12]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[13]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[14]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[15]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[16]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[17]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[18]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[19]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[20]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[21]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[22]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[23]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[24]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[25]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[26]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[27]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[28]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[29]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[30]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[31]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[32]) is unused and will be removed from module riscv_core_dcache_controller.
WARNING: [Synth 8-3332] Sequential element (VALID_MEM_reg[33]) is unused and will be removed from module riscv_core_dcache_controller.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:17:41 ; elapsed = 00:42:29 . Memory (MB): peak = 4240.035 ; gain = 3845.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------+------------+-----------+----------------------+-----------------+
|Module Name     | RTL Object | Inference | Size (Depth x Width) | Primitives      | 
+----------------+------------+-----------+----------------------+-----------------+
|u_riscv_core_rf | rf_reg     | Implied   | 32 x 64              | RAM32M16 x 10   | 
+----------------+------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |riscv_core_icache_memory__GB2 |           1|     10281|
|2     |riscv_core_icache_memory__GB3 |           1|      5089|
|3     |riscv_core_icache_memory__GB4 |           1|      5089|
|4     |riscv_core_icache_memory__GB5 |           1|      5632|
|5     |riscv_core_icache_memory__GB6 |           1|        76|
|6     |riscv_core_icache_memory__GB7 |           1|      5089|
|7     |riscv_core_icache_memory__GB8 |           1|      5089|
|8     |riscv_core_icache_memory__GB9 |           1|      6199|
|9     |riscv_core_icache_controller  |           1|     13156|
|10    |riscv_core_dcache_controller  |           1|        27|
|11    |riscv_core_top__GC0           |           1|     15800|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:17:44 ; elapsed = 00:42:34 . Memory (MB): peak = 4240.035 ; gain = 3845.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |riscv_core_icache_memory__GB2 |           1|      5857|
|2     |riscv_core_icache_memory__GB3 |           1|      2913|
|3     |riscv_core_icache_memory__GB4 |           1|      2913|
|4     |riscv_core_icache_memory__GB5 |           1|      3592|
|5     |riscv_core_icache_memory__GB6 |           1|        24|
|6     |riscv_core_icache_memory__GB7 |           1|      2913|
|7     |riscv_core_icache_memory__GB8 |           1|      2913|
|8     |riscv_core_icache_memory__GB9 |           1|      3330|
|9     |riscv_core_icache_controller  |           1|      7179|
|10    |riscv_core_dcache_controller  |           1|        12|
|11    |riscv_core_top__GC0           |           1|      7256|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:17:47 ; elapsed = 00:42:40 . Memory (MB): peak = 4240.035 ; gain = 3845.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:17:47 ; elapsed = 00:42:41 . Memory (MB): peak = 4240.035 ; gain = 3845.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:17:48 ; elapsed = 00:42:42 . Memory (MB): peak = 4240.035 ; gain = 3845.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:17:48 ; elapsed = 00:42:42 . Memory (MB): peak = 4240.035 ; gain = 3845.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:17:48 ; elapsed = 00:42:43 . Memory (MB): peak = 4240.035 ; gain = 3845.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:17:48 ; elapsed = 00:42:43 . Memory (MB): peak = 4240.035 ; gain = 3845.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY8   |   230|
|3     |LUT1     |   456|
|4     |LUT2     |   940|
|5     |LUT3     |  1983|
|6     |LUT4     |  1083|
|7     |LUT5     |  1208|
|8     |LUT6     | 13177|
|9     |MUXF7    |  5303|
|10    |MUXF8    |  2352|
|11    |RAM32M16 |    10|
|12    |FDCE     |  9495|
|13    |FDCPE    |   256|
|14    |FDPE     |     3|
|15    |FDRE     |  2560|
|16    |IBUF     |    69|
|17    |OBUF     |   265|
|18    |OBUFT    |     2|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------------+-----------------------------------+------+
|      |Instance                                 |Module                             |Cells |
+------+-----------------------------------------+-----------------------------------+------+
|1     |top                                      |                                   | 39393|
|2     |  u_riscv_core_pipe_rf_rd1_id_ex         |riscv_core_pipe_28                 |    64|
|3     |  u_riscv_core_pipe_rf_rd2_id_ex         |riscv_core_pipe_29                 |    64|
|4     |  u_riscv_core_pipe_pc_plus_offset_id_ex |riscv_core_pipe_18                 |    63|
|5     |  u_riscv_core_64bit_adder_pc_if         |riscv_core_64bit_adder             |    71|
|6     |  u_riscv_core_64bit_adder_target_pc_ex  |riscv_core_64bit_adder_0           |    72|
|7     |  u_riscv_core_alu_decoder               |riscv_core_alu_decoder             |     1|
|8     |  u_riscv_core_dcache                    |riscv_core_dcache_top              |    13|
|9     |    dcache_controller                    |riscv_core_dcache_controller       |    13|
|10    |  u_riscv_core_icache                    |riscv_core_icache_top              | 30427|
|11    |    icache_controller                    |riscv_core_icache_controller       |  6707|
|12    |    icache_memory                        |riscv_core_icache_memory           | 23720|
|13    |  u_riscv_core_immextend                 |riscv_core_immextend               |     1|
|14    |  u_riscv_core_mul_div                   |riscv_core_mul_div                 |  1865|
|15    |    u_riscv_core_booth                   |riscv_core_booth                   |   771|
|16    |    u_riscv_core_mul_div_ctrl            |riscv_core_mul_div_ctrl            |    81|
|17    |    u_riscv_core_mux2x1_mul_div          |riscv_core_mux2x1_33               |    64|
|18    |    u_riscv_core_mux2x1_out_sel          |riscv_core_mux2x1_34               |    62|
|19    |    u_riscv_core_non_restoring           |riscv_core_non_restoring           |   887|
|20    |  u_riscv_core_mux2x1_arith_out          |riscv_core_mux2x1                  |    64|
|21    |  u_riscv_core_mux2x1_imm                |riscv_core_mux2x1_1                |    64|
|22    |  u_riscv_core_mux2x1_srcb               |riscv_core_mux2x1_2                |    73|
|23    |  u_riscv_core_mux2x1_stg2               |riscv_core_mux2x1_3                |   138|
|24    |  u_riscv_core_mux3x1_srca               |riscv_core_mux3x1                  |    68|
|25    |  u_riscv_core_mux3x1_srcb               |riscv_core_mux3x1_4                |    68|
|26    |  u_riscv_core_mux4x1                    |riscv_core_mux4x1                  |    64|
|27    |  u_riscv_core_pcsrc                     |riscv_core_pcsrc                   |     1|
|28    |  u_riscv_core_pipe_alu_result_ex_mem    |riscv_core_pipe                    |    69|
|29    |  u_riscv_core_pipe_alu_result_mem_wb    |riscv_core_pipe_5                  |    64|
|30    |  u_riscv_core_pipe_alucontrol_id_ex     |riscv_core_pipe__parameterized4    |   577|
|31    |  u_riscv_core_pipe_alusrc_id_ex         |riscv_core_pipe__parameterized5    |     1|
|32    |  u_riscv_core_pipe_auipc_ex_mem         |riscv_core_pipe_6                  |    64|
|33    |  u_riscv_core_pipe_auipc_mem_wb         |riscv_core_pipe_7                  |    64|
|34    |  u_riscv_core_pipe_bjreg_id_ex          |riscv_core_pipe__parameterized5_8  |     1|
|35    |  u_riscv_core_pipe_branch_id_ex         |riscv_core_pipe__parameterized5_9  |     1|
|36    |  u_riscv_core_pipe_funct3_id_ex         |riscv_core_pipe__parameterized1    |     5|
|37    |  u_riscv_core_pipe_immext_id_ex         |riscv_core_pipe_10                 |   416|
|38    |  u_riscv_core_pipe_imul_id_ex           |riscv_core_pipe__parameterized5_11 |     1|
|39    |  u_riscv_core_pipe_instr_if_id          |riscv_core_pipe__parameterized0    |   118|
|40    |  u_riscv_core_pipe_isword_id_ex         |riscv_core_pipe__parameterized5_12 |     4|
|41    |  u_riscv_core_pipe_jump_id_ex           |riscv_core_pipe__parameterized5_13 |     1|
|42    |  u_riscv_core_pipe_pc_ex_mem            |riscv_core_pipe_14                 |    64|
|43    |  u_riscv_core_pipe_pc_id_ex             |riscv_core_pipe_15                 |    64|
|44    |  u_riscv_core_pipe_pc_if_id             |riscv_core_pipe_16                 |   128|
|45    |  u_riscv_core_pipe_pc_mem_wb            |riscv_core_pipe_17                 |    64|
|46    |  u_riscv_core_pipe_pc_plus_offset_if_id |riscv_core_pipe_19                 |   126|
|47    |  u_riscv_core_pipe_pcf_if               |riscv_core_pipe_20                 |  1619|
|48    |  u_riscv_core_pipe_rd_ex_mem            |riscv_core_pipe__parameterized2    |     7|
|49    |  u_riscv_core_pipe_rd_id_ex             |riscv_core_pipe__parameterized2_21 |     9|
|50    |  u_riscv_core_pipe_rd_mem_wb            |riscv_core_pipe__parameterized2_22 |     9|
|51    |  u_riscv_core_pipe_regwrite_ex_mem      |riscv_core_pipe__parameterized5_23 |     1|
|52    |  u_riscv_core_pipe_regwrite_id_ex       |riscv_core_pipe__parameterized5_24 |     1|
|53    |  u_riscv_core_pipe_regwrite_mem_wb      |riscv_core_pipe__parameterized5_25 |     1|
|54    |  u_riscv_core_pipe_resultsrc_ex_mem     |riscv_core_pipe__parameterized3    |     2|
|55    |  u_riscv_core_pipe_resultsrc_id_ex      |riscv_core_pipe__parameterized3_26 |     1|
|56    |  u_riscv_core_pipe_resultsrc_mem_wb     |riscv_core_pipe__parameterized3_27 |     2|
|57    |  u_riscv_core_pipe_rs1_id_ex            |riscv_core_pipe__parameterized2_30 |  1382|
|58    |  u_riscv_core_pipe_rs2_id_ex            |riscv_core_pipe__parameterized2_31 |   869|
|59    |  u_riscv_core_pipe_uctrl_id_ex          |riscv_core_pipe__parameterized5_32 |     1|
|60    |  u_riscv_core_rf                        |riscv_core_rf                      |   138|
+------+-----------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:17:48 ; elapsed = 00:42:43 . Memory (MB): peak = 4240.035 ; gain = 3845.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7480 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:17:48 ; elapsed = 00:42:48 . Memory (MB): peak = 4240.035 ; gain = 3845.234
Synthesis Optimization Complete : Time (s): cpu = 00:17:48 ; elapsed = 00:42:48 . Memory (MB): peak = 4240.035 ; gain = 3845.234
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8221 Unisim elements for replacement
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[63]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[62]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[61]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[60]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[59]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[58]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[57]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[56]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[55]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[54]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[53]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[52]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[51]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[50]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[49]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[48]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[47]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[46]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[45]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[44]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[43]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[42]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[41]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[40]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[39]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[38]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[37]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[36]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[35]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[34]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[33]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[32]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[31]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[30]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[29]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[28]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[27]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[26]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[25]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[24]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[23]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[22]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[21]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[20]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[19]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[18]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[17]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[16]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[15]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[14]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[13]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[12]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[11]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[10]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[9]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[8]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[7]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[6]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[5]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[4]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[3]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[2]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[1]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplier_reg_reg[0]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:29]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[63]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[62]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[61]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[60]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[59]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[58]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[57]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[56]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[55]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[54]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[53]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[52]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[51]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[50]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[49]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[48]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[47]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[46]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[45]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[44]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[43]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[42]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[41]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[40]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[39]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[38]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[37]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[36]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[35]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[34]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[33]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[32]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[31]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[30]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[29]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'u_riscv_core_mul_div/u_riscv_core_booth/multiplicand_reg_reg[28]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [C:/Users/majii/Documents/MyGit/Verilog/RV64IMAC/sim/riscv_core_booth.sv:28]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
INFO: [Common 17-14] Message 'Netlist 29-358' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 10 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 336 instances were transformed.
  BUFG => BUFGCE: 1 instances
  FDCPE => FDCPE (FDCE, FDPE, LUT3, LDCE, VCC): 256 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 69 instances
  RAM32M16 => RAM32M16 (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
472 Infos, 325 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:18:06 ; elapsed = 00:43:27 . Memory (MB): peak = 4240.035 ; gain = 3905.383
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/majii/Documents/Vivado/RV64IMAC/RV64IMAC.runs/synth_1/riscv_core_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4240.035 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file riscv_core_top_utilization_synth.rpt -pb riscv_core_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.580 . Memory (MB): peak = 4240.035 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr  7 11:32:40 2024...
