$date
	Mon Dec 27 13:59:46 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_testbench $end
$scope module dut $end
$var wire 1 ! out $end
$var wire 1 " out1 $end
$var wire 1 # out2 $end
$var wire 1 $ selb $end
$var wire 1 % sel $end
$var wire 1 & b $end
$var wire 1 ' a $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
0%
1$
0#
1"
1!
$end
#100000
0!
0"
0$
1%
#200000
1!
1"
1$
0%
#300000
