
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source runs/M450_W12/run.tcl
# read_verilog -sv runs/M450_W12/sum_signed.sv
# read_xdc runs/M450_W12/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2534137
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.012 ; gain = 241.801 ; free physical = 138968 ; free virtual = 210179
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.951; parent = 2373.763; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4015.062; parent = 3041.984; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M450_W12/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M450_W12/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3123.949 ; gain = 326.738 ; free physical = 138882 ; free virtual = 210094
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.951; parent = 2373.763; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4097.031; parent = 3123.953; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3141.762 ; gain = 344.551 ; free physical = 138883 ; free virtual = 210096
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.951; parent = 2373.763; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.844; parent = 3141.766; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3141.762 ; gain = 344.551 ; free physical = 138883 ; free virtual = 210096
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.951; parent = 2373.763; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.844; parent = 3141.766; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3141.762 ; gain = 0.000 ; free physical = 138883 ; free virtual = 210096
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M450_W12/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M450_W12/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3311.480 ; gain = 0.000 ; free physical = 138901 ; free virtual = 210113
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3311.480 ; gain = 0.000 ; free physical = 138901 ; free virtual = 210114
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3311.480 ; gain = 514.270 ; free physical = 138891 ; free virtual = 210104
Synthesis current peak Physical Memory [PSS] (MB): peak = 2643.471; parent = 2389.282; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4252.547; parent = 3279.469; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3311.480 ; gain = 514.270 ; free physical = 138891 ; free virtual = 210104
Synthesis current peak Physical Memory [PSS] (MB): peak = 2643.471; parent = 2389.282; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4252.547; parent = 3279.469; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3311.480 ; gain = 514.270 ; free physical = 138891 ; free virtual = 210104
Synthesis current peak Physical Memory [PSS] (MB): peak = 2643.471; parent = 2389.282; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4252.547; parent = 3279.469; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3311.480 ; gain = 514.270 ; free physical = 138891 ; free virtual = 210105
Synthesis current peak Physical Memory [PSS] (MB): peak = 2643.471; parent = 2389.282; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4252.547; parent = 3279.469; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 2     
	   2 Input   19 Bit       Adders := 4     
	   2 Input   18 Bit       Adders := 7     
	   2 Input   17 Bit       Adders := 14    
	   2 Input   16 Bit       Adders := 28    
	   2 Input   15 Bit       Adders := 56    
	   2 Input   14 Bit       Adders := 112   
	   2 Input   13 Bit       Adders := 225   
+---Registers : 
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 4     
	               18 Bit    Registers := 7     
	               17 Bit    Registers := 14    
	               16 Bit    Registers := 28    
	               15 Bit    Registers := 56    
	               14 Bit    Registers := 112   
	               13 Bit    Registers := 230   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 3311.480 ; gain = 514.270 ; free physical = 138967 ; free virtual = 210190
Synthesis current peak Physical Memory [PSS] (MB): peak = 2643.471; parent = 2389.282; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4252.547; parent = 3279.469; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3683.855 ; gain = 886.645 ; free physical = 138558 ; free virtual = 209782
Synthesis current peak Physical Memory [PSS] (MB): peak = 3220.123; parent = 2965.966; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4656.938; parent = 3683.859; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 3713.855 ; gain = 916.645 ; free physical = 138532 ; free virtual = 209756
Synthesis current peak Physical Memory [PSS] (MB): peak = 3241.814; parent = 2987.657; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4686.938; parent = 3713.859; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3735.090 ; gain = 937.879 ; free physical = 138537 ; free virtual = 209761
Synthesis current peak Physical Memory [PSS] (MB): peak = 3248.529; parent = 2994.372; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4708.172; parent = 3735.094; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3742.027 ; gain = 944.816 ; free physical = 138527 ; free virtual = 209750
Synthesis current peak Physical Memory [PSS] (MB): peak = 3249.682; parent = 2995.524; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4715.109; parent = 3742.031; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3742.027 ; gain = 944.816 ; free physical = 138527 ; free virtual = 209750
Synthesis current peak Physical Memory [PSS] (MB): peak = 3249.697; parent = 2995.540; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4715.109; parent = 3742.031; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 3742.027 ; gain = 944.816 ; free physical = 138532 ; free virtual = 209755
Synthesis current peak Physical Memory [PSS] (MB): peak = 3252.053; parent = 2997.896; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4715.109; parent = 3742.031; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 3742.027 ; gain = 944.816 ; free physical = 138532 ; free virtual = 209756
Synthesis current peak Physical Memory [PSS] (MB): peak = 3252.115; parent = 2997.958; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4715.109; parent = 3742.031; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 3742.027 ; gain = 944.816 ; free physical = 138532 ; free virtual = 209756
Synthesis current peak Physical Memory [PSS] (MB): peak = 3252.471; parent = 2998.313; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4715.109; parent = 3742.031; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 3742.027 ; gain = 944.816 ; free physical = 138533 ; free virtual = 209756
Synthesis current peak Physical Memory [PSS] (MB): peak = 3252.471; parent = 2998.313; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4715.109; parent = 3742.031; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sum_signed  | vld_layer9_reg         | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|sum_signed  | reduce_layer67_reg[12] | 6      | 13    | YES          | NO                 | YES               | 13     | 0       | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   926|
|3     |LUT1   |   449|
|4     |LUT2   |  5847|
|5     |SRL16E |    14|
|6     |FDRE   |  6305|
|7     |IBUF   |  5403|
|8     |OBUF   |    22|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 3742.027 ; gain = 944.816 ; free physical = 138533 ; free virtual = 209756
Synthesis current peak Physical Memory [PSS] (MB): peak = 3252.471; parent = 2998.313; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4715.109; parent = 3742.031; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3742.027 ; gain = 775.098 ; free physical = 138564 ; free virtual = 209787
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 3742.035 ; gain = 944.816 ; free physical = 138564 ; free virtual = 209787
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3748.965 ; gain = 0.000 ; free physical = 138633 ; free virtual = 209857
INFO: [Netlist 29-17] Analyzing 6330 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M450_W12/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M450_W12/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3827.121 ; gain = 0.000 ; free physical = 138566 ; free virtual = 209790
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5404 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 5403 instances

Synth Design complete, checksum: 6351a4c5
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 3827.121 ; gain = 2122.699 ; free physical = 138715 ; free virtual = 209938
# report_utilization -file runs/M450_W12/util.rpt
# report_timing_summary -file runs/M450_W12/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4569.078 ; gain = 741.957 ; free physical = 138246 ; free virtual = 209469
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 16:10:17 2025...
