#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jun  8 08:28:58 2019
# Process ID: 57644
# Current directory: G:/ucsdExtension/Fgpa1/final/final_uut
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27316 G:\ucsdExtension\Fgpa1\final\final_uut\final_uut.xpr
# Log file: G:/ucsdExtension/Fgpa1/final/final_uut/vivado.log
# Journal file: G:/ucsdExtension/Fgpa1/final/final_uut\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/ucsdExtension/Fgpa1/final/final_uut/final_uut.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210292ABF96AA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210292ABF96AA]
open_hw_target
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {G:/ucsdExtension/Fgpa1/final/final_uut/final_uut.runs/impl_1/disp_ctrl.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {G:/ucsdExtension/Fgpa1/final/final_uut/final_uut.runs/impl_1/disp_ctrl.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property -dict [list CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT4_USED {true} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {12.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {24.000} CONFIG.MMCM_CLKOUT1_DIVIDE {12} CONFIG.MMCM_CLKOUT2_DIVIDE {6} CONFIG.MMCM_CLKOUT3_DIVIDE {4} CONFIG.NUM_OUT_CLKS {4} CONFIG.CLKOUT1_JITTER {132.683} CONFIG.CLKOUT1_PHASE_ERROR {87.180} CONFIG.CLKOUT2_JITTER {115.831} CONFIG.CLKOUT2_PHASE_ERROR {87.180} CONFIG.CLKOUT3_JITTER {102.086} CONFIG.CLKOUT3_PHASE_ERROR {87.180}] [get_ips FPGA_CLK]
generate_target all [get_files  G:/ucsdExtension/Fgpa1/final/final_uut/final_uut.srcs/sources_1/ip/FPGA_CLK/FPGA_CLK.xci]
export_ip_user_files -of_objects [get_files G:/ucsdExtension/Fgpa1/final/final_uut/final_uut.srcs/sources_1/ip/FPGA_CLK/FPGA_CLK.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/ucsdExtension/Fgpa1/final/final_uut/final_uut.srcs/sources_1/ip/FPGA_CLK/FPGA_CLK.xci]
export_simulation -of_objects [get_files G:/ucsdExtension/Fgpa1/final/final_uut/final_uut.srcs/sources_1/ip/FPGA_CLK/FPGA_CLK.xci] -directory G:/ucsdExtension/Fgpa1/final/final_uut/final_uut.ip_user_files/sim_scripts -ip_user_files_dir G:/ucsdExtension/Fgpa1/final/final_uut/final_uut.ip_user_files -ipstatic_source_dir G:/ucsdExtension/Fgpa1/final/final_uut/final_uut.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/ucsdExtension/Fgpa1/final/final_uut/final_uut.cache/compile_simlib/modelsim} {questa=G:/ucsdExtension/Fgpa1/final/final_uut/final_uut.cache/compile_simlib/questa} {riviera=G:/ucsdExtension/Fgpa1/final/final_uut/final_uut.cache/compile_simlib/riviera} {activehdl=G:/ucsdExtension/Fgpa1/final/final_uut/final_uut.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
