
*** Running vivado
    with args -log ZYNQ_myip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ZYNQ_myip_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ZYNQ_myip_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 355.578 ; gain = 58.379
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/ZYNQ/lly_study_work/DDR3_1bit/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Xilinx2019.1/Vivado/2019.1/data/ip'.
Command: synth_design -top ZYNQ_myip_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14456 
WARNING: [Synth 8-2507] parameter declaration becomes local in myip_v1_0_M00_AXI with formal parameter declaration list [h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/df43/hdl/myip_v1_0_M00_AXI.v:192]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 815.785 ; gain = 186.645
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_myip_0_0' [h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/synth/ZYNQ_myip_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0' [h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/df43/hdl/myip_v1_0.v:4]
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M00_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_M00_AXI' [h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/df43/hdl/myip_v1_0_M00_AXI.v:4]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSACTIONS_NUM bound to: 4 - type: integer 
	Parameter C_MASTER_LENGTH bound to: 12 - type: integer 
	Parameter C_NO_BURSTS_REQ bound to: 6 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_WRITE bound to: 2'b01 
	Parameter INIT_READ bound to: 2'b10 
	Parameter INIT_COMPARE bound to: 2'b11 
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/df43/hdl/myip_v1_0_M00_AXI.v:167]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/df43/hdl/myip_v1_0_M00_AXI.v:167]
INFO: [Synth 8-226] default block is never used [h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/df43/hdl/myip_v1_0_M00_AXI.v:753]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_M00_AXI' (1#1) [h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/df43/hdl/myip_v1_0_M00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0' (2#1) [h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/df43/hdl/myip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_myip_0_0' (3#1) [h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/synth/ZYNQ_myip_0_0.v:57]
WARNING: [Synth 8-3331] design myip_v1_0_M00_AXI has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design myip_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design myip_v1_0_M00_AXI has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design myip_v1_0_M00_AXI has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design myip_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design myip_v1_0_M00_AXI has unconnected port M_AXI_RUSER[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 855.418 ; gain = 226.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 855.418 ; gain = 226.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 855.418 ; gain = 226.277
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 985.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.192 . Memory (MB): peak = 986.164 ; gain = 0.953
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 986.164 ; gain = 357.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 986.164 ; gain = 357.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 986.164 ; gain = 357.023
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'myip_v1_0_M00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              INIT_WRITE |                               01 |                               01
               INIT_READ |                               10 |                               10
            INIT_COMPARE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'myip_v1_0_M00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 986.164 ; gain = 357.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myip_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_awid[0] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_awlen[7] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_awlen[6] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_awlen[5] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_awlen[4] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_awlen[3] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_awlen[2] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_awlen[1] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_awlen[0] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_awsize[2] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_awsize[1] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_awsize[0] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_awburst[1] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_awburst[0] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_awlock driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_awcache[3] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_awcache[2] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_awcache[1] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_awcache[0] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_awqos[3] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_awqos[2] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_awqos[1] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_awqos[0] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_awuser[0] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_wuser[0] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_arid[0] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_arlen[7] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_arlen[6] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_arlen[5] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_arlen[4] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_arlen[3] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_arlen[2] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_arlen[1] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_arlen[0] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_arsize[2] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_arsize[1] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_arsize[0] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_arburst[1] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_arburst[0] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_arlock driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_arcache[3] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_arcache[2] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_arcache[1] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_arcache[0] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_arprot[0] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_arqos[3] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_arqos[2] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_arqos[1] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_arqos[0] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_myip_0_0 has port m00_axi_aruser[0] driven by constant 1
WARNING: [Synth 8-3331] design ZYNQ_myip_0_0 has unconnected port m00_axi_bid[0]
WARNING: [Synth 8-3331] design ZYNQ_myip_0_0 has unconnected port m00_axi_bresp[0]
WARNING: [Synth 8-3331] design ZYNQ_myip_0_0 has unconnected port m00_axi_buser[0]
WARNING: [Synth 8-3331] design ZYNQ_myip_0_0 has unconnected port m00_axi_rid[0]
WARNING: [Synth 8-3331] design ZYNQ_myip_0_0 has unconnected port m00_axi_rresp[0]
WARNING: [Synth 8-3331] design ZYNQ_myip_0_0 has unconnected port m00_axi_ruser[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\inst/myip_v1_0_M00_AXI_inst/axi_araddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\inst/myip_v1_0_M00_AXI_inst/axi_araddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\inst/myip_v1_0_M00_AXI_inst/axi_araddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\inst/myip_v1_0_M00_AXI_inst/axi_araddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\inst/myip_v1_0_M00_AXI_inst/axi_araddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\inst/myip_v1_0_M00_AXI_inst/axi_araddr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/myip_v1_0_M00_AXI_inst/axi_awaddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/myip_v1_0_M00_AXI_inst/axi_awaddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/myip_v1_0_M00_AXI_inst/axi_awaddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/myip_v1_0_M00_AXI_inst/axi_awaddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/myip_v1_0_M00_AXI_inst/axi_awaddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/myip_v1_0_M00_AXI_inst/axi_awaddr_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 986.164 ; gain = 357.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 986.164 ; gain = 357.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 986.164 ; gain = 357.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 988.312 ; gain = 359.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 995.078 ; gain = 365.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 995.078 ; gain = 365.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 995.078 ; gain = 365.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 995.078 ; gain = 365.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 995.078 ; gain = 365.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 995.078 ; gain = 365.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    35|
|2     |LUT1   |    11|
|3     |LUT2   |    10|
|4     |LUT3   |    11|
|5     |LUT4   |    11|
|6     |LUT5   |     8|
|7     |LUT6   |    23|
|8     |FDRE   |   158|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+------------------+------+
|      |Instance                   |Module            |Cells |
+------+---------------------------+------------------+------+
|1     |top                        |                  |   269|
|2     |  inst                     |myip_v1_0         |   269|
|3     |    myip_v1_0_M00_AXI_inst |myip_v1_0_M00_AXI |   269|
+------+---------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 995.078 ; gain = 365.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 995.078 ; gain = 235.191
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 995.078 ; gain = 365.938
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1010.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 1010.621 ; gain = 625.496
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1010.621 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.runs/ZYNQ_myip_0_0_synth_1/ZYNQ_myip_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ZYNQ_myip_0_0, cache-ID = c25e4fd6310ac323
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1010.621 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.runs/ZYNQ_myip_0_0_synth_1/ZYNQ_myip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ZYNQ_myip_0_0_utilization_synth.rpt -pb ZYNQ_myip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 30 20:31:49 2022...
