-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
-- Date        : Tue Nov 24 15:44:39 2015
-- Host        : bamousse-MOBL2 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               C:/Users/bamousse/Documents/PSU/ECE540/DDR2_MIG_Demo/DDR2_MIG_Demo.srcs/sources_1/ip/mig_7series_0/mig_7series_0_funcsim.vhdl
-- Design      : mig_7series_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_arb_select is
  port (
    col_periodic_rd_r : out STD_LOGIC;
    col_rd_wr_r : out STD_LOGIC;
    col_size_r : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    rnk_config_r : out STD_LOGIC;
    wr_data_en_ns : out STD_LOGIC;
    mc_odt_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIA : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    col_rd_wr : in STD_LOGIC;
    col_size : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : in STD_LOGIC;
    wr_data_offset_ns : in STD_LOGIC;
    mc_cmd : in STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_arb_select : entity is "mig_7series_v2_3_arb_select";
end mig_7series_0_mig_7series_v2_3_arb_select;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_arb_select is
  signal \^col_rd_wr_r\ : STD_LOGIC;
  signal mc_aux_out_r : STD_LOGIC;
  signal mc_aux_out_r_1 : STD_LOGIC;
  signal mc_aux_out_r_2 : STD_LOGIC;
begin
  col_rd_wr_r <= \^col_rd_wr_r\;
cke_r_reg: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => I3(0),
      Q => D(0),
      S => I2
    );
\cmd_pipe_plus.mc_odt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
    port map (
      I0 => O1,
      I1 => I4,
      I2 => mc_aux_out_r_1,
      I3 => mc_aux_out_r_2,
      I4 => mc_aux_out_r,
      O => mc_odt_ns(0)
    );
\cmd_pipe_plus.wr_data_en_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => \^col_rd_wr_r\,
      I1 => wr_data_offset_ns,
      I2 => mc_cmd(0),
      O => wr_data_en_ns
    );
\col_mux.col_periodic_rd_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => DIA(0),
      Q => col_periodic_rd_r,
      R => '0'
    );
\col_mux.col_rd_wr_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => col_rd_wr,
      Q => \^col_rd_wr_r\,
      R => '0'
    );
\col_mux.col_size_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => col_size,
      Q => col_size_r,
      R => '0'
    );
\mc_aux_out_r_1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_aux_out_r,
      Q => mc_aux_out_r_1,
      R => '0'
    );
\mc_aux_out_r_2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_aux_out_r_1,
      Q => mc_aux_out_r_2,
      R => '0'
    );
\mc_aux_out_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I1,
      Q => mc_aux_out_r,
      R => '0'
    );
\rnk_config_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_2_in,
      Q => rnk_config_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_bank_common is
  port (
    accept_internal_r : out STD_LOGIC;
    O1 : out STD_LOGIC;
    accept_ns : out STD_LOGIC;
    was_wr : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    periodic_rd_insert : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O15 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_7_in : in STD_LOGIC;
    CLK : in STD_LOGIC;
    was_wr0 : in STD_LOGIC;
    maint_srx_r : in STD_LOGIC;
    maint_rdy : in STD_LOGIC;
    I4 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    p_90_out : in STD_LOGIC;
    p_129_out : in STD_LOGIC;
    I16 : in STD_LOGIC;
    p_89_out : in STD_LOGIC;
    use_addr : in STD_LOGIC;
    p_128_out : in STD_LOGIC;
    p_50_out : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    I15 : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    p_87_out : in STD_LOGIC;
    p_126_out : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    maint_zq_r : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I29 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_bank_common : entity is "mig_7series_v2_3_bank_common";
end mig_7series_0_mig_7series_v2_3_bank_common;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_bank_common is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^accept_internal_r\ : STD_LOGIC;
  signal \^accept_ns\ : STD_LOGIC;
  signal insert_maint_ns : STD_LOGIC;
  signal maint_rdy_r1 : STD_LOGIC;
  signal maint_srx_r1 : STD_LOGIC;
  signal n_0_accept_r_reg : STD_LOGIC;
  signal \n_0_maint_controller.maint_wip_r_lcl_i_2\ : STD_LOGIC;
  signal \n_0_maint_controller.maint_wip_r_lcl_i_3\ : STD_LOGIC;
  signal n_0_periodic_rd_cntr_r_i_1 : STD_LOGIC;
  signal \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2\ : STD_LOGIC;
  signal \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_3\ : STD_LOGIC;
  signal \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1\ : STD_LOGIC;
  signal \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3\ : STD_LOGIC;
  signal periodic_rd_ack_ns : STD_LOGIC;
  signal rfc_zq_xsdll_timer_ns : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal rfc_zq_xsdll_timer_r : STD_LOGIC_VECTOR ( 8 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of accept_r_i_1 : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \maint_controller.maint_wip_r_lcl_i_3\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of pass_open_bank_r_lcl_i_2 : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of periodic_rd_ack_r_lcl_i_1 : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of periodic_rd_cntr_r_i_1 : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of q_has_priority_r_i_2 : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of req_periodic_rd_r_lcl_i_1 : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[1]_i_1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_3\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1\ : label is "soft_lutpair514";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O6 <= \^o6\;
  Q(0) <= \^q\(0);
  accept_internal_r <= \^accept_internal_r\;
  accept_ns <= \^accept_ns\;
accept_internal_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_7_in,
      Q => \^accept_internal_r\,
      R => '0'
    );
accept_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
    port map (
      I0 => p_7_in,
      I1 => \^o1\,
      I2 => \^o4\,
      I3 => I11,
      O => \^accept_ns\
    );
accept_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^accept_ns\,
      Q => n_0_accept_r_reg,
      R => '0'
    );
\generate_maint_cmds.insert_maint_r_lcl_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => maint_rdy_r1,
      I1 => maint_rdy,
      I2 => maint_srx_r1,
      I3 => maint_srx_r,
      O => insert_maint_ns
    );
\generate_maint_cmds.insert_maint_r_lcl_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => insert_maint_ns,
      Q => \^o2\,
      R => '0'
    );
head_r_lcl_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2A2A2A000000"
    )
    port map (
      I0 => p_90_out,
      I1 => \^accept_internal_r\,
      I2 => p_89_out,
      I3 => use_addr,
      I4 => n_0_accept_r_reg,
      I5 => \^o1\,
      O => O7
    );
\head_r_lcl_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2A2A2A000000"
    )
    port map (
      I0 => p_12_out,
      I1 => \^accept_internal_r\,
      I2 => p_11_out,
      I3 => use_addr,
      I4 => n_0_accept_r_reg,
      I5 => \^o1\,
      O => O10
    );
head_r_lcl_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2A2A2A000000"
    )
    port map (
      I0 => p_129_out,
      I1 => \^accept_internal_r\,
      I2 => p_128_out,
      I3 => use_addr,
      I4 => n_0_accept_r_reg,
      I5 => \^o1\,
      O => O8
    );
\head_r_lcl_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2A2A2A000000"
    )
    port map (
      I0 => p_51_out,
      I1 => \^accept_internal_r\,
      I2 => p_50_out,
      I3 => use_addr,
      I4 => n_0_accept_r_reg,
      I5 => \^o1\,
      O => O9
    );
\maint_controller.maint_hit_busies_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => O15(0),
      R => '0'
    );
\maint_controller.maint_hit_busies_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => O15(1),
      R => '0'
    );
\maint_controller.maint_hit_busies_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => O15(2),
      R => '0'
    );
\maint_controller.maint_hit_busies_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(3),
      Q => O15(3),
      R => '0'
    );
\maint_controller.maint_rdy_r1_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => maint_rdy,
      Q => maint_rdy_r1,
      R => '0'
    );
\maint_controller.maint_srx_r1_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => maint_srx_r,
      Q => maint_srx_r1,
      R => '0'
    );
\maint_controller.maint_wip_r_lcl_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
    port map (
      I0 => rfc_zq_xsdll_timer_r(1),
      I1 => \^q\(0),
      I2 => \n_0_maint_controller.maint_wip_r_lcl_i_3\,
      I3 => rfc_zq_xsdll_timer_r(6),
      I4 => rfc_zq_xsdll_timer_r(7),
      I5 => rfc_zq_xsdll_timer_r(8),
      O => \n_0_maint_controller.maint_wip_r_lcl_i_2\
    );
\maint_controller.maint_wip_r_lcl_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => rfc_zq_xsdll_timer_r(3),
      I1 => rfc_zq_xsdll_timer_r(4),
      I2 => rfc_zq_xsdll_timer_r(2),
      I3 => rfc_zq_xsdll_timer_r(5),
      O => \n_0_maint_controller.maint_wip_r_lcl_i_3\
    );
\maint_controller.maint_wip_r_lcl_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_maint_controller.maint_wip_r_lcl_i_2\,
      Q => \^o3\,
      R => I4
    );
\maintenance_request.upd_last_master_r_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o3\,
      I1 => maint_req_r,
      O => O26
    );
pass_open_bank_r_lcl_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
    port map (
      I0 => p_9_out,
      I1 => I15,
      I2 => app_en_r2,
      I3 => n_0_accept_r_reg,
      I4 => \^o1\,
      O => O11
    );
\pass_open_bank_r_lcl_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
    port map (
      I0 => p_48_out,
      I1 => I15,
      I2 => app_en_r2,
      I3 => n_0_accept_r_reg,
      I4 => \^o1\,
      O => O12
    );
\pass_open_bank_r_lcl_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
    port map (
      I0 => p_87_out,
      I1 => I15,
      I2 => app_en_r2,
      I3 => n_0_accept_r_reg,
      I4 => \^o1\,
      O => O13
    );
\pass_open_bank_r_lcl_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
    port map (
      I0 => p_126_out,
      I1 => I15,
      I2 => app_en_r2,
      I3 => n_0_accept_r_reg,
      I4 => \^o1\,
      O => O14
    );
periodic_rd_ack_r_lcl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
    port map (
      I0 => p_7_in,
      I1 => \^o1\,
      I2 => \^o4\,
      I3 => I11,
      O => periodic_rd_ack_ns
    );
periodic_rd_ack_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => periodic_rd_ack_ns,
      Q => \^o1\,
      R => '0'
    );
periodic_rd_cntr_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => I11,
      I1 => \^o1\,
      I2 => \^o4\,
      O => n_0_periodic_rd_cntr_r_i_1
    );
periodic_rd_cntr_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_periodic_rd_cntr_r_i_1,
      Q => \^o4\,
      R => SR(0)
    );
\q_entry_r[0]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => \^o6\,
      I1 => p_51_out,
      I2 => p_12_out,
      I3 => p_90_out,
      I4 => p_129_out,
      O => O5
    );
q_has_priority_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => \^o1\,
      I1 => n_0_accept_r_reg,
      I2 => app_en_r2,
      I3 => I15,
      O => \^o6\
    );
req_periodic_rd_r_lcl_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => I11,
      I1 => \^o4\,
      I2 => \^o1\,
      O => periodic_rd_insert
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
    port map (
      I0 => \^o2\,
      I1 => I16,
      I2 => \^q\(0),
      I3 => rfc_zq_xsdll_timer_r(1),
      O => rfc_zq_xsdll_timer_ns(1)
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEEEB"
    )
    port map (
      I0 => I30,
      I1 => rfc_zq_xsdll_timer_r(2),
      I2 => \^q\(0),
      I3 => rfc_zq_xsdll_timer_r(1),
      I4 => I16,
      I5 => \^o2\,
      O => rfc_zq_xsdll_timer_ns(2)
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA90000"
    )
    port map (
      I0 => rfc_zq_xsdll_timer_r(3),
      I1 => rfc_zq_xsdll_timer_r(1),
      I2 => \^q\(0),
      I3 => rfc_zq_xsdll_timer_r(2),
      I4 => I31,
      I5 => I30,
      O => rfc_zq_xsdll_timer_ns(3)
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
    port map (
      I0 => I31,
      I1 => rfc_zq_xsdll_timer_r(3),
      I2 => rfc_zq_xsdll_timer_r(1),
      I3 => \^q\(0),
      I4 => rfc_zq_xsdll_timer_r(2),
      I5 => rfc_zq_xsdll_timer_r(4),
      O => rfc_zq_xsdll_timer_ns(4)
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF9A009A"
    )
    port map (
      I0 => rfc_zq_xsdll_timer_r(5),
      I1 => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2\,
      I2 => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_3\,
      I3 => \^o2\,
      I4 => maint_zq_r,
      I5 => I16,
      O => rfc_zq_xsdll_timer_ns(5)
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rfc_zq_xsdll_timer_r(4),
      I1 => rfc_zq_xsdll_timer_r(3),
      O => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => rfc_zq_xsdll_timer_r(2),
      I1 => \^q\(0),
      I2 => rfc_zq_xsdll_timer_r(1),
      O => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_3\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
    port map (
      I0 => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3\,
      I1 => rfc_zq_xsdll_timer_r(6),
      I2 => \^o2\,
      I3 => I16,
      O => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000D2"
    )
    port map (
      I0 => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3\,
      I1 => rfc_zq_xsdll_timer_r(6),
      I2 => rfc_zq_xsdll_timer_r(7),
      I3 => \^o2\,
      I4 => I16,
      O => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
    port map (
      I0 => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3\,
      I1 => I16,
      I2 => \^o2\,
      I3 => rfc_zq_xsdll_timer_r(8),
      I4 => rfc_zq_xsdll_timer_r(7),
      I5 => rfc_zq_xsdll_timer_r(6),
      O => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(0),
      I1 => rfc_zq_xsdll_timer_r(1),
      I2 => rfc_zq_xsdll_timer_r(5),
      I3 => rfc_zq_xsdll_timer_r(2),
      I4 => rfc_zq_xsdll_timer_r(4),
      I5 => rfc_zq_xsdll_timer_r(3),
      O => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEFFFB"
    )
    port map (
      I0 => \^o2\,
      I1 => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3\,
      I2 => rfc_zq_xsdll_timer_r(7),
      I3 => rfc_zq_xsdll_timer_r(6),
      I4 => rfc_zq_xsdll_timer_r(8),
      O => O31
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1\,
      D => I29(0),
      Q => \^q\(0),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1\,
      D => rfc_zq_xsdll_timer_ns(1),
      Q => rfc_zq_xsdll_timer_r(1),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1\,
      D => rfc_zq_xsdll_timer_ns(2),
      Q => rfc_zq_xsdll_timer_r(2),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1\,
      D => rfc_zq_xsdll_timer_ns(3),
      Q => rfc_zq_xsdll_timer_r(3),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1\,
      D => rfc_zq_xsdll_timer_ns(4),
      Q => rfc_zq_xsdll_timer_r(4),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1\,
      D => rfc_zq_xsdll_timer_ns(5),
      Q => rfc_zq_xsdll_timer_r(5),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1\,
      D => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1\,
      Q => rfc_zq_xsdll_timer_r(6),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1\,
      D => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1\,
      Q => rfc_zq_xsdll_timer_r(7),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1\,
      D => I29(1),
      Q => rfc_zq_xsdll_timer_r(8),
      R => '0'
    );
was_wr_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => was_wr0,
      Q => was_wr,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_bank_compare is
  port (
    p_32_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    p_14_in : out STD_LOGIC;
    O10 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    set_order_q : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    wr_this_rank_r0 : out STD_LOGIC;
    O18 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    O21 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O22 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O23 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    periodic_rd_insert : in STD_LOGIC;
    CLK : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_r : in STD_LOGIC;
    tail_r : in STD_LOGIC;
    I5 : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    I22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_64_out : in STD_LOGIC;
    p_103_out : in STD_LOGIC;
    p_25_out : in STD_LOGIC;
    p_142_out : in STD_LOGIC;
    col_wait_r : in STD_LOGIC;
    order_q_r : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q_has_priority : in STD_LOGIC;
    I19 : in STD_LOGIC;
    p_93_out : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I29 : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    p_87_out : in STD_LOGIC;
    p_126_out : in STD_LOGIC;
    I9 : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I60 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I61 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I62 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_bank_compare : entity is "mig_7series_v2_3_bank_compare";
end mig_7series_0_mig_7series_v2_3_bank_compare;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_bank_compare is
  signal \^o1\ : STD_LOGIC;
  signal \^o18\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal n_0_pass_open_bank_r_lcl_i_3 : STD_LOGIC;
  signal \n_0_req_cmd_r[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_req_cmd_r[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_row_hit_r_i_5__2\ : STD_LOGIC;
  signal \n_0_row_hit_r_i_6__2\ : STD_LOGIC;
  signal \n_0_row_hit_r_i_7__2\ : STD_LOGIC;
  signal \n_0_row_hit_r_reg_i_2__2\ : STD_LOGIC;
  signal \n_1_row_hit_r_reg_i_2__2\ : STD_LOGIC;
  signal \n_2_row_hit_r_reg_i_2__2\ : STD_LOGIC;
  signal \n_3_row_hit_r_reg_i_2__2\ : STD_LOGIC;
  signal rd_wr_ns : STD_LOGIC;
  signal req_cmd_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal req_priority_r : STD_LOGIC;
  signal req_wr_r_lcl0 : STD_LOGIC;
  signal row_hit_ns : STD_LOGIC;
  signal row_hit_r : STD_LOGIC;
  signal \NLW_row_hit_r_reg_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_row_hit_r_reg_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_hit_r_reg_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of bm_end_r1_i_1 : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \ras_timer_zero_r_i_3__0\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \rd_wr_r_lcl_i_1__2\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of req_bank_rdy_r_i_1 : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \req_cmd_r[0]_i_1__2\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \wr_this_rank_r[0]_i_1__2\ : label is "soft_lutpair505";
begin
  O1 <= \^o1\;
  O18(12 downto 0) <= \^o18\(12 downto 0);
  O2 <= \^o2\;
  O3 <= \^o3\;
  O5 <= \^o5\;
  O9 <= \^o9\;
\auto_pre_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888A8A8A8A8A8"
    )
    port map (
      I0 => \^o5\,
      I1 => I1,
      I2 => I2,
      I3 => I4,
      I4 => I12,
      I5 => row_hit_r,
      O => O4
    );
bm_end_r1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7000"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o1\,
      I2 => pass_open_bank_r,
      I3 => Q(0),
      I4 => pre_bm_end_r,
      O => p_13_out
    );
\compute_tail.tail_r_lcl_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008FFF"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o1\,
      I2 => pass_open_bank_r,
      I3 => Q(0),
      I4 => pre_bm_end_r,
      I5 => I39,
      O => O15
    );
demand_priority_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"545054505450FFFF"
    )
    port map (
      I0 => \^o1\,
      I1 => order_q_r(0),
      I2 => order_q_r(1),
      I3 => \^o9\,
      I4 => req_priority_r,
      I5 => q_has_priority,
      O => O10
    );
\maint_controller.maint_hit_busies_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888A88888888"
    )
    port map (
      I0 => \^o5\,
      I1 => I28(0),
      I2 => I29,
      I3 => maint_req_r,
      I4 => I30,
      I5 => I6,
      O => D(0)
    );
\maint_controller.maint_hit_busies_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008FFF"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o1\,
      I2 => pass_open_bank_r,
      I3 => Q(0),
      I4 => pre_bm_end_r,
      I5 => I14,
      O => \^o5\
    );
\order_q_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \^o9\,
      I1 => p_64_out,
      I2 => p_103_out,
      I3 => p_25_out,
      I4 => p_142_out,
      O => O8
    );
\order_q_r[1]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o2\,
      I1 => I8,
      O => set_order_q
    );
\order_q_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F700F7F7"
    )
    port map (
      I0 => \^o2\,
      I1 => Q(0),
      I2 => \^o1\,
      I3 => I19,
      I4 => p_93_out,
      I5 => I7,
      O => \^o9\
    );
pass_open_bank_r_lcl_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888A88888888888"
    )
    port map (
      I0 => \^o5\,
      I1 => pass_open_bank_r,
      I2 => tail_r,
      I3 => I5,
      I4 => pre_wait_r,
      I5 => n_0_pass_open_bank_r_lcl_i_3,
      O => O7
    );
pass_open_bank_r_lcl_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA02"
    )
    port map (
      I0 => row_hit_r,
      I1 => maint_req_r,
      I2 => I29,
      I3 => I30,
      I4 => I4,
      O => n_0_pass_open_bank_r_lcl_i_3
    );
\q_entry_r[0]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => p_48_out,
      I1 => \^o3\,
      I2 => p_87_out,
      I3 => p_126_out,
      I4 => I9,
      O => O11
    );
\q_entry_r[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA2A000000"
    )
    port map (
      I0 => I16,
      I1 => \^o2\,
      I2 => \^o1\,
      I3 => pass_open_bank_r,
      I4 => Q(0),
      I5 => pre_bm_end_r,
      O => O14
    );
\q_entry_r[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555515000000"
    )
    port map (
      I0 => I16,
      I1 => \^o2\,
      I2 => \^o1\,
      I3 => pass_open_bank_r,
      I4 => Q(0),
      I5 => pre_bm_end_r,
      O => O6
    );
\ras_timer_zero_r_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o1\,
      I1 => Q(0),
      O => O12
    );
rb_hit_busy_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_28_out,
      Q => \^o3\,
      R => '0'
    );
\rd_wr_r_lcl_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
    port map (
      I0 => \^o1\,
      I1 => Q(0),
      I2 => I6,
      I3 => I31,
      O => rd_wr_ns
    );
rd_wr_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rd_wr_ns,
      Q => \^o1\,
      R => '0'
    );
\req_bank_r_lcl_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I61(0),
      Q => O22(0),
      R => '0'
    );
\req_bank_r_lcl_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I61(1),
      Q => O22(1),
      R => '0'
    );
\req_bank_r_lcl_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I61(2),
      Q => O22(2),
      R => '0'
    );
req_bank_rdy_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA020A"
    )
    port map (
      I0 => col_wait_r,
      I1 => \^o9\,
      I2 => order_q_r(1),
      I3 => order_q_r(0),
      I4 => \^o1\,
      O => p_14_in
    );
\req_cmd_r[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => req_cmd_r(0),
      I1 => I6,
      I2 => I31,
      O => \n_0_req_cmd_r[0]_i_1__2\
    );
\req_cmd_r[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
    port map (
      I0 => req_cmd_r(1),
      I1 => I6,
      I2 => app_cmd_r2(0),
      I3 => I33,
      I4 => I34(0),
      I5 => periodic_rd_insert,
      O => \n_0_req_cmd_r[1]_i_1__2\
    );
\req_cmd_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_req_cmd_r[0]_i_1__2\,
      Q => req_cmd_r(0),
      R => '0'
    );
\req_cmd_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_req_cmd_r[1]_i_1__2\,
      Q => req_cmd_r(1),
      R => '0'
    );
\req_col_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(0),
      Q => O23(0),
      R => '0'
    );
\req_col_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(1),
      Q => O23(1),
      R => '0'
    );
\req_col_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(2),
      Q => O23(2),
      R => '0'
    );
\req_col_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(3),
      Q => O23(3),
      R => '0'
    );
\req_col_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(4),
      Q => O23(4),
      R => '0'
    );
\req_col_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(5),
      Q => O23(5),
      R => '0'
    );
\req_col_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(6),
      Q => O23(6),
      R => '0'
    );
\req_col_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(7),
      Q => O23(7),
      R => '0'
    );
\req_col_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(8),
      Q => O23(8),
      R => '0'
    );
\req_col_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(9),
      Q => O23(9),
      R => '0'
    );
\req_data_buf_addr_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I10(0),
      D => I60(0),
      Q => O21(0),
      R => '0'
    );
\req_data_buf_addr_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I10(0),
      D => I60(1),
      Q => O21(1),
      R => '0'
    );
\req_data_buf_addr_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I10(0),
      D => I60(2),
      Q => O21(2),
      R => '0'
    );
\req_data_buf_addr_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I10(0),
      D => I60(3),
      Q => O21(3),
      R => '0'
    );
req_periodic_rd_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => periodic_rd_insert,
      Q => p_32_out,
      R => '0'
    );
req_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I3,
      Q => req_priority_r,
      R => '0'
    );
\req_row_r_lcl_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(0),
      Q => \^o18\(0),
      R => '0'
    );
\req_row_r_lcl_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(10),
      Q => \^o18\(10),
      R => '0'
    );
\req_row_r_lcl_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(11),
      Q => \^o18\(11),
      R => '0'
    );
\req_row_r_lcl_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(12),
      Q => \^o18\(12),
      R => '0'
    );
\req_row_r_lcl_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(1),
      Q => \^o18\(1),
      R => '0'
    );
\req_row_r_lcl_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(2),
      Q => \^o18\(2),
      R => '0'
    );
\req_row_r_lcl_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(3),
      Q => \^o18\(3),
      R => '0'
    );
\req_row_r_lcl_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(4),
      Q => \^o18\(4),
      R => '0'
    );
\req_row_r_lcl_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(5),
      Q => \^o18\(5),
      R => '0'
    );
\req_row_r_lcl_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(6),
      Q => \^o18\(6),
      R => '0'
    );
\req_row_r_lcl_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(7),
      Q => \^o18\(7),
      R => '0'
    );
\req_row_r_lcl_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(8),
      Q => \^o18\(8),
      R => '0'
    );
\req_row_r_lcl_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(9),
      Q => \^o18\(9),
      R => '0'
    );
\req_wr_r_lcl_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
    port map (
      I0 => I32,
      I1 => req_cmd_r(1),
      I2 => I31,
      I3 => I6,
      I4 => req_cmd_r(0),
      O => req_wr_r_lcl0
    );
req_wr_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => req_wr_r_lcl0,
      Q => \^o2\,
      R => '0'
    );
\row_hit_r_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o18\(6),
      I1 => row(6),
      I2 => row(7),
      I3 => \^o18\(7),
      I4 => row(8),
      I5 => \^o18\(8),
      O => \n_0_row_hit_r_i_5__2\
    );
\row_hit_r_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o18\(5),
      I1 => row(5),
      I2 => row(3),
      I3 => \^o18\(3),
      I4 => row(4),
      I5 => \^o18\(4),
      O => \n_0_row_hit_r_i_6__2\
    );
\row_hit_r_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o18\(2),
      I1 => row(2),
      I2 => row(0),
      I3 => \^o18\(0),
      I4 => row(1),
      I5 => \^o18\(1),
      O => \n_0_row_hit_r_i_7__2\
    );
row_hit_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => row_hit_ns,
      Q => row_hit_r,
      R => '0'
    );
\row_hit_r_reg_i_1__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_row_hit_r_reg_i_2__2\,
      CO(3 downto 1) => \NLW_row_hit_r_reg_i_1__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => row_hit_ns,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_row_hit_r_reg_i_1__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => I23(0)
    );
\row_hit_r_reg_i_2__2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_row_hit_r_reg_i_2__2\,
      CO(2) => \n_1_row_hit_r_reg_i_2__2\,
      CO(1) => \n_2_row_hit_r_reg_i_2__2\,
      CO(0) => \n_3_row_hit_r_reg_i_2__2\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_row_hit_r_reg_i_2__2_O_UNCONNECTED\(3 downto 0),
      S(3) => I22(0),
      S(2) => \n_0_row_hit_r_i_5__2\,
      S(1) => \n_0_row_hit_r_i_6__2\,
      S(0) => \n_0_row_hit_r_i_7__2\
    );
\wr_this_rank_r[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => wr_this_rank_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_bank_compare_0 is
  port (
    p_71_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    req_priority_r : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    set_order_q : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    p_52_out : out STD_LOGIC;
    O9 : out STD_LOGIC;
    wr_this_rank_r0 : out STD_LOGIC;
    O15 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    O10 : out STD_LOGIC;
    O18 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O20 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O19 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    periodic_rd_insert : in STD_LOGIC;
    CLK : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    tail_r : in STD_LOGIC;
    I5 : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    I21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I31 : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I15 : in STD_LOGIC;
    I35 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC;
    p_126_out : in STD_LOGIC;
    p_87_out : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    I8 : in STD_LOGIC;
    pre_bm_end_r : in STD_LOGIC;
    I14 : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I60 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I61 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I62 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_bank_compare_0 : entity is "mig_7series_v2_3_bank_compare";
end mig_7series_0_mig_7series_v2_3_bank_compare_0;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_bank_compare_0 is
  signal \^o1\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \n_0_pass_open_bank_r_lcl_i_3__0\ : STD_LOGIC;
  signal \n_0_req_cmd_r[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_req_cmd_r[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_row_hit_r_i_4__1\ : STD_LOGIC;
  signal \n_0_row_hit_r_i_5__1\ : STD_LOGIC;
  signal \n_0_row_hit_r_i_6__1\ : STD_LOGIC;
  signal \n_0_row_hit_r_i_7__1\ : STD_LOGIC;
  signal \n_0_row_hit_r_reg_i_2__1\ : STD_LOGIC;
  signal \n_1_row_hit_r_reg_i_2__1\ : STD_LOGIC;
  signal \n_2_row_hit_r_reg_i_2__1\ : STD_LOGIC;
  signal \n_3_row_hit_r_reg_i_2__1\ : STD_LOGIC;
  signal rd_wr_ns : STD_LOGIC;
  signal req_cmd_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal req_wr_r_lcl0 : STD_LOGIC;
  signal row_hit_ns : STD_LOGIC;
  signal row_hit_r : STD_LOGIC;
  signal \NLW_row_hit_r_reg_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_row_hit_r_reg_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_hit_r_reg_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bm_end_r1_i_1__0\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \q_entry_r[0]_i_3__0\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \q_entry_r[1]_i_4__0\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \ras_timer_r[1]_i_6__0\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \rd_wr_r_lcl_i_1__1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \req_cmd_r[0]_i_1__1\ : label is "soft_lutpair496";
begin
  O1 <= \^o1\;
  O15(12 downto 0) <= \^o15\(12 downto 0);
  O2 <= \^o2\;
  O3 <= \^o3\;
  O5 <= \^o5\;
\auto_pre_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888A8A8A8A8A8"
    )
    port map (
      I0 => \^o5\,
      I1 => I1,
      I2 => I2,
      I3 => I4,
      I4 => I12,
      I5 => row_hit_r,
      O => O4
    );
\bm_end_r1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7000"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o1\,
      I2 => pass_open_bank_r,
      I3 => Q(0),
      I4 => pre_bm_end_r,
      O => p_52_out
    );
head_r_lcl_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8117"
    )
    port map (
      I0 => \^o3\,
      I1 => p_9_out,
      I2 => p_87_out,
      I3 => p_126_out,
      O => O10
    );
\maint_controller.maint_hit_busies_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888A88888888"
    )
    port map (
      I0 => \^o5\,
      I1 => I30(0),
      I2 => I31,
      I3 => maint_req_r,
      I4 => I32,
      I5 => I6,
      O => D(0)
    );
\maint_controller.maint_hit_busies_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008FFF"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o1\,
      I2 => pass_open_bank_r,
      I3 => Q(0),
      I4 => pre_bm_end_r,
      I5 => I14,
      O => \^o5\
    );
\order_q_r[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\,
      I1 => I7,
      O => set_order_q
    );
\pass_open_bank_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888A88888888888"
    )
    port map (
      I0 => \^o5\,
      I1 => pass_open_bank_r,
      I2 => tail_r,
      I3 => I5,
      I4 => pre_wait_r,
      I5 => \n_0_pass_open_bank_r_lcl_i_3__0\,
      O => O6
    );
\pass_open_bank_r_lcl_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA02"
    )
    port map (
      I0 => row_hit_r,
      I1 => maint_req_r,
      I2 => I31,
      I3 => I32,
      I4 => I4,
      O => \n_0_pass_open_bank_r_lcl_i_3__0\
    );
\q_entry_r[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => \^o3\,
      I1 => p_9_out,
      I2 => p_87_out,
      I3 => p_126_out,
      I4 => I8,
      O => O8
    );
\q_entry_r[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7EE8E881"
    )
    port map (
      I0 => p_126_out,
      I1 => p_87_out,
      I2 => p_9_out,
      I3 => \^o3\,
      I4 => I8,
      O => O7
    );
\ras_timer_r[1]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o1\,
      I1 => Q(0),
      O => O9
    );
rb_hit_busy_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_67_out,
      Q => \^o3\,
      R => '0'
    );
\rd_wr_r_lcl_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
    port map (
      I0 => \^o1\,
      I1 => Q(0),
      I2 => I6,
      I3 => I33,
      O => rd_wr_ns
    );
rd_wr_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rd_wr_ns,
      Q => \^o1\,
      R => '0'
    );
\req_bank_r_lcl_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I61(0),
      Q => O20(0),
      R => '0'
    );
\req_bank_r_lcl_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I61(1),
      Q => O20(1),
      R => '0'
    );
\req_bank_r_lcl_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I61(2),
      Q => O20(2),
      R => '0'
    );
\req_cmd_r[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => req_cmd_r(0),
      I1 => I6,
      I2 => I33,
      O => \n_0_req_cmd_r[0]_i_1__1\
    );
\req_cmd_r[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
    port map (
      I0 => req_cmd_r(1),
      I1 => I6,
      I2 => app_cmd_r2(0),
      I3 => I15,
      I4 => I35(0),
      I5 => periodic_rd_insert,
      O => \n_0_req_cmd_r[1]_i_1__1\
    );
\req_cmd_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_req_cmd_r[0]_i_1__1\,
      Q => req_cmd_r(0),
      R => '0'
    );
\req_cmd_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_req_cmd_r[1]_i_1__1\,
      Q => req_cmd_r(1),
      R => '0'
    );
\req_col_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(0),
      Q => O19(0),
      R => '0'
    );
\req_col_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(1),
      Q => O19(1),
      R => '0'
    );
\req_col_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(2),
      Q => O19(2),
      R => '0'
    );
\req_col_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(3),
      Q => O19(3),
      R => '0'
    );
\req_col_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(4),
      Q => O19(4),
      R => '0'
    );
\req_col_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(5),
      Q => O19(5),
      R => '0'
    );
\req_col_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(6),
      Q => O19(6),
      R => '0'
    );
\req_col_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(7),
      Q => O19(7),
      R => '0'
    );
\req_col_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(8),
      Q => O19(8),
      R => '0'
    );
\req_col_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(9),
      Q => O19(9),
      R => '0'
    );
\req_data_buf_addr_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I9(0),
      D => I60(0),
      Q => O18(0),
      R => '0'
    );
\req_data_buf_addr_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I9(0),
      D => I60(1),
      Q => O18(1),
      R => '0'
    );
\req_data_buf_addr_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I9(0),
      D => I60(2),
      Q => O18(2),
      R => '0'
    );
\req_data_buf_addr_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I9(0),
      D => I60(3),
      Q => O18(3),
      R => '0'
    );
req_periodic_rd_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => periodic_rd_insert,
      Q => p_71_out,
      R => '0'
    );
req_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I3,
      Q => req_priority_r,
      R => '0'
    );
\req_row_r_lcl_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(0),
      Q => \^o15\(0),
      R => '0'
    );
\req_row_r_lcl_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(10),
      Q => \^o15\(10),
      R => '0'
    );
\req_row_r_lcl_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(11),
      Q => \^o15\(11),
      R => '0'
    );
\req_row_r_lcl_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(12),
      Q => \^o15\(12),
      R => '0'
    );
\req_row_r_lcl_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(1),
      Q => \^o15\(1),
      R => '0'
    );
\req_row_r_lcl_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(2),
      Q => \^o15\(2),
      R => '0'
    );
\req_row_r_lcl_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(3),
      Q => \^o15\(3),
      R => '0'
    );
\req_row_r_lcl_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(4),
      Q => \^o15\(4),
      R => '0'
    );
\req_row_r_lcl_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(5),
      Q => \^o15\(5),
      R => '0'
    );
\req_row_r_lcl_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(6),
      Q => \^o15\(6),
      R => '0'
    );
\req_row_r_lcl_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(7),
      Q => \^o15\(7),
      R => '0'
    );
\req_row_r_lcl_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(8),
      Q => \^o15\(8),
      R => '0'
    );
\req_row_r_lcl_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(9),
      Q => \^o15\(9),
      R => '0'
    );
\req_wr_r_lcl_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
    port map (
      I0 => I34,
      I1 => req_cmd_r(1),
      I2 => I33,
      I3 => I6,
      I4 => req_cmd_r(0),
      O => req_wr_r_lcl0
    );
req_wr_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => req_wr_r_lcl0,
      Q => \^o2\,
      R => '0'
    );
\row_hit_r_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o15\(9),
      I1 => row(9),
      I2 => row(10),
      I3 => \^o15\(10),
      I4 => row(11),
      I5 => \^o15\(11),
      O => \n_0_row_hit_r_i_4__1\
    );
\row_hit_r_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o15\(6),
      I1 => row(6),
      I2 => row(7),
      I3 => \^o15\(7),
      I4 => row(8),
      I5 => \^o15\(8),
      O => \n_0_row_hit_r_i_5__1\
    );
\row_hit_r_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o15\(5),
      I1 => row(5),
      I2 => row(3),
      I3 => \^o15\(3),
      I4 => row(4),
      I5 => \^o15\(4),
      O => \n_0_row_hit_r_i_6__1\
    );
\row_hit_r_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o15\(2),
      I1 => row(2),
      I2 => row(0),
      I3 => \^o15\(0),
      I4 => row(1),
      I5 => \^o15\(1),
      O => \n_0_row_hit_r_i_7__1\
    );
row_hit_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => row_hit_ns,
      Q => row_hit_r,
      R => '0'
    );
\row_hit_r_reg_i_1__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_row_hit_r_reg_i_2__1\,
      CO(3 downto 1) => \NLW_row_hit_r_reg_i_1__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => row_hit_ns,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_row_hit_r_reg_i_1__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => I21(0)
    );
\row_hit_r_reg_i_2__1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_row_hit_r_reg_i_2__1\,
      CO(2) => \n_1_row_hit_r_reg_i_2__1\,
      CO(1) => \n_2_row_hit_r_reg_i_2__1\,
      CO(0) => \n_3_row_hit_r_reg_i_2__1\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_row_hit_r_reg_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_row_hit_r_i_4__1\,
      S(2) => \n_0_row_hit_r_i_5__1\,
      S(1) => \n_0_row_hit_r_i_6__1\,
      S(0) => \n_0_row_hit_r_i_7__1\
    );
\wr_this_rank_r[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => wr_this_rank_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_bank_compare_1 is
  port (
    p_110_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    req_priority_r : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O11 : out STD_LOGIC;
    p_91_out : out STD_LOGIC;
    wr_this_rank_r0 : out STD_LOGIC;
    O14 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    O16 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O22 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    periodic_rd_insert : in STD_LOGIC;
    CLK : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    order_q_r : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I9 : in STD_LOGIC;
    col_wait_r : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    tail_r : in STD_LOGIC;
    I5 : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_14_out : in STD_LOGIC;
    p_15_out : in STD_LOGIC;
    I22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I23 : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_r : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I60 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I61 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I62 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_bank_compare_1 : entity is "mig_7series_v2_3_bank_compare";
end mig_7series_0_mig_7series_v2_3_bank_compare_1;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_bank_compare_1 is
  signal \^o1\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^o2\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \n_0_pass_open_bank_r_lcl_i_3__1\ : STD_LOGIC;
  signal \n_0_req_cmd_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_req_cmd_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_row_hit_r_i_4__0\ : STD_LOGIC;
  signal \n_0_row_hit_r_i_5__0\ : STD_LOGIC;
  signal \n_0_row_hit_r_i_6__0\ : STD_LOGIC;
  signal \n_0_row_hit_r_i_7__0\ : STD_LOGIC;
  signal \n_0_row_hit_r_reg_i_2__0\ : STD_LOGIC;
  signal \n_1_row_hit_r_reg_i_2__0\ : STD_LOGIC;
  signal \n_2_row_hit_r_reg_i_2__0\ : STD_LOGIC;
  signal \n_3_row_hit_r_reg_i_2__0\ : STD_LOGIC;
  signal rd_wr_ns : STD_LOGIC;
  signal req_cmd_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal req_wr_r_lcl0 : STD_LOGIC;
  signal row_hit_ns : STD_LOGIC;
  signal row_hit_r : STD_LOGIC;
  signal \NLW_row_hit_r_reg_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_row_hit_r_reg_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_hit_r_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bm_end_r1_i_1__2\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of ras_timer_zero_r_i_3 : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of rd_wr_r_lcl_i_1 : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \req_cmd_r[0]_i_1\ : label is "soft_lutpair488";
begin
  O1 <= \^o1\;
  O14(12 downto 0) <= \^o14\(12 downto 0);
  O2 <= \^o2\;
  O5 <= \^o5\;
  O7 <= \^o7\;
\auto_pre_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888A8A8A8A8A8"
    )
    port map (
      I0 => \^o5\,
      I1 => I1,
      I2 => I2,
      I3 => I4,
      I4 => I12,
      I5 => row_hit_r,
      O => O4
    );
\bm_end_r1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7000"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o1\,
      I2 => pass_open_bank_r,
      I3 => Q(0),
      I4 => pre_bm_end_r,
      O => p_91_out
    );
\grant_r[3]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50545050FFFFFFFF"
    )
    port map (
      I0 => \^o1\,
      I1 => order_q_r(0),
      I2 => order_q_r(1),
      I3 => I9,
      I4 => \^o7\,
      I5 => col_wait_r,
      O => O6
    );
head_r_lcl_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7000FFFFFFFF"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o1\,
      I2 => pass_open_bank_r,
      I3 => Q(0),
      I4 => pre_bm_end_r,
      I5 => I8,
      O => O11
    );
\maint_controller.maint_hit_busies_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888A88888888"
    )
    port map (
      I0 => \^o5\,
      I1 => I22(0),
      I2 => I23,
      I3 => maint_req_r,
      I4 => I24,
      I5 => I6,
      O => D(0)
    );
\maint_controller.maint_hit_busies_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008FFF"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o1\,
      I2 => pass_open_bank_r,
      I3 => Q(0),
      I4 => pre_bm_end_r,
      I5 => I14,
      O => \^o5\
    );
\pass_open_bank_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888A88888888888"
    )
    port map (
      I0 => \^o5\,
      I1 => pass_open_bank_r,
      I2 => tail_r,
      I3 => I5,
      I4 => pre_wait_r,
      I5 => \n_0_pass_open_bank_r_lcl_i_3__1\,
      O => O8
    );
\pass_open_bank_r_lcl_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA02"
    )
    port map (
      I0 => row_hit_r,
      I1 => maint_req_r,
      I2 => I23,
      I3 => I24,
      I4 => I4,
      O => \n_0_pass_open_bank_r_lcl_i_3__1\
    );
ras_timer_zero_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o1\,
      I1 => Q(0),
      O => O9
    );
rb_hit_busy_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_106_out,
      Q => O3,
      R => '0'
    );
rd_wr_r_lcl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
    port map (
      I0 => \^o1\,
      I1 => Q(0),
      I2 => I6,
      I3 => I25,
      O => rd_wr_ns
    );
rd_wr_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rd_wr_ns,
      Q => \^o1\,
      R => '0'
    );
\req_bank_r_lcl_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I61(0),
      Q => O22(0),
      R => '0'
    );
\req_bank_r_lcl_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I61(1),
      Q => O22(1),
      R => '0'
    );
\req_bank_r_lcl_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I61(2),
      Q => O22(2),
      R => '0'
    );
req_bank_rdy_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDFDFDFDF"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o1\,
      I2 => Q(0),
      I3 => p_14_out,
      I4 => Q(1),
      I5 => p_15_out,
      O => \^o7\
    );
\req_cmd_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => req_cmd_r(0),
      I1 => I6,
      I2 => I25,
      O => \n_0_req_cmd_r[0]_i_1\
    );
\req_cmd_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
    port map (
      I0 => req_cmd_r(1),
      I1 => I6,
      I2 => app_cmd_r2(0),
      I3 => I27,
      I4 => I28(0),
      I5 => periodic_rd_insert,
      O => \n_0_req_cmd_r[1]_i_1\
    );
\req_cmd_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_req_cmd_r[0]_i_1\,
      Q => req_cmd_r(0),
      R => '0'
    );
\req_cmd_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_req_cmd_r[1]_i_1\,
      Q => req_cmd_r(1),
      R => '0'
    );
\req_col_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(0),
      Q => O17(0),
      R => '0'
    );
\req_col_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(1),
      Q => O17(1),
      R => '0'
    );
\req_col_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(2),
      Q => O17(2),
      R => '0'
    );
\req_col_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(3),
      Q => O17(3),
      R => '0'
    );
\req_col_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(4),
      Q => O17(4),
      R => '0'
    );
\req_col_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(5),
      Q => O17(5),
      R => '0'
    );
\req_col_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(6),
      Q => O17(6),
      R => '0'
    );
\req_col_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(7),
      Q => O17(7),
      R => '0'
    );
\req_col_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(8),
      Q => O17(8),
      R => '0'
    );
\req_col_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(9),
      Q => O17(9),
      R => '0'
    );
\req_data_buf_addr_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I7(0),
      D => I60(0),
      Q => O16(0),
      R => '0'
    );
\req_data_buf_addr_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I7(0),
      D => I60(1),
      Q => O16(1),
      R => '0'
    );
\req_data_buf_addr_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I7(0),
      D => I60(2),
      Q => O16(2),
      R => '0'
    );
\req_data_buf_addr_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I7(0),
      D => I60(3),
      Q => O16(3),
      R => '0'
    );
req_periodic_rd_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => periodic_rd_insert,
      Q => p_110_out,
      R => '0'
    );
req_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I3,
      Q => req_priority_r,
      R => '0'
    );
\req_row_r_lcl_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(0),
      Q => \^o14\(0),
      R => '0'
    );
\req_row_r_lcl_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(10),
      Q => \^o14\(10),
      R => '0'
    );
\req_row_r_lcl_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(11),
      Q => \^o14\(11),
      R => '0'
    );
\req_row_r_lcl_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(12),
      Q => \^o14\(12),
      R => '0'
    );
\req_row_r_lcl_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(1),
      Q => \^o14\(1),
      R => '0'
    );
\req_row_r_lcl_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(2),
      Q => \^o14\(2),
      R => '0'
    );
\req_row_r_lcl_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(3),
      Q => \^o14\(3),
      R => '0'
    );
\req_row_r_lcl_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(4),
      Q => \^o14\(4),
      R => '0'
    );
\req_row_r_lcl_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(5),
      Q => \^o14\(5),
      R => '0'
    );
\req_row_r_lcl_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(6),
      Q => \^o14\(6),
      R => '0'
    );
\req_row_r_lcl_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(7),
      Q => \^o14\(7),
      R => '0'
    );
\req_row_r_lcl_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(8),
      Q => \^o14\(8),
      R => '0'
    );
\req_row_r_lcl_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(9),
      Q => \^o14\(9),
      R => '0'
    );
req_wr_r_lcl_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
    port map (
      I0 => I26,
      I1 => req_cmd_r(1),
      I2 => I25,
      I3 => I6,
      I4 => req_cmd_r(0),
      O => req_wr_r_lcl0
    );
req_wr_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => req_wr_r_lcl0,
      Q => \^o2\,
      R => '0'
    );
\row_hit_r_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o14\(9),
      I1 => row(9),
      I2 => row(10),
      I3 => \^o14\(10),
      I4 => row(11),
      I5 => \^o14\(11),
      O => \n_0_row_hit_r_i_4__0\
    );
\row_hit_r_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o14\(8),
      I1 => row(8),
      I2 => row(6),
      I3 => \^o14\(6),
      I4 => row(7),
      I5 => \^o14\(7),
      O => \n_0_row_hit_r_i_5__0\
    );
\row_hit_r_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o14\(5),
      I1 => row(5),
      I2 => row(3),
      I3 => \^o14\(3),
      I4 => row(4),
      I5 => \^o14\(4),
      O => \n_0_row_hit_r_i_6__0\
    );
\row_hit_r_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o14\(2),
      I1 => row(2),
      I2 => row(0),
      I3 => \^o14\(0),
      I4 => row(1),
      I5 => \^o14\(1),
      O => \n_0_row_hit_r_i_7__0\
    );
row_hit_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => row_hit_ns,
      Q => row_hit_r,
      R => '0'
    );
\row_hit_r_reg_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_row_hit_r_reg_i_2__0\,
      CO(3 downto 1) => \NLW_row_hit_r_reg_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => row_hit_ns,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_row_hit_r_reg_i_1__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => I20(0)
    );
\row_hit_r_reg_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_row_hit_r_reg_i_2__0\,
      CO(2) => \n_1_row_hit_r_reg_i_2__0\,
      CO(1) => \n_2_row_hit_r_reg_i_2__0\,
      CO(0) => \n_3_row_hit_r_reg_i_2__0\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_row_hit_r_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_row_hit_r_i_4__0\,
      S(2) => \n_0_row_hit_r_i_5__0\,
      S(1) => \n_0_row_hit_r_i_6__0\,
      S(0) => \n_0_row_hit_r_i_7__0\
    );
\wr_this_rank_r[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => wr_this_rank_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_bank_compare_2 is
  port (
    p_149_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    p_132_out : out STD_LOGIC;
    req_priority_r : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    p_14_in : out STD_LOGIC;
    O7 : out STD_LOGIC;
    maint_rdy : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    set_order_q : out STD_LOGIC;
    p_130_out : out STD_LOGIC;
    wr_this_rank_r0 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O21 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    O10 : out STD_LOGIC;
    O24 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O25 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O26 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    periodic_rd_insert : in STD_LOGIC;
    CLK : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    tail_r : in STD_LOGIC;
    I5 : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_wait_r : in STD_LOGIC;
    order_q_r : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I18 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    I27 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I29 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I15 : in STD_LOGIC;
    I32 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC;
    pre_bm_end_r : in STD_LOGIC;
    I14 : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    p_54_out : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_87_out : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I60 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I61 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I62 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_bank_compare_2 : entity is "mig_7series_v2_3_bank_compare";
end mig_7series_0_mig_7series_v2_3_bank_compare_2;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_bank_compare_2 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o21\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^o4\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \n_0_pass_open_bank_r_lcl_i_3__2\ : STD_LOGIC;
  signal \n_0_req_cmd_r[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_req_cmd_r[1]_i_1__0\ : STD_LOGIC;
  signal n_0_row_hit_r_i_4 : STD_LOGIC;
  signal n_0_row_hit_r_i_5 : STD_LOGIC;
  signal n_0_row_hit_r_reg_i_2 : STD_LOGIC;
  signal n_1_row_hit_r_reg_i_2 : STD_LOGIC;
  signal n_2_row_hit_r_reg_i_2 : STD_LOGIC;
  signal n_3_row_hit_r_reg_i_2 : STD_LOGIC;
  signal \^p_132_out\ : STD_LOGIC;
  signal rd_wr_ns : STD_LOGIC;
  signal req_cmd_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal req_wr_r_lcl0 : STD_LOGIC;
  signal row_hit_ns : STD_LOGIC;
  signal row_hit_r : STD_LOGIC;
  signal NLW_row_hit_r_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_row_hit_r_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_row_hit_r_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bm_end_r1_i_1__1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \ras_timer_r[1]_i_6__1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \rd_wr_r_lcl_i_1__0\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \req_cmd_r[0]_i_1__0\ : label is "soft_lutpair478";
begin
  D(0) <= \^d\(0);
  O1 <= \^o1\;
  O2 <= \^o2\;
  O21(12 downto 0) <= \^o21\(12 downto 0);
  O4 <= \^o4\;
  O7 <= \^o7\;
  p_132_out <= \^p_132_out\;
auto_pre_r_lcl_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888A8A8A8A8A8"
    )
    port map (
      I0 => \^o4\,
      I1 => I1,
      I2 => I2,
      I3 => I4,
      I4 => I12,
      I5 => row_hit_r,
      O => O3
    );
\bm_end_r1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7000"
    )
    port map (
      I0 => \^p_132_out\,
      I1 => \^o1\,
      I2 => pass_open_bank_r,
      I3 => Q(0),
      I4 => pre_bm_end_r,
      O => p_130_out
    );
\maint_controller.maint_hit_busies_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888A88888888"
    )
    port map (
      I0 => \^o4\,
      I1 => I28(0),
      I2 => I26,
      I3 => maint_req_r,
      I4 => I29,
      I5 => I6,
      O => \^d\(0)
    );
\maint_controller.maint_hit_busies_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008FFF"
    )
    port map (
      I0 => \^p_132_out\,
      I1 => \^o1\,
      I2 => pass_open_bank_r,
      I3 => Q(0),
      I4 => pre_bm_end_r,
      I5 => I14,
      O => \^o4\
    );
\maint_controller.maint_rdy_r1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000054"
    )
    port map (
      I0 => \^d\(0),
      I1 => I26,
      I2 => maint_req_r,
      I3 => I27(1),
      I4 => I27(0),
      I5 => I27(2),
      O => maint_rdy
    );
\order_q_r[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^p_132_out\,
      I1 => I7,
      O => set_order_q
    );
\pass_open_bank_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888A88888888888"
    )
    port map (
      I0 => \^o4\,
      I1 => pass_open_bank_r,
      I2 => tail_r,
      I3 => I5,
      I4 => pre_wait_r,
      I5 => \n_0_pass_open_bank_r_lcl_i_3__2\,
      O => O5
    );
\pass_open_bank_r_lcl_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA02"
    )
    port map (
      I0 => row_hit_r,
      I1 => maint_req_r,
      I2 => I26,
      I3 => I29,
      I4 => I4,
      O => \n_0_pass_open_bank_r_lcl_i_3__2\
    );
\q_entry_r[0]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => \^o2\,
      I1 => p_87_out,
      I2 => p_9_out,
      I3 => p_48_out,
      O => O10
    );
\ras_timer_r[1]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o1\,
      I1 => Q(0),
      O => O6
    );
rb_hit_busy_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_145_out,
      Q => \^o2\,
      R => '0'
    );
\rd_wr_r_lcl_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
    port map (
      I0 => \^o1\,
      I1 => Q(0),
      I2 => I6,
      I3 => I30,
      O => rd_wr_ns
    );
rd_wr_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rd_wr_ns,
      Q => \^o1\,
      R => '0'
    );
\req_bank_r_lcl_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I61(0),
      Q => O25(0),
      R => '0'
    );
\req_bank_r_lcl_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I61(1),
      Q => O25(1),
      R => '0'
    );
\req_bank_r_lcl_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I61(2),
      Q => O25(2),
      R => '0'
    );
\req_bank_rdy_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA888A88AA88AA"
    )
    port map (
      I0 => col_wait_r,
      I1 => \^o1\,
      I2 => order_q_r(0),
      I3 => order_q_r(1),
      I4 => \^o7\,
      I5 => I18,
      O => p_14_in
    );
req_bank_rdy_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
    port map (
      I0 => \^o1\,
      I1 => Q(0),
      I2 => \^p_132_out\,
      I3 => p_53_out,
      I4 => Q(1),
      I5 => p_54_out,
      O => \^o7\
    );
\req_cmd_r[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => req_cmd_r(0),
      I1 => I6,
      I2 => I30,
      O => \n_0_req_cmd_r[0]_i_1__0\
    );
\req_cmd_r[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
    port map (
      I0 => req_cmd_r(1),
      I1 => I6,
      I2 => app_cmd_r2(0),
      I3 => I15,
      I4 => I32(0),
      I5 => periodic_rd_insert,
      O => \n_0_req_cmd_r[1]_i_1__0\
    );
\req_cmd_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_req_cmd_r[0]_i_1__0\,
      Q => req_cmd_r(0),
      R => '0'
    );
\req_cmd_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_req_cmd_r[1]_i_1__0\,
      Q => req_cmd_r(1),
      R => '0'
    );
\req_col_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(0),
      Q => O26(0),
      R => '0'
    );
\req_col_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(1),
      Q => O26(1),
      R => '0'
    );
\req_col_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(2),
      Q => O26(2),
      R => '0'
    );
\req_col_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(3),
      Q => O26(3),
      R => '0'
    );
\req_col_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(4),
      Q => O26(4),
      R => '0'
    );
\req_col_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(5),
      Q => O26(5),
      R => '0'
    );
\req_col_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(6),
      Q => O26(6),
      R => '0'
    );
\req_col_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(7),
      Q => O26(7),
      R => '0'
    );
\req_col_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(8),
      Q => O26(8),
      R => '0'
    );
\req_col_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I62(9),
      Q => O26(9),
      R => '0'
    );
\req_data_buf_addr_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I8(0),
      D => I60(0),
      Q => O24(0),
      R => '0'
    );
\req_data_buf_addr_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I8(0),
      D => I60(1),
      Q => O24(1),
      R => '0'
    );
\req_data_buf_addr_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I8(0),
      D => I60(2),
      Q => O24(2),
      R => '0'
    );
\req_data_buf_addr_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I8(0),
      D => I60(3),
      Q => O24(3),
      R => '0'
    );
req_periodic_rd_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => periodic_rd_insert,
      Q => p_149_out,
      R => '0'
    );
req_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I3,
      Q => req_priority_r,
      R => '0'
    );
\req_row_r_lcl_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(0),
      Q => \^o21\(0),
      R => '0'
    );
\req_row_r_lcl_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(10),
      Q => \^o21\(10),
      R => '0'
    );
\req_row_r_lcl_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(11),
      Q => \^o21\(11),
      R => '0'
    );
\req_row_r_lcl_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(12),
      Q => \^o21\(12),
      R => '0'
    );
\req_row_r_lcl_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(1),
      Q => \^o21\(1),
      R => '0'
    );
\req_row_r_lcl_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(2),
      Q => \^o21\(2),
      R => '0'
    );
\req_row_r_lcl_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(3),
      Q => \^o21\(3),
      R => '0'
    );
\req_row_r_lcl_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(4),
      Q => \^o21\(4),
      R => '0'
    );
\req_row_r_lcl_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(5),
      Q => \^o21\(5),
      R => '0'
    );
\req_row_r_lcl_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(6),
      Q => \^o21\(6),
      R => '0'
    );
\req_row_r_lcl_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(7),
      Q => \^o21\(7),
      R => '0'
    );
\req_row_r_lcl_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(8),
      Q => \^o21\(8),
      R => '0'
    );
\req_row_r_lcl_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(9),
      Q => \^o21\(9),
      R => '0'
    );
\req_wr_r_lcl_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
    port map (
      I0 => I31,
      I1 => req_cmd_r(1),
      I2 => I30,
      I3 => I6,
      I4 => req_cmd_r(0),
      O => req_wr_r_lcl0
    );
req_wr_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => req_wr_r_lcl0,
      Q => \^p_132_out\,
      R => '0'
    );
row_hit_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o21\(9),
      I1 => row(9),
      I2 => row(10),
      I3 => \^o21\(10),
      I4 => row(11),
      I5 => \^o21\(11),
      O => n_0_row_hit_r_i_4
    );
row_hit_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o21\(8),
      I1 => row(8),
      I2 => row(6),
      I3 => \^o21\(6),
      I4 => row(7),
      I5 => \^o21\(7),
      O => n_0_row_hit_r_i_5
    );
row_hit_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => row_hit_ns,
      Q => row_hit_r,
      R => '0'
    );
row_hit_r_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_row_hit_r_reg_i_2,
      CO(3 downto 1) => NLW_row_hit_r_reg_i_1_CO_UNCONNECTED(3 downto 1),
      CO(0) => row_hit_ns,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => NLW_row_hit_r_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => I19(0)
    );
row_hit_r_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_row_hit_r_reg_i_2,
      CO(2) => n_1_row_hit_r_reg_i_2,
      CO(1) => n_2_row_hit_r_reg_i_2,
      CO(0) => n_3_row_hit_r_reg_i_2,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => NLW_row_hit_r_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_row_hit_r_i_4,
      S(2) => n_0_row_hit_r_i_5,
      S(1 downto 0) => S(1 downto 0)
    );
\wr_this_rank_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => wr_this_rank_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_bank_queue is
  port (
    I8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pass_open_bank_r : out STD_LOGIC;
    pre_bm_end_r : out STD_LOGIC;
    q_has_rd : out STD_LOGIC;
    O1 : out STD_LOGIC;
    tail_r : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    order_q_r : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O9 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    granted_row_ns : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    p_142_out : out STD_LOGIC;
    CLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    pre_bm_end_ns : in STD_LOGIC;
    pre_passing_open_bank_ns : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    I7 : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    I9 : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    accept_internal_r : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_87_out : in STD_LOGIC;
    I12 : in STD_LOGIC;
    p_90_out : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    req_priority_r : in STD_LOGIC;
    col_wait_r : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    use_addr : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_132_out : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    ras_timer_zero_r : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    set_order_q : in STD_LOGIC;
    I51 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_bank_queue : entity is "mig_7series_v2_3_bank_queue";
end mig_7series_0_mig_7series_v2_3_bank_queue;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_bank_queue is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^i8\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o19\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o20\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \n_0_compute_tail.tail_r_lcl_i_1\ : STD_LOGIC;
  signal \n_0_compute_tail.tail_r_lcl_i_2__0\ : STD_LOGIC;
  signal \n_0_grant_r[1]_i_8\ : STD_LOGIC;
  signal n_0_head_r_lcl_i_1 : STD_LOGIC;
  signal \n_0_head_r_lcl_i_2__0\ : STD_LOGIC;
  signal \n_0_head_r_lcl_i_4__1\ : STD_LOGIC;
  signal \n_0_order_q_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_order_q_r[1]_i_1\ : STD_LOGIC;
  signal n_0_ordered_r_lcl_i_1 : STD_LOGIC;
  signal \n_0_q_entry_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_q_entry_r[0]_i_2__2\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_3__0\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_4__2\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_5\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_6__2\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_7__0\ : STD_LOGIC;
  signal \n_0_ras_timer_r[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_ras_timer_r[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_ras_timer_r[1]_i_7__0\ : STD_LOGIC;
  signal \n_0_rb_hit_busies.rb_hit_busies_r_lcl[1]_i_1\ : STD_LOGIC;
  signal \n_0_rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0\ : STD_LOGIC;
  signal \^order_q_r\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_142_out\ : STD_LOGIC;
  signal \^pass_open_bank_r\ : STD_LOGIC;
  signal \^pre_bm_end_r\ : STD_LOGIC;
  signal pre_passing_open_bank_r : STD_LOGIC;
  signal q_entry_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal q_entry_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal q_has_priority : STD_LOGIC;
  signal q_has_priority_ns : STD_LOGIC;
  signal \^q_has_rd\ : STD_LOGIC;
  signal q_has_rd_ns : STD_LOGIC;
  signal rb_hit_busies_r : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^tail_r\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head_r_lcl_i_3__0\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \head_r_lcl_i_4__1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \idle_r_lcl_i_1__0\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \q_entry_r[0]_i_2__0\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \q_entry_r[0]_i_4__0\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \q_entry_r[1]_i_4__2\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \q_entry_r[1]_i_5__2\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \q_entry_r[1]_i_6__2\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \ras_timer_r[1]_i_4__1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \rb_hit_busies.rb_hit_busies_r_lcl[1]_i_1\ : label is "soft_lutpair479";
begin
  E(0) <= \^e\(0);
  I8(0) <= \^i8\(0);
  O1 <= \^o1\;
  O10 <= \^o10\;
  O19 <= \^o19\;
  O2 <= \^o2\;
  O20 <= \^o20\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  order_q_r(1 downto 0) <= \^order_q_r\(1 downto 0);
  p_142_out <= \^p_142_out\;
  pass_open_bank_r <= \^pass_open_bank_r\;
  pre_bm_end_r <= \^pre_bm_end_r\;
  q_has_rd <= \^q_has_rd\;
  tail_r <= \^tail_r\;
accept_internal_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA2222222222222"
    )
    port map (
      I0 => I27,
      I1 => \^i8\(0),
      I2 => I11,
      I3 => use_addr,
      I4 => accept_internal_r,
      I5 => \^o2\,
      O => \^o6\
    );
act_wait_r_lcl_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
    port map (
      I0 => \^pre_bm_end_r\,
      I1 => Q(0),
      I2 => \^pass_open_bank_r\,
      I3 => I16,
      I4 => p_132_out,
      O => \^o4\
    );
auto_pre_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I2,
      Q => \^o3\,
      R => '0'
    );
\compute_tail.tail_r_lcl_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313111311111111"
    )
    port map (
      I0 => \n_0_compute_tail.tail_r_lcl_i_2__0\,
      I1 => I13,
      I2 => I3,
      I3 => \^i8\(0),
      I4 => I6,
      I5 => \^tail_r\,
      O => \n_0_compute_tail.tail_r_lcl_i_1\
    );
\compute_tail.tail_r_lcl_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
    port map (
      I0 => \^o7\,
      I1 => \^o4\,
      I2 => I10,
      I3 => I9,
      I4 => I7,
      O => \n_0_compute_tail.tail_r_lcl_i_2__0\
    );
\compute_tail.tail_r_lcl_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_compute_tail.tail_r_lcl_i_1\,
      Q => \^tail_r\,
      R => '0'
    );
\demand_priority_r_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"545054505450FFFF"
    )
    port map (
      I0 => I16,
      I1 => \^order_q_r\(0),
      I2 => \^order_q_r\(1),
      I3 => I17,
      I4 => req_priority_r,
      I5 => q_has_priority,
      O => O8
    );
\grant_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF130000"
    )
    port map (
      I0 => I17,
      I1 => \^order_q_r\(1),
      I2 => \^order_q_r\(0),
      I3 => I16,
      I4 => col_wait_r,
      I5 => I18,
      O => O9
    );
\grant_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002F222222"
    )
    port map (
      I0 => \n_0_grant_r[1]_i_8\,
      I1 => I45,
      I2 => \^o3\,
      I3 => ras_timer_zero_r,
      I4 => pre_wait_r,
      I5 => I46,
      O => \^o20\
    );
\grant_r[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => \^i8\(0),
      I1 => \^o2\,
      I2 => I29,
      I3 => \^o1\,
      I4 => ras_timer_zero_r,
      O => \n_0_grant_r[1]_i_8\
    );
\grant_r[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o20\,
      I1 => I44,
      O => \^o19\
    );
granted_row_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o19\,
      I1 => I43,
      O => granted_row_ns
    );
head_r_lcl_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_head_r_lcl_i_2__0\,
      I1 => \^o4\,
      I2 => \^o5\,
      I3 => \n_0_q_entry_r[1]_i_3__0\,
      I4 => \^o2\,
      O => n_0_head_r_lcl_i_1
    );
\head_r_lcl_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2FAA20AAE0AA20"
    )
    port map (
      I0 => \n_0_head_r_lcl_i_4__1\,
      I1 => \^i8\(0),
      I2 => \n_0_q_entry_r[1]_i_7__0\,
      I3 => I33,
      I4 => I34,
      I5 => I28,
      O => \n_0_head_r_lcl_i_2__0\
    );
\head_r_lcl_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80010116"
    )
    port map (
      I0 => \^i8\(0),
      I1 => p_90_out,
      I2 => p_12_out,
      I3 => p_51_out,
      I4 => I35,
      O => \^o5\
    );
\head_r_lcl_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => q_entry_r(0),
      I1 => q_entry_r(1),
      O => \n_0_head_r_lcl_i_4__1\
    );
head_r_lcl_reg: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_head_r_lcl_i_1,
      Q => \^o2\,
      S => SR(0)
    );
\idle_r_lcl_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o6\,
      O => \^e\(0)
    );
idle_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^e\(0),
      Q => \^i8\(0),
      R => '0'
    );
\order_q_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"550D000C550DF00C"
    )
    port map (
      I0 => I51,
      I1 => \^order_q_r\(1),
      I2 => \^order_q_r\(0),
      I3 => I17,
      I4 => set_order_q,
      I5 => I13,
      O => \n_0_order_q_r[0]_i_1\
    );
\order_q_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC200C0AAC2CCC0"
    )
    port map (
      I0 => I50,
      I1 => \^order_q_r\(1),
      I2 => \^order_q_r\(0),
      I3 => I17,
      I4 => set_order_q,
      I5 => I13,
      O => \n_0_order_q_r[1]_i_1\
    );
\order_q_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_order_q_r[0]_i_1\,
      Q => \^order_q_r\(0),
      R => '0'
    );
\order_q_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_order_q_r[1]_i_1\,
      Q => \^order_q_r\(1),
      R => '0'
    );
ordered_r_lcl_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABA0ABA"
    )
    port map (
      I0 => \^p_142_out\,
      I1 => \^o7\,
      I2 => p_132_out,
      I3 => Q(0),
      I4 => I16,
      I5 => I13,
      O => n_0_ordered_r_lcl_i_1
    );
ordered_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_ordered_r_lcl_i_1,
      Q => \^p_142_out\,
      R => '0'
    );
pass_open_bank_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I1,
      Q => \^pass_open_bank_r\,
      R => '0'
    );
pre_bm_end_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pre_bm_end_ns,
      Q => \^pre_bm_end_r\,
      R => '0'
    );
pre_passing_open_bank_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pre_passing_open_bank_ns,
      Q => pre_passing_open_bank_r,
      R => '0'
    );
\q_entry_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFFEFE00000"
    )
    port map (
      I0 => \n_0_q_entry_r[0]_i_2__2\,
      I1 => \^o7\,
      I2 => \^o4\,
      I3 => I49,
      I4 => \n_0_q_entry_r[1]_i_3__0\,
      I5 => q_entry_r(0),
      O => \n_0_q_entry_r[0]_i_1\
    );
\q_entry_r[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \^o4\,
      I1 => p_51_out,
      I2 => p_12_out,
      I3 => p_90_out,
      I4 => \^i8\(0),
      O => O17
    );
\q_entry_r[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_q_entry_r[1]_i_7__0\,
      I1 => p_48_out,
      I2 => p_9_out,
      I3 => p_87_out,
      I4 => I12,
      O => \n_0_q_entry_r[0]_i_2__2\
    );
\q_entry_r[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777FFFFFFFFFFF"
    )
    port map (
      I0 => \^o2\,
      I1 => accept_internal_r,
      I2 => app_en_r2,
      I3 => I15,
      I4 => I11,
      I5 => \^i8\(0),
      O => \^o7\
    );
\q_entry_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000069969669"
    )
    port map (
      I0 => \n_0_q_entry_r[1]_i_4__2\,
      I1 => \^o4\,
      I2 => I9,
      I3 => I7,
      I4 => I35,
      I5 => I10,
      O => O12
    );
\q_entry_r[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => \n_0_q_entry_r[1]_i_4__2\,
      I1 => I35,
      I2 => \^o4\,
      I3 => I7,
      O => O16
    );
\q_entry_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => q_entry_ns(1),
      I1 => \n_0_q_entry_r[1]_i_3__0\,
      I2 => q_entry_r(1),
      O => \n_0_q_entry_r[1]_i_1\
    );
\q_entry_r[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF101"
    )
    port map (
      I0 => \n_0_q_entry_r[1]_i_4__2\,
      I1 => I35,
      I2 => \^o4\,
      I3 => \n_0_q_entry_r[1]_i_5\,
      I4 => \n_0_q_entry_r[1]_i_6__2\,
      O => q_entry_ns(1)
    );
\q_entry_r[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FBBFFFF"
    )
    port map (
      I0 => \n_0_q_entry_r[1]_i_7__0\,
      I1 => \^o7\,
      I2 => I35,
      I3 => \^i8\(0),
      I4 => \^o4\,
      O => \n_0_q_entry_r[1]_i_3__0\
    );
\q_entry_r[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888222282888"
    )
    port map (
      I0 => I40,
      I1 => \n_0_q_entry_r[1]_i_6__2\,
      I2 => I9,
      I3 => \^o4\,
      I4 => I7,
      I5 => \n_0_q_entry_r[1]_i_4__2\,
      O => O13
    );
\q_entry_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02802A02A82A80A8"
    )
    port map (
      I0 => I39,
      I1 => I9,
      I2 => I7,
      I3 => \n_0_q_entry_r[1]_i_4__2\,
      I4 => \^o4\,
      I5 => \n_0_q_entry_r[1]_i_6__2\,
      O => O11
    );
\q_entry_r[1]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^i8\(0),
      I1 => p_90_out,
      I2 => p_12_out,
      I3 => p_51_out,
      O => \n_0_q_entry_r[1]_i_4__2\
    );
\q_entry_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FF87878787"
    )
    port map (
      I0 => I28,
      I1 => \n_0_q_entry_r[1]_i_7__0\,
      I2 => I34,
      I3 => q_entry_r(1),
      I4 => q_entry_r(0),
      I5 => \^o7\,
      O => \n_0_q_entry_r[1]_i_5\
    );
\q_entry_r[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0140405454151501"
    )
    port map (
      I0 => I9,
      I1 => I35,
      I2 => \n_0_q_entry_r[1]_i_4__2\,
      I3 => I7,
      I4 => \^o4\,
      I5 => \n_0_q_entry_r[1]_i_6__2\,
      O => O14
    );
\q_entry_r[1]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005965"
    )
    port map (
      I0 => \n_0_q_entry_r[1]_i_6__2\,
      I1 => \n_0_q_entry_r[1]_i_4__2\,
      I2 => \^o4\,
      I3 => I35,
      I4 => I7,
      O => O18
    );
\q_entry_r[1]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
    port map (
      I0 => \^i8\(0),
      I1 => p_51_out,
      I2 => p_12_out,
      I3 => p_90_out,
      O => \n_0_q_entry_r[1]_i_6__2\
    );
\q_entry_r[1]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
    port map (
      I0 => I10,
      I1 => rb_hit_busies_r(3),
      I2 => rb_hit_busies_r(1),
      I3 => I7,
      I4 => rb_hit_busies_r(2),
      I5 => I9,
      O => \n_0_q_entry_r[1]_i_7__0\
    );
\q_entry_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_q_entry_r[0]_i_1\,
      Q => q_entry_r(0),
      R => I30
    );
\q_entry_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_q_entry_r[1]_i_1\,
      Q => q_entry_r(1),
      R => SR(0)
    );
\q_has_priority_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040444040404040"
    )
    port map (
      I0 => I14,
      I1 => \^o4\,
      I2 => q_has_priority,
      I3 => app_hi_pri_r2,
      I4 => I35,
      I5 => I12,
      O => q_has_priority_ns
    );
q_has_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => q_has_priority_ns,
      Q => q_has_priority,
      R => '0'
    );
\q_has_rd_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAAAA888A888A"
    )
    port map (
      I0 => I27,
      I1 => \^q_has_rd\,
      I2 => I41,
      I3 => \^i8\(0),
      I4 => was_wr,
      I5 => I3,
      O => q_has_rd_ns
    );
q_has_rd_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => q_has_rd_ns,
      Q => \^q_has_rd\,
      R => '0'
    );
\ras_timer_r[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0C5C5C"
    )
    port map (
      I0 => \n_0_ras_timer_r[0]_i_2__0\,
      I1 => I23,
      I2 => \^o10\,
      I3 => I24,
      I4 => rb_hit_busies_r(3),
      O => D(0)
    );
\ras_timer_r[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
    port map (
      I0 => I25,
      I1 => rb_hit_busies_r(1),
      I2 => I26,
      I3 => rb_hit_busies_r(2),
      O => \n_0_ras_timer_r[0]_i_2__0\
    );
\ras_timer_r[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0C5C5C"
    )
    port map (
      I0 => \n_0_ras_timer_r[1]_i_2__0\,
      I1 => I19,
      I2 => \^o10\,
      I3 => I20,
      I4 => rb_hit_busies_r(3),
      O => D(1)
    );
\ras_timer_r[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
    port map (
      I0 => rb_hit_busies_r(1),
      I1 => I21,
      I2 => I22,
      I3 => rb_hit_busies_r(2),
      O => \n_0_ras_timer_r[1]_i_2__0\
    );
\ras_timer_r[1]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_ras_timer_r[1]_i_7__0\,
      I1 => q_entry_r(0),
      I2 => q_entry_r(1),
      I3 => \^i8\(0),
      O => \^o10\
    );
\ras_timer_r[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
    port map (
      I0 => pre_passing_open_bank_r,
      I1 => Q(0),
      I2 => \^pass_open_bank_r\,
      I3 => I16,
      I4 => p_132_out,
      O => O15
    );
\ras_timer_r[1]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
    port map (
      I0 => I36,
      I1 => rb_hit_busies_r(1),
      I2 => rb_hit_busies_r(3),
      I3 => I37,
      I4 => rb_hit_busies_r(2),
      I5 => I38,
      O => \n_0_ras_timer_r[1]_i_7__0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
    port map (
      I0 => p_106_out,
      I1 => \^o6\,
      I2 => rb_hit_busies_r(1),
      I3 => I13,
      I4 => I7,
      O => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[1]_i_1\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
    port map (
      I0 => p_67_out,
      I1 => \^o6\,
      I2 => rb_hit_busies_r(2),
      I3 => I13,
      I4 => I9,
      O => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1__0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
    port map (
      I0 => p_28_out,
      I1 => \^o6\,
      I2 => rb_hit_busies_r(3),
      I3 => I14,
      I4 => I10,
      O => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[1]_i_1\,
      Q => rb_hit_busies_r(1),
      R => '0'
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1__0\,
      Q => rb_hit_busies_r(2),
      R => '0'
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0\,
      Q => rb_hit_busies_r(3),
      R => '0'
    );
wait_for_maint_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I5,
      Q => \^o1\,
      R => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_0_mig_7series_v2_3_bank_queue__parameterized0\ is
  port (
    I7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pass_open_bank_r : out STD_LOGIC;
    pre_bm_end_r : out STD_LOGIC;
    q_has_rd : out STD_LOGIC;
    O1 : out STD_LOGIC;
    tail_r : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    p_14_in : out STD_LOGIC;
    order_q_r : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O7 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O9 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    p_103_out : out STD_LOGIC;
    CLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    pre_bm_end_ns : in STD_LOGIC;
    pre_passing_open_bank_ns : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    I11 : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    I12 : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    I14 : in STD_LOGIC;
    col_wait_r : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    req_priority_r : in STD_LOGIC;
    O8 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    O10 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    use_addr : in STD_LOGIC;
    accept_internal_r : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    p_126_out : in STD_LOGIC;
    I19 : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I20 : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    ras_timer_zero_r : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_0_mig_7series_v2_3_bank_queue__parameterized0\ : entity is "mig_7series_v2_3_bank_queue";
end \mig_7series_0_mig_7series_v2_3_bank_queue__parameterized0\;

architecture STRUCTURE of \mig_7series_0_mig_7series_v2_3_bank_queue__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^i7\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \n_0_compute_tail.tail_r_lcl_i_1__0\ : STD_LOGIC;
  signal \n_0_compute_tail.tail_r_lcl_i_2\ : STD_LOGIC;
  signal \n_0_grant_r[1]_i_5\ : STD_LOGIC;
  signal \n_0_head_r_lcl_i_1__0\ : STD_LOGIC;
  signal n_0_head_r_lcl_i_2 : STD_LOGIC;
  signal \n_0_head_r_lcl_i_3__1\ : STD_LOGIC;
  signal \n_0_order_q_r[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_order_q_r[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_order_q_r[1]_i_2__2\ : STD_LOGIC;
  signal \n_0_ordered_r_lcl_i_1__0\ : STD_LOGIC;
  signal \n_0_q_entry_r[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_q_entry_r[0]_i_3\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_3\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_4__1\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_6__0\ : STD_LOGIC;
  signal \n_0_ras_timer_r[0]_i_2__1\ : STD_LOGIC;
  signal \n_0_ras_timer_r[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_ras_timer_r[1]_i_5\ : STD_LOGIC;
  signal \n_0_rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1\ : STD_LOGIC;
  signal \n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1\ : STD_LOGIC;
  signal \n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1\ : STD_LOGIC;
  signal \^order_q_r\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^p_103_out\ : STD_LOGIC;
  signal \^pass_open_bank_r\ : STD_LOGIC;
  signal \^pre_bm_end_r\ : STD_LOGIC;
  signal pre_passing_open_bank_r : STD_LOGIC;
  signal q_entry_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal q_has_priority : STD_LOGIC;
  signal q_has_priority_ns : STD_LOGIC;
  signal \^q_has_rd\ : STD_LOGIC;
  signal q_has_rd_ns : STD_LOGIC;
  signal rb_hit_busies_r : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \^tail_r\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head_r_lcl_i_3__1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of idle_r_lcl_i_1 : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \ras_timer_r[1]_i_4__0\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1\ : label is "soft_lutpair489";
begin
  E(0) <= \^e\(0);
  I7(0) <= \^i7\(0);
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  O9 <= \^o9\;
  order_q_r(1 downto 0) <= \^order_q_r\(1 downto 0);
  p_103_out <= \^p_103_out\;
  pass_open_bank_r <= \^pass_open_bank_r\;
  pre_bm_end_r <= \^pre_bm_end_r\;
  q_has_rd <= \^q_has_rd\;
  tail_r <= \^tail_r\;
accept_internal_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA2222222222222"
    )
    port map (
      I0 => I16,
      I1 => \^i7\(0),
      I2 => I29,
      I3 => use_addr,
      I4 => accept_internal_r,
      I5 => \^o2\,
      O => \^o5\
    );
auto_pre_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I3,
      Q => \^o3\,
      R => '0'
    );
\compute_tail.tail_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313111311111111"
    )
    port map (
      I0 => \n_0_compute_tail.tail_r_lcl_i_2\,
      I1 => I13,
      I2 => I5,
      I3 => \^i7\(0),
      I4 => I8,
      I5 => \^tail_r\,
      O => \n_0_compute_tail.tail_r_lcl_i_1__0\
    );
\compute_tail.tail_r_lcl_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF7F"
    )
    port map (
      I0 => I11,
      I1 => I12,
      I2 => I10,
      I3 => \^o4\,
      I4 => \^o6\,
      O => \n_0_compute_tail.tail_r_lcl_i_2\
    );
\compute_tail.tail_r_lcl_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_compute_tail.tail_r_lcl_i_1__0\,
      Q => \^tail_r\,
      R => '0'
    );
\demand_priority_r_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"545054505450FFFF"
    )
    port map (
      I0 => I15,
      I1 => \^order_q_r\(0),
      I2 => \^order_q_r\(1),
      I3 => I17,
      I4 => req_priority_r,
      I5 => q_has_priority,
      O => O7
    );
\grant_r[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0DDDDDD"
    )
    port map (
      I0 => \n_0_grant_r[1]_i_5\,
      I1 => I43,
      I2 => \^o3\,
      I3 => ras_timer_zero_r,
      I4 => pre_wait_r,
      I5 => I44,
      O => O13
    );
\grant_r[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => \^i7\(0),
      I1 => \^o2\,
      I2 => I22,
      I3 => \^o1\,
      I4 => ras_timer_zero_r,
      O => \n_0_grant_r[1]_i_5\
    );
\head_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
    port map (
      I0 => n_0_head_r_lcl_i_2,
      I1 => \^o4\,
      I2 => I9,
      I3 => I10,
      I4 => \n_0_q_entry_r[1]_i_3\,
      I5 => \^o2\,
      O => \n_0_head_r_lcl_i_1__0\
    );
head_r_lcl_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACEAA02AA32AA02"
    )
    port map (
      I0 => \n_0_head_r_lcl_i_3__1\,
      I1 => \n_0_q_entry_r[1]_i_6__0\,
      I2 => \^i7\(0),
      I3 => I30,
      I4 => I31,
      I5 => I32,
      O => n_0_head_r_lcl_i_2
    );
\head_r_lcl_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => q_entry_r(0),
      I1 => q_entry_r(1),
      O => \n_0_head_r_lcl_i_3__1\
    );
head_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_head_r_lcl_i_1__0\,
      Q => \^o2\,
      R => I2
    );
idle_r_lcl_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o5\,
      O => \^e\(0)
    );
idle_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^e\(0),
      Q => \^i7\(0),
      R => '0'
    );
\order_q_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"550D000C550DF00C"
    )
    port map (
      I0 => I48,
      I1 => \^order_q_r\(1),
      I2 => \^order_q_r\(0),
      I3 => I17,
      I4 => \n_0_order_q_r[1]_i_2__2\,
      I5 => I13,
      O => \n_0_order_q_r[0]_i_1__0\
    );
\order_q_r[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC200C0AAC2CCC0"
    )
    port map (
      I0 => I47,
      I1 => \^order_q_r\(1),
      I2 => \^order_q_r\(0),
      I3 => I17,
      I4 => \n_0_order_q_r[1]_i_2__2\,
      I5 => I13,
      O => \n_0_order_q_r[1]_i_1__0\
    );
\order_q_r[1]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o6\,
      I1 => I14,
      O => \n_0_order_q_r[1]_i_2__2\
    );
\order_q_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_order_q_r[0]_i_1__0\,
      Q => \^order_q_r\(0),
      R => '0'
    );
\order_q_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_order_q_r[1]_i_1__0\,
      Q => \^order_q_r\(1),
      R => '0'
    );
\ordered_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EE0EAAAA"
    )
    port map (
      I0 => \^p_103_out\,
      I1 => \^o6\,
      I2 => Q(0),
      I3 => I15,
      I4 => I14,
      I5 => I13,
      O => \n_0_ordered_r_lcl_i_1__0\
    );
ordered_r_lcl_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080000000"
    )
    port map (
      I0 => \^i7\(0),
      I1 => \^o2\,
      I2 => accept_internal_r,
      I3 => app_en_r2,
      I4 => I27,
      I5 => I29,
      O => \^o6\
    );
ordered_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_ordered_r_lcl_i_1__0\,
      Q => \^p_103_out\,
      R => '0'
    );
pass_open_bank_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I1,
      Q => \^pass_open_bank_r\,
      R => '0'
    );
pre_bm_end_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pre_bm_end_ns,
      Q => \^pre_bm_end_r\,
      R => '0'
    );
pre_passing_open_bank_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pre_passing_open_bank_ns,
      Q => pre_passing_open_bank_r,
      R => '0'
    );
\q_entry_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DEFFFF00DE0000"
    )
    port map (
      I0 => I46,
      I1 => \^o4\,
      I2 => I34,
      I3 => \n_0_q_entry_r[0]_i_3\,
      I4 => \n_0_q_entry_r[1]_i_3\,
      I5 => q_entry_r(0),
      O => \n_0_q_entry_r[0]_i_1__0\
    );
\q_entry_r[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9090F000"
    )
    port map (
      I0 => I32,
      I1 => \n_0_q_entry_r[1]_i_6__0\,
      I2 => \^o4\,
      I3 => q_entry_r(0),
      I4 => \^o6\,
      O => \n_0_q_entry_r[0]_i_3\
    );
\q_entry_r[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_0_out(1),
      I1 => \n_0_q_entry_r[1]_i_3\,
      I2 => q_entry_r(1),
      O => \n_0_q_entry_r[1]_i_1__0\
    );
\q_entry_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041FFEBFF"
    )
    port map (
      I0 => \^o6\,
      I1 => q_entry_r(1),
      I2 => q_entry_r(0),
      I3 => \^o4\,
      I4 => \n_0_q_entry_r[1]_i_4__1\,
      I5 => I33,
      O => p_0_out(1)
    );
\q_entry_r[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF35FF"
    )
    port map (
      I0 => \n_0_q_entry_r[1]_i_6__0\,
      I1 => I34,
      I2 => \^i7\(0),
      I3 => \^o4\,
      I4 => \^o6\,
      O => \n_0_q_entry_r[1]_i_3\
    );
\q_entry_r[1]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8117177E"
    )
    port map (
      I0 => \n_0_q_entry_r[1]_i_6__0\,
      I1 => p_126_out,
      I2 => I19,
      I3 => p_9_out,
      I4 => p_48_out,
      O => \n_0_q_entry_r[1]_i_4__1\
    );
\q_entry_r[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
    port map (
      I0 => rb_hit_busies_r(4),
      I1 => I10,
      I2 => rb_hit_busies_r(3),
      I3 => I12,
      I4 => rb_hit_busies_r(2),
      I5 => I11,
      O => \n_0_q_entry_r[1]_i_6__0\
    );
\q_entry_r_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_q_entry_r[0]_i_1__0\,
      Q => q_entry_r(0),
      S => SR(0)
    );
\q_entry_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_q_entry_r[1]_i_1__0\,
      Q => q_entry_r(1),
      R => SR(0)
    );
\q_has_priority_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040444040404040"
    )
    port map (
      I0 => I20,
      I1 => \^o4\,
      I2 => q_has_priority,
      I3 => app_hi_pri_r2,
      I4 => I34,
      I5 => I19,
      O => q_has_priority_ns
    );
q_has_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => q_has_priority_ns,
      Q => q_has_priority,
      R => '0'
    );
\q_has_rd_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAAAA888A888A"
    )
    port map (
      I0 => I16,
      I1 => \^q_has_rd\,
      I2 => I38,
      I3 => \^i7\(0),
      I4 => was_wr,
      I5 => I5,
      O => q_has_rd_ns
    );
q_has_rd_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => q_has_rd_ns,
      Q => \^q_has_rd\,
      R => '0'
    );
\ras_timer_r[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC5C0C5C"
    )
    port map (
      I0 => \n_0_ras_timer_r[0]_i_2__1\,
      I1 => O10,
      I2 => \^o9\,
      I3 => rb_hit_busies_r(4),
      I4 => I21,
      O => D(0)
    );
\ras_timer_r[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
    port map (
      I0 => I41,
      I1 => rb_hit_busies_r(2),
      I2 => I42,
      I3 => rb_hit_busies_r(3),
      O => \n_0_ras_timer_r[0]_i_2__1\
    );
\ras_timer_r[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC5C0C5C"
    )
    port map (
      I0 => \n_0_ras_timer_r[1]_i_2__1\,
      I1 => O8,
      I2 => \^o9\,
      I3 => rb_hit_busies_r(4),
      I4 => I18,
      O => D(1)
    );
\ras_timer_r[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
    port map (
      I0 => rb_hit_busies_r(2),
      I1 => I39,
      I2 => I40,
      I3 => rb_hit_busies_r(3),
      O => \n_0_ras_timer_r[1]_i_2__1\
    );
\ras_timer_r[1]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_ras_timer_r[1]_i_5\,
      I1 => q_entry_r(0),
      I2 => q_entry_r(1),
      I3 => \^i7\(0),
      O => \^o9\
    );
\ras_timer_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
    port map (
      I0 => I35,
      I1 => rb_hit_busies_r(4),
      I2 => rb_hit_busies_r(2),
      I3 => I36,
      I4 => rb_hit_busies_r(3),
      I5 => I37,
      O => \n_0_ras_timer_r[1]_i_5\
    );
\ras_timer_r[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
    port map (
      I0 => pre_passing_open_bank_r,
      I1 => Q(0),
      I2 => \^pass_open_bank_r\,
      I3 => I15,
      I4 => I14,
      O => O12
    );
\rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
    port map (
      I0 => \^pre_bm_end_r\,
      I1 => Q(0),
      I2 => \^pass_open_bank_r\,
      I3 => I15,
      I4 => I14,
      O => \^o4\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
    port map (
      I0 => p_67_out,
      I1 => \^o5\,
      I2 => rb_hit_busies_r(2),
      I3 => I13,
      I4 => I11,
      O => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
    port map (
      I0 => p_28_out,
      I1 => \^o5\,
      I2 => rb_hit_busies_r(3),
      I3 => I13,
      I4 => I12,
      O => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
    port map (
      I0 => p_145_out,
      I1 => \^o5\,
      I2 => rb_hit_busies_r(4),
      I3 => I13,
      I4 => I10,
      O => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1\
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1\,
      Q => rb_hit_busies_r(2),
      R => '0'
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1\,
      Q => rb_hit_busies_r(3),
      R => '0'
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1\,
      Q => rb_hit_busies_r(4),
      R => '0'
    );
\req_bank_rdy_r_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA020A"
    )
    port map (
      I0 => col_wait_r,
      I1 => I17,
      I2 => \^order_q_r\(1),
      I3 => \^order_q_r\(0),
      I4 => I15,
      O => p_14_in
    );
wait_for_maint_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I6,
      Q => \^o1\,
      R => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_0_mig_7series_v2_3_bank_queue__parameterized1\ is
  port (
    I9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pass_open_bank_r : out STD_LOGIC;
    pre_bm_end_r : out STD_LOGIC;
    q_has_rd : out STD_LOGIC;
    O1 : out STD_LOGIC;
    tail_r : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    p_14_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O9 : out STD_LOGIC;
    p_7_in : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    p_64_out : out STD_LOGIC;
    CLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    pre_bm_end_ns : in STD_LOGIC;
    pre_passing_open_bank_ns : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    I11 : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    I15 : in STD_LOGIC;
    accept_internal_r : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    req_priority_r : in STD_LOGIC;
    col_wait_r : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    use_addr : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I34 : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    I43 : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    ras_timer_zero_r : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I55 : in STD_LOGIC;
    I56 : in STD_LOGIC;
    set_order_q : in STD_LOGIC;
    I57 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_0_mig_7series_v2_3_bank_queue__parameterized1\ : entity is "mig_7series_v2_3_bank_queue";
end \mig_7series_0_mig_7series_v2_3_bank_queue__parameterized1\;

architecture STRUCTURE of \mig_7series_0_mig_7series_v2_3_bank_queue__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^i9\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \n_0_compute_tail.tail_r_lcl_i_1__1\ : STD_LOGIC;
  signal \n_0_compute_tail.tail_r_lcl_i_2__1\ : STD_LOGIC;
  signal \n_0_head_r_lcl_i_1__1\ : STD_LOGIC;
  signal \n_0_head_r_lcl_i_2__1\ : STD_LOGIC;
  signal \n_0_head_r_lcl_i_4__2\ : STD_LOGIC;
  signal \n_0_order_q_r[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_order_q_r[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_ordered_r_lcl_i_1__1\ : STD_LOGIC;
  signal \n_0_q_entry_r[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_3__1\ : STD_LOGIC;
  signal \n_0_ras_timer_r[0]_i_2__2\ : STD_LOGIC;
  signal \n_0_ras_timer_r[1]_i_2__2\ : STD_LOGIC;
  signal \n_0_ras_timer_r[1]_i_7\ : STD_LOGIC;
  signal \n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1\ : STD_LOGIC;
  signal order_q_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^p_64_out\ : STD_LOGIC;
  signal \^pass_open_bank_r\ : STD_LOGIC;
  signal \^pre_bm_end_r\ : STD_LOGIC;
  signal pre_passing_open_bank_r : STD_LOGIC;
  signal q_entry_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal q_has_priority : STD_LOGIC;
  signal q_has_priority_ns : STD_LOGIC;
  signal \^q_has_rd\ : STD_LOGIC;
  signal q_has_rd_ns : STD_LOGIC;
  signal rb_hit_busies_r : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \^tail_r\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \compute_tail.tail_r_lcl_i_2__1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \compute_tail.tail_r_lcl_i_3__0\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \head_r_lcl_i_4__2\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \idle_r_lcl_i_1__1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \ras_timer_r[1]_i_4\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1\ : label is "soft_lutpair497";
begin
  E(0) <= \^e\(0);
  I9(0) <= \^i9\(0);
  O1 <= \^o1\;
  O10 <= \^o10\;
  O2 <= \^o2\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  O9 <= \^o9\;
  p_64_out <= \^p_64_out\;
  pass_open_bank_r <= \^pass_open_bank_r\;
  pre_bm_end_r <= \^pre_bm_end_r\;
  q_has_rd <= \^q_has_rd\;
  tail_r <= \^tail_r\;
accept_internal_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
    port map (
      I0 => I27,
      I1 => \^o5\,
      I2 => I28,
      I3 => I29,
      I4 => I30,
      O => p_7_in
    );
accept_internal_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA2222222222222"
    )
    port map (
      I0 => I31,
      I1 => \^i9\(0),
      I2 => I17,
      I3 => use_addr,
      I4 => accept_internal_r,
      I5 => \^o2\,
      O => \^o5\
    );
auto_pre_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I3,
      Q => O3,
      R => '0'
    );
\compute_tail.tail_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005500F700550055"
    )
    port map (
      I0 => \n_0_compute_tail.tail_r_lcl_i_2__1\,
      I1 => \^i9\(0),
      I2 => I5,
      I3 => I13,
      I4 => I6,
      I5 => \^tail_r\,
      O => \n_0_compute_tail.tail_r_lcl_i_1__1\
    );
\compute_tail.tail_r_lcl_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
    port map (
      I0 => \^o6\,
      I1 => \^o4\,
      I2 => I15,
      I3 => I12,
      I4 => I11,
      O => \n_0_compute_tail.tail_r_lcl_i_2__1\
    );
\compute_tail.tail_r_lcl_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \^o4\,
      I1 => I15,
      I2 => I12,
      O => O11
    );
\compute_tail.tail_r_lcl_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \^o4\,
      I1 => I12,
      I2 => I11,
      O => O13
    );
\compute_tail.tail_r_lcl_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_compute_tail.tail_r_lcl_i_1__1\,
      Q => \^tail_r\,
      R => '0'
    );
\demand_priority_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"545054505450FFFF"
    )
    port map (
      I0 => I18,
      I1 => order_q_r(0),
      I2 => order_q_r(1),
      I3 => I19,
      I4 => req_priority_r,
      I5 => q_has_priority,
      O => O7
    );
\grant_r[3]_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => \^i9\(0),
      I1 => \^o2\,
      I2 => I35,
      I3 => \^o1\,
      I4 => ras_timer_zero_r,
      O => O14
    );
\grant_r[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF13000000000000"
    )
    port map (
      I0 => I19,
      I1 => order_q_r(1),
      I2 => order_q_r(0),
      I3 => I18,
      I4 => col_wait_r,
      I5 => I20,
      O => O8
    );
\head_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
    port map (
      I0 => \n_0_head_r_lcl_i_2__1\,
      I1 => \^o4\,
      I2 => I8,
      I3 => I10,
      I4 => \n_0_q_entry_r[1]_i_3__1\,
      I5 => \^o2\,
      O => \n_0_head_r_lcl_i_1__1\
    );
\head_r_lcl_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACEAA02AA32AA02"
    )
    port map (
      I0 => \n_0_head_r_lcl_i_4__2\,
      I1 => \^o10\,
      I2 => \^i9\(0),
      I3 => I36,
      I4 => I32,
      I5 => I37,
      O => \n_0_head_r_lcl_i_2__1\
    );
\head_r_lcl_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => q_entry_r(0),
      I1 => q_entry_r(1),
      O => \n_0_head_r_lcl_i_4__2\
    );
head_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_head_r_lcl_i_1__1\,
      Q => \^o2\,
      R => I2
    );
\idle_r_lcl_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o5\,
      O => \^e\(0)
    );
idle_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^e\(0),
      Q => \^i9\(0),
      R => '0'
    );
\order_q_r[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"550D000C550DF00C"
    )
    port map (
      I0 => I57,
      I1 => order_q_r(1),
      I2 => order_q_r(0),
      I3 => I19,
      I4 => set_order_q,
      I5 => I13,
      O => \n_0_order_q_r[0]_i_1__1\
    );
\order_q_r[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC200C0AAC2CCC0"
    )
    port map (
      I0 => I56,
      I1 => order_q_r(1),
      I2 => order_q_r(0),
      I3 => I19,
      I4 => set_order_q,
      I5 => I13,
      O => \n_0_order_q_r[1]_i_1__1\
    );
\order_q_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_order_q_r[0]_i_1__1\,
      Q => order_q_r(0),
      R => '0'
    );
\order_q_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_order_q_r[1]_i_1__1\,
      Q => order_q_r(1),
      R => '0'
    );
\ordered_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABA0ABA"
    )
    port map (
      I0 => \^p_64_out\,
      I1 => \^o6\,
      I2 => I34,
      I3 => Q(0),
      I4 => I18,
      I5 => I13,
      O => \n_0_ordered_r_lcl_i_1__1\
    );
ordered_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_ordered_r_lcl_i_1__1\,
      Q => \^p_64_out\,
      R => '0'
    );
pass_open_bank_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I1,
      Q => \^pass_open_bank_r\,
      R => '0'
    );
pre_bm_end_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pre_bm_end_ns,
      Q => \^pre_bm_end_r\,
      R => '0'
    );
pre_passing_open_bank_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pre_passing_open_bank_ns,
      Q => pre_passing_open_bank_r,
      R => '0'
    );
\q_entry_r[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F40FFFFEFE00000"
    )
    port map (
      I0 => \^o6\,
      I1 => I44,
      I2 => \^o4\,
      I3 => I55,
      I4 => \n_0_q_entry_r[1]_i_3__1\,
      I5 => q_entry_r(0),
      O => \n_0_q_entry_r[0]_i_1__1\
    );
\q_entry_r[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777FFFFFFFFFFF"
    )
    port map (
      I0 => \^o2\,
      I1 => accept_internal_r,
      I2 => app_en_r2,
      I3 => I16,
      I4 => I17,
      I5 => \^i9\(0),
      O => \^o6\
    );
\q_entry_r[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_0_out(1),
      I1 => \n_0_q_entry_r[1]_i_3__1\,
      I2 => q_entry_r(1),
      O => \n_0_q_entry_r[1]_i_1__1\
    );
\q_entry_r[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000009FFF90FF"
    )
    port map (
      I0 => q_entry_r(1),
      I1 => q_entry_r(0),
      I2 => \^o6\,
      I3 => \^o4\,
      I4 => I33,
      I5 => I39,
      O => p_0_out(1)
    );
\q_entry_r[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F77FFFF"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o6\,
      I2 => I38,
      I3 => \^i9\(0),
      I4 => \^o4\,
      O => \n_0_q_entry_r[1]_i_3__1\
    );
\q_entry_r[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
    port map (
      I0 => rb_hit_busies_r(3),
      I1 => I15,
      I2 => rb_hit_busies_r(5),
      I3 => I11,
      I4 => rb_hit_busies_r(4),
      I5 => I12,
      O => \^o10\
    );
\q_entry_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_q_entry_r[0]_i_1__1\,
      Q => q_entry_r(0),
      R => I2
    );
\q_entry_r_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_q_entry_r[1]_i_1__1\,
      Q => q_entry_r(1),
      S => I2
    );
\q_has_priority_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040444040404040"
    )
    port map (
      I0 => I14,
      I1 => \^o4\,
      I2 => q_has_priority,
      I3 => app_hi_pri_r2,
      I4 => I38,
      I5 => p_48_out,
      O => q_has_priority_ns
    );
q_has_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => q_has_priority_ns,
      Q => q_has_priority,
      R => '0'
    );
\q_has_rd_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAAAA888A888A"
    )
    port map (
      I0 => I31,
      I1 => \^q_has_rd\,
      I2 => I43,
      I3 => \^i9\(0),
      I4 => was_wr,
      I5 => I6,
      O => q_has_rd_ns
    );
q_has_rd_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => q_has_rd_ns,
      Q => \^q_has_rd\,
      R => '0'
    );
\ras_timer_r[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0C5C5C"
    )
    port map (
      I0 => \n_0_ras_timer_r[0]_i_2__2\,
      I1 => I25,
      I2 => \^o9\,
      I3 => I26,
      I4 => rb_hit_busies_r(5),
      O => D(0)
    );
\ras_timer_r[0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
    port map (
      I0 => I47,
      I1 => rb_hit_busies_r(3),
      I2 => I48,
      I3 => rb_hit_busies_r(4),
      O => \n_0_ras_timer_r[0]_i_2__2\
    );
\ras_timer_r[1]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
    port map (
      I0 => pre_passing_open_bank_r,
      I1 => Q(0),
      I2 => \^pass_open_bank_r\,
      I3 => I18,
      I4 => I34,
      O => O12
    );
\ras_timer_r[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0C5C5C"
    )
    port map (
      I0 => \n_0_ras_timer_r[1]_i_2__2\,
      I1 => I21,
      I2 => \^o9\,
      I3 => I24,
      I4 => rb_hit_busies_r(5),
      O => D(1)
    );
\ras_timer_r[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
    port map (
      I0 => rb_hit_busies_r(3),
      I1 => I45,
      I2 => I46,
      I3 => rb_hit_busies_r(4),
      O => \n_0_ras_timer_r[1]_i_2__2\
    );
\ras_timer_r[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_ras_timer_r[1]_i_7\,
      I1 => q_entry_r(0),
      I2 => q_entry_r(1),
      I3 => \^i9\(0),
      O => \^o9\
    );
\ras_timer_r[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
    port map (
      I0 => I40,
      I1 => rb_hit_busies_r(5),
      I2 => rb_hit_busies_r(3),
      I3 => I41,
      I4 => rb_hit_busies_r(4),
      I5 => I42,
      O => \n_0_ras_timer_r[1]_i_7\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
    port map (
      I0 => \^pre_bm_end_r\,
      I1 => Q(0),
      I2 => \^pass_open_bank_r\,
      I3 => I18,
      I4 => I34,
      O => \^o4\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
    port map (
      I0 => p_28_out,
      I1 => \^o5\,
      I2 => rb_hit_busies_r(3),
      I3 => I14,
      I4 => I15,
      O => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
    port map (
      I0 => p_145_out,
      I1 => \^o5\,
      I2 => rb_hit_busies_r(4),
      I3 => I14,
      I4 => I12,
      O => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
    port map (
      I0 => p_106_out,
      I1 => \^o5\,
      I2 => rb_hit_busies_r(5),
      I3 => I13,
      I4 => I11,
      O => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1\
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1\,
      Q => rb_hit_busies_r(3),
      R => '0'
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0\,
      Q => rb_hit_busies_r(4),
      R => '0'
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1\,
      Q => rb_hit_busies_r(5),
      R => '0'
    );
\req_bank_rdy_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA888A88AA88AA"
    )
    port map (
      I0 => col_wait_r,
      I1 => I18,
      I2 => order_q_r(0),
      I3 => order_q_r(1),
      I4 => I22,
      I5 => I23,
      O => p_14_in
    );
wait_for_maint_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I7,
      Q => \^o1\,
      R => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_0_mig_7series_v2_3_bank_queue__parameterized2\ is
  port (
    I10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pass_open_bank_r : out STD_LOGIC;
    pre_bm_end_r : out STD_LOGIC;
    q_has_rd : out STD_LOGIC;
    q_has_priority : out STD_LOGIC;
    O1 : out STD_LOGIC;
    tail_r : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    order_q_r : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O6 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    p_25_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    pre_bm_end_ns : in STD_LOGIC;
    pre_passing_open_bank_ns : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    col_wait_r : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    I14 : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    I17 : in STD_LOGIC;
    p_142_out : in STD_LOGIC;
    p_103_out : in STD_LOGIC;
    p_64_out : in STD_LOGIC;
    I18 : in STD_LOGIC;
    O10 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    O11 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    use_addr : in STD_LOGIC;
    accept_internal_r : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I23 : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    p_126_out : in STD_LOGIC;
    p_87_out : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    I29 : in STD_LOGIC;
    ras_timer_zero_r : in STD_LOGIC;
    I50 : in STD_LOGIC;
    I51 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I52 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    set_order_q : in STD_LOGIC;
    I31 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_0_mig_7series_v2_3_bank_queue__parameterized2\ : entity is "mig_7series_v2_3_bank_queue";
end \mig_7series_0_mig_7series_v2_3_bank_queue__parameterized2\;

architecture STRUCTURE of \mig_7series_0_mig_7series_v2_3_bank_queue__parameterized2\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^i10\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \n_0_compute_tail.tail_r_lcl_i_1__2\ : STD_LOGIC;
  signal \n_0_compute_tail.tail_r_lcl_i_2__2\ : STD_LOGIC;
  signal \n_0_head_r_lcl_i_1__2\ : STD_LOGIC;
  signal \n_0_head_r_lcl_i_2__2\ : STD_LOGIC;
  signal \n_0_head_r_lcl_i_3__2\ : STD_LOGIC;
  signal \n_0_order_q_r[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_order_q_r[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_ordered_r_lcl_i_1__2\ : STD_LOGIC;
  signal \n_0_q_entry_r[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_2__2\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_5__0\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_6__1\ : STD_LOGIC;
  signal \n_0_ras_timer_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_ras_timer_r[1]_i_2\ : STD_LOGIC;
  signal \n_0_ras_timer_r[1]_i_4__2\ : STD_LOGIC;
  signal \n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1\ : STD_LOGIC;
  signal \^order_q_r\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_25_out\ : STD_LOGIC;
  signal \^pass_open_bank_r\ : STD_LOGIC;
  signal \^pre_bm_end_r\ : STD_LOGIC;
  signal pre_passing_open_bank_r : STD_LOGIC;
  signal q_entry_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q_has_priority\ : STD_LOGIC;
  signal q_has_priority_ns : STD_LOGIC;
  signal \^q_has_rd\ : STD_LOGIC;
  signal q_has_rd_ns : STD_LOGIC;
  signal rb_hit_busies_r : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \^tail_r\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \compute_tail.tail_r_lcl_i_2__2\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \compute_tail.tail_r_lcl_i_3__1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \head_r_lcl_i_3__2\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \idle_r_lcl_i_1__2\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \q_entry_r[1]_i_2__2\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0\ : label is "soft_lutpair509";
begin
  E(0) <= \^e\(0);
  I10(0) <= \^i10\(0);
  O1 <= \^o1\;
  O12 <= \^o12\;
  O2 <= \^o2\;
  O4 <= \^o4\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  O9 <= \^o9\;
  order_q_r(1 downto 0) <= \^order_q_r\(1 downto 0);
  p_25_out <= \^p_25_out\;
  pass_open_bank_r <= \^pass_open_bank_r\;
  pre_bm_end_r <= \^pre_bm_end_r\;
  q_has_priority <= \^q_has_priority\;
  q_has_rd <= \^q_has_rd\;
  tail_r <= \^tail_r\;
accept_internal_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA2222222222222"
    )
    port map (
      I0 => I19,
      I1 => \^i10\(0),
      I2 => I35,
      I3 => use_addr,
      I4 => accept_internal_r,
      I5 => \^o2\,
      O => \^o6\
    );
auto_pre_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I3,
      Q => O3,
      R => '0'
    );
\compute_tail.tail_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313111311111111"
    )
    port map (
      I0 => \n_0_compute_tail.tail_r_lcl_i_2__2\,
      I1 => I13,
      I2 => I5,
      I3 => \^i10\(0),
      I4 => I6,
      I5 => \^tail_r\,
      O => \n_0_compute_tail.tail_r_lcl_i_1__2\
    );
\compute_tail.tail_r_lcl_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45555555"
    )
    port map (
      I0 => \^o12\,
      I1 => \^o4\,
      I2 => I17,
      I3 => I16,
      I4 => I14,
      O => \n_0_compute_tail.tail_r_lcl_i_2__2\
    );
\compute_tail.tail_r_lcl_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \^o4\,
      I1 => I17,
      I2 => I14,
      O => O16
    );
\compute_tail.tail_r_lcl_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_compute_tail.tail_r_lcl_i_1__2\,
      Q => \^tail_r\,
      R => '0'
    );
\grant_r[3]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50545050FFFFFFFF"
    )
    port map (
      I0 => I9,
      I1 => \^order_q_r\(0),
      I2 => \^order_q_r\(1),
      I3 => I11,
      I4 => I12,
      I5 => col_wait_r,
      O => O5
    );
\grant_r[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => \^i10\(0),
      I1 => \^o2\,
      I2 => I29,
      I3 => \^o1\,
      I4 => ras_timer_zero_r,
      O => O14
    );
\head_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
    port map (
      I0 => \n_0_head_r_lcl_i_2__2\,
      I1 => \^o4\,
      I2 => I6,
      I3 => I7,
      I4 => \n_0_q_entry_r[1]_i_5__0\,
      I5 => \^o2\,
      O => \n_0_head_r_lcl_i_1__2\
    );
\head_r_lcl_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACEAA02AA32AA02"
    )
    port map (
      I0 => \n_0_head_r_lcl_i_3__2\,
      I1 => \^o8\,
      I2 => \^i10\(0),
      I3 => I36,
      I4 => I37,
      I5 => I38,
      O => \n_0_head_r_lcl_i_2__2\
    );
\head_r_lcl_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => q_entry_r(0),
      I1 => q_entry_r(1),
      O => \n_0_head_r_lcl_i_3__2\
    );
head_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_head_r_lcl_i_1__2\,
      Q => \^o2\,
      R => I2
    );
\idle_r_lcl_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o6\,
      O => \^e\(0)
    );
idle_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^e\(0),
      Q => \^i10\(0),
      R => '0'
    );
\order_q_r[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"550D000C550DF00C"
    )
    port map (
      I0 => I31,
      I1 => \^order_q_r\(1),
      I2 => \^order_q_r\(0),
      I3 => I18,
      I4 => set_order_q,
      I5 => I13,
      O => \n_0_order_q_r[0]_i_1__2\
    );
\order_q_r[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC200C0AAC2CCC0"
    )
    port map (
      I0 => \^o9\,
      I1 => \^order_q_r\(1),
      I2 => \^order_q_r\(0),
      I3 => I18,
      I4 => set_order_q,
      I5 => I13,
      O => \n_0_order_q_r[1]_i_1__2\
    );
\order_q_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7EE8E881"
    )
    port map (
      I0 => p_142_out,
      I1 => \^p_25_out\,
      I2 => p_103_out,
      I3 => p_64_out,
      I4 => I18,
      O => \^o9\
    );
\order_q_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_order_q_r[0]_i_1__2\,
      Q => \^order_q_r\(0),
      R => '0'
    );
\order_q_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_order_q_r[1]_i_1__2\,
      Q => \^order_q_r\(1),
      R => '0'
    );
\ordered_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEA0AEA"
    )
    port map (
      I0 => \^p_25_out\,
      I1 => \^o12\,
      I2 => I23,
      I3 => Q(0),
      I4 => I9,
      I5 => I13,
      O => \n_0_ordered_r_lcl_i_1__2\
    );
ordered_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_ordered_r_lcl_i_1__2\,
      Q => \^p_25_out\,
      R => '0'
    );
pass_open_bank_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I1,
      Q => \^pass_open_bank_r\,
      R => '0'
    );
pre_bm_end_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pre_bm_end_ns,
      Q => \^pre_bm_end_r\,
      R => '0'
    );
pre_passing_open_bank_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pre_passing_open_bank_ns,
      Q => pre_passing_open_bank_r,
      R => '0'
    );
\q_entry_r[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B3FFFF00F70000"
    )
    port map (
      I0 => \^o12\,
      I1 => \^o4\,
      I2 => I30,
      I3 => I52,
      I4 => \n_0_q_entry_r[1]_i_5__0\,
      I5 => q_entry_r(0),
      O => \n_0_q_entry_r[0]_i_1__2\
    );
\q_entry_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080000000"
    )
    port map (
      I0 => \^i10\(0),
      I1 => \^o2\,
      I2 => accept_internal_r,
      I3 => app_en_r2,
      I4 => I33,
      I5 => I35,
      O => \^o12\
    );
\q_entry_r[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
    port map (
      I0 => \n_0_q_entry_r[1]_i_2__2\,
      I1 => I50,
      I2 => I51,
      I3 => \n_0_q_entry_r[1]_i_5__0\,
      I4 => q_entry_r(1),
      O => \n_0_q_entry_r[1]_i_1__2\
    );
\q_entry_r[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F73737F"
    )
    port map (
      I0 => \n_0_q_entry_r[1]_i_6__1\,
      I1 => \^o4\,
      I2 => \^o12\,
      I3 => q_entry_r(0),
      I4 => q_entry_r(1),
      O => \n_0_q_entry_r[1]_i_2__2\
    );
\q_entry_r[1]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF35FF"
    )
    port map (
      I0 => \^o8\,
      I1 => I22,
      I2 => \^i10\(0),
      I3 => \^o4\,
      I4 => \^o12\,
      O => \n_0_q_entry_r[1]_i_5__0\
    );
\q_entry_r[1]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8117177E"
    )
    port map (
      I0 => \^o8\,
      I1 => p_126_out,
      I2 => p_87_out,
      I3 => I28,
      I4 => p_48_out,
      O => \n_0_q_entry_r[1]_i_6__1\
    );
\q_entry_r[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
    port map (
      I0 => rb_hit_busies_r(4),
      I1 => I16,
      I2 => rb_hit_busies_r(5),
      I3 => I14,
      I4 => rb_hit_busies_r(6),
      I5 => I17,
      O => \^o8\
    );
\q_entry_r_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_q_entry_r[0]_i_1__2\,
      Q => q_entry_r(0),
      S => SR(0)
    );
\q_entry_r_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_q_entry_r[1]_i_1__2\,
      Q => q_entry_r(1),
      S => I2
    );
q_has_priority_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040444040404040"
    )
    port map (
      I0 => I15,
      I1 => \^o4\,
      I2 => \^q_has_priority\,
      I3 => app_hi_pri_r2,
      I4 => I22,
      I5 => I28,
      O => q_has_priority_ns
    );
q_has_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => q_has_priority_ns,
      Q => \^q_has_priority\,
      R => '0'
    );
q_has_rd_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAAAA888A888A"
    )
    port map (
      I0 => I19,
      I1 => \^q_has_rd\,
      I2 => I40,
      I3 => \^i10\(0),
      I4 => was_wr,
      I5 => I5,
      O => q_has_rd_ns
    );
q_has_rd_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => q_has_rd_ns,
      Q => \^q_has_rd\,
      R => '0'
    );
\ras_timer_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0C5C5C"
    )
    port map (
      I0 => \n_0_ras_timer_r[0]_i_2\,
      I1 => O11,
      I2 => \^o7\,
      I3 => I25,
      I4 => rb_hit_busies_r(6),
      O => D(0)
    );
\ras_timer_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
    port map (
      I0 => I26,
      I1 => rb_hit_busies_r(4),
      I2 => I27,
      I3 => rb_hit_busies_r(5),
      O => \n_0_ras_timer_r[0]_i_2\
    );
\ras_timer_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0C5C5C"
    )
    port map (
      I0 => \n_0_ras_timer_r[1]_i_2\,
      I1 => O10,
      I2 => \^o7\,
      I3 => I20,
      I4 => rb_hit_busies_r(6),
      O => D(1)
    );
\ras_timer_r[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
    port map (
      I0 => rb_hit_busies_r(4),
      I1 => I21,
      I2 => I24,
      I3 => rb_hit_busies_r(5),
      O => \n_0_ras_timer_r[1]_i_2\
    );
\ras_timer_r[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_ras_timer_r[1]_i_4__2\,
      I1 => q_entry_r(0),
      I2 => q_entry_r(1),
      I3 => \^i10\(0),
      O => \^o7\
    );
\ras_timer_r[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
    port map (
      I0 => I41,
      I1 => rb_hit_busies_r(4),
      I2 => rb_hit_busies_r(5),
      I3 => I42,
      I4 => rb_hit_busies_r(6),
      I5 => I43,
      O => \n_0_ras_timer_r[1]_i_4__2\
    );
\ras_timer_r[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
    port map (
      I0 => pre_passing_open_bank_r,
      I1 => Q(0),
      I2 => \^pass_open_bank_r\,
      I3 => I9,
      I4 => I23,
      O => O13
    );
\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
    port map (
      I0 => \^pre_bm_end_r\,
      I1 => Q(0),
      I2 => \^pass_open_bank_r\,
      I3 => I9,
      I4 => I23,
      O => \^o4\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
    port map (
      I0 => p_145_out,
      I1 => \^o6\,
      I2 => rb_hit_busies_r(4),
      I3 => I15,
      I4 => I16,
      O => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__1\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
    port map (
      I0 => p_106_out,
      I1 => \^o6\,
      I2 => rb_hit_busies_r(5),
      I3 => I13,
      I4 => I14,
      O => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
    port map (
      I0 => p_67_out,
      I1 => \^o6\,
      I2 => rb_hit_busies_r(6),
      I3 => I15,
      I4 => I17,
      O => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1\
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__1\,
      Q => rb_hit_busies_r(4),
      R => '0'
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0\,
      Q => rb_hit_busies_r(5),
      R => '0'
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1\,
      Q => rb_hit_busies_r(6),
      R => '0'
    );
wait_for_maint_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I8,
      Q => \^o1\,
      R => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_bank_state is
  port (
    O1 : out STD_LOGIC;
    ras_timer_zero_r : out STD_LOGIC;
    pre_wait_r : out STD_LOGIC;
    col_wait_r : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_ns : out STD_LOGIC;
    pre_passing_open_bank_ns : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    p_130_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    I1 : in STD_LOGIC;
    ofs_rdy_r0 : in STD_LOGIC;
    wr_this_rank_r0 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    O4 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    p_126_out : in STD_LOGIC;
    I35 : in STD_LOGIC;
    tail_r : in STD_LOGIC;
    I9 : in STD_LOGIC;
    p_128_out : in STD_LOGIC;
    p_129_out : in STD_LOGIC;
    I47 : in STD_LOGIC;
    demand_priority_r_0 : in STD_LOGIC;
    demanded_prior_r_1 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    q_has_rd : in STD_LOGIC;
    p_132_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I13 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_bank_state : entity is "mig_7series_v2_3_bank_state";
end mig_7series_0_mig_7series_v2_3_bank_state;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_bank_state is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal act_wait_ns : STD_LOGIC;
  signal bm_end_r1 : STD_LOGIC;
  signal \^col_wait_r\ : STD_LOGIC;
  signal demand_act_priority_ns : STD_LOGIC;
  signal \^demand_act_priority_r\ : STD_LOGIC;
  signal demand_priority_ns : STD_LOGIC;
  signal demanded_prior_ns : STD_LOGIC;
  signal \n_0_act_wait_r_lcl_i_2__2\ : STD_LOGIC;
  signal \n_0_col_wait_r_i_1__1\ : STD_LOGIC;
  signal n_0_demand_priority_r_i_3 : STD_LOGIC;
  signal n_0_demand_priority_r_i_4 : STD_LOGIC;
  signal n_0_pre_wait_r_i_2 : STD_LOGIC;
  signal \n_0_rtp_timer_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_starve_limit_cntr_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_starve_limit_cntr_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_starve_limit_cntr_r[2]_i_1\ : STD_LOGIC;
  signal \^pre_passing_open_bank_ns\ : STD_LOGIC;
  signal pre_wait_ns : STD_LOGIC;
  signal \^pre_wait_r\ : STD_LOGIC;
  signal ras_timer_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ras_timer_zero_ns : STD_LOGIC;
  signal \^ras_timer_zero_r\ : STD_LOGIC;
  signal req_bank_rdy_r : STD_LOGIC;
  signal rtp_timer_ns0 : STD_LOGIC;
  signal starve_limit_cntr_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal starve_limit_cntr_r0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of demand_priority_r_i_4 : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \pre_bm_end_r_i_1__1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of pre_wait_r_i_2 : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[0]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[1]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[2]_i_1\ : label is "soft_lutpair485";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O8 <= \^o8\;
  O9 <= \^o9\;
  col_wait_r <= \^col_wait_r\;
  demand_act_priority_r <= \^demand_act_priority_r\;
  pre_passing_open_bank_ns <= \^pre_passing_open_bank_ns\;
  pre_wait_r <= \^pre_wait_r\;
  ras_timer_zero_r <= \^ras_timer_zero_r\;
\act_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^o1\,
      Q => act_this_rank_r(0),
      R => '0'
    );
\act_wait_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8F88"
    )
    port map (
      I0 => \^o1\,
      I1 => \n_0_act_wait_r_lcl_i_2__2\,
      I2 => I5,
      I3 => pass_open_bank_r,
      I4 => I14,
      I5 => bm_end_r1,
      O => act_wait_ns
    );
\act_wait_r_lcl_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
    port map (
      I0 => \^o1\,
      I1 => I11(0),
      I2 => I3,
      O => \n_0_act_wait_r_lcl_i_2__2\
    );
act_wait_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => act_wait_ns,
      Q => \^o1\,
      R => '0'
    );
\auto_pre_r_lcl_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202000002000"
    )
    port map (
      I0 => p_126_out,
      I1 => I35,
      I2 => tail_r,
      I3 => \^col_wait_r\,
      I4 => Q(0),
      I5 => \^o1\,
      O => O5
    );
bm_end_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_130_out,
      Q => bm_end_r1,
      R => '0'
    );
\col_wait_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555040404"
    )
    port map (
      I0 => I14,
      I1 => \^col_wait_r\,
      I2 => Q(0),
      I3 => \^o1\,
      I4 => I11(0),
      I5 => I3,
      O => \n_0_col_wait_r_i_1__1\
    );
col_wait_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_col_wait_r_i_1__1\,
      Q => \^col_wait_r\,
      R => '0'
    );
\demand_act_priority_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
    port map (
      I0 => \^demand_act_priority_r\,
      I1 => \^ras_timer_zero_r\,
      I2 => I9,
      I3 => \^o1\,
      I4 => p_128_out,
      I5 => p_129_out,
      O => demand_act_priority_ns
    );
demand_act_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => demand_act_priority_ns,
      Q => \^demand_act_priority_r\,
      R => '0'
    );
\demand_priority_r_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888808"
    )
    port map (
      I0 => \n_0_col_wait_r_i_1__1\,
      I1 => O4,
      I2 => I4,
      I3 => n_0_demand_priority_r_i_3,
      I4 => \^o2\,
      O => demand_priority_ns
    );
demand_priority_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000404000000000"
    )
    port map (
      I0 => Q(0),
      I1 => I48,
      I2 => req_bank_rdy_r,
      I3 => q_has_rd,
      I4 => p_132_out,
      I5 => n_0_demand_priority_r_i_4,
      O => n_0_demand_priority_r_i_3
    );
demand_priority_r_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => starve_limit_cntr_r(2),
      I1 => starve_limit_cntr_r(0),
      I2 => starve_limit_cntr_r(1),
      O => n_0_demand_priority_r_i_4
    );
demand_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => demand_priority_ns,
      Q => \^o2\,
      R => '0'
    );
\demanded_prior_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D0DDD0D0"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o3\,
      I2 => I47,
      I3 => Q(1),
      I4 => demand_priority_r_0,
      I5 => demanded_prior_r_1,
      O => demanded_prior_ns
    );
\demanded_prior_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFB00FBFB"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o2\,
      I2 => Q(0),
      I3 => demanded_prior_r_1,
      I4 => demand_priority_r_0,
      I5 => Q(1),
      O => O23
    );
demanded_prior_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => demanded_prior_ns,
      Q => \^o3\,
      R => '0'
    );
\grant_r[3]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBABB"
    )
    port map (
      I0 => demand_priority_r_0,
      I1 => I47,
      I2 => Q(0),
      I3 => \^o2\,
      I4 => \^o3\,
      O => O22
    );
ofs_rdy_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => ofs_rdy_r0,
      Q => ofs_rdy_r,
      R => I1
    );
\pre_bm_end_r_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAAAAA"
    )
    port map (
      I0 => \^pre_passing_open_bank_ns\,
      I1 => I7,
      I2 => I11(0),
      I3 => \^pre_wait_r\,
      I4 => \^ras_timer_zero_r\,
      O => pre_bm_end_ns
    );
\pre_passing_open_bank_r_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA8A8"
    )
    port map (
      I0 => I6,
      I1 => Q(0),
      I2 => rtp_timer_ns0,
      I3 => \^ras_timer_zero_r\,
      I4 => \^pre_wait_r\,
      O => \^pre_passing_open_bank_ns\
    );
\pre_wait_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001011110010"
    )
    port map (
      I0 => I6,
      I1 => I14,
      I2 => \^pre_wait_r\,
      I3 => n_0_pre_wait_r_i_2,
      I4 => rtp_timer_ns0,
      I5 => pass_open_bank_r,
      O => pre_wait_ns
    );
pre_wait_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => \^ras_timer_zero_r\,
      I1 => \^pre_wait_r\,
      I2 => I11(0),
      I3 => I7,
      O => n_0_pre_wait_r_i_2
    );
pre_wait_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pre_wait_ns,
      Q => \^pre_wait_r\,
      R => '0'
    );
\ras_timer_r[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010111100100010"
    )
    port map (
      I0 => bm_end_r1,
      I1 => I14,
      I2 => ras_timer_r(1),
      I3 => ras_timer_r(0),
      I4 => I2,
      I5 => Q(0),
      O => \^o9\
    );
\ras_timer_r[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A4FF"
    )
    port map (
      I0 => ras_timer_r(1),
      I1 => I42,
      I2 => ras_timer_r(0),
      I3 => I8,
      I4 => bm_end_r1,
      I5 => I14,
      O => \^o8\
    );
\ras_timer_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => ras_timer_r(0),
      R => '0'
    );
\ras_timer_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => ras_timer_r(1),
      R => '0'
    );
\ras_timer_zero_r_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o8\,
      I1 => \^o9\,
      O => ras_timer_zero_ns
    );
ras_timer_zero_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => ras_timer_zero_ns,
      Q => \^ras_timer_zero_r\,
      R => '0'
    );
\rd_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I2,
      Q => rd_this_rank_r(0),
      R => '0'
    );
req_bank_rdy_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_14_in,
      Q => req_bank_rdy_r,
      R => '0'
    );
\rtp_timer_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => Q(0),
      I1 => I13,
      I2 => pass_open_bank_r,
      I3 => rtp_timer_ns0,
      O => \n_0_rtp_timer_r[0]_i_1\
    );
\rtp_timer_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rtp_timer_r[0]_i_1\,
      Q => rtp_timer_ns0,
      R => '0'
    );
\starve_limit_cntr_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r0,
      I2 => \^col_wait_r\,
      O => \n_0_starve_limit_cntr_r[0]_i_1\
    );
\starve_limit_cntr_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
    port map (
      I0 => starve_limit_cntr_r(1),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(0),
      I3 => \^col_wait_r\,
      O => \n_0_starve_limit_cntr_r[1]_i_1\
    );
\starve_limit_cntr_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
    port map (
      I0 => starve_limit_cntr_r(2),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(1),
      I3 => starve_limit_cntr_r(0),
      I4 => \^col_wait_r\,
      O => \n_0_starve_limit_cntr_r[2]_i_1\
    );
\starve_limit_cntr_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
    port map (
      I0 => Q(0),
      I1 => I48,
      I2 => req_bank_rdy_r,
      I3 => starve_limit_cntr_r(1),
      I4 => starve_limit_cntr_r(0),
      I5 => starve_limit_cntr_r(2),
      O => starve_limit_cntr_r0
    );
\starve_limit_cntr_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_starve_limit_cntr_r[0]_i_1\,
      Q => starve_limit_cntr_r(0),
      R => '0'
    );
\starve_limit_cntr_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_starve_limit_cntr_r[1]_i_1\,
      Q => starve_limit_cntr_r(1),
      R => '0'
    );
\starve_limit_cntr_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_starve_limit_cntr_r[2]_i_1\,
      Q => starve_limit_cntr_r(2),
      R => '0'
    );
\wr_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => wr_this_rank_r0,
      Q => wr_this_rank_r(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_0_mig_7series_v2_3_bank_state__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    ras_timer_zero_r : out STD_LOGIC;
    pre_wait_r : out STD_LOGIC;
    col_wait_r : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    pre_bm_end_ns : out STD_LOGIC;
    pre_passing_open_bank_ns : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    p_91_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    I1 : in STD_LOGIC;
    ofs_rdy_r0 : in STD_LOGIC;
    wr_this_rank_r0 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    override_demand_r : in STD_LOGIC;
    I16 : in STD_LOGIC;
    demand_priority_r_0 : in STD_LOGIC;
    O5 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    O9 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    p_87_out : in STD_LOGIC;
    I34 : in STD_LOGIC;
    tail_r : in STD_LOGIC;
    I8 : in STD_LOGIC;
    p_89_out : in STD_LOGIC;
    p_90_out : in STD_LOGIC;
    demanded_prior_r_1 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    q_has_rd : in STD_LOGIC;
    p_93_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_0_mig_7series_v2_3_bank_state__parameterized0\ : entity is "mig_7series_v2_3_bank_state";
end \mig_7series_0_mig_7series_v2_3_bank_state__parameterized0\;

architecture STRUCTURE of \mig_7series_0_mig_7series_v2_3_bank_state__parameterized0\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal act_wait_ns : STD_LOGIC;
  signal bm_end_r1 : STD_LOGIC;
  signal \^col_wait_r\ : STD_LOGIC;
  signal demand_act_priority_ns : STD_LOGIC;
  signal \^demand_act_priority_r\ : STD_LOGIC;
  signal demand_priority_ns : STD_LOGIC;
  signal demanded_prior_ns : STD_LOGIC;
  signal \n_0_act_wait_r_lcl_i_2__0\ : STD_LOGIC;
  signal \n_0_col_wait_r_i_1__0\ : STD_LOGIC;
  signal \n_0_demand_priority_r_i_3__0\ : STD_LOGIC;
  signal \n_0_demand_priority_r_i_4__0\ : STD_LOGIC;
  signal \n_0_pre_wait_r_i_2__0\ : STD_LOGIC;
  signal \n_0_rtp_timer_r[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_starve_limit_cntr_r[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_starve_limit_cntr_r[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_starve_limit_cntr_r[2]_i_1__0\ : STD_LOGIC;
  signal \^pre_passing_open_bank_ns\ : STD_LOGIC;
  signal pre_wait_ns : STD_LOGIC;
  signal \^pre_wait_r\ : STD_LOGIC;
  signal ras_timer_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ras_timer_zero_ns : STD_LOGIC;
  signal \^ras_timer_zero_r\ : STD_LOGIC;
  signal req_bank_rdy_r : STD_LOGIC;
  signal rtp_timer_ns0 : STD_LOGIC;
  signal starve_limit_cntr_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal starve_limit_cntr_r0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \demand_priority_r_i_4__0\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \pre_bm_end_r_i_1__2\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \pre_wait_r_i_2__0\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[0]_i_1__0\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[1]_i_1__0\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[2]_i_1__0\ : label is "soft_lutpair492";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  col_wait_r <= \^col_wait_r\;
  demand_act_priority_r <= \^demand_act_priority_r\;
  pre_passing_open_bank_ns <= \^pre_passing_open_bank_ns\;
  pre_wait_r <= \^pre_wait_r\;
  ras_timer_zero_r <= \^ras_timer_zero_r\;
\act_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^o1\,
      Q => act_this_rank_r(0),
      R => '0'
    );
\act_wait_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8F88"
    )
    port map (
      I0 => \^o1\,
      I1 => \n_0_act_wait_r_lcl_i_2__0\,
      I2 => I5,
      I3 => pass_open_bank_r,
      I4 => I14,
      I5 => bm_end_r1,
      O => act_wait_ns
    );
\act_wait_r_lcl_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
    port map (
      I0 => \^o1\,
      I1 => I15(0),
      I2 => I3,
      O => \n_0_act_wait_r_lcl_i_2__0\
    );
act_wait_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => act_wait_ns,
      Q => \^o1\,
      R => '0'
    );
\auto_pre_r_lcl_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202000002000"
    )
    port map (
      I0 => p_87_out,
      I1 => I34,
      I2 => tail_r,
      I3 => \^col_wait_r\,
      I4 => Q(0),
      I5 => \^o1\,
      O => O4
    );
bm_end_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_91_out,
      Q => bm_end_r1,
      R => '0'
    );
\col_wait_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555040404"
    )
    port map (
      I0 => I14,
      I1 => \^col_wait_r\,
      I2 => Q(0),
      I3 => \^o1\,
      I4 => I15(0),
      I5 => I3,
      O => \n_0_col_wait_r_i_1__0\
    );
col_wait_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_col_wait_r_i_1__0\,
      Q => \^col_wait_r\,
      R => '0'
    );
demand_act_priority_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
    port map (
      I0 => \^demand_act_priority_r\,
      I1 => \^ras_timer_zero_r\,
      I2 => I8,
      I3 => \^o1\,
      I4 => p_89_out,
      I5 => p_90_out,
      O => demand_act_priority_ns
    );
demand_act_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => demand_act_priority_ns,
      Q => \^demand_act_priority_r\,
      R => '0'
    );
\demand_priority_r_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888808"
    )
    port map (
      I0 => \n_0_col_wait_r_i_1__0\,
      I1 => O5,
      I2 => I4,
      I3 => \n_0_demand_priority_r_i_3__0\,
      I4 => \^o2\,
      O => demand_priority_ns
    );
\demand_priority_r_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000404000000000"
    )
    port map (
      I0 => Q(0),
      I1 => I45,
      I2 => req_bank_rdy_r,
      I3 => q_has_rd,
      I4 => p_93_out,
      I5 => \n_0_demand_priority_r_i_4__0\,
      O => \n_0_demand_priority_r_i_3__0\
    );
\demand_priority_r_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => starve_limit_cntr_r(2),
      I1 => starve_limit_cntr_r(0),
      I2 => starve_limit_cntr_r(1),
      O => \n_0_demand_priority_r_i_4__0\
    );
demand_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => demand_priority_ns,
      Q => \^o2\,
      R => '0'
    );
demanded_prior_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000D00DDDDDDDD"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o3\,
      I2 => Q(1),
      I3 => demand_priority_r_0,
      I4 => demanded_prior_r_1,
      I5 => I16,
      O => demanded_prior_ns
    );
demanded_prior_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => demanded_prior_ns,
      Q => \^o3\,
      R => '0'
    );
\grant_r[3]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
    port map (
      I0 => demand_priority_r_0,
      I1 => Q(0),
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => I16,
      O => O15
    );
\grant_r[3]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011111511"
    )
    port map (
      I0 => override_demand_r,
      I1 => I16,
      I2 => \^o3\,
      I3 => \^o2\,
      I4 => Q(0),
      I5 => demand_priority_r_0,
      O => O7
    );
ofs_rdy_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => ofs_rdy_r0,
      Q => ofs_rdy_r,
      R => I1
    );
\pre_bm_end_r_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAAAAA"
    )
    port map (
      I0 => \^pre_passing_open_bank_ns\,
      I1 => I7,
      I2 => I15(0),
      I3 => \^pre_wait_r\,
      I4 => \^ras_timer_zero_r\,
      O => pre_bm_end_ns
    );
\pre_passing_open_bank_r_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA8A8"
    )
    port map (
      I0 => I6,
      I1 => Q(0),
      I2 => rtp_timer_ns0,
      I3 => \^ras_timer_zero_r\,
      I4 => \^pre_wait_r\,
      O => \^pre_passing_open_bank_ns\
    );
\pre_wait_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001011110010"
    )
    port map (
      I0 => I6,
      I1 => I14,
      I2 => \^pre_wait_r\,
      I3 => \n_0_pre_wait_r_i_2__0\,
      I4 => rtp_timer_ns0,
      I5 => pass_open_bank_r,
      O => pre_wait_ns
    );
\pre_wait_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => \^ras_timer_zero_r\,
      I1 => \^pre_wait_r\,
      I2 => I15(0),
      I3 => I7,
      O => \n_0_pre_wait_r_i_2__0\
    );
pre_wait_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pre_wait_ns,
      Q => \^pre_wait_r\,
      R => '0'
    );
\ras_timer_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010111100100010"
    )
    port map (
      I0 => bm_end_r1,
      I1 => I13,
      I2 => ras_timer_r(1),
      I3 => ras_timer_r(0),
      I4 => I2,
      I5 => Q(0),
      O => O10
    );
\ras_timer_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A4FF"
    )
    port map (
      I0 => ras_timer_r(1),
      I1 => I19,
      I2 => ras_timer_r(0),
      I3 => O9,
      I4 => bm_end_r1,
      I5 => I13,
      O => O8
    );
\ras_timer_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => ras_timer_r(0),
      R => '0'
    );
\ras_timer_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => ras_timer_r(1),
      R => '0'
    );
ras_timer_zero_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00C4"
    )
    port map (
      I0 => I19,
      I1 => O9,
      I2 => ras_timer_r(0),
      I3 => ras_timer_r(1),
      I4 => I13,
      I5 => bm_end_r1,
      O => ras_timer_zero_ns
    );
ras_timer_zero_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => ras_timer_zero_ns,
      Q => \^ras_timer_zero_r\,
      R => '0'
    );
\rd_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I2,
      Q => rd_this_rank_r(0),
      R => '0'
    );
req_bank_rdy_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_14_in,
      Q => req_bank_rdy_r,
      R => '0'
    );
\rtp_timer_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => Q(0),
      I1 => I13,
      I2 => pass_open_bank_r,
      I3 => rtp_timer_ns0,
      O => \n_0_rtp_timer_r[0]_i_1__0\
    );
\rtp_timer_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rtp_timer_r[0]_i_1__0\,
      Q => rtp_timer_ns0,
      R => '0'
    );
\starve_limit_cntr_r[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r0,
      I2 => \^col_wait_r\,
      O => \n_0_starve_limit_cntr_r[0]_i_1__0\
    );
\starve_limit_cntr_r[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
    port map (
      I0 => starve_limit_cntr_r(1),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(0),
      I3 => \^col_wait_r\,
      O => \n_0_starve_limit_cntr_r[1]_i_1__0\
    );
\starve_limit_cntr_r[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
    port map (
      I0 => starve_limit_cntr_r(2),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(1),
      I3 => starve_limit_cntr_r(0),
      I4 => \^col_wait_r\,
      O => \n_0_starve_limit_cntr_r[2]_i_1__0\
    );
\starve_limit_cntr_r[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
    port map (
      I0 => Q(0),
      I1 => I45,
      I2 => req_bank_rdy_r,
      I3 => starve_limit_cntr_r(1),
      I4 => starve_limit_cntr_r(0),
      I5 => starve_limit_cntr_r(2),
      O => starve_limit_cntr_r0
    );
\starve_limit_cntr_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_starve_limit_cntr_r[0]_i_1__0\,
      Q => starve_limit_cntr_r(0),
      R => '0'
    );
\starve_limit_cntr_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_starve_limit_cntr_r[1]_i_1__0\,
      Q => starve_limit_cntr_r(1),
      R => '0'
    );
\starve_limit_cntr_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_starve_limit_cntr_r[2]_i_1__0\,
      Q => starve_limit_cntr_r(2),
      R => '0'
    );
\wr_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => wr_this_rank_r0,
      Q => wr_this_rank_r(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_0_mig_7series_v2_3_bank_state__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    ras_timer_zero_r : out STD_LOGIC;
    pre_wait_r : out STD_LOGIC;
    col_wait_r : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    override_demand_r : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    pre_bm_end_ns : out STD_LOGIC;
    pre_passing_open_bank_ns : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    ofs_rdy_r0 : out STD_LOGIC;
    ofs_rdy_r0_0 : out STD_LOGIC;
    ofs_rdy_r0_1 : out STD_LOGIC;
    p_52_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    override_demand_ns : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_mc_ctl_full : in STD_LOGIC;
    I1 : in STD_LOGIC;
    phy_mc_cmd_full : in STD_LOGIC;
    wr_this_rank_r0 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    demanded_prior_r_2 : in STD_LOGIC;
    demand_priority_r_3 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    I38 : in STD_LOGIC;
    tail_r : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    I51 : in STD_LOGIC;
    I52 : in STD_LOGIC;
    I53 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    p_50_out : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    p_131_out : in STD_LOGIC;
    phy_mc_data_full : in STD_LOGIC;
    p_14_out : in STD_LOGIC;
    p_92_out : in STD_LOGIC;
    I54 : in STD_LOGIC;
    q_has_rd : in STD_LOGIC;
    p_54_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I13 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_0_mig_7series_v2_3_bank_state__parameterized1\ : entity is "mig_7series_v2_3_bank_state";
end \mig_7series_0_mig_7series_v2_3_bank_state__parameterized1\;

architecture STRUCTURE of \mig_7series_0_mig_7series_v2_3_bank_state__parameterized1\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal act_wait_ns : STD_LOGIC;
  signal bm_end_r1 : STD_LOGIC;
  signal \^col_wait_r\ : STD_LOGIC;
  signal demand_act_priority_ns : STD_LOGIC;
  signal \^demand_act_priority_r\ : STD_LOGIC;
  signal demand_priority_ns : STD_LOGIC;
  signal demanded_prior_ns : STD_LOGIC;
  signal n_0_act_wait_r_lcl_i_2 : STD_LOGIC;
  signal n_0_col_wait_r_i_1 : STD_LOGIC;
  signal \n_0_demand_priority_r_i_3__1\ : STD_LOGIC;
  signal \n_0_demand_priority_r_i_4__1\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_10\ : STD_LOGIC;
  signal \n_0_pre_wait_r_i_2__1\ : STD_LOGIC;
  signal \n_0_rtp_timer_r[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_starve_limit_cntr_r[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_starve_limit_cntr_r[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_starve_limit_cntr_r[2]_i_1__1\ : STD_LOGIC;
  signal ofs_rdy_r0_2 : STD_LOGIC;
  signal \^override_demand_r\ : STD_LOGIC;
  signal phy_mc_cmd_full_r : STD_LOGIC;
  signal phy_mc_ctl_full_r : STD_LOGIC;
  signal \^pre_passing_open_bank_ns\ : STD_LOGIC;
  signal pre_wait_ns : STD_LOGIC;
  signal \^pre_wait_r\ : STD_LOGIC;
  signal ras_timer_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ras_timer_zero_ns : STD_LOGIC;
  signal \^ras_timer_zero_r\ : STD_LOGIC;
  signal req_bank_rdy_r : STD_LOGIC;
  signal rtp_timer_ns0 : STD_LOGIC;
  signal starve_limit_cntr_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal starve_limit_cntr_r0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \demand_priority_r_i_4__1\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of ofs_rdy_r_i_1 : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \ofs_rdy_r_i_1__0\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \ofs_rdy_r_i_1__1\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \ofs_rdy_r_i_1__2\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \pre_bm_end_r_i_1__0\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \pre_wait_r_i_2__1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[0]_i_1__1\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[1]_i_1__1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[2]_i_1__1\ : label is "soft_lutpair500";
begin
  O1 <= \^o1\;
  O14 <= \^o14\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  col_wait_r <= \^col_wait_r\;
  demand_act_priority_r <= \^demand_act_priority_r\;
  override_demand_r <= \^override_demand_r\;
  pre_passing_open_bank_ns <= \^pre_passing_open_bank_ns\;
  pre_wait_r <= \^pre_wait_r\;
  ras_timer_zero_r <= \^ras_timer_zero_r\;
\act_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^o1\,
      Q => act_this_rank_r(0),
      R => '0'
    );
act_wait_r_lcl_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8F88"
    )
    port map (
      I0 => \^o1\,
      I1 => n_0_act_wait_r_lcl_i_2,
      I2 => I6,
      I3 => pass_open_bank_r,
      I4 => I14,
      I5 => bm_end_r1,
      O => act_wait_ns
    );
act_wait_r_lcl_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
    port map (
      I0 => \^o1\,
      I1 => I17(0),
      I2 => I3,
      O => n_0_act_wait_r_lcl_i_2
    );
act_wait_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => act_wait_ns,
      Q => \^o1\,
      R => '0'
    );
\auto_pre_r_lcl_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202000002000"
    )
    port map (
      I0 => p_48_out,
      I1 => I38,
      I2 => tail_r,
      I3 => \^col_wait_r\,
      I4 => Q(1),
      I5 => \^o1\,
      O => O4
    );
bm_end_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_52_out,
      Q => bm_end_r1,
      R => '0'
    );
col_wait_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555040404"
    )
    port map (
      I0 => I14,
      I1 => \^col_wait_r\,
      I2 => Q(1),
      I3 => \^o1\,
      I4 => I17(0),
      I5 => I3,
      O => n_0_col_wait_r_i_1
    );
col_wait_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_col_wait_r_i_1,
      Q => \^col_wait_r\,
      R => '0'
    );
\demand_act_priority_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
    port map (
      I0 => \^demand_act_priority_r\,
      I1 => \^ras_timer_zero_r\,
      I2 => I11,
      I3 => \^o1\,
      I4 => p_50_out,
      I5 => p_51_out,
      O => demand_act_priority_ns
    );
demand_act_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => demand_act_priority_ns,
      Q => \^demand_act_priority_r\,
      R => '0'
    );
\demand_priority_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888808"
    )
    port map (
      I0 => n_0_col_wait_r_i_1,
      I1 => I4,
      I2 => I5,
      I3 => \n_0_demand_priority_r_i_3__1\,
      I4 => \^o2\,
      O => demand_priority_ns
    );
\demand_priority_r_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000404000000000"
    )
    port map (
      I0 => Q(1),
      I1 => I54,
      I2 => req_bank_rdy_r,
      I3 => q_has_rd,
      I4 => p_54_out,
      I5 => \n_0_demand_priority_r_i_4__1\,
      O => \n_0_demand_priority_r_i_3__1\
    );
\demand_priority_r_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => starve_limit_cntr_r(2),
      I1 => starve_limit_cntr_r(0),
      I2 => starve_limit_cntr_r(1),
      O => \n_0_demand_priority_r_i_4__1\
    );
demand_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => demand_priority_ns,
      Q => \^o2\,
      R => '0'
    );
\demanded_prior_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D0DDD0D0"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o3\,
      I2 => I18,
      I3 => Q(0),
      I4 => demand_priority_r_3,
      I5 => demanded_prior_r_2,
      O => demanded_prior_ns
    );
demanded_prior_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => demanded_prior_ns,
      Q => \^o3\,
      R => '0'
    );
\grant_r[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \^o14\,
      I1 => I49,
      O => O13
    );
\grant_r[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444544"
    )
    port map (
      I0 => demand_priority_r_3,
      I1 => I18,
      I2 => Q(1),
      I3 => \^o2\,
      I4 => \^o3\,
      O => O17
    );
\grant_r[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF04"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o2\,
      I2 => Q(1),
      I3 => I18,
      I4 => demand_priority_r_3,
      I5 => \^override_demand_r\,
      O => O16
    );
\grant_r[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F700F7F7F7F7"
    )
    port map (
      I0 => \^pre_wait_r\,
      I1 => \^ras_timer_zero_r\,
      I2 => I8,
      I3 => I52,
      I4 => I53,
      I5 => I10,
      O => \n_0_grant_r[3]_i_10\
    );
\grant_r[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055550010"
    )
    port map (
      I0 => \^override_demand_r\,
      I1 => demanded_prior_r_2,
      I2 => demand_priority_r_3,
      I3 => Q(0),
      I4 => I18,
      I5 => \^o2\,
      O => O5
    );
\grant_r[3]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEFF"
    )
    port map (
      I0 => \n_0_grant_r[3]_i_10\,
      I1 => I17(0),
      I2 => I50,
      I3 => \^demand_act_priority_r\,
      I4 => I51,
      O => \^o14\
    );
ofs_rdy_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
    port map (
      I0 => phy_mc_cmd_full_r,
      I1 => phy_mc_ctl_full_r,
      I2 => p_131_out,
      I3 => phy_mc_data_full,
      O => ofs_rdy_r0
    );
\ofs_rdy_r_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
    port map (
      I0 => phy_mc_cmd_full_r,
      I1 => phy_mc_ctl_full_r,
      I2 => p_14_out,
      I3 => phy_mc_data_full,
      O => ofs_rdy_r0_0
    );
\ofs_rdy_r_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
    port map (
      I0 => phy_mc_cmd_full_r,
      I1 => phy_mc_ctl_full_r,
      I2 => I2,
      I3 => phy_mc_data_full,
      O => ofs_rdy_r0_2
    );
\ofs_rdy_r_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
    port map (
      I0 => phy_mc_cmd_full_r,
      I1 => phy_mc_ctl_full_r,
      I2 => p_92_out,
      I3 => phy_mc_data_full,
      O => ofs_rdy_r0_1
    );
ofs_rdy_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => ofs_rdy_r0_2,
      Q => ofs_rdy_r,
      R => I1
    );
override_demand_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => override_demand_ns,
      Q => \^override_demand_r\,
      R => '0'
    );
phy_mc_cmd_full_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => phy_mc_cmd_full,
      Q => phy_mc_cmd_full_r,
      R => I1
    );
phy_mc_ctl_full_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => phy_mc_ctl_full,
      Q => phy_mc_ctl_full_r,
      R => SR(0)
    );
\pre_bm_end_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAAAAA"
    )
    port map (
      I0 => \^pre_passing_open_bank_ns\,
      I1 => I8,
      I2 => I17(0),
      I3 => \^pre_wait_r\,
      I4 => \^ras_timer_zero_r\,
      O => pre_bm_end_ns
    );
\pre_passing_open_bank_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA8A8"
    )
    port map (
      I0 => I7,
      I1 => Q(1),
      I2 => rtp_timer_ns0,
      I3 => \^ras_timer_zero_r\,
      I4 => \^pre_wait_r\,
      O => \^pre_passing_open_bank_ns\
    );
\pre_wait_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001011110010"
    )
    port map (
      I0 => I7,
      I1 => I14,
      I2 => \^pre_wait_r\,
      I3 => \n_0_pre_wait_r_i_2__1\,
      I4 => rtp_timer_ns0,
      I5 => pass_open_bank_r,
      O => pre_wait_ns
    );
\pre_wait_r_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => \^ras_timer_zero_r\,
      I1 => \^pre_wait_r\,
      I2 => I17(0),
      I3 => I8,
      O => \n_0_pre_wait_r_i_2__1\
    );
pre_wait_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pre_wait_ns,
      Q => \^pre_wait_r\,
      R => '0'
    );
\ras_timer_r[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010111100100010"
    )
    port map (
      I0 => bm_end_r1,
      I1 => I14,
      I2 => ras_timer_r(1),
      I3 => ras_timer_r(0),
      I4 => I2,
      I5 => Q(1),
      O => \^o8\
    );
\ras_timer_r[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A4FF"
    )
    port map (
      I0 => ras_timer_r(1),
      I1 => I44,
      I2 => ras_timer_r(0),
      I3 => I9,
      I4 => bm_end_r1,
      I5 => I14,
      O => \^o7\
    );
\ras_timer_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => ras_timer_r(0),
      R => '0'
    );
\ras_timer_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => ras_timer_r(1),
      R => '0'
    );
\ras_timer_zero_r_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o7\,
      I1 => \^o8\,
      O => ras_timer_zero_ns
    );
ras_timer_zero_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => ras_timer_zero_ns,
      Q => \^ras_timer_zero_r\,
      R => '0'
    );
\rd_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I2,
      Q => rd_this_rank_r(0),
      R => '0'
    );
req_bank_rdy_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_14_in,
      Q => req_bank_rdy_r,
      R => '0'
    );
\rtp_timer_r[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => Q(1),
      I1 => I13,
      I2 => pass_open_bank_r,
      I3 => rtp_timer_ns0,
      O => \n_0_rtp_timer_r[0]_i_1__1\
    );
\rtp_timer_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rtp_timer_r[0]_i_1__1\,
      Q => rtp_timer_ns0,
      R => '0'
    );
\starve_limit_cntr_r[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r0,
      I2 => \^col_wait_r\,
      O => \n_0_starve_limit_cntr_r[0]_i_1__1\
    );
\starve_limit_cntr_r[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
    port map (
      I0 => starve_limit_cntr_r(1),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(0),
      I3 => \^col_wait_r\,
      O => \n_0_starve_limit_cntr_r[1]_i_1__1\
    );
\starve_limit_cntr_r[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
    port map (
      I0 => starve_limit_cntr_r(2),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(1),
      I3 => starve_limit_cntr_r(0),
      I4 => \^col_wait_r\,
      O => \n_0_starve_limit_cntr_r[2]_i_1__1\
    );
\starve_limit_cntr_r[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
    port map (
      I0 => Q(1),
      I1 => I54,
      I2 => req_bank_rdy_r,
      I3 => starve_limit_cntr_r(1),
      I4 => starve_limit_cntr_r(0),
      I5 => starve_limit_cntr_r(2),
      O => starve_limit_cntr_r0
    );
\starve_limit_cntr_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_starve_limit_cntr_r[0]_i_1__1\,
      Q => starve_limit_cntr_r(0),
      R => '0'
    );
\starve_limit_cntr_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_starve_limit_cntr_r[1]_i_1__1\,
      Q => starve_limit_cntr_r(1),
      R => '0'
    );
\starve_limit_cntr_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_starve_limit_cntr_r[2]_i_1__1\,
      Q => starve_limit_cntr_r(2),
      R => '0'
    );
\wr_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => wr_this_rank_r0,
      Q => wr_this_rank_r(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_0_mig_7series_v2_3_bank_state__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    ras_timer_zero_r : out STD_LOGIC;
    pre_wait_r : out STD_LOGIC;
    col_wait_r : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC;
    pre_bm_end_ns : out STD_LOGIC;
    pre_passing_open_bank_ns : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    p_13_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    I1 : in STD_LOGIC;
    ofs_rdy_r0 : in STD_LOGIC;
    wr_this_rank_r0 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    override_demand_r : in STD_LOGIC;
    I18 : in STD_LOGIC;
    demand_priority_r_0 : in STD_LOGIC;
    O4 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    I16 : in STD_LOGIC;
    tail_r : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    demanded_prior_r_1 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    q_has_rd : in STD_LOGIC;
    p_15_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I13 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_0_mig_7series_v2_3_bank_state__parameterized2\ : entity is "mig_7series_v2_3_bank_state";
end \mig_7series_0_mig_7series_v2_3_bank_state__parameterized2\;

architecture STRUCTURE of \mig_7series_0_mig_7series_v2_3_bank_state__parameterized2\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal act_wait_ns : STD_LOGIC;
  signal bm_end_r1 : STD_LOGIC;
  signal \^col_wait_r\ : STD_LOGIC;
  signal demand_act_priority_ns : STD_LOGIC;
  signal \^demand_act_priority_r\ : STD_LOGIC;
  signal demand_priority_ns : STD_LOGIC;
  signal demanded_prior_ns : STD_LOGIC;
  signal \n_0_act_wait_r_lcl_i_2__1\ : STD_LOGIC;
  signal \n_0_col_wait_r_i_1__2\ : STD_LOGIC;
  signal \n_0_demand_priority_r_i_3__2\ : STD_LOGIC;
  signal \n_0_demand_priority_r_i_4__2\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_8\ : STD_LOGIC;
  signal \n_0_pre_wait_r_i_2__2\ : STD_LOGIC;
  signal \n_0_rtp_timer_r[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_starve_limit_cntr_r[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_starve_limit_cntr_r[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_starve_limit_cntr_r[2]_i_1__2\ : STD_LOGIC;
  signal \^pre_passing_open_bank_ns\ : STD_LOGIC;
  signal pre_wait_ns : STD_LOGIC;
  signal \^pre_wait_r\ : STD_LOGIC;
  signal ras_timer_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ras_timer_zero_ns : STD_LOGIC;
  signal \^ras_timer_zero_r\ : STD_LOGIC;
  signal req_bank_rdy_r : STD_LOGIC;
  signal rtp_timer_ns0 : STD_LOGIC;
  signal starve_limit_cntr_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal starve_limit_cntr_r0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \demand_priority_r_i_4__2\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of pre_bm_end_r_i_1 : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \pre_wait_r_i_2__2\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[0]_i_1__2\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[1]_i_1__2\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[2]_i_1__2\ : label is "soft_lutpair511";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  col_wait_r <= \^col_wait_r\;
  demand_act_priority_r <= \^demand_act_priority_r\;
  pre_passing_open_bank_ns <= \^pre_passing_open_bank_ns\;
  pre_wait_r <= \^pre_wait_r\;
  ras_timer_zero_r <= \^ras_timer_zero_r\;
\act_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^o1\,
      Q => act_this_rank_r(0),
      R => '0'
    );
\act_wait_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8F88"
    )
    port map (
      I0 => \^o1\,
      I1 => \n_0_act_wait_r_lcl_i_2__1\,
      I2 => I7,
      I3 => pass_open_bank_r,
      I4 => I14,
      I5 => bm_end_r1,
      O => act_wait_ns
    );
\act_wait_r_lcl_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
    port map (
      I0 => \^o1\,
      I1 => I17(0),
      I2 => I3,
      O => \n_0_act_wait_r_lcl_i_2__1\
    );
act_wait_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => act_wait_ns,
      Q => \^o1\,
      R => '0'
    );
auto_pre_r_lcl_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202000002000"
    )
    port map (
      I0 => p_9_out,
      I1 => I16,
      I2 => tail_r,
      I3 => \^col_wait_r\,
      I4 => Q(1),
      I5 => \^o1\,
      O => O5
    );
bm_end_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_13_out,
      Q => bm_end_r1,
      R => '0'
    );
\col_wait_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555040404"
    )
    port map (
      I0 => I14,
      I1 => \^col_wait_r\,
      I2 => Q(1),
      I3 => \^o1\,
      I4 => I17(0),
      I5 => I3,
      O => \n_0_col_wait_r_i_1__2\
    );
col_wait_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_col_wait_r_i_1__2\,
      Q => \^col_wait_r\,
      R => '0'
    );
\demand_act_priority_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
    port map (
      I0 => \^demand_act_priority_r\,
      I1 => \^ras_timer_zero_r\,
      I2 => I10,
      I3 => \^o1\,
      I4 => p_11_out,
      I5 => p_12_out,
      O => demand_act_priority_ns
    );
demand_act_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => demand_act_priority_ns,
      Q => \^demand_act_priority_r\,
      R => '0'
    );
demand_priority_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888808"
    )
    port map (
      I0 => \n_0_col_wait_r_i_1__2\,
      I1 => O4,
      I2 => I4,
      I3 => \n_0_demand_priority_r_i_3__2\,
      I4 => \^o2\,
      O => demand_priority_ns
    );
\demand_priority_r_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000404000000000"
    )
    port map (
      I0 => Q(1),
      I1 => I49,
      I2 => req_bank_rdy_r,
      I3 => q_has_rd,
      I4 => p_15_out,
      I5 => \n_0_demand_priority_r_i_4__2\,
      O => \n_0_demand_priority_r_i_3__2\
    );
\demand_priority_r_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => starve_limit_cntr_r(2),
      I1 => starve_limit_cntr_r(0),
      I2 => starve_limit_cntr_r(1),
      O => \n_0_demand_priority_r_i_4__2\
    );
demand_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => demand_priority_ns,
      Q => \^o2\,
      R => '0'
    );
\demanded_prior_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000D00DDDDDDDD"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o3\,
      I2 => Q(0),
      I3 => demand_priority_r_0,
      I4 => demanded_prior_r_1,
      I5 => I18,
      O => demanded_prior_ns
    );
demanded_prior_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o2\,
      I2 => Q(1),
      I3 => demanded_prior_r_1,
      I4 => demand_priority_r_0,
      I5 => Q(0),
      O => O19
    );
demanded_prior_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => demanded_prior_ns,
      Q => \^o3\,
      R => '0'
    );
\grant_r[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011111511"
    )
    port map (
      I0 => override_demand_r,
      I1 => I18,
      I2 => \^o3\,
      I3 => \^o2\,
      I4 => Q(1),
      I5 => demand_priority_r_0,
      O => O6
    );
\grant_r[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFFFE"
    )
    port map (
      I0 => \n_0_grant_r[3]_i_8\,
      I1 => I17(0),
      I2 => I45,
      I3 => I46,
      I4 => \^demand_act_priority_r\,
      O => O17
    );
\grant_r[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F700F7F7F7F7"
    )
    port map (
      I0 => \^pre_wait_r\,
      I1 => \^ras_timer_zero_r\,
      I2 => I6,
      I3 => I47,
      I4 => I48,
      I5 => I9,
      O => \n_0_grant_r[3]_i_8\
    );
\grant_r[3]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
    port map (
      I0 => demand_priority_r_0,
      I1 => Q(1),
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => I18,
      O => O20
    );
ofs_rdy_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => ofs_rdy_r0,
      Q => ofs_rdy_r,
      R => I1
    );
pre_bm_end_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAAAAA"
    )
    port map (
      I0 => \^pre_passing_open_bank_ns\,
      I1 => I6,
      I2 => I17(0),
      I3 => \^pre_wait_r\,
      I4 => \^ras_timer_zero_r\,
      O => pre_bm_end_ns
    );
pre_passing_open_bank_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA8A8"
    )
    port map (
      I0 => I5,
      I1 => Q(1),
      I2 => rtp_timer_ns0,
      I3 => \^ras_timer_zero_r\,
      I4 => \^pre_wait_r\,
      O => \^pre_passing_open_bank_ns\
    );
pre_wait_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001011110010"
    )
    port map (
      I0 => I5,
      I1 => I14,
      I2 => \^pre_wait_r\,
      I3 => \n_0_pre_wait_r_i_2__2\,
      I4 => rtp_timer_ns0,
      I5 => pass_open_bank_r,
      O => pre_wait_ns
    );
\pre_wait_r_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => \^ras_timer_zero_r\,
      I1 => \^pre_wait_r\,
      I2 => I17(0),
      I3 => I6,
      O => \n_0_pre_wait_r_i_2__2\
    );
pre_wait_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pre_wait_ns,
      Q => \^pre_wait_r\,
      R => '0'
    );
\ras_timer_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010111100100010"
    )
    port map (
      I0 => bm_end_r1,
      I1 => I14,
      I2 => ras_timer_r(1),
      I3 => ras_timer_r(0),
      I4 => I2,
      I5 => Q(1),
      O => O11
    );
\ras_timer_r[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A4FF"
    )
    port map (
      I0 => ras_timer_r(1),
      I1 => I44,
      I2 => ras_timer_r(0),
      I3 => I8,
      I4 => bm_end_r1,
      I5 => I14,
      O => O10
    );
\ras_timer_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => ras_timer_r(0),
      R => '0'
    );
\ras_timer_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => ras_timer_r(1),
      R => '0'
    );
\ras_timer_zero_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00C4"
    )
    port map (
      I0 => I44,
      I1 => I8,
      I2 => ras_timer_r(0),
      I3 => ras_timer_r(1),
      I4 => I14,
      I5 => bm_end_r1,
      O => ras_timer_zero_ns
    );
ras_timer_zero_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => ras_timer_zero_ns,
      Q => \^ras_timer_zero_r\,
      R => '0'
    );
\rd_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I2,
      Q => rd_this_rank_r(0),
      R => '0'
    );
req_bank_rdy_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_14_in,
      Q => req_bank_rdy_r,
      R => '0'
    );
\rtp_timer_r[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => Q(1),
      I1 => I13,
      I2 => pass_open_bank_r,
      I3 => rtp_timer_ns0,
      O => \n_0_rtp_timer_r[0]_i_1__2\
    );
\rtp_timer_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rtp_timer_r[0]_i_1__2\,
      Q => rtp_timer_ns0,
      R => '0'
    );
\starve_limit_cntr_r[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r0,
      I2 => \^col_wait_r\,
      O => \n_0_starve_limit_cntr_r[0]_i_1__2\
    );
\starve_limit_cntr_r[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
    port map (
      I0 => starve_limit_cntr_r(1),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(0),
      I3 => \^col_wait_r\,
      O => \n_0_starve_limit_cntr_r[1]_i_1__2\
    );
\starve_limit_cntr_r[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
    port map (
      I0 => starve_limit_cntr_r(2),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(1),
      I3 => starve_limit_cntr_r(0),
      I4 => \^col_wait_r\,
      O => \n_0_starve_limit_cntr_r[2]_i_1__2\
    );
\starve_limit_cntr_r[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
    port map (
      I0 => Q(1),
      I1 => I49,
      I2 => req_bank_rdy_r,
      I3 => starve_limit_cntr_r(1),
      I4 => starve_limit_cntr_r(0),
      I5 => starve_limit_cntr_r(2),
      O => starve_limit_cntr_r0
    );
\starve_limit_cntr_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_starve_limit_cntr_r[0]_i_1__2\,
      Q => starve_limit_cntr_r(0),
      R => '0'
    );
\starve_limit_cntr_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_starve_limit_cntr_r[1]_i_1__2\,
      Q => starve_limit_cntr_r(1),
      R => '0'
    );
\starve_limit_cntr_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_starve_limit_cntr_r[2]_i_1__2\,
      Q => starve_limit_cntr_r(2),
      R => '0'
    );
\wr_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => wr_this_rank_r0,
      Q => wr_this_rank_r(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_clk_ibuf is
  port (
    mmcm_clk : out STD_LOGIC;
    sys_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_clk_ibuf : entity is "mig_7series_v2_3_clk_ibuf";
end mig_7series_0_mig_7series_v2_3_clk_ibuf;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_clk_ibuf is
  signal sys_clk_ibufg : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sys_clk_ibufg : signal is "true";
  attribute syn_keep : string;
  attribute syn_keep of sys_clk_ibufg : signal is "1";
begin
  mmcm_clk <= sys_clk_ibufg;
  sys_clk_ibufg <= sys_clk_i;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_col_mach is
  port (
    DIC : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_data_offset_ns : out STD_LOGIC;
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mc_wrdata_en_ns : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    app_rd_data_end_ns : out STD_LOGIC;
    O18 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_ref_zq_wip_ns : out STD_LOGIC;
    bypass : out STD_LOGIC;
    CLK : in STD_LOGIC;
    DIA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    col_data_buf_addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRC : in STD_LOGIC_VECTOR ( 0 to 0 );
    O23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    col_rd_wr_r : in STD_LOGIC;
    mc_cmd : in STD_LOGIC_VECTOR ( 0 to 0 );
    I16 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    if_empty_v : in STD_LOGIC;
    I5 : in STD_LOGIC;
    ram_init_addr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I6 : in STD_LOGIC;
    DOA : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_buf_indx_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_data_en : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    maint_ref_zq_wip : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_col_mach : entity is "mig_7series_v2_3_col_mach";
end mig_7series_0_mig_7series_v2_3_col_mach;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_col_mach is
  signal \^dic\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal col_rd_wr_r2 : STD_LOGIC;
  signal n_0_mc_ref_zq_wip_r_i_2 : STD_LOGIC;
  signal \n_0_not_strict_mode.app_rd_data_end_i_4\ : STD_LOGIC;
  signal \n_0_read_fifo.fifo_ram[0].RAM32M0_i_5\ : STD_LOGIC;
  signal \n_0_read_fifo.fifo_ram[0].RAM32M0_i_7\ : STD_LOGIC;
  signal \n_0_read_fifo.fifo_ram[0].RAM32M0_i_8\ : STD_LOGIC;
  signal \n_0_read_fifo.tail_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_read_fifo.tail_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_read_fifo.tail_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_read_fifo.tail_r[4]_i_1\ : STD_LOGIC;
  signal \n_5_read_fifo.fifo_ram[1].RAM32M0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_4_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_5_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \read_fifo.head_r_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sent_col_r2 : STD_LOGIC;
  signal tail_ns : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tail_r : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^wr_data_offset_ns\ : STD_LOGIC;
  signal \NLW_read_fifo.fifo_ram[0].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_read_fifo.fifo_ram[1].RAM32M0_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_read_fifo.fifo_ram[1].RAM32M0_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_read_fifo.fifo_ram[1].RAM32M0_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_read_fifo.fifo_ram[1].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_wrdata_en_i_1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \not_strict_mode.app_rd_data[63]_i_2\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \rd_buf_indx.rd_buf_indx_r[5]_i_3\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \read_data_indx.rd_data_upd_indx_r_i_1\ : label is "soft_lutpair524";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \read_fifo.fifo_ram[0].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \read_fifo.fifo_ram[1].RAM32M0\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \read_fifo.head_r[1]_i_1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \read_fifo.head_r[2]_i_1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \read_fifo.head_r[3]_i_1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \read_fifo.head_r[4]_i_2\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \read_fifo.tail_r[1]_i_1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \read_fifo.tail_r[2]_i_1\ : label is "soft_lutpair520";
begin
  DIC(0) <= \^dic\(0);
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  Q(6 downto 0) <= \^q\(6 downto 0);
  wr_data_offset_ns <= \^wr_data_offset_ns\;
\cmd_pipe_plus.mc_wrdata_en_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => col_rd_wr_r2,
      I1 => \^o1\,
      I2 => sent_col_r2,
      O => mc_wrdata_en_ns
    );
\data_valid_2_1.offset_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I1,
      Q => \^dic\(0),
      R => '0'
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => col_data_buf_addr(0),
      Q => D(0),
      R => '0'
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => col_data_buf_addr(1),
      Q => D(1),
      R => '0'
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => col_data_buf_addr(2),
      Q => D(2),
      R => '0'
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => DIA(0),
      Q => D(3),
      R => '0'
    );
mc_ref_zq_wip_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
    port map (
      I0 => maint_ref_zq_wip,
      I1 => n_0_mc_ref_zq_wip_r_i_2,
      I2 => \read_fifo.head_r_reg__0\(4),
      I3 => tail_r(4),
      I4 => tail_r(3),
      I5 => \read_fifo.head_r_reg__0\(3),
      O => mc_ref_zq_wip_ns
    );
mc_ref_zq_wip_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => tail_r(1),
      I1 => \read_fifo.head_r_reg__0\(1),
      I2 => tail_r(2),
      I3 => \read_fifo.head_r_reg__0\(2),
      I4 => \read_fifo.head_r_reg__0\(0),
      I5 => \^o2\,
      O => n_0_mc_ref_zq_wip_r_i_2
    );
\not_strict_mode.app_rd_data[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
    port map (
      I0 => I6,
      I1 => \^o3\,
      I2 => ram_init_addr(3),
      I3 => \^q\(3),
      O => bypass
    );
\not_strict_mode.app_rd_data_end_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAEA2AAAAA2A"
    )
    port map (
      I0 => DOA(0),
      I1 => \^o3\,
      I2 => I6,
      I3 => ram_init_addr(3),
      I4 => \^q\(3),
      I5 => \^q\(6),
      O => app_rd_data_end_ns
    );
\not_strict_mode.app_rd_data_end_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
    port map (
      I0 => rd_buf_indx_r(0),
      I1 => \^q\(4),
      I2 => ram_init_addr(0),
      I3 => \^q\(0),
      I4 => \n_0_not_strict_mode.app_rd_data_end_i_4\,
      O => \^o3\
    );
\not_strict_mode.app_rd_data_end_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      I0 => \^q\(2),
      I1 => ram_init_addr(2),
      I2 => \^q\(1),
      I3 => ram_init_addr(1),
      O => \n_0_not_strict_mode.app_rd_data_end_i_4\
    );
\offset_pipe_0.offset_r1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^dic\(0),
      Q => \^wr_data_offset_ns\,
      R => '0'
    );
\offset_pipe_1.col_rd_wr_r2_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => col_rd_wr_r,
      Q => col_rd_wr_r2,
      R => '0'
    );
\offset_pipe_1.offset_r2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^wr_data_offset_ns\,
      Q => \^o1\,
      R => '0'
    );
\pointer_ram.rams[0].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
    port map (
      I0 => \^o1\,
      I1 => wr_data_en,
      I2 => ram_init_done_r,
      O => O18
    );
\rd_buf_indx.rd_buf_indx_r[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8200"
    )
    port map (
      I0 => \^o3\,
      I1 => \^q\(3),
      I2 => ram_init_addr(3),
      I3 => I6,
      O => O13
    );
\read_data_indx.rd_data_upd_indx_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_data_en,
      I1 => \^o1\,
      O => E(0)
    );
\read_fifo.fifo_out_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_3_out(0),
      Q => \^q\(0),
      R => '0'
    );
\read_fifo.fifo_out_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_3_out(1),
      Q => \^q\(1),
      R => '0'
    );
\read_fifo.fifo_out_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_4_out(0),
      Q => \^q\(2),
      R => '0'
    );
\read_fifo.fifo_out_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_4_out(1),
      Q => \^q\(3),
      R => '0'
    );
\read_fifo.fifo_out_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_5_out(0),
      Q => \^q\(4),
      R => '0'
    );
\read_fifo.fifo_out_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_5_out(1),
      Q => \^q\(5),
      R => '0'
    );
\read_fifo.fifo_out_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_5_read_fifo.fifo_ram[1].RAM32M0\,
      Q => \^q\(6),
      R => '0'
    );
\read_fifo.fifo_ram[0].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4) => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_5\,
      ADDRA(3) => tail_ns(3),
      ADDRA(2) => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_7\,
      ADDRA(1) => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_8\,
      ADDRA(0) => ADDRC(0),
      ADDRB(4) => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_5\,
      ADDRB(3) => tail_ns(3),
      ADDRB(2) => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_7\,
      ADDRB(1) => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_8\,
      ADDRB(0) => ADDRC(0),
      ADDRC(4) => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_5\,
      ADDRC(3) => tail_ns(3),
      ADDRC(2) => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_7\,
      ADDRC(1) => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_8\,
      ADDRC(0) => ADDRC(0),
      ADDRD(4 downto 0) => \read_fifo.head_r_reg__0\(4 downto 0),
      DIA(1 downto 0) => DIA(1 downto 0),
      DIB(1 downto 0) => col_data_buf_addr(2 downto 1),
      DIC(1) => col_data_buf_addr(0),
      DIC(0) => \^dic\(0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_5_out(1 downto 0),
      DOB(1 downto 0) => p_4_out(1 downto 0),
      DOC(1 downto 0) => p_3_out(1 downto 0),
      DOD(1 downto 0) => \NLW_read_fifo.fifo_ram[0].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
\read_fifo.fifo_ram[0].RAM32M0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
    port map (
      I0 => I16,
      I1 => tail_r(3),
      I2 => tail_r(2),
      I3 => I5,
      I4 => tail_r(1),
      I5 => tail_r(4),
      O => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_5\
    );
\read_fifo.fifo_ram[0].RAM32M0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
    port map (
      I0 => tail_r(1),
      I1 => I5,
      I2 => tail_r(2),
      I3 => tail_r(3),
      I4 => I16,
      O => tail_ns(3)
    );
\read_fifo.fifo_ram[0].RAM32M0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5155555504000000"
    )
    port map (
      I0 => I16,
      I1 => I4,
      I2 => if_empty_v,
      I3 => \^o2\,
      I4 => tail_r(1),
      I5 => tail_r(2),
      O => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_7\
    );
\read_fifo.fifo_ram[0].RAM32M0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550400"
    )
    port map (
      I0 => I16,
      I1 => \^o2\,
      I2 => if_empty_v,
      I3 => I4,
      I4 => tail_r(1),
      O => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_8\
    );
\read_fifo.fifo_ram[1].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4) => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_5\,
      ADDRA(3) => tail_ns(3),
      ADDRA(2) => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_7\,
      ADDRA(1) => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_8\,
      ADDRA(0) => ADDRC(0),
      ADDRB(4) => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_5\,
      ADDRB(3) => tail_ns(3),
      ADDRB(2) => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_7\,
      ADDRB(1) => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_8\,
      ADDRB(0) => ADDRC(0),
      ADDRC(4) => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_5\,
      ADDRC(3) => tail_ns(3),
      ADDRC(2) => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_7\,
      ADDRC(1) => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_8\,
      ADDRC(0) => ADDRC(0),
      ADDRD(4 downto 0) => \read_fifo.head_r_reg__0\(4 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => O23(0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \NLW_read_fifo.fifo_ram[1].RAM32M0_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => \NLW_read_fifo.fifo_ram[1].RAM32M0_DOB_UNCONNECTED\(1 downto 0),
      DOC(1) => \NLW_read_fifo.fifo_ram[1].RAM32M0_DOC_UNCONNECTED\(1),
      DOC(0) => \n_5_read_fifo.fifo_ram[1].RAM32M0\,
      DOD(1 downto 0) => \NLW_read_fifo.fifo_ram[1].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
\read_fifo.head_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \read_fifo.head_r_reg__0\(0),
      O => p_0_in(0)
    );
\read_fifo.head_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \read_fifo.head_r_reg__0\(1),
      I1 => \read_fifo.head_r_reg__0\(0),
      O => p_0_in(1)
    );
\read_fifo.head_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \read_fifo.head_r_reg__0\(2),
      I1 => \read_fifo.head_r_reg__0\(0),
      I2 => \read_fifo.head_r_reg__0\(1),
      O => p_0_in(2)
    );
\read_fifo.head_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \read_fifo.head_r_reg__0\(3),
      I1 => \read_fifo.head_r_reg__0\(1),
      I2 => \read_fifo.head_r_reg__0\(0),
      I3 => \read_fifo.head_r_reg__0\(2),
      O => p_0_in(3)
    );
\read_fifo.head_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \read_fifo.head_r_reg__0\(4),
      I1 => \read_fifo.head_r_reg__0\(2),
      I2 => \read_fifo.head_r_reg__0\(0),
      I3 => \read_fifo.head_r_reg__0\(1),
      I4 => \read_fifo.head_r_reg__0\(3),
      O => p_0_in(4)
    );
\read_fifo.head_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I3(0),
      D => p_0_in(0),
      Q => \read_fifo.head_r_reg__0\(0),
      R => I2
    );
\read_fifo.head_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I3(0),
      D => p_0_in(1),
      Q => \read_fifo.head_r_reg__0\(1),
      R => I2
    );
\read_fifo.head_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I3(0),
      D => p_0_in(2),
      Q => \read_fifo.head_r_reg__0\(2),
      R => I2
    );
\read_fifo.head_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I3(0),
      D => p_0_in(3),
      Q => \read_fifo.head_r_reg__0\(3),
      R => I2
    );
\read_fifo.head_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I3(0),
      D => p_0_in(4),
      Q => \read_fifo.head_r_reg__0\(4),
      R => I2
    );
\read_fifo.tail_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
    port map (
      I0 => \^o2\,
      I1 => if_empty_v,
      I2 => I4,
      I3 => tail_r(1),
      O => \n_0_read_fifo.tail_r[1]_i_1\
    );
\read_fifo.tail_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
    port map (
      I0 => I4,
      I1 => if_empty_v,
      I2 => \^o2\,
      I3 => tail_r(1),
      I4 => tail_r(2),
      O => \n_0_read_fifo.tail_r[2]_i_1\
    );
\read_fifo.tail_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
    port map (
      I0 => tail_r(3),
      I1 => tail_r(2),
      I2 => I4,
      I3 => if_empty_v,
      I4 => \^o2\,
      I5 => tail_r(1),
      O => \n_0_read_fifo.tail_r[3]_i_1\
    );
\read_fifo.tail_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => tail_r(3),
      I1 => tail_r(2),
      I2 => I5,
      I3 => tail_r(1),
      I4 => tail_r(4),
      O => \n_0_read_fifo.tail_r[4]_i_1\
    );
\read_fifo.tail_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I11,
      Q => \^o2\,
      R => SS(0)
    );
\read_fifo.tail_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_read_fifo.tail_r[1]_i_1\,
      Q => tail_r(1),
      R => SS(0)
    );
\read_fifo.tail_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_read_fifo.tail_r[2]_i_1\,
      Q => tail_r(2),
      R => SS(0)
    );
\read_fifo.tail_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_read_fifo.tail_r[3]_i_1\,
      Q => tail_r(3),
      R => SS(0)
    );
\read_fifo.tail_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_read_fifo.tail_r[4]_i_1\,
      Q => tail_r(4),
      R => SS(0)
    );
sent_col_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_cmd(0),
      Q => sent_col_r2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_ddr_byte_group_io is
  port (
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    D1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_54_in : out STD_LOGIC;
    p_53_in : out STD_LOGIC;
    O5 : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    p_62_in : out STD_LOGIC;
    p_61_in : out STD_LOGIC;
    p_38_in : out STD_LOGIC;
    p_37_in : out STD_LOGIC;
    p_50_in : out STD_LOGIC;
    p_49_in : out STD_LOGIC;
    p_58_in : out STD_LOGIC;
    p_57_in : out STD_LOGIC;
    p_46_in : out STD_LOGIC;
    p_45_in : out STD_LOGIC;
    p_34_in : out STD_LOGIC;
    p_33_in : out STD_LOGIC;
    p_42_in : out STD_LOGIC;
    p_41_in : out STD_LOGIC;
    idelay_ld_rst : out STD_LOGIC;
    oserdes_clk : in STD_LOGIC;
    oserdes_clkdiv : in STD_LOGIC;
    po_oserdes_rst : in STD_LOGIC;
    DTSBUS : in STD_LOGIC_VECTOR ( 1 downto 0 );
    oserdes_clk_delayed : in STD_LOGIC;
    DQSBUS : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CTSBUS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    iserdes_clkdiv : in STD_LOGIC;
    p_55_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    A_idelay_ce17_out : in STD_LOGIC;
    idelay_inc : in STD_LOGIC;
    I4 : in STD_LOGIC;
    A_rst_primitives : in STD_LOGIC;
    p_63_out : in STD_LOGIC;
    p_39_out : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    p_47_out : in STD_LOGIC;
    p_35_out : in STD_LOGIC;
    p_43_out : in STD_LOGIC;
    Q1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rst_r4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_ddr_byte_group_io : entity is "mig_7series_v2_3_ddr_byte_group_io";
end mig_7series_0_mig_7series_v2_3_ddr_byte_group_io;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_ddr_byte_group_io is
  signal \^idelay_ld_rst\ : STD_LOGIC;
  signal n_0_idelay_ld_rst_i_1 : STD_LOGIC;
  signal \n_0_input_[1].iserdes_dq_.idelay_dq.idelaye2\ : STD_LOGIC;
  signal \n_0_input_[3].iserdes_dq_.idelay_dq.idelaye2\ : STD_LOGIC;
  signal \n_0_input_[4].iserdes_dq_.idelay_dq.idelaye2\ : STD_LOGIC;
  signal \n_0_input_[5].iserdes_dq_.idelay_dq.idelaye2\ : STD_LOGIC;
  signal \n_0_input_[6].iserdes_dq_.idelay_dq.idelaye2\ : STD_LOGIC;
  signal \n_0_input_[7].iserdes_dq_.idelay_dq.idelaye2\ : STD_LOGIC;
  signal \n_0_input_[8].iserdes_dq_.idelay_dq.idelaye2\ : STD_LOGIC;
  signal \n_0_input_[9].iserdes_dq_.idelay_dq.idelaye2\ : STD_LOGIC;
  signal tbyte_out : STD_LOGIC;
  signal \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \dqs_gen.oddr_dqs\ : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \dqs_gen.oddr_dqs\ : label is "FALSE";
  attribute BOX_TYPE of \dqs_gen.oddr_dqsts\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \dqs_gen.oddr_dqsts\ : label is "TRUE";
  attribute BOX_TYPE of \input_[1].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of \input_[1].iserdes_dq_.idelay_dq.idelaye2\ : label is "MIG_7SERIES_0_IODELAY_MIG0";
  attribute SIM_DELAY_D : integer;
  attribute SIM_DELAY_D of \input_[1].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[1].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[3].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[3].iserdes_dq_.idelay_dq.idelaye2\ : label is "MIG_7SERIES_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[3].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[3].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[4].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[4].iserdes_dq_.idelay_dq.idelaye2\ : label is "MIG_7SERIES_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[4].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[4].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[5].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[5].iserdes_dq_.idelay_dq.idelaye2\ : label is "MIG_7SERIES_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[5].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[5].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[6].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[6].iserdes_dq_.idelay_dq.idelaye2\ : label is "MIG_7SERIES_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[6].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[6].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[7].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[7].iserdes_dq_.idelay_dq.idelaye2\ : label is "MIG_7SERIES_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[7].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[7].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[8].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[8].iserdes_dq_.idelay_dq.idelaye2\ : label is "MIG_7SERIES_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[8].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[8].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[9].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[9].iserdes_dq_.idelay_dq.idelaye2\ : label is "MIG_7SERIES_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[9].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[9].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[1].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[2].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[3].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[4].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[5].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[6].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[7].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[8].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[9].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \slave_ts.oserdes_slave_ts\ : label is "PRIMITIVE";
begin
  idelay_ld_rst <= \^idelay_ld_rst\;
\dqs_gen.oddr_dqs\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
    port map (
      C => oserdes_clk_delayed,
      CE => '1',
      D1 => DQSBUS(0),
      D2 => DQSBUS(1),
      Q => O3,
      R => '0',
      S => \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED\
    );
\dqs_gen.oddr_dqsts\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
    port map (
      C => oserdes_clk_delayed,
      CE => '1',
      D1 => CTSBUS(0),
      D2 => CTSBUS(0),
      Q => O4,
      R => \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED\,
      S => '0'
    );
idelay_ld_rst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^idelay_ld_rst\,
      I1 => rst_r4,
      O => n_0_idelay_ld_rst_i_1
    );
idelay_ld_rst_reg: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_idelay_ld_rst_i_1,
      Q => \^idelay_ld_rst\,
      S => A_rst_primitives
    );
\input_[1].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => A_idelay_ce17_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[1].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[1].iserdes_dq_.idelay_dq.idelaye2\,
      IDATAIN => p_55_out,
      INC => idelay_inc,
      LD => I4,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives
    );
\input_[1].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I3,
      CLKDIV => \NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => p_55_out,
      DDLY => \n_0_input_[1].iserdes_dq_.idelay_dq.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D1(3),
      Q2 => D1(2),
      Q3 => D1(1),
      Q4 => D1(0),
      Q5 => \NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[3].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => A_idelay_ce17_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[3].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[3].iserdes_dq_.idelay_dq.idelaye2\,
      IDATAIN => p_63_out,
      INC => idelay_inc,
      LD => I4,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives
    );
\input_[3].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I3,
      CLKDIV => \NLW_input_[3].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => p_63_out,
      DDLY => \n_0_input_[3].iserdes_dq_.idelay_dq.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[3].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[3].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[3].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D3(3),
      Q2 => D3(2),
      Q3 => D3(1),
      Q4 => D3(0),
      Q5 => \NLW_input_[3].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[3].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[3].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[3].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[4].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => A_idelay_ce17_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[4].iserdes_dq_.idelay_dq.idelaye2\,
      IDATAIN => p_39_out,
      INC => idelay_inc,
      LD => I4,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives
    );
\input_[4].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I3,
      CLKDIV => \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => p_39_out,
      DDLY => \n_0_input_[4].iserdes_dq_.idelay_dq.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D4(3),
      Q2 => D4(2),
      Q3 => D4(1),
      Q4 => D4(0),
      Q5 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[5].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => A_idelay_ce17_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[5].iserdes_dq_.idelay_dq.idelaye2\,
      IDATAIN => p_51_out,
      INC => idelay_inc,
      LD => I4,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives
    );
\input_[5].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I3,
      CLKDIV => \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => p_51_out,
      DDLY => \n_0_input_[5].iserdes_dq_.idelay_dq.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D5(3),
      Q2 => D5(2),
      Q3 => D5(1),
      Q4 => D5(0),
      Q5 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[6].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => A_idelay_ce17_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[6].iserdes_dq_.idelay_dq.idelaye2\,
      IDATAIN => p_59_out,
      INC => idelay_inc,
      LD => I4,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives
    );
\input_[6].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I3,
      CLKDIV => \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => p_59_out,
      DDLY => \n_0_input_[6].iserdes_dq_.idelay_dq.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D6(3),
      Q2 => D6(2),
      Q3 => D6(1),
      Q4 => D6(0),
      Q5 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[7].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => A_idelay_ce17_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[7].iserdes_dq_.idelay_dq.idelaye2\,
      IDATAIN => p_47_out,
      INC => idelay_inc,
      LD => I4,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives
    );
\input_[7].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I3,
      CLKDIV => \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => p_47_out,
      DDLY => \n_0_input_[7].iserdes_dq_.idelay_dq.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D7(3),
      Q2 => D7(2),
      Q3 => D7(1),
      Q4 => D7(0),
      Q5 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[8].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => A_idelay_ce17_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[8].iserdes_dq_.idelay_dq.idelaye2\,
      IDATAIN => p_35_out,
      INC => idelay_inc,
      LD => I4,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives
    );
\input_[8].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I3,
      CLKDIV => \NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => p_35_out,
      DDLY => \n_0_input_[8].iserdes_dq_.idelay_dq.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D8(3),
      Q2 => D8(2),
      Q3 => D8(1),
      Q4 => D8(0),
      Q5 => \NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[9].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => A_idelay_ce17_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[9].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[9].iserdes_dq_.idelay_dq.idelaye2\,
      IDATAIN => p_43_out,
      INC => idelay_inc,
      LD => I4,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives
    );
\input_[9].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I3,
      CLKDIV => \NLW_input_[9].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => p_43_out,
      DDLY => \n_0_input_[9].iserdes_dq_.idelay_dq.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[9].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[9].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[9].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D9(3),
      Q2 => D9(2),
      Q3 => D9(1),
      Q4 => D9(0),
      Q5 => \NLW_input_[9].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[9].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[9].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[9].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\output_[1].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q1(0),
      D2 => Q1(1),
      D3 => Q1(2),
      D4 => Q1(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => p_54_in,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_53_in
    );
\output_[2].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q2(0),
      D2 => Q2(1),
      D3 => Q2(2),
      D4 => Q2(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O5,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_3_in
    );
\output_[3].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q3(0),
      D2 => Q3(1),
      D3 => Q3(2),
      D4 => Q3(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => p_62_in,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_61_in
    );
\output_[4].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q4(0),
      D2 => Q4(1),
      D3 => Q4(2),
      D4 => Q4(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => p_38_in,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_37_in
    );
\output_[5].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q5(0),
      D2 => Q5(1),
      D3 => Q5(2),
      D4 => Q5(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => p_50_in,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_49_in
    );
\output_[6].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q6(0),
      D2 => Q6(1),
      D3 => Q6(2),
      D4 => Q6(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => p_58_in,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_57_in
    );
\output_[7].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q7(0),
      D2 => Q7(1),
      D3 => Q7(2),
      D4 => Q7(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => p_46_in,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_45_in
    );
\output_[8].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q8(0),
      D2 => Q8(1),
      D3 => Q8(2),
      D4 => Q8(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => p_34_in,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_33_in
    );
\output_[9].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q9(0),
      D2 => Q9(1),
      D3 => Q9(2),
      D4 => Q9(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => p_42_in,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_41_in
    );
\slave_ts.oserdes_slave_ts\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "TRUE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => '0',
      D2 => '0',
      D3 => '0',
      D4 => '0',
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED\,
      OQ => \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED\,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED\,
      T1 => DTSBUS(0),
      T2 => DTSBUS(0),
      T3 => DTSBUS(1),
      T4 => DTSBUS(1),
      TBYTEIN => tbyte_out,
      TBYTEOUT => tbyte_out,
      TCE => '1',
      TFB => \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED\,
      TQ => \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_0_mig_7series_v2_3_ddr_byte_group_io__parameterized0\ is
  port (
    mem_dq_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    oserdes_clk : in STD_LOGIC;
    oserdes_clkdiv : in STD_LOGIC;
    oserdes_dq : in STD_LOGIC_VECTOR ( 47 downto 0 );
    po_oserdes_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_0_mig_7series_v2_3_ddr_byte_group_io__parameterized0\ : entity is "mig_7series_v2_3_ddr_byte_group_io";
end \mig_7series_0_mig_7series_v2_3_ddr_byte_group_io__parameterized0\;

architecture STRUCTURE of \mig_7series_0_mig_7series_v2_3_ddr_byte_group_io__parameterized0\ is
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \output_[0].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[10].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[11].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[1].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[2].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[3].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[4].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[5].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[6].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[7].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[8].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[9].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
begin
\output_[0].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(0),
      D2 => oserdes_dq(1),
      D3 => oserdes_dq(2),
      D4 => oserdes_dq(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(0),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[10].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(40),
      D2 => oserdes_dq(41),
      D3 => oserdes_dq(42),
      D4 => oserdes_dq(43),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(10),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[11].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(44),
      D2 => oserdes_dq(45),
      D3 => oserdes_dq(46),
      D4 => oserdes_dq(47),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(11),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[1].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(4),
      D2 => oserdes_dq(5),
      D3 => oserdes_dq(6),
      D4 => oserdes_dq(7),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(1),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[2].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(8),
      D2 => oserdes_dq(9),
      D3 => oserdes_dq(10),
      D4 => oserdes_dq(11),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(2),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[3].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(12),
      D2 => oserdes_dq(13),
      D3 => oserdes_dq(14),
      D4 => oserdes_dq(15),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(3),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[4].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(16),
      D2 => oserdes_dq(17),
      D3 => oserdes_dq(18),
      D4 => oserdes_dq(19),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(4),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[5].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(20),
      D2 => oserdes_dq(21),
      D3 => oserdes_dq(22),
      D4 => oserdes_dq(23),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(5),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[6].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(24),
      D2 => oserdes_dq(25),
      D3 => oserdes_dq(26),
      D4 => oserdes_dq(27),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(6),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[7].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(28),
      D2 => oserdes_dq(29),
      D3 => oserdes_dq(30),
      D4 => oserdes_dq(31),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(7),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[8].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(32),
      D2 => oserdes_dq(33),
      D3 => oserdes_dq(34),
      D4 => oserdes_dq(35),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(8),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[9].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(36),
      D2 => oserdes_dq(37),
      D3 => oserdes_dq(38),
      D4 => oserdes_dq(39),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(9),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_0_mig_7series_v2_3_ddr_byte_group_io__parameterized1\ is
  port (
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    D0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O12 : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_30_in : out STD_LOGIC;
    p_29_in : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    p_13_in : out STD_LOGIC;
    O16 : out STD_LOGIC;
    p_21_in : out STD_LOGIC;
    p_26_in : out STD_LOGIC;
    p_25_in : out STD_LOGIC;
    O17 : out STD_LOGIC;
    p_17_in : out STD_LOGIC;
    O18 : out STD_LOGIC;
    p_5_in : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    O19 : out STD_LOGIC;
    idelay_ld_rst_0 : out STD_LOGIC;
    rst_r4 : out STD_LOGIC;
    oserdes_clk : in STD_LOGIC;
    oserdes_clkdiv : in STD_LOGIC;
    po_oserdes_rst : in STD_LOGIC;
    DTSBUS : in STD_LOGIC_VECTOR ( 1 downto 0 );
    oserdes_clk_delayed : in STD_LOGIC;
    DQSBUS : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CTSBUS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    iserdes_clkdiv : in STD_LOGIC;
    I9 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    C_idelay_ce7_out : in STD_LOGIC;
    idelay_inc : in STD_LOGIC;
    I10 : in STD_LOGIC;
    A_rst_primitives : in STD_LOGIC;
    p_31_out : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    Q0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q9 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_0_mig_7series_v2_3_ddr_byte_group_io__parameterized1\ : entity is "mig_7series_v2_3_ddr_byte_group_io";
end \mig_7series_0_mig_7series_v2_3_ddr_byte_group_io__parameterized1\;

architecture STRUCTURE of \mig_7series_0_mig_7series_v2_3_ddr_byte_group_io__parameterized1\ is
  signal \^idelay_ld_rst_0\ : STD_LOGIC;
  signal \n_0_idelay_ld_rst_i_1__0\ : STD_LOGIC;
  signal \n_0_input_[0].iserdes_dq_.idelay_dq.idelaye2\ : STD_LOGIC;
  signal \n_0_input_[1].iserdes_dq_.idelay_dq.idelaye2\ : STD_LOGIC;
  signal \n_0_input_[2].iserdes_dq_.idelay_dq.idelaye2\ : STD_LOGIC;
  signal \n_0_input_[4].iserdes_dq_.idelay_dq.idelaye2\ : STD_LOGIC;
  signal \n_0_input_[5].iserdes_dq_.idelay_dq.idelaye2\ : STD_LOGIC;
  signal \n_0_input_[6].iserdes_dq_.idelay_dq.idelaye2\ : STD_LOGIC;
  signal \n_0_input_[7].iserdes_dq_.idelay_dq.idelaye2\ : STD_LOGIC;
  signal \n_0_input_[8].iserdes_dq_.idelay_dq.idelaye2\ : STD_LOGIC;
  signal n_0_rst_r3_reg_srl3 : STD_LOGIC;
  signal \^rst_r4\ : STD_LOGIC;
  signal tbyte_out : STD_LOGIC;
  signal \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \dqs_gen.oddr_dqs\ : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \dqs_gen.oddr_dqs\ : label is "FALSE";
  attribute BOX_TYPE of \dqs_gen.oddr_dqsts\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \dqs_gen.oddr_dqsts\ : label is "TRUE";
  attribute BOX_TYPE of \input_[0].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of \input_[0].iserdes_dq_.idelay_dq.idelaye2\ : label is "MIG_7SERIES_0_IODELAY_MIG0";
  attribute SIM_DELAY_D : integer;
  attribute SIM_DELAY_D of \input_[0].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[0].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[1].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[1].iserdes_dq_.idelay_dq.idelaye2\ : label is "MIG_7SERIES_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[1].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[1].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[2].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[2].iserdes_dq_.idelay_dq.idelaye2\ : label is "MIG_7SERIES_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[2].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[2].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[4].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[4].iserdes_dq_.idelay_dq.idelaye2\ : label is "MIG_7SERIES_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[4].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[4].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[5].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[5].iserdes_dq_.idelay_dq.idelaye2\ : label is "MIG_7SERIES_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[5].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[5].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[6].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[6].iserdes_dq_.idelay_dq.idelaye2\ : label is "MIG_7SERIES_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[6].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[6].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[7].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[7].iserdes_dq_.idelay_dq.idelaye2\ : label is "MIG_7SERIES_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[7].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[7].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[8].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[8].iserdes_dq_.idelay_dq.idelaye2\ : label is "MIG_7SERIES_0_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[8].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[8].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[0].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[1].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[2].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[4].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[5].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[6].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[7].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[8].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[9].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of rst_r3_reg_srl3 : label is "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r3_reg_srl3 ";
  attribute BOX_TYPE of \slave_ts.oserdes_slave_ts\ : label is "PRIMITIVE";
begin
  idelay_ld_rst_0 <= \^idelay_ld_rst_0\;
  rst_r4 <= \^rst_r4\;
\dqs_gen.oddr_dqs\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
    port map (
      C => oserdes_clk_delayed,
      CE => '1',
      D1 => DQSBUS(0),
      D2 => DQSBUS(1),
      Q => O10,
      R => '0',
      S => \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED\
    );
\dqs_gen.oddr_dqsts\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
    port map (
      C => oserdes_clk_delayed,
      CE => '1',
      D1 => CTSBUS(0),
      D2 => CTSBUS(0),
      Q => O11,
      R => \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED\,
      S => '0'
    );
\idelay_ld_rst_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^idelay_ld_rst_0\,
      I1 => \^rst_r4\,
      O => \n_0_idelay_ld_rst_i_1__0\
    );
idelay_ld_rst_reg: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_idelay_ld_rst_i_1__0\,
      Q => \^idelay_ld_rst_0\,
      S => A_rst_primitives
    );
\input_[0].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => C_idelay_ce7_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[0].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[0].iserdes_dq_.idelay_dq.idelaye2\,
      IDATAIN => I9,
      INC => idelay_inc,
      LD => I10,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives
    );
\input_[0].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I8,
      CLKDIV => \NLW_input_[0].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => I9,
      DDLY => \n_0_input_[0].iserdes_dq_.idelay_dq.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[0].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[0].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[0].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D0(3),
      Q2 => D0(2),
      Q3 => D0(1),
      Q4 => D0(0),
      Q5 => \NLW_input_[0].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[0].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[0].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[0].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[1].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => C_idelay_ce7_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[1].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[1].iserdes_dq_.idelay_dq.idelaye2\,
      IDATAIN => p_31_out,
      INC => idelay_inc,
      LD => I10,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives
    );
\input_[1].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I8,
      CLKDIV => \NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => p_31_out,
      DDLY => \n_0_input_[1].iserdes_dq_.idelay_dq.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D1(3),
      Q2 => D1(2),
      Q3 => D1(1),
      Q4 => D1(0),
      Q5 => \NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[2].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => C_idelay_ce7_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[2].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[2].iserdes_dq_.idelay_dq.idelaye2\,
      IDATAIN => I11,
      INC => idelay_inc,
      LD => I10,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives
    );
\input_[2].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I8,
      CLKDIV => \NLW_input_[2].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => I11,
      DDLY => \n_0_input_[2].iserdes_dq_.idelay_dq.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[2].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[2].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[2].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D2(3),
      Q2 => D2(2),
      Q3 => D2(1),
      Q4 => D2(0),
      Q5 => \NLW_input_[2].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[2].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[2].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[2].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[4].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => C_idelay_ce7_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[4].iserdes_dq_.idelay_dq.idelaye2\,
      IDATAIN => I12,
      INC => idelay_inc,
      LD => I10,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives
    );
\input_[4].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I8,
      CLKDIV => \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => I12,
      DDLY => \n_0_input_[4].iserdes_dq_.idelay_dq.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D4(3),
      Q2 => D4(2),
      Q3 => D4(1),
      Q4 => D4(0),
      Q5 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[5].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => C_idelay_ce7_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[5].iserdes_dq_.idelay_dq.idelaye2\,
      IDATAIN => I13,
      INC => idelay_inc,
      LD => I10,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives
    );
\input_[5].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I8,
      CLKDIV => \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => I13,
      DDLY => \n_0_input_[5].iserdes_dq_.idelay_dq.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D5(3),
      Q2 => D5(2),
      Q3 => D5(1),
      Q4 => D5(0),
      Q5 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[6].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => C_idelay_ce7_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[6].iserdes_dq_.idelay_dq.idelaye2\,
      IDATAIN => p_27_out,
      INC => idelay_inc,
      LD => I10,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives
    );
\input_[6].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I8,
      CLKDIV => \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => p_27_out,
      DDLY => \n_0_input_[6].iserdes_dq_.idelay_dq.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D6(3),
      Q2 => D6(2),
      Q3 => D6(1),
      Q4 => D6(0),
      Q5 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[7].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => C_idelay_ce7_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[7].iserdes_dq_.idelay_dq.idelaye2\,
      IDATAIN => I14,
      INC => idelay_inc,
      LD => I10,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives
    );
\input_[7].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I8,
      CLKDIV => \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => I14,
      DDLY => \n_0_input_[7].iserdes_dq_.idelay_dq.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D7(3),
      Q2 => D7(2),
      Q3 => D7(1),
      Q4 => D7(0),
      Q5 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[8].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => C_idelay_ce7_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[8].iserdes_dq_.idelay_dq.idelaye2\,
      IDATAIN => I15,
      INC => idelay_inc,
      LD => I10,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives
    );
\input_[8].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I8,
      CLKDIV => \NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => I15,
      DDLY => \n_0_input_[8].iserdes_dq_.idelay_dq.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D8(3),
      Q2 => D8(2),
      Q3 => D8(1),
      Q4 => D8(0),
      Q5 => \NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\output_[0].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q0(0),
      D2 => Q0(1),
      D3 => Q0(2),
      D4 => Q0(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O12,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_9_in
    );
\output_[1].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q1(0),
      D2 => Q1(1),
      D3 => Q1(2),
      D4 => Q1(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => p_30_in,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_29_in
    );
\output_[2].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q2(0),
      D2 => Q2(1),
      D3 => Q2(2),
      D4 => Q2(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O13,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => O14
    );
\output_[4].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q4(0),
      D2 => Q4(1),
      D3 => Q4(2),
      D4 => Q4(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O15,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_13_in
    );
\output_[5].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q5(0),
      D2 => Q5(1),
      D3 => Q5(2),
      D4 => Q5(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O16,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_21_in
    );
\output_[6].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q6(0),
      D2 => Q6(1),
      D3 => Q6(2),
      D4 => Q6(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => p_26_in,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_25_in
    );
\output_[7].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q7(0),
      D2 => Q7(1),
      D3 => Q7(2),
      D4 => Q7(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O17,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_17_in
    );
\output_[8].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q8(0),
      D2 => Q8(1),
      D3 => Q8(2),
      D4 => Q8(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O18,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_5_in
    );
\output_[9].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q9(0),
      D2 => Q9(1),
      D3 => Q9(2),
      D4 => Q9(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => p_1_in,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => O19
    );
rst_r3_reg_srl3: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => A_rst_primitives,
      Q => n_0_rst_r3_reg_srl3
    );
rst_r4_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_rst_r3_reg_srl3,
      Q => \^rst_r4\,
      R => '0'
    );
\slave_ts.oserdes_slave_ts\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "TRUE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => '0',
      D2 => '0',
      D3 => '0',
      D4 => '0',
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED\,
      OQ => \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED\,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED\,
      T1 => DTSBUS(0),
      T2 => DTSBUS(0),
      T3 => DTSBUS(1),
      T4 => DTSBUS(1),
      TBYTEIN => tbyte_out,
      TBYTEOUT => tbyte_out,
      TCE => '1',
      TFB => \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED\,
      TQ => \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_0_mig_7series_v2_3_ddr_byte_group_io__parameterized2\ is
  port (
    O132 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    oserdes_clk : in STD_LOGIC;
    oserdes_clkdiv : in STD_LOGIC;
    oserdes_dq : in STD_LOGIC_VECTOR ( 39 downto 0 );
    po_oserdes_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_0_mig_7series_v2_3_ddr_byte_group_io__parameterized2\ : entity is "mig_7series_v2_3_ddr_byte_group_io";
end \mig_7series_0_mig_7series_v2_3_ddr_byte_group_io__parameterized2\;

architecture STRUCTURE of \mig_7series_0_mig_7series_v2_3_ddr_byte_group_io__parameterized2\ is
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \output_[10].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[11].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[2].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[3].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[4].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[5].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[6].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[7].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[8].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[9].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
begin
\output_[10].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(32),
      D2 => oserdes_dq(33),
      D3 => oserdes_dq(34),
      D4 => oserdes_dq(35),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O132(8),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[11].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(36),
      D2 => oserdes_dq(37),
      D3 => oserdes_dq(38),
      D4 => oserdes_dq(39),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O132(9),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[2].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(0),
      D2 => oserdes_dq(1),
      D3 => oserdes_dq(2),
      D4 => oserdes_dq(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O132(0),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[3].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(4),
      D2 => oserdes_dq(5),
      D3 => oserdes_dq(6),
      D4 => oserdes_dq(7),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O132(1),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[4].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(8),
      D2 => oserdes_dq(9),
      D3 => oserdes_dq(10),
      D4 => oserdes_dq(11),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O132(2),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[5].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(12),
      D2 => oserdes_dq(13),
      D3 => oserdes_dq(14),
      D4 => oserdes_dq(15),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O132(3),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[6].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(16),
      D2 => oserdes_dq(17),
      D3 => oserdes_dq(18),
      D4 => oserdes_dq(19),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O132(4),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[7].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(20),
      D2 => oserdes_dq(21),
      D3 => oserdes_dq(22),
      D4 => oserdes_dq(23),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O132(5),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[8].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(24),
      D2 => oserdes_dq(25),
      D3 => oserdes_dq(26),
      D4 => oserdes_dq(27),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O132(6),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[9].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(28),
      D2 => oserdes_dq(29),
      D3 => oserdes_dq(30),
      D4 => oserdes_dq(31),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O132(7),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_ddr_if_post_fifo is
  port (
    O7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    phy_rddata_en : out STD_LOGIC;
    O55 : out STD_LOGIC;
    DIB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O56 : out STD_LOGIC;
    O57 : out STD_LOGIC;
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O59 : out STD_LOGIC;
    O60 : out STD_LOGIC;
    O61 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O63 : out STD_LOGIC;
    O64 : out STD_LOGIC;
    O65 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O67 : out STD_LOGIC;
    O68 : out STD_LOGIC;
    O69 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O71 : out STD_LOGIC;
    O72 : out STD_LOGIC;
    O73 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O75 : out STD_LOGIC;
    O76 : out STD_LOGIC;
    O77 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O79 : out STD_LOGIC;
    O80 : out STD_LOGIC;
    O81 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O83 : out STD_LOGIC;
    O84 : out STD_LOGIC;
    O85 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O87 : out STD_LOGIC;
    O88 : out STD_LOGIC;
    O89 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O91 : out STD_LOGIC;
    O92 : out STD_LOGIC;
    O93 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O95 : out STD_LOGIC;
    O96 : out STD_LOGIC;
    O97 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O99 : out STD_LOGIC;
    O100 : out STD_LOGIC;
    O101 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O103 : out STD_LOGIC;
    O104 : out STD_LOGIC;
    O105 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O107 : out STD_LOGIC;
    O108 : out STD_LOGIC;
    O109 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O111 : out STD_LOGIC;
    O112 : out STD_LOGIC;
    O113 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O115 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    p_0_in1_in : out STD_LOGIC;
    O134 : out STD_LOGIC;
    O135 : out STD_LOGIC;
    O136 : out STD_LOGIC;
    O137 : out STD_LOGIC;
    O138 : out STD_LOGIC;
    O139 : out STD_LOGIC;
    O140 : out STD_LOGIC;
    O141 : out STD_LOGIC;
    O142 : out STD_LOGIC;
    O143 : out STD_LOGIC;
    O144 : out STD_LOGIC;
    O145 : out STD_LOGIC;
    O146 : out STD_LOGIC;
    O147 : out STD_LOGIC;
    O148 : out STD_LOGIC;
    O149 : out STD_LOGIC;
    O150 : out STD_LOGIC;
    O151 : out STD_LOGIC;
    O152 : out STD_LOGIC;
    O153 : out STD_LOGIC;
    O154 : out STD_LOGIC;
    O155 : out STD_LOGIC;
    O156 : out STD_LOGIC;
    O157 : out STD_LOGIC;
    O158 : out STD_LOGIC;
    O159 : out STD_LOGIC;
    O160 : out STD_LOGIC;
    O161 : out STD_LOGIC;
    O162 : out STD_LOGIC;
    O163 : out STD_LOGIC;
    O164 : out STD_LOGIC;
    O165 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    O6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    if_empty_r_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I23 : in STD_LOGIC;
    DIC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O58 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O62 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O66 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O70 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O74 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O78 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O82 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O86 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O90 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O94 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O98 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O102 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O106 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O110 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O114 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I24 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bypass : in STD_LOGIC;
    I29 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I30 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I31 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I32 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I33 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I34 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I35 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I36 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I37 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I38 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I39 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I40 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I41 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I42 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ififo_rst : in STD_LOGIC;
    CLK : in STD_LOGIC;
    I60 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_ddr_if_post_fifo : entity is "mig_7series_v2_3_ddr_if_post_fifo";
end mig_7series_0_mig_7series_v2_3_ddr_if_post_fifo;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_ddr_if_post_fifo is
  signal \^dia\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dib\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o101\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o105\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o109\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o113\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o5\ : STD_LOGIC;
  signal \^o61\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o65\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o69\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o73\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o77\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o81\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o85\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o89\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o93\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o97\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal my_empty : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal my_full : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_my_empty[1]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_my_empty[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_my_empty[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_my_empty[4]_rep__0_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[4]_rep_i_1\ : STD_LOGIC;
  signal \n_0_my_empty_reg[4]_rep\ : STD_LOGIC;
  signal \n_0_my_empty_reg[4]_rep__0\ : STD_LOGIC;
  signal \n_0_my_full[0]_i_1\ : STD_LOGIC;
  signal \n_0_my_full[1]_i_1\ : STD_LOGIC;
  signal \n_0_my_full[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_rd_ptr[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_rd_ptr[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_rd_ptr_timing[0]_i_1\ : STD_LOGIC;
  signal \n_0_rd_ptr_timing[1]_i_1\ : STD_LOGIC;
  signal \n_0_wr_ptr[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_wr_ptr[1]_i_1__1\ : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_mux_rd[0].mux_rd_fall0_r[0]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \gen_mux_rd[0].mux_rd_fall1_r[0]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \gen_mux_rd[0].mux_rd_rise0_r[0]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \gen_mux_rd[0].mux_rd_rise1_r[0]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \gen_mux_rd[1].mux_rd_fall0_r[1]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \gen_mux_rd[1].mux_rd_fall1_r[1]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \gen_mux_rd[1].mux_rd_rise0_r[1]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \gen_mux_rd[1].mux_rd_rise1_r[1]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \gen_mux_rd[2].mux_rd_fall0_r[2]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \gen_mux_rd[2].mux_rd_fall1_r[2]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \gen_mux_rd[2].mux_rd_rise0_r[2]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \gen_mux_rd[2].mux_rd_rise1_r[2]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \gen_mux_rd[3].mux_rd_fall0_r[3]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \gen_mux_rd[3].mux_rd_fall1_r[3]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \gen_mux_rd[3].mux_rd_rise0_r[3]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \gen_mux_rd[3].mux_rd_rise1_r[3]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \gen_mux_rd[4].mux_rd_fall0_r[4]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \gen_mux_rd[4].mux_rd_fall1_r[4]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \gen_mux_rd[4].mux_rd_rise0_r[4]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \gen_mux_rd[4].mux_rd_rise1_r[4]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \gen_mux_rd[5].mux_rd_fall0_r[5]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \gen_mux_rd[5].mux_rd_fall1_r[5]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \gen_mux_rd[5].mux_rd_rise0_r[5]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \gen_mux_rd[5].mux_rd_rise1_r[5]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \gen_mux_rd[6].mux_rd_fall0_r[6]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \gen_mux_rd[6].mux_rd_fall1_r[6]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \gen_mux_rd[6].mux_rd_rise0_r[6]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \gen_mux_rd[6].mux_rd_rise1_r[6]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \gen_mux_rd[7].mux_rd_fall0_r[7]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \gen_mux_rd[7].mux_rd_fall1_r[7]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \gen_mux_rd[7].mux_rd_rise0_r[7]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \gen_mux_rd[7].mux_rd_rise1_r[7]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r[0]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_5_i_2 : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \my_empty[1]_i_2__0\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \my_empty[4]_i_2__0\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \my_empty[4]_rep__0_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \my_empty[4]_rep_i_1\ : label is "soft_lutpair379";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \my_empty_reg[4]\ : label is "my_empty_reg[4]";
  attribute ORIG_CELL_NAME of \my_empty_reg[4]_rep\ : label is "my_empty_reg[4]";
  attribute ORIG_CELL_NAME of \my_empty_reg[4]_rep__0\ : label is "my_empty_reg[4]";
  attribute SOFT_HLUTNM of \not_strict_mode.app_rd_data[15]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \not_strict_mode.app_rd_data[31]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \rd_ptr[0]_i_2\ : label is "soft_lutpair376";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM of \read_fifo.tail_r[0]_i_3\ : label is "soft_lutpair378";
begin
  DIA(1 downto 0) <= \^dia\(1 downto 0);
  DIB(1 downto 0) <= \^dib\(1 downto 0);
  O1 <= \^o1\;
  O101(1 downto 0) <= \^o101\(1 downto 0);
  O105(1 downto 0) <= \^o105\(1 downto 0);
  O109(1 downto 0) <= \^o109\(1 downto 0);
  O113(1 downto 0) <= \^o113\(1 downto 0);
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4(0) <= \^o4\(0);
  O5 <= \^o5\;
  O61(1 downto 0) <= \^o61\(1 downto 0);
  O65(1 downto 0) <= \^o65\(1 downto 0);
  O69(1 downto 0) <= \^o69\(1 downto 0);
  O7(1 downto 0) <= rd_ptr_timing(1 downto 0);
  O73(1 downto 0) <= \^o73\(1 downto 0);
  O77(1 downto 0) <= \^o77\(1 downto 0);
  O81(1 downto 0) <= \^o81\(1 downto 0);
  O85(1 downto 0) <= \^o85\(1 downto 0);
  O89(1 downto 0) <= \^o89\(1 downto 0);
  O93(1 downto 0) <= \^o93\(1 downto 0);
  O97(1 downto 0) <= \^o97\(1 downto 0);
\gen_mux_rd[0].mux_rd_fall0_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o85\(0),
      I1 => I23,
      I2 => O86(0),
      O => O84
    );
\gen_mux_rd[0].mux_rd_fall1_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o69\(0),
      I1 => I23,
      I2 => O70(0),
      O => O68
    );
\gen_mux_rd[0].mux_rd_rise0_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^dib\(0),
      I1 => I23,
      I2 => DIC(0),
      O => O55
    );
\gen_mux_rd[0].mux_rd_rise1_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o101\(0),
      I1 => I23,
      I2 => O102(0),
      O => O100
    );
\gen_mux_rd[1].mux_rd_fall0_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o85\(1),
      I1 => I23,
      I2 => O86(1),
      O => O87
    );
\gen_mux_rd[1].mux_rd_fall1_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o69\(1),
      I1 => I23,
      I2 => O70(1),
      O => O71
    );
\gen_mux_rd[1].mux_rd_rise0_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^dib\(1),
      I1 => I23,
      I2 => DIC(1),
      O => O56
    );
\gen_mux_rd[1].mux_rd_rise1_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o101\(1),
      I1 => I23,
      I2 => O102(1),
      O => O103
    );
\gen_mux_rd[2].mux_rd_fall0_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o89\(0),
      I1 => I23,
      I2 => O90(0),
      O => O88
    );
\gen_mux_rd[2].mux_rd_fall1_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o73\(0),
      I1 => I23,
      I2 => O74(0),
      O => O72
    );
\gen_mux_rd[2].mux_rd_rise0_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^dia\(0),
      I1 => I23,
      I2 => O58(0),
      O => O57
    );
\gen_mux_rd[2].mux_rd_rise1_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o105\(0),
      I1 => I23,
      I2 => O106(0),
      O => O104
    );
\gen_mux_rd[3].mux_rd_fall0_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o89\(1),
      I1 => I23,
      I2 => O90(1),
      O => O91
    );
\gen_mux_rd[3].mux_rd_fall1_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o73\(1),
      I1 => I23,
      I2 => O74(1),
      O => O75
    );
\gen_mux_rd[3].mux_rd_rise0_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^dia\(1),
      I1 => I23,
      I2 => O58(1),
      O => O59
    );
\gen_mux_rd[3].mux_rd_rise1_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o105\(1),
      I1 => I23,
      I2 => O106(1),
      O => O107
    );
\gen_mux_rd[4].mux_rd_fall0_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o93\(0),
      I1 => I23,
      I2 => O94(0),
      O => O92
    );
\gen_mux_rd[4].mux_rd_fall1_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o77\(0),
      I1 => I23,
      I2 => O78(0),
      O => O76
    );
\gen_mux_rd[4].mux_rd_rise0_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o61\(0),
      I1 => I23,
      I2 => O62(0),
      O => O60
    );
\gen_mux_rd[4].mux_rd_rise1_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o109\(0),
      I1 => I23,
      I2 => O110(0),
      O => O108
    );
\gen_mux_rd[5].mux_rd_fall0_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o93\(1),
      I1 => I23,
      I2 => O94(1),
      O => O95
    );
\gen_mux_rd[5].mux_rd_fall1_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o77\(1),
      I1 => I23,
      I2 => O78(1),
      O => O79
    );
\gen_mux_rd[5].mux_rd_rise0_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o61\(1),
      I1 => I23,
      I2 => O62(1),
      O => O63
    );
\gen_mux_rd[5].mux_rd_rise1_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o109\(1),
      I1 => I23,
      I2 => O110(1),
      O => O111
    );
\gen_mux_rd[6].mux_rd_fall0_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o97\(0),
      I1 => I23,
      I2 => O98(0),
      O => O96
    );
\gen_mux_rd[6].mux_rd_fall1_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o81\(0),
      I1 => I23,
      I2 => O82(0),
      O => O80
    );
\gen_mux_rd[6].mux_rd_rise0_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o65\(0),
      I1 => I23,
      I2 => O66(0),
      O => O64
    );
\gen_mux_rd[6].mux_rd_rise1_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o113\(0),
      I1 => I23,
      I2 => O114(0),
      O => O112
    );
\gen_mux_rd[7].mux_rd_fall0_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o97\(1),
      I1 => I23,
      I2 => O98(1),
      O => O99
    );
\gen_mux_rd[7].mux_rd_fall1_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o81\(1),
      I1 => I23,
      I2 => O82(1),
      O => O83
    );
\gen_mux_rd[7].mux_rd_rise0_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o65\(1),
      I1 => I23,
      I2 => O66(1),
      O => O67
    );
\gen_mux_rd[7].mux_rd_rise1_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o113\(1),
      I1 => I23,
      I2 => O114(1),
      O => O115
    );
\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(5),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(5),
      I3 => I60(0),
      I4 => O86(0),
      O => O160
    );
\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(7),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(7),
      I3 => I60(0),
      I4 => O70(0),
      O => O158
    );
\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(4),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(4),
      I3 => I60(0),
      I4 => DIC(0),
      O => O161
    );
\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(6),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(6),
      I3 => I60(0),
      I4 => O102(0),
      O => O159
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(21),
      I1 => my_empty(4),
      I2 => I24(21),
      I3 => I60(0),
      I4 => O86(1),
      O => O144
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(23),
      I1 => my_empty(4),
      I2 => I24(23),
      I3 => I60(0),
      I4 => O70(1),
      O => O142
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(20),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(20),
      I3 => I60(0),
      I4 => DIC(1),
      O => O145
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(22),
      I1 => my_empty(4),
      I2 => I24(22),
      I3 => I60(0),
      I4 => O102(1),
      O => O143
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(17),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(17),
      I3 => I60(0),
      I4 => O90(0),
      O => O148
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(19),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(19),
      I3 => I60(0),
      I4 => O74(0),
      O => O146
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(16),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(16),
      I3 => I60(0),
      I4 => O58(0),
      O => O149
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(18),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(18),
      I3 => I60(0),
      I4 => O106(0),
      O => O147
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(25),
      I1 => my_empty(4),
      I2 => I24(25),
      I3 => I60(0),
      I4 => O90(1),
      O => O140
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(27),
      I1 => my_empty(4),
      I2 => I24(27),
      I3 => I60(0),
      I4 => O74(1),
      O => O138
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(24),
      I1 => my_empty(4),
      I2 => I24(24),
      I3 => I60(0),
      I4 => O58(1),
      O => O141
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(26),
      I1 => my_empty(4),
      I2 => I24(26),
      I3 => I60(0),
      I4 => O106(1),
      O => O139
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(13),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(13),
      I3 => I60(0),
      I4 => O94(0),
      O => O152
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(15),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(15),
      I3 => I60(0),
      I4 => O78(0),
      O => O150
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(12),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(12),
      I3 => I60(0),
      I4 => O62(0),
      O => O153
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(14),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(14),
      I3 => I60(0),
      I4 => O110(0),
      O => O151
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(1),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(1),
      I3 => I60(0),
      I4 => O94(1),
      O => O164
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(3),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(3),
      I3 => I60(0),
      I4 => O78(1),
      O => O162
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(0),
      I3 => I60(0),
      I4 => O62(1),
      O => O165
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(2),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(2),
      I3 => I60(0),
      I4 => O110(1),
      O => O163
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(29),
      I1 => my_empty(4),
      I2 => I24(29),
      I3 => I60(0),
      I4 => O98(0),
      O => O136
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(31),
      I1 => my_empty(4),
      I2 => I24(31),
      I3 => I60(0),
      I4 => O82(0),
      O => O134
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(28),
      I1 => my_empty(4),
      I2 => I24(28),
      I3 => I60(0),
      I4 => O66(0),
      O => O137
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(30),
      I1 => my_empty(4),
      I2 => I24(30),
      I3 => I60(0),
      I4 => O114(0),
      O => O135
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(9),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(9),
      I3 => I60(0),
      I4 => O98(1),
      O => O156
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(11),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(11),
      I3 => I60(0),
      I4 => O82(1),
      O => O154
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(8),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(8),
      I3 => I60(0),
      I4 => O66(1),
      O => O157
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => Q(10),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(10),
      I3 => I60(0),
      I4 => O114(1),
      O => O155
    );
mem_reg_0_3_0_5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001333"
    )
    port map (
      I0 => my_full(0),
      I1 => I1,
      I2 => O6(1),
      I3 => if_empty_r_0(0),
      I4 => my_empty(2),
      O => p_0_in1_in
    );
mem_reg_0_3_0_5_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_my_empty_reg[4]_rep__0\,
      O => my_empty(2)
    );
\my_empty[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF00EF02"
    )
    port map (
      I0 => I1,
      I1 => my_full(1),
      I2 => \^o2\,
      I3 => my_empty(1),
      I4 => \n_0_my_empty[1]_i_2__0\,
      O => \n_0_my_empty[1]_i_1\
    );
\my_empty[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F69F"
    )
    port map (
      I0 => rd_ptr(1),
      I1 => \^o5\,
      I2 => rd_ptr(0),
      I3 => \^o3\,
      O => \n_0_my_empty[1]_i_2__0\
    );
\my_empty[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008800070000"
    )
    port map (
      I0 => if_empty_r_0(0),
      I1 => O6(1),
      I2 => \^o1\,
      I3 => my_full(1),
      I4 => I1,
      I5 => my_empty(1),
      O => \n_0_my_empty[4]_i_1__1\
    );
\my_empty[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002442"
    )
    port map (
      I0 => \^o3\,
      I1 => rd_ptr(0),
      I2 => \^o5\,
      I3 => rd_ptr(1),
      I4 => my_empty(1),
      O => \n_0_my_empty[4]_i_2__0\
    );
\my_empty[4]_rep__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002442"
    )
    port map (
      I0 => \^o3\,
      I1 => rd_ptr(0),
      I2 => \^o5\,
      I3 => rd_ptr(1),
      I4 => my_empty(1),
      O => \n_0_my_empty[4]_rep__0_i_1\
    );
\my_empty[4]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002442"
    )
    port map (
      I0 => \^o3\,
      I1 => rd_ptr(0),
      I2 => \^o5\,
      I3 => rd_ptr(1),
      I4 => my_empty(1),
      O => \n_0_my_empty[4]_rep_i_1\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[1]_i_1\,
      Q => my_empty(1),
      S => ififo_rst
    );
\my_empty_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_my_empty[4]_i_1__1\,
      D => \n_0_my_empty[4]_i_2__0\,
      Q => my_empty(4),
      S => ififo_rst
    );
\my_empty_reg[4]_rep\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_my_empty[4]_i_1__1\,
      D => \n_0_my_empty[4]_rep_i_1\,
      Q => \n_0_my_empty_reg[4]_rep\,
      S => ififo_rst
    );
\my_empty_reg[4]_rep__0\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_my_empty[4]_i_1__1\,
      D => \n_0_my_empty[4]_rep__0_i_1\,
      Q => \n_0_my_empty_reg[4]_rep__0\,
      S => ififo_rst
    );
\my_full[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAAAA2A8AAAAAE"
    )
    port map (
      I0 => my_full(0),
      I1 => \^o2\,
      I2 => my_empty(1),
      I3 => my_full(1),
      I4 => I1,
      I5 => \n_0_my_full[1]_i_2__0\,
      O => \n_0_my_full[0]_i_1\
    );
\my_full[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0C0F4"
    )
    port map (
      I0 => \n_0_my_full[1]_i_2__0\,
      I1 => \^o2\,
      I2 => my_full(1),
      I3 => I1,
      I4 => my_empty(1),
      O => \n_0_my_full[1]_i_1\
    );
\my_full[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F96F"
    )
    port map (
      I0 => \^o5\,
      I1 => rd_ptr(1),
      I2 => rd_ptr(0),
      I3 => \^o3\,
      O => \n_0_my_full[1]_i_2__0\
    );
\my_full_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[0]_i_1\,
      Q => my_full(0),
      R => ififo_rst
    );
\my_full_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[1]_i_1\,
      Q => my_full(1),
      R => ififo_rst
    );
\not_strict_mode.app_rd_data[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(16),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(16),
      I3 => I34(0),
      I4 => bypass,
      O => D(2)
    );
\not_strict_mode.app_rd_data[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(24),
      I1 => my_empty(4),
      I2 => I24(24),
      I3 => I34(1),
      I4 => bypass,
      O => D(3)
    );
\not_strict_mode.app_rd_data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(12),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(12),
      I3 => I42(0),
      I4 => bypass,
      O => D(4)
    );
\not_strict_mode.app_rd_data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(0),
      I3 => I42(1),
      I4 => bypass,
      O => D(5)
    );
\not_strict_mode.app_rd_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(28),
      I1 => my_empty(4),
      I2 => I24(28),
      I3 => I30(0),
      I4 => bypass,
      O => D(6)
    );
\not_strict_mode.app_rd_data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(8),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(8),
      I3 => I30(1),
      I4 => bypass,
      O => D(7)
    );
\not_strict_mode.app_rd_data[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(5),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(5),
      I3 => I37(0),
      I4 => bypass,
      O => D(8)
    );
\not_strict_mode.app_rd_data[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(21),
      I1 => my_empty(4),
      I2 => I24(21),
      I3 => I37(1),
      I4 => bypass,
      O => D(9)
    );
\not_strict_mode.app_rd_data[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(17),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(17),
      I3 => I33(0),
      I4 => bypass,
      O => D(10)
    );
\not_strict_mode.app_rd_data[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(25),
      I1 => my_empty(4),
      I2 => I24(25),
      I3 => I33(1),
      I4 => bypass,
      O => D(11)
    );
\not_strict_mode.app_rd_data[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(13),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(13),
      I3 => I41(0),
      I4 => bypass,
      O => D(12)
    );
\not_strict_mode.app_rd_data[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(1),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(1),
      I3 => I41(1),
      I4 => bypass,
      O => D(13)
    );
\not_strict_mode.app_rd_data[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(29),
      I1 => my_empty(4),
      I2 => I24(29),
      I3 => DOC(0),
      I4 => bypass,
      O => D(14)
    );
\not_strict_mode.app_rd_data[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(9),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(9),
      I3 => DOC(1),
      I4 => bypass,
      O => D(15)
    );
\not_strict_mode.app_rd_data[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(6),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(6),
      I3 => I36(0),
      I4 => bypass,
      O => D(16)
    );
\not_strict_mode.app_rd_data[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(22),
      I1 => my_empty(4),
      I2 => I24(22),
      I3 => I36(1),
      I4 => bypass,
      O => D(17)
    );
\not_strict_mode.app_rd_data[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(18),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(18),
      I3 => I32(0),
      I4 => bypass,
      O => D(18)
    );
\not_strict_mode.app_rd_data[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(26),
      I1 => my_empty(4),
      I2 => I24(26),
      I3 => I32(1),
      I4 => bypass,
      O => D(19)
    );
\not_strict_mode.app_rd_data[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(14),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(14),
      I3 => I40(0),
      I4 => bypass,
      O => D(20)
    );
\not_strict_mode.app_rd_data[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(2),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(2),
      I3 => I40(1),
      I4 => bypass,
      O => D(21)
    );
\not_strict_mode.app_rd_data[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(30),
      I1 => my_empty(4),
      I2 => I24(30),
      I3 => I29(0),
      I4 => bypass,
      O => D(22)
    );
\not_strict_mode.app_rd_data[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(10),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(10),
      I3 => I29(1),
      I4 => bypass,
      O => D(23)
    );
\not_strict_mode.app_rd_data[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(7),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(7),
      I3 => I35(0),
      I4 => bypass,
      O => D(24)
    );
\not_strict_mode.app_rd_data[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(23),
      I1 => my_empty(4),
      I2 => I24(23),
      I3 => I35(1),
      I4 => bypass,
      O => D(25)
    );
\not_strict_mode.app_rd_data[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(19),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(19),
      I3 => I31(0),
      I4 => bypass,
      O => D(26)
    );
\not_strict_mode.app_rd_data[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(27),
      I1 => my_empty(4),
      I2 => I24(27),
      I3 => I31(1),
      I4 => bypass,
      O => D(27)
    );
\not_strict_mode.app_rd_data[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(15),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(15),
      I3 => I39(0),
      I4 => bypass,
      O => D(28)
    );
\not_strict_mode.app_rd_data[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(3),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(3),
      I3 => I39(1),
      I4 => bypass,
      O => D(29)
    );
\not_strict_mode.app_rd_data[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(31),
      I1 => my_empty(4),
      I2 => I24(31),
      I3 => DOB(0),
      I4 => bypass,
      O => D(30)
    );
\not_strict_mode.app_rd_data[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(11),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(11),
      I3 => DOB(1),
      I4 => bypass,
      O => D(31)
    );
\not_strict_mode.app_rd_data[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(4),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(4),
      I3 => I38(0),
      I4 => bypass,
      O => D(0)
    );
\not_strict_mode.app_rd_data[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => Q(20),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(20),
      I3 => I38(1),
      I4 => bypass,
      O => D(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(11),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(11),
      O => \^o81\(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(31),
      I1 => my_empty(4),
      I2 => I24(31),
      O => \^o81\(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(3),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(3),
      O => \^o77\(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(15),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(15),
      O => \^o77\(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(24),
      I1 => my_empty(4),
      I2 => I24(24),
      O => \^dia\(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(16),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(16),
      O => \^dia\(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(20),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(20),
      O => \^dib\(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(4),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(4),
      O => \^dib\(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(8),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(8),
      O => \^o65\(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(28),
      I1 => my_empty(4),
      I2 => I24(28),
      O => \^o65\(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(0),
      O => \^o61\(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(12),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(12),
      O => \^o61\(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(1),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(1),
      O => \^o93\(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(13),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(13),
      O => \^o93\(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(25),
      I1 => my_empty(4),
      I2 => I24(25),
      O => \^o89\(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(17),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(17),
      O => \^o89\(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(21),
      I1 => my_empty(4),
      I2 => I24(21),
      O => \^o85\(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(5),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(5),
      O => \^o85\(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(9),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(9),
      O => \^o97\(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(29),
      I1 => my_empty(4),
      I2 => I24(29),
      O => \^o97\(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(22),
      I1 => my_empty(4),
      I2 => I24(22),
      O => \^o101\(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(6),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(6),
      O => \^o101\(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(10),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(10),
      O => \^o113\(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(30),
      I1 => my_empty(4),
      I2 => I24(30),
      O => \^o113\(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(2),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(2),
      O => \^o109\(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(14),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(14),
      O => \^o109\(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(26),
      I1 => my_empty(4),
      I2 => I24(26),
      O => \^o105\(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(18),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(18),
      O => \^o105\(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(27),
      I1 => my_empty(4),
      I2 => I24(27),
      O => \^o73\(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(19),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I24(19),
      O => \^o73\(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(23),
      I1 => my_empty(4),
      I2 => I24(23),
      O => \^o69\(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(7),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I24(7),
      O => \^o69\(0)
    );
rd_active_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
    port map (
      I0 => \^o4\(0),
      I1 => I1,
      I2 => O6(0),
      I3 => if_empty_r_0(0),
      O => phy_rddata_en
    );
\rd_ptr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00151515"
    )
    port map (
      I0 => my_empty(1),
      I1 => \^o1\,
      I2 => I1,
      I3 => O6(1),
      I4 => if_empty_r_0(0),
      I5 => rd_ptr(0),
      O => \n_0_rd_ptr[0]_i_1__0\
    );
\rd_ptr[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_my_empty_reg[4]_rep__0\,
      O => \^o1\
    );
\rd_ptr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD02"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => \^o2\,
      I2 => my_empty(1),
      I3 => rd_ptr(1),
      O => \n_0_rd_ptr[1]_i_1__0\
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr[0]_i_1__0\,
      Q => rd_ptr(0),
      R => ififo_rst
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr[1]_i_1__0\,
      Q => rd_ptr(1),
      R => ififo_rst
    );
\rd_ptr_timing[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD01"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => \^o2\,
      I2 => my_empty(1),
      I3 => rd_ptr_timing(0),
      O => \n_0_rd_ptr_timing[0]_i_1\
    );
\rd_ptr_timing[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF60006"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      I2 => \^o2\,
      I3 => my_empty(1),
      I4 => rd_ptr_timing(1),
      O => \n_0_rd_ptr_timing[1]_i_1\
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr_timing[0]_i_1\,
      Q => rd_ptr_timing(0),
      R => ififo_rst
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr_timing[1]_i_1\,
      Q => rd_ptr_timing(1),
      R => ififo_rst
    );
\read_fifo.tail_r[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_my_empty_reg[4]_rep__0\,
      O => \^o4\(0)
    );
\wr_ptr[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF2010D"
    )
    port map (
      I0 => my_empty(1),
      I1 => \^o2\,
      I2 => I1,
      I3 => my_full(1),
      I4 => \^o3\,
      O => \n_0_wr_ptr[0]_i_1__1\
    );
\wr_ptr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDF50200020A"
    )
    port map (
      I0 => \^o3\,
      I1 => my_full(1),
      I2 => I1,
      I3 => \^o2\,
      I4 => my_empty(1),
      I5 => \^o5\,
      O => \n_0_wr_ptr[1]_i_1__1\
    );
\wr_ptr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \^o1\,
      I1 => I1,
      I2 => O6(1),
      I3 => if_empty_r_0(0),
      O => \^o2\
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_ptr[0]_i_1__1\,
      Q => \^o3\,
      R => ififo_rst
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_ptr[1]_i_1__1\,
      Q => \^o5\,
      R => ififo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_ddr_if_post_fifo_8 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O52 : out STD_LOGIC;
    O54 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O78 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O110 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O94 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O62 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O82 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O114 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O98 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O66 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O70 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O102 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O86 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIC : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O74 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O106 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O90 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O58 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    if_empty_v : out STD_LOGIC;
    O133 : out STD_LOGIC;
    if_empty_r_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    my_empty : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I20 : in STD_LOGIC;
    tail_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    O119 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I43 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I44 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bypass : in STD_LOGIC;
    I45 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I46 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I47 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I48 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I49 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I50 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I52 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I53 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I54 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I55 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I56 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I57 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I58 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I59 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I6 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_ddr_if_post_fifo_8 : entity is "mig_7series_v2_3_ddr_if_post_fifo";
end mig_7series_0_mig_7series_v2_3_ddr_if_post_fifo_8;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_ddr_if_post_fifo_8 is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o23\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal my_empty_0 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal my_full : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_my_empty[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_my_empty[1]_i_2\ : STD_LOGIC;
  signal \n_0_my_empty[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_my_empty[4]_i_2\ : STD_LOGIC;
  signal \n_0_my_empty[4]_rep_i_1__0\ : STD_LOGIC;
  signal \n_0_my_empty_reg[4]_rep\ : STD_LOGIC;
  signal \n_0_my_full[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_my_full[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_my_full[1]_i_2\ : STD_LOGIC;
  signal \n_0_rd_ptr[0]_i_1\ : STD_LOGIC;
  signal \n_0_rd_ptr[1]_i_1\ : STD_LOGIC;
  signal \n_0_rd_ptr_timing[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_rd_ptr_timing[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_wr_ptr[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_wr_ptr[1]_i_1__0\ : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of mem_reg_0_3_6_11_i_2 : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \my_empty[1]_i_2\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \my_empty[4]_i_2\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \my_empty[4]_rep_i_1__0\ : label is "soft_lutpair327";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \my_empty_reg[4]\ : label is "my_empty_reg[4]";
  attribute ORIG_CELL_NAME of \my_empty_reg[4]_rep\ : label is "my_empty_reg[4]";
  attribute SOFT_HLUTNM of \my_full[1]_i_2\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \not_strict_mode.app_rd_data[19]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \not_strict_mode.app_rd_data[35]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \not_strict_mode.app_rd_data[3]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \rd_ptr[0]_i_3\ : label is "soft_lutpair324";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM of \read_fifo.tail_r[0]_i_2\ : label is "soft_lutpair326";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O23 <= \^o23\;
  O6(1 downto 0) <= \^o6\(1 downto 0);
  \out\(1 downto 0) <= rd_ptr_timing(1 downto 0);
mem_reg_0_3_6_11_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040007F"
    )
    port map (
      I0 => my_full(0),
      I1 => my_empty(1),
      I2 => if_empty_r_0(0),
      I3 => I1,
      I4 => my_empty_0(2),
      O => O133
    );
mem_reg_0_3_6_11_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_my_empty_reg[4]_rep\,
      O => my_empty_0(2)
    );
\my_empty[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF00EF02"
    )
    port map (
      I0 => I1,
      I1 => my_full(1),
      I2 => I6,
      I3 => my_empty_0(1),
      I4 => \n_0_my_empty[1]_i_2\,
      O => \n_0_my_empty[1]_i_1__0\
    );
\my_empty[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F69F"
    )
    port map (
      I0 => rd_ptr(1),
      I1 => \^o2\,
      I2 => rd_ptr(0),
      I3 => \^o1\,
      O => \n_0_my_empty[1]_i_2\
    );
\my_empty[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000C000150000"
    )
    port map (
      I0 => \^o6\(1),
      I1 => if_empty_r_0(0),
      I2 => my_empty(1),
      I3 => my_full(1),
      I4 => I1,
      I5 => my_empty_0(1),
      O => \n_0_my_empty[4]_i_1__2\
    );
\my_empty[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002442"
    )
    port map (
      I0 => \^o1\,
      I1 => rd_ptr(0),
      I2 => \^o2\,
      I3 => rd_ptr(1),
      I4 => my_empty_0(1),
      O => \n_0_my_empty[4]_i_2\
    );
\my_empty[4]_rep_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002442"
    )
    port map (
      I0 => \^o1\,
      I1 => rd_ptr(0),
      I2 => \^o2\,
      I3 => rd_ptr(1),
      I4 => my_empty_0(1),
      O => \n_0_my_empty[4]_rep_i_1__0\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[1]_i_1__0\,
      Q => my_empty_0(1),
      S => SR(0)
    );
\my_empty_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_my_empty[4]_i_1__2\,
      D => \n_0_my_empty[4]_i_2\,
      Q => my_empty_0(4),
      S => SR(0)
    );
\my_empty_reg[4]_rep\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_my_empty[4]_i_1__2\,
      D => \n_0_my_empty[4]_rep_i_1__0\,
      Q => \n_0_my_empty_reg[4]_rep\,
      S => SR(0)
    );
\my_full[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAAAA2A8AAAAAE"
    )
    port map (
      I0 => my_full(0),
      I1 => I6,
      I2 => my_empty_0(1),
      I3 => my_full(1),
      I4 => I1,
      I5 => \n_0_my_full[1]_i_2\,
      O => \n_0_my_full[0]_i_1__0\
    );
\my_full[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0C0F4"
    )
    port map (
      I0 => \n_0_my_full[1]_i_2\,
      I1 => I6,
      I2 => my_full(1),
      I3 => I1,
      I4 => my_empty_0(1),
      O => \n_0_my_full[1]_i_1__0\
    );
\my_full[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F96F"
    )
    port map (
      I0 => \^o2\,
      I1 => rd_ptr(1),
      I2 => rd_ptr(0),
      I3 => \^o1\,
      O => \n_0_my_full[1]_i_2\
    );
\my_full_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[0]_i_1__0\,
      Q => my_full(0),
      R => SR(0)
    );
\my_full_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[1]_i_1__0\,
      Q => my_full(1),
      R => SR(0)
    );
\not_strict_mode.app_rd_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(4),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(4),
      I3 => I55(0),
      I4 => bypass,
      O => D(0)
    );
\not_strict_mode.app_rd_data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(5),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(5),
      I3 => I54(0),
      I4 => bypass,
      O => D(8)
    );
\not_strict_mode.app_rd_data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(17),
      I1 => my_empty_0(4),
      I2 => I43(17),
      I3 => I54(1),
      I4 => bypass,
      O => D(9)
    );
\not_strict_mode.app_rd_data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(1),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(1),
      I3 => I58(0),
      I4 => bypass,
      O => D(10)
    );
\not_strict_mode.app_rd_data[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(13),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(13),
      I3 => I58(1),
      I4 => bypass,
      O => D(11)
    );
\not_strict_mode.app_rd_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(16),
      I1 => my_empty_0(4),
      I2 => I43(16),
      I3 => I55(1),
      I4 => bypass,
      O => D(1)
    );
\not_strict_mode.app_rd_data[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(21),
      I1 => my_empty_0(4),
      I2 => I43(21),
      I3 => I46(0),
      I4 => bypass,
      O => D(12)
    );
\not_strict_mode.app_rd_data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(29),
      I1 => my_empty_0(4),
      I2 => I43(29),
      I3 => I46(1),
      I4 => bypass,
      O => D(13)
    );
\not_strict_mode.app_rd_data[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(9),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(9),
      I3 => I50(0),
      I4 => bypass,
      O => D(14)
    );
\not_strict_mode.app_rd_data[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(25),
      I1 => my_empty_0(4),
      I2 => I43(25),
      I3 => I50(1),
      I4 => bypass,
      O => D(15)
    );
\not_strict_mode.app_rd_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(0),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(0),
      I3 => I59(0),
      I4 => bypass,
      O => D(2)
    );
\not_strict_mode.app_rd_data[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(6),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(6),
      I3 => I53(0),
      I4 => bypass,
      O => D(16)
    );
\not_strict_mode.app_rd_data[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(18),
      I1 => my_empty_0(4),
      I2 => I43(18),
      I3 => I53(1),
      I4 => bypass,
      O => D(17)
    );
\not_strict_mode.app_rd_data[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(2),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(2),
      I3 => I57(0),
      I4 => bypass,
      O => D(18)
    );
\not_strict_mode.app_rd_data[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(14),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(14),
      I3 => I57(1),
      I4 => bypass,
      O => D(19)
    );
\not_strict_mode.app_rd_data[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(22),
      I1 => my_empty_0(4),
      I2 => I43(22),
      I3 => I45(0),
      I4 => bypass,
      O => D(20)
    );
\not_strict_mode.app_rd_data[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(30),
      I1 => my_empty_0(4),
      I2 => I43(30),
      I3 => I45(1),
      I4 => bypass,
      O => D(21)
    );
\not_strict_mode.app_rd_data[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(10),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(10),
      I3 => I49(0),
      I4 => bypass,
      O => D(22)
    );
\not_strict_mode.app_rd_data[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(26),
      I1 => my_empty_0(4),
      I2 => I43(26),
      I3 => I49(1),
      I4 => bypass,
      O => D(23)
    );
\not_strict_mode.app_rd_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(12),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(12),
      I3 => I59(1),
      I4 => bypass,
      O => D(3)
    );
\not_strict_mode.app_rd_data[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(7),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(7),
      I3 => I52(0),
      I4 => bypass,
      O => D(24)
    );
\not_strict_mode.app_rd_data[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(19),
      I1 => my_empty_0(4),
      I2 => I43(19),
      I3 => I52(1),
      I4 => bypass,
      O => D(25)
    );
\not_strict_mode.app_rd_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(20),
      I1 => my_empty_0(4),
      I2 => I43(20),
      I3 => I47(0),
      I4 => bypass,
      O => D(4)
    );
\not_strict_mode.app_rd_data[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(3),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(3),
      I3 => I56(0),
      I4 => bypass,
      O => D(26)
    );
\not_strict_mode.app_rd_data[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(15),
      I1 => my_empty_0(4),
      I2 => I43(15),
      I3 => I56(1),
      I4 => bypass,
      O => D(27)
    );
\not_strict_mode.app_rd_data[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(23),
      I1 => my_empty_0(4),
      I2 => I43(23),
      I3 => I44(0),
      I4 => bypass,
      O => D(28)
    );
\not_strict_mode.app_rd_data[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(31),
      I1 => my_empty_0(4),
      I2 => I43(31),
      I3 => I44(1),
      I4 => bypass,
      O => D(29)
    );
\not_strict_mode.app_rd_data[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(11),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(11),
      I3 => I48(0),
      I4 => bypass,
      O => D(30)
    );
\not_strict_mode.app_rd_data[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(27),
      I1 => my_empty_0(4),
      I2 => I43(27),
      I3 => I48(1),
      I4 => bypass,
      O => D(31)
    );
\not_strict_mode.app_rd_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(28),
      I1 => my_empty_0(4),
      I2 => I43(28),
      I3 => I47(1),
      I4 => bypass,
      O => D(5)
    );
\not_strict_mode.app_rd_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(8),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(8),
      I3 => I51(0),
      I4 => bypass,
      O => D(6)
    );
\not_strict_mode.app_rd_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => O119(24),
      I1 => my_empty_0(4),
      I2 => I43(24),
      I3 => I51(1),
      I4 => bypass,
      O => D(7)
    );
\not_strict_mode.app_rd_data_end_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000044404440444"
    )
    port map (
      I0 => Q(0),
      I1 => I20,
      I2 => \^o6\(0),
      I3 => I1,
      I4 => if_empty_r_0(0),
      I5 => my_empty(0),
      O => \^o23\
    );
\not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o23\,
      I1 => ram_init_done_r,
      O => O22
    );
\not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(28),
      I1 => my_empty_0(4),
      I2 => I43(28),
      O => O62(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(20),
      I1 => my_empty_0(4),
      I2 => I43(20),
      O => O62(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(12),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(12),
      O => O58(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(0),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(0),
      O => O58(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(16),
      I1 => my_empty_0(4),
      I2 => I43(16),
      O => DIC(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(4),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(4),
      O => DIC(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(24),
      I1 => my_empty_0(4),
      I2 => I43(24),
      O => O66(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(8),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(8),
      O => O66(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(17),
      I1 => my_empty_0(4),
      I2 => I43(17),
      O => O86(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(5),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(5),
      O => O86(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(25),
      I1 => my_empty_0(4),
      I2 => I43(25),
      O => O98(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(9),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(9),
      O => O98(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(29),
      I1 => my_empty_0(4),
      I2 => I43(29),
      O => O94(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(21),
      I1 => my_empty_0(4),
      I2 => I43(21),
      O => O94(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(13),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(13),
      O => O90(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(1),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(1),
      O => O90(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(14),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(14),
      O => O106(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(2),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(2),
      O => O106(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(18),
      I1 => my_empty_0(4),
      I2 => I43(18),
      O => O102(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(6),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(6),
      O => O102(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(26),
      I1 => my_empty_0(4),
      I2 => I43(26),
      O => O114(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(10),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(10),
      O => O114(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(30),
      I1 => my_empty_0(4),
      I2 => I43(30),
      O => O110(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(22),
      I1 => my_empty_0(4),
      I2 => I43(22),
      O => O110(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(31),
      I1 => my_empty_0(4),
      I2 => I43(31),
      O => O78(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(23),
      I1 => my_empty_0(4),
      I2 => I43(23),
      O => O78(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(15),
      I1 => my_empty_0(4),
      I2 => I43(15),
      O => O74(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(3),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(3),
      O => O74(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(19),
      I1 => my_empty_0(4),
      I2 => I43(19),
      O => O70(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(7),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(7),
      O => O70(0)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(27),
      I1 => my_empty_0(4),
      I2 => I43(27),
      O => O82(1)
    );
\not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O119(11),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I43(11),
      O => O82(0)
    );
\rd_ptr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00151515"
    )
    port map (
      I0 => my_empty_0(1),
      I1 => my_empty(1),
      I2 => if_empty_r_0(0),
      I3 => \^o6\(1),
      I4 => I1,
      I5 => rd_ptr(0),
      O => \n_0_rd_ptr[0]_i_1\
    );
\rd_ptr[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_my_empty_reg[4]_rep\,
      O => \^o6\(1)
    );
\rd_ptr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD02"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => I6,
      I2 => my_empty_0(1),
      I3 => rd_ptr(1),
      O => \n_0_rd_ptr[1]_i_1\
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr[0]_i_1\,
      Q => rd_ptr(0),
      R => SR(0)
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr[1]_i_1\,
      Q => rd_ptr(1),
      R => SR(0)
    );
\rd_ptr_timing[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD01"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => I6,
      I2 => my_empty_0(1),
      I3 => rd_ptr_timing(0),
      O => \n_0_rd_ptr_timing[0]_i_1__0\
    );
\rd_ptr_timing[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF60006"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      I2 => I6,
      I3 => my_empty_0(1),
      I4 => rd_ptr_timing(1),
      O => \n_0_rd_ptr_timing[1]_i_1__0\
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr_timing[0]_i_1__0\,
      Q => rd_ptr_timing(0),
      R => SR(0)
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr_timing[1]_i_1__0\,
      Q => rd_ptr_timing(1),
      R => SR(0)
    );
\read_fifo.fifo_ram[0].RAM32M0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002A2A2A00000000"
    )
    port map (
      I0 => tail_r(0),
      I1 => I1,
      I2 => \^o6\(0),
      I3 => if_empty_r_0(0),
      I4 => my_empty(0),
      I5 => I20,
      O => O52
    );
\read_fifo.fifo_ram[0].RAM32M0_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => I1,
      I1 => \^o6\(0),
      I2 => if_empty_r_0(0),
      I3 => my_empty(0),
      O => if_empty_v
    );
\read_fifo.tail_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA959595AAAAAAAA"
    )
    port map (
      I0 => tail_r(0),
      I1 => I1,
      I2 => \^o6\(0),
      I3 => if_empty_r_0(0),
      I4 => my_empty(0),
      I5 => I20,
      O => O54
    );
\read_fifo.tail_r[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_my_empty_reg[4]_rep\,
      O => \^o6\(0)
    );
\wr_ptr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF2010D"
    )
    port map (
      I0 => my_empty_0(1),
      I1 => I6,
      I2 => I1,
      I3 => my_full(1),
      I4 => \^o1\,
      O => \n_0_wr_ptr[0]_i_1__0\
    );
\wr_ptr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDF50200020A"
    )
    port map (
      I0 => \^o1\,
      I1 => my_full(1),
      I2 => I1,
      I3 => I6,
      I4 => my_empty_0(1),
      I5 => \^o2\,
      O => \n_0_wr_ptr[1]_i_1__0\
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_ptr[0]_i_1__0\,
      Q => \^o1\,
      R => SR(0)
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_ptr[1]_i_1__0\,
      Q => \^o2\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo is
  port (
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo : entity is "mig_7series_v2_3_ddr_of_pre_fifo";
end mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo is
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_en : STD_LOGIC;
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of wr_en : signal is "found";
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of wr_en : signal is "0'b";
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[2]\ : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => wr_en
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '0',
      D => '1',
      Q => rd_ptr_timing(0),
      R => SR(0)
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '0',
      D => '0',
      Q => rd_ptr_timing(1),
      R => SR(0)
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '0',
      D => '0',
      Q => rd_ptr_timing(2),
      R => SR(0)
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '0',
      D => '1',
      Q => wr_ptr_timing(0),
      R => SR(0)
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '0',
      D => '0',
      Q => wr_ptr_timing(1),
      R => SR(0)
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '0',
      D => '0',
      Q => wr_ptr_timing(2),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized0\ is
  port (
    O115 : out STD_LOGIC;
    O116 : out STD_LOGIC;
    wr_en_4 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    I16 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized0\ : entity is "mig_7series_v2_3_ddr_of_pre_fifo";
end \mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized0\;

architecture STRUCTURE of \mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized0\ is
  signal \^o115\ : STD_LOGIC;
  signal \^o116\ : STD_LOGIC;
  signal my_empty0 : STD_LOGIC;
  signal \n_0_my_empty[2]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[3]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[4]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[5]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[6]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[8]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty_reg[4]\ : STD_LOGIC;
  signal \n_0_my_empty_reg[6]\ : STD_LOGIC;
  signal \n_0_my_full[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_my_full[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_my_full[5]_i_1\ : STD_LOGIC;
  signal \n_0_my_full_reg[0]\ : STD_LOGIC;
  signal \n_0_my_full_reg[3]\ : STD_LOGIC;
  signal \n_0_my_full_reg[5]\ : STD_LOGIC;
  signal \n_0_rd_ptr[2]_i_1\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rd_ptr0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_ptr0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \rd_ptr[2]_i_2\ : label is "soft_lutpair321";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_2\ : label is "soft_lutpair320";
  attribute KEEP of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[2]\ : label is "yes";
begin
  O115 <= \^o115\;
  O116 <= \^o116\;
\my_empty[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCE"
    )
    port map (
      I0 => my_empty0,
      I1 => p_1_in,
      I2 => I14,
      I3 => calib_cmd_wren,
      I4 => \n_0_my_full_reg[3]\,
      O => \n_0_my_empty[2]_i_1\
    );
\my_empty[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
    port map (
      I0 => my_empty0,
      I1 => p_1_in,
      I2 => I14,
      I3 => calib_cmd_wren,
      I4 => \n_0_my_full_reg[3]\,
      I5 => \^o116\,
      O => \n_0_my_empty[3]_i_1\
    );
\my_empty[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
    port map (
      I0 => my_empty0,
      I1 => p_3_in,
      I2 => I14,
      I3 => calib_cmd_wren,
      I4 => \n_0_my_full_reg[5]\,
      I5 => \n_0_my_empty_reg[4]\,
      O => \n_0_my_empty[4]_i_1\
    );
\my_empty[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
    port map (
      I0 => my_empty0,
      I1 => p_3_in,
      I2 => I14,
      I3 => calib_cmd_wren,
      I4 => \n_0_my_full_reg[5]\,
      I5 => \^o115\,
      O => \n_0_my_empty[5]_i_1\
    );
\my_empty[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
    port map (
      I0 => my_empty0,
      I1 => p_3_in,
      I2 => I14,
      I3 => calib_cmd_wren,
      I4 => \n_0_my_full_reg[5]\,
      I5 => \n_0_my_empty_reg[6]\,
      O => \n_0_my_empty[6]_i_1\
    );
\my_empty[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCE"
    )
    port map (
      I0 => my_empty0,
      I1 => p_3_in,
      I2 => I14,
      I3 => calib_cmd_wren,
      I4 => \n_0_my_full_reg[5]\,
      O => \n_0_my_empty[8]_i_1\
    );
\my_empty[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
    port map (
      I0 => wr_ptr_timing(0),
      I1 => wr_ptr_timing(2),
      I2 => rd_ptr(2),
      I3 => rd_ptr(1),
      I4 => rd_ptr(0),
      I5 => wr_ptr_timing(1),
      O => my_empty0
    );
\my_empty_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[2]_i_1\,
      Q => p_1_in,
      S => SR(0)
    );
\my_empty_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[3]_i_1\,
      Q => \^o116\,
      S => SR(0)
    );
\my_empty_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[4]_i_1\,
      Q => \n_0_my_empty_reg[4]\,
      S => SR(0)
    );
\my_empty_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[5]_i_1\,
      Q => \^o115\,
      S => SR(0)
    );
\my_empty_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[6]_i_1\,
      Q => \n_0_my_empty_reg[6]\,
      S => SR(0)
    );
\my_empty_reg[8]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[8]_i_1\,
      Q => p_3_in,
      S => SR(0)
    );
\my_full[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA8"
    )
    port map (
      I0 => \n_0_my_full_reg[0]\,
      I1 => I15,
      I2 => calib_cmd_wren,
      I3 => \n_0_my_empty_reg[6]\,
      I4 => I16,
      O => \n_0_my_full[0]_i_1__1\
    );
\my_full[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAA8AA"
    )
    port map (
      I0 => \n_0_my_full_reg[3]\,
      I1 => I15,
      I2 => calib_cmd_wren,
      I3 => \n_0_my_full_reg[0]\,
      I4 => \n_0_my_empty_reg[6]\,
      I5 => I16,
      O => \n_0_my_full[3]_i_1__1\
    );
\my_full[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAA8AA"
    )
    port map (
      I0 => \n_0_my_full_reg[5]\,
      I1 => I15,
      I2 => calib_cmd_wren,
      I3 => \n_0_my_full_reg[0]\,
      I4 => \n_0_my_empty_reg[6]\,
      I5 => I16,
      O => \n_0_my_full[5]_i_1\
    );
\my_full_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[0]_i_1__1\,
      Q => \n_0_my_full_reg[0]\,
      R => '0'
    );
\my_full_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[3]_i_1__1\,
      Q => \n_0_my_full_reg[3]\,
      R => '0'
    );
\my_full_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[5]_i_1\,
      Q => \n_0_my_full_reg[5]\,
      R => '0'
    );
\rd_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => rd_ptr(0),
      O => rd_ptr0(0)
    );
\rd_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      O => rd_ptr0(1)
    );
\rd_ptr[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_my_empty_reg[4]\,
      O => \n_0_rd_ptr[2]_i_1\
    );
\rd_ptr[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      I2 => rd_ptr(2),
      O => rd_ptr0(2)
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_ptr[2]_i_1\,
      D => rd_ptr0(0),
      Q => rd_ptr(0),
      R => SR(0)
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_ptr[2]_i_1\,
      D => rd_ptr0(1),
      Q => rd_ptr(1),
      R => SR(0)
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_ptr[2]_i_1\,
      D => rd_ptr0(2),
      Q => rd_ptr(2),
      R => SR(0)
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_ptr[2]_i_1\,
      D => rd_ptr0(0),
      Q => rd_ptr_timing(0),
      R => SR(0)
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_ptr[2]_i_1\,
      D => rd_ptr0(1),
      Q => rd_ptr_timing(1),
      R => SR(0)
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_ptr[2]_i_1\,
      D => rd_ptr0(2),
      Q => rd_ptr_timing(2),
      R => SR(0)
    );
\wr_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wr_ptr(0),
      O => wr_ptr0(0)
    );
\wr_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      O => wr_ptr0(1)
    );
\wr_ptr[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      I2 => wr_ptr(2),
      O => wr_ptr0(2)
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => wr_ptr0(0),
      Q => wr_ptr(0),
      R => SR(0)
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => wr_ptr0(1),
      Q => wr_ptr(1),
      R => SR(0)
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => wr_ptr0(2),
      Q => wr_ptr(2),
      R => SR(0)
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => wr_ptr0(0),
      Q => wr_ptr_timing(0),
      R => SR(0)
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => wr_ptr0(1),
      Q => wr_ptr_timing(1),
      R => SR(0)
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => wr_ptr0(2),
      Q => wr_ptr_timing(2),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized0_5\ is
  port (
    O117 : out STD_LOGIC;
    O118 : out STD_LOGIC;
    wr_en_5 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    I16 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    I21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : in STD_LOGIC;
    I63 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized0_5\ : entity is "mig_7series_v2_3_ddr_of_pre_fifo";
end \mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized0_5\;

architecture STRUCTURE of \mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized0_5\ is
  signal \^o117\ : STD_LOGIC;
  signal \^o118\ : STD_LOGIC;
  signal my_empty0 : STD_LOGIC;
  signal \n_0_my_empty[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_my_empty[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_my_empty[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_my_empty[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_my_empty[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_my_empty[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_my_empty_reg[4]\ : STD_LOGIC;
  signal \n_0_my_empty_reg[6]\ : STD_LOGIC;
  signal \n_0_my_full[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_my_full[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_my_full[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_my_full_reg[0]\ : STD_LOGIC;
  signal \n_0_my_full_reg[3]\ : STD_LOGIC;
  signal \n_0_my_full_reg[5]\ : STD_LOGIC;
  signal \n_0_rd_ptr[2]_i_1__0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rd_ptr0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_ptr0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \rd_ptr[2]_i_2\ : label is "soft_lutpair323";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_2\ : label is "soft_lutpair322";
  attribute KEEP of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[2]\ : label is "yes";
begin
  O117 <= \^o117\;
  O118 <= \^o118\;
\my_empty[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCE"
    )
    port map (
      I0 => my_empty0,
      I1 => p_1_in,
      I2 => I14,
      I3 => calib_cmd_wren,
      I4 => \n_0_my_full_reg[3]\,
      O => \n_0_my_empty[2]_i_1__0\
    );
\my_empty[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
    port map (
      I0 => my_empty0,
      I1 => p_1_in,
      I2 => I14,
      I3 => calib_cmd_wren,
      I4 => \n_0_my_full_reg[3]\,
      I5 => \^o118\,
      O => \n_0_my_empty[3]_i_1__0\
    );
\my_empty[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
    port map (
      I0 => my_empty0,
      I1 => p_3_in,
      I2 => I14,
      I3 => calib_cmd_wren,
      I4 => \n_0_my_full_reg[5]\,
      I5 => \n_0_my_empty_reg[4]\,
      O => \n_0_my_empty[4]_i_1__0\
    );
\my_empty[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
    port map (
      I0 => my_empty0,
      I1 => p_3_in,
      I2 => I14,
      I3 => calib_cmd_wren,
      I4 => \n_0_my_full_reg[5]\,
      I5 => \^o117\,
      O => \n_0_my_empty[5]_i_1__0\
    );
\my_empty[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
    port map (
      I0 => my_empty0,
      I1 => p_3_in,
      I2 => I14,
      I3 => calib_cmd_wren,
      I4 => \n_0_my_full_reg[5]\,
      I5 => \n_0_my_empty_reg[6]\,
      O => \n_0_my_empty[6]_i_1__0\
    );
\my_empty[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCE"
    )
    port map (
      I0 => my_empty0,
      I1 => p_3_in,
      I2 => I14,
      I3 => calib_cmd_wren,
      I4 => \n_0_my_full_reg[5]\,
      O => \n_0_my_empty[8]_i_1__0\
    );
\my_empty[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
    port map (
      I0 => wr_ptr_timing(0),
      I1 => wr_ptr_timing(2),
      I2 => rd_ptr(2),
      I3 => rd_ptr(1),
      I4 => rd_ptr(0),
      I5 => wr_ptr_timing(1),
      O => my_empty0
    );
\my_empty_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[2]_i_1__0\,
      Q => p_1_in,
      S => I63
    );
\my_empty_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[3]_i_1__0\,
      Q => \^o118\,
      S => I63
    );
\my_empty_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[4]_i_1__0\,
      Q => \n_0_my_empty_reg[4]\,
      S => I63
    );
\my_empty_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[5]_i_1__0\,
      Q => \^o117\,
      S => I63
    );
\my_empty_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[6]_i_1__0\,
      Q => \n_0_my_empty_reg[6]\,
      S => I63
    );
\my_empty_reg[8]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[8]_i_1__0\,
      Q => p_3_in,
      S => I63
    );
\my_full[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA8"
    )
    port map (
      I0 => \n_0_my_full_reg[0]\,
      I1 => I15,
      I2 => calib_cmd_wren,
      I3 => \n_0_my_empty_reg[6]\,
      I4 => I16,
      O => \n_0_my_full[0]_i_1__2\
    );
\my_full[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAA8AA"
    )
    port map (
      I0 => \n_0_my_full_reg[3]\,
      I1 => I15,
      I2 => calib_cmd_wren,
      I3 => \n_0_my_full_reg[0]\,
      I4 => \n_0_my_empty_reg[6]\,
      I5 => I16,
      O => \n_0_my_full[3]_i_1__2\
    );
\my_full[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAA8AA"
    )
    port map (
      I0 => \n_0_my_full_reg[5]\,
      I1 => I15,
      I2 => calib_cmd_wren,
      I3 => \n_0_my_full_reg[0]\,
      I4 => \n_0_my_empty_reg[6]\,
      I5 => I16,
      O => \n_0_my_full[5]_i_1__0\
    );
\my_full_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[0]_i_1__2\,
      Q => \n_0_my_full_reg[0]\,
      R => '0'
    );
\my_full_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[3]_i_1__2\,
      Q => \n_0_my_full_reg[3]\,
      R => '0'
    );
\my_full_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[5]_i_1__0\,
      Q => \n_0_my_full_reg[5]\,
      R => '0'
    );
\rd_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => rd_ptr(0),
      O => rd_ptr0(0)
    );
\rd_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      O => rd_ptr0(1)
    );
\rd_ptr[2]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_my_empty_reg[4]\,
      O => \n_0_rd_ptr[2]_i_1__0\
    );
\rd_ptr[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      I2 => rd_ptr(2),
      O => rd_ptr0(2)
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_ptr[2]_i_1__0\,
      D => rd_ptr0(0),
      Q => rd_ptr(0),
      R => SR(0)
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_ptr[2]_i_1__0\,
      D => rd_ptr0(1),
      Q => rd_ptr(1),
      R => SR(0)
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_ptr[2]_i_1__0\,
      D => rd_ptr0(2),
      Q => rd_ptr(2),
      R => SR(0)
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_ptr[2]_i_1__0\,
      D => rd_ptr0(0),
      Q => rd_ptr_timing(0),
      R => SR(0)
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_ptr[2]_i_1__0\,
      D => rd_ptr0(1),
      Q => rd_ptr_timing(1),
      R => SR(0)
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_ptr[2]_i_1__0\,
      D => rd_ptr0(2),
      Q => rd_ptr_timing(2),
      R => SR(0)
    );
\wr_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wr_ptr(0),
      O => wr_ptr0(0)
    );
\wr_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      O => wr_ptr0(1)
    );
\wr_ptr[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      I2 => wr_ptr(2),
      O => wr_ptr0(2)
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I21(0),
      D => wr_ptr0(0),
      Q => wr_ptr(0),
      R => SR(0)
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I21(0),
      D => wr_ptr0(1),
      Q => wr_ptr(1),
      R => SR(0)
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I21(0),
      D => wr_ptr0(2),
      Q => wr_ptr(2),
      R => SR(0)
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I21(0),
      D => wr_ptr0(0),
      Q => wr_ptr_timing(0),
      R => SR(0)
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I21(0),
      D => wr_ptr0(1),
      Q => wr_ptr_timing(1),
      R => SR(0)
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I21(0),
      D => wr_ptr0(2),
      Q => wr_ptr_timing(2),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1\ is
  port (
    D3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O1 : out STD_LOGIC;
    D6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D9 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O2 : out STD_LOGIC;
    D1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_out : out STD_LOGIC_VECTOR ( 29 downto 0 );
    CLK : in STD_LOGIC;
    mc_cas_n : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I19 : in STD_LOGIC;
    I27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I25 : in STD_LOGIC;
    mc_cs_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    I22 : in STD_LOGIC;
    mux_cmd_wren : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_dout : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1\ : entity is "mig_7series_v2_3_ddr_of_pre_fifo";
end \mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1\;

architecture STRUCTURE of \mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1\ is
  signal \^o1\ : STD_LOGIC;
  signal mem_out_0 : STD_LOGIC_VECTOR ( 77 downto 2 );
  signal my_empty0 : STD_LOGIC;
  signal my_full0 : STD_LOGIC;
  signal \n_0_my_empty[1]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_my_empty[6]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[6]_i_2\ : STD_LOGIC;
  signal \n_0_my_empty[6]_i_4\ : STD_LOGIC;
  signal \n_0_my_empty[6]_i_5\ : STD_LOGIC;
  signal \n_0_my_empty_reg[6]\ : STD_LOGIC;
  signal \n_0_my_full[3]_i_1\ : STD_LOGIC;
  signal \n_0_my_full[3]_i_3\ : STD_LOGIC;
  signal \n_0_my_full[3]_i_4\ : STD_LOGIC;
  signal \n_0_my_full_reg[3]\ : STD_LOGIC;
  signal \n_0_rd_ptr_rep[3]_i_1__2\ : STD_LOGIC;
  signal nxt_rd_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal nxt_wr_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_en : STD_LOGIC;
  signal wr_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_ptr0 : STD_LOGIC;
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_60_65_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_66_71_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_72_77_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \my_empty[6]_i_4\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \my_full[3]_i_3\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \out_fifo_i_10__2\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \out_fifo_i_11__2\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \out_fifo_i_12__2\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \out_fifo_i_13__2\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \out_fifo_i_14__2\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \out_fifo_i_15__2\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \out_fifo_i_1__2\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \out_fifo_i_20__2\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \out_fifo_i_21__2\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \out_fifo_i_22__2\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \out_fifo_i_23__2\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of out_fifo_i_24 : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of out_fifo_i_25 : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of out_fifo_i_26 : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of out_fifo_i_27 : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \out_fifo_i_28__2\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \out_fifo_i_29__2\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \out_fifo_i_2__2\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \out_fifo_i_30__2\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \out_fifo_i_31__2\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \out_fifo_i_3__2\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of out_fifo_i_44 : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of out_fifo_i_45 : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \out_fifo_i_4__2\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \out_fifo_i_52__2\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \out_fifo_i_53__2\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \out_fifo_i_54__2\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \out_fifo_i_55__2\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of out_fifo_i_56 : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of out_fifo_i_57 : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \out_fifo_i_5__2\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \out_fifo_i_60__2\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \out_fifo_i_61__2\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \out_fifo_i_62__2\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \out_fifo_i_63__2\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \out_fifo_i_68__2\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \out_fifo_i_6__2\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of out_fifo_i_70 : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of out_fifo_i_71 : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \out_fifo_i_7__2\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \out_fifo_i_8__2\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \out_fifo_i_9__2\ : label is "soft_lutpair443";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \rd_ptr_reg_rep[0]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[1]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[2]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[3]\ : label is "no";
  attribute SOFT_HLUTNM of \rd_ptr_rep[1]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \rd_ptr_rep[2]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \rd_ptr_rep[3]_i_2\ : label is "soft_lutpair435";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \wr_ptr[3]_i_2\ : label is "soft_lutpair436";
  attribute KEEP of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[3]\ : label is "yes";
begin
  O1 <= \^o1\;
mem_reg_0_15_12_17: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => phy_dout(0),
      DIC(0) => phy_dout(0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out_0(13 downto 12),
      DOB(1 downto 0) => mem_out_0(15 downto 14),
      DOC(1 downto 0) => mem_out(1 downto 0),
      DOD(1 downto 0) => NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_18_23: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => phy_dout(1),
      DIA(0) => phy_dout(1),
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out(3 downto 2),
      DOB(1 downto 0) => mem_out_0(21 downto 20),
      DOC(1 downto 0) => mem_out_0(23 downto 22),
      DOD(1 downto 0) => NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_24_29: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => phy_dout(2),
      DIA(0) => phy_dout(2),
      DIB(1) => phy_dout(3),
      DIB(0) => phy_dout(3),
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out_0(25 downto 24),
      DOB(1 downto 0) => mem_out_0(27 downto 26),
      DOC(1 downto 0) => mem_out_0(29 downto 28),
      DOD(1 downto 0) => NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_30_35: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => phy_dout(4),
      DIB(0) => phy_dout(4),
      DIC(1) => phy_dout(5),
      DIC(0) => phy_dout(5),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out_0(31 downto 30),
      DOB(1 downto 0) => mem_out(5 downto 4),
      DOC(1 downto 0) => mem_out(7 downto 6),
      DOD(1 downto 0) => NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_36_41: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => phy_dout(6),
      DIC(0) => phy_dout(6),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out_0(37 downto 36),
      DOB(1 downto 0) => mem_out_0(39 downto 38),
      DOC(1 downto 0) => mem_out(9 downto 8),
      DOD(1 downto 0) => NLW_mem_reg_0_15_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_42_47: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => phy_dout(6),
      DIA(0) => phy_dout(6),
      DIB(1) => phy_dout(7),
      DIB(0) => phy_dout(7),
      DIC(1) => phy_dout(8),
      DIC(0) => phy_dout(8),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out(11 downto 10),
      DOB(1 downto 0) => mem_out(13 downto 12),
      DOC(1 downto 0) => mem_out(15 downto 14),
      DOD(1 downto 0) => NLW_mem_reg_0_15_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_48_53: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => phy_dout(9),
      DIA(0) => phy_dout(9),
      DIB(1) => phy_dout(10),
      DIB(0) => phy_dout(10),
      DIC(1) => phy_dout(11),
      DIC(0) => phy_dout(11),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out(17 downto 16),
      DOB(1 downto 0) => mem_out(19 downto 18),
      DOC(1 downto 0) => mem_out(21 downto 20),
      DOD(1 downto 0) => NLW_mem_reg_0_15_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_54_59: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => phy_dout(12),
      DIA(0) => phy_dout(12),
      DIB(1) => phy_dout(13),
      DIB(0) => phy_dout(13),
      DIC(1) => phy_dout(14),
      DIC(0) => phy_dout(14),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out_0(55 downto 54),
      DOB(1 downto 0) => mem_out(23 downto 22),
      DOC(1 downto 0) => mem_out_0(59 downto 58),
      DOD(1 downto 0) => NLW_mem_reg_0_15_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_60_65: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => phy_dout(15),
      DIC(0) => phy_dout(15),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out_0(61 downto 60),
      DOB(1 downto 0) => mem_out_0(63 downto 62),
      DOC(1 downto 0) => mem_out(25 downto 24),
      DOD(1 downto 0) => NLW_mem_reg_0_15_60_65_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_66_71: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => phy_dout(16),
      DIA(0) => phy_dout(16),
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out(27 downto 26),
      DOB(1 downto 0) => mem_out_0(69 downto 68),
      DOC(1 downto 0) => mem_out_0(71 downto 70),
      DOD(1 downto 0) => NLW_mem_reg_0_15_66_71_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_6_11: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out_0(7 downto 6),
      DOB(1 downto 0) => mem_out_0(3 downto 2),
      DOC(1 downto 0) => mem_out_0(5 downto 4),
      DOD(1 downto 0) => NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_6_11_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00EEE"
    )
    port map (
      I0 => calib_cmd_wren,
      I1 => I19,
      I2 => I1,
      I3 => \n_0_my_full_reg[3]\,
      I4 => \^o1\,
      O => wr_en
    );
mem_reg_0_15_72_77: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => phy_dout(17),
      DIA(0) => phy_dout(17),
      DIB(1) => phy_dout(18),
      DIB(0) => phy_dout(18),
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out(29 downto 28),
      DOB(1 downto 0) => mem_out_0(75 downto 74),
      DOC(1 downto 0) => mem_out_0(77 downto 76),
      DOD(1 downto 0) => NLW_mem_reg_0_15_72_77_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
\my_empty[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404001"
    )
    port map (
      I0 => \n_0_my_full_reg[3]\,
      I1 => \^o1\,
      I2 => I1,
      I3 => I19,
      I4 => calib_cmd_wren,
      O => \n_0_my_empty[1]_i_1\
    );
\my_empty[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAA8AAA8AAAAAAA"
    )
    port map (
      I0 => my_empty0,
      I1 => \n_0_my_full_reg[3]\,
      I2 => \^o1\,
      I3 => I1,
      I4 => I19,
      I5 => calib_cmd_wren,
      O => \n_0_my_empty[1]_i_2__1\
    );
\my_empty[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404001"
    )
    port map (
      I0 => \n_0_my_full_reg[3]\,
      I1 => \n_0_my_empty_reg[6]\,
      I2 => I1,
      I3 => I19,
      I4 => calib_cmd_wren,
      O => \n_0_my_empty[6]_i_1\
    );
\my_empty[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAA8AAA8AAAAAAA"
    )
    port map (
      I0 => my_empty0,
      I1 => \n_0_my_full_reg[3]\,
      I2 => \n_0_my_empty_reg[6]\,
      I3 => I1,
      I4 => I19,
      I5 => calib_cmd_wren,
      O => \n_0_my_empty[6]_i_2\
    );
\my_empty[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA5D4008"
    )
    port map (
      I0 => wr_ptr_timing(2),
      I1 => \n_0_my_empty[6]_i_4\,
      I2 => wr_ptr_timing(3),
      I3 => rd_ptr(2),
      I4 => \n_0_my_empty[6]_i_5\,
      O => my_empty0
    );
\my_empty[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
    port map (
      I0 => wr_ptr_timing(1),
      I1 => rd_ptr(3),
      I2 => rd_ptr(0),
      I3 => wr_ptr_timing(0),
      I4 => rd_ptr(1),
      O => \n_0_my_empty[6]_i_4\
    );
\my_empty[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000094000294"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(3),
      I2 => wr_ptr_timing(0),
      I3 => wr_ptr_timing(1),
      I4 => rd_ptr(1),
      I5 => wr_ptr_timing(3),
      O => \n_0_my_empty[6]_i_5\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_my_empty[1]_i_1\,
      D => \n_0_my_empty[1]_i_2__1\,
      Q => \^o1\,
      S => SR(0)
    );
\my_empty_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_my_empty[6]_i_1\,
      D => \n_0_my_empty[6]_i_2\,
      Q => \n_0_my_empty_reg[6]\,
      S => SR(0)
    );
\my_full[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00FC80"
    )
    port map (
      I0 => my_full0,
      I1 => mux_cmd_wren,
      I2 => I1,
      I3 => \n_0_my_full_reg[3]\,
      I4 => \n_0_my_empty_reg[6]\,
      I5 => SR(0),
      O => \n_0_my_full[3]_i_1\
    );
\my_full[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA5D4008"
    )
    port map (
      I0 => rd_ptr_timing(2),
      I1 => \n_0_my_full[3]_i_3\,
      I2 => rd_ptr_timing(3),
      I3 => wr_ptr(2),
      I4 => \n_0_my_full[3]_i_4\,
      O => my_full0
    );
\my_full[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
    port map (
      I0 => rd_ptr_timing(1),
      I1 => wr_ptr(3),
      I2 => wr_ptr(0),
      I3 => rd_ptr_timing(0),
      I4 => wr_ptr(1),
      O => \n_0_my_full[3]_i_3\
    );
\my_full[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000094000294"
    )
    port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(3),
      I2 => rd_ptr_timing(0),
      I3 => rd_ptr_timing(1),
      I4 => wr_ptr(1),
      I5 => rd_ptr_timing(3),
      O => \n_0_my_full[3]_i_4\
    );
\my_full_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[3]_i_1\,
      Q => \n_0_my_full_reg[3]\,
      R => '0'
    );
\out_fifo_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(13),
      I1 => \^o1\,
      O => D1(5)
    );
\out_fifo_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(12),
      I1 => \^o1\,
      O => D1(4)
    );
\out_fifo_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(23),
      I1 => \^o1\,
      O => D2(3)
    );
\out_fifo_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(22),
      I1 => \^o1\,
      O => D2(2)
    );
\out_fifo_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(21),
      I1 => \^o1\,
      O => D2(1)
    );
\out_fifo_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(20),
      I1 => \^o1\,
      O => D2(0)
    );
\out_fifo_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
    port map (
      I0 => \^o1\,
      I1 => I22,
      I2 => calib_cmd_wren,
      I3 => I1,
      O => O2
    );
\out_fifo_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(31),
      I1 => \^o1\,
      O => D3(7)
    );
\out_fifo_i_21__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(30),
      I1 => \^o1\,
      O => D3(6)
    );
\out_fifo_i_22__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(29),
      I1 => \^o1\,
      O => D3(5)
    );
\out_fifo_i_23__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(28),
      I1 => \^o1\,
      O => D3(4)
    );
out_fifo_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
    port map (
      I0 => I27(0),
      I1 => I19,
      I2 => mem_out_0(27),
      I3 => \^o1\,
      O => D3(3)
    );
out_fifo_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
    port map (
      I0 => I27(0),
      I1 => I19,
      I2 => mem_out_0(26),
      I3 => \^o1\,
      O => D3(2)
    );
out_fifo_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
    port map (
      I0 => mc_cas_n(0),
      I1 => I19,
      I2 => mem_out_0(25),
      I3 => \^o1\,
      O => D3(1)
    );
out_fifo_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
    port map (
      I0 => mc_cas_n(0),
      I1 => I19,
      I2 => mem_out_0(24),
      I3 => \^o1\,
      O => D3(0)
    );
\out_fifo_i_28__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(39),
      I1 => \^o1\,
      O => D4(3)
    );
\out_fifo_i_29__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(38),
      I1 => \^o1\,
      O => D4(2)
    );
\out_fifo_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(7),
      I1 => \^o1\,
      O => D9(5)
    );
\out_fifo_i_30__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(37),
      I1 => \^o1\,
      O => D4(1)
    );
\out_fifo_i_31__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(36),
      I1 => \^o1\,
      O => D4(0)
    );
\out_fifo_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(6),
      I1 => \^o1\,
      O => D9(4)
    );
out_fifo_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
    port map (
      I0 => I28(0),
      I1 => I25,
      I2 => mem_out_0(55),
      I3 => \^o1\,
      O => D6(1)
    );
out_fifo_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
    port map (
      I0 => I28(0),
      I1 => I25,
      I2 => mem_out_0(54),
      I3 => \^o1\,
      O => D6(0)
    );
\out_fifo_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(5),
      I1 => \^o1\,
      O => D1(3)
    );
\out_fifo_i_52__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(63),
      I1 => \^o1\,
      O => D7(5)
    );
\out_fifo_i_53__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(62),
      I1 => \^o1\,
      O => D7(4)
    );
\out_fifo_i_54__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(61),
      I1 => \^o1\,
      O => D7(3)
    );
\out_fifo_i_55__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(60),
      I1 => \^o1\,
      O => D7(2)
    );
out_fifo_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
    port map (
      I0 => mc_cs_n(0),
      I1 => I25,
      I2 => mem_out_0(59),
      I3 => \^o1\,
      O => D7(1)
    );
out_fifo_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
    port map (
      I0 => mc_cs_n(0),
      I1 => I25,
      I2 => mem_out_0(58),
      I3 => \^o1\,
      O => D7(0)
    );
\out_fifo_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(4),
      I1 => \^o1\,
      O => D1(2)
    );
\out_fifo_i_60__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(71),
      I1 => \^o1\,
      O => D8(3)
    );
\out_fifo_i_61__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(70),
      I1 => \^o1\,
      O => D8(2)
    );
\out_fifo_i_62__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(69),
      I1 => \^o1\,
      O => D8(1)
    );
\out_fifo_i_63__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(68),
      I1 => \^o1\,
      O => D8(0)
    );
\out_fifo_i_68__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(77),
      I1 => \^o1\,
      O => D9(3)
    );
\out_fifo_i_69__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(76),
      I1 => \^o1\,
      O => D9(2)
    );
\out_fifo_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(3),
      I1 => \^o1\,
      O => D1(1)
    );
out_fifo_i_70: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
    port map (
      I0 => mc_cas_n(1),
      I1 => I25,
      I2 => mem_out_0(75),
      I3 => \^o1\,
      O => D9(1)
    );
out_fifo_i_71: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
    port map (
      I0 => mc_cas_n(1),
      I1 => I25,
      I2 => mem_out_0(74),
      I3 => \^o1\,
      O => D9(0)
    );
\out_fifo_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(2),
      I1 => \^o1\,
      O => D1(0)
    );
\out_fifo_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(15),
      I1 => \^o1\,
      O => D1(7)
    );
\out_fifo_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out_0(14),
      I1 => \^o1\,
      O => D1(6)
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_ptr_rep[3]_i_1__2\,
      D => nxt_rd_ptr(0),
      Q => rd_ptr(0),
      R => SR(0)
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_ptr_rep[3]_i_1__2\,
      D => nxt_rd_ptr(1),
      Q => rd_ptr(1),
      R => SR(0)
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_ptr_rep[3]_i_1__2\,
      D => nxt_rd_ptr(2),
      Q => rd_ptr(2),
      R => SR(0)
    );
\rd_ptr_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_ptr_rep[3]_i_1__2\,
      D => nxt_rd_ptr(3),
      Q => rd_ptr(3),
      R => SR(0)
    );
\rd_ptr_reg_rep[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_ptr_rep[3]_i_1__2\,
      D => nxt_rd_ptr(0),
      Q => rd_ptr_0(0),
      R => SR(0)
    );
\rd_ptr_reg_rep[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_ptr_rep[3]_i_1__2\,
      D => nxt_rd_ptr(1),
      Q => rd_ptr_0(1),
      R => SR(0)
    );
\rd_ptr_reg_rep[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_ptr_rep[3]_i_1__2\,
      D => nxt_rd_ptr(2),
      Q => rd_ptr_0(2),
      R => SR(0)
    );
\rd_ptr_reg_rep[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_ptr_rep[3]_i_1__2\,
      D => nxt_rd_ptr(3),
      Q => rd_ptr_0(3),
      R => SR(0)
    );
\rd_ptr_rep[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => rd_ptr(3),
      I1 => rd_ptr(0),
      O => nxt_rd_ptr(0)
    );
\rd_ptr_rep[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => rd_ptr(1),
      I1 => rd_ptr(3),
      I2 => rd_ptr(0),
      O => nxt_rd_ptr(1)
    );
\rd_ptr_rep[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
    port map (
      I0 => rd_ptr(2),
      I1 => rd_ptr(3),
      I2 => rd_ptr(0),
      I3 => rd_ptr(1),
      O => nxt_rd_ptr(2)
    );
\rd_ptr_rep[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_my_empty_reg[6]\,
      I1 => I1,
      O => \n_0_rd_ptr_rep[3]_i_1__2\
    );
\rd_ptr_rep[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => rd_ptr(1),
      I1 => rd_ptr(0),
      I2 => rd_ptr(3),
      I3 => rd_ptr(2),
      O => nxt_rd_ptr(3)
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_ptr_rep[3]_i_1__2\,
      D => nxt_rd_ptr(0),
      Q => rd_ptr_timing(0),
      R => SR(0)
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_ptr_rep[3]_i_1__2\,
      D => nxt_rd_ptr(1),
      Q => rd_ptr_timing(1),
      R => SR(0)
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_ptr_rep[3]_i_1__2\,
      D => nxt_rd_ptr(2),
      Q => rd_ptr_timing(2),
      R => SR(0)
    );
\rd_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_ptr_rep[3]_i_1__2\,
      D => nxt_rd_ptr(3),
      Q => rd_ptr_timing(3),
      R => SR(0)
    );
\wr_ptr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => wr_ptr(3),
      I1 => wr_ptr(0),
      O => nxt_wr_ptr(0)
    );
\wr_ptr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => wr_ptr(1),
      I1 => wr_ptr(3),
      I2 => wr_ptr(0),
      O => nxt_wr_ptr(1)
    );
\wr_ptr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
    port map (
      I0 => wr_ptr(2),
      I1 => wr_ptr(3),
      I2 => wr_ptr(0),
      I3 => wr_ptr(1),
      O => nxt_wr_ptr(2)
    );
\wr_ptr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00EEE"
    )
    port map (
      I0 => calib_cmd_wren,
      I1 => I19,
      I2 => I1,
      I3 => \n_0_my_full_reg[3]\,
      I4 => \n_0_my_empty_reg[6]\,
      O => wr_ptr0
    );
\wr_ptr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => wr_ptr(1),
      I1 => wr_ptr(0),
      I2 => wr_ptr(3),
      I3 => wr_ptr(2),
      O => nxt_wr_ptr(3)
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(0),
      Q => wr_ptr(0),
      R => SR(0)
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(1),
      Q => wr_ptr(1),
      R => SR(0)
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(2),
      Q => wr_ptr(2),
      R => SR(0)
    );
\wr_ptr_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(3),
      Q => wr_ptr(3),
      R => SR(0)
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(0),
      Q => wr_ptr_timing(0),
      R => SR(0)
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(1),
      Q => wr_ptr_timing(1),
      R => SR(0)
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(2),
      Q => wr_ptr_timing(2),
      R => SR(0)
    );
\wr_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(3),
      Q => wr_ptr_timing(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1_6\ is
  port (
    O1 : out STD_LOGIC;
    phy_mc_data_full : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    D9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O131 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    mux_wrdata_en : in STD_LOGIC;
    ofifo_rst : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    calib_wrdata_en : in STD_LOGIC;
    I25 : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    I72 : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1_6\ : entity is "mig_7series_v2_3_ddr_of_pre_fifo";
end \mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1_6\;

architecture STRUCTURE of \mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1_6\ is
  signal \^o1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal entry_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \n_0_entry_cnt[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_entry_cnt[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_entry_cnt[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_entry_cnt[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_entry_cnt[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_entry_cnt[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_my_empty[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_my_empty[1]_i_2__3\ : STD_LOGIC;
  signal \n_0_my_empty[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_my_empty[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_my_empty[7]_i_3__0\ : STD_LOGIC;
  signal \n_0_my_empty[7]_i_4__0\ : STD_LOGIC;
  signal \n_0_my_empty[7]_i_5__0\ : STD_LOGIC;
  signal \n_0_my_empty[7]_i_6__0\ : STD_LOGIC;
  signal \n_0_my_empty_reg[7]\ : STD_LOGIC;
  signal \n_0_my_full[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_my_full[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_my_full[4]_i_3\ : STD_LOGIC;
  signal \n_0_my_full[4]_i_4__0\ : STD_LOGIC;
  signal \n_0_my_full_reg[4]\ : STD_LOGIC;
  signal \n_0_rd_ptr_reg[0]\ : STD_LOGIC;
  signal \n_0_rd_ptr_reg[1]\ : STD_LOGIC;
  signal \n_0_rd_ptr_reg[2]\ : STD_LOGIC;
  signal \n_0_rd_ptr_reg[3]\ : STD_LOGIC;
  signal nxt_rd_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal nxt_wr_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr0 : STD_LOGIC;
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_ptr0 : STD_LOGIC;
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \entry_cnt[0]_i_1__0\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \entry_cnt[1]_i_1__0\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \entry_cnt[2]_i_1__0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \entry_cnt[3]_i_1__0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \my_empty[1]_i_2__3\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \my_empty[7]_i_5__0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \my_full[4]_i_3\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \out_fifo_i_10__1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \out_fifo_i_11__1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \out_fifo_i_12__1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \out_fifo_i_13__1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \out_fifo_i_18__1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \out_fifo_i_19__1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \out_fifo_i_20__1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \out_fifo_i_21__1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \out_fifo_i_26__1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \out_fifo_i_27__1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \out_fifo_i_28__1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \out_fifo_i_29__1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \out_fifo_i_2__1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \out_fifo_i_30__1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \out_fifo_i_31__1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \out_fifo_i_32__1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \out_fifo_i_33__1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \out_fifo_i_34__1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \out_fifo_i_35__1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \out_fifo_i_36__1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \out_fifo_i_37__1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \out_fifo_i_3__1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \out_fifo_i_42__1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \out_fifo_i_43__1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \out_fifo_i_44__1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \out_fifo_i_45__1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \out_fifo_i_4__1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \out_fifo_i_50__1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \out_fifo_i_51__1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \out_fifo_i_52__1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \out_fifo_i_53__1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \out_fifo_i_58__1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \out_fifo_i_59__1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \out_fifo_i_60__1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \out_fifo_i_61__1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \out_fifo_i_66__1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \out_fifo_i_67__1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \out_fifo_i_68__1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \out_fifo_i_69__1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \out_fifo_i_74__1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \out_fifo_i_75__1\ : label is "soft_lutpair404";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \rd_ptr_reg_rep[0]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[1]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[2]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[3]\ : label is "no";
  attribute SOFT_HLUTNM of \rd_ptr_rep[1]_i_1__2\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \rd_ptr_rep[2]_i_1__2\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \rd_ptr_rep[3]_i_2__2\ : label is "soft_lutpair401";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1__4\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1__2\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \wr_ptr[3]_i_2__2\ : label is "soft_lutpair400";
  attribute KEEP of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[3]\ : label is "yes";
begin
  O1 <= \^o1\;
  Q(3 downto 0) <= \^q\(3 downto 0);
\entry_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => entry_cnt_reg(0),
      O => \n_0_entry_cnt[0]_i_1__0\
    );
\entry_cnt[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => \n_0_my_empty[7]_i_4__0\,
      I1 => entry_cnt_reg(1),
      I2 => entry_cnt_reg(0),
      O => \n_0_entry_cnt[1]_i_1__0\
    );
\entry_cnt[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
    port map (
      I0 => entry_cnt_reg(2),
      I1 => entry_cnt_reg(1),
      I2 => entry_cnt_reg(0),
      I3 => \n_0_my_empty[7]_i_4__0\,
      O => \n_0_entry_cnt[2]_i_1__0\
    );
\entry_cnt[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
    port map (
      I0 => \n_0_my_empty[7]_i_4__0\,
      I1 => entry_cnt_reg(0),
      I2 => entry_cnt_reg(1),
      I3 => entry_cnt_reg(2),
      I4 => entry_cnt_reg(3),
      O => \n_0_entry_cnt[3]_i_1__0\
    );
\entry_cnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5550005000033303"
    )
    port map (
      I0 => \n_0_my_full_reg[4]\,
      I1 => \n_0_my_empty_reg[7]\,
      I2 => calib_wrdata_en,
      I3 => I25,
      I4 => mc_wrdata_en,
      I5 => I1,
      O => \n_0_entry_cnt[4]_i_1__0\
    );
\entry_cnt[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
    port map (
      I0 => entry_cnt_reg(4),
      I1 => entry_cnt_reg(3),
      I2 => \n_0_my_empty[7]_i_4__0\,
      I3 => entry_cnt_reg(0),
      I4 => entry_cnt_reg(1),
      I5 => entry_cnt_reg(2),
      O => \n_0_entry_cnt[4]_i_2__0\
    );
\entry_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_entry_cnt[4]_i_1__0\,
      D => \n_0_entry_cnt[0]_i_1__0\,
      Q => entry_cnt_reg(0),
      R => ofifo_rst
    );
\entry_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_entry_cnt[4]_i_1__0\,
      D => \n_0_entry_cnt[1]_i_1__0\,
      Q => entry_cnt_reg(1),
      R => ofifo_rst
    );
\entry_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_entry_cnt[4]_i_1__0\,
      D => \n_0_entry_cnt[2]_i_1__0\,
      Q => entry_cnt_reg(2),
      R => ofifo_rst
    );
\entry_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_entry_cnt[4]_i_1__0\,
      D => \n_0_entry_cnt[3]_i_1__0\,
      Q => entry_cnt_reg(3),
      R => ofifo_rst
    );
\entry_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_entry_cnt[4]_i_1__0\,
      D => \n_0_entry_cnt[4]_i_2__0\,
      Q => entry_cnt_reg(4),
      R => ofifo_rst
    );
\mem_reg_0_15_0_5_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440004077700070"
    )
    port map (
      I0 => \n_0_my_full_reg[4]\,
      I1 => I1,
      I2 => calib_wrdata_en,
      I3 => I25,
      I4 => mc_wrdata_en,
      I5 => \^o1\,
      O => wr_en_2
    );
\my_empty[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008A8000001015"
    )
    port map (
      I0 => I1,
      I1 => mc_wrdata_en,
      I2 => I25,
      I3 => calib_wrdata_en,
      I4 => \n_0_my_full_reg[4]\,
      I5 => \^o1\,
      O => \n_0_my_empty[1]_i_1__2\
    );
\my_empty[1]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => \n_0_my_empty[7]_i_3__0\,
      I1 => \n_0_my_empty[7]_i_4__0\,
      I2 => \^o1\,
      O => \n_0_my_empty[1]_i_2__3\
    );
\my_empty[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008A8000001015"
    )
    port map (
      I0 => I1,
      I1 => mc_wrdata_en,
      I2 => I25,
      I3 => calib_wrdata_en,
      I4 => \n_0_my_full_reg[4]\,
      I5 => \n_0_my_empty_reg[7]\,
      O => \n_0_my_empty[7]_i_1__0\
    );
\my_empty[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => \n_0_my_empty[7]_i_3__0\,
      I1 => \n_0_my_empty[7]_i_4__0\,
      I2 => \n_0_my_empty_reg[7]\,
      O => \n_0_my_empty[7]_i_2__0\
    );
\my_empty[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA5D4008"
    )
    port map (
      I0 => wr_ptr_timing(2),
      I1 => \n_0_my_empty[7]_i_5__0\,
      I2 => wr_ptr_timing(3),
      I3 => \n_0_rd_ptr_reg[2]\,
      I4 => \n_0_my_empty[7]_i_6__0\,
      O => \n_0_my_empty[7]_i_3__0\
    );
\my_empty[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
    port map (
      I0 => I1,
      I1 => mc_wrdata_en,
      I2 => I25,
      I3 => calib_wrdata_en,
      I4 => \n_0_my_full_reg[4]\,
      O => \n_0_my_empty[7]_i_4__0\
    );
\my_empty[7]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
    port map (
      I0 => wr_ptr_timing(1),
      I1 => \n_0_rd_ptr_reg[3]\,
      I2 => \n_0_rd_ptr_reg[0]\,
      I3 => wr_ptr_timing(0),
      I4 => \n_0_rd_ptr_reg[1]\,
      O => \n_0_my_empty[7]_i_5__0\
    );
\my_empty[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000094000294"
    )
    port map (
      I0 => \n_0_rd_ptr_reg[0]\,
      I1 => \n_0_rd_ptr_reg[3]\,
      I2 => wr_ptr_timing(0),
      I3 => wr_ptr_timing(1),
      I4 => \n_0_rd_ptr_reg[1]\,
      I5 => wr_ptr_timing(3),
      O => \n_0_my_empty[7]_i_6__0\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_my_empty[1]_i_1__2\,
      D => \n_0_my_empty[1]_i_2__3\,
      Q => \^o1\,
      S => ofifo_rst
    );
\my_empty_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_my_empty[7]_i_1__0\,
      D => \n_0_my_empty[7]_i_2__0\,
      Q => \n_0_my_empty_reg[7]\,
      S => ofifo_rst
    );
\my_full[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00FC80"
    )
    port map (
      I0 => \n_0_my_full[4]_i_2__0\,
      I1 => I1,
      I2 => mux_wrdata_en,
      I3 => \n_0_my_full_reg[4]\,
      I4 => \n_0_my_empty_reg[7]\,
      I5 => ofifo_rst,
      O => \n_0_my_full[4]_i_1__0\
    );
\my_full[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA5D4008"
    )
    port map (
      I0 => rd_ptr_timing(2),
      I1 => \n_0_my_full[4]_i_3\,
      I2 => rd_ptr_timing(3),
      I3 => \^q\(2),
      I4 => \n_0_my_full[4]_i_4__0\,
      O => \n_0_my_full[4]_i_2__0\
    );
\my_full[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
    port map (
      I0 => rd_ptr_timing(1),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => rd_ptr_timing(0),
      I4 => \^q\(1),
      O => \n_0_my_full[4]_i_3\
    );
\my_full[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000094000294"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(3),
      I2 => rd_ptr_timing(0),
      I3 => rd_ptr_timing(1),
      I4 => \^q\(1),
      I5 => rd_ptr_timing(3),
      O => \n_0_my_full[4]_i_4__0\
    );
\my_full_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[4]_i_1__0\,
      Q => \n_0_my_full_reg[4]\,
      R => '0'
    );
ofs_rdy_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => entry_cnt_reg(2),
      I1 => entry_cnt_reg(3),
      I2 => I2(2),
      I3 => entry_cnt_reg(4),
      I4 => I2(1),
      I5 => I2(0),
      O => phy_mc_data_full
    );
\out_fifo_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(7),
      I1 => \^o1\,
      O => D1(3)
    );
\out_fifo_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(6),
      I1 => \^o1\,
      O => D1(2)
    );
\out_fifo_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(5),
      I1 => \^o1\,
      O => D1(1)
    );
\out_fifo_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(4),
      I1 => \^o1\,
      O => D1(0)
    );
\out_fifo_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(11),
      I1 => \^o1\,
      O => D2(3)
    );
\out_fifo_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(10),
      I1 => \^o1\,
      O => D2(2)
    );
\out_fifo_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(9),
      I1 => \^o1\,
      O => D2(1)
    );
\out_fifo_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(8),
      I1 => \^o1\,
      O => D2(0)
    );
\out_fifo_i_26__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(19),
      I1 => \^o1\,
      O => D3(5)
    );
\out_fifo_i_27__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(18),
      I1 => \^o1\,
      O => D3(4)
    );
\out_fifo_i_28__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(17),
      I1 => \^o1\,
      O => D3(3)
    );
\out_fifo_i_29__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(16),
      I1 => \^o1\,
      O => D3(2)
    );
\out_fifo_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(3),
      I1 => \^o1\,
      O => D0(3)
    );
\out_fifo_i_30__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(15),
      I1 => \^o1\,
      O => D3(1)
    );
\out_fifo_i_31__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(14),
      I1 => \^o1\,
      O => D3(0)
    );
\out_fifo_i_32__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(13),
      I1 => \^o1\,
      O => D9(3)
    );
\out_fifo_i_33__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(12),
      I1 => \^o1\,
      O => D9(2)
    );
\out_fifo_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(23),
      I1 => \^o1\,
      O => D4(3)
    );
\out_fifo_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(22),
      I1 => \^o1\,
      O => D4(2)
    );
\out_fifo_i_36__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(21),
      I1 => \^o1\,
      O => D4(1)
    );
\out_fifo_i_37__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(20),
      I1 => \^o1\,
      O => D4(0)
    );
\out_fifo_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(2),
      I1 => \^o1\,
      O => D0(2)
    );
\out_fifo_i_42__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(27),
      I1 => \^o1\,
      O => D5(3)
    );
\out_fifo_i_43__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(26),
      I1 => \^o1\,
      O => D5(2)
    );
\out_fifo_i_44__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(25),
      I1 => \^o1\,
      O => D5(1)
    );
\out_fifo_i_45__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(24),
      I1 => \^o1\,
      O => D5(0)
    );
\out_fifo_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(1),
      I1 => \^o1\,
      O => D0(1)
    );
\out_fifo_i_50__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(31),
      I1 => \^o1\,
      O => D6(3)
    );
\out_fifo_i_51__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(30),
      I1 => \^o1\,
      O => D6(2)
    );
\out_fifo_i_52__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(29),
      I1 => \^o1\,
      O => D6(1)
    );
\out_fifo_i_53__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(28),
      I1 => \^o1\,
      O => D6(0)
    );
\out_fifo_i_58__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(35),
      I1 => \^o1\,
      O => D7(3)
    );
\out_fifo_i_59__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(34),
      I1 => \^o1\,
      O => D7(2)
    );
\out_fifo_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(0),
      I1 => \^o1\,
      O => D0(0)
    );
\out_fifo_i_60__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(33),
      I1 => \^o1\,
      O => D7(1)
    );
\out_fifo_i_61__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(32),
      I1 => \^o1\,
      O => D7(0)
    );
\out_fifo_i_66__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(39),
      I1 => \^o1\,
      O => D8(3)
    );
\out_fifo_i_67__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(38),
      I1 => \^o1\,
      O => D8(2)
    );
\out_fifo_i_68__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(37),
      I1 => \^o1\,
      O => D8(1)
    );
\out_fifo_i_69__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(36),
      I1 => \^o1\,
      O => D8(0)
    );
\out_fifo_i_74__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(41),
      I1 => \^o1\,
      O => D9(1)
    );
\out_fifo_i_75__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I72(40),
      I1 => \^o1\,
      O => D9(0)
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(0),
      Q => \n_0_rd_ptr_reg[0]\,
      R => ofifo_rst
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(1),
      Q => \n_0_rd_ptr_reg[1]\,
      R => ofifo_rst
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(2),
      Q => \n_0_rd_ptr_reg[2]\,
      R => ofifo_rst
    );
\rd_ptr_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(3),
      Q => \n_0_rd_ptr_reg[3]\,
      R => ofifo_rst
    );
\rd_ptr_reg_rep[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(0),
      Q => O131(0),
      R => ofifo_rst
    );
\rd_ptr_reg_rep[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(1),
      Q => O131(1),
      R => ofifo_rst
    );
\rd_ptr_reg_rep[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(2),
      Q => O131(2),
      R => ofifo_rst
    );
\rd_ptr_reg_rep[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(3),
      Q => O131(3),
      R => ofifo_rst
    );
\rd_ptr_rep[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_rd_ptr_reg[3]\,
      I1 => \n_0_rd_ptr_reg[0]\,
      O => nxt_rd_ptr(0)
    );
\rd_ptr_rep[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \n_0_rd_ptr_reg[1]\,
      I1 => \n_0_rd_ptr_reg[3]\,
      I2 => \n_0_rd_ptr_reg[0]\,
      O => nxt_rd_ptr(1)
    );
\rd_ptr_rep[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
    port map (
      I0 => \n_0_rd_ptr_reg[2]\,
      I1 => \n_0_rd_ptr_reg[3]\,
      I2 => \n_0_rd_ptr_reg[0]\,
      I3 => \n_0_rd_ptr_reg[1]\,
      O => nxt_rd_ptr(2)
    );
\rd_ptr_rep[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => I1,
      I1 => \n_0_my_empty_reg[7]\,
      O => rd_ptr0
    );
\rd_ptr_rep[3]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \n_0_rd_ptr_reg[1]\,
      I1 => \n_0_rd_ptr_reg[0]\,
      I2 => \n_0_rd_ptr_reg[3]\,
      I3 => \n_0_rd_ptr_reg[2]\,
      O => nxt_rd_ptr(3)
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(0),
      Q => rd_ptr_timing(0),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(1),
      Q => rd_ptr_timing(1),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(2),
      Q => rd_ptr_timing(2),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(3),
      Q => rd_ptr_timing(3),
      R => ofifo_rst
    );
\wr_ptr[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      O => nxt_wr_ptr(0)
    );
\wr_ptr[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(0),
      O => nxt_wr_ptr(1)
    );
\wr_ptr[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => nxt_wr_ptr(2)
    );
\wr_ptr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440004077700070"
    )
    port map (
      I0 => \n_0_my_full_reg[4]\,
      I1 => I1,
      I2 => calib_wrdata_en,
      I3 => I25,
      I4 => mc_wrdata_en,
      I5 => \n_0_my_empty_reg[7]\,
      O => wr_ptr0
    );
\wr_ptr[3]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => nxt_wr_ptr(3)
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(0),
      Q => \^q\(0),
      R => ofifo_rst
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(1),
      Q => \^q\(1),
      R => ofifo_rst
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(2),
      Q => \^q\(2),
      R => ofifo_rst
    );
\wr_ptr_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(3),
      Q => \^q\(3),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(0),
      Q => wr_ptr_timing(0),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(1),
      Q => wr_ptr_timing(1),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(2),
      Q => wr_ptr_timing(2),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(3),
      Q => wr_ptr_timing(3),
      R => ofifo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1_7\ is
  port (
    O1 : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    D9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O127 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK : in STD_LOGIC;
    mux_cmd_wren : in STD_LOGIC;
    I1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I21 : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    I71 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I25 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1_7\ : entity is "mig_7series_v2_3_ddr_of_pre_fifo";
end \mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1_7\;

architecture STRUCTURE of \mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1_7\ is
  signal \^o1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal my_empty0 : STD_LOGIC;
  signal my_full0 : STD_LOGIC;
  signal \n_0_my_empty[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_my_empty[1]_i_2__4\ : STD_LOGIC;
  signal \n_0_my_empty[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_my_empty[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_my_empty[6]_i_4__0\ : STD_LOGIC;
  signal \n_0_my_empty[6]_i_5__0\ : STD_LOGIC;
  signal \n_0_my_empty_reg[6]\ : STD_LOGIC;
  signal \n_0_my_full[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_my_full[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_my_full[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_my_full_reg[3]\ : STD_LOGIC;
  signal nxt_rd_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal nxt_wr_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr0 : STD_LOGIC;
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_ptr0 : STD_LOGIC;
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \my_empty[6]_i_4__0\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \my_full[3]_i_3__0\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \out_fifo_i_10__0\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \out_fifo_i_11__0\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \out_fifo_i_12__0\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \out_fifo_i_13__0\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \out_fifo_i_18__0\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \out_fifo_i_19__0\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \out_fifo_i_20__0\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \out_fifo_i_21__0\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \out_fifo_i_26__0\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \out_fifo_i_27__0\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \out_fifo_i_28__0\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \out_fifo_i_29__0\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \out_fifo_i_2__0\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \out_fifo_i_34__0\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \out_fifo_i_35__0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \out_fifo_i_36__0\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \out_fifo_i_37__0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \out_fifo_i_3__0\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \out_fifo_i_4__0\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \out_fifo_i_58__0\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \out_fifo_i_59__0\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \out_fifo_i_5__0\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \out_fifo_i_60__0\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \out_fifo_i_61__0\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \out_fifo_i_66__0\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \out_fifo_i_67__0\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \out_fifo_i_68__0\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \out_fifo_i_69__0\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \out_fifo_i_74__0\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \out_fifo_i_75__0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \out_fifo_i_76__0\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \out_fifo_i_77__0\ : label is "soft_lutpair363";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \rd_ptr_reg_rep[0]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[1]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[2]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[3]\ : label is "no";
  attribute SOFT_HLUTNM of \rd_ptr_rep[1]_i_1__1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \rd_ptr_rep[2]_i_1__1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \rd_ptr_rep[3]_i_2__1\ : label is "soft_lutpair359";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1__3\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1__1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \wr_ptr[3]_i_2__1\ : label is "soft_lutpair358";
  attribute KEEP of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[3]\ : label is "yes";
begin
  O1 <= \^o1\;
  Q(3 downto 0) <= \^q\(3 downto 0);
\mem_reg_0_15_0_5_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44407770"
    )
    port map (
      I0 => \n_0_my_full_reg[3]\,
      I1 => I1,
      I2 => calib_cmd_wren,
      I3 => I21,
      I4 => \^o1\,
      O => wr_en_3
    );
\my_empty[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000001"
    )
    port map (
      I0 => \n_0_my_full_reg[3]\,
      I1 => I25,
      I2 => calib_cmd_wren,
      I3 => I1,
      I4 => \^o1\,
      O => \n_0_my_empty[1]_i_1__1\
    );
\my_empty[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAAAAAAAAAAAA"
    )
    port map (
      I0 => my_empty0,
      I1 => \n_0_my_full_reg[3]\,
      I2 => I21,
      I3 => calib_cmd_wren,
      I4 => I1,
      I5 => \^o1\,
      O => \n_0_my_empty[1]_i_2__4\
    );
\my_empty[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000001"
    )
    port map (
      I0 => \n_0_my_full_reg[3]\,
      I1 => I25,
      I2 => calib_cmd_wren,
      I3 => I1,
      I4 => \n_0_my_empty_reg[6]\,
      O => \n_0_my_empty[6]_i_1__0\
    );
\my_empty[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAAAAAAAAAAAA"
    )
    port map (
      I0 => my_empty0,
      I1 => \n_0_my_full_reg[3]\,
      I2 => I21,
      I3 => calib_cmd_wren,
      I4 => I1,
      I5 => \n_0_my_empty_reg[6]\,
      O => \n_0_my_empty[6]_i_2__0\
    );
\my_empty[6]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA5D4008"
    )
    port map (
      I0 => wr_ptr_timing(2),
      I1 => \n_0_my_empty[6]_i_4__0\,
      I2 => wr_ptr_timing(3),
      I3 => rd_ptr(2),
      I4 => \n_0_my_empty[6]_i_5__0\,
      O => my_empty0
    );
\my_empty[6]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
    port map (
      I0 => wr_ptr_timing(1),
      I1 => rd_ptr(3),
      I2 => rd_ptr(0),
      I3 => wr_ptr_timing(0),
      I4 => rd_ptr(1),
      O => \n_0_my_empty[6]_i_4__0\
    );
\my_empty[6]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000094000294"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(3),
      I2 => wr_ptr_timing(0),
      I3 => wr_ptr_timing(1),
      I4 => rd_ptr(1),
      I5 => wr_ptr_timing(3),
      O => \n_0_my_empty[6]_i_5__0\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_my_empty[1]_i_1__1\,
      D => \n_0_my_empty[1]_i_2__4\,
      Q => \^o1\,
      S => SR(0)
    );
\my_empty_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_my_empty[6]_i_1__0\,
      D => \n_0_my_empty[6]_i_2__0\,
      Q => \n_0_my_empty_reg[6]\,
      S => SR(0)
    );
\my_full[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00FC80"
    )
    port map (
      I0 => my_full0,
      I1 => mux_cmd_wren,
      I2 => I1,
      I3 => \n_0_my_full_reg[3]\,
      I4 => \n_0_my_empty_reg[6]\,
      I5 => SR(0),
      O => \n_0_my_full[3]_i_1__0\
    );
\my_full[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA5D4008"
    )
    port map (
      I0 => rd_ptr_timing(2),
      I1 => \n_0_my_full[3]_i_3__0\,
      I2 => rd_ptr_timing(3),
      I3 => \^q\(2),
      I4 => \n_0_my_full[3]_i_4__0\,
      O => my_full0
    );
\my_full[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
    port map (
      I0 => rd_ptr_timing(1),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => rd_ptr_timing(0),
      I4 => \^q\(1),
      O => \n_0_my_full[3]_i_3__0\
    );
\my_full[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000094000294"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(3),
      I2 => rd_ptr_timing(0),
      I3 => rd_ptr_timing(1),
      I4 => \^q\(1),
      I5 => rd_ptr_timing(3),
      O => \n_0_my_full[3]_i_4__0\
    );
\my_full_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[3]_i_1__0\,
      Q => \n_0_my_full_reg[3]\,
      R => '0'
    );
\out_fifo_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(7),
      I1 => \^o1\,
      O => D1(3)
    );
\out_fifo_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(6),
      I1 => \^o1\,
      O => D1(2)
    );
\out_fifo_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(5),
      I1 => \^o1\,
      O => D1(1)
    );
\out_fifo_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(4),
      I1 => \^o1\,
      O => D1(0)
    );
\out_fifo_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(11),
      I1 => \^o1\,
      O => D2(3)
    );
\out_fifo_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(10),
      I1 => \^o1\,
      O => D2(2)
    );
\out_fifo_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(9),
      I1 => \^o1\,
      O => D2(1)
    );
\out_fifo_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(8),
      I1 => \^o1\,
      O => D2(0)
    );
\out_fifo_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(15),
      I1 => \^o1\,
      O => D3(3)
    );
\out_fifo_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(14),
      I1 => \^o1\,
      O => D3(2)
    );
\out_fifo_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(13),
      I1 => \^o1\,
      O => D3(1)
    );
\out_fifo_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(12),
      I1 => \^o1\,
      O => D3(0)
    );
\out_fifo_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(3),
      I1 => \^o1\,
      O => D0(3)
    );
\out_fifo_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(19),
      I1 => \^o1\,
      O => D4(3)
    );
\out_fifo_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(18),
      I1 => \^o1\,
      O => D4(2)
    );
\out_fifo_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(17),
      I1 => \^o1\,
      O => D4(1)
    );
\out_fifo_i_37__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(16),
      I1 => \^o1\,
      O => D4(0)
    );
\out_fifo_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(2),
      I1 => \^o1\,
      O => D0(2)
    );
\out_fifo_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(1),
      I1 => \^o1\,
      O => D0(1)
    );
\out_fifo_i_58__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(23),
      I1 => \^o1\,
      O => D7(3)
    );
\out_fifo_i_59__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(22),
      I1 => \^o1\,
      O => D7(2)
    );
\out_fifo_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(0),
      I1 => \^o1\,
      O => D0(0)
    );
\out_fifo_i_60__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(21),
      I1 => \^o1\,
      O => D7(1)
    );
\out_fifo_i_61__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(20),
      I1 => \^o1\,
      O => D7(0)
    );
\out_fifo_i_66__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(27),
      I1 => \^o1\,
      O => D8(3)
    );
\out_fifo_i_67__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(26),
      I1 => \^o1\,
      O => D8(2)
    );
\out_fifo_i_68__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(25),
      I1 => \^o1\,
      O => D8(1)
    );
\out_fifo_i_69__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(24),
      I1 => \^o1\,
      O => D8(0)
    );
\out_fifo_i_74__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(31),
      I1 => \^o1\,
      O => D9(3)
    );
\out_fifo_i_75__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(30),
      I1 => \^o1\,
      O => D9(2)
    );
\out_fifo_i_76__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(29),
      I1 => \^o1\,
      O => D9(1)
    );
\out_fifo_i_77__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I71(28),
      I1 => \^o1\,
      O => D9(0)
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(0),
      Q => rd_ptr(0),
      R => SR(0)
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(1),
      Q => rd_ptr(1),
      R => SR(0)
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(2),
      Q => rd_ptr(2),
      R => SR(0)
    );
\rd_ptr_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(3),
      Q => rd_ptr(3),
      R => SR(0)
    );
\rd_ptr_reg_rep[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(0),
      Q => O127(0),
      R => SR(0)
    );
\rd_ptr_reg_rep[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(1),
      Q => O127(1),
      R => SR(0)
    );
\rd_ptr_reg_rep[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(2),
      Q => O127(2),
      R => SR(0)
    );
\rd_ptr_reg_rep[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(3),
      Q => O127(3),
      R => SR(0)
    );
\rd_ptr_rep[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => rd_ptr(3),
      I1 => rd_ptr(0),
      O => nxt_rd_ptr(0)
    );
\rd_ptr_rep[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => rd_ptr(1),
      I1 => rd_ptr(3),
      I2 => rd_ptr(0),
      O => nxt_rd_ptr(1)
    );
\rd_ptr_rep[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
    port map (
      I0 => rd_ptr(2),
      I1 => rd_ptr(3),
      I2 => rd_ptr(0),
      I3 => rd_ptr(1),
      O => nxt_rd_ptr(2)
    );
\rd_ptr_rep[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => I1,
      I1 => \n_0_my_empty_reg[6]\,
      O => rd_ptr0
    );
\rd_ptr_rep[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => rd_ptr(1),
      I1 => rd_ptr(0),
      I2 => rd_ptr(3),
      I3 => rd_ptr(2),
      O => nxt_rd_ptr(3)
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(0),
      Q => rd_ptr_timing(0),
      R => SR(0)
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(1),
      Q => rd_ptr_timing(1),
      R => SR(0)
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(2),
      Q => rd_ptr_timing(2),
      R => SR(0)
    );
\rd_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(3),
      Q => rd_ptr_timing(3),
      R => SR(0)
    );
\wr_ptr[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      O => nxt_wr_ptr(0)
    );
\wr_ptr[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(0),
      O => nxt_wr_ptr(1)
    );
\wr_ptr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => nxt_wr_ptr(2)
    );
\wr_ptr[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44407770"
    )
    port map (
      I0 => \n_0_my_full_reg[3]\,
      I1 => I1,
      I2 => calib_cmd_wren,
      I3 => I21,
      I4 => \n_0_my_empty_reg[6]\,
      O => wr_ptr0
    );
\wr_ptr[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => nxt_wr_ptr(3)
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wr_ptr_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(0),
      Q => wr_ptr_timing(0),
      R => SR(0)
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(1),
      Q => wr_ptr_timing(1),
      R => SR(0)
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(2),
      Q => wr_ptr_timing(2),
      R => SR(0)
    );
\wr_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(3),
      Q => wr_ptr_timing(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1_9\ is
  port (
    O1 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_en : out STD_LOGIC;
    D9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O125 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    mux_wrdata_en : in STD_LOGIC;
    ofifo_rst : in STD_LOGIC;
    calib_wrdata_en : in STD_LOGIC;
    I25 : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    I70 : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1_9\ : entity is "mig_7series_v2_3_ddr_of_pre_fifo";
end \mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1_9\;

architecture STRUCTURE of \mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1_9\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \entry_cnt_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_entry_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_entry_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_entry_cnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_entry_cnt[3]_i_1\ : STD_LOGIC;
  signal \n_0_entry_cnt[4]_i_1\ : STD_LOGIC;
  signal \n_0_entry_cnt[4]_i_2\ : STD_LOGIC;
  signal \n_0_my_empty[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_my_empty[1]_i_2__2\ : STD_LOGIC;
  signal \n_0_my_empty[7]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[7]_i_2\ : STD_LOGIC;
  signal \n_0_my_empty[7]_i_3\ : STD_LOGIC;
  signal \n_0_my_empty[7]_i_4\ : STD_LOGIC;
  signal \n_0_my_empty[7]_i_5\ : STD_LOGIC;
  signal \n_0_my_empty[7]_i_6\ : STD_LOGIC;
  signal \n_0_my_empty_reg[7]\ : STD_LOGIC;
  signal \n_0_my_full[4]_i_1\ : STD_LOGIC;
  signal \n_0_my_full[4]_i_2\ : STD_LOGIC;
  signal \n_0_my_full[4]_i_4\ : STD_LOGIC;
  signal \n_0_my_full[4]_i_5\ : STD_LOGIC;
  signal \n_0_my_full_reg[4]\ : STD_LOGIC;
  signal \n_0_rd_ptr_reg[0]\ : STD_LOGIC;
  signal \n_0_rd_ptr_reg[1]\ : STD_LOGIC;
  signal \n_0_rd_ptr_reg[2]\ : STD_LOGIC;
  signal \n_0_rd_ptr_reg[3]\ : STD_LOGIC;
  signal nxt_rd_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal nxt_wr_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr0 : STD_LOGIC;
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_ptr0 : STD_LOGIC;
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \entry_cnt[0]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \entry_cnt[1]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \entry_cnt[2]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \entry_cnt[3]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \my_empty[1]_i_2__2\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \my_empty[7]_i_5\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \my_full[4]_i_4\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of out_fifo_i_10 : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of out_fifo_i_11 : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of out_fifo_i_12 : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of out_fifo_i_13 : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of out_fifo_i_18 : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of out_fifo_i_19 : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of out_fifo_i_2 : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of out_fifo_i_20 : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of out_fifo_i_21 : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of out_fifo_i_26 : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of out_fifo_i_27 : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of out_fifo_i_28 : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of out_fifo_i_29 : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of out_fifo_i_3 : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of out_fifo_i_34 : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of out_fifo_i_35 : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of out_fifo_i_36 : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of out_fifo_i_37 : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of out_fifo_i_4 : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of out_fifo_i_42 : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of out_fifo_i_43 : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of out_fifo_i_44 : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of out_fifo_i_45 : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of out_fifo_i_5 : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of out_fifo_i_50 : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of out_fifo_i_51 : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of out_fifo_i_52 : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of out_fifo_i_53 : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of out_fifo_i_58 : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of out_fifo_i_59 : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of out_fifo_i_6 : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of out_fifo_i_60 : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of out_fifo_i_61 : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of out_fifo_i_66 : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of out_fifo_i_67 : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of out_fifo_i_68 : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of out_fifo_i_69 : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of out_fifo_i_7 : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of out_fifo_i_74 : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of out_fifo_i_75 : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of out_fifo_i_8 : label is "soft_lutpair355";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \rd_ptr_reg_rep[0]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[1]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[2]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[3]\ : label is "no";
  attribute SOFT_HLUTNM of \rd_ptr_rep[1]_i_1__0\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \rd_ptr_rep[2]_i_1__0\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \rd_ptr_rep[3]_i_2__0\ : label is "soft_lutpair333";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1__2\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1__0\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \wr_ptr[3]_i_2__0\ : label is "soft_lutpair332";
  attribute KEEP of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[3]\ : label is "yes";
begin
  O1 <= \^o1\;
  O8(2 downto 0) <= \^o8\(2 downto 0);
  Q(3 downto 0) <= \^q\(3 downto 0);
\entry_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \entry_cnt_reg__0\(0),
      O => \n_0_entry_cnt[0]_i_1\
    );
\entry_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => \n_0_my_empty[7]_i_4\,
      I1 => \entry_cnt_reg__0\(1),
      I2 => \entry_cnt_reg__0\(0),
      O => \n_0_entry_cnt[1]_i_1\
    );
\entry_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
    port map (
      I0 => \^o8\(0),
      I1 => \entry_cnt_reg__0\(1),
      I2 => \entry_cnt_reg__0\(0),
      I3 => \n_0_my_empty[7]_i_4\,
      O => \n_0_entry_cnt[2]_i_1\
    );
\entry_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
    port map (
      I0 => \n_0_my_empty[7]_i_4\,
      I1 => \entry_cnt_reg__0\(0),
      I2 => \entry_cnt_reg__0\(1),
      I3 => \^o8\(0),
      I4 => \^o8\(1),
      O => \n_0_entry_cnt[3]_i_1\
    );
\entry_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5550005000033303"
    )
    port map (
      I0 => \n_0_my_full_reg[4]\,
      I1 => \n_0_my_empty_reg[7]\,
      I2 => calib_wrdata_en,
      I3 => I25,
      I4 => mc_wrdata_en,
      I5 => I1,
      O => \n_0_entry_cnt[4]_i_1\
    );
\entry_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \^o8\(2),
      I1 => \^o8\(1),
      I2 => \n_0_my_empty[7]_i_4\,
      I3 => \entry_cnt_reg__0\(0),
      I4 => \entry_cnt_reg__0\(1),
      I5 => \^o8\(0),
      O => \n_0_entry_cnt[4]_i_2\
    );
\entry_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_entry_cnt[4]_i_1\,
      D => \n_0_entry_cnt[0]_i_1\,
      Q => \entry_cnt_reg__0\(0),
      R => ofifo_rst
    );
\entry_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_entry_cnt[4]_i_1\,
      D => \n_0_entry_cnt[1]_i_1\,
      Q => \entry_cnt_reg__0\(1),
      R => ofifo_rst
    );
\entry_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_entry_cnt[4]_i_1\,
      D => \n_0_entry_cnt[2]_i_1\,
      Q => \^o8\(0),
      R => ofifo_rst
    );
\entry_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_entry_cnt[4]_i_1\,
      D => \n_0_entry_cnt[3]_i_1\,
      Q => \^o8\(1),
      R => ofifo_rst
    );
\entry_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_entry_cnt[4]_i_1\,
      D => \n_0_entry_cnt[4]_i_2\,
      Q => \^o8\(2),
      R => ofifo_rst
    );
mem_reg_0_15_0_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440004077700070"
    )
    port map (
      I0 => \n_0_my_full_reg[4]\,
      I1 => I1,
      I2 => calib_wrdata_en,
      I3 => I25,
      I4 => mc_wrdata_en,
      I5 => \^o1\,
      O => wr_en
    );
\my_empty[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008A8000001015"
    )
    port map (
      I0 => I1,
      I1 => mc_wrdata_en,
      I2 => I25,
      I3 => calib_wrdata_en,
      I4 => \n_0_my_full_reg[4]\,
      I5 => \^o1\,
      O => \n_0_my_empty[1]_i_1__0\
    );
\my_empty[1]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => \n_0_my_empty[7]_i_3\,
      I1 => \n_0_my_empty[7]_i_4\,
      I2 => \^o1\,
      O => \n_0_my_empty[1]_i_2__2\
    );
\my_empty[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008A8000001015"
    )
    port map (
      I0 => I1,
      I1 => mc_wrdata_en,
      I2 => I25,
      I3 => calib_wrdata_en,
      I4 => \n_0_my_full_reg[4]\,
      I5 => \n_0_my_empty_reg[7]\,
      O => \n_0_my_empty[7]_i_1\
    );
\my_empty[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => \n_0_my_empty[7]_i_3\,
      I1 => \n_0_my_empty[7]_i_4\,
      I2 => \n_0_my_empty_reg[7]\,
      O => \n_0_my_empty[7]_i_2\
    );
\my_empty[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA5D4008"
    )
    port map (
      I0 => wr_ptr_timing(2),
      I1 => \n_0_my_empty[7]_i_5\,
      I2 => wr_ptr_timing(3),
      I3 => \n_0_rd_ptr_reg[2]\,
      I4 => \n_0_my_empty[7]_i_6\,
      O => \n_0_my_empty[7]_i_3\
    );
\my_empty[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
    port map (
      I0 => I1,
      I1 => mc_wrdata_en,
      I2 => I25,
      I3 => calib_wrdata_en,
      I4 => \n_0_my_full_reg[4]\,
      O => \n_0_my_empty[7]_i_4\
    );
\my_empty[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
    port map (
      I0 => wr_ptr_timing(1),
      I1 => \n_0_rd_ptr_reg[3]\,
      I2 => \n_0_rd_ptr_reg[0]\,
      I3 => wr_ptr_timing(0),
      I4 => \n_0_rd_ptr_reg[1]\,
      O => \n_0_my_empty[7]_i_5\
    );
\my_empty[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000094000294"
    )
    port map (
      I0 => \n_0_rd_ptr_reg[0]\,
      I1 => \n_0_rd_ptr_reg[3]\,
      I2 => wr_ptr_timing(0),
      I3 => wr_ptr_timing(1),
      I4 => \n_0_rd_ptr_reg[1]\,
      I5 => wr_ptr_timing(3),
      O => \n_0_my_empty[7]_i_6\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_my_empty[1]_i_1__0\,
      D => \n_0_my_empty[1]_i_2__2\,
      Q => \^o1\,
      S => ofifo_rst
    );
\my_empty_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_my_empty[7]_i_1\,
      D => \n_0_my_empty[7]_i_2\,
      Q => \n_0_my_empty_reg[7]\,
      S => ofifo_rst
    );
\my_full[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00FC80"
    )
    port map (
      I0 => \n_0_my_full[4]_i_2\,
      I1 => I1,
      I2 => mux_wrdata_en,
      I3 => \n_0_my_full_reg[4]\,
      I4 => \n_0_my_empty_reg[7]\,
      I5 => ofifo_rst,
      O => \n_0_my_full[4]_i_1\
    );
\my_full[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA5D4008"
    )
    port map (
      I0 => rd_ptr_timing(2),
      I1 => \n_0_my_full[4]_i_4\,
      I2 => rd_ptr_timing(3),
      I3 => \^q\(2),
      I4 => \n_0_my_full[4]_i_5\,
      O => \n_0_my_full[4]_i_2\
    );
\my_full[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
    port map (
      I0 => rd_ptr_timing(1),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => rd_ptr_timing(0),
      I4 => \^q\(1),
      O => \n_0_my_full[4]_i_4\
    );
\my_full[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000094000294"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(3),
      I2 => rd_ptr_timing(0),
      I3 => rd_ptr_timing(1),
      I4 => \^q\(1),
      I5 => rd_ptr_timing(3),
      O => \n_0_my_full[4]_i_5\
    );
\my_full_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[4]_i_1\,
      Q => \n_0_my_full_reg[4]\,
      R => '0'
    );
out_fifo_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(11),
      I1 => \^o1\,
      O => D1(3)
    );
out_fifo_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(10),
      I1 => \^o1\,
      O => D1(2)
    );
out_fifo_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(9),
      I1 => \^o1\,
      O => D1(1)
    );
out_fifo_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(8),
      I1 => \^o1\,
      O => D1(0)
    );
out_fifo_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(15),
      I1 => \^o1\,
      O => D2(3)
    );
out_fifo_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(14),
      I1 => \^o1\,
      O => D2(2)
    );
out_fifo_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(7),
      I1 => \^o1\,
      O => D0(5)
    );
out_fifo_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(13),
      I1 => \^o1\,
      O => D2(1)
    );
out_fifo_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(12),
      I1 => \^o1\,
      O => D2(0)
    );
out_fifo_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(19),
      I1 => \^o1\,
      O => D3(3)
    );
out_fifo_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(18),
      I1 => \^o1\,
      O => D3(2)
    );
out_fifo_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(17),
      I1 => \^o1\,
      O => D3(1)
    );
out_fifo_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(16),
      I1 => \^o1\,
      O => D3(0)
    );
out_fifo_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(6),
      I1 => \^o1\,
      O => D0(4)
    );
out_fifo_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(23),
      I1 => \^o1\,
      O => D4(3)
    );
out_fifo_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(22),
      I1 => \^o1\,
      O => D4(2)
    );
out_fifo_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(21),
      I1 => \^o1\,
      O => D4(1)
    );
out_fifo_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(20),
      I1 => \^o1\,
      O => D4(0)
    );
out_fifo_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(5),
      I1 => \^o1\,
      O => D0(3)
    );
out_fifo_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(27),
      I1 => \^o1\,
      O => D5(3)
    );
out_fifo_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(26),
      I1 => \^o1\,
      O => D5(2)
    );
out_fifo_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(25),
      I1 => \^o1\,
      O => D5(1)
    );
out_fifo_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(24),
      I1 => \^o1\,
      O => D5(0)
    );
out_fifo_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(4),
      I1 => \^o1\,
      O => D0(2)
    );
out_fifo_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(31),
      I1 => \^o1\,
      O => D6(3)
    );
out_fifo_i_51: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(30),
      I1 => \^o1\,
      O => D6(2)
    );
out_fifo_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(29),
      I1 => \^o1\,
      O => D6(1)
    );
out_fifo_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(28),
      I1 => \^o1\,
      O => D6(0)
    );
out_fifo_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(35),
      I1 => \^o1\,
      O => D7(3)
    );
out_fifo_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(34),
      I1 => \^o1\,
      O => D7(2)
    );
out_fifo_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(3),
      I1 => \^o1\,
      O => D0(1)
    );
out_fifo_i_60: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(33),
      I1 => \^o1\,
      O => D7(1)
    );
out_fifo_i_61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(32),
      I1 => \^o1\,
      O => D7(0)
    );
out_fifo_i_66: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(39),
      I1 => \^o1\,
      O => D8(3)
    );
out_fifo_i_67: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(38),
      I1 => \^o1\,
      O => D8(2)
    );
out_fifo_i_68: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(37),
      I1 => \^o1\,
      O => D8(1)
    );
out_fifo_i_69: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(36),
      I1 => \^o1\,
      O => D8(0)
    );
out_fifo_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(2),
      I1 => \^o1\,
      O => D0(0)
    );
out_fifo_i_74: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(41),
      I1 => \^o1\,
      O => D9(1)
    );
out_fifo_i_75: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(40),
      I1 => \^o1\,
      O => D9(0)
    );
out_fifo_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(1),
      I1 => \^o1\,
      O => D9(3)
    );
out_fifo_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I70(0),
      I1 => \^o1\,
      O => D9(2)
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(0),
      Q => \n_0_rd_ptr_reg[0]\,
      R => ofifo_rst
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(1),
      Q => \n_0_rd_ptr_reg[1]\,
      R => ofifo_rst
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(2),
      Q => \n_0_rd_ptr_reg[2]\,
      R => ofifo_rst
    );
\rd_ptr_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(3),
      Q => \n_0_rd_ptr_reg[3]\,
      R => ofifo_rst
    );
\rd_ptr_reg_rep[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(0),
      Q => O125(0),
      R => ofifo_rst
    );
\rd_ptr_reg_rep[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(1),
      Q => O125(1),
      R => ofifo_rst
    );
\rd_ptr_reg_rep[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(2),
      Q => O125(2),
      R => ofifo_rst
    );
\rd_ptr_reg_rep[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(3),
      Q => O125(3),
      R => ofifo_rst
    );
\rd_ptr_rep[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_rd_ptr_reg[3]\,
      I1 => \n_0_rd_ptr_reg[0]\,
      O => nxt_rd_ptr(0)
    );
\rd_ptr_rep[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \n_0_rd_ptr_reg[1]\,
      I1 => \n_0_rd_ptr_reg[3]\,
      I2 => \n_0_rd_ptr_reg[0]\,
      O => nxt_rd_ptr(1)
    );
\rd_ptr_rep[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
    port map (
      I0 => \n_0_rd_ptr_reg[2]\,
      I1 => \n_0_rd_ptr_reg[3]\,
      I2 => \n_0_rd_ptr_reg[0]\,
      I3 => \n_0_rd_ptr_reg[1]\,
      O => nxt_rd_ptr(2)
    );
\rd_ptr_rep[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => I1,
      I1 => \n_0_my_empty_reg[7]\,
      O => rd_ptr0
    );
\rd_ptr_rep[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \n_0_rd_ptr_reg[1]\,
      I1 => \n_0_rd_ptr_reg[0]\,
      I2 => \n_0_rd_ptr_reg[3]\,
      I3 => \n_0_rd_ptr_reg[2]\,
      O => nxt_rd_ptr(3)
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(0),
      Q => rd_ptr_timing(0),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(1),
      Q => rd_ptr_timing(1),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(2),
      Q => rd_ptr_timing(2),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(3),
      Q => rd_ptr_timing(3),
      R => ofifo_rst
    );
\wr_ptr[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      O => nxt_wr_ptr(0)
    );
\wr_ptr[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(0),
      O => nxt_wr_ptr(1)
    );
\wr_ptr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => nxt_wr_ptr(2)
    );
\wr_ptr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440004077700070"
    )
    port map (
      I0 => \n_0_my_full_reg[4]\,
      I1 => I1,
      I2 => calib_wrdata_en,
      I3 => I25,
      I4 => mc_wrdata_en,
      I5 => \n_0_my_empty_reg[7]\,
      O => wr_ptr0
    );
\wr_ptr[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => nxt_wr_ptr(3)
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(0),
      Q => \^q\(0),
      R => ofifo_rst
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(1),
      Q => \^q\(1),
      R => ofifo_rst
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(2),
      Q => \^q\(2),
      R => ofifo_rst
    );
\wr_ptr_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(3),
      Q => \^q\(3),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(0),
      Q => wr_ptr_timing(0),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(1),
      Q => wr_ptr_timing(1),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(2),
      Q => wr_ptr_timing(2),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(3),
      Q => wr_ptr_timing(3),
      R => ofifo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_ddr_phy_dqs_found_cal_hr is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    p_1_in25_in : out STD_LOGIC;
    pi_dqs_found_rank_done : out STD_LOGIC;
    O2 : out STD_LOGIC;
    fine_adjust_done : out STD_LOGIC;
    dqs_found_prech_req : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    ififo_rst0 : out STD_LOGIC;
    ififo_rst0_1 : out STD_LOGIC;
    C_po_fine_inc65_out : out STD_LOGIC;
    C_po_fine_enable61_out : out STD_LOGIC;
    C_pi_rst_dqs_find75_out : out STD_LOGIC;
    D_po_fine_enable87_out : out STD_LOGIC;
    D_po_fine_inc93_out : out STD_LOGIC;
    A_po_fine_enable126_out : out STD_LOGIC;
    A_po_fine_inc130_out : out STD_LOGIC;
    A_pi_rst_dqs_find140_out : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O55 : out STD_LOGIC;
    O57 : out STD_LOGIC;
    O59 : out STD_LOGIC;
    O60 : out STD_LOGIC;
    O61 : out STD_LOGIC;
    O62 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    pi_dqs_found_lanes : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    I76 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    fine_adj_state_r142_out : in STD_LOGIC;
    detect_pi_found_dqs : in STD_LOGIC;
    pi_dqs_found_done_r1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    calib_zero_inputs : in STD_LOGIC;
    phy_if_reset : in STD_LOGIC;
    po_en_s2_f : in STD_LOGIC;
    calib_zero_ctrl : in STD_LOGIC;
    pi_calib_done : in STD_LOGIC;
    pi_fine_dly_dec_done : in STD_LOGIC;
    I5 : in STD_LOGIC;
    dqs_po_dec_done : in STD_LOGIC;
    prech_done : in STD_LOGIC;
    I77 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I98 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_ddr_phy_dqs_found_cal_hr : entity is "mig_7series_v2_3_ddr_phy_dqs_found_cal_hr";
end mig_7series_0_mig_7series_v2_3_ddr_phy_dqs_found_cal_hr;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_ddr_phy_dqs_found_cal_hr is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal ck_po_stg2_f_en : STD_LOGIC;
  signal dec_cnt : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal detect_rd_cnt0 : STD_LOGIC;
  signal \detect_rd_cnt0__0\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \detect_rd_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dqs_found_done_r0 : STD_LOGIC;
  signal \^dqs_found_prech_req\ : STD_LOGIC;
  signal dqs_found_start_r : STD_LOGIC;
  signal fine_adj_state_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal fine_adj_state_r1 : STD_LOGIC;
  signal fine_adj_state_r139_out : STD_LOGIC;
  signal fine_adj_state_r14_out : STD_LOGIC;
  signal fine_adj_state_r151_out : STD_LOGIC;
  signal fine_adj_state_r15_out : STD_LOGIC;
  signal fine_adj_state_r17_out : STD_LOGIC;
  signal fine_adj_state_r3 : STD_LOGIC;
  signal \^fine_adjust_done\ : STD_LOGIC;
  signal first_fail_detect : STD_LOGIC;
  signal init_dec_cnt0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \init_dec_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal init_dqsfound_done_r2 : STD_LOGIC;
  signal init_dqsfound_done_r5 : STD_LOGIC;
  signal n_0_0 : STD_LOGIC;
  signal n_0_1 : STD_LOGIC;
  signal \n_0_FSM_sequential_fine_adj_state_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fine_adj_state_r[0]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fine_adj_state_r[0]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fine_adj_state_r[0]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fine_adj_state_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fine_adj_state_r[1]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fine_adj_state_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fine_adj_state_r[2]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fine_adj_state_r[2]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fine_adj_state_r[2]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fine_adj_state_r[2]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fine_adj_state_r[2]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fine_adj_state_r[3]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fine_adj_state_r[3]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fine_adj_state_r[3]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fine_adj_state_r[3]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fine_adj_state_r[3]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fine_adj_state_r[3]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fine_adj_state_r[3]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fine_adj_state_r[3]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fine_adj_state_r[3]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fine_adj_state_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fine_adj_state_r_reg[0]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_sequential_fine_adj_state_r_reg[3]_i_1\ : STD_LOGIC;
  signal n_0_ck_po_stg2_f_en_i_1 : STD_LOGIC;
  signal n_0_ck_po_stg2_f_indec_i_1 : STD_LOGIC;
  signal \n_0_dec_cnt[0]_i_3\ : STD_LOGIC;
  signal \n_0_dec_cnt[0]_i_4\ : STD_LOGIC;
  signal \n_0_dec_cnt[0]_i_5\ : STD_LOGIC;
  signal \n_0_dec_cnt[0]_i_6\ : STD_LOGIC;
  signal \n_0_dec_cnt[0]_i_7\ : STD_LOGIC;
  signal \n_0_dec_cnt[0]_i_8\ : STD_LOGIC;
  signal \n_0_dec_cnt[1]_i_2\ : STD_LOGIC;
  signal \n_0_dec_cnt[1]_i_3\ : STD_LOGIC;
  signal \n_0_dec_cnt[1]_i_4\ : STD_LOGIC;
  signal \n_0_dec_cnt[2]_i_2\ : STD_LOGIC;
  signal \n_0_dec_cnt[2]_i_3\ : STD_LOGIC;
  signal \n_0_dec_cnt[2]_i_4\ : STD_LOGIC;
  signal \n_0_dec_cnt[3]_i_2\ : STD_LOGIC;
  signal \n_0_dec_cnt[3]_i_3\ : STD_LOGIC;
  signal \n_0_dec_cnt[3]_i_4\ : STD_LOGIC;
  signal \n_0_dec_cnt[4]_i_2\ : STD_LOGIC;
  signal \n_0_dec_cnt[4]_i_4\ : STD_LOGIC;
  signal \n_0_dec_cnt[4]_i_5\ : STD_LOGIC;
  signal \n_0_dec_cnt[4]_i_7\ : STD_LOGIC;
  signal \n_0_dec_cnt[4]_i_8\ : STD_LOGIC;
  signal \n_0_dec_cnt[5]_i_1\ : STD_LOGIC;
  signal \n_0_dec_cnt[5]_i_12\ : STD_LOGIC;
  signal \n_0_dec_cnt[5]_i_13\ : STD_LOGIC;
  signal \n_0_dec_cnt[5]_i_3\ : STD_LOGIC;
  signal \n_0_dec_cnt[5]_i_4\ : STD_LOGIC;
  signal \n_0_dec_cnt[5]_i_5\ : STD_LOGIC;
  signal \n_0_dec_cnt[5]_i_6\ : STD_LOGIC;
  signal \n_0_dec_cnt[5]_i_7\ : STD_LOGIC;
  signal \n_0_dec_cnt[5]_i_8\ : STD_LOGIC;
  signal \n_0_dec_cnt[5]_i_9\ : STD_LOGIC;
  signal \n_0_dec_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_dec_cnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_dec_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_dec_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_dec_cnt_reg[3]\ : STD_LOGIC;
  signal \n_0_dec_cnt_reg[4]\ : STD_LOGIC;
  signal \n_0_dec_cnt_reg[5]\ : STD_LOGIC;
  signal \n_0_detect_rd_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_detect_rd_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_detect_rd_cnt[3]_i_1\ : STD_LOGIC;
  signal n_0_dqs_found_done_r_i_2 : STD_LOGIC;
  signal n_0_dqs_found_done_r_i_3 : STD_LOGIC;
  signal n_0_dqs_found_prech_req_i_1 : STD_LOGIC;
  signal n_0_dqs_found_prech_req_i_2 : STD_LOGIC;
  signal n_0_dqs_found_prech_req_i_3 : STD_LOGIC;
  signal n_0_dqs_found_prech_req_i_5 : STD_LOGIC;
  signal n_0_dqs_found_prech_req_i_7 : STD_LOGIC;
  signal n_0_final_dec_done_i_1 : STD_LOGIC;
  signal n_0_final_dec_done_reg : STD_LOGIC;
  signal n_0_fine_adjust_done_r_i_1 : STD_LOGIC;
  signal n_0_fine_adjust_i_1 : STD_LOGIC;
  signal n_0_fine_adjust_reg : STD_LOGIC;
  signal n_0_first_fail_detect_i_1 : STD_LOGIC;
  signal n_0_first_fail_detect_reg : STD_LOGIC;
  signal \n_0_first_fail_taps[0]_i_1\ : STD_LOGIC;
  signal \n_0_first_fail_taps[1]_i_1\ : STD_LOGIC;
  signal \n_0_first_fail_taps[2]_i_1\ : STD_LOGIC;
  signal \n_0_first_fail_taps[3]_i_1\ : STD_LOGIC;
  signal \n_0_first_fail_taps[4]_i_1\ : STD_LOGIC;
  signal \n_0_first_fail_taps[5]_i_2\ : STD_LOGIC;
  signal \n_0_first_fail_taps[5]_i_3\ : STD_LOGIC;
  signal \n_0_first_fail_taps[5]_i_4\ : STD_LOGIC;
  signal \n_0_first_fail_taps[5]_i_6\ : STD_LOGIC;
  signal \n_0_first_fail_taps[5]_i_7\ : STD_LOGIC;
  signal \n_0_first_fail_taps[5]_i_8\ : STD_LOGIC;
  signal \n_0_first_fail_taps_reg[0]\ : STD_LOGIC;
  signal \n_0_first_fail_taps_reg[1]\ : STD_LOGIC;
  signal \n_0_first_fail_taps_reg[2]\ : STD_LOGIC;
  signal \n_0_first_fail_taps_reg[3]\ : STD_LOGIC;
  signal \n_0_first_fail_taps_reg[4]\ : STD_LOGIC;
  signal \n_0_first_fail_taps_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_byte_sel_div2.byte_sel_cnt[1]_i_6\ : STD_LOGIC;
  signal \n_0_inc_cnt[5]_i_1\ : STD_LOGIC;
  signal \n_0_inc_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_inc_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_inc_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_inc_cnt_reg[3]\ : STD_LOGIC;
  signal \n_0_inc_cnt_reg[4]\ : STD_LOGIC;
  signal \n_0_inc_cnt_reg[5]\ : STD_LOGIC;
  signal \n_0_init_dec_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_init_dec_cnt[5]_i_1\ : STD_LOGIC;
  signal n_0_init_dec_done_i_1 : STD_LOGIC;
  signal n_0_init_dec_done_i_2 : STD_LOGIC;
  signal n_0_init_dec_done_reg : STD_LOGIC;
  signal n_0_init_dqsfound_done_r1_reg : STD_LOGIC;
  signal n_0_init_dqsfound_done_r2_reg : STD_LOGIC;
  signal n_0_init_dqsfound_done_r4_reg_srl2 : STD_LOGIC;
  signal n_0_init_dqsfound_done_r_i_1 : STD_LOGIC;
  signal \n_0_pi_dqs_found_all_bank[0]_i_1\ : STD_LOGIC;
  signal \n_0_pi_dqs_found_any_bank[0]_i_1\ : STD_LOGIC;
  signal \n_0_pi_rst_stg1_cal[0]_i_1\ : STD_LOGIC;
  signal \n_0_pi_rst_stg1_cal_r1_reg[0]\ : STD_LOGIC;
  signal \n_0_pi_rst_stg1_cal_r[0]_i_1\ : STD_LOGIC;
  signal n_0_rank_done_r_i_1 : STD_LOGIC;
  signal \n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1\ : STD_LOGIC;
  signal \n_0_rd_byte_data_offset[0][5]_i_1\ : STD_LOGIC;
  signal \n_0_rd_byte_data_offset[0][5]_i_2\ : STD_LOGIC;
  signal \n_0_rd_byte_data_offset[0][5]_i_4\ : STD_LOGIC;
  signal \n_0_rnk_cnt_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_rnk_cnt_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_rnk_cnt_r_reg[0]\ : STD_LOGIC;
  signal \n_0_rnk_cnt_r_reg[1]\ : STD_LOGIC;
  signal n_0_rst_dqs_find_i_1 : STD_LOGIC;
  signal n_0_rst_dqs_find_i_3 : STD_LOGIC;
  signal n_0_rst_dqs_find_i_4 : STD_LOGIC;
  signal n_0_rst_dqs_find_i_5 : STD_LOGIC;
  signal n_0_rst_dqs_find_i_6 : STD_LOGIC;
  signal n_0_rst_dqs_find_i_7 : STD_LOGIC;
  signal n_0_rst_dqs_find_i_8 : STD_LOGIC;
  signal n_0_rst_dqs_find_reg : STD_LOGIC;
  signal \n_0_stable_pass_cnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_stable_pass_cnt[3]_i_1\ : STD_LOGIC;
  signal \n_0_stable_pass_cnt[4]_i_1\ : STD_LOGIC;
  signal \n_0_stable_pass_cnt[5]_i_1\ : STD_LOGIC;
  signal \n_0_stable_pass_cnt[5]_i_2\ : STD_LOGIC;
  signal \n_0_stable_pass_cnt[5]_i_3\ : STD_LOGIC;
  signal \n_1_dec_cnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_dec_cnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_dec_cnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_dec_cnt_reg[4]_i_3\ : STD_LOGIC;
  signal \n_4_dec_cnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_5_dec_cnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_6_dec_cnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_6_dec_cnt_reg[4]_i_3\ : STD_LOGIC;
  signal \n_7_dec_cnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_7_dec_cnt_reg[4]_i_3\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in24_out : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_1_in25_in\ : STD_LOGIC;
  signal pi_dqs_found_all_bank_r : STD_LOGIC;
  signal pi_dqs_found_any_bank : STD_LOGIC;
  signal pi_dqs_found_any_bank_r : STD_LOGIC;
  signal pi_dqs_found_lanes_r1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pi_dqs_found_lanes_r2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pi_dqs_found_lanes_r3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^pi_dqs_found_rank_done\ : STD_LOGIC;
  signal pi_rst_stg1_cal_r0 : STD_LOGIC;
  signal pi_rst_stg1_cal_r10 : STD_LOGIC;
  signal po_stg2_fincdec : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rank_done_r1 : STD_LOGIC;
  signal \rd_byte_data_offset_reg[0]_34\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_data_offset_ranks_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rst_dqs_find : STD_LOGIC;
  signal rst_dqs_find_r1 : STD_LOGIC;
  signal rst_dqs_find_r2 : STD_LOGIC;
  signal rst_stg1_cal : STD_LOGIC;
  signal \stable_pass_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_dec_cnt_reg[4]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_dec_cnt_reg[4]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fine_adj_state_r[1]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \FSM_sequential_fine_adj_state_r[2]_i_6\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \FSM_sequential_fine_adj_state_r[3]_i_10\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \FSM_sequential_fine_adj_state_r[3]_i_6\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \FSM_sequential_fine_adj_state_r[3]_i_9\ : label is "soft_lutpair29";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_fine_adj_state_r_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_fine_adj_state_r_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_fine_adj_state_r_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_fine_adj_state_r_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \calib_data_offset_0[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \dec_cnt[4]_i_4\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \dec_cnt[4]_i_5\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \dec_cnt[4]_i_6\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \dec_cnt[5]_i_12\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \dec_cnt[5]_i_13\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \dec_cnt[5]_i_7\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \dec_cnt[5]_i_9\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \detect_rd_cnt[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \detect_rd_cnt[2]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \detect_rd_cnt[3]_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \first_fail_taps[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \first_fail_taps[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \first_fail_taps[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \first_fail_taps[3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \first_fail_taps[4]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \first_fail_taps[5]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \first_fail_taps[5]_i_6\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \first_fail_taps[5]_i_8\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of ififo_rst_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ififo_rst_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \inc_cnt[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \inc_cnt[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \inc_cnt[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \inc_cnt[4]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \init_dec_cnt[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \init_dec_cnt[2]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \init_dec_cnt[3]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \init_dec_cnt[4]_i_1\ : label is "soft_lutpair30";
  attribute srl_name : string;
  attribute srl_name of init_dqsfound_done_r4_reg_srl2 : label is "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r4_reg_srl2 ";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_5\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_5__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of phaser_out_i_2 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \phaser_out_i_2__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of phaser_out_i_3 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \phaser_out_i_3__1\ : label is "soft_lutpair35";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \pi_dqs_found_lanes_r1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \pi_dqs_found_lanes_r1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \pi_dqs_found_lanes_r1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \pi_dqs_found_lanes_r1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \pi_dqs_found_lanes_r2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \pi_dqs_found_lanes_r2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \pi_dqs_found_lanes_r2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \pi_dqs_found_lanes_r2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \pi_dqs_found_lanes_r3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r3_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \pi_dqs_found_lanes_r3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r3_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \pi_dqs_found_lanes_r3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r3_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \pi_dqs_found_lanes_r3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r3_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \rd_byte_data_offset[0][1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rd_byte_data_offset[0][3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \rd_byte_data_offset[0][4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \rd_byte_data_offset[0][5]_i_5\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \rnk_cnt_r[0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \rnk_cnt_r[1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of rst_dqs_find_i_8 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \stable_pass_cnt[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \stable_pass_cnt[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \stable_pass_cnt[2]_i_1\ : label is "soft_lutpair23";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  dqs_found_prech_req <= \^dqs_found_prech_req\;
  fine_adjust_done <= \^fine_adjust_done\;
  \out\(0) <= fine_adj_state_r(1);
  p_1_in25_in <= \^p_1_in25_in\;
  pi_dqs_found_rank_done <= \^pi_dqs_found_rank_done\;
\FSM_sequential_fine_adj_state_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF00000FF44FF"
    )
    port map (
      I0 => \n_0_dec_cnt[5]_i_4\,
      I1 => n_0_final_dec_done_reg,
      I2 => \^p_1_in25_in\,
      I3 => fine_adj_state_r(0),
      I4 => fine_adj_state_r(2),
      I5 => fine_adj_state_r(1),
      O => \n_0_FSM_sequential_fine_adj_state_r[0]_i_2\
    );
\FSM_sequential_fine_adj_state_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFBBCCCCCF88CCCC"
    )
    port map (
      I0 => \n_0_FSM_sequential_fine_adj_state_r_reg[0]_i_4\,
      I1 => fine_adj_state_r(0),
      I2 => fine_adj_state_r1,
      I3 => fine_adj_state_r(2),
      I4 => fine_adj_state_r(1),
      I5 => fine_adj_state_r151_out,
      O => \n_0_FSM_sequential_fine_adj_state_r[0]_i_3\
    );
\FSM_sequential_fine_adj_state_r[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[5]\,
      I1 => \n_0_inc_cnt_reg[3]\,
      I2 => \n_0_inc_cnt_reg[0]\,
      I3 => \n_0_inc_cnt_reg[1]\,
      I4 => \n_0_inc_cnt_reg[2]\,
      I5 => \n_0_inc_cnt_reg[4]\,
      O => \n_0_FSM_sequential_fine_adj_state_r[0]_i_5\
    );
\FSM_sequential_fine_adj_state_r[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"808AAAAF"
    )
    port map (
      I0 => \n_0_first_fail_taps[5]_i_4\,
      I1 => \n_0_first_fail_taps[5]_i_7\,
      I2 => n_0_first_fail_detect_reg,
      I3 => \n_0_inc_cnt_reg[5]\,
      I4 => \n_0_first_fail_taps[5]_i_8\,
      O => \n_0_FSM_sequential_fine_adj_state_r[0]_i_6\
    );
\FSM_sequential_fine_adj_state_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF55AA44AAAFAA"
    )
    port map (
      I0 => fine_adj_state_r(3),
      I1 => \^p_1_in25_in\,
      I2 => \n_0_FSM_sequential_fine_adj_state_r[1]_i_2\,
      I3 => fine_adj_state_r(0),
      I4 => fine_adj_state_r(1),
      I5 => fine_adj_state_r(2),
      O => \n_0_FSM_sequential_fine_adj_state_r[1]_i_1\
    );
\FSM_sequential_fine_adj_state_r[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_dec_cnt[5]_i_4\,
      I1 => n_0_final_dec_done_reg,
      O => \n_0_FSM_sequential_fine_adj_state_r[1]_i_2\
    );
\FSM_sequential_fine_adj_state_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3088FFFF30880000"
    )
    port map (
      I0 => \n_0_FSM_sequential_fine_adj_state_r[2]_i_2\,
      I1 => fine_adj_state_r(0),
      I2 => \n_0_FSM_sequential_fine_adj_state_r[2]_i_3\,
      I3 => fine_adj_state_r(2),
      I4 => fine_adj_state_r(3),
      I5 => \n_0_FSM_sequential_fine_adj_state_r[2]_i_4\,
      O => \n_0_FSM_sequential_fine_adj_state_r[2]_i_1\
    );
\FSM_sequential_fine_adj_state_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E2FFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_sequential_fine_adj_state_r[3]_i_12\,
      I1 => fine_adj_state_r142_out,
      I2 => \n_0_FSM_sequential_fine_adj_state_r[2]_i_5\,
      I3 => fine_adj_state_r15_out,
      I4 => \n_0_FSM_sequential_fine_adj_state_r[2]_i_6\,
      I5 => fine_adj_state_r(1),
      O => \n_0_FSM_sequential_fine_adj_state_r[2]_i_2\
    );
\FSM_sequential_fine_adj_state_r[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => fine_adj_state_r(1),
      I1 => fine_adj_state_r1,
      O => \n_0_FSM_sequential_fine_adj_state_r[2]_i_3\
    );
\FSM_sequential_fine_adj_state_r[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0F10"
    )
    port map (
      I0 => n_0_final_dec_done_reg,
      I1 => \n_0_dec_cnt[5]_i_4\,
      I2 => fine_adj_state_r(0),
      I3 => fine_adj_state_r(1),
      I4 => fine_adj_state_r(2),
      O => \n_0_FSM_sequential_fine_adj_state_r[2]_i_4\
    );
\FSM_sequential_fine_adj_state_r[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFBBB3BBB3AA"
    )
    port map (
      I0 => fine_adj_state_r17_out,
      I1 => \n_0_first_fail_taps[5]_i_4\,
      I2 => \n_0_first_fail_taps[5]_i_7\,
      I3 => n_0_first_fail_detect_reg,
      I4 => \n_0_inc_cnt_reg[5]\,
      I5 => \n_0_first_fail_taps[5]_i_8\,
      O => \n_0_FSM_sequential_fine_adj_state_r[2]_i_5\
    );
\FSM_sequential_fine_adj_state_r[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFABFFFF"
    )
    port map (
      I0 => fine_adj_state_r17_out,
      I1 => fine_adj_state_r3,
      I2 => n_0_first_fail_detect_reg,
      I3 => fine_adj_state_r139_out,
      I4 => \n_0_FSM_sequential_fine_adj_state_r[3]_i_10\,
      O => \n_0_FSM_sequential_fine_adj_state_r[2]_i_6\
    );
\FSM_sequential_fine_adj_state_r[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => \n_0_first_fail_taps[5]_i_4\,
      I1 => \n_0_first_fail_taps[5]_i_7\,
      I2 => n_0_first_fail_detect_reg,
      O => \n_0_FSM_sequential_fine_adj_state_r[3]_i_10\
    );
\FSM_sequential_fine_adj_state_r[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFBFFFBFFFF"
    )
    port map (
      I0 => \n_0_first_fail_taps[5]_i_7\,
      I1 => \n_0_first_fail_taps[5]_i_4\,
      I2 => \n_0_first_fail_taps[5]_i_8\,
      I3 => fine_adj_state_r139_out,
      I4 => n_0_first_fail_detect_reg,
      I5 => fine_adj_state_r3,
      O => \n_0_FSM_sequential_fine_adj_state_r[3]_i_11\
    );
\FSM_sequential_fine_adj_state_r[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8401000401000400"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[0]\,
      I1 => \n_0_inc_cnt_reg[2]\,
      I2 => \n_0_inc_cnt_reg[1]\,
      I3 => \n_0_inc_cnt_reg[3]\,
      I4 => \n_0_inc_cnt_reg[4]\,
      I5 => \n_0_inc_cnt_reg[5]\,
      O => \n_0_FSM_sequential_fine_adj_state_r[3]_i_12\
    );
\FSM_sequential_fine_adj_state_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3000F0A0FF00F0"
    )
    port map (
      I0 => \n_0_FSM_sequential_fine_adj_state_r[3]_i_5\,
      I1 => fine_adj_state_r1,
      I2 => fine_adj_state_r(3),
      I3 => fine_adj_state_r(0),
      I4 => fine_adj_state_r(1),
      I5 => fine_adj_state_r(2),
      O => \n_0_FSM_sequential_fine_adj_state_r[3]_i_2\
    );
\FSM_sequential_fine_adj_state_r[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBF8"
    )
    port map (
      I0 => \n_0_FSM_sequential_fine_adj_state_r[3]_i_7\,
      I1 => fine_adj_state_r(0),
      I2 => fine_adj_state_r(2),
      I3 => fine_adj_state_r(1),
      I4 => init_dqsfound_done_r5,
      O => \n_0_FSM_sequential_fine_adj_state_r[3]_i_3\
    );
\FSM_sequential_fine_adj_state_r[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDADFFFF"
    )
    port map (
      I0 => fine_adj_state_r(1),
      I1 => detect_pi_found_dqs,
      I2 => fine_adj_state_r(2),
      I3 => prech_done,
      I4 => fine_adj_state_r(0),
      O => \n_0_FSM_sequential_fine_adj_state_r[3]_i_4\
    );
\FSM_sequential_fine_adj_state_r[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAFFFFCFCA0000"
    )
    port map (
      I0 => fine_adj_state_r15_out,
      I1 => \n_0_FSM_sequential_fine_adj_state_r[3]_i_9\,
      I2 => \n_0_FSM_sequential_fine_adj_state_r[3]_i_10\,
      I3 => \n_0_FSM_sequential_fine_adj_state_r[3]_i_11\,
      I4 => fine_adj_state_r142_out,
      I5 => \n_0_FSM_sequential_fine_adj_state_r[3]_i_12\,
      O => \n_0_FSM_sequential_fine_adj_state_r[3]_i_5\
    );
\FSM_sequential_fine_adj_state_r[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_dec_cnt[5]_i_3\,
      I1 => \n_0_dec_cnt[5]_i_4\,
      O => fine_adj_state_r1
    );
\FSM_sequential_fine_adj_state_r[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => \^p_1_in25_in\,
      I1 => fine_adj_state_r(1),
      I2 => rst_dqs_find_r2,
      I3 => pi_dqs_found_any_bank,
      O => \n_0_FSM_sequential_fine_adj_state_r[3]_i_7\
    );
\FSM_sequential_fine_adj_state_r[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000200020000"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[5]\,
      I1 => \n_0_inc_cnt_reg[3]\,
      I2 => \n_0_inc_cnt_reg[0]\,
      I3 => \n_0_inc_cnt_reg[1]\,
      I4 => \n_0_inc_cnt_reg[2]\,
      I5 => \n_0_inc_cnt_reg[4]\,
      O => fine_adj_state_r15_out
    );
\FSM_sequential_fine_adj_state_r[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      I0 => fine_adj_state_r139_out,
      I1 => n_0_first_fail_detect_reg,
      I2 => fine_adj_state_r3,
      I3 => fine_adj_state_r17_out,
      O => \n_0_FSM_sequential_fine_adj_state_r[3]_i_9\
    );
\FSM_sequential_fine_adj_state_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_FSM_sequential_fine_adj_state_r_reg[3]_i_1\,
      D => \n_0_FSM_sequential_fine_adj_state_r_reg[0]_i_1\,
      Q => fine_adj_state_r(0),
      R => I8(0)
    );
\FSM_sequential_fine_adj_state_r_reg[0]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_FSM_sequential_fine_adj_state_r[0]_i_2\,
      I1 => \n_0_FSM_sequential_fine_adj_state_r[0]_i_3\,
      O => \n_0_FSM_sequential_fine_adj_state_r_reg[0]_i_1\,
      S => fine_adj_state_r(3)
    );
\FSM_sequential_fine_adj_state_r_reg[0]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_FSM_sequential_fine_adj_state_r[0]_i_5\,
      I1 => \n_0_FSM_sequential_fine_adj_state_r[0]_i_6\,
      O => \n_0_FSM_sequential_fine_adj_state_r_reg[0]_i_4\,
      S => fine_adj_state_r142_out
    );
\FSM_sequential_fine_adj_state_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_FSM_sequential_fine_adj_state_r_reg[3]_i_1\,
      D => \n_0_FSM_sequential_fine_adj_state_r[1]_i_1\,
      Q => fine_adj_state_r(1),
      R => I8(0)
    );
\FSM_sequential_fine_adj_state_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_FSM_sequential_fine_adj_state_r_reg[3]_i_1\,
      D => \n_0_FSM_sequential_fine_adj_state_r[2]_i_1\,
      Q => fine_adj_state_r(2),
      R => I8(0)
    );
\FSM_sequential_fine_adj_state_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_FSM_sequential_fine_adj_state_r_reg[3]_i_1\,
      D => \n_0_FSM_sequential_fine_adj_state_r[3]_i_2\,
      Q => fine_adj_state_r(3),
      R => I8(0)
    );
\FSM_sequential_fine_adj_state_r_reg[3]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_FSM_sequential_fine_adj_state_r[3]_i_3\,
      I1 => \n_0_FSM_sequential_fine_adj_state_r[3]_i_4\,
      O => \n_0_FSM_sequential_fine_adj_state_r_reg[3]_i_1\,
      S => fine_adj_state_r(3)
    );
\calib_data_offset_0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
    port map (
      I0 => pi_dqs_found_done_r1,
      I1 => rd_data_offset_ranks_0(0),
      I2 => n_0_init_dqsfound_done_r2_reg,
      I3 => \rd_byte_data_offset_reg[0]_34\(0),
      O => O8
    );
\calib_data_offset_0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
    port map (
      I0 => pi_dqs_found_done_r1,
      I1 => rd_data_offset_ranks_0(1),
      I2 => n_0_init_dqsfound_done_r2_reg,
      I3 => \rd_byte_data_offset_reg[0]_34\(1),
      O => O7
    );
\calib_data_offset_0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
    port map (
      I0 => pi_dqs_found_done_r1,
      I1 => rd_data_offset_ranks_0(2),
      I2 => n_0_init_dqsfound_done_r2_reg,
      I3 => \rd_byte_data_offset_reg[0]_34\(2),
      O => O6
    );
\calib_data_offset_0[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
    port map (
      I0 => pi_dqs_found_done_r1,
      I1 => rd_data_offset_ranks_0(3),
      I2 => n_0_init_dqsfound_done_r2_reg,
      I3 => \rd_byte_data_offset_reg[0]_34\(3),
      O => O5
    );
\calib_data_offset_0[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
    port map (
      I0 => pi_dqs_found_done_r1,
      I1 => rd_data_offset_ranks_0(4),
      I2 => n_0_init_dqsfound_done_r2_reg,
      I3 => \rd_byte_data_offset_reg[0]_34\(4),
      O => O4
    );
\calib_data_offset_0[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
    port map (
      I0 => pi_dqs_found_done_r1,
      I1 => rd_data_offset_ranks_0(5),
      I2 => n_0_init_dqsfound_done_r2_reg,
      I3 => \rd_byte_data_offset_reg[0]_34\(5),
      O => O3
    );
ck_po_stg2_f_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7D4008"
    )
    port map (
      I0 => fine_adj_state_r(3),
      I1 => fine_adj_state_r(2),
      I2 => fine_adj_state_r(1),
      I3 => fine_adj_state_r(0),
      I4 => ck_po_stg2_f_en,
      O => n_0_ck_po_stg2_f_en_i_1
    );
ck_po_stg2_f_en_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_ck_po_stg2_f_en_i_1,
      Q => ck_po_stg2_f_en,
      R => I76
    );
ck_po_stg2_f_indec_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF754000"
    )
    port map (
      I0 => fine_adj_state_r(3),
      I1 => fine_adj_state_r(2),
      I2 => fine_adj_state_r(1),
      I3 => fine_adj_state_r(0),
      I4 => po_stg2_fincdec(0),
      O => n_0_ck_po_stg2_f_indec_i_1
    );
ck_po_stg2_f_indec_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_ck_po_stg2_f_indec_i_1,
      Q => po_stg2_fincdec(0),
      R => I76
    );
\dec_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD11D111111111"
    )
    port map (
      I0 => \n_0_dec_cnt_reg[0]\,
      I1 => fine_adj_state_r(0),
      I2 => \n_6_dec_cnt_reg[0]_i_2\,
      I3 => \n_0_dec_cnt[5]_i_8\,
      I4 => fine_adj_state_r142_out,
      I5 => \n_0_dec_cnt[0]_i_3\,
      O => dec_cnt(0)
    );
\dec_cnt[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8FFFFFFB8FF"
    )
    port map (
      I0 => \n_6_dec_cnt_reg[0]_i_2\,
      I1 => fine_adj_state_r3,
      I2 => \n_0_dec_cnt[0]_i_8\,
      I3 => fine_adj_state_r142_out,
      I4 => fine_adj_state_r139_out,
      I5 => \n_0_inc_cnt_reg[1]\,
      O => \n_0_dec_cnt[0]_i_3\
    );
\dec_cnt[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[3]\,
      I1 => \n_0_first_fail_taps_reg[3]\,
      O => \n_0_dec_cnt[0]_i_4\
    );
\dec_cnt[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[2]\,
      I1 => \n_0_first_fail_taps_reg[2]\,
      O => \n_0_dec_cnt[0]_i_5\
    );
\dec_cnt[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[1]\,
      I1 => \n_0_first_fail_taps_reg[1]\,
      O => \n_0_dec_cnt[0]_i_6\
    );
\dec_cnt[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[0]\,
      I1 => \n_0_first_fail_taps_reg[0]\,
      O => \n_0_dec_cnt[0]_i_7\
    );
\dec_cnt[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555540000000"
    )
    port map (
      I0 => \n_0_first_fail_taps_reg[1]\,
      I1 => \stable_pass_cnt_reg__0\(2),
      I2 => \stable_pass_cnt_reg__0\(1),
      I3 => \stable_pass_cnt_reg__0\(4),
      I4 => \stable_pass_cnt_reg__0\(3),
      I5 => \stable_pass_cnt_reg__0\(5),
      O => \n_0_dec_cnt[0]_i_8\
    );
\dec_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => \n_0_dec_cnt[1]_i_2\,
      I1 => fine_adj_state_r(0),
      I2 => \n_0_dec_cnt_reg[0]\,
      I3 => \n_0_dec_cnt_reg[1]\,
      O => dec_cnt(1)
    );
\dec_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
    port map (
      I0 => \n_0_dec_cnt[1]_i_3\,
      I1 => detect_pi_found_dqs,
      I2 => \^p_1_in25_in\,
      I3 => \n_5_dec_cnt_reg[0]_i_2\,
      I4 => \n_0_dec_cnt[5]_i_8\,
      O => \n_0_dec_cnt[1]_i_2\
    );
\dec_cnt[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F6F6F606060"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[1]\,
      I1 => \n_0_inc_cnt_reg[2]\,
      I2 => fine_adj_state_r139_out,
      I3 => \n_5_dec_cnt_reg[0]_i_2\,
      I4 => fine_adj_state_r3,
      I5 => \n_0_dec_cnt[1]_i_4\,
      O => \n_0_dec_cnt[1]_i_3\
    );
\dec_cnt[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555540000000"
    )
    port map (
      I0 => \n_0_first_fail_taps_reg[2]\,
      I1 => \stable_pass_cnt_reg__0\(2),
      I2 => \stable_pass_cnt_reg__0\(1),
      I3 => \stable_pass_cnt_reg__0\(4),
      I4 => \stable_pass_cnt_reg__0\(3),
      I5 => \stable_pass_cnt_reg__0\(5),
      O => \n_0_dec_cnt[1]_i_4\
    );
\dec_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
    port map (
      I0 => \n_0_dec_cnt[2]_i_2\,
      I1 => fine_adj_state_r(0),
      I2 => \n_0_dec_cnt_reg[0]\,
      I3 => \n_0_dec_cnt_reg[1]\,
      I4 => \n_0_dec_cnt_reg[2]\,
      O => dec_cnt(2)
    );
\dec_cnt[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
    port map (
      I0 => \n_0_dec_cnt[2]_i_3\,
      I1 => detect_pi_found_dqs,
      I2 => \^p_1_in25_in\,
      I3 => \n_4_dec_cnt_reg[0]_i_2\,
      I4 => \n_0_dec_cnt[5]_i_8\,
      O => \n_0_dec_cnt[2]_i_2\
    );
\dec_cnt[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[3]\,
      I1 => \n_0_inc_cnt_reg[1]\,
      I2 => \n_0_inc_cnt_reg[2]\,
      I3 => fine_adj_state_r139_out,
      I4 => \n_0_dec_cnt[2]_i_4\,
      O => \n_0_dec_cnt[2]_i_3\
    );
\dec_cnt[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
    port map (
      I0 => \n_4_dec_cnt_reg[0]_i_2\,
      I1 => fine_adj_state_r3,
      I2 => \n_0_first_fail_taps_reg[3]\,
      I3 => \n_0_first_fail_taps[5]_i_4\,
      O => \n_0_dec_cnt[2]_i_4\
    );
\dec_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
    port map (
      I0 => \n_0_dec_cnt[3]_i_2\,
      I1 => fine_adj_state_r(0),
      I2 => \n_0_dec_cnt_reg[2]\,
      I3 => \n_0_dec_cnt_reg[1]\,
      I4 => \n_0_dec_cnt_reg[0]\,
      I5 => \n_0_dec_cnt_reg[3]\,
      O => dec_cnt(3)
    );
\dec_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
    port map (
      I0 => \n_0_dec_cnt[3]_i_3\,
      I1 => detect_pi_found_dqs,
      I2 => \^p_1_in25_in\,
      I3 => \n_7_dec_cnt_reg[4]_i_3\,
      I4 => \n_0_dec_cnt[5]_i_8\,
      O => \n_0_dec_cnt[3]_i_2\
    );
\dec_cnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[4]\,
      I1 => \n_0_inc_cnt_reg[3]\,
      I2 => \n_0_inc_cnt_reg[1]\,
      I3 => \n_0_inc_cnt_reg[2]\,
      I4 => fine_adj_state_r139_out,
      I5 => \n_0_dec_cnt[3]_i_4\,
      O => \n_0_dec_cnt[3]_i_3\
    );
\dec_cnt[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
    port map (
      I0 => \n_7_dec_cnt_reg[4]_i_3\,
      I1 => fine_adj_state_r3,
      I2 => \n_0_first_fail_taps_reg[4]\,
      I3 => \n_0_first_fail_taps[5]_i_4\,
      O => \n_0_dec_cnt[3]_i_4\
    );
\dec_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
    port map (
      I0 => \n_0_dec_cnt[4]_i_2\,
      I1 => fine_adj_state_r142_out,
      I2 => \n_6_dec_cnt_reg[4]_i_3\,
      I3 => \n_0_dec_cnt[5]_i_8\,
      I4 => fine_adj_state_r(0),
      I5 => \n_0_dec_cnt[4]_i_4\,
      O => dec_cnt(4)
    );
\dec_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888B8BB"
    )
    port map (
      I0 => \n_0_dec_cnt[4]_i_5\,
      I1 => fine_adj_state_r139_out,
      I2 => \n_6_dec_cnt_reg[4]_i_3\,
      I3 => fine_adj_state_r3,
      I4 => \n_0_first_fail_taps_reg[5]\,
      I5 => \n_0_first_fail_taps[5]_i_4\,
      O => \n_0_dec_cnt[4]_i_2\
    );
\dec_cnt[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
    port map (
      I0 => \n_0_dec_cnt_reg[3]\,
      I1 => \n_0_dec_cnt_reg[0]\,
      I2 => \n_0_dec_cnt_reg[1]\,
      I3 => \n_0_dec_cnt_reg[2]\,
      I4 => \n_0_dec_cnt_reg[4]\,
      O => \n_0_dec_cnt[4]_i_4\
    );
\dec_cnt[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[2]\,
      I1 => \n_0_inc_cnt_reg[1]\,
      I2 => \n_0_inc_cnt_reg[3]\,
      I3 => \n_0_inc_cnt_reg[4]\,
      I4 => \n_0_inc_cnt_reg[5]\,
      O => \n_0_dec_cnt[4]_i_5\
    );
\dec_cnt[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => \n_0_first_fail_taps[5]_i_8\,
      I1 => \n_0_inc_cnt_reg[5]\,
      I2 => \n_0_first_fail_taps[5]_i_4\,
      I3 => n_0_first_fail_detect_reg,
      O => fine_adj_state_r139_out
    );
\dec_cnt[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[5]\,
      I1 => \n_0_first_fail_taps_reg[5]\,
      O => \n_0_dec_cnt[4]_i_7\
    );
\dec_cnt[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[4]\,
      I1 => \n_0_first_fail_taps_reg[4]\,
      O => \n_0_dec_cnt[4]_i_8\
    );
\dec_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20002000000000"
    )
    port map (
      I0 => \n_0_dec_cnt[5]_i_3\,
      I1 => \n_0_dec_cnt[5]_i_4\,
      I2 => \n_0_dec_cnt[5]_i_5\,
      I3 => fine_adj_state_r(0),
      I4 => \n_0_dec_cnt[5]_i_6\,
      I5 => fine_adj_state_r(3),
      O => \n_0_dec_cnt[5]_i_1\
    );
\dec_cnt[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[5]\,
      I1 => \n_0_inc_cnt_reg[4]\,
      I2 => \n_0_inc_cnt_reg[3]\,
      I3 => \n_0_inc_cnt_reg[1]\,
      I4 => \n_0_inc_cnt_reg[2]\,
      I5 => \n_0_inc_cnt_reg[0]\,
      O => fine_adj_state_r3
    );
\dec_cnt[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000600060000"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[4]\,
      I1 => \n_0_inc_cnt_reg[2]\,
      I2 => \n_0_inc_cnt_reg[1]\,
      I3 => \n_0_inc_cnt_reg[0]\,
      I4 => \n_0_inc_cnt_reg[3]\,
      I5 => \n_0_inc_cnt_reg[5]\,
      O => fine_adj_state_r14_out
    );
\dec_cnt[5]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB003F03"
    )
    port map (
      I0 => \n_0_first_fail_taps[5]_i_7\,
      I1 => \n_0_first_fail_taps[5]_i_8\,
      I2 => \n_0_inc_cnt_reg[5]\,
      I3 => \n_0_first_fail_taps[5]_i_4\,
      I4 => n_0_first_fail_detect_reg,
      O => \n_0_dec_cnt[5]_i_12\
    );
\dec_cnt[5]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[4]\,
      I1 => \n_0_inc_cnt_reg[3]\,
      I2 => \n_0_inc_cnt_reg[1]\,
      I3 => \n_0_inc_cnt_reg[2]\,
      O => \n_0_dec_cnt[5]_i_13\
    );
\dec_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B8FF"
    )
    port map (
      I0 => \n_0_dec_cnt[5]_i_7\,
      I1 => fine_adj_state_r142_out,
      I2 => \n_0_dec_cnt[5]_i_8\,
      I3 => fine_adj_state_r(0),
      I4 => \n_0_dec_cnt[5]_i_9\,
      I5 => \n_0_dec_cnt_reg[5]\,
      O => dec_cnt(5)
    );
\dec_cnt[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_dec_cnt_reg[5]\,
      I1 => \n_0_dec_cnt_reg[3]\,
      I2 => \n_0_dec_cnt_reg[0]\,
      I3 => \n_0_dec_cnt_reg[1]\,
      I4 => \n_0_dec_cnt_reg[2]\,
      I5 => \n_0_dec_cnt_reg[4]\,
      O => \n_0_dec_cnt[5]_i_3\
    );
\dec_cnt[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \init_dec_cnt_reg__0\(5),
      I1 => \init_dec_cnt_reg__0\(3),
      I2 => \init_dec_cnt_reg__0\(0),
      I3 => \init_dec_cnt_reg__0\(1),
      I4 => \init_dec_cnt_reg__0\(2),
      I5 => \init_dec_cnt_reg__0\(4),
      O => \n_0_dec_cnt[5]_i_4\
    );
\dec_cnt[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => fine_adj_state_r(2),
      I1 => fine_adj_state_r(1),
      O => \n_0_dec_cnt[5]_i_5\
    );
\dec_cnt[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100005001500"
    )
    port map (
      I0 => \n_0_first_fail_taps[5]_i_3\,
      I1 => fine_adj_state_r3,
      I2 => \^p_1_in25_in\,
      I3 => detect_pi_found_dqs,
      I4 => fine_adj_state_r14_out,
      I5 => \n_0_dec_cnt[5]_i_12\,
      O => \n_0_dec_cnt[5]_i_6\
    );
\dec_cnt[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B100"
    )
    port map (
      I0 => \n_0_first_fail_taps[5]_i_4\,
      I1 => n_0_first_fail_detect_reg,
      I2 => \n_0_inc_cnt_reg[0]\,
      I3 => \n_0_inc_cnt_reg[5]\,
      I4 => \n_0_dec_cnt[5]_i_13\,
      O => \n_0_dec_cnt[5]_i_7\
    );
\dec_cnt[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFFFFFF"
    )
    port map (
      I0 => \n_0_first_fail_taps_reg[1]\,
      I1 => \n_0_first_fail_taps_reg[2]\,
      I2 => \n_0_first_fail_taps_reg[3]\,
      I3 => \n_0_first_fail_taps_reg[4]\,
      I4 => \n_0_first_fail_taps_reg[5]\,
      I5 => n_0_first_fail_detect_reg,
      O => \n_0_dec_cnt[5]_i_8\
    );
\dec_cnt[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_dec_cnt_reg[4]\,
      I1 => \n_0_dec_cnt_reg[2]\,
      I2 => \n_0_dec_cnt_reg[1]\,
      I3 => \n_0_dec_cnt_reg[0]\,
      I4 => \n_0_dec_cnt_reg[3]\,
      O => \n_0_dec_cnt[5]_i_9\
    );
\dec_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_dec_cnt[5]_i_1\,
      D => dec_cnt(0),
      Q => \n_0_dec_cnt_reg[0]\,
      R => I76
    );
\dec_cnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_dec_cnt_reg[0]_i_2\,
      CO(2) => \n_1_dec_cnt_reg[0]_i_2\,
      CO(1) => \n_2_dec_cnt_reg[0]_i_2\,
      CO(0) => \n_3_dec_cnt_reg[0]_i_2\,
      CYINIT => '1',
      DI(3) => \n_0_inc_cnt_reg[3]\,
      DI(2) => \n_0_inc_cnt_reg[2]\,
      DI(1) => \n_0_inc_cnt_reg[1]\,
      DI(0) => \n_0_inc_cnt_reg[0]\,
      O(3) => \n_4_dec_cnt_reg[0]_i_2\,
      O(2) => \n_5_dec_cnt_reg[0]_i_2\,
      O(1) => \n_6_dec_cnt_reg[0]_i_2\,
      O(0) => \n_7_dec_cnt_reg[0]_i_2\,
      S(3) => \n_0_dec_cnt[0]_i_4\,
      S(2) => \n_0_dec_cnt[0]_i_5\,
      S(1) => \n_0_dec_cnt[0]_i_6\,
      S(0) => \n_0_dec_cnt[0]_i_7\
    );
\dec_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_dec_cnt[5]_i_1\,
      D => dec_cnt(1),
      Q => \n_0_dec_cnt_reg[1]\,
      R => I76
    );
\dec_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_dec_cnt[5]_i_1\,
      D => dec_cnt(2),
      Q => \n_0_dec_cnt_reg[2]\,
      R => I76
    );
\dec_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_dec_cnt[5]_i_1\,
      D => dec_cnt(3),
      Q => \n_0_dec_cnt_reg[3]\,
      R => I76
    );
\dec_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_dec_cnt[5]_i_1\,
      D => dec_cnt(4),
      Q => \n_0_dec_cnt_reg[4]\,
      R => I76
    );
\dec_cnt_reg[4]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_dec_cnt_reg[0]_i_2\,
      CO(3 downto 1) => \NLW_dec_cnt_reg[4]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_dec_cnt_reg[4]_i_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => \n_0_inc_cnt_reg[4]\,
      O(3 downto 2) => \NLW_dec_cnt_reg[4]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \n_6_dec_cnt_reg[4]_i_3\,
      O(0) => \n_7_dec_cnt_reg[4]_i_3\,
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_dec_cnt[4]_i_7\,
      S(0) => \n_0_dec_cnt[4]_i_8\
    );
\dec_cnt_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_dec_cnt[5]_i_1\,
      D => dec_cnt(5),
      Q => \n_0_dec_cnt_reg[5]\,
      R => I76
    );
\detect_rd_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \detect_rd_cnt_reg__0\(0),
      O => \n_0_detect_rd_cnt[0]_i_1\
    );
\detect_rd_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \detect_rd_cnt_reg__0\(1),
      I1 => \detect_rd_cnt_reg__0\(0),
      O => \n_0_detect_rd_cnt[1]_i_1\
    );
\detect_rd_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \detect_rd_cnt_reg__0\(2),
      I1 => \detect_rd_cnt_reg__0\(0),
      I2 => \detect_rd_cnt_reg__0\(1),
      O => \detect_rd_cnt0__0\(2)
    );
\detect_rd_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
    port map (
      I0 => I77,
      I1 => \detect_rd_cnt_reg__0\(2),
      I2 => \detect_rd_cnt_reg__0\(3),
      I3 => \detect_rd_cnt_reg__0\(1),
      I4 => \detect_rd_cnt_reg__0\(0),
      O => \n_0_detect_rd_cnt[3]_i_1\
    );
\detect_rd_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
    port map (
      I0 => detect_pi_found_dqs,
      I1 => \detect_rd_cnt_reg__0\(2),
      I2 => \detect_rd_cnt_reg__0\(3),
      I3 => \detect_rd_cnt_reg__0\(1),
      I4 => \detect_rd_cnt_reg__0\(0),
      O => detect_rd_cnt0
    );
\detect_rd_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \detect_rd_cnt_reg__0\(3),
      I1 => \detect_rd_cnt_reg__0\(2),
      I2 => \detect_rd_cnt_reg__0\(1),
      I3 => \detect_rd_cnt_reg__0\(0),
      O => \detect_rd_cnt0__0\(3)
    );
\detect_rd_cnt_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => detect_rd_cnt0,
      D => \n_0_detect_rd_cnt[0]_i_1\,
      Q => \detect_rd_cnt_reg__0\(0),
      S => \n_0_detect_rd_cnt[3]_i_1\
    );
\detect_rd_cnt_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => detect_rd_cnt0,
      D => \n_0_detect_rd_cnt[1]_i_1\,
      Q => \detect_rd_cnt_reg__0\(1),
      S => \n_0_detect_rd_cnt[3]_i_1\
    );
\detect_rd_cnt_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => detect_rd_cnt0,
      D => \detect_rd_cnt0__0\(2),
      Q => \detect_rd_cnt_reg__0\(2),
      S => \n_0_detect_rd_cnt[3]_i_1\
    );
\detect_rd_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => detect_rd_cnt0,
      D => \detect_rd_cnt0__0\(3),
      Q => \detect_rd_cnt_reg__0\(3),
      R => \n_0_detect_rd_cnt[3]_i_1\
    );
dqs_found_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D3C000000000000"
    )
    port map (
      I0 => fine_adj_state_r(3),
      I1 => fine_adj_state_r(0),
      I2 => fine_adj_state_r(2),
      I3 => fine_adj_state_r(1),
      I4 => n_0_dqs_found_done_r_i_2,
      I5 => n_0_dqs_found_done_r_i_3,
      O => dqs_found_done_r0
    );
dqs_found_done_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_rnk_cnt_r_reg[1]\,
      I1 => \n_0_rnk_cnt_r_reg[0]\,
      O => n_0_dqs_found_done_r_i_2
    );
dqs_found_done_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000800000"
    )
    port map (
      I0 => fine_adj_state_r(0),
      I1 => n_0_init_dqsfound_done_r1_reg,
      I2 => \^p_1_in25_in\,
      I3 => fine_adj_state_r(2),
      I4 => fine_adj_state_r(1),
      I5 => fine_adj_state_r(3),
      O => n_0_dqs_found_done_r_i_3
    );
dqs_found_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => dqs_found_done_r0,
      Q => \^o2\,
      R => I76
    );
dqs_found_prech_req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFB0000A808"
    )
    port map (
      I0 => n_0_dqs_found_prech_req_i_2,
      I1 => n_0_dqs_found_prech_req_i_3,
      I2 => fine_adj_state_r(2),
      I3 => I6,
      I4 => n_0_dqs_found_prech_req_i_5,
      I5 => \^dqs_found_prech_req\,
      O => n_0_dqs_found_prech_req_i_1
    );
dqs_found_prech_req_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ECEEEAEE"
    )
    port map (
      I0 => fine_adj_state_r15_out,
      I1 => fine_adj_state_r17_out,
      I2 => \^p_1_in25_in\,
      I3 => detect_pi_found_dqs,
      I4 => \n_0_FSM_sequential_fine_adj_state_r[3]_i_10\,
      I5 => fine_adj_state_r(2),
      O => n_0_dqs_found_prech_req_i_2
    );
dqs_found_prech_req_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A080A00000800000"
    )
    port map (
      I0 => fine_adj_state_r(1),
      I1 => \n_0_dec_cnt[5]_i_12\,
      I2 => detect_pi_found_dqs,
      I3 => \^p_1_in25_in\,
      I4 => n_0_dqs_found_prech_req_i_7,
      I5 => fine_adj_state_r14_out,
      O => n_0_dqs_found_prech_req_i_3
    );
dqs_found_prech_req_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => fine_adj_state_r(0),
      I1 => fine_adj_state_r(3),
      O => n_0_dqs_found_prech_req_i_5
    );
dqs_found_prech_req_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001100000"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[1]\,
      I1 => \n_0_inc_cnt_reg[0]\,
      I2 => \n_0_inc_cnt_reg[2]\,
      I3 => \n_0_inc_cnt_reg[4]\,
      I4 => \n_0_inc_cnt_reg[3]\,
      I5 => \n_0_inc_cnt_reg[5]\,
      O => fine_adj_state_r17_out
    );
dqs_found_prech_req_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => fine_adj_state_r17_out,
      I1 => \n_0_FSM_sequential_fine_adj_state_r[3]_i_10\,
      I2 => fine_adj_state_r15_out,
      O => n_0_dqs_found_prech_req_i_7
    );
dqs_found_prech_req_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_dqs_found_prech_req_i_1,
      Q => \^dqs_found_prech_req\,
      R => I76
    );
dqs_found_start_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I1,
      Q => dqs_found_start_r,
      R => '0'
    );
final_dec_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000800"
    )
    port map (
      I0 => fine_adj_state_r(3),
      I1 => n_0_init_dec_done_reg,
      I2 => fine_adj_state_r1,
      I3 => n_0_init_dec_done_i_2,
      I4 => fine_adj_state_r(0),
      I5 => n_0_final_dec_done_reg,
      O => n_0_final_dec_done_i_1
    );
final_dec_done_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_final_dec_done_i_1,
      Q => n_0_final_dec_done_reg,
      R => I76
    );
fine_adjust_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000080"
    )
    port map (
      I0 => fine_adj_state_r(0),
      I1 => fine_adj_state_r(1),
      I2 => \^p_1_in25_in\,
      I3 => fine_adj_state_r(2),
      I4 => fine_adj_state_r(3),
      I5 => \^fine_adjust_done\,
      O => n_0_fine_adjust_done_r_i_1
    );
fine_adjust_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_fine_adjust_done_r_i_1,
      Q => \^fine_adjust_done\,
      R => I76
    );
fine_adjust_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
    port map (
      I0 => fine_adj_state_r(0),
      I1 => fine_adj_state_r(1),
      I2 => fine_adj_state_r(2),
      I3 => init_dqsfound_done_r5,
      I4 => fine_adj_state_r(3),
      I5 => n_0_fine_adjust_reg,
      O => n_0_fine_adjust_i_1
    );
fine_adjust_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_fine_adjust_i_1,
      Q => n_0_fine_adjust_reg,
      R => I76
    );
first_fail_detect_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555FFFFFFFF"
    )
    port map (
      I0 => \stable_pass_cnt_reg__0\(5),
      I1 => \stable_pass_cnt_reg__0\(3),
      I2 => \stable_pass_cnt_reg__0\(4),
      I3 => \stable_pass_cnt_reg__0\(1),
      I4 => \stable_pass_cnt_reg__0\(2),
      I5 => n_0_first_fail_detect_reg,
      O => n_0_first_fail_detect_i_1
    );
first_fail_detect_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => first_fail_detect,
      D => n_0_first_fail_detect_i_1,
      Q => n_0_first_fail_detect_reg,
      R => SS(0)
    );
\first_fail_taps[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[0]\,
      I1 => \n_0_first_fail_taps[5]_i_6\,
      I2 => \n_0_first_fail_taps[5]_i_4\,
      O => \n_0_first_fail_taps[0]_i_1\
    );
\first_fail_taps[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[1]\,
      I1 => \n_0_first_fail_taps[5]_i_6\,
      I2 => \n_0_first_fail_taps[5]_i_4\,
      O => \n_0_first_fail_taps[1]_i_1\
    );
\first_fail_taps[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[2]\,
      I1 => \n_0_first_fail_taps[5]_i_6\,
      I2 => \n_0_first_fail_taps[5]_i_4\,
      O => \n_0_first_fail_taps[2]_i_1\
    );
\first_fail_taps[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[3]\,
      I1 => \n_0_first_fail_taps[5]_i_6\,
      I2 => \n_0_first_fail_taps[5]_i_4\,
      O => \n_0_first_fail_taps[3]_i_1\
    );
\first_fail_taps[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[4]\,
      I1 => \n_0_first_fail_taps[5]_i_6\,
      I2 => \n_0_first_fail_taps[5]_i_4\,
      O => \n_0_first_fail_taps[4]_i_1\
    );
\first_fail_taps[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020002000000000"
    )
    port map (
      I0 => fine_adj_state_r(3),
      I1 => \n_0_first_fail_taps[5]_i_3\,
      I2 => fine_adj_state_r(0),
      I3 => n_0_first_fail_detect_reg,
      I4 => \n_0_first_fail_taps[5]_i_4\,
      I5 => fine_adj_state_r142_out,
      O => first_fail_detect
    );
\first_fail_taps[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[5]\,
      I1 => \n_0_first_fail_taps[5]_i_6\,
      I2 => \n_0_first_fail_taps[5]_i_4\,
      O => \n_0_first_fail_taps[5]_i_2\
    );
\first_fail_taps[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => fine_adj_state_r(2),
      I1 => fine_adj_state_r(1),
      O => \n_0_first_fail_taps[5]_i_3\
    );
\first_fail_taps[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
    port map (
      I0 => \stable_pass_cnt_reg__0\(5),
      I1 => \stable_pass_cnt_reg__0\(3),
      I2 => \stable_pass_cnt_reg__0\(4),
      I3 => \stable_pass_cnt_reg__0\(1),
      I4 => \stable_pass_cnt_reg__0\(2),
      O => \n_0_first_fail_taps[5]_i_4\
    );
\first_fail_taps[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
    port map (
      I0 => \n_0_first_fail_taps[5]_i_7\,
      I1 => \n_0_first_fail_taps[5]_i_4\,
      I2 => \n_0_first_fail_taps[5]_i_8\,
      I3 => \n_0_FSM_sequential_fine_adj_state_r[3]_i_10\,
      O => \n_0_first_fail_taps[5]_i_6\
    );
\first_fail_taps[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[3]\,
      I1 => \n_0_inc_cnt_reg[4]\,
      I2 => \n_0_inc_cnt_reg[2]\,
      I3 => \n_0_inc_cnt_reg[0]\,
      I4 => \n_0_inc_cnt_reg[1]\,
      I5 => \n_0_inc_cnt_reg[5]\,
      O => \n_0_first_fail_taps[5]_i_7\
    );
\first_fail_taps[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[0]\,
      I1 => \n_0_inc_cnt_reg[2]\,
      I2 => \n_0_inc_cnt_reg[1]\,
      I3 => \n_0_inc_cnt_reg[3]\,
      I4 => \n_0_inc_cnt_reg[4]\,
      O => \n_0_first_fail_taps[5]_i_8\
    );
\first_fail_taps_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => first_fail_detect,
      D => \n_0_first_fail_taps[0]_i_1\,
      Q => \n_0_first_fail_taps_reg[0]\,
      R => I76
    );
\first_fail_taps_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => first_fail_detect,
      D => \n_0_first_fail_taps[1]_i_1\,
      Q => \n_0_first_fail_taps_reg[1]\,
      R => I76
    );
\first_fail_taps_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => first_fail_detect,
      D => \n_0_first_fail_taps[2]_i_1\,
      Q => \n_0_first_fail_taps_reg[2]\,
      R => I76
    );
\first_fail_taps_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => first_fail_detect,
      D => \n_0_first_fail_taps[3]_i_1\,
      Q => \n_0_first_fail_taps_reg[3]\,
      R => I76
    );
\first_fail_taps_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => first_fail_detect,
      D => \n_0_first_fail_taps[4]_i_1\,
      Q => \n_0_first_fail_taps_reg[4]\,
      R => I76
    );
\first_fail_taps_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => first_fail_detect,
      D => \n_0_first_fail_taps[5]_i_2\,
      Q => \n_0_first_fail_taps_reg[5]\,
      R => I76
    );
\gen_byte_sel_div2.byte_sel_cnt[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => pi_calib_done,
      I1 => pi_fine_dly_dec_done,
      I2 => \n_0_gen_byte_sel_div2.byte_sel_cnt[1]_i_6\,
      I3 => \^o2\,
      I4 => I5,
      I5 => dqs_po_dec_done,
      O => O50
    );
\gen_byte_sel_div2.byte_sel_cnt[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^fine_adjust_done\,
      I1 => \^o1\,
      O => \n_0_gen_byte_sel_div2.byte_sel_cnt[1]_i_6\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '1',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '1',
      O => n_0_1
    );
ififo_rst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00B0"
    )
    port map (
      I0 => I3,
      I1 => I4,
      I2 => rst_stg1_cal,
      I3 => calib_zero_inputs,
      I4 => phy_if_reset,
      O => ififo_rst0
    );
\ififo_rst_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00E0"
    )
    port map (
      I0 => I3,
      I1 => I4,
      I2 => rst_stg1_cal,
      I3 => calib_zero_inputs,
      I4 => phy_if_reset,
      O => ififo_rst0_1
    );
\inc_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[0]\,
      O => \p_0_in__0\(0)
    );
\inc_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[1]\,
      I1 => \n_0_inc_cnt_reg[0]\,
      O => \p_0_in__0\(1)
    );
\inc_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[2]\,
      I1 => \n_0_inc_cnt_reg[0]\,
      I2 => \n_0_inc_cnt_reg[1]\,
      O => \p_0_in__0\(2)
    );
\inc_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[3]\,
      I1 => \n_0_inc_cnt_reg[2]\,
      I2 => \n_0_inc_cnt_reg[1]\,
      I3 => \n_0_inc_cnt_reg[0]\,
      O => \p_0_in__0\(3)
    );
\inc_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[4]\,
      I1 => \n_0_inc_cnt_reg[2]\,
      I2 => \n_0_inc_cnt_reg[1]\,
      I3 => \n_0_inc_cnt_reg[3]\,
      I4 => \n_0_inc_cnt_reg[0]\,
      O => \p_0_in__0\(4)
    );
\inc_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => fine_adj_state_r(0),
      I1 => fine_adj_state_r(1),
      I2 => fine_adj_state_r(2),
      I3 => fine_adj_state_r(3),
      O => \n_0_inc_cnt[5]_i_1\
    );
\inc_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_inc_cnt_reg[5]\,
      I1 => \n_0_inc_cnt_reg[4]\,
      I2 => \n_0_inc_cnt_reg[3]\,
      I3 => \n_0_inc_cnt_reg[1]\,
      I4 => \n_0_inc_cnt_reg[2]\,
      I5 => \n_0_inc_cnt_reg[0]\,
      O => \p_0_in__0\(5)
    );
\inc_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_inc_cnt[5]_i_1\,
      D => \p_0_in__0\(0),
      Q => \n_0_inc_cnt_reg[0]\,
      R => SS(0)
    );
\inc_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_inc_cnt[5]_i_1\,
      D => \p_0_in__0\(1),
      Q => \n_0_inc_cnt_reg[1]\,
      R => SS(0)
    );
\inc_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_inc_cnt[5]_i_1\,
      D => \p_0_in__0\(2),
      Q => \n_0_inc_cnt_reg[2]\,
      R => SS(0)
    );
\inc_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_inc_cnt[5]_i_1\,
      D => \p_0_in__0\(3),
      Q => \n_0_inc_cnt_reg[3]\,
      R => SS(0)
    );
\inc_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_inc_cnt[5]_i_1\,
      D => \p_0_in__0\(4),
      Q => \n_0_inc_cnt_reg[4]\,
      R => SS(0)
    );
\inc_cnt_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_inc_cnt[5]_i_1\,
      D => \p_0_in__0\(5),
      Q => \n_0_inc_cnt_reg[5]\,
      R => SS(0)
    );
\init_dec_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \init_dec_cnt_reg__0\(0),
      O => init_dec_cnt0(0)
    );
\init_dec_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \init_dec_cnt_reg__0\(0),
      I1 => \init_dec_cnt_reg__0\(1),
      O => \n_0_init_dec_cnt[1]_i_1\
    );
\init_dec_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
    port map (
      I0 => \init_dec_cnt_reg__0\(0),
      I1 => \init_dec_cnt_reg__0\(1),
      I2 => \init_dec_cnt_reg__0\(2),
      O => init_dec_cnt0(2)
    );
\init_dec_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
    port map (
      I0 => \init_dec_cnt_reg__0\(2),
      I1 => \init_dec_cnt_reg__0\(1),
      I2 => \init_dec_cnt_reg__0\(0),
      I3 => \init_dec_cnt_reg__0\(3),
      O => init_dec_cnt0(3)
    );
\init_dec_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
    port map (
      I0 => \init_dec_cnt_reg__0\(3),
      I1 => \init_dec_cnt_reg__0\(0),
      I2 => \init_dec_cnt_reg__0\(1),
      I3 => \init_dec_cnt_reg__0\(2),
      I4 => \init_dec_cnt_reg__0\(4),
      O => init_dec_cnt0(4)
    );
\init_dec_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => fine_adj_state_r(0),
      I1 => fine_adj_state_r(1),
      I2 => \n_0_dec_cnt[5]_i_4\,
      I3 => fine_adj_state_r(2),
      I4 => fine_adj_state_r(3),
      O => \n_0_init_dec_cnt[5]_i_1\
    );
\init_dec_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
    port map (
      I0 => \init_dec_cnt_reg__0\(4),
      I1 => \init_dec_cnt_reg__0\(2),
      I2 => \init_dec_cnt_reg__0\(1),
      I3 => \init_dec_cnt_reg__0\(0),
      I4 => \init_dec_cnt_reg__0\(3),
      I5 => \init_dec_cnt_reg__0\(5),
      O => init_dec_cnt0(5)
    );
\init_dec_cnt_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_init_dec_cnt[5]_i_1\,
      D => init_dec_cnt0(0),
      Q => \init_dec_cnt_reg__0\(0),
      S => I98
    );
\init_dec_cnt_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_init_dec_cnt[5]_i_1\,
      D => \n_0_init_dec_cnt[1]_i_1\,
      Q => \init_dec_cnt_reg__0\(1),
      S => I98
    );
\init_dec_cnt_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_init_dec_cnt[5]_i_1\,
      D => init_dec_cnt0(2),
      Q => \init_dec_cnt_reg__0\(2),
      S => I98
    );
\init_dec_cnt_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_init_dec_cnt[5]_i_1\,
      D => init_dec_cnt0(3),
      Q => \init_dec_cnt_reg__0\(3),
      S => I98
    );
\init_dec_cnt_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_init_dec_cnt[5]_i_1\,
      D => init_dec_cnt0(4),
      Q => \init_dec_cnt_reg__0\(4),
      S => I98
    );
\init_dec_cnt_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_init_dec_cnt[5]_i_1\,
      D => init_dec_cnt0(5),
      Q => \init_dec_cnt_reg__0\(5),
      R => SS(0)
    );
init_dec_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0004FFFF0000"
    )
    port map (
      I0 => fine_adj_state_r(0),
      I1 => n_0_init_dec_done_i_2,
      I2 => \n_0_dec_cnt[5]_i_3\,
      I3 => \n_0_dec_cnt[5]_i_4\,
      I4 => n_0_init_dec_done_reg,
      I5 => fine_adj_state_r(3),
      O => n_0_init_dec_done_i_1
    );
init_dec_done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => fine_adj_state_r(1),
      I1 => fine_adj_state_r(2),
      O => n_0_init_dec_done_i_2
    );
init_dec_done_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_init_dec_done_i_1,
      Q => n_0_init_dec_done_reg,
      R => I76
    );
init_dqsfound_done_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^o1\,
      Q => n_0_init_dqsfound_done_r1_reg,
      R => '0'
    );
init_dqsfound_done_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_init_dqsfound_done_r1_reg,
      Q => n_0_init_dqsfound_done_r2_reg,
      R => '0'
    );
init_dqsfound_done_r4_reg_srl2: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => n_0_init_dqsfound_done_r2_reg,
      Q => n_0_init_dqsfound_done_r4_reg_srl2
    );
init_dqsfound_done_r5_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_init_dqsfound_done_r4_reg_srl2,
      Q => init_dqsfound_done_r5,
      R => '0'
    );
init_dqsfound_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001F00000010"
    )
    port map (
      I0 => \n_0_rnk_cnt_r_reg[0]\,
      I1 => \n_0_rnk_cnt_r_reg[1]\,
      I2 => \^p_1_in25_in\,
      I3 => init_dqsfound_done_r2,
      I4 => I77,
      I5 => \^o1\,
      O => n_0_init_dqsfound_done_r_i_1
    );
init_dqsfound_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_init_dqsfound_done_r_i_1,
      Q => \^o1\,
      R => '0'
    );
\init_state_r[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \^o2\,
      I1 => I2,
      I2 => \^pi_dqs_found_rank_done\,
      O => O9
    );
\phaser_in_gen.phaser_in_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => rst_stg1_cal,
      I2 => I4,
      I3 => I3,
      O => C_pi_rst_dqs_find75_out
    );
\phaser_in_gen.phaser_in_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => rst_stg1_cal,
      I2 => I4,
      I3 => I3,
      O => A_pi_rst_dqs_find140_out
    );
phaser_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54545400"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => ck_po_stg2_f_en,
      I2 => po_en_s2_f,
      I3 => I4,
      I4 => I3,
      O => C_po_fine_enable61_out
    );
\phaser_out_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54540054"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => ck_po_stg2_f_en,
      I2 => po_en_s2_f,
      I3 => I4,
      I4 => I3,
      O => A_po_fine_enable126_out
    );
phaser_out_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => po_stg2_fincdec(0),
      I2 => I4,
      I3 => I3,
      O => C_po_fine_inc65_out
    );
\phaser_out_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00540000"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => ck_po_stg2_f_en,
      I2 => po_en_s2_f,
      I3 => calib_zero_ctrl,
      I4 => I3,
      O => D_po_fine_enable87_out
    );
\phaser_out_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => po_stg2_fincdec(0),
      I2 => I4,
      I3 => I3,
      O => A_po_fine_inc130_out
    );
phaser_out_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => po_stg2_fincdec(0),
      I2 => calib_zero_ctrl,
      I3 => I3,
      O => D_po_fine_inc93_out
    );
\pi_dqs_found_all_bank[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => pi_dqs_found_lanes_r3(2),
      I1 => pi_dqs_found_lanes_r3(0),
      I2 => I1,
      I3 => \^p_1_in25_in\,
      O => \n_0_pi_dqs_found_all_bank[0]_i_1\
    );
\pi_dqs_found_all_bank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^p_1_in25_in\,
      Q => pi_dqs_found_all_bank_r,
      R => '0'
    );
\pi_dqs_found_all_bank_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_pi_dqs_found_all_bank[0]_i_1\,
      Q => \^p_1_in25_in\,
      R => I76
    );
\pi_dqs_found_any_bank[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => pi_dqs_found_lanes_r3(2),
      I1 => pi_dqs_found_lanes_r3(0),
      I2 => I1,
      I3 => pi_dqs_found_any_bank,
      O => \n_0_pi_dqs_found_any_bank[0]_i_1\
    );
\pi_dqs_found_any_bank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_any_bank,
      Q => pi_dqs_found_any_bank_r,
      R => '0'
    );
\pi_dqs_found_any_bank_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_pi_dqs_found_any_bank[0]_i_1\,
      Q => pi_dqs_found_any_bank,
      R => I76
    );
\pi_dqs_found_lanes_r1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes(0),
      Q => pi_dqs_found_lanes_r1(0),
      R => '0'
    );
\pi_dqs_found_lanes_r1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_1,
      Q => pi_dqs_found_lanes_r1(1),
      R => '0'
    );
\pi_dqs_found_lanes_r1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes(1),
      Q => pi_dqs_found_lanes_r1(2),
      R => '0'
    );
\pi_dqs_found_lanes_r1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_0,
      Q => pi_dqs_found_lanes_r1(3),
      R => '0'
    );
\pi_dqs_found_lanes_r2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r1(0),
      Q => pi_dqs_found_lanes_r2(0),
      R => '0'
    );
\pi_dqs_found_lanes_r2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r1(1),
      Q => pi_dqs_found_lanes_r2(1),
      R => '0'
    );
\pi_dqs_found_lanes_r2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r1(2),
      Q => pi_dqs_found_lanes_r2(2),
      R => '0'
    );
\pi_dqs_found_lanes_r2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r1(3),
      Q => pi_dqs_found_lanes_r2(3),
      R => '0'
    );
\pi_dqs_found_lanes_r3_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r2(0),
      Q => pi_dqs_found_lanes_r3(0),
      R => '0'
    );
\pi_dqs_found_lanes_r3_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r2(1),
      Q => pi_dqs_found_lanes_r3(1),
      R => '0'
    );
\pi_dqs_found_lanes_r3_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r2(2),
      Q => pi_dqs_found_lanes_r3(2),
      R => '0'
    );
\pi_dqs_found_lanes_r3_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r2(3),
      Q => pi_dqs_found_lanes_r3(3),
      R => '0'
    );
\pi_rst_stg1_cal[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => init_dqsfound_done_r2,
      I1 => n_0_rst_dqs_find_reg,
      O => \n_0_pi_rst_stg1_cal[0]_i_1\
    );
\pi_rst_stg1_cal_r1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111010101010"
    )
    port map (
      I0 => n_0_fine_adjust_reg,
      I1 => I77,
      I2 => init_dqsfound_done_r2,
      I3 => pi_dqs_found_any_bank_r,
      I4 => \^p_1_in25_in\,
      I5 => \n_0_pi_rst_stg1_cal_r1_reg[0]\,
      O => pi_rst_stg1_cal_r10
    );
\pi_rst_stg1_cal_r1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_rst_stg1_cal_r10,
      Q => \n_0_pi_rst_stg1_cal_r1_reg[0]\,
      R => '0'
    );
\pi_rst_stg1_cal_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
    port map (
      I0 => init_dqsfound_done_r2,
      I1 => pi_rst_stg1_cal_r0,
      I2 => I77,
      I3 => n_0_fine_adjust_reg,
      I4 => \n_0_pi_rst_stg1_cal_r1_reg[0]\,
      O => \n_0_pi_rst_stg1_cal_r[0]_i_1\
    );
\pi_rst_stg1_cal_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEFFFFEEFE"
    )
    port map (
      I0 => \rd_byte_data_offset_reg[0]_34\(5),
      I1 => \rd_byte_data_offset_reg[0]_34\(4),
      I2 => pi_dqs_found_any_bank_r,
      I3 => \^p_1_in25_in\,
      I4 => I1,
      I5 => dqs_found_start_r,
      O => pi_rst_stg1_cal_r0
    );
\pi_rst_stg1_cal_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_pi_rst_stg1_cal_r[0]_i_1\,
      Q => init_dqsfound_done_r2,
      R => '0'
    );
\pi_rst_stg1_cal_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_pi_rst_stg1_cal[0]_i_1\,
      Q => rst_stg1_cal,
      R => I76
    );
rank_done_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^pi_dqs_found_rank_done\,
      Q => rank_done_r1,
      R => '0'
    );
rank_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044444404"
    )
    port map (
      I0 => pi_dqs_found_all_bank_r,
      I1 => \^p_1_in25_in\,
      I2 => \^o1\,
      I3 => \n_0_rnk_cnt_r_reg[0]\,
      I4 => \n_0_rnk_cnt_r_reg[1]\,
      I5 => I77,
      O => n_0_rank_done_r_i_1
    );
rank_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_rank_done_r_i_1,
      Q => \^pi_dqs_found_rank_done\,
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset[0][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o1\,
      I1 => n_0_init_dqsfound_done_r1_reg,
      O => p_0_in24_out
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => n_0_init_dqsfound_done_r1_reg,
      I1 => \^o1\,
      I2 => I77,
      O => \n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1\
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1\,
      D => \rd_byte_data_offset_reg[0]_34\(0),
      Q => O62,
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1\,
      D => \rd_byte_data_offset_reg[0]_34\(1),
      Q => O61,
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1\,
      D => \rd_byte_data_offset_reg[0]_34\(2),
      Q => O60,
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1\,
      D => \rd_byte_data_offset_reg[0]_34\(3),
      Q => O59,
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1\,
      D => \rd_byte_data_offset_reg[0]_34\(4),
      Q => O57,
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1\,
      D => \rd_byte_data_offset_reg[0]_34\(5),
      Q => O55,
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => p_0_in24_out,
      D => \rd_byte_data_offset_reg[0]_34\(0),
      Q => rd_data_offset_ranks_0(0),
      R => I76
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => p_0_in24_out,
      D => \rd_byte_data_offset_reg[0]_34\(1),
      Q => rd_data_offset_ranks_0(1),
      R => I76
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => p_0_in24_out,
      D => \rd_byte_data_offset_reg[0]_34\(2),
      Q => rd_data_offset_ranks_0(2),
      R => I76
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => p_0_in24_out,
      D => \rd_byte_data_offset_reg[0]_34\(3),
      Q => rd_data_offset_ranks_0(3),
      R => I76
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => p_0_in24_out,
      D => \rd_byte_data_offset_reg[0]_34\(4),
      Q => rd_data_offset_ranks_0(4),
      R => I76
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => p_0_in24_out,
      D => \rd_byte_data_offset_reg[0]_34\(5),
      Q => rd_data_offset_ranks_0(5),
      R => I76
    );
\rd_byte_data_offset[0][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \rd_byte_data_offset_reg[0]_34\(0),
      O => p_0_in(0)
    );
\rd_byte_data_offset[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rd_byte_data_offset_reg[0]_34\(0),
      I1 => \rd_byte_data_offset_reg[0]_34\(1),
      O => p_0_in(1)
    );
\rd_byte_data_offset[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \rd_byte_data_offset_reg[0]_34\(2),
      I1 => \rd_byte_data_offset_reg[0]_34\(1),
      I2 => \rd_byte_data_offset_reg[0]_34\(0),
      O => p_0_in(2)
    );
\rd_byte_data_offset[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \rd_byte_data_offset_reg[0]_34\(3),
      I1 => \rd_byte_data_offset_reg[0]_34\(0),
      I2 => \rd_byte_data_offset_reg[0]_34\(1),
      I3 => \rd_byte_data_offset_reg[0]_34\(2),
      O => p_0_in(3)
    );
\rd_byte_data_offset[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \rd_byte_data_offset_reg[0]_34\(4),
      I1 => \rd_byte_data_offset_reg[0]_34\(2),
      I2 => \rd_byte_data_offset_reg[0]_34\(1),
      I3 => \rd_byte_data_offset_reg[0]_34\(0),
      I4 => \rd_byte_data_offset_reg[0]_34\(3),
      O => p_0_in(4)
    );
\rd_byte_data_offset[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBAAAAAAAAA"
    )
    port map (
      I0 => I77,
      I1 => \^o1\,
      I2 => rank_done_r1,
      I3 => \rd_byte_data_offset_reg[0]_34\(5),
      I4 => \rd_byte_data_offset_reg[0]_34\(4),
      I5 => n_0_dqs_found_done_r_i_2,
      O => \n_0_rd_byte_data_offset[0][5]_i_1\
    );
\rd_byte_data_offset[0][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
    port map (
      I0 => \n_0_rd_byte_data_offset[0][5]_i_4\,
      I1 => n_0_fine_adjust_reg,
      I2 => dqs_found_start_r,
      I3 => \^p_1_in25_in\,
      I4 => \^o1\,
      I5 => fine_adj_state_r151_out,
      O => \n_0_rd_byte_data_offset[0][5]_i_2\
    );
\rd_byte_data_offset[0][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \rd_byte_data_offset_reg[0]_34\(5),
      I1 => \rd_byte_data_offset_reg[0]_34\(3),
      I2 => \rd_byte_data_offset_reg[0]_34\(0),
      I3 => \rd_byte_data_offset_reg[0]_34\(1),
      I4 => \rd_byte_data_offset_reg[0]_34\(2),
      I5 => \rd_byte_data_offset_reg[0]_34\(4),
      O => p_0_in(5)
    );
\rd_byte_data_offset[0][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001101"
    )
    port map (
      I0 => \rd_byte_data_offset_reg[0]_34\(4),
      I1 => \rd_byte_data_offset_reg[0]_34\(5),
      I2 => rank_done_r1,
      I3 => \^o1\,
      I4 => \n_0_rnk_cnt_r_reg[0]\,
      I5 => \n_0_rnk_cnt_r_reg[1]\,
      O => \n_0_rd_byte_data_offset[0][5]_i_4\
    );
\rd_byte_data_offset[0][5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
    port map (
      I0 => \detect_rd_cnt_reg__0\(3),
      I1 => \detect_rd_cnt_reg__0\(2),
      I2 => detect_pi_found_dqs,
      I3 => \detect_rd_cnt_reg__0\(0),
      I4 => \detect_rd_cnt_reg__0\(1),
      O => fine_adj_state_r151_out
    );
\rd_byte_data_offset_reg[0][0]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_rd_byte_data_offset[0][5]_i_2\,
      D => p_0_in(0),
      Q => \rd_byte_data_offset_reg[0]_34\(0),
      S => \n_0_rd_byte_data_offset[0][5]_i_1\
    );
\rd_byte_data_offset_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_byte_data_offset[0][5]_i_2\,
      D => p_0_in(1),
      Q => \rd_byte_data_offset_reg[0]_34\(1),
      R => \n_0_rd_byte_data_offset[0][5]_i_1\
    );
\rd_byte_data_offset_reg[0][2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_byte_data_offset[0][5]_i_2\,
      D => p_0_in(2),
      Q => \rd_byte_data_offset_reg[0]_34\(2),
      R => \n_0_rd_byte_data_offset[0][5]_i_1\
    );
\rd_byte_data_offset_reg[0][3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_byte_data_offset[0][5]_i_2\,
      D => p_0_in(3),
      Q => \rd_byte_data_offset_reg[0]_34\(3),
      R => \n_0_rd_byte_data_offset[0][5]_i_1\
    );
\rd_byte_data_offset_reg[0][4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_byte_data_offset[0][5]_i_2\,
      D => p_0_in(4),
      Q => \rd_byte_data_offset_reg[0]_34\(4),
      R => \n_0_rd_byte_data_offset[0][5]_i_1\
    );
\rd_byte_data_offset_reg[0][5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_byte_data_offset[0][5]_i_2\,
      D => p_0_in(5),
      Q => \rd_byte_data_offset_reg[0]_34\(5),
      R => \n_0_rd_byte_data_offset[0][5]_i_1\
    );
\rnk_cnt_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => \^o1\,
      I1 => \^pi_dqs_found_rank_done\,
      I2 => \n_0_rnk_cnt_r_reg[0]\,
      O => \n_0_rnk_cnt_r[0]_i_1\
    );
\rnk_cnt_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
    port map (
      I0 => \n_0_rnk_cnt_r_reg[0]\,
      I1 => \^pi_dqs_found_rank_done\,
      I2 => \^o1\,
      I3 => \n_0_rnk_cnt_r_reg[1]\,
      O => \n_0_rnk_cnt_r[1]_i_1\
    );
\rnk_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rnk_cnt_r[0]_i_1\,
      Q => \n_0_rnk_cnt_r_reg[0]\,
      R => I76
    );
\rnk_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rnk_cnt_r[1]_i_1\,
      Q => \n_0_rnk_cnt_r_reg[1]\,
      R => I76
    );
rst_dqs_find_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAABFFF80AA8000"
    )
    port map (
      I0 => rst_dqs_find,
      I1 => n_0_rst_dqs_find_i_3,
      I2 => fine_adj_state_r(0),
      I3 => fine_adj_state_r(3),
      I4 => n_0_rst_dqs_find_i_4,
      I5 => n_0_rst_dqs_find_reg,
      O => n_0_rst_dqs_find_i_1
    );
rst_dqs_find_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAFFBFAA8A0080"
    )
    port map (
      I0 => n_0_rst_dqs_find_i_5,
      I1 => \n_0_first_fail_taps[5]_i_6\,
      I2 => detect_pi_found_dqs,
      I3 => \^p_1_in25_in\,
      I4 => fine_adj_state_r3,
      I5 => n_0_rst_dqs_find_i_6,
      O => rst_dqs_find
    );
rst_dqs_find_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFFFC88888888"
    )
    port map (
      I0 => prech_done,
      I1 => fine_adj_state_r(2),
      I2 => n_0_rst_dqs_find_i_7,
      I3 => fine_adj_state_r3,
      I4 => n_0_rst_dqs_find_i_8,
      I5 => fine_adj_state_r(1),
      O => n_0_rst_dqs_find_i_3
    );
rst_dqs_find_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008B0088"
    )
    port map (
      I0 => \n_0_FSM_sequential_fine_adj_state_r[3]_i_7\,
      I1 => fine_adj_state_r(0),
      I2 => fine_adj_state_r(1),
      I3 => fine_adj_state_r(2),
      I4 => init_dqsfound_done_r5,
      O => n_0_rst_dqs_find_i_4
    );
rst_dqs_find_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFB33FAFAFA00"
    )
    port map (
      I0 => fine_adj_state_r(3),
      I1 => fine_adj_state_r(0),
      I2 => fine_adj_state_r(2),
      I3 => prech_done,
      I4 => fine_adj_state_r(1),
      I5 => init_dqsfound_done_r5,
      O => n_0_rst_dqs_find_i_5
    );
rst_dqs_find_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD5CCC0"
    )
    port map (
      I0 => fine_adj_state_r(0),
      I1 => fine_adj_state_r(2),
      I2 => prech_done,
      I3 => fine_adj_state_r(1),
      I4 => init_dqsfound_done_r5,
      O => n_0_rst_dqs_find_i_6
    );
rst_dqs_find_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008C00CC00CC0C"
    )
    port map (
      I0 => \n_0_first_fail_taps[5]_i_7\,
      I1 => fine_adj_state_r142_out,
      I2 => n_0_first_fail_detect_reg,
      I3 => \n_0_first_fail_taps[5]_i_4\,
      I4 => \n_0_inc_cnt_reg[5]\,
      I5 => \n_0_first_fail_taps[5]_i_8\,
      O => n_0_rst_dqs_find_i_7
    );
rst_dqs_find_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => fine_adj_state_r14_out,
      I1 => detect_pi_found_dqs,
      I2 => \^p_1_in25_in\,
      O => n_0_rst_dqs_find_i_8
    );
rst_dqs_find_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_rst_dqs_find_reg,
      Q => rst_dqs_find_r1,
      R => '0'
    );
rst_dqs_find_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rst_dqs_find_r1,
      Q => rst_dqs_find_r2,
      R => '0'
    );
rst_dqs_find_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_rst_dqs_find_i_1,
      Q => n_0_rst_dqs_find_reg,
      R => I76
    );
\stable_pass_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
    port map (
      I0 => \stable_pass_cnt_reg__0\(0),
      I1 => \^p_1_in25_in\,
      I2 => detect_pi_found_dqs,
      O => \p_0_in__1\(0)
    );
\stable_pass_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
    port map (
      I0 => \stable_pass_cnt_reg__0\(0),
      I1 => \stable_pass_cnt_reg__0\(1),
      I2 => \^p_1_in25_in\,
      I3 => detect_pi_found_dqs,
      O => \p_0_in__1\(1)
    );
\stable_pass_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BBBB000"
    )
    port map (
      I0 => \^p_1_in25_in\,
      I1 => detect_pi_found_dqs,
      I2 => \stable_pass_cnt_reg__0\(1),
      I3 => \stable_pass_cnt_reg__0\(0),
      I4 => \stable_pass_cnt_reg__0\(2),
      O => \n_0_stable_pass_cnt[2]_i_1\
    );
\stable_pass_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BBBBBBBB0000000"
    )
    port map (
      I0 => \^p_1_in25_in\,
      I1 => detect_pi_found_dqs,
      I2 => \stable_pass_cnt_reg__0\(0),
      I3 => \stable_pass_cnt_reg__0\(1),
      I4 => \stable_pass_cnt_reg__0\(2),
      I5 => \stable_pass_cnt_reg__0\(3),
      O => \n_0_stable_pass_cnt[3]_i_1\
    );
\stable_pass_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
    port map (
      I0 => fine_adj_state_r142_out,
      I1 => \stable_pass_cnt_reg__0\(2),
      I2 => \stable_pass_cnt_reg__0\(1),
      I3 => \stable_pass_cnt_reg__0\(0),
      I4 => \stable_pass_cnt_reg__0\(3),
      I5 => \stable_pass_cnt_reg__0\(4),
      O => \n_0_stable_pass_cnt[4]_i_1\
    );
\stable_pass_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => fine_adj_state_r(0),
      I1 => fine_adj_state_r(1),
      I2 => detect_pi_found_dqs,
      I3 => fine_adj_state_r(2),
      I4 => fine_adj_state_r(3),
      O => \n_0_stable_pass_cnt[5]_i_1\
    );
\stable_pass_cnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BBBB000"
    )
    port map (
      I0 => \^p_1_in25_in\,
      I1 => detect_pi_found_dqs,
      I2 => \n_0_stable_pass_cnt[5]_i_3\,
      I3 => \stable_pass_cnt_reg__0\(4),
      I4 => \stable_pass_cnt_reg__0\(5),
      O => \n_0_stable_pass_cnt[5]_i_2\
    );
\stable_pass_cnt[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \stable_pass_cnt_reg__0\(2),
      I1 => \stable_pass_cnt_reg__0\(1),
      I2 => \stable_pass_cnt_reg__0\(0),
      I3 => \stable_pass_cnt_reg__0\(3),
      O => \n_0_stable_pass_cnt[5]_i_3\
    );
\stable_pass_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_stable_pass_cnt[5]_i_1\,
      D => \p_0_in__1\(0),
      Q => \stable_pass_cnt_reg__0\(0),
      R => SS(0)
    );
\stable_pass_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_stable_pass_cnt[5]_i_1\,
      D => \p_0_in__1\(1),
      Q => \stable_pass_cnt_reg__0\(1),
      R => SS(0)
    );
\stable_pass_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_stable_pass_cnt[5]_i_1\,
      D => \n_0_stable_pass_cnt[2]_i_1\,
      Q => \stable_pass_cnt_reg__0\(2),
      R => SS(0)
    );
\stable_pass_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_stable_pass_cnt[5]_i_1\,
      D => \n_0_stable_pass_cnt[3]_i_1\,
      Q => \stable_pass_cnt_reg__0\(3),
      R => SS(0)
    );
\stable_pass_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_stable_pass_cnt[5]_i_1\,
      D => \n_0_stable_pass_cnt[4]_i_1\,
      Q => \stable_pass_cnt_reg__0\(4),
      R => SS(0)
    );
\stable_pass_cnt_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_stable_pass_cnt[5]_i_1\,
      D => \n_0_stable_pass_cnt[5]_i_2\,
      Q => \stable_pass_cnt_reg__0\(5),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_ddr_phy_init is
  port (
    init_complete_r_timing : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    pi_calib_done : out STD_LOGIC;
    wrcal_rd_wait : out STD_LOGIC;
    detect_pi_found_dqs : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    pi_dqs_found_done_r1 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    prech_done : out STD_LOGIC;
    stg1_wr_done : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en_0 : out STD_LOGIC;
    O14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRC : out STD_LOGIC_VECTOR ( 0 to 0 );
    O27 : out STD_LOGIC;
    sr_valid_r112_out : out STD_LOGIC;
    O12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_wren_pre : out STD_LOGIC;
    D9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    of_wren_pre_2 : out STD_LOGIC;
    O24 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O26 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O28 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O29 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O30 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O32 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O33 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    of_wren_pre_3 : out STD_LOGIC;
    O35 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O36 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O37 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O38 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O39 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O40 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O41 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O42 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    phy_dout : out STD_LOGIC_VECTOR ( 20 downto 0 );
    O54 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    mux_wrdata_en : out STD_LOGIC;
    mux_cmd_wren : out STD_LOGIC;
    O13 : out STD_LOGIC;
    fine_adj_state_r142_out : out STD_LOGIC;
    O43 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O44 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O45 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O46 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O47 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O48 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O49 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wrlvl_final_if_rst : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    PHYCTLWD : out STD_LOGIC_VECTOR ( 10 downto 0 );
    phy_read_calib : out STD_LOGIC;
    O18 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O19 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    I1 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    prbs_rdlvl_done_pulse0 : in STD_LOGIC;
    prech_req : in STD_LOGIC;
    I2 : in STD_LOGIC;
    rdlvl_last_byte_done : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I77 : in STD_LOGIC;
    phy_mc_go : in STD_LOGIC;
    I78 : in STD_LOGIC;
    dqs_found_prech_req : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    pi_dqs_found_rank_done : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I79 : in STD_LOGIC;
    I80 : in STD_LOGIC;
    I81 : in STD_LOGIC;
    I82 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    if_empty_v : in STD_LOGIC;
    tail_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    I84 : in STD_LOGIC;
    ck_addr_cmd_delay_done : in STD_LOGIC;
    I85 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    wrlvl_byte_redo : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    wrcal_prech_req : in STD_LOGIC;
    rdlvl_prech_req : in STD_LOGIC;
    rdlvl_stg1_rank_done : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I86 : in STD_LOGIC;
    A_of_data_full : in STD_LOGIC;
    I83 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    I87 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I18 : in STD_LOGIC;
    I88 : in STD_LOGIC;
    B_of_ctl_full : in STD_LOGIC;
    I89 : in STD_LOGIC_VECTOR ( 22 downto 0 );
    I90 : in STD_LOGIC_VECTOR ( 41 downto 0 );
    I91 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I19 : in STD_LOGIC;
    mc_ras_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    I92 : in STD_LOGIC;
    C_of_data_full : in STD_LOGIC;
    I93 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    mc_cas_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_odt : in STD_LOGIC_VECTOR ( 0 to 0 );
    I96 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in25_in : in STD_LOGIC;
    I22 : in STD_LOGIC;
    mem_out : in STD_LOGIC_VECTOR ( 29 downto 0 );
    I95 : in STD_LOGIC;
    I97 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I98 : in STD_LOGIC;
    mc_cmd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I105 : in STD_LOGIC;
    I106 : in STD_LOGIC;
    I107 : in STD_LOGIC;
    I108 : in STD_LOGIC;
    I109 : in STD_LOGIC;
    I110 : in STD_LOGIC;
    I31 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_ddr_phy_init : entity is "mig_7series_v2_3_ddr_phy_init";
end mig_7series_0_mig_7series_v2_3_ddr_phy_init;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_ddr_phy_init is
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o15\ : STD_LOGIC;
  signal \^o16\ : STD_LOGIC;
  signal \^o17\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o27\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^phyctlwd\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal burst_addr_r6_out : STD_LOGIC;
  signal calib_cke : STD_LOGIC_VECTOR ( 1 to 1 );
  signal calib_cmd : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal calib_ctl_wren0 : STD_LOGIC;
  signal calib_data_offset_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal calib_odt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clear : STD_LOGIC;
  signal cnt_cmd_done_m7_r : STD_LOGIC;
  signal cnt_cmd_done_r : STD_LOGIC;
  signal cnt_dllk_zqinit_done_r : STD_LOGIC;
  signal \cnt_dllk_zqinit_r_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cnt_init_af_done_r : STD_LOGIC;
  signal cnt_init_mr_done_r : STD_LOGIC;
  signal cnt_init_mr_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cnt_init_mr_r1 : STD_LOGIC;
  signal cnt_init_pre_wait_done_r : STD_LOGIC;
  signal \cnt_init_pre_wait_r_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cnt_pwron_ce_r_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal cnt_pwron_cke_done_r : STD_LOGIC;
  signal \cnt_pwron_r_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal complex_address0 : STD_LOGIC;
  signal complex_byte_rd_done : STD_LOGIC;
  signal \complex_num_reads_dec_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \complex_num_writes_dec_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal complex_ocal_odt_ext : STD_LOGIC;
  signal complex_ocal_reset_rd_addr0 : STD_LOGIC;
  signal complex_oclkdelay_calib_done_r1 : STD_LOGIC;
  signal complex_oclkdelay_calib_start_int : STD_LOGIC;
  signal complex_oclkdelay_calib_start_r1 : STD_LOGIC;
  signal complex_odt_ext : STD_LOGIC;
  signal complex_row0_rd_done : STD_LOGIC;
  signal complex_row0_rd_done1 : STD_LOGIC;
  signal complex_row0_wr_done : STD_LOGIC;
  signal complex_row0_wr_done0 : STD_LOGIC;
  signal complex_row1_rd_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal complex_row1_rd_done : STD_LOGIC;
  signal complex_row1_rd_done_r1 : STD_LOGIC;
  signal complex_row1_wr_done : STD_LOGIC;
  signal complex_row1_wr_done0 : STD_LOGIC;
  signal complex_row_cnt1_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal complex_row_cnt_ocal0 : STD_LOGIC;
  signal \complex_row_cnt_ocal_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal complex_sample_cnt_inc0 : STD_LOGIC;
  signal complex_sample_cnt_inc_r1 : STD_LOGIC;
  signal complex_sample_cnt_inc_r2 : STD_LOGIC;
  signal \complex_wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ddr2_pre_flag_r : STD_LOGIC;
  signal \^detect_pi_found_dqs\ : STD_LOGIC;
  signal detect_pi_found_dqs0 : STD_LOGIC;
  signal enable_wrlvl_cnt : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal first_rdlvl_pat_r : STD_LOGIC;
  signal first_wrcal_pat_r : STD_LOGIC;
  signal \gen_rnk[0].mr2_r_reg[0]_0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal init_complete_r1 : STD_LOGIC;
  signal init_complete_r1_timing : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of init_complete_r1_timing : signal is "true";
  signal init_complete_r2 : STD_LOGIC;
  signal init_complete_r_timing_orig : STD_LOGIC;
  attribute RTL_KEEP of init_complete_r_timing_orig : signal is "true";
  signal init_next_state046_out : STD_LOGIC;
  signal init_state_r1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal mem_init_done_r : STD_LOGIC;
  signal mem_init_done_r0 : STD_LOGIC;
  signal \n_0_DDR3_1rank.phy_int_cs_n[0]_i_1\ : STD_LOGIC;
  signal \n_0_DDR3_1rank.phy_int_cs_n[0]_i_2\ : STD_LOGIC;
  signal \n_0_DDR3_1rank.phy_int_cs_n[0]_i_3\ : STD_LOGIC;
  signal \n_0_DDR3_1rank.phy_int_cs_n[0]_i_4\ : STD_LOGIC;
  signal \n_0_DDR3_1rank.phy_int_cs_n[0]_i_5\ : STD_LOGIC;
  signal \n_0_DDR3_1rank.phy_int_cs_n[0]_i_6\ : STD_LOGIC;
  signal \n_0_DDR3_1rank.phy_int_cs_n[0]_i_7\ : STD_LOGIC;
  signal \n_0_DDR3_1rank.phy_int_cs_n[0]_i_8\ : STD_LOGIC;
  signal \n_0_DDR3_1rank.phy_int_cs_n[0]_i_9\ : STD_LOGIC;
  signal \n_0_back_to_back_reads_2_1.num_reads[0]_i_1\ : STD_LOGIC;
  signal \n_0_back_to_back_reads_2_1.num_reads[1]_i_1\ : STD_LOGIC;
  signal \n_0_back_to_back_reads_2_1.num_reads[2]_i_1\ : STD_LOGIC;
  signal \n_0_back_to_back_reads_2_1.num_reads[2]_i_2\ : STD_LOGIC;
  signal \n_0_back_to_back_reads_2_1.num_reads_reg[0]\ : STD_LOGIC;
  signal \n_0_back_to_back_reads_2_1.num_reads_reg[1]\ : STD_LOGIC;
  signal \n_0_back_to_back_reads_2_1.num_reads_reg[2]\ : STD_LOGIC;
  signal n_0_burst_addr_r_i_2 : STD_LOGIC;
  signal n_0_burst_addr_r_i_3 : STD_LOGIC;
  signal n_0_burst_addr_r_i_4 : STD_LOGIC;
  signal n_0_burst_addr_r_i_5 : STD_LOGIC;
  signal n_0_burst_addr_r_i_6 : STD_LOGIC;
  signal n_0_burst_addr_r_reg : STD_LOGIC;
  signal \n_0_calib_cmd[0]_i_1\ : STD_LOGIC;
  signal \n_0_calib_cmd[1]_i_1\ : STD_LOGIC;
  signal \n_0_calib_cmd[2]_i_1\ : STD_LOGIC;
  signal \n_0_calib_cmd[2]_i_2\ : STD_LOGIC;
  signal \n_0_calib_cmd[2]_i_3\ : STD_LOGIC;
  signal \n_0_calib_cmd[2]_i_4\ : STD_LOGIC;
  signal \n_0_calib_cmd[2]_i_5\ : STD_LOGIC;
  signal \n_0_calib_cmd[2]_i_6\ : STD_LOGIC;
  signal \n_0_calib_data_offset_0[5]_i_1\ : STD_LOGIC;
  signal \n_0_calib_odt[0]_i_1\ : STD_LOGIC;
  signal \n_0_calib_odt[0]_i_2\ : STD_LOGIC;
  signal \n_0_calib_odt[0]_i_3\ : STD_LOGIC;
  signal \n_0_calib_odt[0]_i_4\ : STD_LOGIC;
  signal \n_0_calib_seq[0]_i_1\ : STD_LOGIC;
  signal \n_0_calib_seq[1]_i_1\ : STD_LOGIC;
  signal n_0_calib_wrdata_en_i_2 : STD_LOGIC;
  signal n_0_cnt_cmd_done_m7_r_i_1 : STD_LOGIC;
  signal n_0_cnt_cmd_done_m7_r_i_2 : STD_LOGIC;
  signal n_0_cnt_cmd_done_r_i_1 : STD_LOGIC;
  signal n_0_cnt_cmd_done_r_i_2 : STD_LOGIC;
  signal \n_0_cnt_cmd_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_cmd_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_cmd_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_cmd_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_cmd_r[3]_i_2\ : STD_LOGIC;
  signal \n_0_cnt_cmd_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_cmd_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_cmd_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_cmd_r[6]_i_2\ : STD_LOGIC;
  signal \n_0_cnt_cmd_r_reg[0]\ : STD_LOGIC;
  signal \n_0_cnt_cmd_r_reg[1]\ : STD_LOGIC;
  signal \n_0_cnt_cmd_r_reg[2]\ : STD_LOGIC;
  signal \n_0_cnt_cmd_r_reg[3]\ : STD_LOGIC;
  signal \n_0_cnt_cmd_r_reg[4]\ : STD_LOGIC;
  signal \n_0_cnt_cmd_r_reg[5]\ : STD_LOGIC;
  signal \n_0_cnt_cmd_r_reg[6]\ : STD_LOGIC;
  signal n_0_cnt_dllk_zqinit_done_r_i_1 : STD_LOGIC;
  signal \n_0_cnt_dllk_zqinit_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_dllk_zqinit_r[7]_i_3\ : STD_LOGIC;
  signal n_0_cnt_init_af_done_r_i_1 : STD_LOGIC;
  signal \n_0_cnt_init_af_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_init_af_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_init_af_r_reg[0]\ : STD_LOGIC;
  signal \n_0_cnt_init_af_r_reg[1]\ : STD_LOGIC;
  signal n_0_cnt_init_mr_done_r_i_1 : STD_LOGIC;
  signal \n_0_cnt_init_mr_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_init_mr_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_init_mr_r[1]_i_2\ : STD_LOGIC;
  signal \n_0_cnt_init_mr_r[1]_i_3\ : STD_LOGIC;
  signal n_0_cnt_init_pre_wait_done_r_i_1 : STD_LOGIC;
  signal n_0_cnt_init_pre_wait_done_r_i_2 : STD_LOGIC;
  signal \n_0_cnt_init_pre_wait_r[7]_i_3\ : STD_LOGIC;
  signal n_0_cnt_pwron_cke_done_r_i_1 : STD_LOGIC;
  signal n_0_cnt_pwron_cke_done_r_i_2 : STD_LOGIC;
  signal n_0_cnt_pwron_cke_done_r_i_3 : STD_LOGIC;
  signal \n_0_cnt_pwron_r[8]_i_2\ : STD_LOGIC;
  signal \n_0_complex_address[9]_i_2\ : STD_LOGIC;
  signal \n_0_complex_address[9]_i_3\ : STD_LOGIC;
  signal \n_0_complex_address[9]_i_4\ : STD_LOGIC;
  signal \n_0_complex_address[9]_i_5\ : STD_LOGIC;
  signal \n_0_complex_address_reg[0]\ : STD_LOGIC;
  signal \n_0_complex_address_reg[1]\ : STD_LOGIC;
  signal \n_0_complex_address_reg[2]\ : STD_LOGIC;
  signal \n_0_complex_address_reg[3]\ : STD_LOGIC;
  signal \n_0_complex_address_reg[4]\ : STD_LOGIC;
  signal \n_0_complex_address_reg[5]\ : STD_LOGIC;
  signal \n_0_complex_address_reg[6]\ : STD_LOGIC;
  signal \n_0_complex_address_reg[7]\ : STD_LOGIC;
  signal \n_0_complex_address_reg[8]\ : STD_LOGIC;
  signal \n_0_complex_address_reg[9]\ : STD_LOGIC;
  signal n_0_complex_byte_rd_done_i_1 : STD_LOGIC;
  signal n_0_complex_byte_rd_done_i_2 : STD_LOGIC;
  signal \n_0_complex_num_reads[0]_i_1\ : STD_LOGIC;
  signal \n_0_complex_num_reads[1]_i_1\ : STD_LOGIC;
  signal \n_0_complex_num_reads[1]_i_2\ : STD_LOGIC;
  signal \n_0_complex_num_reads[1]_i_3\ : STD_LOGIC;
  signal \n_0_complex_num_reads[2]_i_1\ : STD_LOGIC;
  signal \n_0_complex_num_reads[2]_i_3\ : STD_LOGIC;
  signal \n_0_complex_num_reads[3]_i_1\ : STD_LOGIC;
  signal \n_0_complex_num_reads[3]_i_10\ : STD_LOGIC;
  signal \n_0_complex_num_reads[3]_i_11\ : STD_LOGIC;
  signal \n_0_complex_num_reads[3]_i_2\ : STD_LOGIC;
  signal \n_0_complex_num_reads[3]_i_3\ : STD_LOGIC;
  signal \n_0_complex_num_reads[3]_i_5\ : STD_LOGIC;
  signal \n_0_complex_num_reads[3]_i_6\ : STD_LOGIC;
  signal \n_0_complex_num_reads[3]_i_7\ : STD_LOGIC;
  signal \n_0_complex_num_reads[3]_i_8\ : STD_LOGIC;
  signal \n_0_complex_num_reads[3]_i_9\ : STD_LOGIC;
  signal \n_0_complex_num_reads_dec[3]_i_1\ : STD_LOGIC;
  signal \n_0_complex_num_reads_dec[3]_i_3\ : STD_LOGIC;
  signal \n_0_complex_num_reads_reg[0]\ : STD_LOGIC;
  signal \n_0_complex_num_reads_reg[1]\ : STD_LOGIC;
  signal \n_0_complex_num_reads_reg[2]\ : STD_LOGIC;
  signal \n_0_complex_num_reads_reg[3]\ : STD_LOGIC;
  signal \n_0_complex_num_writes[0]_i_1\ : STD_LOGIC;
  signal \n_0_complex_num_writes[0]_i_2\ : STD_LOGIC;
  signal \n_0_complex_num_writes[0]_i_3\ : STD_LOGIC;
  signal \n_0_complex_num_writes[0]_i_4\ : STD_LOGIC;
  signal \n_0_complex_num_writes[0]_i_5\ : STD_LOGIC;
  signal \n_0_complex_num_writes[1]_i_1\ : STD_LOGIC;
  signal \n_0_complex_num_writes[1]_i_2\ : STD_LOGIC;
  signal \n_0_complex_num_writes[2]_i_1\ : STD_LOGIC;
  signal \n_0_complex_num_writes[2]_i_2\ : STD_LOGIC;
  signal \n_0_complex_num_writes[2]_i_3\ : STD_LOGIC;
  signal \n_0_complex_num_writes[2]_i_4\ : STD_LOGIC;
  signal \n_0_complex_num_writes[3]_i_1\ : STD_LOGIC;
  signal \n_0_complex_num_writes[3]_i_2\ : STD_LOGIC;
  signal \n_0_complex_num_writes[3]_i_3\ : STD_LOGIC;
  signal \n_0_complex_num_writes[4]_i_1\ : STD_LOGIC;
  signal \n_0_complex_num_writes[4]_i_10\ : STD_LOGIC;
  signal \n_0_complex_num_writes[4]_i_11\ : STD_LOGIC;
  signal \n_0_complex_num_writes[4]_i_12\ : STD_LOGIC;
  signal \n_0_complex_num_writes[4]_i_13\ : STD_LOGIC;
  signal \n_0_complex_num_writes[4]_i_14\ : STD_LOGIC;
  signal \n_0_complex_num_writes[4]_i_15\ : STD_LOGIC;
  signal \n_0_complex_num_writes[4]_i_16\ : STD_LOGIC;
  signal \n_0_complex_num_writes[4]_i_17\ : STD_LOGIC;
  signal \n_0_complex_num_writes[4]_i_18\ : STD_LOGIC;
  signal \n_0_complex_num_writes[4]_i_19\ : STD_LOGIC;
  signal \n_0_complex_num_writes[4]_i_2\ : STD_LOGIC;
  signal \n_0_complex_num_writes[4]_i_20\ : STD_LOGIC;
  signal \n_0_complex_num_writes[4]_i_21\ : STD_LOGIC;
  signal \n_0_complex_num_writes[4]_i_22\ : STD_LOGIC;
  signal \n_0_complex_num_writes[4]_i_3\ : STD_LOGIC;
  signal \n_0_complex_num_writes[4]_i_4\ : STD_LOGIC;
  signal \n_0_complex_num_writes[4]_i_5\ : STD_LOGIC;
  signal \n_0_complex_num_writes[4]_i_6\ : STD_LOGIC;
  signal \n_0_complex_num_writes[4]_i_7\ : STD_LOGIC;
  signal \n_0_complex_num_writes[4]_i_8\ : STD_LOGIC;
  signal \n_0_complex_num_writes[4]_i_9\ : STD_LOGIC;
  signal \n_0_complex_num_writes_dec[4]_i_2\ : STD_LOGIC;
  signal \n_0_complex_num_writes_dec[4]_i_4\ : STD_LOGIC;
  signal \n_0_complex_num_writes_dec[4]_i_5\ : STD_LOGIC;
  signal \n_0_complex_num_writes_dec[4]_i_6\ : STD_LOGIC;
  signal \n_0_complex_num_writes_reg[0]\ : STD_LOGIC;
  signal \n_0_complex_num_writes_reg[1]\ : STD_LOGIC;
  signal \n_0_complex_num_writes_reg[2]\ : STD_LOGIC;
  signal \n_0_complex_num_writes_reg[3]\ : STD_LOGIC;
  signal \n_0_complex_num_writes_reg[4]\ : STD_LOGIC;
  signal n_0_complex_ocal_odt_ext_i_1 : STD_LOGIC;
  signal n_0_complex_ocal_odt_ext_i_2 : STD_LOGIC;
  signal n_0_complex_ocal_odt_ext_i_3 : STD_LOGIC;
  signal n_0_complex_ocal_reset_rd_addr_i_2 : STD_LOGIC;
  signal n_0_complex_ocal_reset_rd_addr_reg : STD_LOGIC;
  signal n_0_complex_oclkdelay_calib_start_int_i_1 : STD_LOGIC;
  signal n_0_complex_oclkdelay_calib_start_int_i_2 : STD_LOGIC;
  signal n_0_complex_oclkdelay_calib_start_int_i_3 : STD_LOGIC;
  signal n_0_complex_odt_ext_i_1 : STD_LOGIC;
  signal n_0_complex_row0_rd_done_i_1 : STD_LOGIC;
  signal \n_0_complex_row1_rd_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_complex_row1_rd_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_complex_row1_rd_cnt[2]_i_1\ : STD_LOGIC;
  signal n_0_complex_row1_rd_done_i_1 : STD_LOGIC;
  signal n_0_complex_row1_rd_done_i_2 : STD_LOGIC;
  signal n_0_complex_row1_rd_done_i_3 : STD_LOGIC;
  signal \n_0_complex_row_cnt_ocal[7]_i_2\ : STD_LOGIC;
  signal \n_0_complex_row_cnt_ocal[7]_i_4\ : STD_LOGIC;
  signal \n_0_complex_row_cnt_ocal[7]_i_5\ : STD_LOGIC;
  signal \n_0_complex_row_cnt_ocal[7]_i_6\ : STD_LOGIC;
  signal \n_0_complex_row_cnt_ocal[7]_i_7\ : STD_LOGIC;
  signal n_0_complex_sample_cnt_inc_i_2 : STD_LOGIC;
  signal n_0_complex_sample_cnt_inc_reg : STD_LOGIC;
  signal \n_0_complex_wait_cnt[3]_i_1\ : STD_LOGIC;
  signal \n_0_complex_wait_cnt[3]_i_3\ : STD_LOGIC;
  signal n_0_ddr2_pre_flag_r_i_1 : STD_LOGIC;
  signal n_0_ddr2_refresh_flag_r_i_1 : STD_LOGIC;
  signal n_0_ddr2_refresh_flag_r_reg : STD_LOGIC;
  signal \n_0_en_cnt_div2.enable_wrlvl_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_en_cnt_div2.enable_wrlvl_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_en_cnt_div2.enable_wrlvl_cnt[1]_i_2\ : STD_LOGIC;
  signal \n_0_en_cnt_div2.enable_wrlvl_cnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_en_cnt_div2.enable_wrlvl_cnt[3]_i_1\ : STD_LOGIC;
  signal \n_0_en_cnt_div2.enable_wrlvl_cnt[3]_i_2\ : STD_LOGIC;
  signal \n_0_en_cnt_div2.enable_wrlvl_cnt[4]_i_1\ : STD_LOGIC;
  signal \n_0_en_cnt_div2.enable_wrlvl_cnt[4]_i_2\ : STD_LOGIC;
  signal \n_0_en_cnt_div2.wrlvl_odt_i_1\ : STD_LOGIC;
  signal \n_0_even_cwl.phy_cas_n[0]_i_1\ : STD_LOGIC;
  signal \n_0_even_cwl.phy_ras_n[0]_i_1\ : STD_LOGIC;
  signal \n_0_even_cwl.phy_ras_n[0]_i_2\ : STD_LOGIC;
  signal \n_0_even_cwl.phy_ras_n[0]_i_3\ : STD_LOGIC;
  signal \n_0_even_cwl.phy_we_n[0]_i_1\ : STD_LOGIC;
  signal n_0_first_rdlvl_pat_r_i_1 : STD_LOGIC;
  signal n_0_first_wrcal_pat_r_i_1 : STD_LOGIC;
  signal n_0_first_wrcal_pat_r_i_2 : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_4\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_5\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_3\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_10\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_11\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_12\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_13\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_14\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_15\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_16\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_17\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_10\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_15\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_16\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_17\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_18\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_19\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_20\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_21\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_23\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_24\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_25\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_26\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_27\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_28\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_29\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_30\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_31\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_32\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_33\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_34\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_35\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_36\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_4\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2\ : STD_LOGIC;
  signal n_0_init_complete_r_i_1 : STD_LOGIC;
  signal n_0_init_complete_r_i_2 : STD_LOGIC;
  signal n_0_init_complete_r_reg : STD_LOGIC;
  signal n_0_init_complete_r_timing_i_1 : STD_LOGIC;
  signal \n_0_init_state_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_init_state_r[0]_i_10\ : STD_LOGIC;
  signal \n_0_init_state_r[0]_i_11\ : STD_LOGIC;
  signal \n_0_init_state_r[0]_i_12\ : STD_LOGIC;
  signal \n_0_init_state_r[0]_i_13\ : STD_LOGIC;
  signal \n_0_init_state_r[0]_i_14\ : STD_LOGIC;
  signal \n_0_init_state_r[0]_i_16\ : STD_LOGIC;
  signal \n_0_init_state_r[0]_i_17\ : STD_LOGIC;
  signal \n_0_init_state_r[0]_i_18\ : STD_LOGIC;
  signal \n_0_init_state_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_init_state_r[0]_i_3\ : STD_LOGIC;
  signal \n_0_init_state_r[0]_i_4\ : STD_LOGIC;
  signal \n_0_init_state_r[0]_i_5\ : STD_LOGIC;
  signal \n_0_init_state_r[0]_i_6\ : STD_LOGIC;
  signal \n_0_init_state_r[0]_i_7\ : STD_LOGIC;
  signal \n_0_init_state_r[0]_i_8\ : STD_LOGIC;
  signal \n_0_init_state_r[0]_i_9\ : STD_LOGIC;
  signal \n_0_init_state_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_init_state_r[1]_i_10\ : STD_LOGIC;
  signal \n_0_init_state_r[1]_i_11\ : STD_LOGIC;
  signal \n_0_init_state_r[1]_i_12\ : STD_LOGIC;
  signal \n_0_init_state_r[1]_i_2\ : STD_LOGIC;
  signal \n_0_init_state_r[1]_i_3\ : STD_LOGIC;
  signal \n_0_init_state_r[1]_i_4\ : STD_LOGIC;
  signal \n_0_init_state_r[1]_i_5\ : STD_LOGIC;
  signal \n_0_init_state_r[1]_i_6\ : STD_LOGIC;
  signal \n_0_init_state_r[1]_i_7\ : STD_LOGIC;
  signal \n_0_init_state_r[1]_i_8\ : STD_LOGIC;
  signal \n_0_init_state_r[1]_i_9\ : STD_LOGIC;
  signal \n_0_init_state_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_init_state_r[2]_i_10\ : STD_LOGIC;
  signal \n_0_init_state_r[2]_i_11\ : STD_LOGIC;
  signal \n_0_init_state_r[2]_i_12\ : STD_LOGIC;
  signal \n_0_init_state_r[2]_i_13\ : STD_LOGIC;
  signal \n_0_init_state_r[2]_i_14\ : STD_LOGIC;
  signal \n_0_init_state_r[2]_i_16\ : STD_LOGIC;
  signal \n_0_init_state_r[2]_i_17\ : STD_LOGIC;
  signal \n_0_init_state_r[2]_i_2\ : STD_LOGIC;
  signal \n_0_init_state_r[2]_i_4\ : STD_LOGIC;
  signal \n_0_init_state_r[2]_i_5\ : STD_LOGIC;
  signal \n_0_init_state_r[2]_i_6\ : STD_LOGIC;
  signal \n_0_init_state_r[2]_i_7\ : STD_LOGIC;
  signal \n_0_init_state_r[2]_i_8\ : STD_LOGIC;
  signal \n_0_init_state_r[2]_i_9\ : STD_LOGIC;
  signal \n_0_init_state_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_init_state_r[3]_i_10\ : STD_LOGIC;
  signal \n_0_init_state_r[3]_i_11\ : STD_LOGIC;
  signal \n_0_init_state_r[3]_i_12\ : STD_LOGIC;
  signal \n_0_init_state_r[3]_i_13\ : STD_LOGIC;
  signal \n_0_init_state_r[3]_i_14\ : STD_LOGIC;
  signal \n_0_init_state_r[3]_i_15\ : STD_LOGIC;
  signal \n_0_init_state_r[3]_i_16\ : STD_LOGIC;
  signal \n_0_init_state_r[3]_i_4\ : STD_LOGIC;
  signal \n_0_init_state_r[3]_i_5\ : STD_LOGIC;
  signal \n_0_init_state_r[3]_i_6\ : STD_LOGIC;
  signal \n_0_init_state_r[3]_i_7\ : STD_LOGIC;
  signal \n_0_init_state_r[3]_i_8\ : STD_LOGIC;
  signal \n_0_init_state_r[3]_i_9\ : STD_LOGIC;
  signal \n_0_init_state_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_init_state_r[4]_i_10\ : STD_LOGIC;
  signal \n_0_init_state_r[4]_i_11\ : STD_LOGIC;
  signal \n_0_init_state_r[4]_i_12\ : STD_LOGIC;
  signal \n_0_init_state_r[4]_i_13\ : STD_LOGIC;
  signal \n_0_init_state_r[4]_i_14\ : STD_LOGIC;
  signal \n_0_init_state_r[4]_i_16\ : STD_LOGIC;
  signal \n_0_init_state_r[4]_i_17\ : STD_LOGIC;
  signal \n_0_init_state_r[4]_i_2\ : STD_LOGIC;
  signal \n_0_init_state_r[4]_i_3\ : STD_LOGIC;
  signal \n_0_init_state_r[4]_i_4\ : STD_LOGIC;
  signal \n_0_init_state_r[4]_i_5\ : STD_LOGIC;
  signal \n_0_init_state_r[4]_i_6\ : STD_LOGIC;
  signal \n_0_init_state_r[4]_i_7\ : STD_LOGIC;
  signal \n_0_init_state_r[4]_i_8\ : STD_LOGIC;
  signal \n_0_init_state_r[4]_i_9\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_2\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_3\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_4\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_5\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_6\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_7\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_8\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_9\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_10\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_11\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_12\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_13\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_14\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_15\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_16\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_17\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_18\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_19\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_2\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_20\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_21\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_22\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_23\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_24\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_25\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_26\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_27\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_28\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_29\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_3\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_30\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_32\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_33\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_34\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_35\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_36\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_37\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_38\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_39\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_4\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_5\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_6\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_7\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_8\ : STD_LOGIC;
  signal \n_0_init_state_r[6]_i_9\ : STD_LOGIC;
  signal \n_0_init_state_r_reg[0]\ : STD_LOGIC;
  signal \n_0_init_state_r_reg[1]\ : STD_LOGIC;
  signal \n_0_init_state_r_reg[2]\ : STD_LOGIC;
  signal \n_0_init_state_r_reg[2]_i_3\ : STD_LOGIC;
  signal \n_0_init_state_r_reg[3]\ : STD_LOGIC;
  signal \n_0_init_state_r_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_init_state_r_reg[3]_i_3\ : STD_LOGIC;
  signal \n_0_init_state_r_reg[4]\ : STD_LOGIC;
  signal \n_0_init_state_r_reg[5]\ : STD_LOGIC;
  signal \n_0_init_state_r_reg[6]\ : STD_LOGIC;
  signal n_0_mem_init_done_r_i_1 : STD_LOGIC;
  signal n_0_mem_init_done_r_i_2 : STD_LOGIC;
  signal n_0_mpr_rdlvl_start_i_1 : STD_LOGIC;
  signal n_0_new_burst_r_i_1 : STD_LOGIC;
  signal \n_0_num_refresh[3]_i_1\ : STD_LOGIC;
  signal \n_0_num_refresh[3]_i_4\ : STD_LOGIC;
  signal \n_0_num_refresh[3]_i_5\ : STD_LOGIC;
  signal \n_0_ocal_act_wait_cnt[3]_i_1\ : STD_LOGIC;
  signal \n_0_ocal_act_wait_cnt[3]_i_3\ : STD_LOGIC;
  signal \n_0_oclk_wr_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_oclk_wr_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_oclk_wr_cnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_oclk_wr_cnt[3]_i_1\ : STD_LOGIC;
  signal \n_0_oclk_wr_cnt[3]_i_2\ : STD_LOGIC;
  signal \n_0_oclk_wr_cnt[3]_i_4\ : STD_LOGIC;
  signal \n_0_oclk_wr_cnt[3]_i_5\ : STD_LOGIC;
  signal \n_0_oclk_wr_cnt[3]_i_6\ : STD_LOGIC;
  signal \n_0_one_rank.stg1_wr_done_i_1\ : STD_LOGIC;
  signal n_0_pi_calib_done_r_i_1 : STD_LOGIC;
  signal n_0_pi_dqs_found_start_i_1 : STD_LOGIC;
  signal \n_0_prech_done_dly_r_reg[15]_srl16\ : STD_LOGIC;
  signal n_0_prech_pending_r_i_1 : STD_LOGIC;
  signal n_0_prech_pending_r_i_2 : STD_LOGIC;
  signal n_0_prech_pending_r_i_3 : STD_LOGIC;
  signal n_0_prech_pending_r_i_4 : STD_LOGIC;
  signal n_0_prech_pending_r_i_5 : STD_LOGIC;
  signal n_0_prech_pending_r_i_6 : STD_LOGIC;
  signal n_0_prech_pending_r_i_7 : STD_LOGIC;
  signal n_0_prech_pending_r_i_8 : STD_LOGIC;
  signal n_0_prech_pending_r_reg : STD_LOGIC;
  signal n_0_pwron_ce_r_i_1 : STD_LOGIC;
  signal n_0_pwron_ce_r_i_2 : STD_LOGIC;
  signal \n_0_rdlvl_start_dly0_r_reg[13]_srl14\ : STD_LOGIC;
  signal n_0_rdlvl_start_pre_i_1 : STD_LOGIC;
  signal n_0_rdlvl_start_pre_i_2 : STD_LOGIC;
  signal n_0_rdlvl_stg1_start_i_1 : STD_LOGIC;
  signal n_0_rdlvl_stg1_start_i_2 : STD_LOGIC;
  signal n_0_read_calib_i_1 : STD_LOGIC;
  signal n_0_read_calib_i_2 : STD_LOGIC;
  signal \n_0_reg_ctrl_cnt_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_reg_ctrl_cnt_r[3]_i_2\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_10\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_3\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_4\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_5\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_6\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_7\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_8\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_9\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_1\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_11\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_12\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_13\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_14\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_15\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_16\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_17\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_18\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_19\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_2\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_4\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_5\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_6\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_7\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_8\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_9\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt[7]_i_1\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt[7]_i_2\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[3]\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[4]\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[5]\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[6]\ : STD_LOGIC;
  signal \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[7]\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[3]_i_1\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[3]_i_2\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[4]_i_1\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[5]_i_1\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[5]_i_2\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[6]_i_1\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[6]_i_2\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[7]_i_1\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[8]_i_1\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[8]_i_2\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[8]_i_3\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[8]_i_4\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[8]_i_5\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[8]_i_6\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[8]_i_8\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt_reg[3]\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt_reg[4]\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt_reg[5]\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt_reg[6]\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt_reg[7]\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt_reg[8]\ : STD_LOGIC;
  signal \n_0_wr_done_victim_rotate.complex_row0_wr_done_i_1\ : STD_LOGIC;
  signal \n_0_wr_done_victim_rotate.complex_row1_wr_done_i_1\ : STD_LOGIC;
  signal n_0_wr_victim_inc_i_2 : STD_LOGIC;
  signal n_0_wrcal_rd_wait_i_2 : STD_LOGIC;
  signal n_0_wrcal_rd_wait_i_3 : STD_LOGIC;
  signal \n_0_wrcal_reads[0]_i_1\ : STD_LOGIC;
  signal \n_0_wrcal_reads[1]_i_1\ : STD_LOGIC;
  signal \n_0_wrcal_reads[2]_i_1\ : STD_LOGIC;
  signal \n_0_wrcal_reads[3]_i_1\ : STD_LOGIC;
  signal \n_0_wrcal_reads[4]_i_1\ : STD_LOGIC;
  signal \n_0_wrcal_reads[5]_i_1\ : STD_LOGIC;
  signal \n_0_wrcal_reads[6]_i_1\ : STD_LOGIC;
  signal \n_0_wrcal_reads[6]_i_2\ : STD_LOGIC;
  signal \n_0_wrcal_reads[7]_i_2\ : STD_LOGIC;
  signal \n_0_wrcal_reads[7]_i_3\ : STD_LOGIC;
  signal \n_0_wrcal_reads[7]_i_4\ : STD_LOGIC;
  signal \n_0_wrcal_reads[7]_i_5\ : STD_LOGIC;
  signal \n_0_wrcal_reads[7]_i_6\ : STD_LOGIC;
  signal \n_0_wrcal_reads[7]_i_7\ : STD_LOGIC;
  signal \n_0_wrcal_reads[7]_i_8\ : STD_LOGIC;
  signal \n_0_wrcal_reads_reg[0]\ : STD_LOGIC;
  signal \n_0_wrcal_reads_reg[1]\ : STD_LOGIC;
  signal \n_0_wrcal_reads_reg[2]\ : STD_LOGIC;
  signal \n_0_wrcal_reads_reg[3]\ : STD_LOGIC;
  signal \n_0_wrcal_reads_reg[4]\ : STD_LOGIC;
  signal \n_0_wrcal_reads_reg[5]\ : STD_LOGIC;
  signal \n_0_wrcal_reads_reg[6]\ : STD_LOGIC;
  signal \n_0_wrcal_reads_reg[7]\ : STD_LOGIC;
  signal \n_0_wrcal_start_dly_r_reg[4]_srl5\ : STD_LOGIC;
  signal \n_0_wrcal_start_dly_r_reg[4]_srl5_i_1\ : STD_LOGIC;
  signal \n_0_wrcal_start_dly_r_reg[5]\ : STD_LOGIC;
  signal n_0_wrcal_start_i_1 : STD_LOGIC;
  signal \n_0_wrcal_wr_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_wrcal_wr_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_wrcal_wr_cnt[3]_i_1\ : STD_LOGIC;
  signal \n_0_wrcal_wr_cnt[3]_i_2\ : STD_LOGIC;
  signal \n_0_wrcal_wr_cnt[3]_i_4\ : STD_LOGIC;
  signal \n_0_wrcal_wr_cnt[3]_i_5\ : STD_LOGIC;
  signal \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[12]_i_1\ : STD_LOGIC;
  signal \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[13]_i_1\ : STD_LOGIC;
  signal \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1\ : STD_LOGIC;
  signal \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[24]_i_1\ : STD_LOGIC;
  signal \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[26]_i_1\ : STD_LOGIC;
  signal \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[29]_i_1\ : STD_LOGIC;
  signal \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[31]_i_1\ : STD_LOGIC;
  signal \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[40]_i_1\ : STD_LOGIC;
  signal \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[46]_i_1\ : STD_LOGIC;
  signal \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[60]_i_1\ : STD_LOGIC;
  signal \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[61]_i_1\ : STD_LOGIC;
  signal \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[62]_i_1\ : STD_LOGIC;
  signal \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_2\ : STD_LOGIC;
  signal \n_0_wrdqen_div2.wrcal_pat_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_wrdqen_div2.wrcal_pat_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_wrdqen_div2.wrdata_pat_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_wrdqen_div2.wrdata_pat_cnt[1]_i_1\ : STD_LOGIC;
  signal n_0_wrlvl_final_if_rst_i_1 : STD_LOGIC;
  signal n_0_wrlvl_final_if_rst_i_2 : STD_LOGIC;
  signal n_0_wrlvl_final_if_rst_i_3 : STD_LOGIC;
  signal n_0_wrlvl_final_if_rst_i_4 : STD_LOGIC;
  signal \n_1_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10\ : STD_LOGIC;
  signal \n_2_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10\ : STD_LOGIC;
  signal \n_3_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10\ : STD_LOGIC;
  signal \n_4_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2\ : STD_LOGIC;
  signal \n_4_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10\ : STD_LOGIC;
  signal \n_5_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2\ : STD_LOGIC;
  signal \n_5_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10\ : STD_LOGIC;
  signal \n_6_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2\ : STD_LOGIC;
  signal \n_6_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10\ : STD_LOGIC;
  signal \n_7_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2\ : STD_LOGIC;
  signal \n_7_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10\ : STD_LOGIC;
  signal new_burst_r : STD_LOGIC;
  signal num_refresh0 : STD_LOGIC;
  signal \num_refresh_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ocal_act_wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \oclk_wr_cnt0__0\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \oclk_wr_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal phy_address : STD_LOGIC_VECTOR ( 25 downto 13 );
  signal phy_bank : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal phy_cas_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal phy_cs_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal phy_ras_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^phy_read_calib\ : STD_LOGIC;
  signal phy_we_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal phy_wrdata : STD_LOGIC_VECTOR ( 63 downto 12 );
  signal phy_wrdata_en : STD_LOGIC;
  signal phy_wrdata_en_r1 : STD_LOGIC;
  signal phy_wrdata_en_r10 : STD_LOGIC;
  signal \^pi_calib_done\ : STD_LOGIC;
  signal pi_calib_done_r : STD_LOGIC;
  signal pi_calib_rank_done_r : STD_LOGIC;
  signal pi_phase_locked_all_r1 : STD_LOGIC;
  signal pi_phase_locked_all_r2 : STD_LOGIC;
  signal pi_phase_locked_all_r3 : STD_LOGIC;
  signal pi_phase_locked_all_r4 : STD_LOGIC;
  signal \^prech_done\ : STD_LOGIC;
  signal prech_done_pre : STD_LOGIC;
  signal prech_req_posedge_r0 : STD_LOGIC;
  signal prech_req_r : STD_LOGIC;
  signal pwron_ce_r : STD_LOGIC;
  signal rdlvl_last_byte_done_r : STD_LOGIC;
  signal rdlvl_start_dly0_r : STD_LOGIC_VECTOR ( 14 to 14 );
  signal rdlvl_start_pre : STD_LOGIC;
  signal \reg_ctrl_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal reset_rd_addr_r1 : STD_LOGIC;
  signal \^stg1_wr_done\ : STD_LOGIC;
  signal temp_lmr_done : STD_LOGIC;
  signal wr_victim_inc : STD_LOGIC;
  signal wr_victim_inc0 : STD_LOGIC;
  signal wrcal_pat_cnt : STD_LOGIC_VECTOR ( 1 to 1 );
  signal wrcal_rd_wait3_out : STD_LOGIC;
  signal wrcal_reads02_out : STD_LOGIC;
  signal \wrcal_wr_cnt0__0\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \wrcal_wr_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrdata_pat_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^wrlvl_final_if_rst\ : STD_LOGIC;
  signal wrlvl_odt : STD_LOGIC;
  signal \NLW_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DDR3_1rank.phy_int_cs_n[0]_i_9\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \calib_cmd[0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \calib_cmd[1]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \calib_cmd[2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \calib_cmd[2]_i_4\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of calib_ctl_wren_i_1 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \calib_odt[0]_i_4\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \calib_seq[0]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \calib_seq[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of calib_wrdata_en_i_1 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of calib_wrdata_en_i_2 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of cnt_cmd_done_m7_r_i_2 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \cnt_cmd_r[1]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \cnt_cmd_r[2]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \cnt_cmd_r[4]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of cnt_dllk_zqinit_done_r_i_1 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \cnt_dllk_zqinit_r[1]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \cnt_dllk_zqinit_r[2]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \cnt_dllk_zqinit_r[3]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \cnt_dllk_zqinit_r[4]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \cnt_dllk_zqinit_r[7]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \cnt_init_af_r[0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \cnt_init_af_r[1]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \cnt_init_pre_wait_r[0]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \cnt_init_pre_wait_r[1]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \cnt_init_pre_wait_r[2]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \cnt_init_pre_wait_r[3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \cnt_init_pre_wait_r[4]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \cnt_init_pre_wait_r[7]_i_3\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[1]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[2]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[3]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[4]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[6]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[7]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[8]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[9]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of cnt_pwron_cke_done_r_i_1 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of cnt_pwron_cke_done_r_i_2 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \cnt_pwron_r[1]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \cnt_pwron_r[2]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \cnt_pwron_r[3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \cnt_pwron_r[4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \cnt_pwron_r[6]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \cnt_pwron_r[7]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \cnt_pwron_r[8]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \cnt_shift_r[3]_i_2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \complex_address[9]_i_4\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \complex_num_reads[1]_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \complex_num_reads[1]_i_3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \complex_num_reads[3]_i_11\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \complex_num_reads[3]_i_7\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \complex_num_reads[3]_i_8\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \complex_num_reads[3]_i_9\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \complex_num_reads_dec[1]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \complex_num_writes[0]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \complex_num_writes[0]_i_3\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \complex_num_writes[2]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \complex_num_writes[2]_i_3\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \complex_num_writes[3]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \complex_num_writes[4]_i_14\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \complex_num_writes[4]_i_19\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \complex_num_writes[4]_i_20\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \complex_num_writes[4]_i_21\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \complex_num_writes[4]_i_22\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \complex_num_writes[4]_i_5\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \complex_num_writes[4]_i_8\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \complex_num_writes[4]_i_9\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \complex_num_writes_dec[0]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \complex_num_writes_dec[2]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \complex_num_writes_dec[4]_i_5\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \complex_num_writes_dec[4]_i_6\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of complex_ocal_odt_ext_i_2 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of complex_oclkdelay_calib_start_int_i_2 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of complex_oclkdelay_calib_start_int_i_3 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of complex_row0_rd_done_i_2 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[1]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[3]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[4]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[7]_i_3\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[7]_i_5\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[7]_i_7\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \complex_wait_cnt[0]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \complex_wait_cnt[1]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \complex_wait_cnt[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \complex_wait_cnt[3]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \en_cnt_div2.enable_wrlvl_cnt[1]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \en_cnt_div2.enable_wrlvl_cnt[3]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \even_cwl.phy_cas_n[0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of first_rdlvl_pat_r_i_1 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of first_wrcal_pat_r_i_2 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_4\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_5\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_10\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_13\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_14\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_10\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_15\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_16\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_17\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_18\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_20\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_21\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_23\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_24\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_25\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_26\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_30\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_32\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_33\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_34\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_35\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_36\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_4\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1\ : label is "soft_lutpair68";
  attribute KEEP : string;
  attribute KEEP of init_complete_r1_timing_reg : label is "yes";
  attribute SOFT_HLUTNM of init_complete_r_i_2 : label is "soft_lutpair152";
  attribute KEEP of init_complete_r_timing_reg : label is "yes";
  attribute SOFT_HLUTNM of \init_state_r[0]_i_12\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \init_state_r[0]_i_17\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \init_state_r[0]_i_3\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \init_state_r[0]_i_6\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \init_state_r[0]_i_7\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_11\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \init_state_r[2]_i_16\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \init_state_r[2]_i_17\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \init_state_r[2]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \init_state_r[2]_i_5\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \init_state_r[3]_i_10\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \init_state_r[3]_i_11\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \init_state_r[3]_i_14\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \init_state_r[3]_i_15\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \init_state_r[3]_i_9\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_10\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_13\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_16\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_5\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_6\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_8\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_20\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_24\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_26\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_27\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_30\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_32\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_34\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_35\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_5\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_7\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of mem_init_done_r_i_2 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of new_burst_r_i_1 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \num_refresh[0]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \num_refresh[1]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \num_refresh[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \num_refresh[3]_i_3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \ocal_act_wait_cnt[1]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \ocal_act_wait_cnt[2]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \ocal_act_wait_cnt[3]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \ocal_act_wait_cnt[3]_i_3\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \oclk_wr_cnt[0]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \oclk_wr_cnt[1]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \oclk_wr_cnt[3]_i_3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \oclk_wr_cnt[3]_i_6\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \out_fifo_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of phy_control_i_i_1 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of phy_control_i_i_10 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of phy_control_i_i_11 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of phy_control_i_i_3 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of phy_control_i_i_4 : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of phy_control_i_i_5 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of phy_control_i_i_7 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of phy_control_i_i_8 : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of phy_control_i_i_9 : label is "soft_lutpair167";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of pi_phase_locked_all_r1_reg : label is std.standard.true;
  attribute KEEP of pi_phase_locked_all_r1_reg : label is "yes";
  attribute ASYNC_REG of pi_phase_locked_all_r2_reg : label is std.standard.true;
  attribute KEEP of pi_phase_locked_all_r2_reg : label is "yes";
  attribute ASYNC_REG of pi_phase_locked_all_r3_reg : label is std.standard.true;
  attribute KEEP of pi_phase_locked_all_r3_reg : label is "yes";
  attribute ASYNC_REG of pi_phase_locked_all_r4_reg : label is std.standard.true;
  attribute KEEP of pi_phase_locked_all_r4_reg : label is "yes";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \prech_done_dly_r_reg[15]_srl16\ : label is "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_dly_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \prech_done_dly_r_reg[15]_srl16\ : label is "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_dly_r_reg[15]_srl16 ";
  attribute SOFT_HLUTNM of prech_pending_r_i_6 : label is "soft_lutpair131";
  attribute srl_bus_name of \rdlvl_start_dly0_r_reg[13]_srl14\ : label is "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg ";
  attribute srl_name of \rdlvl_start_dly0_r_reg[13]_srl14\ : label is "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[13]_srl14 ";
  attribute SOFT_HLUTNM of rdlvl_start_pre_i_2 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of rdlvl_stg1_start_i_1 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of read_calib_i_2 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \reg_ctrl_cnt_r[1]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \reg_ctrl_cnt_r[2]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \reg_ctrl_cnt_r[3]_i_3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[0]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[1]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[2]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[4]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[5]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[6]_i_12\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[6]_i_18\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[6]_i_19\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[6]_i_3\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[6]_i_4\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[6]_i_6\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[2]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[4]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[5]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[6]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[7]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[8]_i_3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \wr_done_victim_rotate.complex_row0_wr_done_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \wr_done_victim_rotate.complex_row1_wr_done_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \wr_en_inferred__0_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \wr_en_inferred__0_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1__3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1__4\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of wrcal_rd_wait_i_2 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of wrcal_rd_wait_i_3 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \wrcal_reads[1]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \wrcal_reads[2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \wrcal_reads[3]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \wrcal_reads[5]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \wrcal_reads[6]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \wrcal_reads[7]_i_3\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \wrcal_reads[7]_i_4\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \wrcal_reads[7]_i_5\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \wrcal_reads[7]_i_7\ : label is "soft_lutpair109";
  attribute srl_bus_name of \wrcal_start_dly_r_reg[4]_srl5\ : label is "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg ";
  attribute srl_name of \wrcal_start_dly_r_reg[4]_srl5\ : label is "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[4]_srl5 ";
  attribute SOFT_HLUTNM of \wrcal_wr_cnt[0]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \wrcal_wr_cnt[1]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \wrcal_wr_cnt[3]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \wrcal_wr_cnt[3]_i_5\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[12]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[13]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[24]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[26]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[29]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[31]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[40]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[46]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[60]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[61]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[62]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \wrdqen_div2.phy_wrdata_en_r1_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \wrdqen_div2.wrcal_pat_cnt[0]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \wrdqen_div2.wrcal_pat_cnt[1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \wrdqen_div2.wrdata_pat_cnt[0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \wrdqen_div2.wrdata_pat_cnt[1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of wrlvl_final_if_rst_i_2 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of wrlvl_final_if_rst_i_3 : label is "soft_lutpair131";
begin
  O1 <= init_complete_r1_timing;
  O10 <= \^o10\;
  O11(0) <= \^o11\(0);
  O15 <= \^o15\;
  O16 <= \^o16\;
  O17 <= \^o17\;
  O2 <= \^o2\;
  O27 <= \^o27\;
  O3 <= \^o3\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  O9 <= \^o9\;
  PHYCTLWD(10 downto 0) <= \^phyctlwd\(10 downto 0);
  detect_pi_found_dqs <= \^detect_pi_found_dqs\;
  init_complete_r_timing <= init_complete_r_timing_orig;
  phy_read_calib <= \^phy_read_calib\;
  pi_calib_done <= \^pi_calib_done\;
  prech_done <= \^prech_done\;
  stg1_wr_done <= \^stg1_wr_done\;
  wrlvl_final_if_rst <= \^wrlvl_final_if_rst\;
\DDR3_1rank.phy_int_cs_n[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AB"
    )
    port map (
      I0 => \n_0_calib_cmd[2]_i_1\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_DDR3_1rank.phy_int_cs_n[0]_i_2\,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2\,
      I4 => \n_0_DDR3_1rank.phy_int_cs_n[0]_i_3\,
      I5 => \n_0_DDR3_1rank.phy_int_cs_n[0]_i_4\,
      O => \n_0_DDR3_1rank.phy_int_cs_n[0]_i_1\
    );
\DDR3_1rank.phy_int_cs_n[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_init_state_r_reg[6]\,
      I4 => \n_0_init_state_r_reg[5]\,
      I5 => \n_0_init_state_r_reg[4]\,
      O => \n_0_DDR3_1rank.phy_int_cs_n[0]_i_2\
    );
\DDR3_1rank.phy_int_cs_n[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF01"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => n_0_wrlvl_final_if_rst_i_3,
      I3 => \n_0_DDR3_1rank.phy_int_cs_n[0]_i_5\,
      I4 => \n_0_DDR3_1rank.phy_int_cs_n[0]_i_6\,
      I5 => \n_0_DDR3_1rank.phy_int_cs_n[0]_i_7\,
      O => \n_0_DDR3_1rank.phy_int_cs_n[0]_i_3\
    );
\DDR3_1rank.phy_int_cs_n[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF08"
    )
    port map (
      I0 => \n_0_oclk_wr_cnt[3]_i_6\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => n_0_complex_oclkdelay_calib_start_int_i_2,
      I3 => \n_0_num_refresh[3]_i_5\,
      I4 => \n_0_DDR3_1rank.phy_int_cs_n[0]_i_8\,
      O => \n_0_DDR3_1rank.phy_int_cs_n[0]_i_4\
    );
\DDR3_1rank.phy_int_cs_n[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[6]\,
      I1 => \n_0_wrcal_reads[7]_i_4\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_DDR3_1rank.phy_int_cs_n[0]_i_5\
    );
\DDR3_1rank.phy_int_cs_n[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000002"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_calib_cmd[2]_i_4\,
      I2 => \n_0_init_state_r_reg[2]\,
      I3 => \n_0_init_state_r_reg[3]\,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => \n_0_init_state_r_reg[5]\,
      O => \n_0_DDR3_1rank.phy_int_cs_n[0]_i_6\
    );
\DDR3_1rank.phy_int_cs_n[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
    port map (
      I0 => \n_0_oclk_wr_cnt[3]_i_6\,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[6]\,
      I4 => \n_0_init_state_r_reg[2]\,
      I5 => \n_0_init_state_r_reg[3]\,
      O => \n_0_DDR3_1rank.phy_int_cs_n[0]_i_7\
    );
\DDR3_1rank.phy_int_cs_n[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40407040"
    )
    port map (
      I0 => \n_0_DDR3_1rank.phy_int_cs_n[0]_i_9\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[2]\,
      I3 => \n_0_init_state_r[4]_i_10\,
      I4 => n_0_complex_oclkdelay_calib_start_int_i_2,
      I5 => \n_0_cnt_init_mr_r[1]_i_3\,
      O => \n_0_DDR3_1rank.phy_int_cs_n[0]_i_8\
    );
\DDR3_1rank.phy_int_cs_n[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => \n_0_init_state_r_reg[6]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[5]\,
      O => \n_0_DDR3_1rank.phy_int_cs_n[0]_i_9\
    );
\DDR3_1rank.phy_int_cs_n_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_DDR3_1rank.phy_int_cs_n[0]_i_1\,
      Q => phy_cs_n(0),
      S => SS(0)
    );
\back_to_back_reads_2_1.num_reads[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033320000"
    )
    port map (
      I0 => \n_0_back_to_back_reads_2_1.num_reads[2]_i_2\,
      I1 => \n_0_back_to_back_reads_2_1.num_reads_reg[0]\,
      I2 => \n_0_back_to_back_reads_2_1.num_reads_reg[1]\,
      I3 => \n_0_back_to_back_reads_2_1.num_reads_reg[2]\,
      I4 => \^o10\,
      I5 => I42,
      O => \n_0_back_to_back_reads_2_1.num_reads[0]_i_1\
    );
\back_to_back_reads_2_1.num_reads[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C3C20000"
    )
    port map (
      I0 => \n_0_back_to_back_reads_2_1.num_reads[2]_i_2\,
      I1 => \n_0_back_to_back_reads_2_1.num_reads_reg[0]\,
      I2 => \n_0_back_to_back_reads_2_1.num_reads_reg[1]\,
      I3 => \n_0_back_to_back_reads_2_1.num_reads_reg[2]\,
      I4 => \^o10\,
      I5 => I42,
      O => \n_0_back_to_back_reads_2_1.num_reads[1]_i_1\
    );
\back_to_back_reads_2_1.num_reads[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FC020000"
    )
    port map (
      I0 => \n_0_back_to_back_reads_2_1.num_reads[2]_i_2\,
      I1 => \n_0_back_to_back_reads_2_1.num_reads_reg[0]\,
      I2 => \n_0_back_to_back_reads_2_1.num_reads_reg[1]\,
      I3 => \n_0_back_to_back_reads_2_1.num_reads_reg[2]\,
      I4 => \^o10\,
      I5 => I42,
      O => \n_0_back_to_back_reads_2_1.num_reads[2]_i_1\
    );
\back_to_back_reads_2_1.num_reads[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => \n_0_init_state_r_reg[6]\,
      I5 => n_0_init_complete_r_i_2,
      O => \n_0_back_to_back_reads_2_1.num_reads[2]_i_2\
    );
\back_to_back_reads_2_1.num_reads_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_back_to_back_reads_2_1.num_reads[0]_i_1\,
      Q => \n_0_back_to_back_reads_2_1.num_reads_reg[0]\,
      R => '0'
    );
\back_to_back_reads_2_1.num_reads_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_back_to_back_reads_2_1.num_reads[1]_i_1\,
      Q => \n_0_back_to_back_reads_2_1.num_reads_reg[1]\,
      R => '0'
    );
\back_to_back_reads_2_1.num_reads_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_back_to_back_reads_2_1.num_reads[2]_i_1\,
      Q => \n_0_back_to_back_reads_2_1.num_reads_reg[2]\,
      R => '0'
    );
burst_addr_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EEEF"
    )
    port map (
      I0 => n_0_burst_addr_r_i_2,
      I1 => n_0_burst_addr_r_i_3,
      I2 => n_0_burst_addr_r_reg,
      I3 => \n_0_calib_cmd[2]_i_1\,
      I4 => I10,
      I5 => I77,
      O => burst_addr_r6_out
    );
burst_addr_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000220000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[5]\,
      I1 => \n_0_init_state_r_reg[6]\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => n_0_complex_ocal_odt_ext_i_2,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => \n_0_init_state_r_reg[1]\,
      O => n_0_burst_addr_r_i_2
    );
burst_addr_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDDDDFDD"
    )
    port map (
      I0 => n_0_burst_addr_r_i_4,
      I1 => n_0_burst_addr_r_i_5,
      I2 => n_0_rdlvl_start_pre_i_2,
      I3 => \n_0_init_state_r_reg[5]\,
      I4 => \n_0_init_state_r_reg[4]\,
      I5 => n_0_burst_addr_r_i_6,
      O => n_0_burst_addr_r_i_3
    );
burst_addr_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[6]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r_reg[4]\,
      I5 => \n_0_init_state_r_reg[5]\,
      O => n_0_burst_addr_r_i_4
    );
burst_addr_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_oclk_wr_cnt[3]_i_5\,
      I4 => \n_0_init_state_r_reg[6]\,
      I5 => \n_0_init_state_r_reg[4]\,
      O => n_0_burst_addr_r_i_5
    );
burst_addr_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
    port map (
      I0 => \n_0_oclk_wr_cnt[3]_i_6\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r_reg[2]\,
      I3 => \n_0_init_state_r_reg[3]\,
      I4 => \n_0_init_state_r_reg[4]\,
      I5 => \n_0_init_state_r_reg[6]\,
      O => n_0_burst_addr_r_i_6
    );
burst_addr_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => burst_addr_r6_out,
      Q => n_0_burst_addr_r_reg,
      R => '0'
    );
\calib_cke_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => cnt_pwron_cke_done_r,
      Q => calib_cke(1),
      R => I7
    );
\calib_cmd[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_calib_cmd[2]_i_1\,
      O => \n_0_calib_cmd[0]_i_1\
    );
\calib_cmd[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => new_burst_r,
      I1 => \n_0_calib_cmd[2]_i_3\,
      O => \n_0_calib_cmd[1]_i_1\
    );
\calib_cmd[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400FFFF"
    )
    port map (
      I0 => n_0_wrlvl_final_if_rst_i_4,
      I1 => \n_0_stg1_wr_rd_cnt[8]_i_4\,
      I2 => \n_0_calib_cmd[2]_i_2\,
      I3 => \n_0_calib_cmd[2]_i_3\,
      I4 => new_burst_r,
      O => \n_0_calib_cmd[2]_i_1\
    );
\calib_cmd[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000FFFF"
    )
    port map (
      I0 => \n_0_calib_cmd[2]_i_4\,
      I1 => \n_0_oclk_wr_cnt[3]_i_5\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_DDR3_1rank.phy_int_cs_n[0]_i_2\,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_calib_cmd[2]_i_2\
    );
\calib_cmd[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1\,
      I1 => \n_0_calib_cmd[2]_i_5\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13\,
      I3 => \n_0_stg1_wr_rd_cnt[8]_i_5\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_16\,
      I5 => \n_0_calib_cmd[2]_i_6\,
      O => \n_0_calib_cmd[2]_i_3\
    );
\calib_cmd[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => \n_0_init_state_r_reg[6]\,
      O => \n_0_calib_cmd[2]_i_4\
    );
\calib_cmd[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
    port map (
      I0 => n_0_complex_ocal_odt_ext_i_2,
      I1 => \n_0_init_state_r_reg[6]\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_calib_cmd[2]_i_5\
    );
\calib_cmd[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => n_0_complex_oclkdelay_calib_start_int_i_3,
      I4 => \n_0_init_state_r_reg[6]\,
      I5 => \n_0_init_state_r_reg[4]\,
      O => \n_0_calib_cmd[2]_i_6\
    );
\calib_cmd_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_calib_cmd[0]_i_1\,
      Q => calib_cmd(0),
      R => '0'
    );
\calib_cmd_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_calib_cmd[1]_i_1\,
      Q => calib_cmd(1),
      R => '0'
    );
\calib_cmd_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_calib_cmd[2]_i_1\,
      Q => calib_cmd(2),
      R => '0'
    );
calib_ctl_wren_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => cnt_pwron_cke_done_r,
      I1 => phy_mc_go,
      O => calib_ctl_wren0
    );
calib_ctl_wren_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => calib_ctl_wren0,
      Q => \^o5\,
      R => I8(0)
    );
\calib_data_offset_0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => new_burst_r,
      I1 => \n_0_calib_cmd[2]_i_3\,
      I2 => \^pi_calib_done\,
      O => \n_0_calib_data_offset_0[5]_i_1\
    );
\calib_data_offset_0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I28,
      Q => calib_data_offset_0(0),
      R => \n_0_calib_data_offset_0[5]_i_1\
    );
\calib_data_offset_0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I27,
      Q => calib_data_offset_0(1),
      R => \n_0_calib_data_offset_0[5]_i_1\
    );
\calib_data_offset_0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I26,
      Q => calib_data_offset_0(2),
      R => \n_0_calib_data_offset_0[5]_i_1\
    );
\calib_data_offset_0_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I25,
      Q => calib_data_offset_0(3),
      R => \n_0_calib_data_offset_0[5]_i_1\
    );
\calib_data_offset_0_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I24,
      Q => calib_data_offset_0(4),
      R => \n_0_calib_data_offset_0[5]_i_1\
    );
\calib_data_offset_0_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I23,
      Q => calib_data_offset_0(5),
      R => \n_0_calib_data_offset_0[5]_i_1\
    );
\calib_odt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FB00FF00"
    )
    port map (
      I0 => n_0_wrlvl_final_if_rst_i_4,
      I1 => \n_0_stg1_wr_rd_cnt[8]_i_4\,
      I2 => \n_0_calib_cmd[2]_i_2\,
      I3 => \gen_rnk[0].mr2_r_reg[0]_0\(1),
      I4 => \n_0_calib_odt[0]_i_2\,
      I5 => I42,
      O => \n_0_calib_odt[0]_i_1\
    );
\calib_odt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_oclk_wr_cnt[3]_i_4\,
      I1 => \n_0_calib_odt[0]_i_3\,
      I2 => \n_0_complex_address[9]_i_5\,
      I3 => complex_odt_ext,
      I4 => complex_ocal_odt_ext,
      I5 => \^stg1_wr_done\,
      O => \n_0_calib_odt[0]_i_2\
    );
\calib_odt[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EEEFFFFEEEEFFFF"
    )
    port map (
      I0 => n_0_rdlvl_start_pre_i_2,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2\,
      I2 => wrlvl_odt,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => \n_0_calib_odt[0]_i_4\,
      O => \n_0_calib_odt[0]_i_3\
    );
\calib_odt[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r_reg[3]\,
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => \n_0_init_state_r_reg[6]\,
      O => \n_0_calib_odt[0]_i_4\
    );
\calib_odt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_calib_odt[0]_i_1\,
      Q => calib_odt(0),
      R => '0'
    );
\calib_seq[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => phy_mc_go,
      I1 => cnt_pwron_cke_done_r,
      I2 => \^phyctlwd\(9),
      O => \n_0_calib_seq[0]_i_1\
    );
\calib_seq[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^phyctlwd\(9),
      I1 => cnt_pwron_cke_done_r,
      I2 => phy_mc_go,
      I3 => \^phyctlwd\(10),
      O => \n_0_calib_seq[1]_i_1\
    );
\calib_seq_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_calib_seq[0]_i_1\,
      Q => \^phyctlwd\(9),
      R => I7
    );
\calib_seq_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_calib_seq[1]_i_1\,
      Q => \^phyctlwd\(10),
      R => I7
    );
calib_wrdata_en_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_0_calib_wrdata_en_i_2,
      O => phy_wrdata_en
    );
calib_wrdata_en_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000400FF"
    )
    port map (
      I0 => n_0_wrlvl_final_if_rst_i_4,
      I1 => \n_0_stg1_wr_rd_cnt[8]_i_4\,
      I2 => \n_0_calib_cmd[2]_i_2\,
      I3 => phy_wrdata_en_r1,
      I4 => new_burst_r,
      O => n_0_calib_wrdata_en_i_2
    );
calib_wrdata_en_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => phy_wrdata_en,
      Q => \^o6\,
      R => '0'
    );
cnt_cmd_done_m7_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
    port map (
      I0 => \n_0_cnt_cmd_r_reg[4]\,
      I1 => \n_0_cnt_cmd_r_reg[6]\,
      I2 => \n_0_cnt_cmd_r_reg[3]\,
      I3 => \n_0_cnt_cmd_r_reg[5]\,
      I4 => \n_0_cnt_cmd_r_reg[2]\,
      I5 => n_0_cnt_cmd_done_m7_r_i_2,
      O => n_0_cnt_cmd_done_m7_r_i_1
    );
cnt_cmd_done_m7_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_cnt_cmd_r_reg[1]\,
      I1 => \n_0_cnt_cmd_r_reg[0]\,
      O => n_0_cnt_cmd_done_m7_r_i_2
    );
cnt_cmd_done_m7_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_cnt_cmd_done_m7_r_i_1,
      Q => cnt_cmd_done_m7_r,
      R => '0'
    );
cnt_cmd_done_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_cnt_cmd_r_reg[6]\,
      I1 => n_0_cnt_cmd_done_r_i_2,
      O => n_0_cnt_cmd_done_r_i_1
    );
cnt_cmd_done_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_cnt_cmd_r_reg[5]\,
      I1 => \n_0_cnt_cmd_r_reg[2]\,
      I2 => \n_0_cnt_cmd_r_reg[1]\,
      I3 => \n_0_cnt_cmd_r_reg[0]\,
      I4 => \n_0_cnt_cmd_r_reg[3]\,
      I5 => \n_0_cnt_cmd_r_reg[4]\,
      O => n_0_cnt_cmd_done_r_i_2
    );
cnt_cmd_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_cnt_cmd_done_r_i_1,
      Q => cnt_cmd_done_r,
      R => '0'
    );
\cnt_cmd_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_cnt_cmd_r_reg[0]\,
      O => \n_0_cnt_cmd_r[0]_i_1\
    );
\cnt_cmd_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
    port map (
      I0 => \n_0_init_state_r_reg[6]\,
      I1 => \n_0_cnt_cmd_r_reg[0]\,
      I2 => \n_0_cnt_cmd_r_reg[1]\,
      I3 => \n_0_cnt_cmd_r[3]_i_2\,
      O => \n_0_cnt_cmd_r[1]_i_1\
    );
\cnt_cmd_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001444"
    )
    port map (
      I0 => \n_0_init_state_r_reg[6]\,
      I1 => \n_0_cnt_cmd_r_reg[2]\,
      I2 => \n_0_cnt_cmd_r_reg[0]\,
      I3 => \n_0_cnt_cmd_r_reg[1]\,
      I4 => \n_0_cnt_cmd_r[3]_i_2\,
      O => \n_0_cnt_cmd_r[2]_i_1\
    );
\cnt_cmd_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000006AAA"
    )
    port map (
      I0 => \n_0_cnt_cmd_r_reg[3]\,
      I1 => \n_0_cnt_cmd_r_reg[2]\,
      I2 => \n_0_cnt_cmd_r_reg[1]\,
      I3 => \n_0_cnt_cmd_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[6]\,
      I5 => \n_0_cnt_cmd_r[3]_i_2\,
      O => \n_0_cnt_cmd_r[3]_i_1\
    );
\cnt_cmd_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF7FC97BC83ECD7"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_init_state_r_reg[5]\,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_cnt_cmd_r[3]_i_2\
    );
\cnt_cmd_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \n_0_cnt_cmd_r_reg[4]\,
      I1 => \n_0_cnt_cmd_r_reg[3]\,
      I2 => \n_0_cnt_cmd_r_reg[0]\,
      I3 => \n_0_cnt_cmd_r_reg[1]\,
      I4 => \n_0_cnt_cmd_r_reg[2]\,
      O => \n_0_cnt_cmd_r[4]_i_1\
    );
\cnt_cmd_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_cnt_cmd_r_reg[5]\,
      I1 => \n_0_cnt_cmd_r_reg[2]\,
      I2 => \n_0_cnt_cmd_r_reg[1]\,
      I3 => \n_0_cnt_cmd_r_reg[0]\,
      I4 => \n_0_cnt_cmd_r_reg[3]\,
      I5 => \n_0_cnt_cmd_r_reg[4]\,
      O => \n_0_cnt_cmd_r[5]_i_1\
    );
\cnt_cmd_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_init_state_r_reg[6]\,
      I1 => \n_0_cnt_cmd_r[3]_i_2\,
      O => \n_0_cnt_cmd_r[6]_i_1\
    );
\cnt_cmd_r[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_cnt_cmd_r_reg[6]\,
      I1 => n_0_cnt_cmd_done_r_i_2,
      O => \n_0_cnt_cmd_r[6]_i_2\
    );
\cnt_cmd_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_cmd_r[0]_i_1\,
      Q => \n_0_cnt_cmd_r_reg[0]\,
      R => \n_0_cnt_cmd_r[6]_i_1\
    );
\cnt_cmd_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_cmd_r[1]_i_1\,
      Q => \n_0_cnt_cmd_r_reg[1]\,
      R => '0'
    );
\cnt_cmd_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_cmd_r[2]_i_1\,
      Q => \n_0_cnt_cmd_r_reg[2]\,
      R => '0'
    );
\cnt_cmd_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_cmd_r[3]_i_1\,
      Q => \n_0_cnt_cmd_r_reg[3]\,
      R => '0'
    );
\cnt_cmd_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_cmd_r[4]_i_1\,
      Q => \n_0_cnt_cmd_r_reg[4]\,
      R => \n_0_cnt_cmd_r[6]_i_1\
    );
\cnt_cmd_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_cmd_r[5]_i_1\,
      Q => \n_0_cnt_cmd_r_reg[5]\,
      R => \n_0_cnt_cmd_r[6]_i_1\
    );
\cnt_cmd_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_cmd_r[6]_i_2\,
      Q => \n_0_cnt_cmd_r_reg[6]\,
      R => \n_0_cnt_cmd_r[6]_i_1\
    );
cnt_dllk_zqinit_done_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => cnt_dllk_zqinit_done_r,
      I1 => \cnt_dllk_zqinit_r_reg__0\(6),
      I2 => \n_0_cnt_dllk_zqinit_r[7]_i_3\,
      I3 => \cnt_dllk_zqinit_r_reg__0\(7),
      O => n_0_cnt_dllk_zqinit_done_r_i_1
    );
cnt_dllk_zqinit_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_cnt_dllk_zqinit_done_r_i_1,
      Q => cnt_dllk_zqinit_done_r,
      R => \n_0_cnt_dllk_zqinit_r[7]_i_1\
    );
\cnt_dllk_zqinit_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(0),
      O => \p_0_in__3\(0)
    );
\cnt_dllk_zqinit_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(0),
      I1 => \cnt_dllk_zqinit_r_reg__0\(1),
      O => \p_0_in__3\(1)
    );
\cnt_dllk_zqinit_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(2),
      I1 => \cnt_dllk_zqinit_r_reg__0\(1),
      I2 => \cnt_dllk_zqinit_r_reg__0\(0),
      O => \p_0_in__3\(2)
    );
\cnt_dllk_zqinit_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(3),
      I1 => \cnt_dllk_zqinit_r_reg__0\(0),
      I2 => \cnt_dllk_zqinit_r_reg__0\(1),
      I3 => \cnt_dllk_zqinit_r_reg__0\(2),
      O => \p_0_in__3\(3)
    );
\cnt_dllk_zqinit_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(4),
      I1 => \cnt_dllk_zqinit_r_reg__0\(2),
      I2 => \cnt_dllk_zqinit_r_reg__0\(1),
      I3 => \cnt_dllk_zqinit_r_reg__0\(0),
      I4 => \cnt_dllk_zqinit_r_reg__0\(3),
      O => \p_0_in__3\(4)
    );
\cnt_dllk_zqinit_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(5),
      I1 => \cnt_dllk_zqinit_r_reg__0\(3),
      I2 => \cnt_dllk_zqinit_r_reg__0\(0),
      I3 => \cnt_dllk_zqinit_r_reg__0\(1),
      I4 => \cnt_dllk_zqinit_r_reg__0\(2),
      I5 => \cnt_dllk_zqinit_r_reg__0\(4),
      O => \p_0_in__3\(5)
    );
\cnt_dllk_zqinit_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(6),
      I1 => \n_0_cnt_dllk_zqinit_r[7]_i_3\,
      O => \p_0_in__3\(6)
    );
\cnt_dllk_zqinit_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[6]\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[3]\,
      I3 => \n_0_init_state_r_reg[5]\,
      I4 => \n_0_init_state_r_reg[4]\,
      I5 => \n_0_wrcal_reads[7]_i_5\,
      O => \n_0_cnt_dllk_zqinit_r[7]_i_1\
    );
\cnt_dllk_zqinit_r[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(7),
      I1 => \n_0_cnt_dllk_zqinit_r[7]_i_3\,
      I2 => \cnt_dllk_zqinit_r_reg__0\(6),
      O => \p_0_in__3\(7)
    );
\cnt_dllk_zqinit_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(5),
      I1 => \cnt_dllk_zqinit_r_reg__0\(3),
      I2 => \cnt_dllk_zqinit_r_reg__0\(0),
      I3 => \cnt_dllk_zqinit_r_reg__0\(1),
      I4 => \cnt_dllk_zqinit_r_reg__0\(2),
      I5 => \cnt_dllk_zqinit_r_reg__0\(4),
      O => \n_0_cnt_dllk_zqinit_r[7]_i_3\
    );
\cnt_dllk_zqinit_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__3\(0),
      Q => \cnt_dllk_zqinit_r_reg__0\(0),
      R => \n_0_cnt_dllk_zqinit_r[7]_i_1\
    );
\cnt_dllk_zqinit_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__3\(1),
      Q => \cnt_dllk_zqinit_r_reg__0\(1),
      R => \n_0_cnt_dllk_zqinit_r[7]_i_1\
    );
\cnt_dllk_zqinit_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__3\(2),
      Q => \cnt_dllk_zqinit_r_reg__0\(2),
      R => \n_0_cnt_dllk_zqinit_r[7]_i_1\
    );
\cnt_dllk_zqinit_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__3\(3),
      Q => \cnt_dllk_zqinit_r_reg__0\(3),
      R => \n_0_cnt_dllk_zqinit_r[7]_i_1\
    );
\cnt_dllk_zqinit_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__3\(4),
      Q => \cnt_dllk_zqinit_r_reg__0\(4),
      R => \n_0_cnt_dllk_zqinit_r[7]_i_1\
    );
\cnt_dllk_zqinit_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__3\(5),
      Q => \cnt_dllk_zqinit_r_reg__0\(5),
      R => \n_0_cnt_dllk_zqinit_r[7]_i_1\
    );
\cnt_dllk_zqinit_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__3\(6),
      Q => \cnt_dllk_zqinit_r_reg__0\(6),
      R => \n_0_cnt_dllk_zqinit_r[7]_i_1\
    );
\cnt_dllk_zqinit_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__3\(7),
      Q => \cnt_dllk_zqinit_r_reg__0\(7),
      R => \n_0_cnt_dllk_zqinit_r[7]_i_1\
    );
cnt_init_af_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BA8A8A8A"
    )
    port map (
      I0 => cnt_init_af_done_r,
      I1 => mem_init_done_r,
      I2 => \n_0_cnt_init_mr_r[1]_i_3\,
      I3 => \n_0_cnt_init_af_r_reg[1]\,
      I4 => \n_0_cnt_init_af_r_reg[0]\,
      I5 => \n_0_reg_ctrl_cnt_r[3]_i_1\,
      O => n_0_cnt_init_af_done_r_i_1
    );
cnt_init_af_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_cnt_init_af_done_r_i_1,
      Q => cnt_init_af_done_r,
      R => '0'
    );
\cnt_init_af_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A6"
    )
    port map (
      I0 => \n_0_cnt_init_af_r_reg[0]\,
      I1 => \n_0_cnt_init_mr_r[1]_i_3\,
      I2 => mem_init_done_r,
      I3 => \n_0_reg_ctrl_cnt_r[3]_i_1\,
      O => \n_0_cnt_init_af_r[0]_i_1\
    );
\cnt_init_af_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009AAA"
    )
    port map (
      I0 => \n_0_cnt_init_af_r_reg[1]\,
      I1 => mem_init_done_r,
      I2 => \n_0_cnt_init_mr_r[1]_i_3\,
      I3 => \n_0_cnt_init_af_r_reg[0]\,
      I4 => \n_0_reg_ctrl_cnt_r[3]_i_1\,
      O => \n_0_cnt_init_af_r[1]_i_1\
    );
\cnt_init_af_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_init_af_r[0]_i_1\,
      Q => \n_0_cnt_init_af_r_reg[0]\,
      R => '0'
    );
\cnt_init_af_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_init_af_r[1]_i_1\,
      Q => \n_0_cnt_init_af_r_reg[1]\,
      R => '0'
    );
cnt_init_mr_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAC000"
    )
    port map (
      I0 => cnt_init_mr_done_r,
      I1 => cnt_init_mr_r(0),
      I2 => cnt_init_mr_r(1),
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_cnt_init_mr_r[1]_i_2\,
      I5 => cnt_init_mr_r1,
      O => n_0_cnt_init_mr_done_r_i_1
    );
cnt_init_mr_done_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
    port map (
      I0 => n_0_complex_oclkdelay_calib_start_int_i_3,
      I1 => \n_0_wrcal_wr_cnt[3]_i_5\,
      I2 => \n_0_init_state_r_reg[6]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[5]\,
      I5 => mem_init_done_r,
      O => cnt_init_mr_r1
    );
cnt_init_mr_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_cnt_init_mr_done_r_i_1,
      Q => cnt_init_mr_done_r,
      R => '0'
    );
\cnt_init_mr_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A400A4"
    )
    port map (
      I0 => cnt_init_mr_r(0),
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_cnt_init_mr_r[1]_i_2\,
      I3 => \n_0_cnt_init_mr_r[1]_i_3\,
      I4 => mem_init_done_r,
      O => \n_0_cnt_init_mr_r[0]_i_1\
    );
\cnt_init_mr_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA60AA600000AA60"
    )
    port map (
      I0 => cnt_init_mr_r(1),
      I1 => cnt_init_mr_r(0),
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_cnt_init_mr_r[1]_i_2\,
      I4 => \n_0_cnt_init_mr_r[1]_i_3\,
      I5 => mem_init_done_r,
      O => \n_0_cnt_init_mr_r[1]_i_1\
    );
\cnt_init_mr_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[6]\,
      I5 => \n_0_init_state_r_reg[5]\,
      O => \n_0_cnt_init_mr_r[1]_i_2\
    );
\cnt_init_mr_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[5]\,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => \n_0_init_state_r_reg[6]\,
      I3 => \n_0_wrcal_wr_cnt[3]_i_5\,
      I4 => \n_0_init_state_r_reg[2]\,
      I5 => \n_0_init_state_r_reg[3]\,
      O => \n_0_cnt_init_mr_r[1]_i_3\
    );
\cnt_init_mr_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_init_mr_r[0]_i_1\,
      Q => cnt_init_mr_r(0),
      R => '0'
    );
\cnt_init_mr_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_init_mr_r[1]_i_1\,
      Q => cnt_init_mr_r(1),
      R => '0'
    );
cnt_init_pre_wait_done_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => cnt_init_pre_wait_done_r,
      I1 => \cnt_init_pre_wait_r_reg__0\(6),
      I2 => \cnt_init_pre_wait_r_reg__0\(7),
      I3 => n_0_cnt_init_pre_wait_done_r_i_2,
      O => n_0_cnt_init_pre_wait_done_r_i_1
    );
cnt_init_pre_wait_done_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8888888"
    )
    port map (
      I0 => \cnt_init_pre_wait_r_reg__0\(5),
      I1 => \cnt_init_pre_wait_r_reg__0\(3),
      I2 => \cnt_init_pre_wait_r_reg__0\(0),
      I3 => \cnt_init_pre_wait_r_reg__0\(1),
      I4 => \cnt_init_pre_wait_r_reg__0\(2),
      I5 => \cnt_init_pre_wait_r_reg__0\(4),
      O => n_0_cnt_init_pre_wait_done_r_i_2
    );
cnt_init_pre_wait_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_cnt_init_pre_wait_done_r_i_1,
      Q => cnt_init_pre_wait_done_r,
      R => clear
    );
\cnt_init_pre_wait_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \cnt_init_pre_wait_r_reg__0\(0),
      O => \p_0_in__1\(0)
    );
\cnt_init_pre_wait_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \cnt_init_pre_wait_r_reg__0\(0),
      I1 => \cnt_init_pre_wait_r_reg__0\(1),
      O => \p_0_in__1\(1)
    );
\cnt_init_pre_wait_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \cnt_init_pre_wait_r_reg__0\(2),
      I1 => \cnt_init_pre_wait_r_reg__0\(1),
      I2 => \cnt_init_pre_wait_r_reg__0\(0),
      O => \p_0_in__1\(2)
    );
\cnt_init_pre_wait_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \cnt_init_pre_wait_r_reg__0\(3),
      I1 => \cnt_init_pre_wait_r_reg__0\(0),
      I2 => \cnt_init_pre_wait_r_reg__0\(1),
      I3 => \cnt_init_pre_wait_r_reg__0\(2),
      O => \p_0_in__1\(3)
    );
\cnt_init_pre_wait_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \cnt_init_pre_wait_r_reg__0\(4),
      I1 => \cnt_init_pre_wait_r_reg__0\(2),
      I2 => \cnt_init_pre_wait_r_reg__0\(1),
      I3 => \cnt_init_pre_wait_r_reg__0\(0),
      I4 => \cnt_init_pre_wait_r_reg__0\(3),
      O => \p_0_in__1\(4)
    );
\cnt_init_pre_wait_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \cnt_init_pre_wait_r_reg__0\(5),
      I1 => \cnt_init_pre_wait_r_reg__0\(4),
      I2 => \cnt_init_pre_wait_r_reg__0\(3),
      I3 => \cnt_init_pre_wait_r_reg__0\(0),
      I4 => \cnt_init_pre_wait_r_reg__0\(1),
      I5 => \cnt_init_pre_wait_r_reg__0\(2),
      O => \p_0_in__1\(5)
    );
\cnt_init_pre_wait_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \cnt_init_pre_wait_r_reg__0\(6),
      I1 => \n_0_cnt_init_pre_wait_r[7]_i_3\,
      I2 => \cnt_init_pre_wait_r_reg__0\(3),
      I3 => \cnt_init_pre_wait_r_reg__0\(4),
      I4 => \cnt_init_pre_wait_r_reg__0\(5),
      O => \p_0_in__1\(6)
    );
\cnt_init_pre_wait_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cnt_pwron_cke_done_r,
      O => clear
    );
\cnt_init_pre_wait_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \cnt_init_pre_wait_r_reg__0\(7),
      I1 => \cnt_init_pre_wait_r_reg__0\(5),
      I2 => \cnt_init_pre_wait_r_reg__0\(4),
      I3 => \cnt_init_pre_wait_r_reg__0\(3),
      I4 => \n_0_cnt_init_pre_wait_r[7]_i_3\,
      I5 => \cnt_init_pre_wait_r_reg__0\(6),
      O => \p_0_in__1\(7)
    );
\cnt_init_pre_wait_r[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \cnt_init_pre_wait_r_reg__0\(2),
      I1 => \cnt_init_pre_wait_r_reg__0\(1),
      I2 => \cnt_init_pre_wait_r_reg__0\(0),
      O => \n_0_cnt_init_pre_wait_r[7]_i_3\
    );
\cnt_init_pre_wait_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__1\(0),
      Q => \cnt_init_pre_wait_r_reg__0\(0),
      R => clear
    );
\cnt_init_pre_wait_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => \cnt_init_pre_wait_r_reg__0\(1),
      R => clear
    );
\cnt_init_pre_wait_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => \cnt_init_pre_wait_r_reg__0\(2),
      R => clear
    );
\cnt_init_pre_wait_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => \cnt_init_pre_wait_r_reg__0\(3),
      R => clear
    );
\cnt_init_pre_wait_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__1\(4),
      Q => \cnt_init_pre_wait_r_reg__0\(4),
      R => clear
    );
\cnt_init_pre_wait_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__1\(5),
      Q => \cnt_init_pre_wait_r_reg__0\(5),
      R => clear
    );
\cnt_init_pre_wait_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__1\(6),
      Q => \cnt_init_pre_wait_r_reg__0\(6),
      R => clear
    );
\cnt_init_pre_wait_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__1\(7),
      Q => \cnt_init_pre_wait_r_reg__0\(7),
      R => clear
    );
\cnt_pwron_ce_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \cnt_pwron_ce_r_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\cnt_pwron_ce_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \cnt_pwron_ce_r_reg__0\(0),
      I1 => \cnt_pwron_ce_r_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\cnt_pwron_ce_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \cnt_pwron_ce_r_reg__0\(2),
      I1 => \cnt_pwron_ce_r_reg__0\(1),
      I2 => \cnt_pwron_ce_r_reg__0\(0),
      O => \p_0_in__0\(2)
    );
\cnt_pwron_ce_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \cnt_pwron_ce_r_reg__0\(3),
      I1 => \cnt_pwron_ce_r_reg__0\(0),
      I2 => \cnt_pwron_ce_r_reg__0\(1),
      I3 => \cnt_pwron_ce_r_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\cnt_pwron_ce_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \cnt_pwron_ce_r_reg__0\(4),
      I1 => \cnt_pwron_ce_r_reg__0\(2),
      I2 => \cnt_pwron_ce_r_reg__0\(1),
      I3 => \cnt_pwron_ce_r_reg__0\(0),
      I4 => \cnt_pwron_ce_r_reg__0\(3),
      O => \p_0_in__0\(4)
    );
\cnt_pwron_ce_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \cnt_pwron_ce_r_reg__0\(5),
      I1 => \cnt_pwron_ce_r_reg__0\(3),
      I2 => \cnt_pwron_ce_r_reg__0\(0),
      I3 => \cnt_pwron_ce_r_reg__0\(1),
      I4 => \cnt_pwron_ce_r_reg__0\(2),
      I5 => \cnt_pwron_ce_r_reg__0\(4),
      O => \p_0_in__0\(5)
    );
\cnt_pwron_ce_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \cnt_pwron_ce_r_reg__0\(6),
      I1 => n_0_pwron_ce_r_i_2,
      O => \p_0_in__0\(6)
    );
\cnt_pwron_ce_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \cnt_pwron_ce_r_reg__0\(7),
      I1 => n_0_pwron_ce_r_i_2,
      I2 => \cnt_pwron_ce_r_reg__0\(6),
      O => \p_0_in__0\(7)
    );
\cnt_pwron_ce_r[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \cnt_pwron_ce_r_reg__0\(8),
      I1 => \cnt_pwron_ce_r_reg__0\(6),
      I2 => n_0_pwron_ce_r_i_2,
      I3 => \cnt_pwron_ce_r_reg__0\(7),
      O => \p_0_in__0\(8)
    );
\cnt_pwron_ce_r[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \cnt_pwron_ce_r_reg__0\(9),
      I1 => \cnt_pwron_ce_r_reg__0\(7),
      I2 => n_0_pwron_ce_r_i_2,
      I3 => \cnt_pwron_ce_r_reg__0\(6),
      I4 => \cnt_pwron_ce_r_reg__0\(8),
      O => \p_0_in__0\(9)
    );
\cnt_pwron_ce_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \cnt_pwron_ce_r_reg__0\(0),
      R => I98
    );
\cnt_pwron_ce_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \cnt_pwron_ce_r_reg__0\(1),
      R => I98
    );
\cnt_pwron_ce_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \cnt_pwron_ce_r_reg__0\(2),
      R => I98
    );
\cnt_pwron_ce_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \cnt_pwron_ce_r_reg__0\(3),
      R => I98
    );
\cnt_pwron_ce_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => \cnt_pwron_ce_r_reg__0\(4),
      R => I98
    );
\cnt_pwron_ce_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => \cnt_pwron_ce_r_reg__0\(5),
      R => I98
    );
\cnt_pwron_ce_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => \cnt_pwron_ce_r_reg__0\(6),
      R => I98
    );
\cnt_pwron_ce_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => \cnt_pwron_ce_r_reg__0\(7),
      R => I98
    );
\cnt_pwron_ce_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(8),
      Q => \cnt_pwron_ce_r_reg__0\(8),
      R => I98
    );
\cnt_pwron_ce_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(9),
      Q => \cnt_pwron_ce_r_reg__0\(9),
      R => I98
    );
cnt_pwron_cke_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F800"
    )
    port map (
      I0 => n_0_cnt_pwron_cke_done_r_i_2,
      I1 => n_0_cnt_pwron_cke_done_r_i_3,
      I2 => cnt_pwron_cke_done_r,
      I3 => phy_mc_go,
      I4 => I77,
      O => n_0_cnt_pwron_cke_done_r_i_1
    );
cnt_pwron_cke_done_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \cnt_pwron_r_reg__0\(6),
      I1 => \cnt_pwron_r_reg__0\(2),
      I2 => \cnt_pwron_r_reg__0\(7),
      O => n_0_cnt_pwron_cke_done_r_i_2
    );
cnt_pwron_cke_done_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \cnt_pwron_r_reg__0\(1),
      I1 => \cnt_pwron_r_reg__0\(0),
      I2 => \cnt_pwron_r_reg__0\(3),
      I3 => \cnt_pwron_r_reg__0\(5),
      I4 => \cnt_pwron_r_reg__0\(4),
      I5 => \cnt_pwron_r_reg__0\(8),
      O => n_0_cnt_pwron_cke_done_r_i_3
    );
cnt_pwron_cke_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_cnt_pwron_cke_done_r_i_1,
      Q => cnt_pwron_cke_done_r,
      R => '0'
    );
\cnt_pwron_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \cnt_pwron_r_reg__0\(0),
      O => \p_0_in__0__0\(0)
    );
\cnt_pwron_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \cnt_pwron_r_reg__0\(0),
      I1 => \cnt_pwron_r_reg__0\(1),
      O => \p_0_in__0__0\(1)
    );
\cnt_pwron_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \cnt_pwron_r_reg__0\(2),
      I1 => \cnt_pwron_r_reg__0\(1),
      I2 => \cnt_pwron_r_reg__0\(0),
      O => \p_0_in__0__0\(2)
    );
\cnt_pwron_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \cnt_pwron_r_reg__0\(3),
      I1 => \cnt_pwron_r_reg__0\(0),
      I2 => \cnt_pwron_r_reg__0\(1),
      I3 => \cnt_pwron_r_reg__0\(2),
      O => \p_0_in__0__0\(3)
    );
\cnt_pwron_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \cnt_pwron_r_reg__0\(4),
      I1 => \cnt_pwron_r_reg__0\(2),
      I2 => \cnt_pwron_r_reg__0\(1),
      I3 => \cnt_pwron_r_reg__0\(0),
      I4 => \cnt_pwron_r_reg__0\(3),
      O => \p_0_in__0__0\(4)
    );
\cnt_pwron_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \cnt_pwron_r_reg__0\(5),
      I1 => \cnt_pwron_r_reg__0\(3),
      I2 => \cnt_pwron_r_reg__0\(0),
      I3 => \cnt_pwron_r_reg__0\(1),
      I4 => \cnt_pwron_r_reg__0\(2),
      I5 => \cnt_pwron_r_reg__0\(4),
      O => \p_0_in__0__0\(5)
    );
\cnt_pwron_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \cnt_pwron_r_reg__0\(6),
      I1 => \n_0_cnt_pwron_r[8]_i_2\,
      O => \p_0_in__0__0\(6)
    );
\cnt_pwron_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \cnt_pwron_r_reg__0\(7),
      I1 => \n_0_cnt_pwron_r[8]_i_2\,
      I2 => \cnt_pwron_r_reg__0\(6),
      O => \p_0_in__0__0\(7)
    );
\cnt_pwron_r[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \cnt_pwron_r_reg__0\(8),
      I1 => \cnt_pwron_r_reg__0\(7),
      I2 => \cnt_pwron_r_reg__0\(6),
      I3 => \n_0_cnt_pwron_r[8]_i_2\,
      O => \p_0_in__0__0\(8)
    );
\cnt_pwron_r[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \cnt_pwron_r_reg__0\(5),
      I1 => \cnt_pwron_r_reg__0\(3),
      I2 => \cnt_pwron_r_reg__0\(0),
      I3 => \cnt_pwron_r_reg__0\(1),
      I4 => \cnt_pwron_r_reg__0\(2),
      I5 => \cnt_pwron_r_reg__0\(4),
      O => \n_0_cnt_pwron_r[8]_i_2\
    );
\cnt_pwron_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(0),
      Q => \cnt_pwron_r_reg__0\(0),
      R => I98
    );
\cnt_pwron_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(1),
      Q => \cnt_pwron_r_reg__0\(1),
      R => I98
    );
\cnt_pwron_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(2),
      Q => \cnt_pwron_r_reg__0\(2),
      R => I98
    );
\cnt_pwron_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(3),
      Q => \cnt_pwron_r_reg__0\(3),
      R => I98
    );
\cnt_pwron_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(4),
      Q => \cnt_pwron_r_reg__0\(4),
      R => I98
    );
\cnt_pwron_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(5),
      Q => \cnt_pwron_r_reg__0\(5),
      R => I98
    );
\cnt_pwron_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(6),
      Q => \cnt_pwron_r_reg__0\(6),
      R => I98
    );
\cnt_pwron_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(7),
      Q => \cnt_pwron_r_reg__0\(7),
      R => I98
    );
\cnt_pwron_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(8),
      Q => \cnt_pwron_r_reg__0\(8),
      R => I98
    );
\cnt_shift_r[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o8\,
      I1 => I16,
      O => O12(0)
    );
\complex_address[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEFFAEFF0C"
    )
    port map (
      I0 => \n_0_complex_address[9]_i_2\,
      I1 => \n_0_complex_address[9]_i_3\,
      I2 => \n_0_complex_address[9]_i_4\,
      I3 => \n_0_complex_address[9]_i_5\,
      I4 => init_state_r1(6),
      I5 => init_state_r1(2),
      O => complex_address0
    );
\complex_address[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
    port map (
      I0 => \n_0_wrcal_wr_cnt[3]_i_5\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[3]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[6]\,
      I5 => \n_0_init_state_r_reg[5]\,
      O => \n_0_complex_address[9]_i_2\
    );
\complex_address[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => init_state_r1(1),
      I2 => init_state_r1(5),
      I3 => init_state_r1(3),
      I4 => init_state_r1(4),
      I5 => init_state_r1(0),
      O => \n_0_complex_address[9]_i_3\
    );
\complex_address[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[5]\,
      I1 => \n_0_init_state_r_reg[6]\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r_reg[0]\,
      O => \n_0_complex_address[9]_i_4\
    );
\complex_address[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[5]\,
      I1 => \n_0_init_state_r_reg[6]\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_wrcal_wr_cnt[3]_i_5\,
      I4 => \n_0_init_state_r_reg[2]\,
      I5 => \n_0_init_state_r_reg[3]\,
      O => \n_0_complex_address[9]_i_5\
    );
\complex_address_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => complex_address0,
      D => phy_address(13),
      Q => \n_0_complex_address_reg[0]\,
      R => I7
    );
\complex_address_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => complex_address0,
      D => phy_address(14),
      Q => \n_0_complex_address_reg[1]\,
      R => I7
    );
\complex_address_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => complex_address0,
      D => phy_address(15),
      Q => \n_0_complex_address_reg[2]\,
      R => I7
    );
\complex_address_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => complex_address0,
      D => phy_address(16),
      Q => \n_0_complex_address_reg[3]\,
      R => I7
    );
\complex_address_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => complex_address0,
      D => phy_address(17),
      Q => \n_0_complex_address_reg[4]\,
      R => I7
    );
\complex_address_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => complex_address0,
      D => phy_address(18),
      Q => \n_0_complex_address_reg[5]\,
      R => I7
    );
\complex_address_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => complex_address0,
      D => phy_address(19),
      Q => \n_0_complex_address_reg[6]\,
      R => I7
    );
\complex_address_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => complex_address0,
      D => phy_address(20),
      Q => \n_0_complex_address_reg[7]\,
      R => I7
    );
\complex_address_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => complex_address0,
      D => phy_address(21),
      Q => \n_0_complex_address_reg[8]\,
      R => I7
    );
\complex_address_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => complex_address0,
      D => phy_address(22),
      Q => \n_0_complex_address_reg[9]\,
      R => I7
    );
complex_byte_rd_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
    port map (
      I0 => complex_byte_rd_done,
      I1 => n_0_complex_byte_rd_done_i_2,
      I2 => \n_0_stg1_wr_rd_cnt[8]_i_4\,
      I3 => I84,
      I4 => \^o3\,
      O => n_0_complex_byte_rd_done_i_1
    );
complex_byte_rd_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
    port map (
      I0 => complex_row1_rd_cnt(1),
      I1 => complex_row1_rd_cnt(0),
      I2 => complex_row1_rd_cnt(2),
      I3 => complex_row1_rd_done,
      I4 => complex_row1_rd_done_r1,
      I5 => I2,
      O => n_0_complex_byte_rd_done_i_2
    );
complex_byte_rd_done_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_complex_byte_rd_done_i_1,
      Q => complex_byte_rd_done,
      R => '0'
    );
\complex_num_reads[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF45FF45FFFFFF0F"
    )
    port map (
      I0 => \n_0_complex_num_writes[0]_i_2\,
      I1 => \n_0_complex_num_writes[0]_i_3\,
      I2 => \n_0_complex_num_reads_reg[0]\,
      I3 => I85,
      I4 => \n_0_complex_num_reads[1]_i_2\,
      I5 => \n_0_complex_num_writes[4]_i_5\,
      O => \n_0_complex_num_reads[0]_i_1\
    );
\complex_num_reads[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000303F2020"
    )
    port map (
      I0 => \n_0_complex_num_writes[0]_i_3\,
      I1 => \n_0_complex_num_writes[0]_i_2\,
      I2 => \n_0_complex_num_writes[4]_i_5\,
      I3 => \n_0_complex_num_reads[1]_i_2\,
      I4 => \n_0_complex_num_reads[1]_i_3\,
      I5 => I85,
      O => \n_0_complex_num_reads[1]_i_1\
    );
\complex_num_reads[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \n_0_complex_num_reads_reg[3]\,
      I1 => \n_0_complex_num_reads_reg[2]\,
      I2 => \n_0_complex_num_reads_reg[1]\,
      O => \n_0_complex_num_reads[1]_i_2\
    );
\complex_num_reads[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_complex_num_reads_reg[0]\,
      I1 => \n_0_complex_num_reads_reg[1]\,
      O => \n_0_complex_num_reads[1]_i_3\
    );
\complex_num_reads[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
    port map (
      I0 => I85,
      I1 => \n_0_complex_num_reads[2]_i_3\,
      I2 => \n_0_complex_num_writes[4]_i_8\,
      O => \n_0_complex_num_reads[2]_i_1\
    );
\complex_num_reads[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A1B1B1B000000"
    )
    port map (
      I0 => \n_0_complex_num_writes[4]_i_5\,
      I1 => \n_0_complex_num_reads_reg[3]\,
      I2 => \n_0_complex_num_writes[4]_i_15\,
      I3 => \n_0_complex_num_reads_reg[0]\,
      I4 => \n_0_complex_num_reads_reg[1]\,
      I5 => \n_0_complex_num_reads_reg[2]\,
      O => \n_0_complex_num_reads[2]_i_3\
    );
\complex_num_reads[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA3FFAFFFA3FFA3"
    )
    port map (
      I0 => \n_0_complex_num_reads[3]_i_3\,
      I1 => \n_0_complex_num_writes[4]_i_5\,
      I2 => \^o27\,
      I3 => I77,
      I4 => \n_0_complex_num_reads[3]_i_5\,
      I5 => \n_0_complex_num_reads[3]_i_6\,
      O => \n_0_complex_num_reads[3]_i_1\
    );
\complex_num_reads[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFFFFFFAAAAAAAA"
    )
    port map (
      I0 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_12\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[5]\,
      I4 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I5 => \n_0_complex_num_reads[3]_i_11\,
      O => \n_0_complex_num_reads[3]_i_10\
    );
\complex_num_reads[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[7]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[6]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[8]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[4]\,
      I4 => \n_0_stg1_wr_rd_cnt_reg[3]\,
      O => \n_0_complex_num_reads[3]_i_11\
    );
\complex_num_reads[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00002A80"
    )
    port map (
      I0 => \n_0_complex_num_reads[3]_i_7\,
      I1 => \n_0_complex_num_reads[3]_i_8\,
      I2 => \n_0_complex_num_reads_reg[2]\,
      I3 => \n_0_complex_num_reads_reg[3]\,
      I4 => \n_0_complex_num_writes[0]_i_3\,
      I5 => \n_0_complex_num_reads[3]_i_9\,
      O => \n_0_complex_num_reads[3]_i_2\
    );
\complex_num_reads[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000004000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[5]\,
      I1 => \n_0_oclk_wr_cnt[3]_i_6\,
      I2 => \n_0_init_state_r_reg[3]\,
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => \n_0_init_state_r_reg[6]\,
      I5 => \n_0_init_state_r_reg[4]\,
      O => \n_0_complex_num_reads[3]_i_3\
    );
\complex_num_reads[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7FFFFFFFFF"
    )
    port map (
      I0 => \complex_wait_cnt_reg__0\(3),
      I1 => \complex_wait_cnt_reg__0\(2),
      I2 => \complex_wait_cnt_reg__0\(1),
      I3 => \complex_wait_cnt_reg__0\(0),
      I4 => complex_row0_rd_done,
      I5 => \n_0_complex_address[9]_i_2\,
      O => \^o27\
    );
\complex_num_reads[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440404000"
    )
    port map (
      I0 => \n_0_complex_num_writes[4]_i_15\,
      I1 => \n_0_complex_num_writes[4]_i_17\,
      I2 => \n_0_complex_num_reads_reg[2]\,
      I3 => \n_0_complex_num_reads_reg[1]\,
      I4 => \n_0_complex_num_reads_reg[0]\,
      I5 => \n_0_complex_num_reads_reg[3]\,
      O => \n_0_complex_num_reads[3]_i_5\
    );
\complex_num_reads[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF037FFFFF"
    )
    port map (
      I0 => \n_0_complex_num_reads[3]_i_10\,
      I1 => \n_0_complex_num_reads_reg[2]\,
      I2 => \n_0_complex_num_reads_reg[1]\,
      I3 => \n_0_complex_num_writes[4]_i_12\,
      I4 => \n_0_complex_num_reads_reg[3]\,
      I5 => \n_0_complex_num_writes[4]_i_17\,
      O => \n_0_complex_num_reads[3]_i_6\
    );
\complex_num_reads[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_complex_num_writes[4]_i_5\,
      I1 => \^o27\,
      I2 => I77,
      O => \n_0_complex_num_reads[3]_i_7\
    );
\complex_num_reads[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_complex_num_reads_reg[0]\,
      I1 => \n_0_complex_num_reads_reg[1]\,
      O => \n_0_complex_num_reads[3]_i_8\
    );
\complex_num_reads[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_complex_num_reads[3]_i_11\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[5]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      I4 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      O => \n_0_complex_num_reads[3]_i_9\
    );
\complex_num_reads_dec[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
    port map (
      I0 => \complex_num_reads_dec_reg__0\(0),
      I1 => \n_0_complex_num_reads_dec[3]_i_3\,
      I2 => \n_0_complex_num_reads_reg[0]\,
      O => \p_0_in__6\(0)
    );
\complex_num_reads_dec[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
    port map (
      I0 => \complex_num_reads_dec_reg__0\(0),
      I1 => \complex_num_reads_dec_reg__0\(1),
      I2 => \n_0_complex_num_reads_dec[3]_i_3\,
      I3 => \n_0_complex_num_reads_reg[1]\,
      O => \p_0_in__6\(1)
    );
\complex_num_reads_dec[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
    port map (
      I0 => \complex_num_reads_dec_reg__0\(2),
      I1 => \complex_num_reads_dec_reg__0\(1),
      I2 => \complex_num_reads_dec_reg__0\(0),
      I3 => \n_0_complex_num_reads_dec[3]_i_3\,
      I4 => \n_0_complex_num_reads_reg[2]\,
      O => \p_0_in__6\(2)
    );
\complex_num_reads_dec[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8FFFFFFFF"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt[8]_i_5\,
      I1 => \complex_num_reads_dec_reg__0\(1),
      I2 => \complex_num_reads_dec_reg__0\(0),
      I3 => \complex_num_reads_dec_reg__0\(3),
      I4 => \complex_num_reads_dec_reg__0\(2),
      I5 => \n_0_complex_num_reads_dec[3]_i_3\,
      O => \n_0_complex_num_reads_dec[3]_i_1\
    );
\complex_num_reads_dec[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
    port map (
      I0 => \complex_num_reads_dec_reg__0\(3),
      I1 => \complex_num_reads_dec_reg__0\(2),
      I2 => \complex_num_reads_dec_reg__0\(0),
      I3 => \complex_num_reads_dec_reg__0\(1),
      I4 => \n_0_complex_num_reads_dec[3]_i_3\,
      I5 => \n_0_complex_num_reads_reg[3]\,
      O => \p_0_in__6\(3)
    );
\complex_num_reads_dec[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555554555"
    )
    port map (
      I0 => \n_0_complex_num_reads[3]_i_3\,
      I1 => complex_row0_rd_done,
      I2 => \n_0_complex_num_writes_dec[4]_i_6\,
      I3 => \n_0_wrcal_wr_cnt[3]_i_5\,
      I4 => n_0_complex_oclkdelay_calib_start_int_i_3,
      I5 => n_0_complex_oclkdelay_calib_start_int_i_2,
      O => \n_0_complex_num_reads_dec[3]_i_3\
    );
\complex_num_reads_dec_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_complex_num_reads_dec[3]_i_1\,
      D => \p_0_in__6\(0),
      Q => \complex_num_reads_dec_reg__0\(0),
      S => SS(0)
    );
\complex_num_reads_dec_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_complex_num_reads_dec[3]_i_1\,
      D => \p_0_in__6\(1),
      Q => \complex_num_reads_dec_reg__0\(1),
      R => I98
    );
\complex_num_reads_dec_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_complex_num_reads_dec[3]_i_1\,
      D => \p_0_in__6\(2),
      Q => \complex_num_reads_dec_reg__0\(2),
      R => I98
    );
\complex_num_reads_dec_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_complex_num_reads_dec[3]_i_1\,
      D => \p_0_in__6\(3),
      Q => \complex_num_reads_dec_reg__0\(3),
      R => I98
    );
\complex_num_reads_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_complex_num_reads[3]_i_1\,
      D => \n_0_complex_num_reads[0]_i_1\,
      Q => \n_0_complex_num_reads_reg[0]\,
      R => '0'
    );
\complex_num_reads_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_complex_num_reads[3]_i_1\,
      D => \n_0_complex_num_reads[1]_i_1\,
      Q => \n_0_complex_num_reads_reg[1]\,
      R => '0'
    );
\complex_num_reads_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_complex_num_reads[3]_i_1\,
      D => \n_0_complex_num_reads[2]_i_1\,
      Q => \n_0_complex_num_reads_reg[2]\,
      R => '0'
    );
\complex_num_reads_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_complex_num_reads[3]_i_1\,
      D => \n_0_complex_num_reads[3]_i_2\,
      Q => \n_0_complex_num_reads_reg[3]\,
      R => '0'
    );
\complex_num_writes[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4044FFFF"
    )
    port map (
      I0 => \n_0_complex_num_writes[0]_i_2\,
      I1 => \n_0_complex_num_writes[3]_i_2\,
      I2 => \n_0_complex_num_writes[0]_i_3\,
      I3 => \n_0_complex_num_writes_reg[0]\,
      I4 => \n_0_complex_num_writes[2]_i_2\,
      I5 => \n_0_complex_num_writes[0]_i_4\,
      O => \n_0_complex_num_writes[0]_i_1\
    );
\complex_num_writes[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[3]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[8]\,
      I3 => \n_0_complex_num_writes[0]_i_5\,
      O => \n_0_complex_num_writes[0]_i_2\
    );
\complex_num_writes[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_complex_num_writes[4]_i_18\,
      I1 => \n_0_complex_num_writes[4]_i_15\,
      O => \n_0_complex_num_writes[0]_i_3\
    );
\complex_num_writes[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444044404440444"
    )
    port map (
      I0 => \n_0_complex_num_writes[4]_i_5\,
      I1 => \n_0_complex_num_writes[4]_i_4\,
      I2 => \n_0_complex_num_writes_reg[0]\,
      I3 => \n_0_complex_num_writes[4]_i_16\,
      I4 => \n_0_complex_num_writes_reg[1]\,
      I5 => \n_0_complex_num_writes_reg[2]\,
      O => \n_0_complex_num_writes[0]_i_4\
    );
\complex_num_writes[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[5]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[4]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      I4 => \n_0_stg1_wr_rd_cnt_reg[7]\,
      I5 => \n_0_stg1_wr_rd_cnt_reg[6]\,
      O => \n_0_complex_num_writes[0]_i_5\
    );
\complex_num_writes[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8A888AAAAAAAA"
    )
    port map (
      I0 => \n_0_complex_num_writes[2]_i_2\,
      I1 => \n_0_complex_num_writes[4]_i_11\,
      I2 => \n_0_complex_num_writes[2]_i_4\,
      I3 => \n_0_complex_num_writes_reg[0]\,
      I4 => \n_0_complex_num_writes_reg[1]\,
      I5 => \n_0_complex_num_writes[1]_i_2\,
      O => \n_0_complex_num_writes[1]_i_1\
    );
\complex_num_writes[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5445FFFF"
    )
    port map (
      I0 => \n_0_complex_num_writes[0]_i_3\,
      I1 => \n_0_complex_num_writes[0]_i_2\,
      I2 => \n_0_complex_num_writes_reg[1]\,
      I3 => \n_0_complex_num_writes_reg[0]\,
      I4 => \n_0_complex_num_writes[4]_i_5\,
      O => \n_0_complex_num_writes[1]_i_2\
    );
\complex_num_writes[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAA8AAA8AAA8A8A"
    )
    port map (
      I0 => \n_0_complex_num_writes[2]_i_2\,
      I1 => \n_0_complex_num_writes[4]_i_11\,
      I2 => \n_0_complex_num_writes[4]_i_8\,
      I3 => \n_0_complex_num_writes[2]_i_3\,
      I4 => \n_0_complex_num_writes[2]_i_4\,
      I5 => \n_0_complex_num_writes[4]_i_9\,
      O => \n_0_complex_num_writes[2]_i_1\
    );
\complex_num_writes[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => \^o3\,
      I1 => I77,
      I2 => \n_0_complex_num_writes[4]_i_4\,
      I3 => \n_0_complex_num_writes[4]_i_11\,
      O => \n_0_complex_num_writes[2]_i_2\
    );
\complex_num_writes[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
    port map (
      I0 => \n_0_complex_num_writes_reg[2]\,
      I1 => \n_0_complex_num_writes_reg[1]\,
      I2 => \n_0_complex_num_writes_reg[0]\,
      O => \n_0_complex_num_writes[2]_i_3\
    );
\complex_num_writes[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000700000000"
    )
    port map (
      I0 => \n_0_complex_num_writes_reg[1]\,
      I1 => \n_0_complex_num_writes_reg[2]\,
      I2 => \n_0_complex_num_writes_reg[3]\,
      I3 => \n_0_complex_num_writes_reg[4]\,
      I4 => \n_0_complex_num_writes[4]_i_5\,
      I5 => \n_0_complex_num_writes[4]_i_4\,
      O => \n_0_complex_num_writes[2]_i_4\
    );
\complex_num_writes[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110010"
    )
    port map (
      I0 => \^o3\,
      I1 => I77,
      I2 => \n_0_complex_num_writes[3]_i_2\,
      I3 => \n_0_complex_num_writes[3]_i_3\,
      I4 => \n_0_complex_num_writes[4]_i_11\,
      O => \n_0_complex_num_writes[3]_i_1\
    );
\complex_num_writes[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_complex_num_writes[4]_i_4\,
      I1 => \n_0_complex_num_writes[4]_i_5\,
      O => \n_0_complex_num_writes[3]_i_2\
    );
\complex_num_writes[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5445454545454545"
    )
    port map (
      I0 => \n_0_complex_num_reads[3]_i_9\,
      I1 => \n_0_complex_num_writes[0]_i_3\,
      I2 => \n_0_complex_num_writes_reg[3]\,
      I3 => \n_0_complex_num_writes_reg[2]\,
      I4 => \n_0_complex_num_writes_reg[0]\,
      I5 => \n_0_complex_num_writes_reg[1]\,
      O => \n_0_complex_num_writes[3]_i_3\
    );
\complex_num_writes[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF4CCCFFFFFFFF"
    )
    port map (
      I0 => \n_0_complex_num_writes[4]_i_3\,
      I1 => \n_0_complex_num_writes[4]_i_4\,
      I2 => \n_0_complex_num_writes[4]_i_5\,
      I3 => \n_0_complex_num_writes[4]_i_6\,
      I4 => \n_0_complex_num_writes[4]_i_7\,
      I5 => I78,
      O => \n_0_complex_num_writes[4]_i_1\
    );
\complex_num_writes[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D55555557FFFFFFF"
    )
    port map (
      I0 => \n_0_complex_num_writes[4]_i_4\,
      I1 => \n_0_complex_num_writes_reg[3]\,
      I2 => \n_0_complex_num_writes_reg[2]\,
      I3 => \n_0_complex_num_writes_reg[0]\,
      I4 => \n_0_complex_num_writes_reg[1]\,
      I5 => \n_0_complex_num_writes_reg[4]\,
      O => \n_0_complex_num_writes[4]_i_10\
    );
\complex_num_writes[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_oclk_wr_cnt[3]_i_6\,
      I3 => \n_0_init_state_r_reg[6]\,
      I4 => \n_0_wrcal_reads[7]_i_4\,
      I5 => complex_row0_wr_done,
      O => \n_0_complex_num_writes[4]_i_11\
    );
\complex_num_writes[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFEEEEE"
    )
    port map (
      I0 => \n_0_complex_num_writes[4]_i_19\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[8]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[4]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[3]\,
      I4 => \n_0_stg1_wr_rd_cnt_reg[5]\,
      I5 => \n_0_complex_num_writes[4]_i_18\,
      O => \n_0_complex_num_writes[4]_i_12\
    );
\complex_num_writes[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_complex_num_writes[4]_i_17\,
      I1 => \n_0_complex_num_writes_reg[3]\,
      I2 => \n_0_complex_num_writes_reg[1]\,
      I3 => \n_0_complex_num_writes_reg[2]\,
      I4 => \n_0_complex_num_writes_reg[4]\,
      I5 => \n_0_complex_num_reads[3]_i_10\,
      O => \n_0_complex_num_writes[4]_i_13\
    );
\complex_num_writes[4]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8000000"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[3]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[6]\,
      I4 => \n_0_stg1_wr_rd_cnt_reg[4]\,
      O => \n_0_complex_num_writes[4]_i_14\
    );
\complex_num_writes[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
    port map (
      I0 => \n_0_complex_num_writes[4]_i_20\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[3]\,
      I4 => \n_0_complex_num_writes[4]_i_21\,
      I5 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      O => \n_0_complex_num_writes[4]_i_15\
    );
\complex_num_writes[4]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_complex_num_writes_reg[3]\,
      I1 => \n_0_complex_num_writes_reg[4]\,
      O => \n_0_complex_num_writes[4]_i_16\
    );
\complex_num_writes[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
    port map (
      I0 => \n_0_complex_num_writes[4]_i_19\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[8]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[3]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      I4 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      I5 => \n_0_complex_num_writes[4]_i_22\,
      O => \n_0_complex_num_writes[4]_i_17\
    );
\complex_num_writes[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => \n_0_complex_num_writes[4]_i_22\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[3]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[6]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      I4 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I5 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      O => \n_0_complex_num_writes[4]_i_18\
    );
\complex_num_writes[4]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[7]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[6]\,
      O => \n_0_complex_num_writes[4]_i_19\
    );
\complex_num_writes[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111100001000"
    )
    port map (
      I0 => \^o3\,
      I1 => I77,
      I2 => \n_0_complex_num_writes[4]_i_8\,
      I3 => \n_0_complex_num_writes[4]_i_9\,
      I4 => \n_0_complex_num_writes[4]_i_10\,
      I5 => \n_0_complex_num_writes[4]_i_11\,
      O => \n_0_complex_num_writes[4]_i_2\
    );
\complex_num_writes[4]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[5]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[7]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[8]\,
      O => \n_0_complex_num_writes[4]_i_20\
    );
\complex_num_writes[4]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[4]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[6]\,
      O => \n_0_complex_num_writes[4]_i_21\
    );
\complex_num_writes[4]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[4]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[5]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[7]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[8]\,
      O => \n_0_complex_num_writes[4]_i_22\
    );
\complex_num_writes[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEAA0000"
    )
    port map (
      I0 => \n_0_complex_num_writes_reg[4]\,
      I1 => \n_0_complex_num_writes_reg[1]\,
      I2 => \n_0_complex_num_writes_reg[2]\,
      I3 => \n_0_complex_num_writes_reg[3]\,
      I4 => \n_0_complex_num_writes[4]_i_12\,
      I5 => \n_0_complex_num_writes[4]_i_13\,
      O => \n_0_complex_num_writes[4]_i_3\
    );
\complex_num_writes[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
    port map (
      I0 => complex_row0_wr_done,
      I1 => \n_0_complex_address[9]_i_5\,
      I2 => \complex_wait_cnt_reg__0\(3),
      I3 => \complex_wait_cnt_reg__0\(2),
      I4 => \complex_wait_cnt_reg__0\(1),
      I5 => \complex_wait_cnt_reg__0\(0),
      O => \n_0_complex_num_writes[4]_i_4\
    );
\complex_num_writes[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000103"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[5]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[7]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[8]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[6]\,
      I4 => \n_0_complex_num_writes[4]_i_14\,
      O => \n_0_complex_num_writes[4]_i_5\
    );
\complex_num_writes[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51515111FFFFFFFF"
    )
    port map (
      I0 => \n_0_complex_num_writes[4]_i_15\,
      I1 => \n_0_complex_num_writes[4]_i_16\,
      I2 => \n_0_complex_num_writes_reg[2]\,
      I3 => \n_0_complex_num_writes_reg[0]\,
      I4 => \n_0_complex_num_writes_reg[1]\,
      I5 => \n_0_complex_num_writes[4]_i_17\,
      O => \n_0_complex_num_writes[4]_i_6\
    );
\complex_num_writes[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[6]\,
      I3 => \n_0_oclk_wr_cnt[3]_i_6\,
      I4 => \n_0_init_state_r_reg[5]\,
      I5 => \n_0_init_state_r_reg[4]\,
      O => \n_0_complex_num_writes[4]_i_7\
    );
\complex_num_writes[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_complex_num_writes[4]_i_18\,
      I1 => \n_0_complex_num_writes[0]_i_2\,
      O => \n_0_complex_num_writes[4]_i_8\
    );
\complex_num_writes[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_complex_num_writes[4]_i_5\,
      I1 => \n_0_complex_num_writes[4]_i_15\,
      O => \n_0_complex_num_writes[4]_i_9\
    );
\complex_num_writes_dec[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
    port map (
      I0 => \complex_num_writes_dec_reg__0\(0),
      I1 => \n_0_complex_num_writes_dec[4]_i_4\,
      I2 => \n_0_complex_num_writes_reg[0]\,
      O => \p_0_in__5\(0)
    );
\complex_num_writes_dec[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
    port map (
      I0 => \complex_num_writes_dec_reg__0\(0),
      I1 => \complex_num_writes_dec_reg__0\(1),
      I2 => \n_0_complex_num_writes_dec[4]_i_4\,
      I3 => \n_0_complex_num_writes_reg[1]\,
      O => \p_0_in__5\(1)
    );
\complex_num_writes_dec[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
    port map (
      I0 => \complex_num_writes_dec_reg__0\(2),
      I1 => \complex_num_writes_dec_reg__0\(1),
      I2 => \complex_num_writes_dec_reg__0\(0),
      I3 => \n_0_complex_num_writes_dec[4]_i_4\,
      I4 => \n_0_complex_num_writes_reg[2]\,
      O => \p_0_in__5\(2)
    );
\complex_num_writes_dec[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
    port map (
      I0 => \complex_num_writes_dec_reg__0\(3),
      I1 => \complex_num_writes_dec_reg__0\(2),
      I2 => \complex_num_writes_dec_reg__0\(0),
      I3 => \complex_num_writes_dec_reg__0\(1),
      I4 => \n_0_complex_num_writes_dec[4]_i_4\,
      I5 => \n_0_complex_num_writes_reg[3]\,
      O => \p_0_in__5\(3)
    );
\complex_num_writes_dec[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o3\,
      I1 => I77,
      O => complex_row0_rd_done1
    );
\complex_num_writes_dec[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FFFFFDFF"
    )
    port map (
      I0 => \n_0_complex_num_writes_dec[4]_i_4\,
      I1 => \complex_num_writes_dec_reg__0\(2),
      I2 => \complex_num_writes_dec_reg__0\(3),
      I3 => \n_0_complex_num_writes_dec[4]_i_5\,
      I4 => \complex_num_writes_dec_reg__0\(4),
      I5 => \n_0_stg1_wr_rd_cnt[8]_i_4\,
      O => \n_0_complex_num_writes_dec[4]_i_2\
    );
\complex_num_writes_dec[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAFFFFA9AA0000"
    )
    port map (
      I0 => \complex_num_writes_dec_reg__0\(4),
      I1 => \complex_num_writes_dec_reg__0\(2),
      I2 => \complex_num_writes_dec_reg__0\(3),
      I3 => \n_0_complex_num_writes_dec[4]_i_5\,
      I4 => \n_0_complex_num_writes_dec[4]_i_4\,
      I5 => \n_0_complex_num_writes_reg[4]\,
      O => \p_0_in__5\(4)
    );
\complex_num_writes_dec[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
    port map (
      I0 => complex_row0_rd_done,
      I1 => \n_0_complex_num_writes_dec[4]_i_6\,
      I2 => \n_0_complex_address[9]_i_5\,
      I3 => \n_0_complex_num_reads[3]_i_3\,
      O => \n_0_complex_num_writes_dec[4]_i_4\
    );
\complex_num_writes_dec[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \complex_num_writes_dec_reg__0\(0),
      I1 => \complex_num_writes_dec_reg__0\(1),
      O => \n_0_complex_num_writes_dec[4]_i_5\
    );
\complex_num_writes_dec[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \complex_wait_cnt_reg__0\(3),
      I1 => \complex_wait_cnt_reg__0\(2),
      I2 => \complex_wait_cnt_reg__0\(1),
      I3 => \complex_wait_cnt_reg__0\(0),
      O => \n_0_complex_num_writes_dec[4]_i_6\
    );
\complex_num_writes_dec_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_complex_num_writes_dec[4]_i_2\,
      D => \p_0_in__5\(0),
      Q => \complex_num_writes_dec_reg__0\(0),
      S => complex_row0_rd_done1
    );
\complex_num_writes_dec_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_complex_num_writes_dec[4]_i_2\,
      D => \p_0_in__5\(1),
      Q => \complex_num_writes_dec_reg__0\(1),
      R => complex_row0_rd_done1
    );
\complex_num_writes_dec_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_complex_num_writes_dec[4]_i_2\,
      D => \p_0_in__5\(2),
      Q => \complex_num_writes_dec_reg__0\(2),
      R => complex_row0_rd_done1
    );
\complex_num_writes_dec_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_complex_num_writes_dec[4]_i_2\,
      D => \p_0_in__5\(3),
      Q => \complex_num_writes_dec_reg__0\(3),
      R => complex_row0_rd_done1
    );
\complex_num_writes_dec_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_complex_num_writes_dec[4]_i_2\,
      D => \p_0_in__5\(4),
      Q => \complex_num_writes_dec_reg__0\(4),
      R => complex_row0_rd_done1
    );
\complex_num_writes_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_complex_num_writes[4]_i_1\,
      D => \n_0_complex_num_writes[0]_i_1\,
      Q => \n_0_complex_num_writes_reg[0]\,
      R => '0'
    );
\complex_num_writes_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_complex_num_writes[4]_i_1\,
      D => \n_0_complex_num_writes[1]_i_1\,
      Q => \n_0_complex_num_writes_reg[1]\,
      R => '0'
    );
\complex_num_writes_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_complex_num_writes[4]_i_1\,
      D => \n_0_complex_num_writes[2]_i_1\,
      Q => \n_0_complex_num_writes_reg[2]\,
      R => '0'
    );
\complex_num_writes_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_complex_num_writes[4]_i_1\,
      D => \n_0_complex_num_writes[3]_i_1\,
      Q => \n_0_complex_num_writes_reg[3]\,
      R => '0'
    );
\complex_num_writes_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_complex_num_writes[4]_i_1\,
      D => \n_0_complex_num_writes[4]_i_2\,
      Q => \n_0_complex_num_writes_reg[4]\,
      R => '0'
    );
complex_ocal_odt_ext_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAABAA"
    )
    port map (
      I0 => complex_ocal_odt_ext,
      I1 => n_0_complex_ocal_odt_ext_i_2,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[6]\,
      I4 => \n_0_init_state_r[0]_i_3\,
      I5 => n_0_complex_ocal_odt_ext_i_3,
      O => n_0_complex_ocal_odt_ext_i_1
    );
complex_ocal_odt_ext_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[3]\,
      O => n_0_complex_ocal_odt_ext_i_2
    );
complex_ocal_odt_ext_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFABABAAAAAAAA"
    )
    port map (
      I0 => I77,
      I1 => \n_0_ocal_act_wait_cnt[3]_i_3\,
      I2 => n_0_complex_oclkdelay_calib_start_int_i_2,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_3\,
      I4 => cnt_cmd_done_m7_r,
      I5 => \n_0_init_state_r_reg[1]\,
      O => n_0_complex_ocal_odt_ext_i_3
    );
complex_ocal_odt_ext_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_complex_ocal_odt_ext_i_1,
      Q => complex_ocal_odt_ext,
      R => '0'
    );
complex_ocal_reset_rd_addr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAAAAA"
    )
    port map (
      I0 => prbs_rdlvl_done_pulse0,
      I1 => \complex_wait_cnt_reg__0\(0),
      I2 => \complex_wait_cnt_reg__0\(1),
      I3 => \complex_wait_cnt_reg__0\(3),
      I4 => \complex_wait_cnt_reg__0\(2),
      I5 => n_0_complex_ocal_reset_rd_addr_i_2,
      O => complex_ocal_reset_rd_addr0
    );
complex_ocal_reset_rd_addr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => \n_0_init_state_r_reg[6]\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_wrcal_reads[7]_i_5\,
      O => n_0_complex_ocal_reset_rd_addr_i_2
    );
complex_ocal_reset_rd_addr_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => complex_ocal_reset_rd_addr0,
      Q => n_0_complex_ocal_reset_rd_addr_reg,
      R => '0'
    );
complex_oclkdelay_calib_done_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I2,
      Q => complex_oclkdelay_calib_done_r1,
      R => I7
    );
complex_oclkdelay_calib_start_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
    port map (
      I0 => \^o9\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => n_0_complex_oclkdelay_calib_start_int_i_2,
      I4 => n_0_complex_oclkdelay_calib_start_int_i_3,
      I5 => complex_oclkdelay_calib_start_int,
      O => n_0_complex_oclkdelay_calib_start_int_i_1
    );
complex_oclkdelay_calib_start_int_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => \n_0_init_state_r_reg[6]\,
      I2 => \n_0_init_state_r_reg[5]\,
      O => n_0_complex_oclkdelay_calib_start_int_i_2
    );
complex_oclkdelay_calib_start_int_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[3]\,
      O => n_0_complex_oclkdelay_calib_start_int_i_3
    );
complex_oclkdelay_calib_start_int_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_complex_oclkdelay_calib_start_int_i_1,
      Q => complex_oclkdelay_calib_start_int,
      R => I7
    );
complex_oclkdelay_calib_start_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => complex_oclkdelay_calib_start_int,
      Q => complex_oclkdelay_calib_start_r1,
      R => '0'
    );
complex_odt_ext_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AABA"
    )
    port map (
      I0 => complex_odt_ext,
      I1 => \n_0_stg1_wr_rd_cnt[8]_i_4\,
      I2 => \^o9\,
      I3 => n_0_complex_sample_cnt_inc_i_2,
      I4 => n_0_complex_row1_rd_done_i_3,
      I5 => I77,
      O => n_0_complex_odt_ext_i_1
    );
complex_odt_ext_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_complex_odt_ext_i_1,
      Q => complex_odt_ext,
      R => '0'
    );
complex_row0_rd_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAAA0000"
    )
    port map (
      I0 => complex_row0_rd_done,
      I1 => complex_row1_wr_done0,
      I2 => complex_oclkdelay_calib_start_int,
      I3 => complex_row1_wr_done,
      I4 => I78,
      I5 => n_0_complex_sample_cnt_inc_reg,
      O => n_0_complex_row0_rd_done_i_1
    );
complex_row0_rd_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => complex_row0_wr_done,
      I1 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I4 => n_0_wr_victim_inc_i_2,
      O => complex_row1_wr_done0
    );
complex_row0_rd_done_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_complex_row0_rd_done_i_1,
      Q => complex_row0_rd_done,
      R => '0'
    );
\complex_row1_rd_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A6"
    )
    port map (
      I0 => complex_row1_rd_cnt(0),
      I1 => complex_row1_rd_done,
      I2 => complex_row1_rd_done_r1,
      I3 => I84,
      I4 => \^o3\,
      O => \n_0_complex_row1_rd_cnt[0]_i_1\
    );
\complex_row1_rd_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009AAA"
    )
    port map (
      I0 => complex_row1_rd_cnt(1),
      I1 => complex_row1_rd_done_r1,
      I2 => complex_row1_rd_done,
      I3 => complex_row1_rd_cnt(0),
      I4 => I84,
      I5 => \^o3\,
      O => \n_0_complex_row1_rd_cnt[1]_i_1\
    );
\complex_row1_rd_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA00000000"
    )
    port map (
      I0 => complex_row1_rd_cnt(2),
      I1 => complex_row1_rd_done_r1,
      I2 => complex_row1_rd_done,
      I3 => complex_row1_rd_cnt(1),
      I4 => complex_row1_rd_cnt(0),
      I5 => I78,
      O => \n_0_complex_row1_rd_cnt[2]_i_1\
    );
\complex_row1_rd_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_complex_row1_rd_cnt[0]_i_1\,
      Q => complex_row1_rd_cnt(0),
      R => '0'
    );
\complex_row1_rd_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_complex_row1_rd_cnt[1]_i_1\,
      Q => complex_row1_rd_cnt(1),
      R => '0'
    );
\complex_row1_rd_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_complex_row1_rd_cnt[2]_i_1\,
      Q => complex_row1_rd_cnt(2),
      R => '0'
    );
complex_row1_rd_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AE"
    )
    port map (
      I0 => complex_row1_rd_done,
      I1 => complex_row0_rd_done,
      I2 => n_0_complex_row1_rd_done_i_2,
      I3 => I84,
      I4 => \^o3\,
      I5 => n_0_complex_row1_rd_done_i_3,
      O => n_0_complex_row1_rd_done_i_1
    );
complex_row1_rd_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
    port map (
      I0 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_12\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[3]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[4]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I4 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      I5 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      O => n_0_complex_row1_rd_done_i_2
    );
complex_row1_rd_done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => \n_0_init_state_r_reg[6]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => n_0_complex_row1_rd_done_i_3
    );
complex_row1_rd_done_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => complex_row1_rd_done,
      Q => complex_row1_rd_done_r1,
      R => '0'
    );
complex_row1_rd_done_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_complex_row1_rd_done_i_1,
      Q => complex_row1_rd_done,
      R => '0'
    );
\complex_row_cnt_ocal[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \complex_row_cnt_ocal_reg__0\(0),
      O => \p_0_in__2\(0)
    );
\complex_row_cnt_ocal[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \complex_row_cnt_ocal_reg__0\(0),
      I1 => \complex_row_cnt_ocal_reg__0\(1),
      O => \p_0_in__2\(1)
    );
\complex_row_cnt_ocal[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \complex_row_cnt_ocal_reg__0\(2),
      I1 => \complex_row_cnt_ocal_reg__0\(1),
      I2 => \complex_row_cnt_ocal_reg__0\(0),
      O => \p_0_in__2\(2)
    );
\complex_row_cnt_ocal[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \complex_row_cnt_ocal_reg__0\(3),
      I1 => \complex_row_cnt_ocal_reg__0\(0),
      I2 => \complex_row_cnt_ocal_reg__0\(1),
      I3 => \complex_row_cnt_ocal_reg__0\(2),
      O => \p_0_in__2\(3)
    );
\complex_row_cnt_ocal[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \complex_row_cnt_ocal_reg__0\(4),
      I1 => \complex_row_cnt_ocal_reg__0\(2),
      I2 => \complex_row_cnt_ocal_reg__0\(1),
      I3 => \complex_row_cnt_ocal_reg__0\(0),
      I4 => \complex_row_cnt_ocal_reg__0\(3),
      O => \p_0_in__2\(4)
    );
\complex_row_cnt_ocal[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \complex_row_cnt_ocal_reg__0\(5),
      I1 => \complex_row_cnt_ocal_reg__0\(3),
      I2 => \complex_row_cnt_ocal_reg__0\(0),
      I3 => \complex_row_cnt_ocal_reg__0\(1),
      I4 => \complex_row_cnt_ocal_reg__0\(2),
      I5 => \complex_row_cnt_ocal_reg__0\(4),
      O => \p_0_in__2\(5)
    );
\complex_row_cnt_ocal[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \complex_row_cnt_ocal_reg__0\(6),
      I1 => \complex_row_cnt_ocal_reg__0\(4),
      I2 => \n_0_complex_row_cnt_ocal[7]_i_5\,
      I3 => \complex_row_cnt_ocal_reg__0\(5),
      O => \p_0_in__2\(6)
    );
\complex_row_cnt_ocal[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF4F"
    )
    port map (
      I0 => \n_0_complex_row_cnt_ocal[7]_i_4\,
      I1 => \n_0_complex_row_cnt_ocal[7]_i_5\,
      I2 => \^o9\,
      I3 => complex_byte_rd_done,
      I4 => \^o3\,
      I5 => I77,
      O => complex_row_cnt_ocal0
    );
\complex_row_cnt_ocal[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF20000"
    )
    port map (
      I0 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_9\,
      I1 => \n_0_complex_row_cnt_ocal[7]_i_6\,
      I2 => wr_victim_inc,
      I3 => complex_sample_cnt_inc_r2,
      I4 => I2,
      I5 => \n_0_complex_row_cnt_ocal[7]_i_7\,
      O => \n_0_complex_row_cnt_ocal[7]_i_2\
    );
\complex_row_cnt_ocal[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \complex_row_cnt_ocal_reg__0\(7),
      I1 => \complex_row_cnt_ocal_reg__0\(5),
      I2 => \n_0_complex_row_cnt_ocal[7]_i_5\,
      I3 => \complex_row_cnt_ocal_reg__0\(4),
      I4 => \complex_row_cnt_ocal_reg__0\(6),
      O => \p_0_in__2\(7)
    );
\complex_row_cnt_ocal[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
    port map (
      I0 => \complex_row_cnt_ocal_reg__0\(7),
      I1 => \complex_row_cnt_ocal_reg__0\(6),
      I2 => wr_victim_inc,
      I3 => \complex_row_cnt_ocal_reg__0\(4),
      I4 => \complex_row_cnt_ocal_reg__0\(5),
      O => \n_0_complex_row_cnt_ocal[7]_i_4\
    );
\complex_row_cnt_ocal[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \complex_row_cnt_ocal_reg__0\(3),
      I1 => \complex_row_cnt_ocal_reg__0\(0),
      I2 => \complex_row_cnt_ocal_reg__0\(1),
      I3 => \complex_row_cnt_ocal_reg__0\(2),
      O => \n_0_complex_row_cnt_ocal[7]_i_5\
    );
\complex_row_cnt_ocal[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[4]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I3 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_12\,
      I4 => \n_0_stg1_wr_rd_cnt_reg[3]\,
      I5 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      O => \n_0_complex_row_cnt_ocal[7]_i_6\
    );
\complex_row_cnt_ocal[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_complex_row_cnt_ocal[7]_i_5\,
      I1 => \complex_row_cnt_ocal_reg__0\(4),
      I2 => \complex_row_cnt_ocal_reg__0\(5),
      I3 => \complex_row_cnt_ocal_reg__0\(6),
      I4 => \complex_row_cnt_ocal_reg__0\(7),
      O => \n_0_complex_row_cnt_ocal[7]_i_7\
    );
\complex_row_cnt_ocal_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_complex_row_cnt_ocal[7]_i_2\,
      D => \p_0_in__2\(0),
      Q => \complex_row_cnt_ocal_reg__0\(0),
      R => complex_row_cnt_ocal0
    );
\complex_row_cnt_ocal_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_complex_row_cnt_ocal[7]_i_2\,
      D => \p_0_in__2\(1),
      Q => \complex_row_cnt_ocal_reg__0\(1),
      R => complex_row_cnt_ocal0
    );
\complex_row_cnt_ocal_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_complex_row_cnt_ocal[7]_i_2\,
      D => \p_0_in__2\(2),
      Q => \complex_row_cnt_ocal_reg__0\(2),
      R => complex_row_cnt_ocal0
    );
\complex_row_cnt_ocal_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_complex_row_cnt_ocal[7]_i_2\,
      D => \p_0_in__2\(3),
      Q => \complex_row_cnt_ocal_reg__0\(3),
      R => complex_row_cnt_ocal0
    );
\complex_row_cnt_ocal_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_complex_row_cnt_ocal[7]_i_2\,
      D => \p_0_in__2\(4),
      Q => \complex_row_cnt_ocal_reg__0\(4),
      R => complex_row_cnt_ocal0
    );
\complex_row_cnt_ocal_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_complex_row_cnt_ocal[7]_i_2\,
      D => \p_0_in__2\(5),
      Q => \complex_row_cnt_ocal_reg__0\(5),
      R => complex_row_cnt_ocal0
    );
\complex_row_cnt_ocal_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_complex_row_cnt_ocal[7]_i_2\,
      D => \p_0_in__2\(6),
      Q => \complex_row_cnt_ocal_reg__0\(6),
      R => complex_row_cnt_ocal0
    );
\complex_row_cnt_ocal_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_complex_row_cnt_ocal[7]_i_2\,
      D => \p_0_in__2\(7),
      Q => \complex_row_cnt_ocal_reg__0\(7),
      R => complex_row_cnt_ocal0
    );
complex_sample_cnt_inc_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => complex_row1_rd_done,
      I1 => n_0_complex_sample_cnt_inc_i_2,
      O => complex_sample_cnt_inc0
    );
complex_sample_cnt_inc_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
    port map (
      I0 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_12\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[3]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[4]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      I4 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I5 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      O => n_0_complex_sample_cnt_inc_i_2
    );
complex_sample_cnt_inc_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_complex_sample_cnt_inc_reg,
      Q => complex_sample_cnt_inc_r1,
      R => '0'
    );
complex_sample_cnt_inc_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => complex_sample_cnt_inc_r1,
      Q => complex_sample_cnt_inc_r2,
      R => '0'
    );
complex_sample_cnt_inc_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => complex_sample_cnt_inc0,
      Q => n_0_complex_sample_cnt_inc_reg,
      R => I7
    );
\complex_wait_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \complex_wait_cnt_reg__0\(0),
      O => \p_0_in__4\(0)
    );
\complex_wait_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \complex_wait_cnt_reg__0\(0),
      I1 => \complex_wait_cnt_reg__0\(1),
      O => \p_0_in__4\(1)
    );
\complex_wait_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \complex_wait_cnt_reg__0\(0),
      I1 => \complex_wait_cnt_reg__0\(1),
      I2 => \complex_wait_cnt_reg__0\(2),
      O => \p_0_in__4\(2)
    );
\complex_wait_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
    port map (
      I0 => \n_0_complex_wait_cnt[3]_i_3\,
      I1 => \complex_wait_cnt_reg__0\(3),
      I2 => \complex_wait_cnt_reg__0\(2),
      I3 => \complex_wait_cnt_reg__0\(1),
      I4 => \complex_wait_cnt_reg__0\(0),
      I5 => I77,
      O => \n_0_complex_wait_cnt[3]_i_1\
    );
\complex_wait_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \complex_wait_cnt_reg__0\(3),
      I1 => \complex_wait_cnt_reg__0\(0),
      I2 => \complex_wait_cnt_reg__0\(1),
      I3 => \complex_wait_cnt_reg__0\(2),
      O => \p_0_in__4\(3)
    );
\complex_wait_cnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5550555155415555"
    )
    port map (
      I0 => \n_0_complex_num_writes[4]_i_7\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => n_0_complex_oclkdelay_calib_start_int_i_2,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_complex_wait_cnt[3]_i_3\
    );
\complex_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__4\(0),
      Q => \complex_wait_cnt_reg__0\(0),
      R => \n_0_complex_wait_cnt[3]_i_1\
    );
\complex_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__4\(1),
      Q => \complex_wait_cnt_reg__0\(1),
      R => \n_0_complex_wait_cnt[3]_i_1\
    );
\complex_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__4\(2),
      Q => \complex_wait_cnt_reg__0\(2),
      R => \n_0_complex_wait_cnt[3]_i_1\
    );
\complex_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__4\(3),
      Q => \complex_wait_cnt_reg__0\(3),
      R => \n_0_complex_wait_cnt[3]_i_1\
    );
ddr2_pre_flag_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FAA00AA"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => cnt_cmd_done_r,
      I2 => mem_init_done_r0,
      I3 => \n_0_cnt_init_mr_r[1]_i_2\,
      I4 => ddr2_pre_flag_r,
      O => n_0_ddr2_pre_flag_r_i_1
    );
ddr2_pre_flag_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_ddr2_pre_flag_r_i_1,
      Q => ddr2_pre_flag_r,
      R => '0'
    );
ddr2_refresh_flag_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C5D5D5D0C0C0C0C"
    )
    port map (
      I0 => \n_0_reg_ctrl_cnt_r[3]_i_1\,
      I1 => \n_0_cnt_init_mr_r[1]_i_3\,
      I2 => mem_init_done_r,
      I3 => cnt_cmd_done_r,
      I4 => mem_init_done_r0,
      I5 => n_0_ddr2_refresh_flag_r_reg,
      O => n_0_ddr2_refresh_flag_r_i_1
    );
ddr2_refresh_flag_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
    port map (
      I0 => n_0_complex_ocal_odt_ext_i_2,
      I1 => \n_0_init_state_r_reg[6]\,
      I2 => \n_0_oclk_wr_cnt[3]_i_6\,
      I3 => cnt_init_mr_done_r,
      I4 => n_0_ddr2_refresh_flag_r_reg,
      I5 => \n_0_init_state_r[0]_i_3\,
      O => mem_init_done_r0
    );
ddr2_refresh_flag_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_ddr2_refresh_flag_r_i_1,
      Q => n_0_ddr2_refresh_flag_r_reg,
      R => '0'
    );
detect_pi_found_dqs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
    port map (
      I0 => n_0_cnt_cmd_done_r_i_2,
      I1 => n_0_rdlvl_start_pre_i_2,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => \n_0_cnt_cmd_r_reg[6]\,
      O => detect_pi_found_dqs0
    );
detect_pi_found_dqs_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => detect_pi_found_dqs0,
      Q => \^detect_pi_found_dqs\,
      R => I7
    );
dqs_found_prech_req_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^prech_done\,
      I1 => \out\(0),
      O => O13
    );
\en_cnt_div2.enable_wrlvl_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0F0F0F0E"
    )
    port map (
      I0 => enable_wrlvl_cnt(4),
      I1 => enable_wrlvl_cnt(3),
      I2 => enable_wrlvl_cnt(0),
      I3 => enable_wrlvl_cnt(2),
      I4 => enable_wrlvl_cnt(1),
      I5 => \n_0_en_cnt_div2.enable_wrlvl_cnt[4]_i_2\,
      O => \n_0_en_cnt_div2.enable_wrlvl_cnt[0]_i_1\
    );
\en_cnt_div2.enable_wrlvl_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A6"
    )
    port map (
      I0 => enable_wrlvl_cnt(1),
      I1 => \n_0_en_cnt_div2.enable_wrlvl_cnt[1]_i_2\,
      I2 => enable_wrlvl_cnt(0),
      I3 => \n_0_en_cnt_div2.enable_wrlvl_cnt[4]_i_2\,
      I4 => I77,
      O => \n_0_en_cnt_div2.enable_wrlvl_cnt[1]_i_1\
    );
\en_cnt_div2.enable_wrlvl_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => enable_wrlvl_cnt(1),
      I1 => enable_wrlvl_cnt(2),
      I2 => enable_wrlvl_cnt(0),
      I3 => enable_wrlvl_cnt(3),
      I4 => enable_wrlvl_cnt(4),
      O => \n_0_en_cnt_div2.enable_wrlvl_cnt[1]_i_2\
    );
\en_cnt_div2.enable_wrlvl_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00F00E"
    )
    port map (
      I0 => enable_wrlvl_cnt(4),
      I1 => enable_wrlvl_cnt(3),
      I2 => enable_wrlvl_cnt(0),
      I3 => enable_wrlvl_cnt(2),
      I4 => enable_wrlvl_cnt(1),
      I5 => \n_0_en_cnt_div2.enable_wrlvl_cnt[4]_i_2\,
      O => \n_0_en_cnt_div2.enable_wrlvl_cnt[2]_i_1\
    );
\en_cnt_div2.enable_wrlvl_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002C"
    )
    port map (
      I0 => enable_wrlvl_cnt(4),
      I1 => enable_wrlvl_cnt(3),
      I2 => \n_0_en_cnt_div2.enable_wrlvl_cnt[3]_i_2\,
      I3 => \n_0_en_cnt_div2.enable_wrlvl_cnt[4]_i_2\,
      I4 => I84,
      O => \n_0_en_cnt_div2.enable_wrlvl_cnt[3]_i_1\
    );
\en_cnt_div2.enable_wrlvl_cnt[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => enable_wrlvl_cnt(0),
      I1 => enable_wrlvl_cnt(2),
      I2 => enable_wrlvl_cnt(1),
      O => \n_0_en_cnt_div2.enable_wrlvl_cnt[3]_i_2\
    );
\en_cnt_div2.enable_wrlvl_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA8"
    )
    port map (
      I0 => enable_wrlvl_cnt(4),
      I1 => enable_wrlvl_cnt(3),
      I2 => enable_wrlvl_cnt(0),
      I3 => enable_wrlvl_cnt(2),
      I4 => enable_wrlvl_cnt(1),
      I5 => \n_0_en_cnt_div2.enable_wrlvl_cnt[4]_i_2\,
      O => \n_0_en_cnt_div2.enable_wrlvl_cnt[4]_i_1\
    );
\en_cnt_div2.enable_wrlvl_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444444F4"
    )
    port map (
      I0 => \n_0_en_cnt_div2.enable_wrlvl_cnt[1]_i_2\,
      I1 => wrlvl_odt,
      I2 => \n_0_init_state_r[4]_i_10\,
      I3 => \n_0_init_state_r[0]_i_3\,
      I4 => \n_0_wrcal_reads[7]_i_4\,
      I5 => \n_0_init_state_r_reg[6]\,
      O => \n_0_en_cnt_div2.enable_wrlvl_cnt[4]_i_2\
    );
\en_cnt_div2.enable_wrlvl_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_en_cnt_div2.enable_wrlvl_cnt[0]_i_1\,
      Q => enable_wrlvl_cnt(0),
      R => I7
    );
\en_cnt_div2.enable_wrlvl_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_en_cnt_div2.enable_wrlvl_cnt[1]_i_1\,
      Q => enable_wrlvl_cnt(1),
      R => '0'
    );
\en_cnt_div2.enable_wrlvl_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_en_cnt_div2.enable_wrlvl_cnt[2]_i_1\,
      Q => enable_wrlvl_cnt(2),
      R => I7
    );
\en_cnt_div2.enable_wrlvl_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_en_cnt_div2.enable_wrlvl_cnt[3]_i_1\,
      Q => enable_wrlvl_cnt(3),
      R => '0'
    );
\en_cnt_div2.enable_wrlvl_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_en_cnt_div2.enable_wrlvl_cnt[4]_i_1\,
      Q => enable_wrlvl_cnt(4),
      R => I7
    );
\en_cnt_div2.wrlvl_odt_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
    port map (
      I0 => enable_wrlvl_cnt(2),
      I1 => enable_wrlvl_cnt(1),
      I2 => enable_wrlvl_cnt(0),
      I3 => enable_wrlvl_cnt(4),
      I4 => enable_wrlvl_cnt(3),
      I5 => wrlvl_odt,
      O => \n_0_en_cnt_div2.wrlvl_odt_i_1\
    );
\en_cnt_div2.wrlvl_odt_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_en_cnt_div2.wrlvl_odt_i_1\,
      Q => wrlvl_odt,
      R => SS(0)
    );
\even_cwl.phy_cas_n[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_calib_cmd[2]_i_1\,
      I1 => \n_0_even_cwl.phy_ras_n[0]_i_2\,
      I2 => \n_0_cnt_init_mr_r[1]_i_3\,
      O => \n_0_even_cwl.phy_cas_n[0]_i_1\
    );
\even_cwl.phy_cas_n_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_even_cwl.phy_cas_n[0]_i_1\,
      Q => phy_cas_n(0),
      R => '0'
    );
\even_cwl.phy_ras_n[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_even_cwl.phy_ras_n[0]_i_2\,
      I1 => \n_0_DDR3_1rank.phy_int_cs_n[0]_i_4\,
      I2 => \n_0_even_cwl.phy_ras_n[0]_i_3\,
      O => \n_0_even_cwl.phy_ras_n[0]_i_1\
    );
\even_cwl.phy_ras_n[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => \n_0_init_state_r_reg[6]\,
      I2 => \n_0_oclk_wr_cnt[3]_i_6\,
      I3 => \n_0_init_state_r_reg[5]\,
      I4 => n_0_complex_oclkdelay_calib_start_int_i_3,
      I5 => \n_0_DDR3_1rank.phy_int_cs_n[0]_i_3\,
      O => \n_0_even_cwl.phy_ras_n[0]_i_2\
    );
\even_cwl.phy_ras_n[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000090000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_wrcal_reads[7]_i_4\,
      I3 => \n_0_init_state_r_reg[6]\,
      I4 => \n_0_init_state_r_reg[4]\,
      I5 => \n_0_init_state_r_reg[5]\,
      O => \n_0_even_cwl.phy_ras_n[0]_i_3\
    );
\even_cwl.phy_ras_n_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_even_cwl.phy_ras_n[0]_i_1\,
      Q => phy_ras_n(0),
      R => '0'
    );
\even_cwl.phy_we_n[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000004FF"
    )
    port map (
      I0 => n_0_wrlvl_final_if_rst_i_4,
      I1 => \n_0_stg1_wr_rd_cnt[8]_i_4\,
      I2 => \n_0_calib_cmd[2]_i_2\,
      I3 => new_burst_r,
      I4 => \n_0_even_cwl.phy_ras_n[0]_i_2\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2\,
      O => \n_0_even_cwl.phy_we_n[0]_i_1\
    );
\even_cwl.phy_we_n_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_even_cwl.phy_we_n[0]_i_1\,
      Q => phy_we_n(0),
      R => '0'
    );
\first_fail_taps[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^detect_pi_found_dqs\,
      I1 => p_1_in25_in,
      O => fine_adj_state_r142_out
    );
first_rdlvl_pat_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt[8]_i_4\,
      I1 => n_0_calib_wrdata_en_i_2,
      I2 => first_rdlvl_pat_r,
      I3 => rdlvl_stg1_rank_done,
      I4 => I77,
      O => n_0_first_rdlvl_pat_r_i_1
    );
first_rdlvl_pat_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_first_rdlvl_pat_r_i_1,
      Q => first_rdlvl_pat_r,
      R => '0'
    );
first_wrcal_pat_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCCCC8F"
    )
    port map (
      I0 => n_0_calib_wrdata_en_i_2,
      I1 => first_wrcal_pat_r,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => n_0_first_wrcal_pat_r_i_2,
      I5 => I77,
      O => n_0_first_wrcal_pat_r_i_1
    );
first_wrcal_pat_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[6]\,
      I3 => \n_0_init_state_r_reg[5]\,
      I4 => \n_0_init_state_r_reg[4]\,
      O => n_0_first_wrcal_pat_r_i_2
    );
first_wrcal_pat_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_first_wrcal_pat_r_i_1,
      Q => first_wrcal_pat_r,
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABABB"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4\,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEAEEEAAAAAAAA"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5\,
      I1 => phy_address(13),
      I2 => new_burst_r,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8\,
      I4 => \n_0_complex_address_reg[0]\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001555"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9\,
      I1 => \n_0_complex_address_reg[0]\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10\,
      I3 => new_burst_r,
      I4 => phy_address(13),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_15\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[0]\,
      I2 => I2,
      I3 => \complex_row_cnt_ocal_reg__0\(0),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEAEAAAAAAA"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_4\,
      I3 => \gen_rnk[0].mr2_r_reg[0]_0\(1),
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_5\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000400000000000D"
    )
    port map (
      I0 => \n_0_init_state_r_reg[5]\,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => \n_0_init_state_r_reg[6]\,
      I3 => \n_0_wrcal_reads[7]_i_4\,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \n_0_init_state_r_reg[6]\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[1]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => \n_0_init_state_r_reg[5]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_4\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
    port map (
      I0 => cnt_init_mr_r(0),
      I1 => n_0_ddr2_refresh_flag_r_reg,
      I2 => cnt_init_mr_r(1),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_5\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000100FFFF"
    )
    port map (
      I0 => \n_0_wrcal_reads[7]_i_4\,
      I1 => \n_0_init_state_r_reg[6]\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_3\,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => \n_0_init_state_r_reg[5]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[5]\,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => \n_0_init_state_r_reg[6]\,
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => \n_0_init_state_r_reg[3]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_3\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABABB"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4\,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEAEEEAAAAAAAA"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5\,
      I1 => phy_address(14),
      I2 => new_burst_r,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8\,
      I4 => \n_0_complex_address_reg[1]\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001555"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9\,
      I1 => \n_0_complex_address_reg[1]\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10\,
      I3 => new_burst_r,
      I4 => phy_address(14),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_15\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[1]\,
      I2 => I2,
      I3 => \complex_row_cnt_ocal_reg__0\(1),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444455545"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3\,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
    port map (
      I0 => \n_0_wrcal_reads[7]_i_4\,
      I1 => \n_0_init_state_r_reg[6]\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_oclk_wr_cnt[3]_i_6\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF11F1"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13\,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAABFFF"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14\,
      I1 => \n_0_complex_address_reg[2]\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8\,
      I3 => new_burst_r,
      I4 => phy_address(15),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202220202"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8\,
      I1 => \n_0_init_state_r_reg[6]\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[5]\,
      I5 => n_0_complex_oclkdelay_calib_start_int_i_3,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => phy_address(15),
      I1 => new_burst_r,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10\,
      I3 => \n_0_complex_address_reg[2]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_17\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12\,
      I2 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[2]\,
      I3 => I2,
      I4 => \complex_row_cnt_ocal_reg__0\(2),
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00030202"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[0]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF540054"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3\,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBAABAAABBAAB"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9\,
      I2 => new_burst_r,
      I3 => phy_address(16),
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10\,
      I5 => \n_0_complex_address_reg[3]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[3]\,
      I1 => I2,
      I2 => \complex_row_cnt_ocal_reg__0\(3),
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1\,
      I4 => n_0_burst_addr_r_reg,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04145414"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14\,
      I1 => phy_address(16),
      I2 => new_burst_r,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8\,
      I4 => \n_0_complex_address_reg[3]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEFEFF"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4\,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08082888A8A82888"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6\,
      I1 => phy_address(17),
      I2 => new_burst_r,
      I3 => phy_address(16),
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_15\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[4]\,
      I2 => I2,
      I3 => \complex_row_cnt_ocal_reg__0\(4),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B88B00FF"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10\,
      I2 => phy_address(16),
      I3 => phy_address(17),
      I4 => new_burst_r,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_complex_address_reg[4]\,
      I1 => \n_0_complex_address_reg[3]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3\,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r_reg[2]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_10\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000040FFFF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => \n_0_init_state_r_reg[6]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_11\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF9BFFFFFF"
    )
    port map (
      I0 => cnt_init_mr_r(1),
      I1 => n_0_ddr2_refresh_flag_r_reg,
      I2 => cnt_init_mr_r(0),
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_4\,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => \n_0_init_state_r_reg[3]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_12\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
    port map (
      I0 => phy_address(18),
      I1 => phy_address(17),
      I2 => phy_address(16),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_13\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
    port map (
      I0 => \n_0_complex_address_reg[5]\,
      I1 => \n_0_complex_address_reg[4]\,
      I2 => \n_0_complex_address_reg[3]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_14\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEFFFFF"
    )
    port map (
      I0 => n_0_complex_ocal_odt_ext_i_2,
      I1 => \n_0_init_state_r_reg[6]\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_15\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
    port map (
      I0 => \n_0_wrcal_wr_cnt[3]_i_5\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[3]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[6]\,
      I5 => \n_0_init_state_r_reg[5]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_16\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200A200A200F300"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_28\,
      I1 => \n_0_stg1_wr_rd_cnt[8]_i_4\,
      I2 => \n_0_stg1_wr_rd_cnt[8]_i_5\,
      I3 => I2,
      I4 => \n_0_complex_row_cnt_ocal[7]_i_6\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_17\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEFEEEFEF"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7\,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000A0004000E"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[2]\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_5\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000008"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_10\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r_reg[3]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[6]\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_11\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_init_state_r_reg[6]\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_12\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808A8A8A808A8"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6\,
      I1 => phy_address(18),
      I2 => new_burst_r,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_13\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_14\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B800FF"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_14\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_13\,
      I3 => phy_address(18),
      I4 => new_burst_r,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_15\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[5]\,
      I2 => I2,
      I3 => \complex_row_cnt_ocal_reg__0\(5),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_16\,
      I1 => \n_0_calib_cmd[2]_i_2\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13\,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_17\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444545454445"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3\,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
    port map (
      I0 => \n_0_complex_address_reg[6]\,
      I1 => \n_0_complex_address_reg[5]\,
      I2 => \n_0_complex_address_reg[3]\,
      I3 => \n_0_complex_address_reg[4]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_10\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008088"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14\,
      I1 => cnt_init_mr_r(1),
      I2 => n_0_ddr2_refresh_flag_r_reg,
      I3 => cnt_init_mr_r(0),
      I4 => n_0_rdlvl_start_pre_i_2,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAAAE00000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[2]\,
      I3 => \n_0_init_state_r[0]_i_3\,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1010FF10"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7\,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBABABABFBAB"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14\,
      I1 => phy_address(19),
      I2 => new_burst_r,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_10\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phy_address(19),
      I1 => new_burst_r,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22E2EEFFFFFFFF"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18\,
      I3 => \n_0_complex_address_reg[5]\,
      I4 => \n_0_complex_address_reg[6]\,
      I5 => new_burst_r,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_17\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12\,
      I2 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[6]\,
      I3 => I2,
      I4 => \complex_row_cnt_ocal_reg__0\(6),
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
    port map (
      I0 => phy_address(19),
      I1 => phy_address(18),
      I2 => phy_address(16),
      I3 => phy_address(17),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444455545"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3\,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_15\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_16\,
      I3 => new_burst_r,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8888888F8888"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_26\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_27\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17\,
      I3 => \n_0_complex_row_cnt_ocal[7]_i_6\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_29\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_28\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_17\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12\,
      I2 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[7]\,
      I3 => I2,
      I4 => \complex_row_cnt_ocal_reg__0\(7),
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000050000300500"
    )
    port map (
      I0 => n_0_rdlvl_start_pre_i_2,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_18\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => \n_0_init_state_r_reg[0]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00F1"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_19\,
      I1 => \^o7\,
      I2 => complex_row0_rd_done,
      I3 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_8\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_28\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_20\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
    port map (
      I0 => phy_address(20),
      I1 => phy_address(19),
      I2 => phy_address(17),
      I3 => phy_address(16),
      I4 => phy_address(18),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_15\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
    port map (
      I0 => \n_0_complex_address_reg[7]\,
      I1 => \n_0_complex_address_reg[6]\,
      I2 => \n_0_complex_address_reg[4]\,
      I3 => \n_0_complex_address_reg[3]\,
      I4 => \n_0_complex_address_reg[5]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_16\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      I0 => \wrcal_wr_cnt_reg__0\(3),
      I1 => \wrcal_wr_cnt_reg__0\(1),
      I2 => \wrcal_wr_cnt_reg__0\(0),
      I3 => \wrcal_wr_cnt_reg__0\(2),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_17\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => \n_0_init_state_r_reg[6]\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[3]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_18\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
    port map (
      I0 => init_state_r1(5),
      I1 => init_state_r1(4),
      I2 => init_state_r1(6),
      I3 => init_state_r1(1),
      I4 => init_state_r1(2),
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_21\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_19\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF080000"
    )
    port map (
      I0 => cnt_init_mr_r(1),
      I1 => n_0_ddr2_refresh_flag_r_reg,
      I2 => cnt_init_mr_r(0),
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      I1 => I2,
      I2 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I4 => n_0_wr_victim_inc_i_2,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_20\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => init_state_r1(0),
      I1 => init_state_r1(3),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_21\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10FF10FFFFFF10"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10\,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5545"
    )
    port map (
      I0 => I2,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13\,
      I2 => \n_0_stg1_wr_rd_cnt[8]_i_4\,
      I3 => \n_0_stg1_wr_rd_cnt[8]_i_5\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBABABABFBAB"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14\,
      I1 => phy_address(20),
      I2 => new_burst_r,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_15\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_16\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00220020"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[3]\,
      I3 => \n_0_init_state_r[0]_i_3\,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => \n_0_init_state_r_reg[0]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => \n_0_init_state_r_reg[5]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phy_address(20),
      I1 => new_burst_r,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002F"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt[8]_i_4\,
      I1 => \n_0_stg1_wr_rd_cnt[8]_i_5\,
      I2 => I2,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_16\,
      I5 => \n_0_calib_cmd[2]_i_2\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF75757500"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4\,
      I3 => new_burst_r,
      I4 => phy_address(21),
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D555DDD"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6\,
      I1 => new_burst_r,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5\,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10\,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6\,
      I4 => new_burst_r,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2800"
    )
    port map (
      I0 => temp_lmr_done,
      I1 => n_0_ddr2_refresh_flag_r_reg,
      I2 => cnt_init_mr_r(0),
      I3 => cnt_init_mr_r(1),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_complex_address_reg[8]\,
      I1 => \n_0_complex_address_reg[5]\,
      I2 => \n_0_complex_address_reg[3]\,
      I3 => \n_0_complex_address_reg[4]\,
      I4 => \n_0_complex_address_reg[6]\,
      I5 => \n_0_complex_address_reg[7]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => phy_address(21),
      I1 => phy_address(18),
      I2 => phy_address(16),
      I3 => phy_address(17),
      I4 => phy_address(19),
      I5 => phy_address(20),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r_reg[6]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => n_0_complex_ocal_odt_ext_i_2,
      O => temp_lmr_done
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0EEE0E0"
    )
    port map (
      I0 => new_burst_r,
      I1 => phy_address(22),
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2\,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000004000400"
    )
    port map (
      I0 => n_0_prech_pending_r_i_6,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_23\,
      I3 => I2,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_24\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_25\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000E00"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_16\,
      I1 => \n_0_calib_cmd[2]_i_2\,
      I2 => \oclk_wr_cnt_reg__0\(3),
      I3 => \oclk_wr_cnt_reg__0\(2),
      I4 => \oclk_wr_cnt_reg__0\(0),
      I5 => \oclk_wr_cnt_reg__0\(1),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[6]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0BBB0BBBBBB"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_26\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_27\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_28\,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_29\,
      I4 => \n_0_complex_row_cnt_ocal[7]_i_6\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000070"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[5]\,
      I4 => \n_0_init_state_r_reg[4]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAAFFFFFCFF"
    )
    port map (
      I0 => n_0_prech_pending_r_i_6,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19\,
      I2 => n_0_complex_oclkdelay_calib_start_int_i_3,
      I3 => \n_0_init_state_r_reg[5]\,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000400"
    )
    port map (
      I0 => n_0_wr_victim_inc_i_2,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_30\,
      I2 => I2,
      I3 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_31\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_32\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0001"
    )
    port map (
      I0 => init_state_r1(5),
      I1 => init_state_r1(4),
      I2 => init_state_r1(6),
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_24\,
      I4 => \^o7\,
      I5 => complex_row0_rd_done,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_complex_address_reg[3]\,
      I1 => \n_0_complex_address_reg[4]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_init_state_r_reg[6]\,
      I1 => \n_0_init_state_r_reg[4]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80AAAA"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8\,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9\,
      I4 => new_burst_r,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => init_state_r1(1),
      I1 => init_state_r1(6),
      I2 => init_state_r1(2),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => init_state_r1(3),
      I1 => init_state_r1(0),
      I2 => init_state_r1(5),
      I3 => init_state_r1(4),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => phy_address(20),
      I1 => phy_address(19),
      I2 => phy_address(17),
      I3 => phy_address(16),
      I4 => phy_address(18),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_init_state_r_reg[5]\,
      I1 => \n_0_init_state_r_reg[0]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_23\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
    port map (
      I0 => init_state_r1(3),
      I1 => init_state_r1(0),
      I2 => init_state_r1(2),
      I3 => init_state_r1(1),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_24\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => init_state_r1(6),
      I1 => init_state_r1(4),
      I2 => init_state_r1(5),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_25\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \oclk_wr_cnt_reg__0\(1),
      I1 => \oclk_wr_cnt_reg__0\(0),
      I2 => \oclk_wr_cnt_reg__0\(2),
      I3 => \oclk_wr_cnt_reg__0\(3),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_26\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C000055FF5555"
    )
    port map (
      I0 => \n_0_DDR3_1rank.phy_int_cs_n[0]_i_2\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_33\,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_34\,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_27\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_32\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[3]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_35\,
      I4 => \n_0_stg1_wr_rd_cnt_reg[4]\,
      I5 => \n_0_stg1_wr_rd_cnt_reg[6]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_28\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000080208"
    )
    port map (
      I0 => I2,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_init_state_r_reg[5]\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_36\,
      I5 => n_0_prech_pending_r_i_6,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_29\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4700"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9\,
      I3 => new_burst_r,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_30\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[6]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[4]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[8]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[7]\,
      I4 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      I5 => \n_0_stg1_wr_rd_cnt_reg[3]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_31\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[5]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_32\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[6]\,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => \n_0_init_state_r_reg[3]\,
      I3 => \n_0_init_state_r_reg[2]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_33\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[5]\,
      I1 => \n_0_init_state_r_reg[6]\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_init_state_r_reg[3]\,
      I4 => \n_0_init_state_r_reg[2]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_34\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[8]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[7]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_35\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => \n_0_init_state_r_reg[6]\,
      I2 => \n_0_init_state_r_reg[3]\,
      I3 => \n_0_init_state_r_reg[2]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_36\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF0000FFFFFFFF"
    )
    port map (
      I0 => \wrcal_wr_cnt_reg__0\(3),
      I1 => \wrcal_wr_cnt_reg__0\(1),
      I2 => \wrcal_wr_cnt_reg__0\(0),
      I3 => \wrcal_wr_cnt_reg__0\(2),
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14\,
      I1 => cnt_init_mr_r(1),
      I2 => n_0_ddr2_refresh_flag_r_reg,
      I3 => cnt_init_mr_r(0),
      I4 => n_0_rdlvl_start_pre_i_2,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D000D000D0000"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13\,
      I2 => I2,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16\,
      I4 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_8\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_complex_address_reg[9]\,
      I1 => \n_0_complex_address_reg[7]\,
      I2 => \n_0_complex_address_reg[6]\,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18\,
      I4 => \n_0_complex_address_reg[5]\,
      I5 => \n_0_complex_address_reg[8]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000010001000"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19\,
      I1 => n_0_complex_oclkdelay_calib_start_int_i_3,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_wrcal_reads[7]_i_5\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => phy_address(22),
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22\,
      I2 => phy_address(21),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9\
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1\,
      Q => phy_address(13),
      R => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1\,
      Q => phy_address(23),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1\,
      Q => phy_address(25),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1\,
      Q => phy_address(14),
      R => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1\,
      Q => phy_address(15),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1\,
      Q => phy_address(16),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1\,
      Q => phy_address(17),
      R => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2\,
      Q => phy_address(18),
      R => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1\,
      Q => phy_address(19),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1\,
      Q => phy_address(20),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1\,
      Q => phy_address(21),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1\,
      Q => phy_address(22),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008A0A800080008"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_init_state_r_reg[5]\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_4\,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF000000FE"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_wrcal_reads[7]_i_4\,
      I3 => \n_0_init_state_r_reg[6]\,
      I4 => \n_0_init_state_r_reg[4]\,
      I5 => \n_0_init_state_r_reg[5]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2\
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFD200FF0000"
    )
    port map (
      I0 => cnt_init_mr_r(0),
      I1 => n_0_ddr2_refresh_flag_r_reg,
      I2 => cnt_init_mr_r(1),
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3\
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => \n_0_init_state_r_reg[5]\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[2]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_4\
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2\,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => \n_0_init_state_r_reg[6]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE7FBE7FBE7FBE7E"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[3]\,
      I4 => cnt_init_mr_r(1),
      I5 => n_0_ddr2_refresh_flag_r_reg,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2\
    );
\gen_no_mirror.div_clk_loop[0].phy_bank_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_1\,
      Q => phy_bank(3),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_bank_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1\,
      Q => phy_bank(4),
      R => '0'
    );
\gen_rnk[0].mr2_r_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => '1',
      Q => \gen_rnk[0].mr2_r_reg[0]_0\(1),
      R => I7
    );
init_calib_complete_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => init_complete_r2,
      Q => O4,
      R => I7
    );
init_complete_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_init_complete_r_reg,
      Q => init_complete_r1,
      R => I7
    );
init_complete_r1_timing_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I9,
      Q => init_complete_r1_timing,
      R => I8(0)
    );
init_complete_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => init_complete_r1,
      Q => init_complete_r2,
      R => I8(0)
    );
init_complete_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
    port map (
      I0 => \n_0_wrcal_reads[7]_i_4\,
      I1 => n_0_init_complete_r_i_2,
      I2 => \n_0_init_state_r_reg[6]\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => n_0_init_complete_r_reg,
      O => n_0_init_complete_r_i_1
    );
init_complete_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_init_state_r_reg[5]\,
      I1 => \n_0_init_state_r_reg[4]\,
      O => n_0_init_complete_r_i_2
    );
init_complete_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_init_complete_r_i_1,
      Q => n_0_init_complete_r_reg,
      R => I8(0)
    );
init_complete_r_timing_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
    port map (
      I0 => \n_0_wrcal_reads[7]_i_4\,
      I1 => n_0_init_complete_r_i_2,
      I2 => \n_0_init_state_r_reg[6]\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => init_complete_r_timing_orig,
      O => n_0_init_complete_r_timing_i_1
    );
init_complete_r_timing_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_init_complete_r_timing_i_1,
      Q => init_complete_r_timing_orig,
      R => I7
    );
\init_state_r1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_init_state_r_reg[0]\,
      Q => init_state_r1(0),
      R => I8(0)
    );
\init_state_r1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_init_state_r_reg[1]\,
      Q => init_state_r1(1),
      R => I8(0)
    );
\init_state_r1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_init_state_r_reg[2]\,
      Q => init_state_r1(2),
      R => I8(0)
    );
\init_state_r1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_init_state_r_reg[3]\,
      Q => init_state_r1(3),
      R => I8(0)
    );
\init_state_r1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_init_state_r_reg[4]\,
      Q => init_state_r1(4),
      R => I8(0)
    );
\init_state_r1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_init_state_r_reg[5]\,
      Q => init_state_r1(5),
      R => I8(0)
    );
\init_state_r1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_init_state_r_reg[6]\,
      Q => init_state_r1(6),
      R => I8(0)
    );
\init_state_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF10000FFF1FFF1"
    )
    port map (
      I0 => \n_0_init_state_r[0]_i_2\,
      I1 => \n_0_init_state_r[0]_i_3\,
      I2 => \n_0_init_state_r[0]_i_4\,
      I3 => \n_0_init_state_r[0]_i_5\,
      I4 => \n_0_init_state_r[0]_i_6\,
      I5 => \n_0_init_state_r[0]_i_7\,
      O => \n_0_init_state_r[0]_i_1\
    );
\init_state_r[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBABB"
    )
    port map (
      I0 => n_0_complex_oclkdelay_calib_start_int_i_3,
      I1 => \n_0_init_state_r[1]_i_12\,
      I2 => \n_0_oclk_wr_cnt[3]_i_6\,
      I3 => I2,
      I4 => \^o9\,
      I5 => \^o2\,
      O => \n_0_init_state_r[0]_i_10\
    );
\init_state_r[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4E00000F"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r[3]_i_10\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_init_state_r_reg[3]\,
      I4 => \n_0_init_state_r_reg[2]\,
      I5 => \n_0_init_state_r[0]_i_16\,
      O => \n_0_init_state_r[0]_i_11\
    );
\init_state_r[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0F4"
    )
    port map (
      I0 => cnt_cmd_done_r,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => \n_0_init_state_r_reg[3]\,
      O => \n_0_init_state_r[0]_i_12\
    );
\init_state_r[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCFCC5555"
    )
    port map (
      I0 => ddr2_pre_flag_r,
      I1 => \n_0_init_state_r[4]_i_17\,
      I2 => mem_init_done_r,
      I3 => cnt_init_af_done_r,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => \n_0_init_state_r_reg[0]\,
      O => \n_0_init_state_r[0]_i_13\
    );
\init_state_r[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030300003037373"
    )
    port map (
      I0 => I13,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[2]\,
      I3 => \n_0_init_state_r[0]_i_17\,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => \n_0_init_state_r_reg[3]\,
      O => \n_0_init_state_r[0]_i_14\
    );
\init_state_r[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFB"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => I2,
      I3 => \^o9\,
      I4 => \^o2\,
      I5 => \n_0_init_state_r[0]_i_18\,
      O => \n_0_init_state_r[0]_i_16\
    );
\init_state_r[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => \reg_ctrl_cnt_r_reg__0\(1),
      I1 => \reg_ctrl_cnt_r_reg__0\(0),
      I2 => \reg_ctrl_cnt_r_reg__0\(3),
      I3 => \reg_ctrl_cnt_r_reg__0\(2),
      O => \n_0_init_state_r[0]_i_17\
    );
\init_state_r[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDDDDDDDDDD"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => complex_row1_wr_done,
      I3 => \^o7\,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => \n_0_init_state_r_reg[0]\,
      O => \n_0_init_state_r[0]_i_18\
    );
\init_state_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA03F0FAFA03000"
    )
    port map (
      I0 => \n_0_init_state_r[0]_i_8\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_init_state_r_reg[3]\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[2]\,
      I5 => \n_0_init_state_r[0]_i_9\,
      O => \n_0_init_state_r[0]_i_2\
    );
\init_state_r[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_init_state_r_reg[5]\,
      I1 => \n_0_init_state_r_reg[4]\,
      O => \n_0_init_state_r[0]_i_3\
    );
\init_state_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFBFFAAAAAAAA"
    )
    port map (
      I0 => \n_0_init_state_r_reg[6]\,
      I1 => \n_0_init_state_r[0]_i_10\,
      I2 => \n_0_init_state_r[0]_i_11\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r[0]_i_12\,
      I5 => \n_0_init_state_r_reg[5]\,
      O => \n_0_init_state_r[0]_i_4\
    );
\init_state_r[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF020000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r[0]_i_13\,
      I3 => \n_0_init_state_r[0]_i_14\,
      I4 => \n_0_init_state_r_reg[4]\,
      I5 => \n_0_init_state_r_reg[5]\,
      O => \n_0_init_state_r[0]_i_5\
    );
\init_state_r[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o2\,
      I1 => \n_0_init_state_r_reg[0]\,
      O => \n_0_init_state_r[0]_i_6\
    );
\init_state_r[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_init_state_r_reg[6]\,
      I1 => \n_0_init_state_r_reg[1]\,
      O => \n_0_init_state_r[0]_i_7\
    );
\init_state_r[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00088888"
    )
    port map (
      I0 => \n_0_init_state_r[2]_i_6\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => rdlvl_last_byte_done,
      I3 => I14,
      I4 => \^pi_calib_done\,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_init_state_r[0]_i_8\
    );
\init_state_r[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD5D5D500000000"
    )
    port map (
      I0 => cnt_init_mr_done_r,
      I1 => mem_init_done_r,
      I2 => n_0_ddr2_refresh_flag_r_reg,
      I3 => I2,
      I4 => I3,
      I5 => \n_0_oclk_wr_cnt[3]_i_6\,
      O => \n_0_init_state_r[0]_i_9\
    );
\init_state_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABABF"
    )
    port map (
      I0 => \n_0_init_state_r[4]_i_2\,
      I1 => \n_0_init_state_r[1]_i_2\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r[1]_i_3\,
      I4 => \n_0_init_state_r_reg[6]\,
      O => \n_0_init_state_r[1]_i_1\
    );
\init_state_r[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFEAAFF00FEAAF"
    )
    port map (
      I0 => n_0_mem_init_done_r_i_2,
      I1 => I13,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r_reg[2]\,
      I5 => mem_init_done_r,
      O => \n_0_init_state_r[1]_i_10\
    );
\init_state_r[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => cnt_cmd_done_r,
      I3 => wrcal_prech_req,
      O => \n_0_init_state_r[1]_i_11\
    );
\init_state_r[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => \n_0_wrcal_reads[7]_i_5\,
      I1 => \complex_num_reads_dec_reg__0\(0),
      I2 => \complex_num_reads_dec_reg__0\(1),
      I3 => I2,
      I4 => complex_row0_rd_done,
      I5 => \n_0_init_state_r[6]_i_23\,
      O => \n_0_init_state_r[1]_i_12\
    );
\init_state_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D0D0DDD0"
    )
    port map (
      I0 => \n_0_init_state_r[1]_i_4\,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => \n_0_init_state_r[1]_i_5\,
      I3 => \n_0_init_state_r_reg[3]\,
      I4 => \n_0_init_state_r_reg[2]\,
      I5 => \n_0_init_state_r[1]_i_6\,
      O => \n_0_init_state_r[1]_i_2\
    );
\init_state_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
    port map (
      I0 => \n_0_init_state_r[1]_i_7\,
      I1 => \n_0_init_state_r[1]_i_8\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_init_state_r[1]_i_9\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r[1]_i_10\,
      O => \n_0_init_state_r[1]_i_3\
    );
\init_state_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444EEEFEEEFEE45"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r[5]_i_7\,
      I2 => \n_0_init_state_r[1]_i_11\,
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_init_state_r[1]_i_4\
    );
\init_state_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A525FFFFFFFF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \^o7\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[4]\,
      O => \n_0_init_state_r[1]_i_5\
    );
\init_state_r[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33FF30F133FF31F1"
    )
    port map (
      I0 => \n_0_init_state_r[1]_i_12\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \^o2\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => prbs_rdlvl_done_pulse0,
      I5 => n_0_complex_sample_cnt_inc_i_2,
      O => \n_0_init_state_r[1]_i_6\
    );
\init_state_r[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0D3D0FFFFFFFF"
    )
    port map (
      I0 => \n_0_init_state_r[4]_i_16\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => ddr2_pre_flag_r,
      I4 => \n_0_init_state_r_reg[2]\,
      I5 => \n_0_init_state_r_reg[3]\,
      O => \n_0_init_state_r[1]_i_7\
    );
\init_state_r[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003C0C00003737"
    )
    port map (
      I0 => I12,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => I13,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_init_state_r[1]_i_8\
    );
\init_state_r[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200A000AA00AAFF"
    )
    port map (
      I0 => \n_0_init_state_r[6]_i_20\,
      I1 => reset_rd_addr_r1,
      I2 => I11,
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => \n_0_init_state_r_reg[0]\,
      O => \n_0_init_state_r[1]_i_9\
    );
\init_state_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
    port map (
      I0 => \n_0_init_state_r_reg[6]\,
      I1 => \n_0_init_state_r[2]_i_2\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_init_state_r_reg[2]_i_3\,
      I4 => \n_0_init_state_r_reg[5]\,
      I5 => \n_0_init_state_r[2]_i_4\,
      O => \n_0_init_state_r[2]_i_1\
    );
\init_state_r[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDFFFFF"
    )
    port map (
      I0 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_12\,
      I1 => \n_0_init_state_r[2]_i_16\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      I4 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I5 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      O => \n_0_init_state_r[2]_i_10\
    );
\init_state_r[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA00FFFFFFFF"
    )
    port map (
      I0 => \^o2\,
      I1 => complex_oclkdelay_calib_done_r1,
      I2 => I2,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_init_state_r[2]_i_11\
    );
\init_state_r[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8B00333F33FF"
    )
    port map (
      I0 => \^o7\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_init_state_r[3]_i_9\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_init_state_r[2]_i_12\
    );
\init_state_r[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0305F3F0F3FFF3F"
    )
    port map (
      I0 => cnt_cmd_done_r,
      I1 => \n_0_init_state_r[2]_i_17\,
      I2 => \n_0_init_state_r_reg[2]\,
      I3 => \n_0_init_state_r_reg[3]\,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_init_state_r[2]_i_13\
    );
\init_state_r[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
    port map (
      I0 => \complex_num_writes_dec_reg__0\(4),
      I1 => \complex_num_writes_dec_reg__0\(1),
      I2 => \^o9\,
      I3 => I2,
      I4 => \complex_num_writes_dec_reg__0\(0),
      I5 => complex_row0_wr_done,
      O => \n_0_init_state_r[2]_i_14\
    );
\init_state_r[2]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[3]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[4]\,
      O => \n_0_init_state_r[2]_i_16\
    );
\init_state_r[2]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222223"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => wrlvl_byte_redo,
      I3 => \^o2\,
      I4 => I10,
      O => \n_0_init_state_r[2]_i_17\
    );
\init_state_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F008FFF"
    )
    port map (
      I0 => \n_0_init_state_r[2]_i_5\,
      I1 => \n_0_init_state_r[2]_i_6\,
      I2 => \n_0_init_state_r_reg[2]\,
      I3 => \n_0_init_state_r_reg[3]\,
      I4 => \n_0_init_state_r[2]_i_7\,
      O => \n_0_init_state_r[2]_i_2\
    );
\init_state_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F700FFFF0000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r[2]_i_10\,
      I2 => \n_0_init_state_r[2]_i_11\,
      I3 => \n_0_init_state_r[2]_i_12\,
      I4 => \n_0_init_state_r[2]_i_13\,
      I5 => \n_0_init_state_r_reg[4]\,
      O => \n_0_init_state_r[2]_i_4\
    );
\init_state_r[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \^pi_calib_done\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => I5,
      O => \n_0_init_state_r[2]_i_5\
    );
\init_state_r[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFD00FFFFFFFF"
    )
    port map (
      I0 => \n_0_init_state_r[2]_i_14\,
      I1 => \complex_num_writes_dec_reg__0\(3),
      I2 => \complex_num_writes_dec_reg__0\(2),
      I3 => \^o9\,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_init_state_r[2]_i_6\
    );
\init_state_r[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0FFF0FE0E0F0F0"
    )
    port map (
      I0 => cnt_init_mr_done_r,
      I1 => I13,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => mem_init_done_r,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_init_state_r[2]_i_7\
    );
\init_state_r[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9BBB5555"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => I2,
      I3 => I3,
      I4 => \n_0_init_state_r_reg[0]\,
      O => \n_0_init_state_r[2]_i_8\
    );
\init_state_r[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8797878797979797"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => mem_init_done_r,
      I4 => cnt_init_af_done_r,
      I5 => \n_0_init_state_r[4]_i_17\,
      O => \n_0_init_state_r[2]_i_9\
    );
\init_state_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51015151"
    )
    port map (
      I0 => \n_0_init_state_r_reg[6]\,
      I1 => \n_0_init_state_r_reg[3]_i_2\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[3]_i_3\,
      I4 => \n_0_init_state_r[3]_i_4\,
      O => \n_0_init_state_r[3]_i_1\
    );
\init_state_r[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => I2,
      I2 => complex_oclkdelay_calib_done_r1,
      I3 => \^o2\,
      O => \n_0_init_state_r[3]_i_10\
    );
\init_state_r[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[4]\,
      O => \n_0_init_state_r[3]_i_11\
    );
\init_state_r[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDCFDDCFDDFFDD"
    )
    port map (
      I0 => \n_0_init_state_r[3]_i_16\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => mem_init_done_r,
      O => \n_0_init_state_r[3]_i_12\
    );
\init_state_r[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F737F3F3F333"
    )
    port map (
      I0 => I5,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => reset_rd_addr_r1,
      I4 => \^o9\,
      I5 => \^pi_calib_done\,
      O => \n_0_init_state_r[3]_i_13\
    );
\init_state_r[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => I2,
      I2 => I3,
      I3 => \n_0_init_state_r_reg[0]\,
      O => \n_0_init_state_r[3]_i_14\
    );
\init_state_r[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000220F"
    )
    port map (
      I0 => cnt_init_af_done_r,
      I1 => mem_init_done_r,
      I2 => ddr2_pre_flag_r,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r_reg[0]\,
      O => \n_0_init_state_r[3]_i_15\
    );
\init_state_r[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
    port map (
      I0 => n_0_ddr2_refresh_flag_r_reg,
      I1 => cnt_init_mr_done_r,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => I3,
      I5 => I2,
      O => \n_0_init_state_r[3]_i_16\
    );
\init_state_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1DCC1DFFFFFFFF"
    )
    port map (
      I0 => \n_0_init_state_r[3]_i_9\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => \n_0_init_state_r[3]_i_10\,
      I5 => \n_0_init_state_r[3]_i_11\,
      O => \n_0_init_state_r[3]_i_4\
    );
\init_state_r[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000AAAAA888AAAA"
    )
    port map (
      I0 => \n_0_init_state_r[3]_i_12\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r[3]_i_13\,
      O => \n_0_init_state_r[3]_i_5\
    );
\init_state_r[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F734F43"
    )
    port map (
      I0 => \n_0_init_state_r[4]_i_11\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[3]\,
      I3 => \n_0_init_state_r[3]_i_14\,
      I4 => \n_0_init_state_r[3]_i_15\,
      O => \n_0_init_state_r[3]_i_6\
    );
\init_state_r[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"38FFC000"
    )
    port map (
      I0 => cnt_cmd_done_r,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => \n_0_init_state_r_reg[3]\,
      O => \n_0_init_state_r[3]_i_7\
    );
\init_state_r[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200220000002000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \^o9\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \^o2\,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_init_state_r[3]_i_8\
    );
\init_state_r[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o9\,
      I2 => I2,
      O => \n_0_init_state_r[3]_i_9\
    );
\init_state_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFFFFFB"
    )
    port map (
      I0 => \n_0_init_state_r[4]_i_2\,
      I1 => \n_0_init_state_r[4]_i_3\,
      I2 => \n_0_init_state_r[4]_i_4\,
      I3 => \n_0_init_state_r[4]_i_5\,
      I4 => \n_0_init_state_r[4]_i_6\,
      I5 => \n_0_init_state_r_reg[6]\,
      O => \n_0_init_state_r[4]_i_1\
    );
\init_state_r[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r_reg[0]\,
      O => \n_0_init_state_r[4]_i_10\
    );
\init_state_r[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555455"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \reg_ctrl_cnt_r_reg__0\(1),
      I2 => \reg_ctrl_cnt_r_reg__0\(0),
      I3 => \reg_ctrl_cnt_r_reg__0\(3),
      I4 => \reg_ctrl_cnt_r_reg__0\(2),
      I5 => \n_0_init_state_r_reg[0]\,
      O => \n_0_init_state_r[4]_i_11\
    );
\init_state_r[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABBBABBBABBBA"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r[5]_i_7\,
      I2 => \n_0_init_state_r[5]_i_6\,
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => wrcal_prech_req,
      I5 => \n_0_wrcal_reads[7]_i_5\,
      O => \n_0_init_state_r[4]_i_12\
    );
\init_state_r[4]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
    port map (
      I0 => \^o2\,
      I1 => complex_oclkdelay_calib_done_r1,
      I2 => I2,
      O => \n_0_init_state_r[4]_i_13\
    );
\init_state_r[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777777777F777777"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_wrcal_reads[7]_i_4\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => \^o7\,
      O => \n_0_init_state_r[4]_i_14\
    );
\init_state_r[4]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => cnt_init_af_done_r,
      I1 => mem_init_done_r,
      O => \n_0_init_state_r[4]_i_16\
    );
\init_state_r[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
    port map (
      I0 => mem_init_done_r,
      I1 => I13,
      I2 => \num_refresh_reg__0\(1),
      I3 => \num_refresh_reg__0\(0),
      I4 => \num_refresh_reg__0\(3),
      I5 => \num_refresh_reg__0\(2),
      O => \n_0_init_state_r[4]_i_17\
    );
\init_state_r[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r_reg[6]\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \^o2\,
      O => \n_0_init_state_r[4]_i_2\
    );
\init_state_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBEAFBFB"
    )
    port map (
      I0 => \n_0_init_state_r[0]_i_3\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r[4]_i_7\,
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => \n_0_init_state_r[4]_i_8\,
      O => \n_0_init_state_r[4]_i_3\
    );
\init_state_r[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA800000000"
    )
    port map (
      I0 => \n_0_init_state_r[4]_i_9\,
      I1 => \n_0_init_state_r[4]_i_10\,
      I2 => \n_0_oclk_wr_cnt[3]_i_5\,
      I3 => \n_0_init_state_r[4]_i_11\,
      I4 => \n_0_init_state_r_reg[5]\,
      I5 => \n_0_init_state_r_reg[4]\,
      O => \n_0_init_state_r[4]_i_4\
    );
\init_state_r[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001110155555555"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2\,
      I1 => \n_0_oclk_wr_cnt[3]_i_5\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => cnt_cmd_done_r,
      I5 => \n_0_init_state_r[4]_i_12\,
      O => \n_0_init_state_r[4]_i_5\
    );
\init_state_r[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABEBEBE"
    )
    port map (
      I0 => \n_0_oclk_wr_cnt[3]_i_5\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r[4]_i_13\,
      I4 => n_0_complex_sample_cnt_inc_i_2,
      I5 => \n_0_init_state_r[4]_i_14\,
      O => \n_0_init_state_r[4]_i_6\
    );
\init_state_r[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155F15FF15FF15FF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \^o9\,
      I2 => \n_0_init_state_r_reg[2]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \^pi_calib_done\,
      I5 => I5,
      O => \n_0_init_state_r[4]_i_7\
    );
\init_state_r[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008F008F008F00"
    )
    port map (
      I0 => n_0_ddr2_refresh_flag_r_reg,
      I1 => mem_init_done_r,
      I2 => cnt_init_mr_done_r,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => I2,
      I5 => I3,
      O => \n_0_init_state_r[4]_i_8\
    );
\init_state_r[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF1FFF1F0"
    )
    port map (
      I0 => \n_0_init_state_r[4]_i_16\,
      I1 => \n_0_init_state_r[4]_i_17\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => ddr2_pre_flag_r,
      I5 => n_0_complex_oclkdelay_calib_start_int_i_3,
      O => \n_0_init_state_r[4]_i_9\
    );
\init_state_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003F35555"
    )
    port map (
      I0 => \n_0_init_state_r[5]_i_2\,
      I1 => \n_0_init_state_r[5]_i_3\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_init_state_r[5]_i_4\,
      I4 => \n_0_init_state_r_reg[5]\,
      I5 => \n_0_init_state_r_reg[6]\,
      O => \n_0_init_state_r[5]_i_1\
    );
\init_state_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFFFFFFBBBBFFFF"
    )
    port map (
      I0 => \n_0_init_state_r[5]_i_5\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[4]\,
      O => \n_0_init_state_r[5]_i_2\
    );
\init_state_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0F0A0F0FFFF080F"
    )
    port map (
      I0 => \n_0_wrcal_reads[7]_i_5\,
      I1 => wrcal_prech_req,
      I2 => \n_0_init_state_r_reg[2]\,
      I3 => \n_0_init_state_r[5]_i_6\,
      I4 => \n_0_init_state_r[5]_i_7\,
      I5 => \n_0_init_state_r_reg[3]\,
      O => \n_0_init_state_r[5]_i_3\
    );
\init_state_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFAE"
    )
    port map (
      I0 => n_0_complex_sample_cnt_inc_i_2,
      I1 => I2,
      I2 => complex_oclkdelay_calib_done_r1,
      I3 => \^o2\,
      I4 => \n_0_init_state_r[5]_i_8\,
      I5 => \n_0_init_state_r[5]_i_9\,
      O => \n_0_init_state_r[5]_i_4\
    );
\init_state_r[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1133F0FF"
    )
    port map (
      I0 => reset_rd_addr_r1,
      I1 => \^o9\,
      I2 => \^pi_calib_done\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[1]\,
      O => \n_0_init_state_r[5]_i_5\
    );
\init_state_r[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => cnt_cmd_done_r,
      I1 => \n_0_init_state_r_reg[0]\,
      O => \n_0_init_state_r[5]_i_6\
    );
\init_state_r[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => wrlvl_byte_redo,
      I4 => \^o2\,
      I5 => I10,
      O => \n_0_init_state_r[5]_i_7\
    );
\init_state_r[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[0]\,
      O => \n_0_init_state_r[5]_i_8\
    );
\init_state_r[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"383C3F3F380C030F"
    )
    port map (
      I0 => \^o7\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[3]\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => \n_0_init_state_r[3]_i_9\,
      O => \n_0_init_state_r[5]_i_9\
    );
\init_state_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3BFF3FC808CC0C"
    )
    port map (
      I0 => \^o2\,
      I1 => \n_0_init_state_r_reg[6]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r[6]_i_3\,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => \n_0_init_state_r[6]_i_4\,
      O => \n_0_init_state_r[6]_i_1\
    );
\init_state_r[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFFBF"
    )
    port map (
      I0 => \n_0_init_state_r[6]_i_19\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => n_0_complex_sample_cnt_inc_i_2,
      I3 => \n_0_init_state_r[6]_i_20\,
      I4 => \n_0_init_state_r[6]_i_21\,
      I5 => \n_0_init_state_r[6]_i_22\,
      O => \n_0_init_state_r[6]_i_10\
    );
\init_state_r[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F000B0"
    )
    port map (
      I0 => \^o9\,
      I1 => I2,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \^o2\,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => \n_0_complex_num_writes_dec[4]_i_6\,
      O => \n_0_init_state_r[6]_i_11\
    );
\init_state_r[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777777F77"
    )
    port map (
      I0 => \n_0_oclk_wr_cnt[3]_i_6\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \oclk_wr_cnt_reg__0\(1),
      I3 => \oclk_wr_cnt_reg__0\(0),
      I4 => \oclk_wr_cnt_reg__0\(2),
      I5 => \oclk_wr_cnt_reg__0\(3),
      O => \n_0_init_state_r[6]_i_12\
    );
\init_state_r[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r[6]_i_23\,
      I2 => \complex_num_reads_dec_reg__0\(1),
      I3 => \complex_num_reads_dec_reg__0\(0),
      I4 => complex_row0_rd_done,
      I5 => I2,
      O => \n_0_init_state_r[6]_i_13\
    );
\init_state_r[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEEEFEECFCC"
    )
    port map (
      I0 => \n_0_complex_num_writes_dec[4]_i_6\,
      I1 => \^o2\,
      I2 => \^o9\,
      I3 => I2,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => \n_0_init_state_r_reg[0]\,
      O => \n_0_init_state_r[6]_i_14\
    );
\init_state_r[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAAAAAAAAA"
    )
    port map (
      I0 => \n_0_init_state_r[6]_i_24\,
      I1 => \n_0_init_state_r[6]_i_25\,
      I2 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_12\,
      I3 => \n_0_init_state_r[6]_i_26\,
      I4 => \n_0_init_state_r[3]_i_10\,
      I5 => \n_0_init_state_r[6]_i_27\,
      O => \n_0_init_state_r[6]_i_15\
    );
\init_state_r[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
    port map (
      I0 => \wrcal_wr_cnt_reg__0\(1),
      I1 => \wrcal_wr_cnt_reg__0\(0),
      I2 => \wrcal_wr_cnt_reg__0\(2),
      I3 => \wrcal_wr_cnt_reg__0\(3),
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => \n_0_init_state_r_reg[0]\,
      O => \n_0_init_state_r[6]_i_16\
    );
\init_state_r[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF05CF0FC000C00F"
    )
    port map (
      I0 => wrcal_prech_req,
      I1 => n_0_burst_addr_r_reg,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r[6]_i_28\,
      I5 => cnt_cmd_done_r,
      O => \n_0_init_state_r[6]_i_17\
    );
\init_state_r[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F2F0F0F002F0F"
    )
    port map (
      I0 => \n_0_init_state_r[6]_i_29\,
      I1 => \n_0_init_state_r[6]_i_30\,
      I2 => \n_0_init_state_r[2]_i_17\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => init_next_state046_out,
      O => \n_0_init_state_r[6]_i_18\
    );
\init_state_r[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FF80"
    )
    port map (
      I0 => ck_addr_cmd_delay_done,
      I1 => \n_0_wrcal_reads[7]_i_5\,
      I2 => calib_ctl_wren0,
      I3 => \n_0_init_state_r[6]_i_32\,
      I4 => n_0_complex_ocal_odt_ext_i_2,
      I5 => \n_0_init_state_r[6]_i_33\,
      O => \n_0_init_state_r[6]_i_19\
    );
\init_state_r[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFAFAFAC0F0F0F0"
    )
    port map (
      I0 => \n_0_init_state_r[6]_i_5\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_init_state_r_reg[6]\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \^o2\,
      I5 => \n_0_init_state_r_reg[5]\,
      O => \n_0_init_state_r[6]_i_2\
    );
\init_state_r[6]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10FFFF"
    )
    port map (
      I0 => \complex_num_writes_dec_reg__0\(2),
      I1 => \complex_num_writes_dec_reg__0\(3),
      I2 => \n_0_init_state_r[2]_i_14\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[1]\,
      O => \n_0_init_state_r[6]_i_20\
    );
\init_state_r[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F00FFFFFFFF"
    )
    port map (
      I0 => reset_rd_addr_r1,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => cnt_cmd_done_r,
      I5 => \n_0_init_state_r_reg[3]\,
      O => \n_0_init_state_r[6]_i_21\
    );
\init_state_r[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEEEFE"
    )
    port map (
      I0 => \n_0_init_state_r[6]_i_34\,
      I1 => \n_0_init_state_r[6]_i_35\,
      I2 => \n_0_init_state_r[6]_i_36\,
      I3 => \n_0_init_state_r[6]_i_37\,
      I4 => \n_0_init_state_r[6]_i_38\,
      I5 => \n_0_init_state_r[6]_i_39\,
      O => \n_0_init_state_r[6]_i_22\
    );
\init_state_r[6]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \complex_num_reads_dec_reg__0\(2),
      I1 => \complex_num_reads_dec_reg__0\(3),
      O => \n_0_init_state_r[6]_i_23\
    );
\init_state_r[6]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110110"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => cnt_cmd_done_r,
      O => \n_0_init_state_r[6]_i_24\
    );
\init_state_r[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_stg1_wr_rd_cnt_reg[3]\,
      I5 => \n_0_stg1_wr_rd_cnt_reg[4]\,
      O => \n_0_init_state_r[6]_i_25\
    );
\init_state_r[6]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \complex_wait_cnt_reg__0\(0),
      I2 => \complex_wait_cnt_reg__0\(1),
      I3 => \complex_wait_cnt_reg__0\(2),
      I4 => \complex_wait_cnt_reg__0\(3),
      O => \n_0_init_state_r[6]_i_26\
    );
\init_state_r[6]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => I2,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r_reg[0]\,
      O => \n_0_init_state_r[6]_i_27\
    );
\init_state_r[6]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o2\,
      I1 => I10,
      O => \n_0_init_state_r[6]_i_28\
    );
\init_state_r[6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \n_0_wrcal_reads_reg[6]\,
      I1 => \n_0_wrcal_reads_reg[7]\,
      I2 => \n_0_wrcal_reads_reg[0]\,
      I3 => \n_0_wrcal_reads_reg[5]\,
      I4 => \n_0_wrcal_reads_reg[1]\,
      I5 => \n_0_wrcal_reads_reg[2]\,
      O => \n_0_init_state_r[6]_i_29\
    );
\init_state_r[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \ocal_act_wait_cnt_reg__0\(3),
      I1 => \ocal_act_wait_cnt_reg__0\(0),
      I2 => \ocal_act_wait_cnt_reg__0\(1),
      I3 => \ocal_act_wait_cnt_reg__0\(2),
      O => \n_0_init_state_r[6]_i_3\
    );
\init_state_r[6]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_wrcal_reads_reg[3]\,
      I1 => \n_0_wrcal_reads_reg[4]\,
      O => \n_0_init_state_r[6]_i_30\
    );
\init_state_r[6]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BCB0"
    )
    port map (
      I0 => cnt_cmd_done_r,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => cnt_init_pre_wait_done_r,
      O => \n_0_init_state_r[6]_i_32\
    );
\init_state_r[6]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFEFAAAAAAAA"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => cnt_dllk_zqinit_done_r,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_init_state_r[6]_i_33\
    );
\init_state_r[6]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \n_0_init_state_r_reg[5]\,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => \n_0_init_state_r_reg[3]\,
      O => \n_0_init_state_r[6]_i_34\
    );
\init_state_r[6]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => cnt_cmd_done_r,
      I3 => \n_0_init_state_r_reg[0]\,
      O => \n_0_init_state_r[6]_i_35\
    );
\init_state_r[6]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAABFFFFFFFF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => pi_dqs_found_rank_done,
      I2 => \^o2\,
      I3 => I3,
      I4 => cnt_cmd_done_r,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_init_state_r[6]_i_36\
    );
\init_state_r[6]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAABAAAAA"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_back_to_back_reads_2_1.num_reads_reg[2]\,
      I2 => \n_0_back_to_back_reads_2_1.num_reads_reg[0]\,
      I3 => \n_0_back_to_back_reads_2_1.num_reads_reg[1]\,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_init_state_r[6]_i_37\
    );
\init_state_r[6]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110111111101110"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => rdlvl_stg1_rank_done,
      I3 => \^o2\,
      I4 => \^o9\,
      I5 => I2,
      O => \n_0_init_state_r[6]_i_38\
    );
\init_state_r[6]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80000FFFFFFFF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => cnt_cmd_done_r,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[4]\,
      O => \n_0_init_state_r[6]_i_39\
    );
\init_state_r[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AEFFFF00AE0000"
    )
    port map (
      I0 => \n_0_init_state_r[6]_i_6\,
      I1 => \n_0_init_state_r[6]_i_7\,
      I2 => \n_0_init_state_r[6]_i_8\,
      I3 => \n_0_init_state_r[6]_i_9\,
      I4 => \n_0_init_state_r_reg[5]\,
      I5 => \n_0_init_state_r[6]_i_10\,
      O => \n_0_init_state_r[6]_i_4\
    );
\init_state_r[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[2]\,
      O => \n_0_init_state_r[6]_i_5\
    );
\init_state_r[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CCC05050FFFF"
    )
    port map (
      I0 => \n_0_init_state_r[6]_i_11\,
      I1 => \n_0_init_state_r[6]_i_12\,
      I2 => \n_0_init_state_r_reg[2]\,
      I3 => \n_0_init_state_r[5]_i_6\,
      I4 => \n_0_init_state_r_reg[4]\,
      I5 => \n_0_init_state_r_reg[3]\,
      O => \n_0_init_state_r[6]_i_6\
    );
\init_state_r[6]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[3]\,
      O => \n_0_init_state_r[6]_i_7\
    );
\init_state_r[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00F2"
    )
    port map (
      I0 => n_0_complex_sample_cnt_inc_i_2,
      I1 => \n_0_init_state_r[6]_i_13\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r[6]_i_14\,
      I4 => n_0_complex_oclkdelay_calib_start_int_i_3,
      I5 => \n_0_init_state_r[6]_i_15\,
      O => \n_0_init_state_r[6]_i_8\
    );
\init_state_r[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000F02"
    )
    port map (
      I0 => \n_0_init_state_r[6]_i_16\,
      I1 => \n_0_init_state_r[6]_i_17\,
      I2 => \n_0_init_state_r_reg[3]\,
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => \n_0_init_state_r_reg[4]\,
      I5 => \n_0_init_state_r[6]_i_18\,
      O => \n_0_init_state_r[6]_i_9\
    );
\init_state_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_init_state_r[6]_i_1\,
      D => \n_0_init_state_r[0]_i_1\,
      Q => \n_0_init_state_r_reg[0]\,
      R => I8(0)
    );
\init_state_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_init_state_r[6]_i_1\,
      D => \n_0_init_state_r[1]_i_1\,
      Q => \n_0_init_state_r_reg[1]\,
      R => I8(0)
    );
\init_state_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_init_state_r[6]_i_1\,
      D => \n_0_init_state_r[2]_i_1\,
      Q => \n_0_init_state_r_reg[2]\,
      R => I8(0)
    );
\init_state_r_reg[2]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_init_state_r[2]_i_8\,
      I1 => \n_0_init_state_r[2]_i_9\,
      O => \n_0_init_state_r_reg[2]_i_3\,
      S => \n_0_init_state_r_reg[3]\
    );
\init_state_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_init_state_r[6]_i_1\,
      D => \n_0_init_state_r[3]_i_1\,
      Q => \n_0_init_state_r_reg[3]\,
      R => I8(0)
    );
\init_state_r_reg[3]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_init_state_r[3]_i_5\,
      I1 => \n_0_init_state_r[3]_i_6\,
      O => \n_0_init_state_r_reg[3]_i_2\,
      S => \n_0_init_state_r_reg[4]\
    );
\init_state_r_reg[3]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_init_state_r[3]_i_7\,
      I1 => \n_0_init_state_r[3]_i_8\,
      O => \n_0_init_state_r_reg[3]_i_3\,
      S => \n_0_init_state_r_reg[4]\
    );
\init_state_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_init_state_r[6]_i_1\,
      D => \n_0_init_state_r[4]_i_1\,
      Q => \n_0_init_state_r_reg[4]\,
      R => I8(0)
    );
\init_state_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_init_state_r[6]_i_1\,
      D => \n_0_init_state_r[5]_i_1\,
      Q => \n_0_init_state_r_reg[5]\,
      R => I8(0)
    );
\init_state_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_init_state_r[6]_i_1\,
      D => \n_0_init_state_r[6]_i_2\,
      Q => \n_0_init_state_r_reg[6]\,
      R => I8(0)
    );
mem_init_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
    port map (
      I0 => \n_0_init_state_r[0]_i_3\,
      I1 => n_0_mem_init_done_r_i_2,
      I2 => \n_0_init_state_r_reg[6]\,
      I3 => \n_0_init_state_r_reg[3]\,
      I4 => \n_0_init_state_r_reg[2]\,
      I5 => mem_init_done_r,
      O => n_0_mem_init_done_r_i_1
    );
mem_init_done_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => cnt_init_mr_done_r,
      I3 => n_0_ddr2_refresh_flag_r_reg,
      O => n_0_mem_init_done_r_i_2
    );
mem_init_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mem_init_done_r_i_1,
      Q => mem_init_done_r,
      R => I7
    );
mem_reg_0_15_0_5_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => mc_ras_n(0),
      I1 => phy_address(25),
      I2 => I20,
      O => phy_dout(0)
    );
\mem_reg_0_15_0_5_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(29),
      I1 => phy_wrdata(29),
      I2 => I21,
      O => O19(1)
    );
mem_reg_0_15_0_5_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I89(22),
      I1 => phy_address(25),
      I2 => I21,
      O => phy_dout(1)
    );
\mem_reg_0_15_0_5_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(13),
      I1 => phy_wrdata(13),
      I2 => I21,
      O => O19(0)
    );
mem_reg_0_15_0_5_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(61),
      I1 => phy_wrdata(61),
      I2 => I31,
      O => O19(3)
    );
mem_reg_0_15_0_5_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(45),
      I1 => phy_wrdata(45),
      I2 => I31,
      O => O19(2)
    );
mem_reg_0_15_12_17_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I89(3),
      I1 => phy_address(16),
      I2 => I20,
      O => phy_dout(4)
    );
\mem_reg_0_15_12_17_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I89(8),
      I1 => phy_address(21),
      I2 => I20,
      O => O54(0)
    );
\mem_reg_0_15_12_17_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(31),
      I1 => phy_wrdata(31),
      I2 => I21,
      O => O19(9)
    );
mem_reg_0_15_12_17_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(15),
      I1 => phy_wrdata(45),
      I2 => I21,
      O => O19(8)
    );
mem_reg_0_15_18_23_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I89(14),
      I1 => phy_address(16),
      I2 => I20,
      O => phy_dout(5)
    );
\mem_reg_0_15_18_23_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I89(19),
      I1 => phy_address(21),
      I2 => I20,
      O => O54(1)
    );
\mem_reg_0_15_18_23_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(63),
      I1 => phy_wrdata(63),
      I2 => I31,
      O => O19(11)
    );
mem_reg_0_15_18_23_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(47),
      I1 => phy_wrdata(47),
      I2 => I31,
      O => O19(10)
    );
\mem_reg_0_15_24_29_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(16),
      I1 => phy_wrdata(24),
      I2 => I21,
      O => O18(5)
    );
\mem_reg_0_15_24_29_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(0),
      I1 => phy_wrdata(12),
      I2 => I21,
      O => O18(4)
    );
mem_reg_0_15_24_29_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(48),
      I1 => phy_wrdata(60),
      I2 => I31,
      O => O18(7)
    );
mem_reg_0_15_24_29_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(32),
      I1 => phy_wrdata(40),
      I2 => I21,
      O => O18(6)
    );
mem_reg_0_15_30_35_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I89(6),
      I1 => phy_address(19),
      I2 => I20,
      O => O54(2)
    );
\mem_reg_0_15_30_35_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(22),
      I1 => phy_wrdata(26),
      I2 => I21,
      O => O18(9)
    );
\mem_reg_0_15_30_35_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(28),
      I1 => phy_wrdata(24),
      I2 => I21,
      O => O19(13)
    );
\mem_reg_0_15_30_35_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => mc_ras_n(0),
      I1 => I20,
      I2 => phy_ras_n(0),
      O => phy_dout(6)
    );
mem_reg_0_15_30_35_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I89(17),
      I1 => phy_address(19),
      I2 => I20,
      O => O54(3)
    );
\mem_reg_0_15_30_35_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(6),
      I1 => phy_wrdata(14),
      I2 => I21,
      O => O18(8)
    );
\mem_reg_0_15_30_35_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(12),
      I1 => phy_wrdata(12),
      I2 => I21,
      O => O19(12)
    );
mem_reg_0_15_30_35_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(54),
      I1 => phy_wrdata(62),
      I2 => I31,
      O => O18(11)
    );
\mem_reg_0_15_30_35_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(60),
      I1 => phy_wrdata(60),
      I2 => I31,
      O => O19(15)
    );
mem_reg_0_15_30_35_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(38),
      I1 => phy_wrdata(46),
      I2 => I21,
      O => O18(10)
    );
\mem_reg_0_15_30_35_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(44),
      I1 => phy_wrdata(40),
      I2 => I21,
      O => O19(14)
    );
mem_reg_0_15_36_41_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I89(0),
      I1 => phy_address(13),
      I2 => I20,
      O => phy_dout(7)
    );
\mem_reg_0_15_36_41_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(19),
      I1 => phy_wrdata(31),
      I2 => I21,
      O => O18(13)
    );
\mem_reg_0_15_36_41_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(26),
      I1 => phy_wrdata(26),
      I2 => I21,
      O => O19(17)
    );
\mem_reg_0_15_36_41_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => mc_odt(0),
      I1 => I20,
      I2 => calib_odt(0),
      O => O54(4)
    );
mem_reg_0_15_36_41_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(3),
      I1 => phy_wrdata(45),
      I2 => I21,
      O => O18(12)
    );
\mem_reg_0_15_36_41_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(10),
      I1 => phy_wrdata(14),
      I2 => I21,
      O => O19(16)
    );
mem_reg_0_15_42_47_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I89(7),
      I1 => phy_address(20),
      I2 => I20,
      O => O54(5)
    );
\mem_reg_0_15_42_47_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I89(11),
      I1 => phy_address(13),
      I2 => I20,
      O => phy_dout(8)
    );
\mem_reg_0_15_42_47_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(51),
      I1 => phy_wrdata(63),
      I2 => I31,
      O => O18(15)
    );
\mem_reg_0_15_42_47_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(58),
      I1 => phy_wrdata(62),
      I2 => I31,
      O => O19(19)
    );
mem_reg_0_15_42_47_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I89(10),
      I1 => phy_address(23),
      I2 => I20,
      O => phy_dout(9)
    );
\mem_reg_0_15_42_47_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I89(18),
      I1 => phy_address(20),
      I2 => I20,
      O => O54(6)
    );
\mem_reg_0_15_42_47_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(35),
      I1 => phy_wrdata(47),
      I2 => I21,
      O => O18(14)
    );
\mem_reg_0_15_42_47_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(42),
      I1 => phy_wrdata(46),
      I2 => I31,
      O => O19(18)
    );
mem_reg_0_15_42_47_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I89(21),
      I1 => phy_address(23),
      I2 => I21,
      O => phy_dout(10)
    );
mem_reg_0_15_48_53_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I91(1),
      I1 => I20,
      I2 => phy_bank(4),
      O => phy_dout(11)
    );
\mem_reg_0_15_48_53_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I89(4),
      I1 => phy_address(17),
      I2 => I20,
      O => O54(7)
    );
\mem_reg_0_15_48_53_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(17),
      I1 => phy_wrdata(29),
      I2 => I21,
      O => O18(17)
    );
\mem_reg_0_15_48_53_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(25),
      I1 => phy_wrdata(29),
      I2 => I21,
      O => O19(21)
    );
mem_reg_0_15_48_53_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I91(3),
      I1 => I20,
      I2 => phy_bank(4),
      O => phy_dout(12)
    );
\mem_reg_0_15_48_53_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I89(15),
      I1 => phy_address(17),
      I2 => I20,
      O => O54(8)
    );
\mem_reg_0_15_48_53_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(1),
      I1 => phy_wrdata(13),
      I2 => I21,
      O => O18(16)
    );
\mem_reg_0_15_48_53_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(9),
      I1 => phy_wrdata(13),
      I2 => I21,
      O => O19(20)
    );
mem_reg_0_15_48_53_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I91(0),
      I1 => I20,
      I2 => phy_bank(3),
      O => phy_dout(13)
    );
\mem_reg_0_15_48_53_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(49),
      I1 => phy_wrdata(61),
      I2 => I31,
      O => O18(19)
    );
\mem_reg_0_15_48_53_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(57),
      I1 => phy_wrdata(61),
      I2 => I31,
      O => O19(23)
    );
\mem_reg_0_15_48_53_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I96(0),
      I1 => I20,
      I2 => phy_we_n(0),
      O => O54(9)
    );
mem_reg_0_15_48_53_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(33),
      I1 => phy_wrdata(45),
      I2 => I21,
      O => O18(18)
    );
\mem_reg_0_15_48_53_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(41),
      I1 => phy_wrdata(45),
      I2 => I31,
      O => O19(22)
    );
mem_reg_0_15_54_59_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I91(2),
      I1 => I20,
      I2 => phy_bank(3),
      O => phy_dout(14)
    );
\mem_reg_0_15_54_59_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(20),
      I1 => phy_wrdata(24),
      I2 => I21,
      O => O18(21)
    );
\mem_reg_0_15_54_59_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(27),
      I1 => phy_wrdata(31),
      I2 => I21,
      O => O19(25)
    );
mem_reg_0_15_54_59_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I89(1),
      I1 => phy_address(14),
      I2 => I20,
      O => phy_dout(15)
    );
\mem_reg_0_15_54_59_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(4),
      I1 => phy_wrdata(12),
      I2 => I21,
      O => O18(20)
    );
\mem_reg_0_15_54_59_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(11),
      I1 => phy_wrdata(45),
      I2 => I21,
      O => O19(24)
    );
\mem_reg_0_15_54_59_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => mc_cas_n(0),
      I1 => I20,
      I2 => phy_cs_n(0),
      O => O54(10)
    );
mem_reg_0_15_54_59_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I89(12),
      I1 => phy_address(14),
      I2 => I20,
      O => phy_dout(16)
    );
\mem_reg_0_15_54_59_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(52),
      I1 => phy_wrdata(60),
      I2 => I31,
      O => O18(23)
    );
\mem_reg_0_15_54_59_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(59),
      I1 => phy_wrdata(63),
      I2 => I31,
      O => O19(27)
    );
mem_reg_0_15_54_59_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(36),
      I1 => phy_wrdata(40),
      I2 => I21,
      O => O18(22)
    );
\mem_reg_0_15_54_59_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(43),
      I1 => phy_wrdata(47),
      I2 => I31,
      O => O19(26)
    );
mem_reg_0_15_60_65_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I97(0),
      I1 => I20,
      I2 => calib_cke(1),
      O => O54(11)
    );
\mem_reg_0_15_60_65_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I89(5),
      I1 => phy_address(18),
      I2 => I20,
      O => phy_dout(17)
    );
\mem_reg_0_15_60_65_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(23),
      I1 => phy_wrdata(31),
      I2 => I21,
      O => O18(25)
    );
\mem_reg_0_15_60_65_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(30),
      I1 => phy_wrdata(26),
      I2 => I21,
      O => O19(29)
    );
mem_reg_0_15_60_65_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(7),
      I1 => phy_wrdata(45),
      I2 => I21,
      O => O18(24)
    );
\mem_reg_0_15_60_65_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(14),
      I1 => phy_wrdata(14),
      I2 => I21,
      O => O19(28)
    );
mem_reg_0_15_66_71_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I97(1),
      I1 => I20,
      I2 => calib_cke(1),
      O => O54(12)
    );
\mem_reg_0_15_66_71_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I89(16),
      I1 => phy_address(18),
      I2 => I20,
      O => phy_dout(18)
    );
\mem_reg_0_15_66_71_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(55),
      I1 => phy_wrdata(63),
      I2 => I31,
      O => O18(27)
    );
\mem_reg_0_15_66_71_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(62),
      I1 => phy_wrdata(62),
      I2 => I31,
      O => O19(31)
    );
mem_reg_0_15_66_71_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(39),
      I1 => phy_wrdata(47),
      I2 => I21,
      O => O18(26)
    );
\mem_reg_0_15_66_71_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(46),
      I1 => phy_wrdata(46),
      I2 => I31,
      O => O19(30)
    );
\mem_reg_0_15_6_11_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I89(2),
      I1 => phy_address(15),
      I2 => I20,
      O => phy_dout(2)
    );
\mem_reg_0_15_6_11_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(18),
      I1 => phy_wrdata(26),
      I2 => I21,
      O => O18(1)
    );
\mem_reg_0_15_6_11_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(24),
      I1 => phy_wrdata(24),
      I2 => I21,
      O => O19(5)
    );
mem_reg_0_15_6_11_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I89(13),
      I1 => phy_address(15),
      I2 => I20,
      O => phy_dout(3)
    );
\mem_reg_0_15_6_11_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(2),
      I1 => phy_wrdata(14),
      I2 => I21,
      O => O18(0)
    );
\mem_reg_0_15_6_11_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(8),
      I1 => phy_wrdata(12),
      I2 => I21,
      O => O19(4)
    );
mem_reg_0_15_6_11_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(50),
      I1 => phy_wrdata(62),
      I2 => I31,
      O => O18(3)
    );
\mem_reg_0_15_6_11_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(56),
      I1 => phy_wrdata(60),
      I2 => I31,
      O => O19(7)
    );
mem_reg_0_15_6_11_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(34),
      I1 => phy_wrdata(46),
      I2 => I21,
      O => O18(2)
    );
\mem_reg_0_15_6_11_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(40),
      I1 => phy_wrdata(40),
      I2 => I21,
      O => O19(6)
    );
mem_reg_0_15_72_77_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I89(9),
      I1 => phy_address(22),
      I2 => I20,
      O => phy_dout(19)
    );
\mem_reg_0_15_72_77_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(21),
      I1 => phy_wrdata(29),
      I2 => I21,
      O => O18(29)
    );
\mem_reg_0_15_72_77_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => mc_cas_n(0),
      I1 => I20,
      I2 => phy_cas_n(0),
      O => O54(13)
    );
mem_reg_0_15_72_77_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I89(20),
      I1 => phy_address(22),
      I2 => I20,
      O => phy_dout(20)
    );
\mem_reg_0_15_72_77_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(5),
      I1 => phy_wrdata(13),
      I2 => I21,
      O => O18(28)
    );
mem_reg_0_15_72_77_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(53),
      I1 => phy_wrdata(61),
      I2 => I31,
      O => O18(31)
    );
mem_reg_0_15_72_77_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I83(37),
      I1 => phy_wrdata(45),
      I2 => I21,
      O => O18(30)
    );
mpr_rdlvl_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
    port map (
      I0 => I3,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => n_0_wrlvl_final_if_rst_i_3,
      I5 => \^o17\,
      O => n_0_mpr_rdlvl_start_i_1
    );
mpr_rdlvl_start_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mpr_rdlvl_start_i_1,
      Q => \^o17\,
      R => I8(0)
    );
\my_full[4]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => mc_wrdata_en,
      I1 => I6,
      I2 => \^o6\,
      O => mux_wrdata_en
    );
new_burst_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400FFFF"
    )
    port map (
      I0 => n_0_wrlvl_final_if_rst_i_4,
      I1 => \n_0_stg1_wr_rd_cnt[8]_i_4\,
      I2 => \n_0_calib_cmd[2]_i_2\,
      I3 => \n_0_calib_cmd[2]_i_3\,
      I4 => new_burst_r,
      O => n_0_new_burst_r_i_1
    );
new_burst_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_new_burst_r_i_1,
      Q => new_burst_r,
      R => '0'
    );
\num_refresh[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \num_refresh_reg__0\(0),
      O => \p_0_in__9\(0)
    );
\num_refresh[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \num_refresh_reg__0\(0),
      I1 => \num_refresh_reg__0\(1),
      O => \p_0_in__9\(1)
    );
\num_refresh[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \num_refresh_reg__0\(2),
      I1 => \num_refresh_reg__0\(1),
      I2 => \num_refresh_reg__0\(0),
      O => \p_0_in__9\(2)
    );
\num_refresh[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFABAA"
    )
    port map (
      I0 => \n_0_num_refresh[3]_i_4\,
      I1 => n_0_complex_oclkdelay_calib_start_int_i_3,
      I2 => n_0_complex_oclkdelay_calib_start_int_i_2,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => I77,
      I5 => \n_0_num_refresh[3]_i_5\,
      O => \n_0_num_refresh[3]_i_1\
    );
\num_refresh[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => \n_0_cnt_init_mr_r[1]_i_3\,
      I1 => I3,
      I2 => I2,
      O => num_refresh0
    );
\num_refresh[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \num_refresh_reg__0\(3),
      I1 => \num_refresh_reg__0\(0),
      I2 => \num_refresh_reg__0\(1),
      I3 => \num_refresh_reg__0\(2),
      O => \p_0_in__9\(3)
    );
\num_refresh[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800040000000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[6]\,
      I3 => \n_0_init_state_r_reg[5]\,
      I4 => \n_0_init_state_r_reg[4]\,
      I5 => \n_0_oclk_wr_cnt[3]_i_6\,
      O => \n_0_num_refresh[3]_i_4\
    );
\num_refresh[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000009"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_oclk_wr_cnt[3]_i_5\,
      I3 => \n_0_init_state_r_reg[6]\,
      I4 => \n_0_init_state_r_reg[4]\,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_num_refresh[3]_i_5\
    );
\num_refresh_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => num_refresh0,
      D => \p_0_in__9\(0),
      Q => \num_refresh_reg__0\(0),
      R => \n_0_num_refresh[3]_i_1\
    );
\num_refresh_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => num_refresh0,
      D => \p_0_in__9\(1),
      Q => \num_refresh_reg__0\(1),
      R => \n_0_num_refresh[3]_i_1\
    );
\num_refresh_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => num_refresh0,
      D => \p_0_in__9\(2),
      Q => \num_refresh_reg__0\(2),
      R => \n_0_num_refresh[3]_i_1\
    );
\num_refresh_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => num_refresh0,
      D => \p_0_in__9\(3),
      Q => \num_refresh_reg__0\(3),
      R => \n_0_num_refresh[3]_i_1\
    );
\ocal_act_wait_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \ocal_act_wait_cnt_reg__0\(0),
      O => \p_0_in__7\(0)
    );
\ocal_act_wait_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \ocal_act_wait_cnt_reg__0\(0),
      I1 => \ocal_act_wait_cnt_reg__0\(1),
      O => \p_0_in__7\(1)
    );
\ocal_act_wait_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \ocal_act_wait_cnt_reg__0\(2),
      I1 => \ocal_act_wait_cnt_reg__0\(1),
      I2 => \ocal_act_wait_cnt_reg__0\(0),
      O => \p_0_in__7\(2)
    );
\ocal_act_wait_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
    port map (
      I0 => I77,
      I1 => \n_0_init_state_r[0]_i_3\,
      I2 => \n_0_init_state_r_reg[6]\,
      I3 => \n_0_ocal_act_wait_cnt[3]_i_3\,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => \n_0_init_state_r[6]_i_3\,
      O => \n_0_ocal_act_wait_cnt[3]_i_1\
    );
\ocal_act_wait_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \ocal_act_wait_cnt_reg__0\(3),
      I1 => \ocal_act_wait_cnt_reg__0\(0),
      I2 => \ocal_act_wait_cnt_reg__0\(1),
      I3 => \ocal_act_wait_cnt_reg__0\(2),
      O => \p_0_in__7\(3)
    );
\ocal_act_wait_cnt[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[2]\,
      O => \n_0_ocal_act_wait_cnt[3]_i_3\
    );
\ocal_act_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__7\(0),
      Q => \ocal_act_wait_cnt_reg__0\(0),
      R => \n_0_ocal_act_wait_cnt[3]_i_1\
    );
\ocal_act_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__7\(1),
      Q => \ocal_act_wait_cnt_reg__0\(1),
      R => \n_0_ocal_act_wait_cnt[3]_i_1\
    );
\ocal_act_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__7\(2),
      Q => \ocal_act_wait_cnt_reg__0\(2),
      R => \n_0_ocal_act_wait_cnt[3]_i_1\
    );
\ocal_act_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__7\(3),
      Q => \ocal_act_wait_cnt_reg__0\(3),
      R => \n_0_ocal_act_wait_cnt[3]_i_1\
    );
\oclk_wr_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \oclk_wr_cnt_reg__0\(0),
      O => \n_0_oclk_wr_cnt[0]_i_1\
    );
\oclk_wr_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \oclk_wr_cnt_reg__0\(1),
      I1 => \oclk_wr_cnt_reg__0\(0),
      O => \n_0_oclk_wr_cnt[1]_i_1\
    );
\oclk_wr_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \oclk_wr_cnt_reg__0\(2),
      I1 => \oclk_wr_cnt_reg__0\(0),
      I2 => \oclk_wr_cnt_reg__0\(1),
      O => \n_0_oclk_wr_cnt[2]_i_1\
    );
\oclk_wr_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
    port map (
      I0 => \n_0_oclk_wr_cnt[3]_i_4\,
      I1 => \oclk_wr_cnt_reg__0\(3),
      I2 => \oclk_wr_cnt_reg__0\(2),
      I3 => \oclk_wr_cnt_reg__0\(0),
      I4 => \oclk_wr_cnt_reg__0\(1),
      I5 => I77,
      O => \n_0_oclk_wr_cnt[3]_i_1\
    );
\oclk_wr_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[6]\,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => \n_0_oclk_wr_cnt[3]_i_5\,
      I3 => \n_0_init_state_r_reg[5]\,
      I4 => \n_0_oclk_wr_cnt[3]_i_6\,
      I5 => new_burst_r,
      O => \n_0_oclk_wr_cnt[3]_i_2\
    );
\oclk_wr_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \oclk_wr_cnt_reg__0\(3),
      I1 => \oclk_wr_cnt_reg__0\(1),
      I2 => \oclk_wr_cnt_reg__0\(0),
      I3 => \oclk_wr_cnt_reg__0\(2),
      O => \oclk_wr_cnt0__0\(3)
    );
\oclk_wr_cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => n_0_complex_ocal_odt_ext_i_2,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[6]\,
      I5 => \n_0_init_state_r_reg[5]\,
      O => \n_0_oclk_wr_cnt[3]_i_4\
    );
\oclk_wr_cnt[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[3]\,
      O => \n_0_oclk_wr_cnt[3]_i_5\
    );
\oclk_wr_cnt[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r_reg[0]\,
      O => \n_0_oclk_wr_cnt[3]_i_6\
    );
\oclk_wr_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_oclk_wr_cnt[3]_i_2\,
      D => \n_0_oclk_wr_cnt[0]_i_1\,
      Q => \oclk_wr_cnt_reg__0\(0),
      R => \n_0_oclk_wr_cnt[3]_i_1\
    );
\oclk_wr_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_oclk_wr_cnt[3]_i_2\,
      D => \n_0_oclk_wr_cnt[1]_i_1\,
      Q => \oclk_wr_cnt_reg__0\(1),
      R => \n_0_oclk_wr_cnt[3]_i_1\
    );
\oclk_wr_cnt_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_oclk_wr_cnt[3]_i_2\,
      D => \n_0_oclk_wr_cnt[2]_i_1\,
      Q => \oclk_wr_cnt_reg__0\(2),
      S => \n_0_oclk_wr_cnt[3]_i_1\
    );
\oclk_wr_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_oclk_wr_cnt[3]_i_2\,
      D => \oclk_wr_cnt0__0\(3),
      Q => \oclk_wr_cnt_reg__0\(3),
      R => \n_0_oclk_wr_cnt[3]_i_1\
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
    port map (
      I0 => I89(19),
      I1 => phy_address(21),
      I2 => I22,
      I3 => mem_out(3),
      I4 => I95,
      O => O43(3)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
    port map (
      I0 => I89(19),
      I1 => phy_address(21),
      I2 => I22,
      I3 => mem_out(2),
      I4 => I95,
      O => O43(2)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
    port map (
      I0 => I89(8),
      I1 => phy_address(21),
      I2 => I22,
      I3 => mem_out(1),
      I4 => I95,
      O => O43(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
    port map (
      I0 => I89(8),
      I1 => phy_address(21),
      I2 => I22,
      I3 => mem_out(0),
      I4 => I95,
      O => O43(0)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
    port map (
      I0 => I89(17),
      I1 => phy_address(19),
      I2 => I22,
      I3 => mem_out(7),
      I4 => I95,
      O => O44(3)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
    port map (
      I0 => I89(17),
      I1 => phy_address(19),
      I2 => I22,
      I3 => mem_out(6),
      I4 => I95,
      O => O44(2)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
    port map (
      I0 => I89(6),
      I1 => phy_address(19),
      I2 => I22,
      I3 => mem_out(5),
      I4 => I95,
      O => O44(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
    port map (
      I0 => I89(6),
      I1 => phy_address(19),
      I2 => I22,
      I3 => mem_out(4),
      I4 => I95,
      O => O44(0)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
    port map (
      I0 => I89(18),
      I1 => phy_address(20),
      I2 => I22,
      I3 => mem_out(15),
      I4 => I95,
      O => O45(7)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
    port map (
      I0 => I89(18),
      I1 => phy_address(20),
      I2 => I22,
      I3 => mem_out(14),
      I4 => I95,
      O => O45(6)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
    port map (
      I0 => I89(7),
      I1 => phy_address(20),
      I2 => I22,
      I3 => mem_out(13),
      I4 => I95,
      O => O45(5)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
    port map (
      I0 => I89(7),
      I1 => phy_address(20),
      I2 => I22,
      I3 => mem_out(12),
      I4 => I95,
      O => O45(4)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => mc_odt(0),
      I1 => I22,
      I2 => calib_odt(0),
      I3 => mem_out(11),
      I4 => I95,
      O => O45(3)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => mc_odt(0),
      I1 => I22,
      I2 => calib_odt(0),
      I3 => mem_out(10),
      I4 => I95,
      O => O45(2)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => mc_odt(0),
      I1 => I22,
      I2 => calib_odt(0),
      I3 => mem_out(9),
      I4 => I95,
      O => O45(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => mc_odt(0),
      I1 => I22,
      I2 => calib_odt(0),
      I3 => mem_out(8),
      I4 => I95,
      O => O45(0)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => I96(0),
      I1 => I17,
      I2 => phy_we_n(0),
      I3 => mem_out(21),
      I4 => I95,
      O => O46(5)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => I96(0),
      I1 => I17,
      I2 => phy_we_n(0),
      I3 => mem_out(20),
      I4 => I95,
      O => O46(4)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
    port map (
      I0 => I89(15),
      I1 => phy_address(17),
      I2 => I17,
      I3 => mem_out(19),
      I4 => I95,
      O => O46(3)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
    port map (
      I0 => I89(15),
      I1 => phy_address(17),
      I2 => I17,
      I3 => mem_out(18),
      I4 => I95,
      O => O46(2)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
    port map (
      I0 => I89(4),
      I1 => phy_address(17),
      I2 => I17,
      I3 => mem_out(17),
      I4 => I95,
      O => O46(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
    port map (
      I0 => I89(4),
      I1 => phy_address(17),
      I2 => I17,
      I3 => mem_out(16),
      I4 => I95,
      O => O46(0)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => mc_cas_n(0),
      I1 => I17,
      I2 => phy_cs_n(0),
      I3 => mem_out(23),
      I4 => I95,
      O => O47(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => mc_cas_n(0),
      I1 => I17,
      I2 => phy_cs_n(0),
      I3 => mem_out(22),
      I4 => I95,
      O => O47(0)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => I97(1),
      I1 => I17,
      I2 => calib_cke(1),
      I3 => mem_out(27),
      I4 => I95,
      O => O48(3)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => I97(1),
      I1 => I17,
      I2 => calib_cke(1),
      I3 => mem_out(26),
      I4 => I95,
      O => O48(2)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => I97(0),
      I1 => I17,
      I2 => calib_cke(1),
      I3 => mem_out(25),
      I4 => I95,
      O => O48(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => I97(0),
      I1 => I17,
      I2 => calib_cke(1),
      I3 => mem_out(24),
      I4 => I95,
      O => O48(0)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => mc_cas_n(0),
      I1 => I17,
      I2 => phy_cas_n(0),
      I3 => mem_out(29),
      I4 => I95,
      O => O49(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => mc_cas_n(0),
      I1 => I17,
      I2 => phy_cas_n(0),
      I3 => mem_out(28),
      I4 => I95,
      O => O49(0)
    );
\one_rank.stg1_wr_done_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
    port map (
      I0 => \^o7\,
      I1 => \^stg1_wr_done\,
      I2 => \n_0_reg_ctrl_cnt_r[3]_i_1\,
      I3 => rdlvl_last_byte_done,
      I4 => \^o3\,
      I5 => complex_byte_rd_done,
      O => \n_0_one_rank.stg1_wr_done_i_1\
    );
\one_rank.stg1_wr_done_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => \n_0_init_state_r_reg[6]\,
      I2 => \n_0_init_state_r_reg[2]\,
      I3 => \n_0_init_state_r_reg[3]\,
      I4 => \n_0_oclk_wr_cnt[3]_i_6\,
      I5 => \n_0_init_state_r_reg[5]\,
      O => \^stg1_wr_done\
    );
\one_rank.stg1_wr_done_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_one_rank.stg1_wr_done_i_1\,
      Q => \^o7\,
      R => '0'
    );
out_fifo_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B8FF"
    )
    port map (
      I0 => mc_wrdata_en,
      I1 => I17,
      I2 => \^o6\,
      I3 => I86,
      I4 => A_of_data_full,
      O => of_wren_pre
    );
out_fifo_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(50),
      I1 => phy_wrdata(62),
      I2 => I18,
      I3 => I86,
      I4 => I87(3),
      O => D1(3)
    );
\out_fifo_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(13),
      I1 => phy_address(15),
      I2 => I19,
      I3 => I88,
      I4 => I90(7),
      O => O33(3)
    );
\out_fifo_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(56),
      I1 => phy_wrdata(60),
      I2 => I6,
      I3 => I92,
      I4 => I93(7),
      O => O41(3)
    );
out_fifo_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(34),
      I1 => phy_wrdata(46),
      I2 => I18,
      I3 => I86,
      I4 => I87(2),
      O => D1(2)
    );
\out_fifo_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(13),
      I1 => phy_address(15),
      I2 => I19,
      I3 => I88,
      I4 => I90(6),
      O => O33(2)
    );
\out_fifo_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(40),
      I1 => phy_wrdata(40),
      I2 => I6,
      I3 => I92,
      I4 => I93(6),
      O => O41(2)
    );
out_fifo_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(18),
      I1 => phy_wrdata(26),
      I2 => I18,
      I3 => I86,
      I4 => I87(1),
      O => D1(1)
    );
\out_fifo_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(2),
      I1 => phy_address(15),
      I2 => I19,
      I3 => I88,
      I4 => I90(5),
      O => O33(1)
    );
\out_fifo_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(24),
      I1 => phy_wrdata(24),
      I2 => I6,
      I3 => I92,
      I4 => I93(5),
      O => O41(1)
    );
out_fifo_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(2),
      I1 => phy_wrdata(14),
      I2 => I18,
      I3 => I86,
      I4 => I87(0),
      O => D1(0)
    );
\out_fifo_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(2),
      I1 => phy_address(15),
      I2 => I19,
      I3 => I88,
      I4 => I90(4),
      O => O33(0)
    );
\out_fifo_i_17__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(8),
      I1 => phy_wrdata(12),
      I2 => I6,
      I3 => I92,
      I4 => I93(4),
      O => O41(0)
    );
\out_fifo_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EF"
    )
    port map (
      I0 => I18,
      I1 => \^o5\,
      I2 => I88,
      I3 => B_of_ctl_full,
      O => of_wren_pre_2
    );
\out_fifo_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B8FF"
    )
    port map (
      I0 => mc_wrdata_en,
      I1 => I19,
      I2 => \^o6\,
      I3 => I92,
      I4 => C_of_data_full,
      O => of_wren_pre_3
    );
\out_fifo_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(14),
      I1 => phy_address(16),
      I2 => I19,
      I3 => I88,
      I4 => I90(11),
      O => O32(3)
    );
\out_fifo_i_22__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(63),
      I1 => phy_wrdata(63),
      I2 => I6,
      I3 => I92,
      I4 => I93(11),
      O => O40(3)
    );
\out_fifo_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(14),
      I1 => phy_address(16),
      I2 => I19,
      I3 => I88,
      I4 => I90(10),
      O => O32(2)
    );
\out_fifo_i_23__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(47),
      I1 => phy_wrdata(47),
      I2 => I6,
      I3 => I92,
      I4 => I93(10),
      O => O40(2)
    );
\out_fifo_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(3),
      I1 => phy_address(16),
      I2 => I19,
      I3 => I88,
      I4 => I90(9),
      O => O32(1)
    );
\out_fifo_i_24__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(31),
      I1 => phy_wrdata(31),
      I2 => I6,
      I3 => I92,
      I4 => I93(9),
      O => O40(1)
    );
\out_fifo_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(3),
      I1 => phy_address(16),
      I2 => I19,
      I3 => I88,
      I4 => I90(8),
      O => O32(0)
    );
\out_fifo_i_25__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(15),
      I1 => phy_wrdata(45),
      I2 => I6,
      I3 => I92,
      I4 => I93(8),
      O => O40(0)
    );
out_fifo_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(48),
      I1 => phy_wrdata(60),
      I2 => I18,
      I3 => I86,
      I4 => I87(7),
      O => D3(3)
    );
out_fifo_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(32),
      I1 => phy_wrdata(40),
      I2 => I18,
      I3 => I86,
      I4 => I87(6),
      O => D3(2)
    );
out_fifo_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(16),
      I1 => phy_wrdata(24),
      I2 => I18,
      I3 => I86,
      I4 => I87(5),
      O => D3(1)
    );
out_fifo_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(0),
      I1 => phy_wrdata(12),
      I2 => I18,
      I3 => I86,
      I4 => I87(4),
      O => D3(0)
    );
out_fifo_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(54),
      I1 => phy_wrdata(62),
      I2 => I18,
      I3 => I86,
      I4 => I87(11),
      O => D4(3)
    );
\out_fifo_i_38__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(60),
      I1 => phy_wrdata(60),
      I2 => I6,
      I3 => I92,
      I4 => I93(15),
      O => O39(3)
    );
out_fifo_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(38),
      I1 => phy_wrdata(46),
      I2 => I18,
      I3 => I86,
      I4 => I87(10),
      O => D4(2)
    );
\out_fifo_i_39__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(44),
      I1 => phy_wrdata(40),
      I2 => I6,
      I3 => I92,
      I4 => I93(14),
      O => O39(2)
    );
out_fifo_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(22),
      I1 => phy_wrdata(26),
      I2 => I18,
      I3 => I86,
      I4 => I87(9),
      O => D4(1)
    );
\out_fifo_i_40__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => mc_ras_n(0),
      I1 => I19,
      I2 => phy_ras_n(0),
      I3 => I88,
      I4 => I90(13),
      O => O30(1)
    );
\out_fifo_i_40__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(28),
      I1 => phy_wrdata(24),
      I2 => I6,
      I3 => I92,
      I4 => I93(13),
      O => O39(1)
    );
out_fifo_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(6),
      I1 => phy_wrdata(14),
      I2 => I18,
      I3 => I86,
      I4 => I87(8),
      O => D4(0)
    );
\out_fifo_i_41__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => mc_ras_n(0),
      I1 => I19,
      I2 => phy_ras_n(0),
      I3 => I88,
      I4 => I90(12),
      O => O30(0)
    );
\out_fifo_i_41__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(12),
      I1 => phy_wrdata(12),
      I2 => I6,
      I3 => I92,
      I4 => I93(12),
      O => O39(0)
    );
\out_fifo_i_42__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(21),
      I1 => phy_address(23),
      I2 => I19,
      I3 => I88,
      I4 => I90(21),
      O => O29(7)
    );
\out_fifo_i_43__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(21),
      I1 => phy_address(23),
      I2 => I19,
      I3 => I88,
      I4 => I90(20),
      O => O29(6)
    );
\out_fifo_i_44__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(10),
      I1 => phy_address(23),
      I2 => I19,
      I3 => I88,
      I4 => I90(19),
      O => O29(5)
    );
\out_fifo_i_45__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(10),
      I1 => phy_address(23),
      I2 => I19,
      I3 => I88,
      I4 => I90(18),
      O => O29(4)
    );
out_fifo_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(51),
      I1 => phy_wrdata(63),
      I2 => I18,
      I3 => I86,
      I4 => I87(15),
      O => D5(3)
    );
\out_fifo_i_46__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(11),
      I1 => phy_address(13),
      I2 => I19,
      I3 => I88,
      I4 => I90(17),
      O => O29(3)
    );
\out_fifo_i_46__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(58),
      I1 => phy_wrdata(62),
      I2 => I6,
      I3 => I92,
      I4 => I93(19),
      O => O38(3)
    );
out_fifo_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(35),
      I1 => phy_wrdata(47),
      I2 => I18,
      I3 => I86,
      I4 => I87(14),
      O => D5(2)
    );
\out_fifo_i_47__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(11),
      I1 => phy_address(13),
      I2 => I19,
      I3 => I88,
      I4 => I90(16),
      O => O29(2)
    );
\out_fifo_i_47__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(42),
      I1 => phy_wrdata(46),
      I2 => I6,
      I3 => I92,
      I4 => I93(18),
      O => O38(2)
    );
out_fifo_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(19),
      I1 => phy_wrdata(31),
      I2 => I18,
      I3 => I86,
      I4 => I87(13),
      O => D5(1)
    );
\out_fifo_i_48__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(0),
      I1 => phy_address(13),
      I2 => I19,
      I3 => I88,
      I4 => I90(15),
      O => O29(1)
    );
\out_fifo_i_48__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(26),
      I1 => phy_wrdata(26),
      I2 => I6,
      I3 => I92,
      I4 => I93(17),
      O => O38(1)
    );
out_fifo_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(3),
      I1 => phy_wrdata(45),
      I2 => I18,
      I3 => I86,
      I4 => I87(12),
      O => D5(0)
    );
\out_fifo_i_49__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(0),
      I1 => phy_address(13),
      I2 => I19,
      I3 => I88,
      I4 => I90(14),
      O => O29(0)
    );
\out_fifo_i_49__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(10),
      I1 => phy_wrdata(14),
      I2 => I6,
      I3 => I92,
      I4 => I93(16),
      O => O38(0)
    );
\out_fifo_i_50__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I91(2),
      I1 => I18,
      I2 => phy_bank(3),
      I3 => I88,
      I4 => I90(29),
      O => O28(7)
    );
\out_fifo_i_51__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I91(2),
      I1 => I18,
      I2 => phy_bank(3),
      I3 => I88,
      I4 => I90(28),
      O => O28(6)
    );
\out_fifo_i_52__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I91(0),
      I1 => I19,
      I2 => phy_bank(3),
      I3 => I88,
      I4 => I90(27),
      O => O28(5)
    );
\out_fifo_i_53__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I91(0),
      I1 => I19,
      I2 => phy_bank(3),
      I3 => I88,
      I4 => I90(26),
      O => O28(4)
    );
out_fifo_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(49),
      I1 => phy_wrdata(61),
      I2 => I18,
      I3 => I86,
      I4 => I87(19),
      O => D6(3)
    );
\out_fifo_i_54__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I91(3),
      I1 => I19,
      I2 => phy_bank(4),
      I3 => I88,
      I4 => I90(25),
      O => O28(3)
    );
\out_fifo_i_54__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(57),
      I1 => phy_wrdata(61),
      I2 => I6,
      I3 => I92,
      I4 => I93(23),
      O => O37(3)
    );
out_fifo_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(33),
      I1 => phy_wrdata(45),
      I2 => I18,
      I3 => I86,
      I4 => I87(18),
      O => D6(2)
    );
\out_fifo_i_55__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I91(3),
      I1 => I19,
      I2 => phy_bank(4),
      I3 => I88,
      I4 => I90(24),
      O => O28(2)
    );
\out_fifo_i_55__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(41),
      I1 => phy_wrdata(45),
      I2 => I6,
      I3 => I92,
      I4 => I93(22),
      O => O37(2)
    );
out_fifo_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(17),
      I1 => phy_wrdata(29),
      I2 => I18,
      I3 => I86,
      I4 => I87(17),
      O => D6(1)
    );
\out_fifo_i_56__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I91(1),
      I1 => I19,
      I2 => phy_bank(4),
      I3 => I88,
      I4 => I90(23),
      O => O28(1)
    );
\out_fifo_i_56__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(25),
      I1 => phy_wrdata(29),
      I2 => I6,
      I3 => I92,
      I4 => I93(21),
      O => O37(1)
    );
out_fifo_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(1),
      I1 => phy_wrdata(13),
      I2 => I18,
      I3 => I86,
      I4 => I87(16),
      O => D6(0)
    );
\out_fifo_i_57__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I91(1),
      I1 => I19,
      I2 => phy_bank(4),
      I3 => I88,
      I4 => I90(22),
      O => O28(0)
    );
\out_fifo_i_57__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(9),
      I1 => phy_wrdata(13),
      I2 => I6,
      I3 => I92,
      I4 => I93(20),
      O => O37(0)
    );
out_fifo_i_62: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(52),
      I1 => phy_wrdata(60),
      I2 => I17,
      I3 => I86,
      I4 => I87(23),
      O => D7(3)
    );
\out_fifo_i_62__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(12),
      I1 => phy_address(14),
      I2 => I18,
      I3 => I88,
      I4 => I90(33),
      O => O26(3)
    );
\out_fifo_i_62__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(59),
      I1 => phy_wrdata(63),
      I2 => I19,
      I3 => I92,
      I4 => I93(27),
      O => O36(3)
    );
out_fifo_i_63: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(36),
      I1 => phy_wrdata(40),
      I2 => I17,
      I3 => I86,
      I4 => I87(22),
      O => D7(2)
    );
\out_fifo_i_63__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(12),
      I1 => phy_address(14),
      I2 => I18,
      I3 => I88,
      I4 => I90(32),
      O => O26(2)
    );
\out_fifo_i_63__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(43),
      I1 => phy_wrdata(47),
      I2 => I19,
      I3 => I92,
      I4 => I93(26),
      O => O36(2)
    );
out_fifo_i_64: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(20),
      I1 => phy_wrdata(24),
      I2 => I18,
      I3 => I86,
      I4 => I87(21),
      O => D7(1)
    );
\out_fifo_i_64__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(1),
      I1 => phy_address(14),
      I2 => I18,
      I3 => I88,
      I4 => I90(31),
      O => O26(1)
    );
\out_fifo_i_64__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(27),
      I1 => phy_wrdata(31),
      I2 => I6,
      I3 => I92,
      I4 => I93(25),
      O => O36(1)
    );
out_fifo_i_65: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(4),
      I1 => phy_wrdata(12),
      I2 => I18,
      I3 => I86,
      I4 => I87(20),
      O => D7(0)
    );
\out_fifo_i_65__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(1),
      I1 => phy_address(14),
      I2 => I18,
      I3 => I88,
      I4 => I90(30),
      O => O26(0)
    );
\out_fifo_i_65__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(11),
      I1 => phy_wrdata(45),
      I2 => I6,
      I3 => I92,
      I4 => I93(24),
      O => O36(0)
    );
\out_fifo_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(22),
      I1 => phy_address(25),
      I2 => I19,
      I3 => I88,
      I4 => I90(3),
      O => D0(3)
    );
\out_fifo_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(61),
      I1 => phy_wrdata(61),
      I2 => I6,
      I3 => I92,
      I4 => I93(3),
      O => O42(3)
    );
out_fifo_i_70: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(55),
      I1 => phy_wrdata(63),
      I2 => I17,
      I3 => I86,
      I4 => I87(27),
      O => D8(3)
    );
\out_fifo_i_70__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(16),
      I1 => phy_address(18),
      I2 => I18,
      I3 => I88,
      I4 => I90(37),
      O => O25(3)
    );
\out_fifo_i_70__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(62),
      I1 => phy_wrdata(62),
      I2 => I19,
      I3 => I92,
      I4 => I93(31),
      O => O35(3)
    );
out_fifo_i_71: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(39),
      I1 => phy_wrdata(47),
      I2 => I17,
      I3 => I86,
      I4 => I87(26),
      O => D8(2)
    );
\out_fifo_i_71__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(16),
      I1 => phy_address(18),
      I2 => I18,
      I3 => I88,
      I4 => I90(36),
      O => O25(2)
    );
\out_fifo_i_71__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(46),
      I1 => phy_wrdata(46),
      I2 => I19,
      I3 => I92,
      I4 => I93(30),
      O => O35(2)
    );
out_fifo_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(23),
      I1 => phy_wrdata(31),
      I2 => I17,
      I3 => I86,
      I4 => I87(25),
      O => D8(1)
    );
\out_fifo_i_72__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(5),
      I1 => phy_address(18),
      I2 => I18,
      I3 => I88,
      I4 => I90(35),
      O => O25(1)
    );
\out_fifo_i_72__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(30),
      I1 => phy_wrdata(26),
      I2 => I19,
      I3 => I92,
      I4 => I93(29),
      O => O35(1)
    );
out_fifo_i_73: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(7),
      I1 => phy_wrdata(45),
      I2 => I17,
      I3 => I86,
      I4 => I87(24),
      O => D8(0)
    );
\out_fifo_i_73__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(5),
      I1 => phy_address(18),
      I2 => I18,
      I3 => I88,
      I4 => I90(34),
      O => O25(0)
    );
\out_fifo_i_73__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(14),
      I1 => phy_wrdata(14),
      I2 => I19,
      I3 => I92,
      I4 => I93(28),
      O => O35(0)
    );
out_fifo_i_76: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(53),
      I1 => phy_wrdata(61),
      I2 => I17,
      I3 => I86,
      I4 => I87(31),
      O => D9(3)
    );
out_fifo_i_77: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(37),
      I1 => phy_wrdata(45),
      I2 => I17,
      I3 => I86,
      I4 => I87(30),
      O => D9(2)
    );
out_fifo_i_78: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(21),
      I1 => phy_wrdata(29),
      I2 => I17,
      I3 => I86,
      I4 => I87(29),
      O => D9(1)
    );
\out_fifo_i_78__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(20),
      I1 => phy_address(22),
      I2 => I18,
      I3 => I88,
      I4 => I90(41),
      O => O24(3)
    );
out_fifo_i_79: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(5),
      I1 => phy_wrdata(13),
      I2 => I17,
      I3 => I86,
      I4 => I87(28),
      O => D9(0)
    );
\out_fifo_i_79__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(20),
      I1 => phy_address(22),
      I2 => I18,
      I3 => I88,
      I4 => I90(40),
      O => O24(2)
    );
\out_fifo_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(22),
      I1 => phy_address(25),
      I2 => I19,
      I3 => I88,
      I4 => I90(2),
      O => D0(2)
    );
\out_fifo_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(45),
      I1 => phy_wrdata(45),
      I2 => I6,
      I3 => I92,
      I4 => I93(2),
      O => O42(2)
    );
out_fifo_i_80: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(9),
      I1 => phy_address(22),
      I2 => I18,
      I3 => I88,
      I4 => I90(39),
      O => O24(1)
    );
out_fifo_i_81: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I89(9),
      I1 => phy_address(22),
      I2 => I18,
      I3 => I88,
      I4 => I90(38),
      O => O24(0)
    );
\out_fifo_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => mc_ras_n(0),
      I1 => phy_address(25),
      I2 => I19,
      I3 => I88,
      I4 => I90(1),
      O => D0(1)
    );
\out_fifo_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(29),
      I1 => phy_wrdata(29),
      I2 => I6,
      I3 => I92,
      I4 => I93(1),
      O => O42(1)
    );
\out_fifo_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => mc_ras_n(0),
      I1 => phy_address(25),
      I2 => I19,
      I3 => I88,
      I4 => I90(0),
      O => D0(0)
    );
\out_fifo_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => I83(13),
      I1 => phy_wrdata(13),
      I2 => I6,
      I3 => I92,
      I4 => I93(0),
      O => O42(0)
    );
phy_control_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I6,
      I1 => \^o5\,
      O => mux_cmd_wren
    );
phy_control_i_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => mc_cmd(1),
      I1 => calib_cmd(1),
      I2 => I20,
      O => \^phyctlwd\(1)
    );
phy_control_i_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => mc_cmd(0),
      I1 => calib_cmd(0),
      I2 => I20,
      O => \^phyctlwd\(0)
    );
phy_control_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I110,
      I1 => calib_data_offset_0(5),
      I2 => I20,
      O => \^phyctlwd\(8)
    );
phy_control_i_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I109,
      I1 => calib_data_offset_0(4),
      I2 => I20,
      O => \^phyctlwd\(7)
    );
phy_control_i_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I108,
      I1 => calib_data_offset_0(3),
      I2 => I20,
      O => \^phyctlwd\(6)
    );
phy_control_i_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I107,
      I1 => calib_data_offset_0(2),
      I2 => I20,
      O => \^phyctlwd\(5)
    );
phy_control_i_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I106,
      I1 => calib_data_offset_0(1),
      I2 => I20,
      O => \^phyctlwd\(4)
    );
phy_control_i_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => I105,
      I1 => calib_data_offset_0(0),
      I2 => I20,
      O => \^phyctlwd\(3)
    );
phy_control_i_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => mc_cas_n(0),
      I1 => calib_cmd(2),
      I2 => I20,
      O => \^phyctlwd\(2)
    );
pi_calib_done_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_calib_done_r,
      Q => \^pi_calib_done\,
      R => '0'
    );
pi_calib_done_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => pi_calib_rank_done_r,
      I1 => pi_calib_done_r,
      O => n_0_pi_calib_done_r_i_1
    );
pi_calib_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_pi_calib_done_r_i_1,
      Q => pi_calib_done_r,
      R => I7
    );
pi_calib_rank_done_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => pi_phase_locked_all_r3,
      I1 => pi_phase_locked_all_r4,
      O => init_next_state046_out
    );
pi_calib_rank_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => init_next_state046_out,
      Q => pi_calib_rank_done_r,
      R => I8(0)
    );
pi_dqs_found_done_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I3,
      Q => pi_dqs_found_done_r1,
      R => I8(0)
    );
pi_dqs_found_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AE"
    )
    port map (
      I0 => \^o16\,
      I1 => \n_0_back_to_back_reads_2_1.num_reads[2]_i_2\,
      I2 => I3,
      I3 => wrlvl_byte_redo,
      I4 => I77,
      O => n_0_pi_dqs_found_start_i_1
    );
pi_dqs_found_start_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_pi_dqs_found_start_i_1,
      Q => \^o16\,
      R => '0'
    );
pi_phase_locked_all_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I1,
      Q => pi_phase_locked_all_r1,
      R => '0'
    );
pi_phase_locked_all_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_phase_locked_all_r1,
      Q => pi_phase_locked_all_r2,
      R => '0'
    );
pi_phase_locked_all_r3_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_phase_locked_all_r2,
      Q => pi_phase_locked_all_r3,
      R => '0'
    );
pi_phase_locked_all_r4_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_phase_locked_all_r3,
      Q => pi_phase_locked_all_r4,
      R => '0'
    );
prbs_rdlvl_done_pulse_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => prbs_rdlvl_done_pulse0,
      Q => \^o3\,
      R => '0'
    );
\prech_done_dly_r_reg[15]_srl16\: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => CLK,
      D => prech_done_pre,
      Q => \n_0_prech_done_dly_r_reg[15]_srl16\
    );
\prech_done_dly_r_reg[15]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002F00"
    )
    port map (
      I0 => cnt_cmd_done_r,
      I1 => n_0_prech_pending_r_i_2,
      I2 => n_0_prech_pending_r_i_3,
      I3 => n_0_prech_pending_r_reg,
      I4 => \^o2\,
      O => prech_done_pre
    );
prech_done_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_prech_done_dly_r_reg[15]_srl16\,
      Q => \^prech_done\,
      R => '0'
    );
prech_pending_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFD000"
    )
    port map (
      I0 => cnt_cmd_done_r,
      I1 => n_0_prech_pending_r_i_2,
      I2 => n_0_prech_pending_r_i_3,
      I3 => n_0_prech_pending_r_reg,
      I4 => \^o2\,
      I5 => I77,
      O => n_0_prech_pending_r_i_1
    );
prech_pending_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D0D0D0D0D0D"
    )
    port map (
      I0 => rdlvl_last_byte_done_r,
      I1 => n_0_prech_pending_r_i_4,
      I2 => n_0_prech_pending_r_i_5,
      I3 => n_0_prech_pending_r_i_6,
      I4 => \n_0_init_state_r_reg[5]\,
      I5 => \n_0_init_state_r[4]_i_10\,
      O => n_0_prech_pending_r_i_2
    );
prech_pending_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010100010"
    )
    port map (
      I0 => \^stg1_wr_done\,
      I1 => n_0_rdlvl_stg1_start_i_2,
      I2 => n_0_prech_pending_r_i_7,
      I3 => dqs_found_prech_req,
      I4 => n_0_prech_pending_r_i_4,
      I5 => \n_0_num_refresh[3]_i_4\,
      O => n_0_prech_pending_r_i_3
    );
prech_pending_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
    port map (
      I0 => \n_0_wrcal_wr_cnt[3]_i_5\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[3]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[6]\,
      I5 => \n_0_init_state_r_reg[5]\,
      O => n_0_prech_pending_r_i_4
    );
prech_pending_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
    port map (
      I0 => \n_0_wrcal_reads[7]_i_5\,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[6]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => n_0_prech_pending_r_i_5
    );
prech_pending_r_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[6]\,
      I3 => \n_0_init_state_r_reg[4]\,
      O => n_0_prech_pending_r_i_6
    );
prech_pending_r_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0700070777777777"
    )
    port map (
      I0 => n_0_prech_pending_r_i_8,
      I1 => complex_oclkdelay_calib_start_r1,
      I2 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_9\,
      I3 => n_0_prech_pending_r_i_4,
      I4 => cnt_cmd_done_r,
      I5 => \^o9\,
      O => n_0_prech_pending_r_i_7
    );
prech_pending_r_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[6]\,
      I4 => \n_0_init_state_r_reg[4]\,
      I5 => n_0_complex_oclkdelay_calib_start_int_i_3,
      O => n_0_prech_pending_r_i_8
    );
prech_pending_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_prech_pending_r_i_1,
      Q => n_0_prech_pending_r_reg,
      R => '0'
    );
prech_req_posedge_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54545554"
    )
    port map (
      I0 => prech_req_r,
      I1 => wrcal_prech_req,
      I2 => rdlvl_prech_req,
      I3 => dqs_found_prech_req,
      I4 => \^o10\,
      O => prech_req_posedge_r0
    );
prech_req_posedge_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
    port map (
      I0 => n_0_complex_ocal_odt_ext_i_2,
      I1 => \n_0_init_state_r_reg[6]\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_init_state_r_reg[5]\,
      I4 => \n_0_init_state_r_reg[4]\,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \^o10\
    );
prech_req_posedge_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => prech_req_posedge_r0,
      Q => \^o2\,
      R => I7
    );
prech_req_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => prech_req,
      Q => prech_req_r,
      R => I7
    );
pwron_ce_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \cnt_pwron_ce_r_reg__0\(9),
      I1 => \cnt_pwron_ce_r_reg__0\(7),
      I2 => n_0_pwron_ce_r_i_2,
      I3 => \cnt_pwron_ce_r_reg__0\(6),
      I4 => \cnt_pwron_ce_r_reg__0\(8),
      O => n_0_pwron_ce_r_i_1
    );
pwron_ce_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \cnt_pwron_ce_r_reg__0\(5),
      I1 => \cnt_pwron_ce_r_reg__0\(3),
      I2 => \cnt_pwron_ce_r_reg__0\(0),
      I3 => \cnt_pwron_ce_r_reg__0\(1),
      I4 => \cnt_pwron_ce_r_reg__0\(2),
      I5 => \cnt_pwron_ce_r_reg__0\(4),
      O => n_0_pwron_ce_r_i_2
    );
pwron_ce_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_pwron_ce_r_i_1,
      Q => pwron_ce_r,
      R => I7
    );
rdlvl_last_byte_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rdlvl_last_byte_done,
      Q => rdlvl_last_byte_done_r,
      R => '0'
    );
\rdlvl_start_dly0_r_reg[13]_srl14\: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => CLK,
      D => rdlvl_start_pre,
      Q => \n_0_rdlvl_start_dly0_r_reg[13]_srl14\
    );
\rdlvl_start_dly0_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rdlvl_start_dly0_r_reg[13]_srl14\,
      Q => rdlvl_start_dly0_r(14),
      R => '0'
    );
rdlvl_start_pre_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
    port map (
      I0 => I3,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => n_0_rdlvl_start_pre_i_2,
      I3 => \n_0_init_state_r_reg[5]\,
      I4 => \n_0_init_state_r_reg[4]\,
      I5 => rdlvl_start_pre,
      O => n_0_rdlvl_start_pre_i_1
    );
rdlvl_start_pre_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[6]\,
      I3 => \n_0_init_state_r_reg[0]\,
      O => n_0_rdlvl_start_pre_i_2
    );
rdlvl_start_pre_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_rdlvl_start_pre_i_1,
      Q => rdlvl_start_pre,
      R => I7
    );
rdlvl_stg1_done_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I2,
      Q => \^o9\,
      R => '0'
    );
rdlvl_stg1_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => rdlvl_start_dly0_r(14),
      I1 => n_0_rdlvl_stg1_start_i_2,
      I2 => I3,
      I3 => \^o8\,
      O => n_0_rdlvl_stg1_start_i_1
    );
rdlvl_stg1_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => n_0_complex_ocal_odt_ext_i_2,
      I2 => \n_0_init_state_r_reg[6]\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[5]\,
      I5 => \n_0_init_state_r_reg[4]\,
      O => n_0_rdlvl_stg1_start_i_2
    );
rdlvl_stg1_start_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_rdlvl_stg1_start_i_1,
      Q => \^o8\,
      R => I8(0)
    );
read_calib_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AABA"
    )
    port map (
      I0 => \^phy_read_calib\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => n_0_read_calib_i_2,
      I4 => \^pi_calib_done\,
      I5 => I77,
      O => n_0_read_calib_i_1
    );
read_calib_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[6]\,
      I3 => \n_0_init_state_r_reg[5]\,
      I4 => \n_0_init_state_r_reg[4]\,
      O => n_0_read_calib_i_2
    );
read_calib_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_read_calib_i_1,
      Q => \^phy_read_calib\,
      R => '0'
    );
\read_fifo.fifo_ram[0].RAM32M0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
    port map (
      I0 => init_complete_r1_timing,
      I1 => if_empty_v,
      I2 => tail_r(0),
      I3 => I84,
      O => ADDRC(0)
    );
\reg_ctrl_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \reg_ctrl_cnt_r_reg__0\(0),
      O => \p_0_in__8\(0)
    );
\reg_ctrl_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \reg_ctrl_cnt_r_reg__0\(0),
      I1 => \reg_ctrl_cnt_r_reg__0\(1),
      O => \p_0_in__8\(1)
    );
\reg_ctrl_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \reg_ctrl_cnt_r_reg__0\(2),
      I1 => \reg_ctrl_cnt_r_reg__0\(1),
      I2 => \reg_ctrl_cnt_r_reg__0\(0),
      O => \p_0_in__8\(2)
    );
\reg_ctrl_cnt_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r_reg[6]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => n_0_complex_ocal_odt_ext_i_2,
      O => \n_0_reg_ctrl_cnt_r[3]_i_1\
    );
\reg_ctrl_cnt_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_oclk_wr_cnt[3]_i_6\,
      I4 => \n_0_init_state_r_reg[6]\,
      I5 => \n_0_init_state_r_reg[4]\,
      O => \n_0_reg_ctrl_cnt_r[3]_i_2\
    );
\reg_ctrl_cnt_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \reg_ctrl_cnt_r_reg__0\(3),
      I1 => \reg_ctrl_cnt_r_reg__0\(0),
      I2 => \reg_ctrl_cnt_r_reg__0\(1),
      I3 => \reg_ctrl_cnt_r_reg__0\(2),
      O => \p_0_in__8\(3)
    );
\reg_ctrl_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_reg_ctrl_cnt_r[3]_i_2\,
      D => \p_0_in__8\(0),
      Q => \reg_ctrl_cnt_r_reg__0\(0),
      R => \n_0_reg_ctrl_cnt_r[3]_i_1\
    );
\reg_ctrl_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_reg_ctrl_cnt_r[3]_i_2\,
      D => \p_0_in__8\(1),
      Q => \reg_ctrl_cnt_r_reg__0\(1),
      R => \n_0_reg_ctrl_cnt_r[3]_i_1\
    );
\reg_ctrl_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_reg_ctrl_cnt_r[3]_i_2\,
      D => \p_0_in__8\(2),
      Q => \reg_ctrl_cnt_r_reg__0\(2),
      R => \n_0_reg_ctrl_cnt_r[3]_i_1\
    );
\reg_ctrl_cnt_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_reg_ctrl_cnt_r[3]_i_2\,
      D => \p_0_in__8\(3),
      Q => \reg_ctrl_cnt_r_reg__0\(3),
      R => \n_0_reg_ctrl_cnt_r[3]_i_1\
    );
reset_rd_addr_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_complex_ocal_reset_rd_addr_reg,
      Q => reset_rd_addr_r1,
      R => '0'
    );
\row_cnt_victim_rotate.complex_row_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_7_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_11\,
      O => complex_row_cnt1_in(0)
    );
\row_cnt_victim_rotate.complex_row_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_6_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_11\,
      O => complex_row_cnt1_in(1)
    );
\row_cnt_victim_rotate.complex_row_cnt[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_5_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_11\,
      O => complex_row_cnt1_in(2)
    );
\row_cnt_victim_rotate.complex_row_cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_4_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_11\,
      O => complex_row_cnt1_in(3)
    );
\row_cnt_victim_rotate.complex_row_cnt[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[0]\,
      O => \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_10\
    );
\row_cnt_victim_rotate.complex_row_cnt[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[3]\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20\,
      O => \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_3\
    );
\row_cnt_victim_rotate.complex_row_cnt[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[2]\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20\,
      O => \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_4\
    );
\row_cnt_victim_rotate.complex_row_cnt[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[1]\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20\,
      O => \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_5\
    );
\row_cnt_victim_rotate.complex_row_cnt[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[0]\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20\,
      O => \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_6\
    );
\row_cnt_victim_rotate.complex_row_cnt[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[3]\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20\,
      O => \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_7\
    );
\row_cnt_victim_rotate.complex_row_cnt[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[2]\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20\,
      O => \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_8\
    );
\row_cnt_victim_rotate.complex_row_cnt[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[1]\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20\,
      O => \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_9\
    );
\row_cnt_victim_rotate.complex_row_cnt[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_7_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_11\,
      O => complex_row_cnt1_in(4)
    );
\row_cnt_victim_rotate.complex_row_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_6_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_11\,
      O => complex_row_cnt1_in(5)
    );
\row_cnt_victim_rotate.complex_row_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF08FFFF"
    )
    port map (
      I0 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_4\,
      I1 => wr_victim_inc,
      I2 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_5\,
      I3 => I77,
      I4 => \^o9\,
      I5 => I2,
      O => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_1\
    );
\row_cnt_victim_rotate.complex_row_cnt[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454445454545"
    )
    port map (
      I0 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_18\,
      I1 => reset_rd_addr_r1,
      I2 => complex_sample_cnt_inc_r2,
      I3 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[4]\,
      I4 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_5\,
      I5 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_19\,
      O => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_11\
    );
\row_cnt_victim_rotate.complex_row_cnt[6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[6]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[7]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[5]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[8]\,
      O => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_12\
    );
\row_cnt_victim_rotate.complex_row_cnt[6]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[4]\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20\,
      O => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_13\
    );
\row_cnt_victim_rotate.complex_row_cnt[6]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[7]\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20\,
      O => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_14\
    );
\row_cnt_victim_rotate.complex_row_cnt[6]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[6]\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20\,
      O => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_15\
    );
\row_cnt_victim_rotate.complex_row_cnt[6]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[5]\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20\,
      O => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_16\
    );
\row_cnt_victim_rotate.complex_row_cnt[6]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[4]\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20\,
      O => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_17\
    );
\row_cnt_victim_rotate.complex_row_cnt[6]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_4\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[6]\,
      I2 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[7]\,
      I3 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[5]\,
      I4 => \^o7\,
      O => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_18\
    );
\row_cnt_victim_rotate.complex_row_cnt[6]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[1]\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[0]\,
      I2 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[3]\,
      I3 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[2]\,
      O => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_19\
    );
\row_cnt_victim_rotate.complex_row_cnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD0DDDDDDD0DDD0"
    )
    port map (
      I0 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_6\,
      I1 => \^o7\,
      I2 => reset_rd_addr_r1,
      I3 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_7\,
      I4 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_8\,
      I5 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_9\,
      O => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_2\
    );
\row_cnt_victim_rotate.complex_row_cnt[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => complex_sample_cnt_inc_r2,
      I1 => \^o7\,
      I2 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[5]\,
      I3 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[7]\,
      I4 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[6]\,
      I5 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_4\,
      O => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20\
    );
\row_cnt_victim_rotate.complex_row_cnt[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_5_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_11\,
      O => complex_row_cnt1_in(6)
    );
\row_cnt_victim_rotate.complex_row_cnt[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[4]\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[2]\,
      I2 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[3]\,
      I3 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[0]\,
      I4 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[1]\,
      O => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_4\
    );
\row_cnt_victim_rotate.complex_row_cnt[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[5]\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[6]\,
      I2 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[7]\,
      O => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_5\
    );
\row_cnt_victim_rotate.complex_row_cnt[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[7]\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[6]\,
      I2 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[5]\,
      I3 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_4\,
      O => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_6\
    );
\row_cnt_victim_rotate.complex_row_cnt[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => wr_victim_inc,
      I1 => complex_sample_cnt_inc_r2,
      O => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_7\
    );
\row_cnt_victim_rotate.complex_row_cnt[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7FFFFFF"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[4]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I3 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_12\,
      I4 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      I5 => \n_0_stg1_wr_rd_cnt_reg[3]\,
      O => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_8\
    );
\row_cnt_victim_rotate.complex_row_cnt[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => \n_0_wrcal_reads[7]_i_5\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r_reg[3]\,
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => \n_0_init_state_r_reg[6]\,
      I5 => \n_0_init_state_r_reg[4]\,
      O => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_9\
    );
\row_cnt_victim_rotate.complex_row_cnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000044E4"
    )
    port map (
      I0 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_2\,
      I1 => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[7]\,
      I2 => \n_4_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10\,
      I3 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_11\,
      I4 => \n_0_row_cnt_victim_rotate.complex_row_cnt[7]_i_2\,
      O => \n_0_row_cnt_victim_rotate.complex_row_cnt[7]_i_1\
    );
\row_cnt_victim_rotate.complex_row_cnt[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => reset_rd_addr_r1,
      I1 => \^o7\,
      I2 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_1\,
      O => \n_0_row_cnt_victim_rotate.complex_row_cnt[7]_i_2\
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_2\,
      D => complex_row_cnt1_in(0),
      Q => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[0]\,
      R => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_1\
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_2\,
      D => complex_row_cnt1_in(1),
      Q => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[1]\,
      R => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_1\
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_2\,
      D => complex_row_cnt1_in(2),
      Q => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[2]\,
      R => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_1\
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_2\,
      D => complex_row_cnt1_in(3),
      Q => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[3]\,
      R => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_1\
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2\,
      CO(2) => \n_1_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2\,
      CO(1) => \n_2_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2\,
      CO(0) => \n_3_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2\,
      CYINIT => '0',
      DI(3) => \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_3\,
      DI(2) => \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_4\,
      DI(1) => \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_5\,
      DI(0) => \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_6\,
      O(3) => \n_4_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2\,
      O(2) => \n_5_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2\,
      O(1) => \n_6_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2\,
      O(0) => \n_7_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2\,
      S(3) => \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_7\,
      S(2) => \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_8\,
      S(1) => \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_9\,
      S(0) => \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_10\
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_2\,
      D => complex_row_cnt1_in(4),
      Q => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[4]\,
      R => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_1\
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_2\,
      D => complex_row_cnt1_in(5),
      Q => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[5]\,
      R => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_1\
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_2\,
      D => complex_row_cnt1_in(6),
      Q => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[6]\,
      R => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_1\
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2\,
      CO(3) => \NLW_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \n_1_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10\,
      CO(1) => \n_2_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10\,
      CO(0) => \n_3_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_13\,
      O(3) => \n_4_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10\,
      O(2) => \n_5_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10\,
      O(1) => \n_6_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10\,
      O(0) => \n_7_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10\,
      S(3) => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_14\,
      S(2) => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_15\,
      S(1) => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_16\,
      S(0) => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_17\
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_row_cnt_victim_rotate.complex_row_cnt[7]_i_1\,
      Q => \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[7]\,
      R => '0'
    );
sr_valid_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => I42,
      I1 => \^o8\,
      I2 => I15,
      O => sr_valid_r112_out
    );
\stg1_wr_rd_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt[6]_i_2\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I2 => \n_0_stg1_wr_rd_cnt[8]_i_3\,
      O => \n_0_stg1_wr_rd_cnt[0]_i_1\
    );
\stg1_wr_rd_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"82AA"
    )
    port map (
      I0 => I4,
      I1 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      I3 => \n_0_stg1_wr_rd_cnt[8]_i_6\,
      O => \n_0_stg1_wr_rd_cnt[1]_i_1\
    );
\stg1_wr_rd_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD57"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt[8]_i_3\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      O => \n_0_stg1_wr_rd_cnt[2]_i_1\
    );
\stg1_wr_rd_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008AAA8AAA8A008A"
    )
    port map (
      I0 => I4,
      I1 => I2,
      I2 => \n_0_stg1_wr_rd_cnt[3]_i_2\,
      I3 => \n_0_stg1_wr_rd_cnt[8]_i_6\,
      I4 => \n_0_stg1_wr_rd_cnt_reg[3]\,
      I5 => \n_0_stg1_wr_rd_cnt[5]_i_2\,
      O => \n_0_stg1_wr_rd_cnt[3]_i_1\
    );
\stg1_wr_rd_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005D00"
    )
    port map (
      I0 => complex_row1_wr_done,
      I1 => complex_row0_rd_done,
      I2 => complex_row1_rd_done,
      I3 => complex_row0_wr_done,
      I4 => wr_victim_inc,
      O => \n_0_stg1_wr_rd_cnt[3]_i_2\
    );
\stg1_wr_rd_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8288AAAA"
    )
    port map (
      I0 => I4,
      I1 => \n_0_stg1_wr_rd_cnt_reg[4]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[3]\,
      I3 => \n_0_stg1_wr_rd_cnt[5]_i_2\,
      I4 => \n_0_stg1_wr_rd_cnt[8]_i_6\,
      O => \n_0_stg1_wr_rd_cnt[4]_i_1\
    );
\stg1_wr_rd_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEBEEEEAAAAAAAA"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt[6]_i_2\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[5]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[3]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[4]\,
      I4 => \n_0_stg1_wr_rd_cnt[5]_i_2\,
      I5 => \n_0_stg1_wr_rd_cnt[8]_i_3\,
      O => \n_0_stg1_wr_rd_cnt[5]_i_1\
    );
\stg1_wr_rd_cnt[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      O => \n_0_stg1_wr_rd_cnt[5]_i_2\
    );
\stg1_wr_rd_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEAA"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt[6]_i_2\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[6]\,
      I2 => \n_0_stg1_wr_rd_cnt[8]_i_8\,
      I3 => \n_0_stg1_wr_rd_cnt[8]_i_3\,
      O => \n_0_stg1_wr_rd_cnt[6]_i_1\
    );
\stg1_wr_rd_cnt[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt[3]_i_2\,
      I1 => I4,
      I2 => \n_0_stg1_wr_rd_cnt[8]_i_6\,
      O => \n_0_stg1_wr_rd_cnt[6]_i_2\
    );
\stg1_wr_rd_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt[8]_i_3\,
      I1 => \n_0_stg1_wr_rd_cnt[8]_i_8\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[6]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[7]\,
      O => \n_0_stg1_wr_rd_cnt[7]_i_1\
    );
\stg1_wr_rd_cnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5D5D5D"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt[8]_i_3\,
      I1 => new_burst_r,
      I2 => \n_0_stg1_wr_rd_cnt[8]_i_4\,
      I3 => \n_0_stg1_wr_rd_cnt[8]_i_5\,
      I4 => I2,
      O => \n_0_stg1_wr_rd_cnt[8]_i_1\
    );
\stg1_wr_rd_cnt[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800880808080"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt[8]_i_6\,
      I1 => I4,
      I2 => \n_0_stg1_wr_rd_cnt_reg[8]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[7]\,
      I4 => \n_0_stg1_wr_rd_cnt_reg[6]\,
      I5 => \n_0_stg1_wr_rd_cnt[8]_i_8\,
      O => \n_0_stg1_wr_rd_cnt[8]_i_2\
    );
\stg1_wr_rd_cnt[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt[8]_i_6\,
      I1 => I4,
      O => \n_0_stg1_wr_rd_cnt[8]_i_3\
    );
\stg1_wr_rd_cnt[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => \n_0_init_state_r_reg[6]\,
      I2 => \n_0_oclk_wr_cnt[3]_i_5\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r_reg[5]\,
      I5 => \n_0_init_state_r_reg[0]\,
      O => \n_0_stg1_wr_rd_cnt[8]_i_4\
    );
\stg1_wr_rd_cnt[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => \n_0_wrcal_reads[7]_i_5\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r_reg[2]\,
      I3 => \n_0_init_state_r_reg[3]\,
      I4 => \n_0_init_state_r_reg[6]\,
      I5 => \n_0_init_state_r_reg[4]\,
      O => \n_0_stg1_wr_rd_cnt[8]_i_5\
    );
\stg1_wr_rd_cnt[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF7F0000"
    )
    port map (
      I0 => \n_0_wrcal_reads[7]_i_5\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[2]\,
      I3 => n_0_complex_oclkdelay_calib_start_int_i_2,
      I4 => n_0_complex_sample_cnt_inc_i_2,
      I5 => rdlvl_last_byte_done,
      O => \n_0_stg1_wr_rd_cnt[8]_i_6\
    );
\stg1_wr_rd_cnt[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[3]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[4]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      I4 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      I5 => \n_0_stg1_wr_rd_cnt_reg[5]\,
      O => \n_0_stg1_wr_rd_cnt[8]_i_8\
    );
\stg1_wr_rd_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_stg1_wr_rd_cnt[8]_i_1\,
      D => \n_0_stg1_wr_rd_cnt[0]_i_1\,
      Q => \n_0_stg1_wr_rd_cnt_reg[0]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_stg1_wr_rd_cnt[8]_i_1\,
      D => \n_0_stg1_wr_rd_cnt[1]_i_1\,
      Q => \n_0_stg1_wr_rd_cnt_reg[1]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_stg1_wr_rd_cnt[8]_i_1\,
      D => \n_0_stg1_wr_rd_cnt[2]_i_1\,
      Q => \n_0_stg1_wr_rd_cnt_reg[2]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_stg1_wr_rd_cnt[8]_i_1\,
      D => \n_0_stg1_wr_rd_cnt[3]_i_1\,
      Q => \n_0_stg1_wr_rd_cnt_reg[3]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_stg1_wr_rd_cnt[8]_i_1\,
      D => \n_0_stg1_wr_rd_cnt[4]_i_1\,
      Q => \n_0_stg1_wr_rd_cnt_reg[4]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_stg1_wr_rd_cnt[8]_i_1\,
      D => \n_0_stg1_wr_rd_cnt[5]_i_1\,
      Q => \n_0_stg1_wr_rd_cnt_reg[5]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_stg1_wr_rd_cnt[8]_i_1\,
      D => \n_0_stg1_wr_rd_cnt[6]_i_1\,
      Q => \n_0_stg1_wr_rd_cnt_reg[6]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_stg1_wr_rd_cnt[8]_i_1\,
      D => \n_0_stg1_wr_rd_cnt[7]_i_1\,
      Q => \n_0_stg1_wr_rd_cnt_reg[7]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_stg1_wr_rd_cnt[8]_i_1\,
      D => \n_0_stg1_wr_rd_cnt[8]_i_2\,
      Q => \n_0_stg1_wr_rd_cnt_reg[8]\,
      R => '0'
    );
\wr_done_victim_rotate.complex_row0_wr_done_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
    port map (
      I0 => complex_row0_wr_done,
      I1 => \^o9\,
      I2 => n_0_complex_row1_rd_done_i_2,
      I3 => complex_row0_wr_done0,
      O => \n_0_wr_done_victim_rotate.complex_row0_wr_done_i_1\
    );
\wr_done_victim_rotate.complex_row0_wr_done_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDDDFFFDDDDDDDD"
    )
    port map (
      I0 => I78,
      I1 => complex_byte_rd_done,
      I2 => \n_0_complex_row_cnt_ocal[7]_i_7\,
      I3 => I2,
      I4 => \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_6\,
      I5 => wr_victim_inc,
      O => complex_row0_wr_done0
    );
\wr_done_victim_rotate.complex_row0_wr_done_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_done_victim_rotate.complex_row0_wr_done_i_1\,
      Q => complex_row0_wr_done,
      R => '0'
    );
\wr_done_victim_rotate.complex_row1_wr_done_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
    port map (
      I0 => complex_row1_wr_done,
      I1 => complex_row0_wr_done,
      I2 => n_0_complex_row1_rd_done_i_2,
      I3 => complex_row0_wr_done0,
      O => \n_0_wr_done_victim_rotate.complex_row1_wr_done_i_1\
    );
\wr_done_victim_rotate.complex_row1_wr_done_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_done_victim_rotate.complex_row1_wr_done_i_1\,
      Q => complex_row1_wr_done,
      R => '0'
    );
\wr_en_inferred__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \^o5\,
      I1 => I6,
      I2 => I79,
      O => wr_en
    );
\wr_en_inferred__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \^o5\,
      I1 => I6,
      I2 => I81,
      O => wr_en_0
    );
\wr_ptr[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \^o5\,
      I1 => I6,
      I2 => I80,
      O => E(0)
    );
\wr_ptr[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \^o5\,
      I1 => I6,
      I2 => I82,
      O => O14(0)
    );
wr_victim_inc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
    port map (
      I0 => n_0_wr_victim_inc_i_2,
      I1 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      I4 => complex_row0_wr_done,
      I5 => \^o7\,
      O => wr_victim_inc0
    );
wr_victim_inc_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[4]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[3]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[8]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[5]\,
      I4 => \n_0_stg1_wr_rd_cnt_reg[7]\,
      I5 => \n_0_stg1_wr_rd_cnt_reg[6]\,
      O => n_0_wr_victim_inc_i_2
    );
wr_victim_inc_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => wr_victim_inc0,
      Q => wr_victim_inc,
      R => I7
    );
wrcal_rd_wait_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
    port map (
      I0 => I77,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_init_state_r_reg[6]\,
      I4 => n_0_wrcal_rd_wait_i_2,
      I5 => n_0_wrcal_rd_wait_i_3,
      O => wrcal_rd_wait3_out
    );
wrcal_rd_wait_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[4]\,
      O => n_0_wrcal_rd_wait_i_2
    );
wrcal_rd_wait_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[1]\,
      O => n_0_wrcal_rd_wait_i_3
    );
wrcal_rd_wait_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => wrcal_rd_wait3_out,
      Q => wrcal_rd_wait,
      R => '0'
    );
\wrcal_reads[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_wrcal_reads[7]_i_7\,
      I1 => \n_0_wrcal_reads_reg[0]\,
      O => \n_0_wrcal_reads[0]_i_1\
    );
\wrcal_reads[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F9"
    )
    port map (
      I0 => \n_0_wrcal_reads_reg[1]\,
      I1 => \n_0_wrcal_reads_reg[0]\,
      I2 => \n_0_wrcal_reads[7]_i_7\,
      O => \n_0_wrcal_reads[1]_i_1\
    );
\wrcal_reads[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE1"
    )
    port map (
      I0 => \n_0_wrcal_reads_reg[0]\,
      I1 => \n_0_wrcal_reads_reg[1]\,
      I2 => \n_0_wrcal_reads_reg[2]\,
      I3 => \n_0_wrcal_reads[7]_i_7\,
      O => \n_0_wrcal_reads[2]_i_1\
    );
\wrcal_reads[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE01"
    )
    port map (
      I0 => \n_0_wrcal_reads_reg[0]\,
      I1 => \n_0_wrcal_reads_reg[1]\,
      I2 => \n_0_wrcal_reads_reg[2]\,
      I3 => \n_0_wrcal_reads_reg[3]\,
      I4 => \n_0_wrcal_reads[7]_i_7\,
      O => \n_0_wrcal_reads[3]_i_1\
    );
\wrcal_reads[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0001"
    )
    port map (
      I0 => \n_0_wrcal_reads_reg[2]\,
      I1 => \n_0_wrcal_reads_reg[1]\,
      I2 => \n_0_wrcal_reads_reg[0]\,
      I3 => \n_0_wrcal_reads_reg[3]\,
      I4 => \n_0_wrcal_reads_reg[4]\,
      I5 => \n_0_wrcal_reads[7]_i_7\,
      O => \n_0_wrcal_reads[4]_i_1\
    );
\wrcal_reads[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD02"
    )
    port map (
      I0 => \n_0_wrcal_reads[6]_i_2\,
      I1 => \n_0_wrcal_reads_reg[4]\,
      I2 => \n_0_wrcal_reads_reg[3]\,
      I3 => \n_0_wrcal_reads_reg[5]\,
      I4 => \n_0_wrcal_reads[7]_i_7\,
      O => \n_0_wrcal_reads[5]_i_1\
    );
\wrcal_reads[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEF0010"
    )
    port map (
      I0 => \n_0_wrcal_reads_reg[3]\,
      I1 => \n_0_wrcal_reads_reg[4]\,
      I2 => \n_0_wrcal_reads[6]_i_2\,
      I3 => \n_0_wrcal_reads_reg[5]\,
      I4 => \n_0_wrcal_reads_reg[6]\,
      I5 => \n_0_wrcal_reads[7]_i_7\,
      O => \n_0_wrcal_reads[6]_i_1\
    );
\wrcal_reads[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_wrcal_reads_reg[0]\,
      I1 => \n_0_wrcal_reads_reg[1]\,
      I2 => \n_0_wrcal_reads_reg[2]\,
      O => \n_0_wrcal_reads[6]_i_2\
    );
\wrcal_reads[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAAAAA"
    )
    port map (
      I0 => I77,
      I1 => \n_0_wrcal_reads[7]_i_4\,
      I2 => \n_0_init_state_r_reg[6]\,
      I3 => \n_0_init_state_r_reg[5]\,
      I4 => \n_0_init_state_r_reg[4]\,
      I5 => \n_0_wrcal_reads[7]_i_5\,
      O => wrcal_reads02_out
    );
\wrcal_reads[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => \n_0_wrcal_reads[7]_i_6\,
      I1 => \n_0_wrcal_reads_reg[6]\,
      I2 => \n_0_wrcal_reads_reg[7]\,
      I3 => \n_0_wrcal_reads[7]_i_7\,
      O => \n_0_wrcal_reads[7]_i_2\
    );
\wrcal_reads[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD2"
    )
    port map (
      I0 => \n_0_wrcal_reads[7]_i_6\,
      I1 => \n_0_wrcal_reads_reg[6]\,
      I2 => \n_0_wrcal_reads_reg[7]\,
      I3 => \n_0_wrcal_reads[7]_i_7\,
      O => \n_0_wrcal_reads[7]_i_3\
    );
\wrcal_reads[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[2]\,
      O => \n_0_wrcal_reads[7]_i_4\
    );
\wrcal_reads[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r_reg[0]\,
      O => \n_0_wrcal_reads[7]_i_5\
    );
\wrcal_reads[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_wrcal_reads_reg[3]\,
      I1 => \n_0_wrcal_reads_reg[4]\,
      I2 => \n_0_wrcal_reads_reg[0]\,
      I3 => \n_0_wrcal_reads_reg[1]\,
      I4 => \n_0_wrcal_reads_reg[2]\,
      I5 => \n_0_wrcal_reads_reg[5]\,
      O => \n_0_wrcal_reads[7]_i_6\
    );
\wrcal_reads[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_wrcal_reads[7]_i_8\,
      I1 => \n_0_wrcal_reads[7]_i_6\,
      I2 => \n_0_wrcal_reads_reg[6]\,
      I3 => \n_0_wrcal_reads_reg[7]\,
      O => \n_0_wrcal_reads[7]_i_7\
    );
\wrcal_reads[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r_reg[6]\,
      I5 => \n_0_wrcal_reads[7]_i_4\,
      O => \n_0_wrcal_reads[7]_i_8\
    );
\wrcal_reads_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wrcal_reads[7]_i_2\,
      D => \n_0_wrcal_reads[0]_i_1\,
      Q => \n_0_wrcal_reads_reg[0]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wrcal_reads[7]_i_2\,
      D => \n_0_wrcal_reads[1]_i_1\,
      Q => \n_0_wrcal_reads_reg[1]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wrcal_reads[7]_i_2\,
      D => \n_0_wrcal_reads[2]_i_1\,
      Q => \n_0_wrcal_reads_reg[2]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wrcal_reads[7]_i_2\,
      D => \n_0_wrcal_reads[3]_i_1\,
      Q => \n_0_wrcal_reads_reg[3]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wrcal_reads[7]_i_2\,
      D => \n_0_wrcal_reads[4]_i_1\,
      Q => \n_0_wrcal_reads_reg[4]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wrcal_reads[7]_i_2\,
      D => \n_0_wrcal_reads[5]_i_1\,
      Q => \n_0_wrcal_reads_reg[5]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wrcal_reads[7]_i_2\,
      D => \n_0_wrcal_reads[6]_i_1\,
      Q => \n_0_wrcal_reads_reg[6]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wrcal_reads[7]_i_2\,
      D => \n_0_wrcal_reads[7]_i_3\,
      Q => \n_0_wrcal_reads_reg[7]\,
      R => wrcal_reads02_out
    );
\wrcal_start_dly_r_reg[4]_srl5\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => \n_0_wrcal_start_dly_r_reg[4]_srl5_i_1\,
      Q => \n_0_wrcal_start_dly_r_reg[4]_srl5\
    );
\wrcal_start_dly_r_reg[4]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000008"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2\,
      I3 => \n_0_init_state_r_reg[6]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_wrcal_start_dly_r_reg[4]_srl5_i_1\
    );
\wrcal_start_dly_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wrcal_start_dly_r_reg[4]_srl5\,
      Q => \n_0_wrcal_start_dly_r_reg[5]\,
      R => '0'
    );
wrcal_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => \^o15\,
      I1 => \n_0_wrcal_start_dly_r_reg[5]\,
      I2 => wrlvl_byte_redo,
      I3 => I77,
      O => n_0_wrcal_start_i_1
    );
wrcal_start_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_wrcal_start_i_1,
      Q => \^o15\,
      R => '0'
    );
\wrcal_wr_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \wrcal_wr_cnt_reg__0\(0),
      O => \n_0_wrcal_wr_cnt[0]_i_1\
    );
\wrcal_wr_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \wrcal_wr_cnt_reg__0\(1),
      I1 => \wrcal_wr_cnt_reg__0\(0),
      O => \n_0_wrcal_wr_cnt[1]_i_1\
    );
\wrcal_wr_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \wrcal_wr_cnt_reg__0\(2),
      I1 => \wrcal_wr_cnt_reg__0\(0),
      I2 => \wrcal_wr_cnt_reg__0\(1),
      O => \wrcal_wr_cnt0__0\(2)
    );
\wrcal_wr_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
    port map (
      I0 => \n_0_wrcal_wr_cnt[3]_i_4\,
      I1 => \wrcal_wr_cnt_reg__0\(0),
      I2 => \wrcal_wr_cnt_reg__0\(1),
      I3 => \wrcal_wr_cnt_reg__0\(3),
      I4 => \wrcal_wr_cnt_reg__0\(2),
      I5 => I77,
      O => \n_0_wrcal_wr_cnt[3]_i_1\
    );
\wrcal_wr_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
    port map (
      I0 => n_0_complex_ocal_odt_ext_i_2,
      I1 => \n_0_init_state_r_reg[6]\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_wrcal_wr_cnt[3]_i_5\,
      I5 => new_burst_r,
      O => \n_0_wrcal_wr_cnt[3]_i_2\
    );
\wrcal_wr_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \wrcal_wr_cnt_reg__0\(3),
      I1 => \wrcal_wr_cnt_reg__0\(2),
      I2 => \wrcal_wr_cnt_reg__0\(1),
      I3 => \wrcal_wr_cnt_reg__0\(0),
      O => \wrcal_wr_cnt0__0\(3)
    );
\wrcal_wr_cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => n_0_complex_ocal_odt_ext_i_2,
      I3 => \n_0_init_state_r_reg[6]\,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_wrcal_wr_cnt[3]_i_4\
    );
\wrcal_wr_cnt[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[1]\,
      O => \n_0_wrcal_wr_cnt[3]_i_5\
    );
\wrcal_wr_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wrcal_wr_cnt[3]_i_2\,
      D => \n_0_wrcal_wr_cnt[0]_i_1\,
      Q => \wrcal_wr_cnt_reg__0\(0),
      R => \n_0_wrcal_wr_cnt[3]_i_1\
    );
\wrcal_wr_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wrcal_wr_cnt[3]_i_2\,
      D => \n_0_wrcal_wr_cnt[1]_i_1\,
      Q => \wrcal_wr_cnt_reg__0\(1),
      R => \n_0_wrcal_wr_cnt[3]_i_1\
    );
\wrcal_wr_cnt_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_wrcal_wr_cnt[3]_i_2\,
      D => \wrcal_wr_cnt0__0\(2),
      Q => \wrcal_wr_cnt_reg__0\(2),
      S => \n_0_wrcal_wr_cnt[3]_i_1\
    );
\wrcal_wr_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wrcal_wr_cnt[3]_i_2\,
      D => \wrcal_wr_cnt0__0\(3),
      Q => \wrcal_wr_cnt_reg__0\(3),
      R => \n_0_wrcal_wr_cnt[3]_i_1\
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"707F"
    )
    port map (
      I0 => \^o11\(0),
      I1 => wrcal_pat_cnt(1),
      I2 => I2,
      I3 => wrdata_pat_cnt(0),
      O => \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[12]_i_1\
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02CE"
    )
    port map (
      I0 => wrdata_pat_cnt(1),
      I1 => I2,
      I2 => wrdata_pat_cnt(0),
      I3 => \^o11\(0),
      O => \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[13]_i_1\
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE2E"
    )
    port map (
      I0 => wrdata_pat_cnt(0),
      I1 => I2,
      I2 => wrcal_pat_cnt(1),
      I3 => \^o11\(0),
      O => \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1\
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
    port map (
      I0 => \^o11\(0),
      I1 => wrcal_pat_cnt(1),
      I2 => I2,
      O => \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[24]_i_1\
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => I2,
      I1 => wrcal_pat_cnt(1),
      I2 => \^o11\(0),
      O => \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[26]_i_1\
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0C5"
    )
    port map (
      I0 => wrdata_pat_cnt(0),
      I1 => \^o11\(0),
      I2 => I2,
      I3 => wrdata_pat_cnt(1),
      O => \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[29]_i_1\
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \^o11\(0),
      I1 => wrdata_pat_cnt(0),
      I2 => I2,
      O => \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[31]_i_1\
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => \^o11\(0),
      I1 => I2,
      I2 => wrdata_pat_cnt(0),
      O => \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[40]_i_1\
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
    port map (
      I0 => wrdata_pat_cnt(0),
      I1 => wrcal_pat_cnt(1),
      I2 => I2,
      O => \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[46]_i_1\
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => wrcal_pat_cnt(1),
      I1 => I2,
      I2 => \^o11\(0),
      O => \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[60]_i_1\
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C55"
    )
    port map (
      I0 => wrdata_pat_cnt(0),
      I1 => \^o11\(0),
      I2 => wrcal_pat_cnt(1),
      I3 => I2,
      O => \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[61]_i_1\
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => \^o11\(0),
      I1 => wrcal_pat_cnt(1),
      I2 => I2,
      O => \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[62]_i_1\
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C055"
    )
    port map (
      I0 => wrdata_pat_cnt(0),
      I1 => \^o11\(0),
      I2 => wrcal_pat_cnt(1),
      I3 => I2,
      O => \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_2\
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I29,
      D => \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[12]_i_1\,
      Q => phy_wrdata(12),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I29,
      D => \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[13]_i_1\,
      Q => phy_wrdata(13),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I29,
      D => \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1\,
      Q => phy_wrdata(14),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I29,
      D => \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[24]_i_1\,
      Q => phy_wrdata(24),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I29,
      D => \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[26]_i_1\,
      Q => phy_wrdata(26),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I29,
      D => \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[29]_i_1\,
      Q => phy_wrdata(29),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I29,
      D => \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[31]_i_1\,
      Q => phy_wrdata(31),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I29,
      D => \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[40]_i_1\,
      Q => phy_wrdata(40),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I29,
      D => I30,
      Q => phy_wrdata(45),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I29,
      D => \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[46]_i_1\,
      Q => phy_wrdata(46),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I29,
      D => I2,
      Q => phy_wrdata(47),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I29,
      D => \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[60]_i_1\,
      Q => phy_wrdata(60),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I29,
      D => \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[61]_i_1\,
      Q => phy_wrdata(61),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I29,
      D => \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[62]_i_1\,
      Q => phy_wrdata(62),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I29,
      D => \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_2\,
      Q => phy_wrdata(63),
      R => '0'
    );
\wrdqen_div2.phy_wrdata_en_r1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
    port map (
      I0 => n_0_wrlvl_final_if_rst_i_4,
      I1 => \n_0_stg1_wr_rd_cnt[8]_i_4\,
      I2 => \n_0_calib_cmd[2]_i_2\,
      I3 => new_burst_r,
      O => phy_wrdata_en_r10
    );
\wrdqen_div2.phy_wrdata_en_r1_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => phy_wrdata_en_r10,
      Q => phy_wrdata_en_r1,
      R => '0'
    );
\wrdqen_div2.wrcal_pat_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => \^o11\(0),
      I1 => n_0_calib_wrdata_en_i_2,
      I2 => first_wrcal_pat_r,
      O => \n_0_wrdqen_div2.wrcal_pat_cnt[0]_i_1\
    );
\wrdqen_div2.wrcal_pat_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EEE"
    )
    port map (
      I0 => wrcal_pat_cnt(1),
      I1 => \^o11\(0),
      I2 => n_0_calib_wrdata_en_i_2,
      I3 => first_wrcal_pat_r,
      O => \n_0_wrdqen_div2.wrcal_pat_cnt[1]_i_1\
    );
\wrdqen_div2.wrcal_pat_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wrdqen_div2.wrcal_pat_cnt[0]_i_1\,
      Q => \^o11\(0),
      R => '0'
    );
\wrdqen_div2.wrcal_pat_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wrdqen_div2.wrcal_pat_cnt[1]_i_1\,
      Q => wrcal_pat_cnt(1),
      R => '0'
    );
\wrdqen_div2.wrdata_pat_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => wrdata_pat_cnt(0),
      I1 => n_0_calib_wrdata_en_i_2,
      I2 => first_rdlvl_pat_r,
      O => \n_0_wrdqen_div2.wrdata_pat_cnt[0]_i_1\
    );
\wrdqen_div2.wrdata_pat_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EEE"
    )
    port map (
      I0 => wrdata_pat_cnt(0),
      I1 => wrdata_pat_cnt(1),
      I2 => n_0_calib_wrdata_en_i_2,
      I3 => first_rdlvl_pat_r,
      O => \n_0_wrdqen_div2.wrdata_pat_cnt[1]_i_1\
    );
\wrdqen_div2.wrdata_pat_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wrdqen_div2.wrdata_pat_cnt[0]_i_1\,
      Q => wrdata_pat_cnt(0),
      R => '0'
    );
\wrdqen_div2.wrdata_pat_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wrdqen_div2.wrdata_pat_cnt[1]_i_1\,
      Q => wrdata_pat_cnt(1),
      R => '0'
    );
wrlvl_final_if_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AB"
    )
    port map (
      I0 => \^wrlvl_final_if_rst\,
      I1 => n_0_wrlvl_final_if_rst_i_2,
      I2 => n_0_wrlvl_final_if_rst_i_3,
      I3 => I84,
      I4 => \n_0_cnt_init_mr_r[1]_i_3\,
      I5 => n_0_wrlvl_final_if_rst_i_4,
      O => n_0_wrlvl_final_if_rst_i_1
    );
wrlvl_final_if_rst_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r_reg[1]\,
      O => n_0_wrlvl_final_if_rst_i_2
    );
wrlvl_final_if_rst_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[6]\,
      I3 => \n_0_init_state_r_reg[4]\,
      O => n_0_wrlvl_final_if_rst_i_3
    );
wrlvl_final_if_rst_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
    port map (
      I0 => \n_0_wrcal_wr_cnt[3]_i_5\,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[6]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => n_0_wrlvl_final_if_rst_i_4
    );
wrlvl_final_if_rst_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_wrlvl_final_if_rst_i_1,
      Q => \^wrlvl_final_if_rst\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_ddr_phy_rdlvl is
  port (
    detect_edge_done_r : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    sr_valid_r2 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    idel_pat0_match_rise0_r : out STD_LOGIC_VECTOR ( 5 downto 0 );
    idel_pat1_match_rise0_and_r : out STD_LOGIC;
    idel_pat0_match_fall1_r : out STD_LOGIC_VECTOR ( 7 downto 0 );
    idel_pat1_match_fall1_and_r : out STD_LOGIC;
    idel_pat0_match_fall0_r : out STD_LOGIC_VECTOR ( 7 downto 0 );
    idel_pat1_match_fall0_and_r : out STD_LOGIC;
    idel_pat0_match_rise1_r : out STD_LOGIC_VECTOR ( 7 downto 0 );
    idel_pat1_match_rise1_and_r : out STD_LOGIC;
    pat1_match_rise0_r : out STD_LOGIC_VECTOR ( 5 downto 0 );
    idel_pat0_match_rise0_and_r : out STD_LOGIC;
    idel_pat0_match_fall0_and_r : out STD_LOGIC;
    idel_pat0_match_rise1_and_r : out STD_LOGIC;
    idel_pat0_match_fall1_and_r : out STD_LOGIC;
    cal1_wait_cnt_en_r : out STD_LOGIC;
    idelay_ce_int : out STD_LOGIC;
    idelay_inc_int : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    samp_edge_cnt0_en_r : out STD_LOGIC;
    pat0_match_rise0_r : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pat1_match_rise0_and_r : out STD_LOGIC;
    pat0_match_fall1_r : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pat1_match_fall1_and_r : out STD_LOGIC;
    pat0_match_fall0_r : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pat1_match_fall0_and_r : out STD_LOGIC;
    pat0_match_rise1_r : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pat1_match_rise1_and_r : out STD_LOGIC;
    pat0_match_rise0_and_r : out STD_LOGIC;
    pat0_match_fall1_and_r : out STD_LOGIC;
    pat0_match_fall0_and_r : out STD_LOGIC;
    pat0_match_rise1_and_r : out STD_LOGIC;
    O9 : out STD_LOGIC;
    p_0_in106_in : out STD_LOGIC;
    p_0_in103_in : out STD_LOGIC;
    p_0_in100_in : out STD_LOGIC;
    p_0_in97_in : out STD_LOGIC;
    p_0_in94_in : out STD_LOGIC;
    p_0_in91_in : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    p_1_in17_in : out STD_LOGIC;
    p_1_in14_in : out STD_LOGIC;
    p_1_in11_in : out STD_LOGIC;
    p_1_in8_in : out STD_LOGIC;
    p_1_in5_in : out STD_LOGIC;
    p_1_in2_in : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    mpr_rdlvl_start_r : out STD_LOGIC;
    rdlvl_stg1_start_r : out STD_LOGIC;
    dqs_po_dec_done_r2 : out STD_LOGIC;
    rdlvl_prech_req : out STD_LOGIC;
    O16 : out STD_LOGIC;
    pb_detect_edge_done_r : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O17 : out STD_LOGIC;
    pb_found_stable_eye_r : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    idel_pat1_match_rise0_r : out STD_LOGIC_VECTOR ( 5 downto 0 );
    idel_pat1_match_fall1_r : out STD_LOGIC_VECTOR ( 5 downto 0 );
    idel_pat1_match_fall0_r : out STD_LOGIC_VECTOR ( 5 downto 0 );
    idel_pat1_match_rise1_r : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cal1_wait_r : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    pat1_match_fall1_r : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pat1_match_fall0_r : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pat1_match_rise1_r : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O29 : out STD_LOGIC;
    p_3_in309_in : out STD_LOGIC;
    p_3_in283_in : out STD_LOGIC;
    p_3_in257_in : out STD_LOGIC;
    p_3_in231_in : out STD_LOGIC;
    p_3_in205_in : out STD_LOGIC;
    p_3_in179_in : out STD_LOGIC;
    p_3_in153_in : out STD_LOGIC;
    O30 : out STD_LOGIC;
    p_1_in310_in : out STD_LOGIC;
    p_1_in284_in : out STD_LOGIC;
    p_1_in258_in : out STD_LOGIC;
    p_1_in232_in : out STD_LOGIC;
    p_1_in206_in : out STD_LOGIC;
    p_1_in180_in : out STD_LOGIC;
    p_1_in154_in : out STD_LOGIC;
    O31 : out STD_LOGIC;
    p_0_in307_in : out STD_LOGIC;
    p_0_in281_in : out STD_LOGIC;
    p_0_in255_in : out STD_LOGIC;
    p_0_in229_in : out STD_LOGIC;
    p_0_in203_in : out STD_LOGIC;
    p_0_in177_in : out STD_LOGIC;
    p_0_in151_in : out STD_LOGIC;
    O32 : out STD_LOGIC;
    p_2_in308_in : out STD_LOGIC;
    p_2_in282_in : out STD_LOGIC;
    p_2_in256_in : out STD_LOGIC;
    p_2_in230_in : out STD_LOGIC;
    p_2_in204_in : out STD_LOGIC;
    p_2_in178_in : out STD_LOGIC;
    p_2_in152_in : out STD_LOGIC;
    O33 : out STD_LOGIC;
    p_3_in296_in : out STD_LOGIC;
    p_3_in270_in : out STD_LOGIC;
    p_3_in244_in : out STD_LOGIC;
    p_3_in218_in : out STD_LOGIC;
    p_3_in192_in : out STD_LOGIC;
    p_3_in166_in : out STD_LOGIC;
    p_3_in140_in : out STD_LOGIC;
    O34 : out STD_LOGIC;
    p_0_in294_in : out STD_LOGIC;
    p_0_in268_in : out STD_LOGIC;
    p_0_in242_in : out STD_LOGIC;
    p_0_in216_in : out STD_LOGIC;
    p_0_in190_in : out STD_LOGIC;
    p_0_in164_in : out STD_LOGIC;
    p_0_in139_in : out STD_LOGIC;
    O35 : out STD_LOGIC;
    p_1_in297_in : out STD_LOGIC;
    p_1_in271_in : out STD_LOGIC;
    p_1_in245_in : out STD_LOGIC;
    p_1_in219_in : out STD_LOGIC;
    p_1_in193_in : out STD_LOGIC;
    p_1_in167_in : out STD_LOGIC;
    p_1_in141_in : out STD_LOGIC;
    O36 : out STD_LOGIC;
    p_2_in295_in : out STD_LOGIC;
    p_2_in269_in : out STD_LOGIC;
    p_2_in243_in : out STD_LOGIC;
    p_2_in217_in : out STD_LOGIC;
    p_2_in191_in : out STD_LOGIC;
    p_2_in165_in : out STD_LOGIC;
    O37 : out STD_LOGIC;
    found_stable_eye_last_r : out STD_LOGIC;
    O38 : out STD_LOGIC;
    O39 : out STD_LOGIC;
    O40 : out STD_LOGIC;
    rdlvl_stg1_rank_done : out STD_LOGIC;
    rdlvl_last_byte_done : out STD_LOGIC;
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    COUNTERLOADVAL : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O44 : out STD_LOGIC;
    O45 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    O47 : out STD_LOGIC;
    O48 : out STD_LOGIC;
    O49 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O52 : out STD_LOGIC;
    O53 : out STD_LOGIC;
    O54 : out STD_LOGIC;
    O55 : out STD_LOGIC;
    O56 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O57 : out STD_LOGIC;
    cnt_idel_dec_cpt_r2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O58 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O59 : out STD_LOGIC;
    O60 : out STD_LOGIC;
    O61 : out STD_LOGIC;
    O62 : out STD_LOGIC;
    O63 : out STD_LOGIC;
    O64 : out STD_LOGIC;
    O65 : out STD_LOGIC;
    O66 : out STD_LOGIC;
    O67 : out STD_LOGIC;
    O68 : out STD_LOGIC;
    O69 : out STD_LOGIC;
    O70 : out STD_LOGIC;
    O71 : out STD_LOGIC;
    O72 : out STD_LOGIC;
    O73 : out STD_LOGIC;
    O74 : out STD_LOGIC;
    O75 : out STD_LOGIC;
    O76 : out STD_LOGIC;
    O77 : out STD_LOGIC;
    O78 : out STD_LOGIC;
    O79 : out STD_LOGIC;
    O80 : out STD_LOGIC;
    pi_stg2_load_timing0 : out STD_LOGIC;
    O81 : out STD_LOGIC;
    O82 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O83 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O84 : out STD_LOGIC;
    O85 : out STD_LOGIC;
    O86 : out STD_LOGIC;
    O87 : out STD_LOGIC;
    O88 : out STD_LOGIC;
    O89 : out STD_LOGIC;
    p_0_in1_in : out STD_LOGIC;
    O90 : out STD_LOGIC;
    p_0_in4_in : out STD_LOGIC;
    O91 : out STD_LOGIC;
    p_0_in7_in : out STD_LOGIC;
    O92 : out STD_LOGIC;
    p_0_in10_in : out STD_LOGIC;
    O93 : out STD_LOGIC;
    p_0_in13_in : out STD_LOGIC;
    O94 : out STD_LOGIC;
    O95 : out STD_LOGIC;
    p_0_in16_in : out STD_LOGIC;
    O96 : out STD_LOGIC;
    O97 : out STD_LOGIC;
    O98 : out STD_LOGIC;
    O99 : out STD_LOGIC;
    O100 : out STD_LOGIC;
    pb_found_stable_eye_r55_out : out STD_LOGIC;
    pb_found_stable_eye_r59_out : out STD_LOGIC;
    pb_found_stable_eye_r63_out : out STD_LOGIC;
    pb_found_stable_eye_r67_out : out STD_LOGIC;
    pb_found_stable_eye_r71_out : out STD_LOGIC;
    pb_found_stable_eye_r75_out : out STD_LOGIC;
    pb_found_stable_eye_r79_out : out STD_LOGIC;
    O101 : out STD_LOGIC;
    O102 : out STD_LOGIC;
    O103 : out STD_LOGIC;
    O104 : out STD_LOGIC;
    O105 : out STD_LOGIC;
    O106 : out STD_LOGIC;
    O107 : out STD_LOGIC;
    O108 : out STD_LOGIC;
    O109 : out STD_LOGIC;
    tap_limit_cpt_r : out STD_LOGIC;
    O110 : out STD_LOGIC;
    O111 : out STD_LOGIC;
    O112 : out STD_LOGIC;
    O113 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O114 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O115 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O116 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O117 : out STD_LOGIC;
    O118 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    O119 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O120 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    C_pi_fine_inc79_out : out STD_LOGIC;
    C_pi_fine_enable77_out : out STD_LOGIC;
    C_pi_counter_load_en81_out : out STD_LOGIC;
    A_pi_fine_enable142_out : out STD_LOGIC;
    A_pi_fine_inc144_out : out STD_LOGIC;
    A_pi_counter_load_en146_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O121 : out STD_LOGIC;
    O122 : out STD_LOGIC;
    pi_stg2_rdlvl_cnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O123 : out STD_LOGIC;
    ck_addr_cmd_delay_done : out STD_LOGIC;
    O124 : out STD_LOGIC;
    O125 : out STD_LOGIC;
    O126 : out STD_LOGIC;
    O127 : out STD_LOGIC;
    O128 : out STD_LOGIC;
    O129 : out STD_LOGIC;
    second_edge_taps_r : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O130 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    I1 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    sr_valid_r112_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    idel_pat0_data_match_r0 : in STD_LOGIC;
    idel_pat1_data_match_r0 : in STD_LOGIC;
    pat0_data_match_r0 : in STD_LOGIC;
    pat1_data_match_r0 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    cal1_wait_cnt_en_r0 : in STD_LOGIC;
    samp_edge_cnt1_en_r0 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    I51 : in STD_LOGIC;
    I52 : in STD_LOGIC;
    I53 : in STD_LOGIC;
    p_337_out : in STD_LOGIC;
    p_311_out : in STD_LOGIC;
    p_285_out : in STD_LOGIC;
    p_259_out : in STD_LOGIC;
    p_233_out : in STD_LOGIC;
    p_207_out : in STD_LOGIC;
    p_181_out : in STD_LOGIC;
    p_155_out : in STD_LOGIC;
    p_324_out : in STD_LOGIC;
    p_298_out : in STD_LOGIC;
    p_272_out : in STD_LOGIC;
    p_246_out : in STD_LOGIC;
    p_220_out : in STD_LOGIC;
    p_194_out : in STD_LOGIC;
    p_168_out : in STD_LOGIC;
    p_142_out : in STD_LOGIC;
    I54 : in STD_LOGIC;
    I55 : in STD_LOGIC;
    dqs_po_dec_done : in STD_LOGIC;
    I56 : in STD_LOGIC;
    I57 : in STD_LOGIC;
    I58 : in STD_LOGIC;
    I59 : in STD_LOGIC;
    I60 : in STD_LOGIC;
    I61 : in STD_LOGIC;
    I62 : in STD_LOGIC;
    I63 : in STD_LOGIC;
    I64 : in STD_LOGIC;
    I65 : in STD_LOGIC;
    I66 : in STD_LOGIC;
    I67 : in STD_LOGIC;
    I68 : in STD_LOGIC;
    I69 : in STD_LOGIC;
    I70 : in STD_LOGIC;
    I71 : in STD_LOGIC;
    I72 : in STD_LOGIC;
    I73 : in STD_LOGIC;
    I74 : in STD_LOGIC;
    I75 : in STD_LOGIC;
    I76 : in STD_LOGIC;
    I77 : in STD_LOGIC;
    I78 : in STD_LOGIC;
    I79 : in STD_LOGIC;
    I80 : in STD_LOGIC;
    I81 : in STD_LOGIC;
    I82 : in STD_LOGIC;
    I83 : in STD_LOGIC;
    I84 : in STD_LOGIC;
    I85 : in STD_LOGIC;
    I86 : in STD_LOGIC;
    I87 : in STD_LOGIC;
    I88 : in STD_LOGIC;
    I89 : in STD_LOGIC;
    I90 : in STD_LOGIC;
    I91 : in STD_LOGIC;
    I92 : in STD_LOGIC;
    I93 : in STD_LOGIC;
    I94 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I95 : in STD_LOGIC;
    I96 : in STD_LOGIC;
    stg1_wr_done : in STD_LOGIC;
    calib_zero_inputs : in STD_LOGIC;
    I97 : in STD_LOGIC;
    I98 : in STD_LOGIC;
    I99 : in STD_LOGIC;
    pi_calib_done : in STD_LOGIC;
    I100 : in STD_LOGIC;
    I101 : in STD_LOGIC;
    I102 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I103 : in STD_LOGIC;
    I104 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I105 : in STD_LOGIC;
    I106 : in STD_LOGIC;
    I107 : in STD_LOGIC;
    I108 : in STD_LOGIC;
    I109 : in STD_LOGIC;
    I110 : in STD_LOGIC;
    I111 : in STD_LOGIC;
    I112 : in STD_LOGIC;
    I113 : in STD_LOGIC;
    I114 : in STD_LOGIC;
    I115 : in STD_LOGIC;
    I116 : in STD_LOGIC;
    I117 : in STD_LOGIC;
    I118 : in STD_LOGIC;
    I119 : in STD_LOGIC;
    I120 : in STD_LOGIC;
    I121 : in STD_LOGIC;
    I122 : in STD_LOGIC;
    I123 : in STD_LOGIC;
    I124 : in STD_LOGIC;
    I125 : in STD_LOGIC;
    I126 : in STD_LOGIC;
    I127 : in STD_LOGIC;
    I128 : in STD_LOGIC;
    I129 : in STD_LOGIC;
    I130 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I131 : in STD_LOGIC;
    tempmon_pi_f_inc_r : in STD_LOGIC;
    tempmon_pi_f_en_r : in STD_LOGIC;
    I132 : in STD_LOGIC;
    I133 : in STD_LOGIC;
    I134 : in STD_LOGIC;
    I135 : in STD_LOGIC;
    I136 : in STD_LOGIC;
    I137 : in STD_LOGIC;
    I138 : in STD_LOGIC;
    prech_done : in STD_LOGIC;
    reset_if : in STD_LOGIC;
    rdlvl_stg1_done_r1 : in STD_LOGIC;
    reset_if_r9 : in STD_LOGIC;
    I139 : in STD_LOGIC;
    I140 : in STD_LOGIC;
    I141 : in STD_LOGIC;
    I142 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I143 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I144 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I145 : in STD_LOGIC;
    I146 : in STD_LOGIC;
    I147 : in STD_LOGIC;
    I148 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I149 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I150 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I151 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I152 : in STD_LOGIC;
    I153 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I154 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I155 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I156 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I157 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I158 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_ddr_phy_rdlvl : entity is "mig_7series_v2_3_ddr_phy_rdlvl";
end mig_7series_0_mig_7series_v2_3_ddr_phy_rdlvl;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_ddr_phy_rdlvl is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o109\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o110\ : STD_LOGIC;
  signal \^o111\ : STD_LOGIC;
  signal \^o112\ : STD_LOGIC;
  signal \^o113\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o114\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^o115\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o116\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^o118\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^o119\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o120\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^o13\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  signal \^o16\ : STD_LOGIC;
  signal \^o17\ : STD_LOGIC;
  signal \^o18\ : STD_LOGIC;
  signal \^o19\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o20\ : STD_LOGIC;
  signal \^o21\ : STD_LOGIC;
  signal \^o22\ : STD_LOGIC;
  signal \^o23\ : STD_LOGIC;
  signal \^o24\ : STD_LOGIC;
  signal \^o25\ : STD_LOGIC;
  signal \^o26\ : STD_LOGIC;
  signal \^o27\ : STD_LOGIC;
  signal \^o28\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o38\ : STD_LOGIC;
  signal \^o39\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o40\ : STD_LOGIC;
  signal \^o41\ : STD_LOGIC;
  signal \^o42\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o50\ : STD_LOGIC;
  signal \^o51\ : STD_LOGIC;
  signal \^o52\ : STD_LOGIC;
  signal \^o53\ : STD_LOGIC;
  signal \^o54\ : STD_LOGIC;
  signal \^o55\ : STD_LOGIC;
  signal \^o56\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^o57\ : STD_LOGIC;
  signal \^o58\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^o6\ : STD_LOGIC;
  signal \^o61\ : STD_LOGIC;
  signal \^o62\ : STD_LOGIC;
  signal \^o63\ : STD_LOGIC;
  signal \^o64\ : STD_LOGIC;
  signal \^o65\ : STD_LOGIC;
  signal \^o66\ : STD_LOGIC;
  signal \^o67\ : STD_LOGIC;
  signal \^o69\ : STD_LOGIC;
  signal \^o70\ : STD_LOGIC;
  signal \^o71\ : STD_LOGIC;
  signal \^o72\ : STD_LOGIC;
  signal \^o75\ : STD_LOGIC;
  signal \^o77\ : STD_LOGIC;
  signal \^o78\ : STD_LOGIC;
  signal \^o79\ : STD_LOGIC;
  signal \^o80\ : STD_LOGIC;
  signal \^o81\ : STD_LOGIC;
  signal \^o82\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o83\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o84\ : STD_LOGIC;
  signal \^o85\ : STD_LOGIC;
  signal \^o86\ : STD_LOGIC;
  signal \^o87\ : STD_LOGIC;
  signal \^o88\ : STD_LOGIC;
  signal \^o89\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^o90\ : STD_LOGIC;
  signal \^o91\ : STD_LOGIC;
  signal \^o92\ : STD_LOGIC;
  signal \^o93\ : STD_LOGIC;
  signal \^o94\ : STD_LOGIC;
  signal \^o95\ : STD_LOGIC;
  signal \^o96\ : STD_LOGIC;
  signal \^o97\ : STD_LOGIC;
  signal \^o99\ : STD_LOGIC;
  signal cal1_dlyce_cpt_r : STD_LOGIC;
  signal cal1_dq_idel_ce : STD_LOGIC;
  signal cal1_state_r1 : STD_LOGIC;
  signal cal1_state_r1351_out : STD_LOGIC;
  signal cal1_state_r2 : STD_LOGIC;
  signal \^cal1_wait_r\ : STD_LOGIC;
  signal \^cnt_idel_dec_cpt_r2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cnt_shift_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^detect_edge_done_r\ : STD_LOGIC;
  signal dqs_po_dec_done_r1 : STD_LOGIC;
  signal \^dqs_po_dec_done_r2\ : STD_LOGIC;
  signal fine_dly_dec_done_r1 : STD_LOGIC;
  signal fine_dly_dec_done_r2 : STD_LOGIC;
  signal found_second_edge_r : STD_LOGIC;
  signal \^found_stable_eye_last_r\ : STD_LOGIC;
  signal \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal idel_mpr_pat_detect_r : STD_LOGIC;
  signal \^idelay_ce_int\ : STD_LOGIC;
  signal \^idelay_inc_int\ : STD_LOGIC;
  signal idelay_tap_cnt_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal inhibit_edge_detect_r : STD_LOGIC;
  signal mpr_rd_fall0_prev_r : STD_LOGIC;
  signal mpr_rd_fall1_prev_r : STD_LOGIC;
  signal mpr_rd_rise0_prev_r : STD_LOGIC;
  signal mpr_rd_rise0_prev_r0 : STD_LOGIC;
  signal mpr_rd_rise1_prev_r : STD_LOGIC;
  signal \^mpr_rdlvl_start_r\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[18]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[18]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[19]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[20]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[20]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[20]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[20]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[21]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[22]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[22]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[23]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[24]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[24]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[25]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[26]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[27]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[28]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[28]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[28]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[29]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[30]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[30]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[30]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[31]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[32]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[33]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[33]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[33]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[33]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[5]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[5]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[6]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[6]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r_reg[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \n_0_FSM_onehot_cal1_state_r_reg[0]\ : signal is "yes";
  signal \n_0_FSM_onehot_cal1_state_r_reg[10]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_cal1_state_r_reg[10]\ : signal is "yes";
  signal \n_0_FSM_onehot_cal1_state_r_reg[11]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_cal1_state_r_reg[11]\ : signal is "yes";
  signal \n_0_FSM_onehot_cal1_state_r_reg[13]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_cal1_state_r_reg[13]\ : signal is "yes";
  signal \n_0_FSM_onehot_cal1_state_r_reg[15]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_cal1_state_r_reg[15]\ : signal is "yes";
  signal \n_0_FSM_onehot_cal1_state_r_reg[22]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_cal1_state_r_reg[22]\ : signal is "yes";
  signal \n_0_FSM_onehot_cal1_state_r_reg[7]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_cal1_state_r_reg[7]\ : signal is "yes";
  signal \n_0_FSM_onehot_cal1_state_r_reg[9]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_onehot_cal1_state_r_reg[9]\ : signal is "yes";
  signal n_0_cal1_dlyce_cpt_r_reg : STD_LOGIC;
  signal n_0_cal1_prech_req_r_reg : STD_LOGIC;
  signal \n_0_cal1_state_r1[3]_i_2\ : STD_LOGIC;
  signal \n_0_cal1_state_r1_reg[0]\ : STD_LOGIC;
  signal \n_0_cal1_state_r1_reg[1]\ : STD_LOGIC;
  signal \n_0_cal1_state_r1_reg[2]\ : STD_LOGIC;
  signal \n_0_cal1_state_r1_reg[3]\ : STD_LOGIC;
  signal \n_0_cal1_state_r1_reg[4]\ : STD_LOGIC;
  signal \n_0_cal1_state_r1_reg[5]\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[0]_i_3\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[0]_i_4\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[0]_i_5\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[1]_i_2\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[1]_i_3\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[1]_i_4\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[1]_i_6\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[2]_i_2\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[2]_i_4\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[2]_i_5\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[2]_i_6\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[2]_i_7\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[3]_i_2\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[3]_i_3\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[3]_i_4\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[3]_i_6\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[3]_i_7\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[4]_i_2\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[4]_i_3\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[4]_i_4\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[4]_i_7\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_2\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_24\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_25\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_29\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_31\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_34\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_36\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_4\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_7\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_8\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r_reg[1]_i_8\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r_reg[2]_i_8\ : STD_LOGIC;
  signal \n_0_cnt_shift_r_reg[0]\ : STD_LOGIC;
  signal \n_0_cnt_shift_r_reg[1]\ : STD_LOGIC;
  signal \n_0_cnt_shift_r_reg[2]\ : STD_LOGIC;
  signal \n_0_cnt_shift_r_reg[3]\ : STD_LOGIC;
  signal \n_0_done_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_done_cnt[0]_i_2\ : STD_LOGIC;
  signal \n_0_done_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_done_cnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_done_cnt[2]_i_2\ : STD_LOGIC;
  signal \n_0_done_cnt[3]_i_1\ : STD_LOGIC;
  signal \n_0_done_cnt[3]_i_3\ : STD_LOGIC;
  signal n_0_fine_dly_dec_done_r1_i_1 : STD_LOGIC;
  signal n_0_fine_dly_dec_done_r1_i_2 : STD_LOGIC;
  signal \n_0_first_edge_taps_r[5]_i_2\ : STD_LOGIC;
  signal n_0_found_stable_eye_r_i_1 : STD_LOGIC;
  signal n_0_found_stable_eye_r_i_2 : STD_LOGIC;
  signal \n_0_gen_mux_rd[0].mux_rd_fall0_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[0].mux_rd_fall1_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[0].mux_rd_rise0_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[0].mux_rd_rise1_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[2].mux_rd_fall0_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[2].mux_rd_fall1_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[2].mux_rd_rise0_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[2].mux_rd_rise1_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[3].mux_rd_rise1_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[4].mux_rd_fall0_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[4].mux_rd_fall1_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[4].mux_rd_rise0_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[4].mux_rd_rise1_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[5].mux_rd_rise1_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[6].mux_rd_fall0_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[6].mux_rd_rise0_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[6].mux_rd_rise1_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[7].mux_rd_rise1_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[0].pat0_match_fall0_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[0].pat0_match_fall1_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[0].pat0_match_rise0_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[0].pat0_match_rise1_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[1].pat0_match_fall0_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[1].pat0_match_fall1_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[1].pat0_match_rise0_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[1].pat0_match_rise1_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[2].pat0_match_fall0_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[2].pat0_match_fall1_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[2].pat0_match_rise0_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[2].pat0_match_rise1_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[3].pat0_match_fall0_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[3].pat0_match_fall1_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[3].pat0_match_rise0_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[3].pat0_match_rise1_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[4].pat0_match_fall0_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[4].pat0_match_fall1_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[4].pat0_match_rise0_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[4].pat0_match_rise1_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[5].pat0_match_fall0_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[5].pat0_match_fall1_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[5].pat0_match_rise0_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[5].pat0_match_rise1_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[6].pat0_match_fall0_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[6].pat0_match_fall1_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[6].pat0_match_rise0_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[6].pat0_match_rise1_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[7].pat0_match_fall0_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[7].pat0_match_fall1_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[7].pat0_match_rise0_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[7].pat0_match_rise1_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.pat0_data_match_r_reg\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.pat1_data_match_r_reg\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_6\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_6\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_6\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_6\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_6\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_6\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_6\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_6\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt[3]_i_1\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt[4]_i_1\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt[4]_i_2\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt[4]_i_3\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt[4]_i_7\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt_reg[4]\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r[0][0][0]_i_1\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r[0][0][3]_i_1\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r[0][0][4]_i_1\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r[0][0][4]_i_4\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r_reg[0][0][1]\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r_reg[0][0][2]\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r_reg[0][0][3]\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r_reg[0][0][4]\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r_reg[0][1][1]\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r_reg[0][1][2]\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r_reg[0][1][3]\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r_reg[0][1][4]\ : STD_LOGIC;
  signal n_0_idelay_tap_limit_r_i_1 : STD_LOGIC;
  signal n_0_idelay_tap_limit_r_i_2 : STD_LOGIC;
  signal n_0_idelay_tap_limit_r_i_3 : STD_LOGIC;
  signal n_0_idelay_tap_limit_r_reg : STD_LOGIC;
  signal \n_0_mpr_2to1.idel_mpr_pat_detect_r_i_1\ : STD_LOGIC;
  signal \n_0_mpr_2to1.idel_mpr_pat_detect_r_i_2\ : STD_LOGIC;
  signal \n_0_mpr_2to1.idel_mpr_pat_detect_r_i_3\ : STD_LOGIC;
  signal \n_0_mpr_2to1.inhibit_edge_detect_r_i_1\ : STD_LOGIC;
  signal \n_0_mpr_2to1.inhibit_edge_detect_r_i_2\ : STD_LOGIC;
  signal \n_0_mpr_2to1.inhibit_edge_detect_r_i_3\ : STD_LOGIC;
  signal \n_0_mpr_2to1.inhibit_edge_detect_r_i_4\ : STD_LOGIC;
  signal \n_0_mpr_2to1.stable_idel_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_mpr_2to1.stable_idel_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_mpr_2to1.stable_idel_cnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_mpr_2to1.stable_idel_cnt[2]_i_4\ : STD_LOGIC;
  signal \n_0_mpr_2to1.stable_idel_cnt[2]_i_5\ : STD_LOGIC;
  signal \n_0_mpr_2to1.stable_idel_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_mpr_2to1.stable_idel_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_mpr_2to1.stable_idel_cnt_reg[2]\ : STD_LOGIC;
  signal n_0_new_cnt_cpt_r_i_2 : STD_LOGIC;
  signal n_0_pi_en_stg2_f_timing_i_1 : STD_LOGIC;
  signal \n_0_pi_rdval_cnt[5]_i_1\ : STD_LOGIC;
  signal \n_0_pi_rdval_cnt[5]_i_4\ : STD_LOGIC;
  signal \n_0_pi_rdval_cnt[5]_i_5\ : STD_LOGIC;
  signal \n_0_pi_stg2_reg_l_timing[0]_i_1\ : STD_LOGIC;
  signal \n_0_pi_stg2_reg_l_timing[1]_i_1\ : STD_LOGIC;
  signal \n_0_pi_stg2_reg_l_timing[2]_i_1\ : STD_LOGIC;
  signal \n_0_pi_stg2_reg_l_timing[3]_i_1\ : STD_LOGIC;
  signal \n_0_pi_stg2_reg_l_timing[4]_i_1\ : STD_LOGIC;
  signal \n_0_pi_stg2_reg_l_timing[5]_i_2\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_2\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][0]\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][1]\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][2]\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][3]\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][4]\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][5]\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][0]\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][1]\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][2]\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][3]\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][4]\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][5]\ : STD_LOGIC;
  signal \n_0_regl_dqs_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_regl_dqs_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_regl_dqs_cnt[1]_i_3\ : STD_LOGIC;
  signal \n_0_right_edge_taps_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_right_edge_taps_r_reg[0]\ : STD_LOGIC;
  signal \n_0_right_edge_taps_r_reg[1]\ : STD_LOGIC;
  signal \n_0_rnk_cnt_r[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_rnk_cnt_r[1]_i_1__0\ : STD_LOGIC;
  signal n_0_samp_cnt_done_r_i_1 : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r[0]_i_3\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r_reg[10]_i_1\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r_reg[10]_i_2\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r_reg[1]_i_1\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r_reg[1]_i_2\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r_reg[2]_i_2\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r_reg[4]_i_2\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r_reg[5]_i_2\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r_reg[6]_i_1\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r_reg[6]_i_2\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r_reg[7]_i_2\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r_reg[8]_i_2\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r_reg[9]_i_1\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r_reg[9]_i_2\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r_reg[10]_i_1\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r_reg[10]_i_2\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r_reg[1]_i_1\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r_reg[1]_i_2\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r_reg[2]_i_2\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r_reg[4]_i_2\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r_reg[5]_i_2\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r_reg[6]_i_1\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r_reg[6]_i_2\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r_reg[7]_i_2\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r_reg[8]_i_2\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r_reg[9]_i_1\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r_reg[9]_i_2\ : STD_LOGIC;
  signal \n_0_second_edge_taps_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_second_edge_taps_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_second_edge_taps_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_second_edge_taps_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_second_edge_taps_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_second_edge_taps_r[5]_i_3\ : STD_LOGIC;
  signal n_0_store_sr_req_pulsed_r_reg : STD_LOGIC;
  signal \n_0_tap_cnt_cpt_r[5]_i_2\ : STD_LOGIC;
  signal \n_0_tap_cnt_cpt_r[5]_i_4\ : STD_LOGIC;
  signal n_0_tap_limit_cpt_r_i_1 : STD_LOGIC;
  signal n_0_tap_limit_cpt_r_i_2 : STD_LOGIC;
  signal n_0_tap_limit_cpt_r_i_3 : STD_LOGIC;
  signal \n_1_cnt_idel_dec_cpt_r_reg[1]_i_8\ : STD_LOGIC;
  signal \n_1_cnt_idel_dec_cpt_r_reg[2]_i_8\ : STD_LOGIC;
  signal \n_2_cnt_idel_dec_cpt_r_reg[1]_i_8\ : STD_LOGIC;
  signal \n_2_cnt_idel_dec_cpt_r_reg[2]_i_8\ : STD_LOGIC;
  signal \n_2_cnt_idel_dec_cpt_r_reg[3]_i_8\ : STD_LOGIC;
  signal \n_3_cnt_idel_dec_cpt_r_reg[1]_i_8\ : STD_LOGIC;
  signal \n_3_cnt_idel_dec_cpt_r_reg[2]_i_8\ : STD_LOGIC;
  signal \n_3_cnt_idel_dec_cpt_r_reg[3]_i_8\ : STD_LOGIC;
  signal \n_3_cnt_idel_dec_cpt_r_reg[4]_i_8\ : STD_LOGIC;
  signal \n_4_cnt_idel_dec_cpt_r_reg[2]_i_8\ : STD_LOGIC;
  signal \n_5_cnt_idel_dec_cpt_r_reg[2]_i_8\ : STD_LOGIC;
  signal \n_6_cnt_idel_dec_cpt_r_reg[2]_i_8\ : STD_LOGIC;
  signal \n_6_cnt_idel_dec_cpt_r_reg[4]_i_8\ : STD_LOGIC;
  signal \n_7_cnt_idel_dec_cpt_r_reg[1]_i_8\ : STD_LOGIC;
  signal \n_7_cnt_idel_dec_cpt_r_reg[2]_i_8\ : STD_LOGIC;
  signal \n_7_cnt_idel_dec_cpt_r_reg[4]_i_8\ : STD_LOGIC;
  signal new_cnt_cpt_r : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \^p_0_in100_in\ : STD_LOGIC;
  signal \^p_0_in103_in\ : STD_LOGIC;
  signal \^p_0_in106_in\ : STD_LOGIC;
  signal \^p_0_in10_in\ : STD_LOGIC;
  signal \^p_0_in13_in\ : STD_LOGIC;
  signal \^p_0_in16_in\ : STD_LOGIC;
  signal \^p_0_in1_in\ : STD_LOGIC;
  signal \^p_0_in4_in\ : STD_LOGIC;
  signal \^p_0_in7_in\ : STD_LOGIC;
  signal \^p_0_in91_in\ : STD_LOGIC;
  signal \^p_0_in94_in\ : STD_LOGIC;
  signal \^p_0_in97_in\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__8\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__9\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_144_out : STD_LOGIC;
  signal p_146_out : STD_LOGIC;
  signal p_148_out : STD_LOGIC;
  signal p_150_out : STD_LOGIC;
  signal p_157_out : STD_LOGIC;
  signal p_159_out : STD_LOGIC;
  signal p_161_out : STD_LOGIC;
  signal p_163_out : STD_LOGIC;
  signal p_170_out : STD_LOGIC;
  signal p_172_out : STD_LOGIC;
  signal p_174_out : STD_LOGIC;
  signal p_176_out : STD_LOGIC;
  signal p_183_out : STD_LOGIC;
  signal p_185_out : STD_LOGIC;
  signal p_187_out : STD_LOGIC;
  signal p_189_out : STD_LOGIC;
  signal p_196_out : STD_LOGIC;
  signal p_198_out : STD_LOGIC;
  signal \^p_1_in11_in\ : STD_LOGIC;
  signal \^p_1_in14_in\ : STD_LOGIC;
  signal \^p_1_in17_in\ : STD_LOGIC;
  signal \^p_1_in2_in\ : STD_LOGIC;
  signal \^p_1_in5_in\ : STD_LOGIC;
  signal \^p_1_in8_in\ : STD_LOGIC;
  signal p_200_out : STD_LOGIC;
  signal p_202_out : STD_LOGIC;
  signal p_209_out : STD_LOGIC;
  signal p_211_out : STD_LOGIC;
  signal p_213_out : STD_LOGIC;
  signal p_215_out : STD_LOGIC;
  signal p_222_out : STD_LOGIC;
  signal p_224_out : STD_LOGIC;
  signal p_226_out : STD_LOGIC;
  signal p_228_out : STD_LOGIC;
  signal p_235_out : STD_LOGIC;
  signal p_237_out : STD_LOGIC;
  signal p_239_out : STD_LOGIC;
  signal p_241_out : STD_LOGIC;
  signal p_248_out : STD_LOGIC;
  signal p_250_out : STD_LOGIC;
  signal p_252_out : STD_LOGIC;
  signal p_254_out : STD_LOGIC;
  signal p_261_out : STD_LOGIC;
  signal p_263_out : STD_LOGIC;
  signal p_265_out : STD_LOGIC;
  signal p_267_out : STD_LOGIC;
  signal p_274_out : STD_LOGIC;
  signal p_276_out : STD_LOGIC;
  signal p_278_out : STD_LOGIC;
  signal p_280_out : STD_LOGIC;
  signal p_287_out : STD_LOGIC;
  signal p_289_out : STD_LOGIC;
  signal p_291_out : STD_LOGIC;
  signal p_293_out : STD_LOGIC;
  signal p_300_out : STD_LOGIC;
  signal p_302_out : STD_LOGIC;
  signal p_304_out : STD_LOGIC;
  signal p_306_out : STD_LOGIC;
  signal p_313_out : STD_LOGIC;
  signal p_315_out : STD_LOGIC;
  signal p_317_out : STD_LOGIC;
  signal p_319_out : STD_LOGIC;
  signal p_326_out : STD_LOGIC;
  signal p_328_out : STD_LOGIC;
  signal p_330_out : STD_LOGIC;
  signal p_332_out : STD_LOGIC;
  signal p_339_out : STD_LOGIC;
  signal p_341_out : STD_LOGIC;
  signal p_343_out : STD_LOGIC;
  signal p_347_out : STD_LOGIC;
  signal pb_detect_edge : STD_LOGIC;
  signal \^pb_detect_edge_done_r\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pb_detect_edge_setup : STD_LOGIC;
  signal \^pb_found_stable_eye_r\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pi_en_stg2_f_timing : STD_LOGIC;
  signal \pi_rdval_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pi_stg2_f_incdec_timing : STD_LOGIC;
  signal pi_stg2_f_incdec_timing0 : STD_LOGIC;
  signal pi_stg2_load : STD_LOGIC;
  signal pi_stg2_load_timing : STD_LOGIC;
  signal pi_stg2_reg_l : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pi_stg2_reg_l_timing : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^rdlvl_last_byte_done\ : STD_LOGIC;
  signal rdlvl_pi_stg2_f_en : STD_LOGIC;
  signal rdlvl_pi_stg2_f_incdec : STD_LOGIC;
  signal \^rdlvl_stg1_start_r\ : STD_LOGIC;
  signal regl_dqs_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal regl_dqs_cnt_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^samp_edge_cnt0_en_r\ : STD_LOGIC;
  signal samp_edge_cnt1_en_r : STD_LOGIC;
  signal \^second_edge_taps_r\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sr_valid_r1 : STD_LOGIC;
  signal \^sr_valid_r2\ : STD_LOGIC;
  signal stable_idel_cnt : STD_LOGIC;
  signal stable_idel_cnt0 : STD_LOGIC;
  signal store_sr_r0 : STD_LOGIC;
  signal store_sr_req_r : STD_LOGIC;
  signal \^tap_limit_cpt_r\ : STD_LOGIC;
  signal wait_cnt_r0 : STD_LOGIC;
  signal \wait_cnt_r0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cnt_idel_dec_cpt_r_reg[3]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cnt_idel_dec_cpt_r_reg[3]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cnt_idel_dec_cpt_r_reg[4]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cnt_idel_dec_cpt_r_reg[4]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_samp_edge_cnt0_r_reg[9]_i_2_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_samp_edge_cnt0_r_reg[9]_i_2_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_samp_edge_cnt1_r_reg[9]_i_2_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_samp_edge_cnt1_r_reg[9]_i_2_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_cal1_state_r[21]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \FSM_onehot_cal1_state_r[22]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \FSM_onehot_cal1_state_r[24]_i_5\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \FSM_onehot_cal1_state_r[24]_i_6\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \FSM_onehot_cal1_state_r[29]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \FSM_onehot_cal1_state_r[30]_i_1\ : label is "soft_lutpair228";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[10]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[11]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[12]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[13]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[14]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[15]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[16]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[17]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[18]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[19]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[20]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[21]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[22]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[23]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[24]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[25]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[26]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[27]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[28]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[29]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[30]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[31]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[32]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[33]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[3]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[4]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[5]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[6]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[7]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[8]\ : label is "yes";
  attribute KEEP of \FSM_onehot_cal1_state_r_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM of \cal1_wait_cnt_r[1]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \cal1_wait_cnt_r[2]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \cal1_wait_cnt_r[3]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \cal1_wait_cnt_r[4]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[0]_i_5\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[1]_i_3\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[1]_i_4\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[1]_i_6\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[2]_i_4\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[2]_i_5\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[2]_i_6\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[2]_i_7\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[3]_i_3\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[3]_i_4\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[3]_i_6\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[4]_i_3\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[5]_i_12\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[5]_i_31\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[5]_i_34\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[5]_i_4\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \cnt_shift_r[2]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \cnt_shift_r[3]_i_3\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \done_cnt[0]_i_2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].pat0_match_fall0_r[0]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].pat0_match_fall1_r[0]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].pat0_match_rise0_r[0]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].pat0_match_rise1_r[0]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r[0]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r[1]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].pat0_match_fall1_r[1]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].pat0_match_rise0_r[1]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r[1]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].pat0_match_fall0_r[2]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].pat0_match_fall1_r[2]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].pat0_match_rise0_r[2]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1__0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r[2]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r[2]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].pat0_match_fall0_r[3]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].pat0_match_rise0_r[3]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].pat0_match_rise1_r[3]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r[3]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r[3]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].pat0_match_fall0_r[4]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].pat0_match_fall1_r[4]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].pat0_match_rise1_r[4]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r[4]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1__0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].pat0_match_fall1_r[5]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].pat0_match_rise0_r[5]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r[5]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].pat0_match_fall0_r[6]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].pat0_match_fall1_r[6]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].pat0_match_rise0_r[6]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r[6]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r[6]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].pat0_match_fall0_r[7]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].pat0_match_rise0_r[7]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].pat0_match_rise1_r[7]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r[7]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r[7]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][0]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][1]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][2]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][3]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_3\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_3\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][0]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][1]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][2]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][3]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_3\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_3\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][0]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][1]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][2]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][3]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_3\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_3\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][0]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][1]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][2]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][3]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][0]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][1]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][2]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][3]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_3\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_3\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][0]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][1]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][2]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][3]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_3\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_3\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][0]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][1]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][2]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][3]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_3\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_3\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][0]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][1]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][2]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][3]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_3\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_3\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_slice_r[0]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_slice_r[1]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_slice_r[2]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_slice_r[3]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \init_state_r[0]_i_15\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_14\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \init_state_r[2]_i_15\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_15\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \mpr_2to1.inhibit_edge_detect_r_i_3\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \mpr_2to1.inhibit_edge_detect_r_i_4\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \mpr_2to1.stable_idel_cnt[1]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \mpr_2to1.stable_idel_cnt[2]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_10\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_10__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_11\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_11__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_1__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_3\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_3__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_4\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_4__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_6\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_6__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_7\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_7__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_8\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_8__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_9\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_9__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \pi_rdval_cnt[3]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \pi_rdval_cnt[5]_i_4\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \pi_stg2_reg_l_timing[0]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \pi_stg2_reg_l_timing[1]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \pi_stg2_reg_l_timing[2]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \pi_stg2_reg_l_timing[3]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \pi_stg2_reg_l_timing[4]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \pi_stg2_reg_l_timing[5]_i_2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \regl_dqs_cnt[0]_i_2\ : label is "soft_lutpair207";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \samp_edge_cnt0_r_reg[1]_i_2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \samp_edge_cnt0_r_reg[1]_i_2_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \samp_edge_cnt0_r_reg[5]_i_2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \samp_edge_cnt0_r_reg[5]_i_2_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \samp_edge_cnt0_r_reg[9]_i_2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \samp_edge_cnt0_r_reg[9]_i_2_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \samp_edge_cnt1_r_reg[1]_i_2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \samp_edge_cnt1_r_reg[1]_i_2_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \samp_edge_cnt1_r_reg[5]_i_2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \samp_edge_cnt1_r_reg[5]_i_2_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \samp_edge_cnt1_r_reg[9]_i_2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \samp_edge_cnt1_r_reg[9]_i_2_CARRY4\ : label is "LO:O";
  attribute SOFT_HLUTNM of \second_edge_taps_r[1]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \second_edge_taps_r[2]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \second_edge_taps_r[3]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \second_edge_taps_r[4]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[8]_i_7\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \tap_cnt_cpt_r[2]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \tap_cnt_cpt_r[3]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \tap_cnt_cpt_r[5]_i_4\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of tap_limit_cpt_r_i_2 : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \wait_cnt_r[0]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \wait_cnt_r[2]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_1\ : label is "soft_lutpair293";
begin
  D(0) <= \^d\(0);
  O1 <= \^o1\;
  O10 <= \^o10\;
  O109 <= \^o109\;
  O11 <= \^o11\;
  O110 <= \^o110\;
  O111 <= \^o111\;
  O112 <= \^o112\;
  O113(3 downto 0) <= \^o113\(3 downto 0);
  O114(4 downto 0) <= \^o114\(4 downto 0);
  O115(3 downto 0) <= \^o115\(3 downto 0);
  O116(4 downto 0) <= \^o116\(4 downto 0);
  O118(11 downto 0) <= \^o118\(11 downto 0);
  O119(3 downto 0) <= \^o119\(3 downto 0);
  O120(11 downto 0) <= \^o120\(11 downto 0);
  O13 <= \^o13\;
  O14 <= \^o14\;
  O15 <= \^o15\;
  O16 <= \^o16\;
  O17 <= \^o17\;
  O18 <= \^o18\;
  O19 <= \^o19\;
  O2 <= \^o2\;
  O20 <= \^o20\;
  O21 <= \^o21\;
  O22 <= \^o22\;
  O23 <= \^o23\;
  O24 <= \^o24\;
  O25 <= \^o25\;
  O26 <= \^o26\;
  O27 <= \^o27\;
  O28 <= \^o28\;
  O3 <= \^o3\;
  O38 <= \^o38\;
  O39 <= \^o39\;
  O4 <= \^o4\;
  O40 <= \^o40\;
  O41 <= \^o41\;
  O42 <= \^o42\;
  O5 <= \^o5\;
  O50 <= \^o50\;
  O51 <= \^o51\;
  O52 <= \^o52\;
  O53 <= \^o53\;
  O54 <= \^o54\;
  O55 <= \^o55\;
  O56(5 downto 0) <= \^o56\(5 downto 0);
  O57 <= \^o57\;
  O58(5 downto 0) <= \^o58\(5 downto 0);
  O6 <= \^o6\;
  O61 <= \^o61\;
  O62 <= \^o62\;
  O63 <= \^o63\;
  O64 <= \^o64\;
  O65 <= \^o65\;
  O66 <= \^o66\;
  O67 <= \^o67\;
  O69 <= \^o69\;
  O70 <= \^o70\;
  O71 <= \^o71\;
  O72 <= \^o72\;
  O75 <= \^o75\;
  O77 <= \^o77\;
  O78 <= \^o78\;
  O79 <= \^o79\;
  O80 <= \^o80\;
  O81 <= \^o81\;
  O82(0) <= \^o82\(0);
  O83(0) <= \^o83\(0);
  O84 <= \^o84\;
  O85 <= \^o85\;
  O86 <= \^o86\;
  O87 <= \^o87\;
  O88 <= \^o88\;
  O89 <= \^o89\;
  O9 <= \^o9\;
  O90 <= \^o90\;
  O91 <= \^o91\;
  O92 <= \^o92\;
  O93 <= \^o93\;
  O94 <= \^o94\;
  O95 <= \^o95\;
  O96 <= \^o96\;
  O97 <= \^o97\;
  O99 <= \^o99\;
  cal1_wait_r <= \^cal1_wait_r\;
  cnt_idel_dec_cpt_r2(4 downto 0) <= \^cnt_idel_dec_cpt_r2\(4 downto 0);
  detect_edge_done_r <= \^detect_edge_done_r\;
  dqs_po_dec_done_r2 <= \^dqs_po_dec_done_r2\;
  found_stable_eye_last_r <= \^found_stable_eye_last_r\;
  idelay_ce_int <= \^idelay_ce_int\;
  idelay_inc_int <= \^idelay_inc_int\;
  mpr_rdlvl_start_r <= \^mpr_rdlvl_start_r\;
  \out\(25 downto 0) <= \^out\(25 downto 0);
  p_0_in100_in <= \^p_0_in100_in\;
  p_0_in103_in <= \^p_0_in103_in\;
  p_0_in106_in <= \^p_0_in106_in\;
  p_0_in10_in <= \^p_0_in10_in\;
  p_0_in13_in <= \^p_0_in13_in\;
  p_0_in16_in <= \^p_0_in16_in\;
  p_0_in1_in <= \^p_0_in1_in\;
  p_0_in4_in <= \^p_0_in4_in\;
  p_0_in7_in <= \^p_0_in7_in\;
  p_0_in91_in <= \^p_0_in91_in\;
  p_0_in94_in <= \^p_0_in94_in\;
  p_0_in97_in <= \^p_0_in97_in\;
  p_1_in11_in <= \^p_1_in11_in\;
  p_1_in14_in <= \^p_1_in14_in\;
  p_1_in17_in <= \^p_1_in17_in\;
  p_1_in2_in <= \^p_1_in2_in\;
  p_1_in5_in <= \^p_1_in5_in\;
  p_1_in8_in <= \^p_1_in8_in\;
  pb_detect_edge_done_r(7 downto 0) <= \^pb_detect_edge_done_r\(7 downto 0);
  pb_found_stable_eye_r(7 downto 0) <= \^pb_found_stable_eye_r\(7 downto 0);
  rdlvl_last_byte_done <= \^rdlvl_last_byte_done\;
  rdlvl_stg1_start_r <= \^rdlvl_stg1_start_r\;
  samp_edge_cnt0_en_r <= \^samp_edge_cnt0_en_r\;
  second_edge_taps_r(5 downto 0) <= \^second_edge_taps_r\(5 downto 0);
  sr_valid_r2 <= \^sr_valid_r2\;
  tap_limit_cpt_r <= \^tap_limit_cpt_r\;
\FSM_onehot_cal1_state_r[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000F0004"
    )
    port map (
      I0 => \^out\(12),
      I1 => \n_0_FSM_onehot_cal1_state_r[18]_i_2\,
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \^out\(5),
      I5 => \^out\(1),
      O => \n_0_FSM_onehot_cal1_state_r[18]_i_1\
    );
\FSM_onehot_cal1_state_r[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
    port map (
      I0 => \^out\(11),
      I1 => \^out\(3),
      I2 => \^out\(14),
      I3 => \^out\(15),
      I4 => \^o38\,
      O => \n_0_FSM_onehot_cal1_state_r[18]_i_2\
    );
\FSM_onehot_cal1_state_r[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I135,
      I1 => \^o27\,
      I2 => \^out\(3),
      O => \n_0_FSM_onehot_cal1_state_r[19]_i_1\
    );
\FSM_onehot_cal1_state_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_cal1_state_r[33]_i_6\,
      I1 => \^o110\,
      I2 => \^o111\,
      I3 => \^o5\,
      I4 => \^out\(22),
      O => \n_0_FSM_onehot_cal1_state_r[1]_i_1\
    );
\FSM_onehot_cal1_state_r[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_cal1_state_r[20]_i_2\,
      I1 => \^o28\,
      I2 => cal1_state_r1,
      I3 => \n_0_FSM_onehot_cal1_state_r[24]_i_2\,
      O => \n_0_FSM_onehot_cal1_state_r[20]_i_1\
    );
\FSM_onehot_cal1_state_r[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1000"
    )
    port map (
      I0 => \^out\(19),
      I1 => \^out\(13),
      I2 => \^out\(20),
      I3 => \n_0_FSM_onehot_cal1_state_r[28]_i_2\,
      I4 => \n_0_FSM_onehot_cal1_state_r[20]_i_3\,
      I5 => \n_0_FSM_onehot_cal1_state_r[20]_i_4\,
      O => \n_0_FSM_onehot_cal1_state_r[20]_i_2\
    );
\FSM_onehot_cal1_state_r[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80008000800080"
    )
    port map (
      I0 => I135,
      I1 => \^o41\,
      I2 => \^out\(11),
      I3 => \^out\(3),
      I4 => \^o27\,
      I5 => idel_mpr_pat_detect_r,
      O => \n_0_FSM_onehot_cal1_state_r[20]_i_3\
    );
\FSM_onehot_cal1_state_r[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
    port map (
      I0 => \^out\(3),
      I1 => \^out\(11),
      I2 => I135,
      I3 => \^o38\,
      I4 => \^out\(14),
      I5 => \^out\(15),
      O => \n_0_FSM_onehot_cal1_state_r[20]_i_4\
    );
\FSM_onehot_cal1_state_r[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_onehot_cal1_state_r[22]_i_2\,
      I1 => I135,
      I2 => n_0_idelay_tap_limit_r_reg,
      O => \n_0_FSM_onehot_cal1_state_r[21]_i_1\
    );
\FSM_onehot_cal1_state_r[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => I135,
      I1 => \n_0_FSM_onehot_cal1_state_r[22]_i_2\,
      I2 => n_0_idelay_tap_limit_r_reg,
      O => \n_0_FSM_onehot_cal1_state_r[22]_i_1\
    );
\FSM_onehot_cal1_state_r[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
    port map (
      I0 => \^o27\,
      I1 => idel_mpr_pat_detect_r,
      I2 => \^out\(3),
      I3 => \^out\(11),
      I4 => \^o41\,
      O => \n_0_FSM_onehot_cal1_state_r[22]_i_2\
    );
\FSM_onehot_cal1_state_r[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => \^out\(14),
      I1 => \^out\(3),
      I2 => \^out\(11),
      I3 => I135,
      O => \n_0_FSM_onehot_cal1_state_r[23]_i_1\
    );
\FSM_onehot_cal1_state_r[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88888888888888"
    )
    port map (
      I0 => \n_0_FSM_onehot_cal1_state_r[24]_i_2\,
      I1 => cal1_state_r1,
      I2 => \n_0_FSM_onehot_cal1_state_r[30]_i_3\,
      I3 => I134,
      I4 => \^o28\,
      I5 => \n_0_FSM_onehot_cal1_state_r[30]_i_2\,
      O => \n_0_FSM_onehot_cal1_state_r[24]_i_1\
    );
\FSM_onehot_cal1_state_r[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => \n_0_FSM_onehot_cal1_state_r[28]_i_3\,
      I1 => \^out\(16),
      I2 => \^out\(17),
      I3 => \^out\(15),
      I4 => \^out\(14),
      O => \n_0_FSM_onehot_cal1_state_r[24]_i_2\
    );
\FSM_onehot_cal1_state_r[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      I0 => \^o113\(3),
      I1 => \^o113\(2),
      I2 => \^o113\(0),
      I3 => \^o113\(1),
      I4 => \n_0_idel_dec_cnt_reg[4]\,
      I5 => \^o112\,
      O => cal1_state_r1
    );
\FSM_onehot_cal1_state_r[24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCFFACA"
    )
    port map (
      I0 => \n_0_idelay_tap_cnt_r_reg[0][0][1]\,
      I1 => \n_0_idelay_tap_cnt_r_reg[0][1][1]\,
      I2 => \^o5\,
      I3 => \n_0_idelay_tap_cnt_r_reg[0][1][3]\,
      I4 => \n_0_idelay_tap_cnt_r_reg[0][0][3]\,
      O => \^o85\
    );
\FSM_onehot_cal1_state_r[24]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
    port map (
      I0 => \n_0_idelay_tap_cnt_r_reg[0][0][2]\,
      I1 => \n_0_idelay_tap_cnt_r_reg[0][1][2]\,
      I2 => \n_0_idelay_tap_cnt_r_reg[0][0][4]\,
      I3 => \^o5\,
      I4 => \n_0_idelay_tap_cnt_r_reg[0][1][4]\,
      O => \^o84\
    );
\FSM_onehot_cal1_state_r[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
    port map (
      I0 => \^out\(3),
      I1 => \^out\(11),
      I2 => I135,
      I3 => \^out\(16),
      I4 => \^out\(15),
      I5 => \^out\(14),
      O => \n_0_FSM_onehot_cal1_state_r[25]_i_1\
    );
\FSM_onehot_cal1_state_r[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888880000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_cal1_state_r[28]_i_2\,
      I1 => \^out\(13),
      I2 => \^found_stable_eye_last_r\,
      I3 => \^o26\,
      I4 => \^o6\,
      I5 => \^tap_limit_cpt_r\,
      O => \n_0_FSM_onehot_cal1_state_r[26]_i_1\
    );
\FSM_onehot_cal1_state_r[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008888888"
    )
    port map (
      I0 => \n_0_FSM_onehot_cal1_state_r[28]_i_2\,
      I1 => \^out\(13),
      I2 => \^found_stable_eye_last_r\,
      I3 => \^o26\,
      I4 => \^o6\,
      I5 => \^tap_limit_cpt_r\,
      O => \n_0_FSM_onehot_cal1_state_r[27]_i_1\
    );
\FSM_onehot_cal1_state_r[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_onehot_cal1_state_r[28]_i_2\,
      I1 => \^out\(19),
      I2 => \^out\(13),
      O => \n_0_FSM_onehot_cal1_state_r[28]_i_1\
    );
\FSM_onehot_cal1_state_r[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_cal1_state_r[28]_i_3\,
      I1 => \^out\(15),
      I2 => \^out\(14),
      I3 => \^out\(16),
      I4 => \^out\(17),
      O => \n_0_FSM_onehot_cal1_state_r[28]_i_2\
    );
\FSM_onehot_cal1_state_r[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => I135,
      I1 => \^out\(11),
      I2 => \^out\(3),
      O => \n_0_FSM_onehot_cal1_state_r[28]_i_3\
    );
\FSM_onehot_cal1_state_r[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_FSM_onehot_cal1_state_r[30]_i_2\,
      I1 => \n_0_FSM_onehot_cal1_state_r[30]_i_3\,
      O => \n_0_FSM_onehot_cal1_state_r[29]_i_1\
    );
\FSM_onehot_cal1_state_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => \^out\(0),
      I1 => \^mpr_rdlvl_start_r\,
      I2 => I54,
      O => \n_0_FSM_onehot_cal1_state_r[2]_i_1\
    );
\FSM_onehot_cal1_state_r[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_FSM_onehot_cal1_state_r[30]_i_2\,
      I1 => \n_0_FSM_onehot_cal1_state_r[30]_i_3\,
      I2 => \^o28\,
      O => \n_0_FSM_onehot_cal1_state_r[30]_i_1\
    );
\FSM_onehot_cal1_state_r[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => \^out\(4),
      I1 => \n_0_FSM_onehot_cal1_state_r[28]_i_2\,
      I2 => \^out\(13),
      I3 => \^out\(19),
      I4 => \^out\(20),
      I5 => \^out\(18),
      O => \n_0_FSM_onehot_cal1_state_r[30]_i_2\
    );
\FSM_onehot_cal1_state_r[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => \^o58\(1),
      I1 => \^o58\(5),
      I2 => \^o58\(3),
      I3 => \^o58\(0),
      I4 => \^o58\(4),
      I5 => \^o58\(2),
      O => \n_0_FSM_onehot_cal1_state_r[30]_i_3\
    );
\FSM_onehot_cal1_state_r[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_onehot_cal1_state_r[33]_i_6\,
      I1 => \^out\(22),
      I2 => \^o5\,
      O => \n_0_FSM_onehot_cal1_state_r[31]_i_1\
    );
\FSM_onehot_cal1_state_r[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_cal1_state_r[33]_i_6\,
      I1 => \^out\(22),
      I2 => \^out\(23),
      I3 => \^out\(25),
      I4 => cal1_state_r1351_out,
      O => \n_0_FSM_onehot_cal1_state_r[32]_i_1\
    );
\FSM_onehot_cal1_state_r[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
    port map (
      I0 => \^o77\,
      I1 => \^o78\,
      I2 => \^o79\,
      I3 => \^o80\,
      I4 => regl_dqs_cnt(0),
      I5 => regl_dqs_cnt(1),
      O => cal1_state_r1351_out
    );
\FSM_onehot_cal1_state_r[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888A8888888888"
    )
    port map (
      I0 => \n_0_FSM_onehot_cal1_state_r[33]_i_6\,
      I1 => \n_0_FSM_onehot_cal1_state_r[33]_i_7\,
      I2 => \^o111\,
      I3 => \^out\(22),
      I4 => \^o110\,
      I5 => \^o5\,
      O => \n_0_FSM_onehot_cal1_state_r[33]_i_2\
    );
\FSM_onehot_cal1_state_r[33]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => \^out\(21),
      I1 => \^out\(4),
      I2 => \n_0_FSM_onehot_cal1_state_r[28]_i_2\,
      I3 => \n_0_FSM_onehot_cal1_state_r[33]_i_9\,
      I4 => \^out\(18),
      O => \n_0_FSM_onehot_cal1_state_r[33]_i_6\
    );
\FSM_onehot_cal1_state_r[33]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101000101010"
    )
    port map (
      I0 => \^out\(23),
      I1 => \^out\(22),
      I2 => \^out\(25),
      I3 => \^o81\,
      I4 => regl_dqs_cnt(0),
      I5 => regl_dqs_cnt(1),
      O => \n_0_FSM_onehot_cal1_state_r[33]_i_7\
    );
\FSM_onehot_cal1_state_r[33]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^out\(20),
      I1 => \^out\(19),
      I2 => \^out\(13),
      O => \n_0_FSM_onehot_cal1_state_r[33]_i_9\
    );
\FSM_onehot_cal1_state_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF40FF40404040"
    )
    port map (
      I0 => \^out\(22),
      I1 => \^out\(23),
      I2 => \n_0_FSM_onehot_cal1_state_r[33]_i_6\,
      I3 => I54,
      I4 => \^mpr_rdlvl_start_r\,
      I5 => \^out\(0),
      O => \n_0_FSM_onehot_cal1_state_r[3]_i_1\
    );
\FSM_onehot_cal1_state_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0B0A"
    )
    port map (
      I0 => \^out\(1),
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => \^out\(12),
      I4 => \^out\(5),
      O => \n_0_FSM_onehot_cal1_state_r[4]_i_1\
    );
\FSM_onehot_cal1_state_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA00BA00BA00"
    )
    port map (
      I0 => \^out\(18),
      I1 => \^out\(4),
      I2 => \^out\(21),
      I3 => \n_0_FSM_onehot_cal1_state_r[5]_i_2\,
      I4 => \n_0_FSM_onehot_cal1_state_r[5]_i_3\,
      I5 => I133,
      O => \n_0_FSM_onehot_cal1_state_r[5]_i_1\
    );
\FSM_onehot_cal1_state_r[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_FSM_onehot_cal1_state_r[28]_i_2\,
      I1 => \^out\(13),
      I2 => \^out\(19),
      I3 => \^out\(20),
      O => \n_0_FSM_onehot_cal1_state_r[5]_i_2\
    );
\FSM_onehot_cal1_state_r[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      O => \n_0_FSM_onehot_cal1_state_r[5]_i_3\
    );
\FSM_onehot_cal1_state_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4F4FFF4F4F4"
    )
    port map (
      I0 => \n_0_FSM_onehot_cal1_state_r[6]_i_2\,
      I1 => \n_0_FSM_onehot_cal1_state_r[30]_i_2\,
      I2 => \n_0_FSM_onehot_cal1_state_r[6]_i_3\,
      I3 => \n_0_FSM_onehot_cal1_state_r[24]_i_2\,
      I4 => \^o28\,
      I5 => cal1_state_r1,
      O => \n_0_FSM_onehot_cal1_state_r[6]_i_1\
    );
\FSM_onehot_cal1_state_r[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
    port map (
      I0 => \n_0_FSM_onehot_cal1_state_r[30]_i_3\,
      I1 => \^o84\,
      I2 => \^o28\,
      I3 => idelay_tap_cnt_r(0),
      I4 => \^o85\,
      O => \n_0_FSM_onehot_cal1_state_r[6]_i_2\
    );
\FSM_onehot_cal1_state_r[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => I132,
      O => \n_0_FSM_onehot_cal1_state_r[6]_i_3\
    );
\FSM_onehot_cal1_state_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => '0',
      Q => \n_0_FSM_onehot_cal1_state_r_reg[0]\,
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => '0',
      Q => \n_0_FSM_onehot_cal1_state_r_reg[10]\,
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => '0',
      Q => \n_0_FSM_onehot_cal1_state_r_reg[11]\,
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => '0',
      Q => \^out\(7),
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => '0',
      Q => \n_0_FSM_onehot_cal1_state_r_reg[13]\,
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => '0',
      Q => \^out\(8),
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => '0',
      Q => \n_0_FSM_onehot_cal1_state_r_reg[15]\,
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => '0',
      Q => \^out\(9),
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => '0',
      Q => \^out\(10),
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => \n_0_FSM_onehot_cal1_state_r[18]_i_1\,
      Q => \^out\(11),
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => \n_0_FSM_onehot_cal1_state_r[19]_i_1\,
      Q => \^out\(12),
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => \n_0_FSM_onehot_cal1_state_r[1]_i_1\,
      Q => \^out\(0),
      S => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => \n_0_FSM_onehot_cal1_state_r[20]_i_1\,
      Q => \^out\(13),
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => \n_0_FSM_onehot_cal1_state_r[21]_i_1\,
      Q => \^out\(14),
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => \n_0_FSM_onehot_cal1_state_r[22]_i_1\,
      Q => \n_0_FSM_onehot_cal1_state_r_reg[22]\,
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => \n_0_FSM_onehot_cal1_state_r[23]_i_1\,
      Q => \^out\(15),
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => \n_0_FSM_onehot_cal1_state_r[24]_i_1\,
      Q => \^out\(16),
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => \n_0_FSM_onehot_cal1_state_r[25]_i_1\,
      Q => \^out\(17),
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => \n_0_FSM_onehot_cal1_state_r[26]_i_1\,
      Q => \^out\(18),
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => \n_0_FSM_onehot_cal1_state_r[27]_i_1\,
      Q => \^out\(19),
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => \n_0_FSM_onehot_cal1_state_r[28]_i_1\,
      Q => \^out\(20),
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => \n_0_FSM_onehot_cal1_state_r[29]_i_1\,
      Q => \^out\(21),
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => \n_0_FSM_onehot_cal1_state_r[2]_i_1\,
      Q => \^out\(1),
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => \n_0_FSM_onehot_cal1_state_r[30]_i_1\,
      Q => \^out\(22),
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => \n_0_FSM_onehot_cal1_state_r[31]_i_1\,
      Q => \^out\(23),
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => \n_0_FSM_onehot_cal1_state_r[32]_i_1\,
      Q => \^out\(24),
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => \n_0_FSM_onehot_cal1_state_r[33]_i_2\,
      Q => \^out\(25),
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => \n_0_FSM_onehot_cal1_state_r[3]_i_1\,
      Q => \^out\(2),
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => \n_0_FSM_onehot_cal1_state_r[4]_i_1\,
      Q => \^out\(3),
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => \n_0_FSM_onehot_cal1_state_r[5]_i_1\,
      Q => \^out\(4),
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => \n_0_FSM_onehot_cal1_state_r[6]_i_1\,
      Q => \^out\(5),
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => '0',
      Q => \n_0_FSM_onehot_cal1_state_r_reg[7]\,
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => '0',
      Q => \^out\(6),
      R => I94(0)
    );
\FSM_onehot_cal1_state_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => I155(0),
      D => '0',
      Q => \n_0_FSM_onehot_cal1_state_r_reg[9]\,
      R => I94(0)
    );
\cal1_cnt_cpt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I73,
      Q => \^o5\,
      R => I5(0)
    );
cal1_dlyce_cpt_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \^out\(4),
      I1 => \^tap_limit_cpt_r\,
      I2 => \^out\(19),
      O => cal1_dlyce_cpt_r
    );
cal1_dlyce_cpt_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => cal1_dlyce_cpt_r,
      Q => n_0_cal1_dlyce_cpt_r_reg,
      R => I5(0)
    );
cal1_dlyinc_cpt_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I3,
      Q => \^o2\,
      R => I5(0)
    );
cal1_dq_idel_ce_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^out\(14),
      I1 => \^out\(16),
      O => cal1_dq_idel_ce
    );
cal1_dq_idel_ce_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => cal1_dq_idel_ce,
      Q => \^idelay_ce_int\,
      R => I5(0)
    );
cal1_dq_idel_inc_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^out\(14),
      Q => \^idelay_inc_int\,
      R => I5(0)
    );
cal1_prech_req_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^out\(22),
      Q => n_0_cal1_prech_req_r_reg,
      R => I5(0)
    );
\cal1_state_r1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^o71\,
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => \^out\(24),
      I4 => \^out\(19),
      I5 => \^o72\,
      O => \^o65\
    );
\cal1_state_r1[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^out\(21),
      I1 => \^out\(17),
      I2 => \^out\(15),
      O => \^o72\
    );
\cal1_state_r1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      I0 => \^o71\,
      I1 => \^out\(24),
      I2 => \^out\(22),
      I3 => \^out\(17),
      I4 => \^out\(16),
      I5 => I119,
      O => \^o57\
    );
\cal1_state_r1[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^out\(18),
      I1 => \^out\(25),
      I2 => \^out\(11),
      I3 => \^out\(3),
      O => \^o71\
    );
\cal1_state_r1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^out\(24),
      I1 => \^out\(22),
      I2 => \^out\(21),
      I3 => \^out\(4),
      I4 => \^o62\,
      I5 => \^o63\,
      O => \^d\(0)
    );
\cal1_state_r1[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^out\(12),
      I1 => \^out\(1),
      I2 => \n_0_FSM_onehot_cal1_state_r_reg[22]\,
      I3 => \^out\(3),
      O => \^o62\
    );
\cal1_state_r1[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^out\(17),
      I1 => \^out\(16),
      I2 => \^out\(14),
      I3 => \^out\(15),
      O => \^o63\
    );
\cal1_state_r1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_cal1_state_r1[3]_i_2\,
      I1 => \^out\(20),
      I2 => \^out\(19),
      I3 => \^out\(13),
      I4 => \^out\(25),
      I5 => \^out\(18),
      O => \^o64\
    );
\cal1_state_r1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o62\,
      I1 => \^out\(4),
      I2 => \^out\(21),
      I3 => \^out\(22),
      I4 => \^out\(24),
      O => \n_0_cal1_state_r1[3]_i_2\
    );
\cal1_state_r1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^out\(25),
      I1 => \^out\(3),
      I2 => \n_0_FSM_onehot_cal1_state_r_reg[22]\,
      I3 => \^out\(1),
      I4 => \^out\(12),
      O => \^o66\
    );
\cal1_state_r1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^o65\,
      Q => \n_0_cal1_state_r1_reg[0]\,
      R => '0'
    );
\cal1_state_r1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^o57\,
      Q => \n_0_cal1_state_r1_reg[1]\,
      R => '0'
    );
\cal1_state_r1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^d\(0),
      Q => \n_0_cal1_state_r1_reg[2]\,
      R => '0'
    );
\cal1_state_r1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^o64\,
      Q => \n_0_cal1_state_r1_reg[3]\,
      R => '0'
    );
\cal1_state_r1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^o66\,
      Q => \n_0_cal1_state_r1_reg[4]\,
      R => '0'
    );
\cal1_state_r1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^out\(23),
      Q => \n_0_cal1_state_r1_reg[5]\,
      R => '0'
    );
cal1_wait_cnt_en_r_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \^out\(5),
      I1 => \n_0_FSM_onehot_cal1_state_r_reg[7]\,
      I2 => \n_0_FSM_onehot_cal1_state_r_reg[13]\,
      O => \^o89\
    );
cal1_wait_cnt_en_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => cal1_wait_cnt_en_r0,
      Q => cal1_wait_cnt_en_r,
      R => '0'
    );
\cal1_wait_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o114\(0),
      O => \p_0_in__0\(0)
    );
\cal1_wait_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o114\(1),
      I1 => \^o114\(0),
      O => \p_0_in__0\(1)
    );
\cal1_wait_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^o114\(2),
      I1 => \^o114\(0),
      I2 => \^o114\(1),
      O => \p_0_in__0\(2)
    );
\cal1_wait_cnt_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \^o114\(3),
      I1 => \^o114\(1),
      I2 => \^o114\(0),
      I3 => \^o114\(2),
      O => \p_0_in__0\(3)
    );
\cal1_wait_cnt_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \^o114\(4),
      I1 => \^o114\(2),
      I2 => \^o114\(0),
      I3 => \^o114\(1),
      I4 => \^o114\(3),
      O => \p_0_in__0\(4)
    );
\cal1_wait_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \^o114\(0),
      R => I151(0)
    );
\cal1_wait_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \^o114\(1),
      R => I151(0)
    );
\cal1_wait_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \^o114\(2),
      R => I151(0)
    );
\cal1_wait_cnt_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \^o114\(3),
      R => I151(0)
    );
\cal1_wait_cnt_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => \^o114\(4),
      R => I151(0)
    );
cal1_wait_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I83,
      Q => \^cal1_wait_r\,
      R => '0'
    );
\cnt_idel_dec_cpt_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AA00AABBBB0BBB"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[0]_i_2\,
      I1 => \n_0_cnt_idel_dec_cpt_r[4]_i_3\,
      I2 => \^o50\,
      I3 => \n_0_cnt_idel_dec_cpt_r[2]_i_4\,
      I4 => \n_0_cnt_idel_dec_cpt_r[0]_i_3\,
      I5 => \n_0_cnt_idel_dec_cpt_r[0]_i_4\,
      O => \n_0_cnt_idel_dec_cpt_r[0]_i_1\
    );
\cnt_idel_dec_cpt_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
    port map (
      I0 => Q(0),
      I1 => \^o66\,
      I2 => \^o51\,
      I3 => \^o67\,
      I4 => \^o56\(0),
      I5 => \n_0_cnt_idel_dec_cpt_r[2]_i_4\,
      O => \n_0_cnt_idel_dec_cpt_r[0]_i_2\
    );
\cnt_idel_dec_cpt_r[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_6_cnt_idel_dec_cpt_r_reg[2]_i_8\,
      I1 => \^o26\,
      I2 => \^o56\(1),
      O => \n_0_cnt_idel_dec_cpt_r[0]_i_3\
    );
\cnt_idel_dec_cpt_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A656A6A6"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[0]_i_5\,
      I1 => \^o58\(0),
      I2 => \^o57\,
      I3 => \^o42\,
      I4 => \^o56\(0),
      I5 => \^cnt_idel_dec_cpt_r2\(0),
      O => \n_0_cnt_idel_dec_cpt_r[0]_i_4\
    );
\cnt_idel_dec_cpt_r[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \^o57\,
      I1 => \n_0_right_edge_taps_r_reg[1]\,
      I2 => \^o42\,
      I3 => \^o65\,
      O => \n_0_cnt_idel_dec_cpt_r[0]_i_5\
    );
\cnt_idel_dec_cpt_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F900F9000000F9"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[1]_i_2\,
      I1 => \n_0_cnt_idel_dec_cpt_r[1]_i_3\,
      I2 => \n_0_cnt_idel_dec_cpt_r[1]_i_4\,
      I3 => I103,
      I4 => \n_0_cnt_idel_dec_cpt_r[5]_i_4\,
      I5 => \n_0_cnt_idel_dec_cpt_r[1]_i_6\,
      O => \n_0_cnt_idel_dec_cpt_r[1]_i_1\
    );
\cnt_idel_dec_cpt_r[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCCCCCC5"
    )
    port map (
      I0 => Q(1),
      I1 => \^o4\,
      I2 => \^out\(25),
      I3 => \^out\(3),
      I4 => \n_0_FSM_onehot_cal1_state_r_reg[22]\,
      I5 => I105,
      O => \^o52\
    );
\cnt_idel_dec_cpt_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"595959A9A959A9A9"
    )
    port map (
      I0 => I116,
      I1 => \^o58\(1),
      I2 => \^o57\,
      I3 => \^o42\,
      I4 => \^o56\(1),
      I5 => \^cnt_idel_dec_cpt_r2\(1),
      O => \n_0_cnt_idel_dec_cpt_r[1]_i_2\
    );
\cnt_idel_dec_cpt_r[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4700"
    )
    port map (
      I0 => \^o65\,
      I1 => \^o42\,
      I2 => \n_0_right_edge_taps_r_reg[1]\,
      I3 => \^o57\,
      I4 => I117,
      O => \n_0_cnt_idel_dec_cpt_r[1]_i_3\
    );
\cnt_idel_dec_cpt_r[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BBB8"
    )
    port map (
      I0 => \^o50\,
      I1 => \n_0_cnt_idel_dec_cpt_r[2]_i_4\,
      I2 => I104,
      I3 => \^o51\,
      I4 => \^o52\,
      O => \n_0_cnt_idel_dec_cpt_r[1]_i_4\
    );
\cnt_idel_dec_cpt_r[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_5_cnt_idel_dec_cpt_r_reg[2]_i_8\,
      I1 => \^o26\,
      I2 => \^o56\(2),
      O => \n_0_cnt_idel_dec_cpt_r[1]_i_6\
    );
\cnt_idel_dec_cpt_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBA0AA0BBB00AA"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[2]_i_2\,
      I1 => \n_0_cnt_idel_dec_cpt_r[4]_i_3\,
      I2 => \^o50\,
      I3 => \n_0_cnt_idel_dec_cpt_r[2]_i_4\,
      I4 => \n_0_cnt_idel_dec_cpt_r[2]_i_5\,
      I5 => \n_0_cnt_idel_dec_cpt_r[2]_i_6\,
      O => \n_0_cnt_idel_dec_cpt_r[2]_i_1\
    );
\cnt_idel_dec_cpt_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3A00"
    )
    port map (
      I0 => Q(2),
      I1 => \^o4\,
      I2 => \^o66\,
      I3 => \^o51\,
      I4 => \n_0_cnt_idel_dec_cpt_r[2]_i_7\,
      O => \n_0_cnt_idel_dec_cpt_r[2]_i_2\
    );
\cnt_idel_dec_cpt_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^o119\(2),
      I1 => \^o119\(3),
      I2 => \n_0_right_edge_taps_r_reg[0]\,
      I3 => \^o119\(0),
      I4 => \^o119\(1),
      I5 => \n_0_right_edge_taps_r_reg[1]\,
      O => \^o50\
    );
\cnt_idel_dec_cpt_r[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^o57\,
      I1 => \^o65\,
      I2 => \^o42\,
      O => \n_0_cnt_idel_dec_cpt_r[2]_i_4\
    );
\cnt_idel_dec_cpt_r[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => \^o53\,
      I1 => \^o54\,
      I2 => I108,
      I3 => \^o55\,
      O => \n_0_cnt_idel_dec_cpt_r[2]_i_5\
    );
\cnt_idel_dec_cpt_r[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_4_cnt_idel_dec_cpt_r_reg[2]_i_8\,
      I1 => \^o26\,
      I2 => \^o56\(3),
      O => \n_0_cnt_idel_dec_cpt_r[2]_i_6\
    );
\cnt_idel_dec_cpt_r[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4C40"
    )
    port map (
      I0 => \^o42\,
      I1 => \^o57\,
      I2 => \^o65\,
      I3 => \^o56\(2),
      O => \n_0_cnt_idel_dec_cpt_r[2]_i_7\
    );
\cnt_idel_dec_cpt_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0B0B0B0B000A"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[3]_i_2\,
      I1 => \n_0_cnt_idel_dec_cpt_r[4]_i_3\,
      I2 => \n_0_cnt_idel_dec_cpt_r[3]_i_3\,
      I3 => \n_0_cnt_idel_dec_cpt_r[3]_i_4\,
      I4 => I109,
      I5 => \n_0_cnt_idel_dec_cpt_r[3]_i_6\,
      O => \n_0_cnt_idel_dec_cpt_r[3]_i_1\
    );
\cnt_idel_dec_cpt_r[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3A00"
    )
    port map (
      I0 => Q(3),
      I1 => \^o4\,
      I2 => \^o66\,
      I3 => \^o51\,
      I4 => \n_0_cnt_idel_dec_cpt_r[3]_i_7\,
      O => \n_0_cnt_idel_dec_cpt_r[3]_i_2\
    );
\cnt_idel_dec_cpt_r[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00088808"
    )
    port map (
      I0 => \^o50\,
      I1 => \n_0_cnt_idel_dec_cpt_r[2]_i_4\,
      I2 => \^o56\(4),
      I3 => \^o26\,
      I4 => \n_7_cnt_idel_dec_cpt_r_reg[4]_i_8\,
      O => \n_0_cnt_idel_dec_cpt_r[3]_i_3\
    );
\cnt_idel_dec_cpt_r[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[2]_i_4\,
      I1 => \^o50\,
      O => \n_0_cnt_idel_dec_cpt_r[3]_i_4\
    );
\cnt_idel_dec_cpt_r[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E771"
    )
    port map (
      I0 => I108,
      I1 => \^o54\,
      I2 => \^o55\,
      I3 => \^o53\,
      O => \n_0_cnt_idel_dec_cpt_r[3]_i_6\
    );
\cnt_idel_dec_cpt_r[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55705540"
    )
    port map (
      I0 => \^o42\,
      I1 => \^o69\,
      I2 => \^o70\,
      I3 => \^o71\,
      I4 => \^o56\(3),
      O => \n_0_cnt_idel_dec_cpt_r[3]_i_7\
    );
\cnt_idel_dec_cpt_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0A0B"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[4]_i_2\,
      I1 => \n_0_cnt_idel_dec_cpt_r[4]_i_3\,
      I2 => \n_0_cnt_idel_dec_cpt_r[4]_i_4\,
      I3 => I106,
      I4 => I107,
      O => \n_0_cnt_idel_dec_cpt_r[4]_i_1\
    );
\cnt_idel_dec_cpt_r[4]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o72\,
      I1 => \^out\(19),
      I2 => \^out\(24),
      I3 => \^out\(2),
      I4 => \^out\(1),
      O => \^o69\
    );
\cnt_idel_dec_cpt_r[4]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
    port map (
      I0 => I119,
      I1 => \^out\(16),
      I2 => \^out\(17),
      I3 => \^out\(22),
      I4 => \^out\(24),
      O => \^o70\
    );
\cnt_idel_dec_cpt_r[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
    port map (
      I0 => Q(4),
      I1 => \^o66\,
      I2 => \^o51\,
      I3 => \n_0_cnt_idel_dec_cpt_r[4]_i_7\,
      O => \n_0_cnt_idel_dec_cpt_r[4]_i_2\
    );
\cnt_idel_dec_cpt_r[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => \^o64\,
      I1 => \^o57\,
      I2 => \^o65\,
      O => \n_0_cnt_idel_dec_cpt_r[4]_i_3\
    );
\cnt_idel_dec_cpt_r[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00088808"
    )
    port map (
      I0 => \^o50\,
      I1 => \n_0_cnt_idel_dec_cpt_r[2]_i_4\,
      I2 => \^o56\(5),
      I3 => \^o26\,
      I4 => \n_6_cnt_idel_dec_cpt_r_reg[4]_i_8\,
      O => \n_0_cnt_idel_dec_cpt_r[4]_i_4\
    );
\cnt_idel_dec_cpt_r[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55705540"
    )
    port map (
      I0 => \^o42\,
      I1 => \^o69\,
      I2 => \^o70\,
      I3 => \^o71\,
      I4 => \^o56\(4),
      O => \n_0_cnt_idel_dec_cpt_r[4]_i_7\
    );
\cnt_idel_dec_cpt_r[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A656A6A6"
    )
    port map (
      I0 => I114,
      I1 => \^o58\(3),
      I2 => \^o57\,
      I3 => \^o42\,
      I4 => \^o56\(3),
      I5 => \^cnt_idel_dec_cpt_r2\(2),
      O => O59
    );
\cnt_idel_dec_cpt_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => \^out\(2),
      I1 => I132,
      I2 => \^out\(18),
      I3 => \^out\(4),
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_1\
    );
\cnt_idel_dec_cpt_r[5]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
    port map (
      I0 => Q(5),
      I1 => \^o4\,
      I2 => \^o66\,
      O => O68
    );
\cnt_idel_dec_cpt_r[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \^o65\,
      I1 => \n_0_cnt_idel_dec_cpt_r[5]_i_25\,
      I2 => \^out\(13),
      I3 => \^out\(19),
      I4 => \^out\(20),
      I5 => \n_0_cal1_state_r1[3]_i_2\,
      O => \^o51\
    );
\cnt_idel_dec_cpt_r[5]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o57\,
      I1 => \^o65\,
      O => \^o67\
    );
\cnt_idel_dec_cpt_r[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEEEEEEAEEEEEE"
    )
    port map (
      I0 => I115,
      I1 => I116,
      I2 => \^o42\,
      I3 => \^o56\(1),
      I4 => \^o57\,
      I5 => \^cnt_idel_dec_cpt_r2\(1),
      O => \^o55\
    );
\cnt_idel_dec_cpt_r[5]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51000051"
    )
    port map (
      I0 => I117,
      I1 => \^o57\,
      I2 => \n_0_cnt_idel_dec_cpt_r[5]_i_29\,
      I3 => I118,
      I4 => I116,
      O => \^o53\
    );
\cnt_idel_dec_cpt_r[5]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[5]_i_31\,
      I1 => \^o71\,
      I2 => \^o75\,
      I3 => I119,
      I4 => \^o58\(4),
      O => O74
    );
\cnt_idel_dec_cpt_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101000151515551"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[5]_i_4\,
      I1 => I110,
      I2 => I111,
      I3 => \n_0_cnt_idel_dec_cpt_r[5]_i_7\,
      I4 => \n_0_cnt_idel_dec_cpt_r[5]_i_8\,
      I5 => I112,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_2\
    );
\cnt_idel_dec_cpt_r[5]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[5]_i_34\,
      I1 => \^o71\,
      I2 => \^o75\,
      I3 => I119,
      I4 => \^o58\(2),
      O => \^o54\
    );
\cnt_idel_dec_cpt_r[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
    port map (
      I0 => I108,
      I1 => \^o58\(2),
      I2 => \^o57\,
      I3 => \^o56\(2),
      I4 => \^o42\,
      I5 => data1(2),
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_24\
    );
\cnt_idel_dec_cpt_r[5]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^out\(25),
      I1 => \^out\(18),
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_25\
    );
\cnt_idel_dec_cpt_r[5]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^out\(25),
      I1 => \^o61\,
      I2 => \^o62\,
      I3 => \^o63\,
      I4 => \^o42\,
      O => O60
    );
\cnt_idel_dec_cpt_r[5]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
    port map (
      I0 => \^o71\,
      I1 => \n_0_cnt_idel_dec_cpt_r[5]_i_36\,
      I2 => \^o72\,
      I3 => \^o42\,
      I4 => \n_0_right_edge_taps_r_reg[1]\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_29\
    );
\cnt_idel_dec_cpt_r[5]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^cnt_idel_dec_cpt_r2\(3),
      I1 => \^o42\,
      I2 => \^o56\(4),
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_31\
    );
\cnt_idel_dec_cpt_r[5]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^out\(24),
      I1 => \^out\(22),
      I2 => \^out\(17),
      I3 => \^out\(16),
      O => \^o75\
    );
\cnt_idel_dec_cpt_r[5]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^out\(24),
      I1 => \^out\(22),
      I2 => \^out\(21),
      I3 => \^out\(4),
      O => \^o61\
    );
\cnt_idel_dec_cpt_r[5]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data1(2),
      I1 => \^o42\,
      I2 => \^o56\(2),
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_34\
    );
\cnt_idel_dec_cpt_r[5]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^out\(1),
      I1 => \^out\(2),
      I2 => \^out\(24),
      I3 => \^out\(19),
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_36\
    );
\cnt_idel_dec_cpt_r[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[2]_i_4\,
      I1 => \^o50\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_4\
    );
\cnt_idel_dec_cpt_r[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666F666F666FFF6"
    )
    port map (
      I0 => I113,
      I1 => I114,
      I2 => \^o54\,
      I3 => I108,
      I4 => \^o53\,
      I5 => \^o55\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_7\
    );
\cnt_idel_dec_cpt_r[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
    port map (
      I0 => I113,
      I1 => I114,
      I2 => \n_0_cnt_idel_dec_cpt_r[5]_i_24\,
      I3 => \^o55\,
      I4 => \^o53\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_8\
    );
\cnt_idel_dec_cpt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_cnt_idel_dec_cpt_r[5]_i_1\,
      D => \n_0_cnt_idel_dec_cpt_r[0]_i_1\,
      Q => \^o58\(0),
      R => '0'
    );
\cnt_idel_dec_cpt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_cnt_idel_dec_cpt_r[5]_i_1\,
      D => \n_0_cnt_idel_dec_cpt_r[1]_i_1\,
      Q => \^o58\(1),
      R => '0'
    );
\cnt_idel_dec_cpt_r_reg[1]_i_8\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_cnt_idel_dec_cpt_r_reg[1]_i_8\,
      CO(2) => \n_1_cnt_idel_dec_cpt_r_reg[1]_i_8\,
      CO(1) => \n_2_cnt_idel_dec_cpt_r_reg[1]_i_8\,
      CO(0) => \n_3_cnt_idel_dec_cpt_r_reg[1]_i_8\,
      CYINIT => '1',
      DI(3 downto 0) => \^second_edge_taps_r\(3 downto 0),
      O(3) => data1(2),
      O(2 downto 1) => \^cnt_idel_dec_cpt_r2\(1 downto 0),
      O(0) => \n_7_cnt_idel_dec_cpt_r_reg[1]_i_8\,
      S(3 downto 0) => S(3 downto 0)
    );
\cnt_idel_dec_cpt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_cnt_idel_dec_cpt_r[5]_i_1\,
      D => \n_0_cnt_idel_dec_cpt_r[2]_i_1\,
      Q => \^o58\(2),
      R => '0'
    );
\cnt_idel_dec_cpt_r_reg[2]_i_8\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_cnt_idel_dec_cpt_r_reg[2]_i_8\,
      CO(2) => \n_1_cnt_idel_dec_cpt_r_reg[2]_i_8\,
      CO(1) => \n_2_cnt_idel_dec_cpt_r_reg[2]_i_8\,
      CO(0) => \n_3_cnt_idel_dec_cpt_r_reg[2]_i_8\,
      CYINIT => '1',
      DI(3 downto 0) => \^o56\(3 downto 0),
      O(3) => \n_4_cnt_idel_dec_cpt_r_reg[2]_i_8\,
      O(2) => \n_5_cnt_idel_dec_cpt_r_reg[2]_i_8\,
      O(1) => \n_6_cnt_idel_dec_cpt_r_reg[2]_i_8\,
      O(0) => \n_7_cnt_idel_dec_cpt_r_reg[2]_i_8\,
      S(3 downto 0) => I157(3 downto 0)
    );
\cnt_idel_dec_cpt_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_cnt_idel_dec_cpt_r[5]_i_1\,
      D => \n_0_cnt_idel_dec_cpt_r[3]_i_1\,
      Q => \^o58\(3),
      R => '0'
    );
\cnt_idel_dec_cpt_r_reg[3]_i_8\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_cnt_idel_dec_cpt_r_reg[1]_i_8\,
      CO(3 downto 2) => \NLW_cnt_idel_dec_cpt_r_reg[3]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_cnt_idel_dec_cpt_r_reg[3]_i_8\,
      CO(0) => \n_3_cnt_idel_dec_cpt_r_reg[3]_i_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1 downto 0) => \^second_edge_taps_r\(5 downto 4),
      O(3) => \NLW_cnt_idel_dec_cpt_r_reg[3]_i_8_O_UNCONNECTED\(3),
      O(2 downto 0) => \^cnt_idel_dec_cpt_r2\(4 downto 2),
      S(3) => '0',
      S(2) => '1',
      S(1 downto 0) => I156(1 downto 0)
    );
\cnt_idel_dec_cpt_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_cnt_idel_dec_cpt_r[5]_i_1\,
      D => \n_0_cnt_idel_dec_cpt_r[4]_i_1\,
      Q => \^o58\(4),
      R => '0'
    );
\cnt_idel_dec_cpt_r_reg[4]_i_8\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_cnt_idel_dec_cpt_r_reg[2]_i_8\,
      CO(3 downto 1) => \NLW_cnt_idel_dec_cpt_r_reg[4]_i_8_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_cnt_idel_dec_cpt_r_reg[4]_i_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => \^o56\(4),
      O(3 downto 2) => \NLW_cnt_idel_dec_cpt_r_reg[4]_i_8_O_UNCONNECTED\(3 downto 2),
      O(1) => \n_6_cnt_idel_dec_cpt_r_reg[4]_i_8\,
      O(0) => \n_7_cnt_idel_dec_cpt_r_reg[4]_i_8\,
      S(3) => '0',
      S(2) => '0',
      S(1 downto 0) => I158(1 downto 0)
    );
\cnt_idel_dec_cpt_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_cnt_idel_dec_cpt_r[5]_i_1\,
      D => \n_0_cnt_idel_dec_cpt_r[5]_i_2\,
      Q => \^o58\(5),
      R => '0'
    );
\cnt_shift_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_cnt_shift_r_reg[0]\,
      O => cnt_shift_r(0)
    );
\cnt_shift_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFEFFF0000"
    )
    port map (
      I0 => \n_0_cnt_shift_r_reg[3]\,
      I1 => \n_0_cnt_shift_r_reg[2]\,
      I2 => I55,
      I3 => \^o1\,
      I4 => \n_0_cnt_shift_r_reg[0]\,
      I5 => \n_0_cnt_shift_r_reg[1]\,
      O => cnt_shift_r(1)
    );
\cnt_shift_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \n_0_cnt_shift_r_reg[2]\,
      I1 => \n_0_cnt_shift_r_reg[0]\,
      I2 => \n_0_cnt_shift_r_reg[1]\,
      O => cnt_shift_r(2)
    );
\cnt_shift_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \n_0_cnt_shift_r_reg[3]\,
      I1 => \n_0_cnt_shift_r_reg[1]\,
      I2 => \n_0_cnt_shift_r_reg[0]\,
      I3 => \n_0_cnt_shift_r_reg[2]\,
      O => cnt_shift_r(3)
    );
\cnt_shift_r_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => I144(0),
      D => cnt_shift_r(0),
      Q => \n_0_cnt_shift_r_reg[0]\,
      S => I143(0)
    );
\cnt_shift_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I144(0),
      D => cnt_shift_r(1),
      Q => \n_0_cnt_shift_r_reg[1]\,
      R => I143(0)
    );
\cnt_shift_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I144(0),
      D => cnt_shift_r(2),
      Q => \n_0_cnt_shift_r_reg[2]\,
      R => I143(0)
    );
\cnt_shift_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I144(0),
      D => cnt_shift_r(3),
      Q => \n_0_cnt_shift_r_reg[3]\,
      R => I143(0)
    );
detect_edge_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I1,
      Q => \^detect_edge_done_r\,
      R => '0'
    );
\done_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000009"
    )
    port map (
      I0 => \^o78\,
      I1 => \n_0_done_cnt[0]_i_2\,
      I2 => \n_0_done_cnt[3]_i_3\,
      I3 => I120,
      I4 => I145,
      O => \n_0_done_cnt[0]_i_1\
    );
\done_cnt[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^o77\,
      I1 => \^o78\,
      I2 => \^o80\,
      I3 => \^o79\,
      O => \n_0_done_cnt[0]_i_2\
    );
\done_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEBEBEBEA"
    )
    port map (
      I0 => I145,
      I1 => \^o77\,
      I2 => \^o78\,
      I3 => \^o80\,
      I4 => \^o79\,
      I5 => \n_0_done_cnt[3]_i_3\,
      O => \n_0_done_cnt[1]_i_1\
    );
\done_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000004A"
    )
    port map (
      I0 => \^o79\,
      I1 => \^o80\,
      I2 => \n_0_done_cnt[2]_i_2\,
      I3 => \n_0_done_cnt[3]_i_3\,
      I4 => I120,
      I5 => I145,
      O => \n_0_done_cnt[2]_i_1\
    );
\done_cnt[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o78\,
      I1 => \^o77\,
      O => \n_0_done_cnt[2]_i_2\
    );
\done_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAAFEAA"
    )
    port map (
      I0 => I145,
      I1 => \^o77\,
      I2 => \^o78\,
      I3 => \^o80\,
      I4 => \^o79\,
      I5 => \n_0_done_cnt[3]_i_3\,
      O => \n_0_done_cnt[3]_i_1\
    );
\done_cnt[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_2\,
      I1 => \n_0_cal1_state_r1_reg[2]\,
      I2 => \^out\(25),
      O => \n_0_done_cnt[3]_i_3\
    );
\done_cnt[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o65\,
      I1 => \^o57\,
      O => O73
    );
\done_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_done_cnt[0]_i_1\,
      Q => \^o78\,
      R => '0'
    );
\done_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_done_cnt[1]_i_1\,
      Q => \^o77\,
      R => I94(0)
    );
\done_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_done_cnt[2]_i_1\,
      Q => \^o79\,
      R => '0'
    );
\done_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_done_cnt[3]_i_1\,
      Q => \^o80\,
      R => I94(0)
    );
dqs_po_dec_done_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => dqs_po_dec_done,
      Q => dqs_po_dec_done_r1,
      R => '0'
    );
dqs_po_dec_done_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => dqs_po_dec_done_r1,
      Q => \^dqs_po_dec_done_r2\,
      R => '0'
    );
fine_dly_dec_done_r1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54040000"
    )
    port map (
      I0 => \pi_rdval_cnt_reg__0\(2),
      I1 => \^dqs_po_dec_done_r2\,
      I2 => \pi_rdval_cnt_reg__0\(0),
      I3 => \^o39\,
      I4 => n_0_fine_dly_dec_done_r1_i_2,
      I5 => fine_dly_dec_done_r1,
      O => n_0_fine_dly_dec_done_r1_i_1
    );
fine_dly_dec_done_r1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \pi_rdval_cnt_reg__0\(3),
      I1 => \pi_rdval_cnt_reg__0\(4),
      I2 => \pi_rdval_cnt_reg__0\(5),
      I3 => \pi_rdval_cnt_reg__0\(1),
      O => n_0_fine_dly_dec_done_r1_i_2
    );
fine_dly_dec_done_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_fine_dly_dec_done_r1_i_1,
      Q => fine_dly_dec_done_r1,
      R => I94(0)
    );
fine_dly_dec_done_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => fine_dly_dec_done_r1,
      Q => fine_dly_dec_done_r2,
      R => '0'
    );
\first_edge_taps_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEAAAA"
    )
    port map (
      I0 => \^out\(22),
      I1 => \^o109\,
      I2 => \^found_stable_eye_last_r\,
      I3 => \^o26\,
      I4 => \^out\(13),
      O => \n_0_first_edge_taps_r[5]_i_2\
    );
\first_edge_taps_r[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^o6\,
      I1 => \^detect_edge_done_r\,
      I2 => \^tap_limit_cpt_r\,
      O => \^o109\
    );
\first_edge_taps_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_first_edge_taps_r[5]_i_2\,
      D => \^o56\(0),
      Q => O129,
      R => I140
    );
\first_edge_taps_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_first_edge_taps_r[5]_i_2\,
      D => \^o56\(1),
      Q => O128,
      R => I140
    );
\first_edge_taps_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_first_edge_taps_r[5]_i_2\,
      D => \^o56\(2),
      Q => O127,
      R => I140
    );
\first_edge_taps_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_first_edge_taps_r[5]_i_2\,
      D => \^o56\(3),
      Q => O126,
      R => I140
    );
\first_edge_taps_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_first_edge_taps_r[5]_i_2\,
      D => \^o56\(4),
      Q => O125,
      R => I140
    );
\first_edge_taps_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_first_edge_taps_r[5]_i_2\,
      D => \^o56\(5),
      Q => O124,
      R => I140
    );
found_edge_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I4,
      Q => \^o6\,
      R => '0'
    );
found_first_edge_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I82,
      Q => \^o26\,
      R => I5(0)
    );
found_second_edge_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I95,
      Q => \^o42\,
      R => I94(0)
    );
found_stable_eye_last_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I86,
      Q => \^found_stable_eye_last_r\,
      R => pb_detect_edge_setup
    );
found_stable_eye_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => n_0_found_stable_eye_r_i_2,
      I1 => \^pb_found_stable_eye_r\(4),
      I2 => \^pb_found_stable_eye_r\(5),
      O => n_0_found_stable_eye_r_i_1
    );
found_stable_eye_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^pb_found_stable_eye_r\(6),
      I1 => \^pb_found_stable_eye_r\(7),
      I2 => \^pb_found_stable_eye_r\(1),
      I3 => \^pb_found_stable_eye_r\(0),
      I4 => \^pb_found_stable_eye_r\(3),
      I5 => \^pb_found_stable_eye_r\(2),
      O => n_0_found_stable_eye_r_i_2
    );
found_stable_eye_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_found_stable_eye_r_i_1,
      Q => \^o4\,
      R => '0'
    );
\gen_byte_sel_div2.byte_sel_cnt[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => regl_dqs_cnt_r(0),
      I1 => \^out\(25),
      I2 => \^o5\,
      O => pi_stg2_rdlvl_cnt(0)
    );
\gen_byte_sel_div2.byte_sel_cnt[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^out\(25),
      I1 => regl_dqs_cnt_r(1),
      O => pi_stg2_rdlvl_cnt(1)
    );
\gen_mux_rd[0].mux_rd_fall0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I17,
      Q => \n_0_gen_mux_rd[0].mux_rd_fall0_r_reg[0]\,
      R => '0'
    );
\gen_mux_rd[0].mux_rd_fall1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I33,
      Q => \n_0_gen_mux_rd[0].mux_rd_fall1_r_reg[0]\,
      R => '0'
    );
\gen_mux_rd[0].mux_rd_rise0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I6,
      Q => \n_0_gen_mux_rd[0].mux_rd_rise0_r_reg[0]\,
      R => '0'
    );
\gen_mux_rd[0].mux_rd_rise1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I25,
      Q => \n_0_gen_mux_rd[0].mux_rd_rise1_r_reg[0]\,
      R => '0'
    );
\gen_mux_rd[1].mux_rd_fall0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I18,
      Q => \n_0_gen_mux_rd[1].mux_rd_fall0_r_reg[1]\,
      R => '0'
    );
\gen_mux_rd[1].mux_rd_fall1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I34,
      Q => \n_0_gen_mux_rd[1].mux_rd_fall1_r_reg[1]\,
      R => '0'
    );
\gen_mux_rd[1].mux_rd_rise0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I10,
      Q => \n_0_gen_mux_rd[1].mux_rd_rise0_r_reg[1]\,
      R => '0'
    );
\gen_mux_rd[1].mux_rd_rise1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I26,
      Q => \n_0_gen_mux_rd[1].mux_rd_rise1_r_reg[1]\,
      R => '0'
    );
\gen_mux_rd[2].mux_rd_fall0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I19,
      Q => \n_0_gen_mux_rd[2].mux_rd_fall0_r_reg[2]\,
      R => '0'
    );
\gen_mux_rd[2].mux_rd_fall1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I35,
      Q => \n_0_gen_mux_rd[2].mux_rd_fall1_r_reg[2]\,
      R => '0'
    );
\gen_mux_rd[2].mux_rd_rise0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I11,
      Q => \n_0_gen_mux_rd[2].mux_rd_rise0_r_reg[2]\,
      R => '0'
    );
\gen_mux_rd[2].mux_rd_rise1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I27,
      Q => \n_0_gen_mux_rd[2].mux_rd_rise1_r_reg[2]\,
      R => '0'
    );
\gen_mux_rd[3].mux_rd_fall0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I20,
      Q => \n_0_gen_mux_rd[3].mux_rd_fall0_r_reg[3]\,
      R => '0'
    );
\gen_mux_rd[3].mux_rd_fall1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I36,
      Q => \n_0_gen_mux_rd[3].mux_rd_fall1_r_reg[3]\,
      R => '0'
    );
\gen_mux_rd[3].mux_rd_rise0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I12,
      Q => \n_0_gen_mux_rd[3].mux_rd_rise0_r_reg[3]\,
      R => '0'
    );
\gen_mux_rd[3].mux_rd_rise1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I28,
      Q => \n_0_gen_mux_rd[3].mux_rd_rise1_r_reg[3]\,
      R => '0'
    );
\gen_mux_rd[4].mux_rd_fall0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I21,
      Q => \n_0_gen_mux_rd[4].mux_rd_fall0_r_reg[4]\,
      R => '0'
    );
\gen_mux_rd[4].mux_rd_fall1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I37,
      Q => \n_0_gen_mux_rd[4].mux_rd_fall1_r_reg[4]\,
      R => '0'
    );
\gen_mux_rd[4].mux_rd_rise0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I13,
      Q => \n_0_gen_mux_rd[4].mux_rd_rise0_r_reg[4]\,
      R => '0'
    );
\gen_mux_rd[4].mux_rd_rise1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I29,
      Q => \n_0_gen_mux_rd[4].mux_rd_rise1_r_reg[4]\,
      R => '0'
    );
\gen_mux_rd[5].mux_rd_fall0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I22,
      Q => \n_0_gen_mux_rd[5].mux_rd_fall0_r_reg[5]\,
      R => '0'
    );
\gen_mux_rd[5].mux_rd_fall1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I38,
      Q => \n_0_gen_mux_rd[5].mux_rd_fall1_r_reg[5]\,
      R => '0'
    );
\gen_mux_rd[5].mux_rd_rise0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I14,
      Q => \n_0_gen_mux_rd[5].mux_rd_rise0_r_reg[5]\,
      R => '0'
    );
\gen_mux_rd[5].mux_rd_rise1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I30,
      Q => \n_0_gen_mux_rd[5].mux_rd_rise1_r_reg[5]\,
      R => '0'
    );
\gen_mux_rd[6].mux_rd_fall0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I23,
      Q => \n_0_gen_mux_rd[6].mux_rd_fall0_r_reg[6]\,
      R => '0'
    );
\gen_mux_rd[6].mux_rd_fall1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I39,
      Q => \n_0_gen_mux_rd[6].mux_rd_fall1_r_reg[6]\,
      R => '0'
    );
\gen_mux_rd[6].mux_rd_rise0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I15,
      Q => \n_0_gen_mux_rd[6].mux_rd_rise0_r_reg[6]\,
      R => '0'
    );
\gen_mux_rd[6].mux_rd_rise1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I31,
      Q => \n_0_gen_mux_rd[6].mux_rd_rise1_r_reg[6]\,
      R => '0'
    );
\gen_mux_rd[7].mux_rd_fall0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I24,
      Q => \n_0_gen_mux_rd[7].mux_rd_fall0_r_reg[7]\,
      R => '0'
    );
\gen_mux_rd[7].mux_rd_fall1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I40,
      Q => \n_0_gen_mux_rd[7].mux_rd_fall1_r_reg[7]\,
      R => '0'
    );
\gen_mux_rd[7].mux_rd_rise0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I16,
      Q => \n_0_gen_mux_rd[7].mux_rd_rise0_r_reg[7]\,
      R => '0'
    );
\gen_mux_rd[7].mux_rd_rise1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I32,
      Q => \n_0_gen_mux_rd[7].mux_rd_rise1_r_reg[7]\,
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o17\,
      I1 => \^o3\,
      O => store_sr_r0
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o3\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]__0\(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(0),
      O => \n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r[0]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r[0]_i_1\,
      Q => idel_pat0_match_fall0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1\,
      Q => idel_pat0_match_fall1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1\,
      Q => idel_pat0_match_rise0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1\,
      Q => idel_pat0_match_rise1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(0),
      O => \n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1\,
      Q => idel_pat1_match_fall1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1\,
      Q => idel_pat1_match_rise0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1\,
      Q => idel_pat1_match_rise1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat0_match_fall0_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[0].pat0_match_fall0_r[0]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[0].pat0_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[0].pat0_match_fall0_r[0]_i_1\,
      Q => pat0_match_fall0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat0_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[0].pat0_match_fall1_r[0]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[0].pat0_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[0].pat0_match_fall1_r[0]_i_1\,
      Q => pat0_match_fall1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat0_match_rise0_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(0),
      O => \n_0_gen_pat_match_div2.gen_pat_match[0].pat0_match_rise0_r[0]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[0].pat0_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[0].pat0_match_rise0_r[0]_i_1\,
      Q => pat0_match_rise0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat0_match_rise1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[0].pat0_match_rise1_r[0]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[0].pat0_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[0].pat0_match_rise1_r[0]_i_1\,
      Q => pat0_match_rise1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1__0\
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1__0\,
      Q => pat1_match_fall0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r[0]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r[0]_i_1\,
      Q => pat1_match_fall1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(0),
      O => \n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1__0\
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1__0\,
      Q => pat1_match_rise1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1\,
      Q => idel_pat0_match_fall0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1\,
      Q => idel_pat0_match_fall1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1\,
      Q => pat1_match_rise0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(0),
      O => \n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r[1]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r[1]_i_1\,
      Q => idel_pat0_match_rise1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1\,
      Q => idel_pat1_match_fall0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1\,
      Q => idel_pat1_match_fall1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1\,
      Q => idel_pat1_match_rise0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat0_match_fall0_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(0),
      O => \n_0_gen_pat_match_div2.gen_pat_match[1].pat0_match_fall0_r[1]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[1].pat0_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[1].pat0_match_fall0_r[1]_i_1\,
      Q => pat0_match_fall0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat0_match_fall1_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[1].pat0_match_fall1_r[1]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[1].pat0_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[1].pat0_match_fall1_r[1]_i_1\,
      Q => pat0_match_fall1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat0_match_rise0_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[1].pat0_match_rise0_r[1]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[1].pat0_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[1].pat0_match_rise0_r[1]_i_1\,
      Q => pat0_match_rise0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat0_match_rise1_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[1].pat0_match_rise1_r[1]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[1].pat0_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[1].pat0_match_rise1_r[1]_i_1\,
      Q => pat0_match_rise1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(0),
      O => \n_0_gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1__0\
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1__0\,
      Q => pat1_match_fall1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r[1]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r[1]_i_1\,
      Q => pat1_match_rise1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(0),
      O => \n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1\,
      Q => idel_pat0_match_fall0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(0),
      O => \n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r[2]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r[2]_i_1\,
      Q => idel_pat0_match_fall1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1\,
      Q => idel_pat0_match_rise0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1\,
      Q => idel_pat0_match_rise1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1\,
      Q => idel_pat1_match_fall0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1\,
      Q => idel_pat1_match_rise0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1\,
      Q => idel_pat1_match_rise1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat0_match_fall0_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[2].pat0_match_fall0_r[2]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[2].pat0_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[2].pat0_match_fall0_r[2]_i_1\,
      Q => pat0_match_fall0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat0_match_fall1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[2].pat0_match_fall1_r[2]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[2].pat0_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[2].pat0_match_fall1_r[2]_i_1\,
      Q => pat0_match_fall1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat0_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(0),
      O => \n_0_gen_pat_match_div2.gen_pat_match[2].pat0_match_rise0_r[2]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[2].pat0_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[2].pat0_match_rise0_r[2]_i_1\,
      Q => pat0_match_rise0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat0_match_rise1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(0),
      O => \n_0_gen_pat_match_div2.gen_pat_match[2].pat0_match_rise1_r[2]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[2].pat0_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[2].pat0_match_rise1_r[2]_i_1\,
      Q => pat0_match_rise1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1__0\
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1__0\,
      Q => pat1_match_fall0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r[2]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r[2]_i_1\,
      Q => pat1_match_fall1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r[2]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r[2]_i_1\,
      Q => pat1_match_rise0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1\,
      Q => idel_pat0_match_fall0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1\,
      Q => idel_pat0_match_fall1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1\,
      Q => idel_pat0_match_rise0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(0),
      O => \n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1\,
      Q => idel_pat0_match_rise1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1\,
      Q => idel_pat1_match_fall0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1\,
      Q => idel_pat1_match_fall1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1\,
      Q => idel_pat1_match_rise1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat0_match_fall0_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(0),
      O => \n_0_gen_pat_match_div2.gen_pat_match[3].pat0_match_fall0_r[3]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[3].pat0_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[3].pat0_match_fall0_r[3]_i_1\,
      Q => pat0_match_fall0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat0_match_fall1_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(0),
      O => \n_0_gen_pat_match_div2.gen_pat_match[3].pat0_match_fall1_r[3]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[3].pat0_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[3].pat0_match_fall1_r[3]_i_1\,
      Q => pat0_match_fall1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat0_match_rise0_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[3].pat0_match_rise0_r[3]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[3].pat0_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[3].pat0_match_rise0_r[3]_i_1\,
      Q => pat0_match_rise0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat0_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[3].pat0_match_rise1_r[3]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[3].pat0_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[3].pat0_match_rise1_r[3]_i_1\,
      Q => pat0_match_rise1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1__0\
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1__0\,
      Q => pat1_match_fall0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r[3]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r[3]_i_1\,
      Q => pat1_match_rise0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r[3]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r[3]_i_1\,
      Q => pat1_match_rise1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(0),
      O => \n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1\,
      Q => idel_pat0_match_fall0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1\,
      Q => idel_pat0_match_fall1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1\,
      Q => idel_pat0_match_rise0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1\,
      Q => idel_pat0_match_rise1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(0),
      O => \n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1\,
      Q => idel_pat1_match_fall1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1\,
      Q => idel_pat1_match_rise0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1\,
      Q => idel_pat1_match_rise1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat0_match_fall0_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[4].pat0_match_fall0_r[4]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[4].pat0_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[4].pat0_match_fall0_r[4]_i_1\,
      Q => pat0_match_fall0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat0_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[4].pat0_match_fall1_r[4]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[4].pat0_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[4].pat0_match_fall1_r[4]_i_1\,
      Q => pat0_match_fall1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat0_match_rise0_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(0),
      O => \n_0_gen_pat_match_div2.gen_pat_match[4].pat0_match_rise0_r[4]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[4].pat0_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[4].pat0_match_rise0_r[4]_i_1\,
      Q => pat0_match_rise0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat0_match_rise1_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[4].pat0_match_rise1_r[4]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[4].pat0_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[4].pat0_match_rise1_r[4]_i_1\,
      Q => pat0_match_rise1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1__0\
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1__0\,
      Q => pat1_match_fall0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r[4]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r[4]_i_1\,
      Q => pat1_match_fall1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(0),
      O => \n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1__0\
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1__0\,
      Q => pat1_match_rise1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1\,
      Q => idel_pat0_match_fall0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1\,
      Q => idel_pat0_match_fall1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1\,
      Q => pat1_match_rise0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(0),
      O => \n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1\,
      Q => idel_pat0_match_rise1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1\,
      Q => idel_pat1_match_fall0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1\,
      Q => idel_pat1_match_fall1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1\,
      Q => idel_pat1_match_rise0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat0_match_fall0_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(0),
      O => \n_0_gen_pat_match_div2.gen_pat_match[5].pat0_match_fall0_r[5]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[5].pat0_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[5].pat0_match_fall0_r[5]_i_1\,
      Q => pat0_match_fall0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat0_match_fall1_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[5].pat0_match_fall1_r[5]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[5].pat0_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[5].pat0_match_fall1_r[5]_i_1\,
      Q => pat0_match_fall1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat0_match_rise0_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[5].pat0_match_rise0_r[5]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[5].pat0_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[5].pat0_match_rise0_r[5]_i_1\,
      Q => pat0_match_rise0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat0_match_rise1_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[5].pat0_match_rise1_r[5]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[5].pat0_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[5].pat0_match_rise1_r[5]_i_1\,
      Q => pat0_match_rise1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(0),
      O => \n_0_gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1__0\
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1__0\,
      Q => pat1_match_fall1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r[5]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r[5]_i_1\,
      Q => pat1_match_rise1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(0),
      O => \n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1\,
      Q => idel_pat0_match_fall0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(0),
      O => \n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1\,
      Q => idel_pat0_match_fall1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1\,
      Q => idel_pat0_match_rise0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1\,
      Q => idel_pat0_match_rise1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1\,
      Q => idel_pat1_match_fall0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1\,
      Q => idel_pat1_match_rise0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1\,
      Q => idel_pat1_match_rise1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat0_match_fall0_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[6].pat0_match_fall0_r[6]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[6].pat0_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[6].pat0_match_fall0_r[6]_i_1\,
      Q => pat0_match_fall0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat0_match_fall1_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[6].pat0_match_fall1_r[6]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[6].pat0_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[6].pat0_match_fall1_r[6]_i_1\,
      Q => pat0_match_fall1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat0_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(0),
      O => \n_0_gen_pat_match_div2.gen_pat_match[6].pat0_match_rise0_r[6]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[6].pat0_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[6].pat0_match_rise0_r[6]_i_1\,
      Q => pat0_match_rise0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat0_match_rise1_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(0),
      O => \n_0_gen_pat_match_div2.gen_pat_match[6].pat0_match_rise1_r[6]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[6].pat0_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[6].pat0_match_rise1_r[6]_i_1\,
      Q => pat0_match_rise1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1__0\
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1__0\,
      Q => pat1_match_fall0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r[6]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r[6]_i_1\,
      Q => pat1_match_fall1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r[6]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r[6]_i_1\,
      Q => pat1_match_rise0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1\,
      Q => idel_pat0_match_fall0_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1\,
      Q => idel_pat0_match_fall1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1\,
      Q => idel_pat0_match_rise0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(0),
      O => \n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1\,
      Q => idel_pat0_match_rise1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1\,
      Q => idel_pat1_match_fall0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1\,
      Q => idel_pat1_match_fall1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1\,
      Q => idel_pat1_match_rise1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat0_match_fall0_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(0),
      O => \n_0_gen_pat_match_div2.gen_pat_match[7].pat0_match_fall0_r[7]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[7].pat0_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[7].pat0_match_fall0_r[7]_i_1\,
      Q => pat0_match_fall0_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat0_match_fall1_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(0),
      O => \n_0_gen_pat_match_div2.gen_pat_match[7].pat0_match_fall1_r[7]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[7].pat0_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[7].pat0_match_fall1_r[7]_i_1\,
      Q => pat0_match_fall1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat0_match_rise0_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[7].pat0_match_rise0_r[7]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[7].pat0_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[7].pat0_match_rise0_r[7]_i_1\,
      Q => pat0_match_rise0_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat0_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[7].pat0_match_rise1_r[7]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[7].pat0_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[7].pat0_match_rise1_r[7]_i_1\,
      Q => pat0_match_rise1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1__0\
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1__0\,
      Q => pat1_match_fall0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r[7]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r[7]_i_1\,
      Q => pat1_match_rise0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(1),
      O => \n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r[7]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r[7]_i_1\,
      Q => pat1_match_rise1_r(5),
      R => '0'
    );
\gen_pat_match_div2.idel_pat0_data_match_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => idel_pat0_data_match_r0,
      Q => O7,
      R => '0'
    );
\gen_pat_match_div2.idel_pat0_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I43,
      Q => idel_pat0_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat0_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I45,
      Q => idel_pat0_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat0_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I42,
      Q => idel_pat0_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat0_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I44,
      Q => idel_pat0_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat1_data_match_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => idel_pat1_data_match_r0,
      Q => O8,
      R => '0'
    );
\gen_pat_match_div2.idel_pat1_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I9,
      Q => idel_pat1_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat1_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I8,
      Q => idel_pat1_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat1_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I7,
      Q => idel_pat1_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat1_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I41,
      Q => idel_pat1_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat_data_match_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I93,
      Q => \^o41\,
      R => '0'
    );
\gen_pat_match_div2.pat0_data_match_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pat0_data_match_r0,
      Q => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.pat0_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I52,
      Q => pat0_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat0_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I51,
      Q => pat0_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat0_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I50,
      Q => pat0_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat0_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I53,
      Q => pat0_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat1_data_match_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pat1_data_match_r0,
      Q => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      R => '0'
    );
\gen_pat_match_div2.pat1_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I48,
      Q => pat1_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat1_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I47,
      Q => pat1_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat1_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I46,
      Q => pat1_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat1_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I49,
      Q => pat1_match_rise1_and_r,
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[0].mux_rd_fall0_r_reg[0]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[0].mux_rd_fall1_r_reg[0]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[0].mux_rd_rise0_r_reg[0]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[0].mux_rd_rise1_r_reg[0]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[1].mux_rd_fall0_r_reg[1]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[1].mux_rd_fall1_r_reg[1]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[1].mux_rd_rise0_r_reg[1]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[1].mux_rd_rise1_r_reg[1]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[2].mux_rd_fall0_r_reg[2]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[2].mux_rd_fall1_r_reg[2]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[2].mux_rd_rise0_r_reg[2]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[2].mux_rd_rise1_r_reg[2]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[3].mux_rd_fall0_r_reg[3]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[3].mux_rd_fall1_r_reg[3]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[3].mux_rd_rise0_r_reg[3]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[3].mux_rd_rise1_r_reg[3]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[4].mux_rd_fall0_r_reg[4]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[4].mux_rd_fall1_r_reg[4]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[4].mux_rd_rise0_r_reg[4]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[4].mux_rd_rise1_r_reg[4]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[5].mux_rd_fall0_r_reg[5]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[5].mux_rd_fall1_r_reg[5]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[5].mux_rd_rise0_r_reg[5]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[5].mux_rd_rise1_r_reg[5]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[6].mux_rd_fall0_r_reg[6]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[6].mux_rd_fall1_r_reg[6]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[6].mux_rd_rise0_r_reg[6]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[6].mux_rd_rise1_r_reg[6]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[7].mux_rd_fall0_r_reg[7]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[7].mux_rd_fall1_r_reg[7]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[7].mux_rd_rise0_r_reg[7]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \n_0_gen_mux_rd[7].mux_rd_rise1_r_reg[7]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(1),
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv\,
      Q => \^o13\,
      R => \n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => p_324_out,
      Q => \n_0_gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_347_out
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_347_out,
      Q => O34,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_343_out
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_343_out,
      Q => O33,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_341_out
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_341_out,
      Q => O35,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_339_out
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_339_out,
      Q => O36,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sr_valid_r2\,
      O => \n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv\,
      Q => \^o9\,
      R => \n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => p_337_out,
      Q => \n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_332_out
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_332_out,
      Q => O31,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_330_out
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_330_out,
      Q => O29,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_328_out
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_328_out,
      Q => O30,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_326_out
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_326_out,
      Q => O32,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_diff_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv\,
      Q => \^p_1_in17_in\,
      R => \n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => p_298_out,
      Q => \n_0_gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_319_out
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_319_out,
      Q => p_0_in294_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_317_out
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_317_out,
      Q => p_3_in296_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_315_out
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_315_out,
      Q => p_1_in297_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_313_out
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_313_out,
      Q => p_2_in295_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_diff_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv\,
      Q => \^p_0_in106_in\,
      R => \n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => p_311_out,
      Q => \n_0_gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_306_out
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_306_out,
      Q => p_0_in307_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_304_out
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_304_out,
      Q => p_3_in309_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_302_out
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_302_out,
      Q => p_1_in310_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_300_out
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_300_out,
      Q => p_2_in308_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_diff_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv\,
      Q => \^p_1_in14_in\,
      R => \n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => p_272_out,
      Q => \n_0_gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_293_out
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_293_out,
      Q => p_0_in268_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_291_out
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_291_out,
      Q => p_3_in270_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_289_out
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_289_out,
      Q => p_1_in271_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_287_out
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_287_out,
      Q => p_2_in269_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_diff_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv\,
      Q => \^p_0_in103_in\,
      R => \n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => p_285_out,
      Q => \n_0_gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_280_out
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_280_out,
      Q => p_0_in281_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_278_out
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_278_out,
      Q => p_3_in283_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_276_out
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_276_out,
      Q => p_1_in284_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_274_out
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_274_out,
      Q => p_2_in282_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_diff_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv\,
      Q => \^p_1_in11_in\,
      R => \n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => p_246_out,
      Q => \n_0_gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_267_out
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_267_out,
      Q => p_0_in242_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_265_out
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_265_out,
      Q => p_3_in244_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_263_out
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_263_out,
      Q => p_1_in245_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_261_out
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_261_out,
      Q => p_2_in243_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_diff_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv\,
      Q => \^p_0_in100_in\,
      R => \n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => p_259_out,
      Q => \n_0_gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_254_out
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_254_out,
      Q => p_0_in255_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_252_out
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_252_out,
      Q => p_3_in257_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_250_out
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_250_out,
      Q => p_1_in258_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_248_out
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_248_out,
      Q => p_2_in256_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_diff_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv\,
      Q => \^p_1_in8_in\,
      R => \n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => p_220_out,
      Q => \n_0_gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_241_out
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_241_out,
      Q => p_0_in216_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_239_out
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_239_out,
      Q => p_3_in218_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_237_out
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_237_out,
      Q => p_1_in219_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_235_out
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_235_out,
      Q => p_2_in217_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_diff_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv\,
      Q => \^p_0_in97_in\,
      R => \n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => p_233_out,
      Q => \n_0_gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_228_out
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_228_out,
      Q => p_0_in229_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_226_out
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_226_out,
      Q => p_3_in231_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_224_out
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_224_out,
      Q => p_1_in232_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_222_out
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_222_out,
      Q => p_2_in230_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_diff_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv\,
      Q => \^p_1_in5_in\,
      R => \n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => p_194_out,
      Q => \n_0_gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_215_out
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_215_out,
      Q => p_0_in190_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_213_out
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_213_out,
      Q => p_3_in192_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_211_out
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_211_out,
      Q => p_1_in193_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_209_out
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_209_out,
      Q => p_2_in191_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_diff_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv\,
      Q => \^p_0_in94_in\,
      R => \n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => p_207_out,
      Q => \n_0_gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_202_out
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_202_out,
      Q => p_0_in203_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_200_out
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_200_out,
      Q => p_3_in205_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_198_out
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_198_out,
      Q => p_1_in206_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_196_out
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_196_out,
      Q => p_2_in204_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_diff_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv\,
      Q => \^p_1_in2_in\,
      R => \n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => p_168_out,
      Q => \n_0_gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_189_out
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_189_out,
      Q => p_0_in164_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_187_out
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_187_out,
      Q => p_3_in166_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_185_out
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_185_out,
      Q => p_1_in167_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_183_out
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_183_out,
      Q => p_2_in165_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_diff_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv\,
      Q => \^p_0_in91_in\,
      R => \n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => p_181_out,
      Q => \n_0_gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_176_out
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_176_out,
      Q => p_0_in177_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_174_out
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_174_out,
      Q => p_3_in179_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_172_out
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_172_out,
      Q => p_1_in180_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_170_out
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_170_out,
      Q => p_2_in178_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_diff_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv\,
      Q => \^o14\,
      R => \n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => p_142_out,
      Q => \n_0_gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_163_out
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_163_out,
      Q => p_0_in139_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_161_out
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_161_out,
      Q => p_3_in140_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_159_out
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_159_out,
      Q => p_1_in141_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_157_out
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_157_out,
      Q => O37,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_diff_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv\,
      Q => \^o11\,
      R => \n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => p_155_out,
      Q => \n_0_gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_150_out
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_150_out,
      Q => p_0_in151_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_148_out
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_148_out,
      Q => p_3_in153_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_146_out
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_146_out,
      Q => p_1_in154_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
    port map (
      I0 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(0),
      I3 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]__0\(0),
      I4 => \n_0_gen_pat_match_div2.pat0_data_match_r_reg\,
      I5 => \n_0_gen_pat_match_div2.pat1_data_match_r_reg\,
      O => p_144_out
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_144_out,
      Q => p_2_in152_in,
      R => '0'
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      O => \p_0_in__1\(0)
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(1),
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      O => \p_0_in__1\(1)
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(2),
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      I2 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(1),
      O => \p_0_in__1\(2)
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(3),
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(1),
      I2 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      I3 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(2),
      O => \p_0_in__1\(3)
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FB00FFFFFFFF"
    )
    port map (
      I0 => \^o96\,
      I1 => \^o86\,
      I2 => \^o18\,
      I3 => I128,
      I4 => \^o97\,
      I5 => \^o89\,
      O => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_6\,
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(4),
      I2 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(3),
      I3 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(1),
      I4 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      I5 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(2),
      O => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(4),
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(2),
      I2 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      I3 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(1),
      I4 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(3),
      O => \p_0_in__1\(4)
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^o86\,
      I1 => \^o9\,
      I2 => \^o96\,
      I3 => \^o13\,
      O => \^o97\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA8"
    )
    port map (
      I0 => \^o86\,
      I1 => \^out\(11),
      I2 => \^out\(8),
      I3 => \^out\(6),
      I4 => \^out\(13),
      I5 => \^pb_detect_edge_done_r\(0),
      O => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_6\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2\,
      D => \p_0_in__1\(0),
      Q => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      R => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2\,
      D => \p_0_in__1\(1),
      Q => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(1),
      R => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2\,
      D => \p_0_in__1\(2),
      Q => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(2),
      R => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2\,
      D => \p_0_in__1\(3),
      Q => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(3),
      R => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2\,
      D => \p_0_in__1\(4),
      Q => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(4),
      R => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1\
    );
\gen_track_left_edge[0].pb_detect_edge_done_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I63,
      Q => \^pb_detect_edge_done_r\(0),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[0].pb_found_edge_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
    port map (
      I0 => \^o89\,
      I1 => \^out\(13),
      I2 => \^out\(6),
      I3 => \^out\(8),
      I4 => \^out\(11),
      O => O98
    );
\gen_track_left_edge[0].pb_found_edge_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I74,
      Q => \^o18\,
      R => '0'
    );
\gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_cal1_state_r_reg[13]\,
      I1 => \n_0_FSM_onehot_cal1_state_r_reg[7]\,
      I2 => \^out\(5),
      I3 => \^o18\,
      I4 => \^o86\,
      I5 => \^o96\,
      O => pb_found_stable_eye_r79_out
    );
\gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(2),
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      I2 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(1),
      I3 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(3),
      I4 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(4),
      O => O101
    );
\gen_track_left_edge[0].pb_found_stable_eye_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I65,
      Q => \^pb_found_stable_eye_r\(0),
      R => '0'
    );
\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0A0A000E0"
    )
    port map (
      I0 => \^o96\,
      I1 => \^o9\,
      I2 => \^o89\,
      I3 => \^o86\,
      I4 => \^o99\,
      I5 => \^pb_detect_edge_done_r\(0),
      O => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1\
    );
\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^out\(11),
      I1 => \^out\(8),
      I2 => \^out\(6),
      I3 => \^out\(13),
      O => \^o99\
    );
\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1\,
      Q => \^o96\,
      R => '0'
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      O => \p_0_in__2\(0)
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(1),
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      O => \p_0_in__2\(1)
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(2),
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      I2 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(1),
      O => \p_0_in__2\(2)
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(3),
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(1),
      I2 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      I3 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(2),
      O => \p_0_in__2\(3)
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222022FFFFFFFF"
    )
    port map (
      I0 => I127,
      I1 => \^o95\,
      I2 => \^p_0_in16_in\,
      I3 => \^o86\,
      I4 => \^o19\,
      I5 => \^o89\,
      O => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_6\,
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(4),
      I2 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(3),
      I3 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(1),
      I4 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      I5 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(2),
      O => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(4),
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(2),
      I2 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      I3 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(1),
      I4 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(3),
      O => \p_0_in__2\(4)
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^p_0_in106_in\,
      I1 => \^o86\,
      I2 => \^p_0_in16_in\,
      I3 => \^p_1_in17_in\,
      O => \^o95\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA8"
    )
    port map (
      I0 => \^o86\,
      I1 => \^out\(11),
      I2 => \^out\(8),
      I3 => \^out\(6),
      I4 => \^out\(13),
      I5 => \^pb_detect_edge_done_r\(1),
      O => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_6\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2\,
      D => \p_0_in__2\(0),
      Q => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      R => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2\,
      D => \p_0_in__2\(1),
      Q => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(1),
      R => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2\,
      D => \p_0_in__2\(2),
      Q => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(2),
      R => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2\,
      D => \p_0_in__2\(3),
      Q => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(3),
      R => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2\,
      D => \p_0_in__2\(4),
      Q => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(4),
      R => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1\
    );
\gen_track_left_edge[1].pb_detect_edge_done_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I62,
      Q => \^pb_detect_edge_done_r\(1),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[1].pb_found_edge_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I75,
      Q => \^o19\,
      R => '0'
    );
\gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(2),
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      I2 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(1),
      I3 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(3),
      I4 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(4),
      O => O102
    );
\gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_cal1_state_r_reg[13]\,
      I1 => \n_0_FSM_onehot_cal1_state_r_reg[7]\,
      I2 => \^out\(5),
      I3 => \^o19\,
      I4 => \^o86\,
      I5 => \^p_0_in16_in\,
      O => pb_found_stable_eye_r75_out
    );
\gen_track_left_edge[1].pb_found_stable_eye_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I66,
      Q => \^pb_found_stable_eye_r\(1),
      R => '0'
    );
\gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0A0A000E0"
    )
    port map (
      I0 => \^p_0_in16_in\,
      I1 => \^p_0_in106_in\,
      I2 => \^o89\,
      I3 => \^o86\,
      I4 => \^o99\,
      I5 => \^pb_detect_edge_done_r\(1),
      O => \n_0_gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1\
    );
\gen_track_left_edge[1].pb_last_tap_jitter_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1\,
      Q => \^p_0_in16_in\,
      R => '0'
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      O => \p_0_in__3\(0)
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(1),
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      O => \p_0_in__3\(1)
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(2),
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      I2 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(1),
      O => \p_0_in__3\(2)
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(3),
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(1),
      I2 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      I3 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(2),
      O => \p_0_in__3\(3)
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FB00FFFFFFFF"
    )
    port map (
      I0 => \^p_0_in13_in\,
      I1 => \^o86\,
      I2 => \^o20\,
      I3 => I126,
      I4 => \^o94\,
      I5 => \^o89\,
      O => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_6\,
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(4),
      I2 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(3),
      I3 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(1),
      I4 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      I5 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(2),
      O => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(4),
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(2),
      I2 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      I3 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(1),
      I4 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(3),
      O => \p_0_in__3\(4)
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^p_0_in103_in\,
      I1 => \^o86\,
      I2 => \^p_0_in13_in\,
      I3 => \^p_1_in14_in\,
      O => \^o94\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA8"
    )
    port map (
      I0 => \^o86\,
      I1 => \^out\(11),
      I2 => \^out\(8),
      I3 => \^out\(6),
      I4 => \^out\(13),
      I5 => \^pb_detect_edge_done_r\(2),
      O => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_6\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2\,
      D => \p_0_in__3\(0),
      Q => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      R => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2\,
      D => \p_0_in__3\(1),
      Q => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(1),
      R => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2\,
      D => \p_0_in__3\(2),
      Q => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(2),
      R => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2\,
      D => \p_0_in__3\(3),
      Q => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(3),
      R => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2\,
      D => \p_0_in__3\(4),
      Q => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(4),
      R => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1\
    );
\gen_track_left_edge[2].pb_detect_edge_done_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I61,
      Q => \^pb_detect_edge_done_r\(2),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[2].pb_found_edge_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I76,
      Q => \^o20\,
      R => '0'
    );
\gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_cal1_state_r_reg[13]\,
      I1 => \n_0_FSM_onehot_cal1_state_r_reg[7]\,
      I2 => \^out\(5),
      I3 => \^o20\,
      I4 => \^o86\,
      I5 => \^p_0_in13_in\,
      O => pb_found_stable_eye_r71_out
    );
\gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(2),
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      I2 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(1),
      I3 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(3),
      I4 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(4),
      O => O103
    );
\gen_track_left_edge[2].pb_found_stable_eye_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I67,
      Q => \^pb_found_stable_eye_r\(2),
      R => '0'
    );
\gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0A0A000E0"
    )
    port map (
      I0 => \^p_0_in13_in\,
      I1 => \^p_0_in103_in\,
      I2 => \^o89\,
      I3 => \^o86\,
      I4 => \^o99\,
      I5 => \^pb_detect_edge_done_r\(2),
      O => \n_0_gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1\
    );
\gen_track_left_edge[2].pb_last_tap_jitter_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1\,
      Q => \^p_0_in13_in\,
      R => '0'
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      O => \p_0_in__4\(0)
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(1),
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      O => \p_0_in__4\(1)
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(2),
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      I2 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(1),
      O => \p_0_in__4\(2)
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(3),
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(1),
      I2 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      I3 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(2),
      O => \p_0_in__4\(3)
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FB00FFFFFFFF"
    )
    port map (
      I0 => \^p_0_in10_in\,
      I1 => \^o86\,
      I2 => \^o21\,
      I3 => I125,
      I4 => \^o93\,
      I5 => \^o89\,
      O => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_6\,
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(4),
      I2 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(3),
      I3 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(1),
      I4 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      I5 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(2),
      O => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(4),
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(2),
      I2 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      I3 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(1),
      I4 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(3),
      O => \p_0_in__4\(4)
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^p_0_in100_in\,
      I1 => \^o86\,
      I2 => \^p_0_in10_in\,
      I3 => \^p_1_in11_in\,
      O => \^o93\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA8"
    )
    port map (
      I0 => \^o86\,
      I1 => \^out\(11),
      I2 => \^out\(8),
      I3 => \^out\(6),
      I4 => \^out\(13),
      I5 => \^pb_detect_edge_done_r\(3),
      O => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_6\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2\,
      D => \p_0_in__4\(0),
      Q => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      R => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2\,
      D => \p_0_in__4\(1),
      Q => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(1),
      R => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2\,
      D => \p_0_in__4\(2),
      Q => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(2),
      R => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2\,
      D => \p_0_in__4\(3),
      Q => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(3),
      R => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2\,
      D => \p_0_in__4\(4),
      Q => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(4),
      R => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1\
    );
\gen_track_left_edge[3].pb_detect_edge_done_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I60,
      Q => \^pb_detect_edge_done_r\(3),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[3].pb_found_edge_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I77,
      Q => \^o21\,
      R => '0'
    );
\gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_cal1_state_r_reg[13]\,
      I1 => \n_0_FSM_onehot_cal1_state_r_reg[7]\,
      I2 => \^out\(5),
      I3 => \^o21\,
      I4 => \^o86\,
      I5 => \^p_0_in10_in\,
      O => pb_found_stable_eye_r67_out
    );
\gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(2),
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      I2 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(1),
      I3 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(3),
      I4 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(4),
      O => O104
    );
\gen_track_left_edge[3].pb_found_stable_eye_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I68,
      Q => \^pb_found_stable_eye_r\(3),
      R => '0'
    );
\gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0A0A000E0"
    )
    port map (
      I0 => \^p_0_in10_in\,
      I1 => \^p_0_in100_in\,
      I2 => \^o89\,
      I3 => \^o86\,
      I4 => \^o99\,
      I5 => \^pb_detect_edge_done_r\(3),
      O => \n_0_gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1\
    );
\gen_track_left_edge[3].pb_last_tap_jitter_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1\,
      Q => \^p_0_in10_in\,
      R => '0'
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      O => \p_0_in__5\(0)
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(1),
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      O => \p_0_in__5\(1)
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(2),
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      I2 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(1),
      O => \p_0_in__5\(2)
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(3),
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(1),
      I2 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      I3 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(2),
      O => \p_0_in__5\(3)
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FB00FFFFFFFF"
    )
    port map (
      I0 => \^p_0_in7_in\,
      I1 => \^o86\,
      I2 => \^o22\,
      I3 => I124,
      I4 => \^o92\,
      I5 => \^o89\,
      O => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_6\,
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(4),
      I2 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(3),
      I3 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(1),
      I4 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      I5 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(2),
      O => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(4),
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(2),
      I2 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      I3 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(1),
      I4 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(3),
      O => \p_0_in__5\(4)
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^p_0_in97_in\,
      I1 => \^o86\,
      I2 => \^p_0_in7_in\,
      I3 => \^p_1_in8_in\,
      O => \^o92\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA8"
    )
    port map (
      I0 => \^o86\,
      I1 => \^out\(11),
      I2 => \^out\(8),
      I3 => \^out\(6),
      I4 => \^out\(13),
      I5 => \^pb_detect_edge_done_r\(4),
      O => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_6\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2\,
      D => \p_0_in__5\(0),
      Q => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      R => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2\,
      D => \p_0_in__5\(1),
      Q => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(1),
      R => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2\,
      D => \p_0_in__5\(2),
      Q => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(2),
      R => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2\,
      D => \p_0_in__5\(3),
      Q => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(3),
      R => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2\,
      D => \p_0_in__5\(4),
      Q => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(4),
      R => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1\
    );
\gen_track_left_edge[4].pb_detect_edge_done_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I59,
      Q => \^pb_detect_edge_done_r\(4),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[4].pb_found_edge_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I78,
      Q => \^o22\,
      R => '0'
    );
\gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_cal1_state_r_reg[13]\,
      I1 => \n_0_FSM_onehot_cal1_state_r_reg[7]\,
      I2 => \^out\(5),
      I3 => \^o22\,
      I4 => \^o86\,
      I5 => \^p_0_in7_in\,
      O => pb_found_stable_eye_r63_out
    );
\gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(2),
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      I2 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(1),
      I3 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(3),
      I4 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(4),
      O => O105
    );
\gen_track_left_edge[4].pb_found_stable_eye_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I69,
      Q => \^pb_found_stable_eye_r\(4),
      R => '0'
    );
\gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0A0A000E0"
    )
    port map (
      I0 => \^p_0_in7_in\,
      I1 => \^p_0_in97_in\,
      I2 => \^o89\,
      I3 => \^o86\,
      I4 => \^o99\,
      I5 => \^pb_detect_edge_done_r\(4),
      O => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1\
    );
\gen_track_left_edge[4].pb_last_tap_jitter_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1\,
      Q => \^p_0_in7_in\,
      R => '0'
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      O => \p_0_in__6\(0)
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(1),
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      O => \p_0_in__6\(1)
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(2),
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      I2 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(1),
      O => \p_0_in__6\(2)
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(3),
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(1),
      I2 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      I3 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(2),
      O => \p_0_in__6\(3)
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FB00FFFFFFFF"
    )
    port map (
      I0 => \^p_0_in4_in\,
      I1 => \^o86\,
      I2 => \^o23\,
      I3 => I123,
      I4 => \^o91\,
      I5 => \^o89\,
      O => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_6\,
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(4),
      I2 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(3),
      I3 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(1),
      I4 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      I5 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(2),
      O => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(4),
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(2),
      I2 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      I3 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(1),
      I4 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(3),
      O => \p_0_in__6\(4)
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^p_0_in94_in\,
      I1 => \^o86\,
      I2 => \^p_0_in4_in\,
      I3 => \^p_1_in5_in\,
      O => \^o91\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA8"
    )
    port map (
      I0 => \^o86\,
      I1 => \^out\(11),
      I2 => \^out\(8),
      I3 => \^out\(6),
      I4 => \^out\(13),
      I5 => \^pb_detect_edge_done_r\(5),
      O => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_6\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2\,
      D => \p_0_in__6\(0),
      Q => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      R => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2\,
      D => \p_0_in__6\(1),
      Q => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(1),
      R => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2\,
      D => \p_0_in__6\(2),
      Q => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(2),
      R => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2\,
      D => \p_0_in__6\(3),
      Q => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(3),
      R => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2\,
      D => \p_0_in__6\(4),
      Q => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(4),
      R => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1\
    );
\gen_track_left_edge[5].pb_detect_edge_done_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I58,
      Q => \^pb_detect_edge_done_r\(5),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[5].pb_found_edge_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I79,
      Q => \^o23\,
      R => '0'
    );
\gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_cal1_state_r_reg[13]\,
      I1 => \n_0_FSM_onehot_cal1_state_r_reg[7]\,
      I2 => \^out\(5),
      I3 => \^o23\,
      I4 => \^o86\,
      I5 => \^p_0_in4_in\,
      O => pb_found_stable_eye_r59_out
    );
\gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(2),
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      I2 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(1),
      I3 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(3),
      I4 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(4),
      O => O106
    );
\gen_track_left_edge[5].pb_found_stable_eye_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I70,
      Q => \^pb_found_stable_eye_r\(5),
      R => '0'
    );
\gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0A0A000E0"
    )
    port map (
      I0 => \^p_0_in4_in\,
      I1 => \^p_0_in94_in\,
      I2 => \^o89\,
      I3 => \^o86\,
      I4 => \^o99\,
      I5 => \^pb_detect_edge_done_r\(5),
      O => \n_0_gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1\
    );
\gen_track_left_edge[5].pb_last_tap_jitter_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1\,
      Q => \^p_0_in4_in\,
      R => '0'
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      O => \p_0_in__7\(0)
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(1),
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      O => \p_0_in__7\(1)
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(2),
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      I2 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(1),
      O => \p_0_in__7\(2)
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(3),
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(1),
      I2 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      I3 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(2),
      O => \p_0_in__7\(3)
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FB00FFFFFFFF"
    )
    port map (
      I0 => \^p_0_in1_in\,
      I1 => \^o86\,
      I2 => \^o24\,
      I3 => I122,
      I4 => \^o90\,
      I5 => \^o89\,
      O => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_6\,
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(4),
      I2 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(3),
      I3 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(1),
      I4 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      I5 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(2),
      O => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(4),
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(2),
      I2 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      I3 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(1),
      I4 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(3),
      O => \p_0_in__7\(4)
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^p_0_in91_in\,
      I1 => \^o86\,
      I2 => \^p_0_in1_in\,
      I3 => \^p_1_in2_in\,
      O => \^o90\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA8"
    )
    port map (
      I0 => \^o86\,
      I1 => \^out\(11),
      I2 => \^out\(8),
      I3 => \^out\(6),
      I4 => \^out\(13),
      I5 => \^pb_detect_edge_done_r\(6),
      O => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_6\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2\,
      D => \p_0_in__7\(0),
      Q => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      R => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2\,
      D => \p_0_in__7\(1),
      Q => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(1),
      R => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2\,
      D => \p_0_in__7\(2),
      Q => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(2),
      R => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2\,
      D => \p_0_in__7\(3),
      Q => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(3),
      R => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2\,
      D => \p_0_in__7\(4),
      Q => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(4),
      R => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1\
    );
\gen_track_left_edge[6].pb_detect_edge_done_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I57,
      Q => \^pb_detect_edge_done_r\(6),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[6].pb_found_edge_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I80,
      Q => \^o24\,
      R => '0'
    );
\gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_cal1_state_r_reg[13]\,
      I1 => \n_0_FSM_onehot_cal1_state_r_reg[7]\,
      I2 => \^out\(5),
      I3 => \^o24\,
      I4 => \^o86\,
      I5 => \^p_0_in1_in\,
      O => pb_found_stable_eye_r55_out
    );
\gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(2),
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      I2 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(1),
      I3 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(3),
      I4 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(4),
      O => O107
    );
\gen_track_left_edge[6].pb_found_stable_eye_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I71,
      Q => \^pb_found_stable_eye_r\(6),
      R => '0'
    );
\gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0A0A000E0"
    )
    port map (
      I0 => \^p_0_in1_in\,
      I1 => \^p_0_in91_in\,
      I2 => \^o89\,
      I3 => \^o86\,
      I4 => \^o99\,
      I5 => \^pb_detect_edge_done_r\(6),
      O => \n_0_gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1\
    );
\gen_track_left_edge[6].pb_last_tap_jitter_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1\,
      Q => \^p_0_in1_in\,
      R => '0'
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      O => \p_0_in__8\(0)
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(1),
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      O => \p_0_in__8\(1)
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(2),
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      I2 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(1),
      O => \p_0_in__8\(2)
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(3),
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(1),
      I2 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      I3 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(2),
      O => \p_0_in__8\(3)
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FB00FFFFFFFF"
    )
    port map (
      I0 => \^o87\,
      I1 => \^o86\,
      I2 => \^o25\,
      I3 => I121,
      I4 => \^o88\,
      I5 => \^o89\,
      O => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_6\,
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(4),
      I2 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(3),
      I3 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(1),
      I4 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      I5 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(2),
      O => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(4),
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(2),
      I2 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      I3 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(1),
      I4 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(3),
      O => \p_0_in__8\(4)
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^o11\,
      I1 => \^o86\,
      I2 => \^o87\,
      I3 => \^o14\,
      O => \^o88\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA8"
    )
    port map (
      I0 => \^o86\,
      I1 => \^out\(11),
      I2 => \^out\(8),
      I3 => \^out\(6),
      I4 => \^out\(13),
      I5 => \^pb_detect_edge_done_r\(7),
      O => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_6\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2\,
      D => \p_0_in__8\(0),
      Q => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      R => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2\,
      D => \p_0_in__8\(1),
      Q => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(1),
      R => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2\,
      D => \p_0_in__8\(2),
      Q => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(2),
      R => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2\,
      D => \p_0_in__8\(3),
      Q => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(3),
      R => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2\,
      D => \p_0_in__8\(4),
      Q => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(4),
      R => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1\
    );
\gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_cal1_state_r_reg[13]\,
      I1 => \n_0_FSM_onehot_cal1_state_r_reg[7]\,
      I2 => \^out\(5),
      O => pb_detect_edge_setup
    );
\gen_track_left_edge[7].pb_detect_edge_done_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I56,
      Q => \^pb_detect_edge_done_r\(7),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[7].pb_found_edge_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I81,
      Q => \^o25\,
      R => '0'
    );
\gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_cal1_state_r_reg[13]\,
      I1 => \n_0_FSM_onehot_cal1_state_r_reg[7]\,
      I2 => \^out\(5),
      I3 => \^o25\,
      I4 => \^o86\,
      I5 => \^o87\,
      O => O100
    );
\gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(2),
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      I2 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(1),
      I3 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(3),
      I4 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(4),
      O => O108
    );
\gen_track_left_edge[7].pb_found_stable_eye_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I72,
      Q => \^pb_found_stable_eye_r\(7),
      R => '0'
    );
\gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0A0A000E0"
    )
    port map (
      I0 => \^o87\,
      I1 => \^o11\,
      I2 => \^o89\,
      I3 => \^o86\,
      I4 => \^o99\,
      I5 => \^pb_detect_edge_done_r\(7),
      O => \n_0_gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1\
    );
\gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1\,
      Q => \^o87\,
      R => '0'
    );
idel_adj_inc_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I87,
      Q => \^o38\,
      R => I5(0)
    );
\idel_dec_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
    port map (
      I0 => \^o82\(0),
      I1 => \^o5\,
      I2 => \^o83\(0),
      I3 => \^out\(4),
      I4 => \^o113\(0),
      I5 => \^out\(16),
      O => \n_0_idel_dec_cnt[0]_i_1\
    );
\idel_dec_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88F8888"
    )
    port map (
      I0 => idelay_tap_cnt_r(1),
      I1 => \^out\(4),
      I2 => \^o113\(0),
      I3 => \^o113\(1),
      I4 => \^out\(16),
      O => \n_0_idel_dec_cnt[1]_i_1\
    );
\idel_dec_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88F88888888"
    )
    port map (
      I0 => idelay_tap_cnt_r(2),
      I1 => \^out\(4),
      I2 => \^o113\(2),
      I3 => \^o113\(1),
      I4 => \^o113\(0),
      I5 => \^out\(16),
      O => \n_0_idel_dec_cnt[2]_i_1\
    );
\idel_dec_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88F88888888"
    )
    port map (
      I0 => idelay_tap_cnt_r(3),
      I1 => \^out\(4),
      I2 => \^o113\(3),
      I3 => \^o113\(2),
      I4 => I138,
      I5 => \^out\(16),
      O => \n_0_idel_dec_cnt[3]_i_1\
    );
\idel_dec_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_idel_dec_cnt[4]_i_3\,
      I1 => \^out\(16),
      I2 => cal1_state_r2,
      I3 => \^out\(11),
      I4 => \^detect_edge_done_r\,
      I5 => \^o41\,
      O => \n_0_idel_dec_cnt[4]_i_1\
    );
\idel_dec_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FF88888"
    )
    port map (
      I0 => idelay_tap_cnt_r(4),
      I1 => \^out\(4),
      I2 => \n_0_idel_dec_cnt_reg[4]\,
      I3 => I137,
      I4 => \^out\(16),
      O => \n_0_idel_dec_cnt[4]_i_2\
    );
\idel_dec_cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
    port map (
      I0 => \^o58\(5),
      I1 => \^o28\,
      I2 => I136,
      I3 => I134,
      I4 => \n_0_idel_dec_cnt[4]_i_7\,
      I5 => \^out\(3),
      O => \n_0_idel_dec_cnt[4]_i_3\
    );
\idel_dec_cnt[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_idel_dec_cnt_reg[4]\,
      I1 => \^o113\(1),
      I2 => \^o113\(0),
      I3 => \^o113\(2),
      I4 => \^o113\(3),
      O => cal1_state_r2
    );
\idel_dec_cnt[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => idel_mpr_pat_detect_r,
      I1 => \^o27\,
      O => \n_0_idel_dec_cnt[4]_i_7\
    );
\idel_dec_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_idel_dec_cnt[4]_i_1\,
      D => \n_0_idel_dec_cnt[0]_i_1\,
      Q => \^o113\(0),
      R => I5(0)
    );
\idel_dec_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_idel_dec_cnt[4]_i_1\,
      D => \n_0_idel_dec_cnt[1]_i_1\,
      Q => \^o113\(1),
      R => I5(0)
    );
\idel_dec_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_idel_dec_cnt[4]_i_1\,
      D => \n_0_idel_dec_cnt[2]_i_1\,
      Q => \^o113\(2),
      R => I5(0)
    );
\idel_dec_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_idel_dec_cnt[4]_i_1\,
      D => \n_0_idel_dec_cnt[3]_i_1\,
      Q => \^o113\(3),
      R => I5(0)
    );
\idel_dec_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_idel_dec_cnt[4]_i_1\,
      D => \n_0_idel_dec_cnt[4]_i_2\,
      Q => \n_0_idel_dec_cnt_reg[4]\,
      R => I5(0)
    );
idel_pat_detect_valid_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I84,
      Q => \^o27\,
      R => I5(0)
    );
\idelay_tap_cnt_r[0][0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => I120,
      I1 => \^idelay_ce_int\,
      I2 => \^o116\(0),
      O => \n_0_idelay_tap_cnt_r[0][0][0]_i_1\
    );
\idelay_tap_cnt_r[0][0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888882"
    )
    port map (
      I0 => I131,
      I1 => \^o116\(3),
      I2 => \^o116\(2),
      I3 => \^o116\(0),
      I4 => \^idelay_inc_int\,
      I5 => \^o116\(1),
      O => \n_0_idelay_tap_cnt_r[0][0][3]_i_1\
    );
\idelay_tap_cnt_r[0][0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1111F111"
    )
    port map (
      I0 => I129,
      I1 => I130(0),
      I2 => \n_0_idelay_tap_cnt_r[0][0][4]_i_4\,
      I3 => \^idelay_ce_int\,
      I4 => \^o5\,
      I5 => I120,
      O => \n_0_idelay_tap_cnt_r[0][0][4]_i_1\
    );
\idelay_tap_cnt_r[0][0][4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o111\,
      I1 => \^o110\,
      O => \n_0_idelay_tap_cnt_r[0][0][4]_i_4\
    );
\idelay_tap_cnt_r[0][0][4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAB"
    )
    port map (
      I0 => \^o116\(2),
      I1 => \^o116\(0),
      I2 => \^idelay_inc_int\,
      I3 => \^o116\(1),
      O => O117
    );
\idelay_tap_cnt_r_reg[0][0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_idelay_tap_cnt_r[0][0][4]_i_1\,
      D => \n_0_idelay_tap_cnt_r[0][0][0]_i_1\,
      Q => \^o83\(0),
      R => '0'
    );
\idelay_tap_cnt_r_reg[0][0][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_idelay_tap_cnt_r[0][0][4]_i_1\,
      D => I142(0),
      Q => \n_0_idelay_tap_cnt_r_reg[0][0][1]\,
      R => '0'
    );
\idelay_tap_cnt_r_reg[0][0][2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_idelay_tap_cnt_r[0][0][4]_i_1\,
      D => I142(1),
      Q => \n_0_idelay_tap_cnt_r_reg[0][0][2]\,
      R => '0'
    );
\idelay_tap_cnt_r_reg[0][0][3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_idelay_tap_cnt_r[0][0][4]_i_1\,
      D => \n_0_idelay_tap_cnt_r[0][0][3]_i_1\,
      Q => \n_0_idelay_tap_cnt_r_reg[0][0][3]\,
      R => '0'
    );
\idelay_tap_cnt_r_reg[0][0][4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_idelay_tap_cnt_r[0][0][4]_i_1\,
      D => I142(2),
      Q => \n_0_idelay_tap_cnt_r_reg[0][0][4]\,
      R => '0'
    );
\idelay_tap_cnt_r_reg[0][1][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => \n_0_idelay_tap_cnt_r[0][0][0]_i_1\,
      Q => \^o82\(0),
      R => '0'
    );
\idelay_tap_cnt_r_reg[0][1][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I142(0),
      Q => \n_0_idelay_tap_cnt_r_reg[0][1][1]\,
      R => '0'
    );
\idelay_tap_cnt_r_reg[0][1][2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I142(1),
      Q => \n_0_idelay_tap_cnt_r_reg[0][1][2]\,
      R => '0'
    );
\idelay_tap_cnt_r_reg[0][1][3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => \n_0_idelay_tap_cnt_r[0][0][3]_i_1\,
      Q => \n_0_idelay_tap_cnt_r_reg[0][1][3]\,
      R => '0'
    );
\idelay_tap_cnt_r_reg[0][1][4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I142(2),
      Q => \n_0_idelay_tap_cnt_r_reg[0][1][4]\,
      R => '0'
    );
\idelay_tap_cnt_slice_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o82\(0),
      I1 => \^o5\,
      I2 => \^o83\(0),
      O => idelay_tap_cnt_r(0)
    );
\idelay_tap_cnt_slice_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_idelay_tap_cnt_r_reg[0][1][1]\,
      I1 => \^o5\,
      I2 => \n_0_idelay_tap_cnt_r_reg[0][0][1]\,
      O => idelay_tap_cnt_r(1)
    );
\idelay_tap_cnt_slice_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_idelay_tap_cnt_r_reg[0][1][2]\,
      I1 => \^o5\,
      I2 => \n_0_idelay_tap_cnt_r_reg[0][0][2]\,
      O => idelay_tap_cnt_r(2)
    );
\idelay_tap_cnt_slice_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => \n_0_idelay_tap_cnt_r_reg[0][0][3]\,
      I1 => \n_0_idelay_tap_cnt_r_reg[0][1][3]\,
      I2 => \^o5\,
      O => idelay_tap_cnt_r(3)
    );
\idelay_tap_cnt_slice_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_idelay_tap_cnt_r_reg[0][1][4]\,
      I1 => \^o5\,
      I2 => \n_0_idelay_tap_cnt_r_reg[0][0][4]\,
      O => idelay_tap_cnt_r(4)
    );
\idelay_tap_cnt_slice_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => idelay_tap_cnt_r(0),
      Q => \^o116\(0),
      R => I5(0)
    );
\idelay_tap_cnt_slice_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => idelay_tap_cnt_r(1),
      Q => \^o116\(1),
      R => I5(0)
    );
\idelay_tap_cnt_slice_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => idelay_tap_cnt_r(2),
      Q => \^o116\(2),
      R => I5(0)
    );
\idelay_tap_cnt_slice_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => idelay_tap_cnt_r(3),
      Q => \^o116\(3),
      R => I5(0)
    );
\idelay_tap_cnt_slice_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => idelay_tap_cnt_r(4),
      Q => \^o116\(4),
      R => I5(0)
    );
idelay_tap_limit_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
    port map (
      I0 => n_0_idelay_tap_limit_r_reg,
      I1 => n_0_idelay_tap_limit_r_i_2,
      I2 => n_0_idelay_tap_limit_r_i_3,
      I3 => \^o15\,
      I4 => I120,
      O => n_0_idelay_tap_limit_r_i_1
    );
idelay_tap_limit_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => \^o5\,
      I1 => \n_0_idelay_tap_cnt_r_reg[0][0][3]\,
      I2 => \n_0_idelay_tap_cnt_r_reg[0][0][1]\,
      I3 => \^o83\(0),
      I4 => \n_0_idelay_tap_cnt_r_reg[0][0][2]\,
      I5 => \n_0_idelay_tap_cnt_r_reg[0][0][4]\,
      O => n_0_idelay_tap_limit_r_i_2
    );
idelay_tap_limit_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_idelay_tap_cnt_r_reg[0][1][3]\,
      I1 => \^o5\,
      I2 => \n_0_idelay_tap_cnt_r_reg[0][1][2]\,
      I3 => \n_0_idelay_tap_cnt_r_reg[0][1][4]\,
      I4 => \n_0_idelay_tap_cnt_r_reg[0][1][1]\,
      I5 => \^o82\(0),
      O => n_0_idelay_tap_limit_r_i_3
    );
idelay_tap_limit_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_idelay_tap_limit_r_i_1,
      Q => n_0_idelay_tap_limit_r_reg,
      R => '0'
    );
\init_state_r[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o40\,
      I1 => I100,
      O => O48
    );
\init_state_r[1]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0F0F0"
    )
    port map (
      I0 => \^rdlvl_last_byte_done\,
      I1 => I99,
      I2 => pi_calib_done,
      I3 => \^o40\,
      I4 => I100,
      O => O44
    );
\init_state_r[2]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o40\,
      I1 => I100,
      O => O45
    );
\init_state_r[4]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
    port map (
      I0 => \^rdlvl_last_byte_done\,
      I1 => I99,
      I2 => I100,
      I3 => \^o40\,
      O => O47
    );
\init_state_r[6]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o16\,
      I1 => I139,
      O => ck_addr_cmd_delay_done
    );
\mpr_2to1.idel_mpr_pat_detect_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \n_0_mpr_2to1.idel_mpr_pat_detect_r_i_2\,
      I1 => \n_0_mpr_2to1.inhibit_edge_detect_r_i_4\,
      I2 => I120,
      I3 => \^out\(1),
      I4 => inhibit_edge_detect_r,
      I5 => \n_0_mpr_2to1.idel_mpr_pat_detect_r_i_3\,
      O => \n_0_mpr_2to1.idel_mpr_pat_detect_r_i_1\
    );
\mpr_2to1.idel_mpr_pat_detect_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
    port map (
      I0 => \n_0_mpr_2to1.inhibit_edge_detect_r_i_3\,
      I1 => \n_0_mpr_2to1.stable_idel_cnt_reg[0]\,
      I2 => \n_0_mpr_2to1.stable_idel_cnt_reg[1]\,
      I3 => \n_0_mpr_2to1.stable_idel_cnt_reg[2]\,
      I4 => \n_0_mpr_2to1.stable_idel_cnt[2]_i_4\,
      I5 => idel_mpr_pat_detect_r,
      O => \n_0_mpr_2to1.idel_mpr_pat_detect_r_i_2\
    );
\mpr_2to1.idel_mpr_pat_detect_r_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \^out\(3),
      I1 => \^o27\,
      I2 => \n_0_mpr_2to1.stable_idel_cnt_reg[1]\,
      I3 => \n_0_mpr_2to1.stable_idel_cnt_reg[2]\,
      O => \n_0_mpr_2to1.idel_mpr_pat_detect_r_i_3\
    );
\mpr_2to1.idel_mpr_pat_detect_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_mpr_2to1.idel_mpr_pat_detect_r_i_1\,
      Q => idel_mpr_pat_detect_r,
      R => '0'
    );
\mpr_2to1.inhibit_edge_detect_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF700"
    )
    port map (
      I0 => \n_0_mpr_2to1.inhibit_edge_detect_r_i_2\,
      I1 => \^out\(3),
      I2 => \n_0_mpr_2to1.inhibit_edge_detect_r_i_3\,
      I3 => inhibit_edge_detect_r,
      I4 => \n_0_mpr_2to1.inhibit_edge_detect_r_i_4\,
      I5 => I120,
      O => \n_0_mpr_2to1.inhibit_edge_detect_r_i_1\
    );
\mpr_2to1.inhibit_edge_detect_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFCFFACA"
    )
    port map (
      I0 => \n_0_idelay_tap_cnt_r_reg[0][0][3]\,
      I1 => \n_0_idelay_tap_cnt_r_reg[0][1][3]\,
      I2 => \^o5\,
      I3 => \n_0_idelay_tap_cnt_r_reg[0][1][1]\,
      I4 => \n_0_idelay_tap_cnt_r_reg[0][0][1]\,
      I5 => \^o84\,
      O => \n_0_mpr_2to1.inhibit_edge_detect_r_i_2\
    );
\mpr_2to1.inhibit_edge_detect_r_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
    port map (
      I0 => mpr_rd_fall1_prev_r,
      I1 => mpr_rd_fall0_prev_r,
      I2 => mpr_rd_rise0_prev_r,
      I3 => mpr_rd_rise1_prev_r,
      O => \n_0_mpr_2to1.inhibit_edge_detect_r_i_3\
    );
\mpr_2to1.inhibit_edge_detect_r_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => mpr_rd_rise0_prev_r,
      I1 => mpr_rd_rise1_prev_r,
      I2 => mpr_rd_fall1_prev_r,
      I3 => mpr_rd_fall0_prev_r,
      O => \n_0_mpr_2to1.inhibit_edge_detect_r_i_4\
    );
\mpr_2to1.inhibit_edge_detect_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_mpr_2to1.inhibit_edge_detect_r_i_1\,
      Q => inhibit_edge_detect_r,
      R => '0'
    );
\mpr_2to1.stable_idel_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => \n_0_mpr_2to1.stable_idel_cnt_reg[0]\,
      I1 => stable_idel_cnt,
      I2 => stable_idel_cnt0,
      O => \n_0_mpr_2to1.stable_idel_cnt[0]_i_1\
    );
\mpr_2to1.stable_idel_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
    port map (
      I0 => \n_0_mpr_2to1.stable_idel_cnt_reg[1]\,
      I1 => stable_idel_cnt,
      I2 => \n_0_mpr_2to1.stable_idel_cnt_reg[0]\,
      I3 => stable_idel_cnt0,
      O => \n_0_mpr_2to1.stable_idel_cnt[1]_i_1\
    );
\mpr_2to1.stable_idel_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
    port map (
      I0 => \n_0_mpr_2to1.stable_idel_cnt_reg[2]\,
      I1 => stable_idel_cnt,
      I2 => \n_0_mpr_2to1.stable_idel_cnt_reg[1]\,
      I3 => \n_0_mpr_2to1.stable_idel_cnt_reg[0]\,
      I4 => stable_idel_cnt0,
      O => \n_0_mpr_2to1.stable_idel_cnt[2]_i_1\
    );
\mpr_2to1.stable_idel_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB80000"
    )
    port map (
      I0 => \^o82\(0),
      I1 => \^o5\,
      I2 => \^o83\(0),
      I3 => \n_0_mpr_2to1.inhibit_edge_detect_r_i_2\,
      I4 => \n_0_mpr_2to1.idel_mpr_pat_detect_r_i_3\,
      I5 => \n_0_mpr_2to1.stable_idel_cnt[2]_i_4\,
      O => stable_idel_cnt
    );
\mpr_2to1.stable_idel_cnt[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_mpr_2to1.stable_idel_cnt[2]_i_4\,
      I1 => \^out\(1),
      I2 => I120,
      O => stable_idel_cnt0
    );
\mpr_2to1.stable_idel_cnt[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
    port map (
      I0 => \n_0_gen_mux_rd[0].mux_rd_rise0_r_reg[0]\,
      I1 => mpr_rd_rise0_prev_r,
      I2 => \n_0_gen_mux_rd[0].mux_rd_rise1_r_reg[0]\,
      I3 => mpr_rd_rise1_prev_r,
      I4 => \n_0_mpr_2to1.stable_idel_cnt[2]_i_5\,
      O => \n_0_mpr_2to1.stable_idel_cnt[2]_i_4\
    );
\mpr_2to1.stable_idel_cnt[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      I0 => mpr_rd_fall0_prev_r,
      I1 => \n_0_gen_mux_rd[0].mux_rd_fall0_r_reg[0]\,
      I2 => mpr_rd_fall1_prev_r,
      I3 => \n_0_gen_mux_rd[0].mux_rd_fall1_r_reg[0]\,
      O => \n_0_mpr_2to1.stable_idel_cnt[2]_i_5\
    );
\mpr_2to1.stable_idel_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_mpr_2to1.stable_idel_cnt[0]_i_1\,
      Q => \n_0_mpr_2to1.stable_idel_cnt_reg[0]\,
      R => '0'
    );
\mpr_2to1.stable_idel_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_mpr_2to1.stable_idel_cnt[1]_i_1\,
      Q => \n_0_mpr_2to1.stable_idel_cnt_reg[1]\,
      R => '0'
    );
\mpr_2to1.stable_idel_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_mpr_2to1.stable_idel_cnt[2]_i_1\,
      Q => \n_0_mpr_2to1.stable_idel_cnt_reg[2]\,
      R => '0'
    );
mpr_dec_cpt_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I85,
      Q => \^o28\,
      R => I5(0)
    );
mpr_rd_fall0_prev_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => mpr_rd_rise0_prev_r0,
      D => \n_0_gen_mux_rd[0].mux_rd_fall0_r_reg[0]\,
      Q => mpr_rd_fall0_prev_r,
      R => '0'
    );
mpr_rd_fall1_prev_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => mpr_rd_rise0_prev_r0,
      D => \n_0_gen_mux_rd[0].mux_rd_fall1_r_reg[0]\,
      Q => mpr_rd_fall1_prev_r,
      R => '0'
    );
mpr_rd_rise0_prev_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => mpr_rd_rise0_prev_r0,
      D => \n_0_gen_mux_rd[0].mux_rd_rise0_r_reg[0]\,
      Q => mpr_rd_rise0_prev_r,
      R => '0'
    );
mpr_rd_rise1_prev_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \^out\(1),
      I1 => \^out\(3),
      I2 => \^o27\,
      O => mpr_rd_rise0_prev_r0
    );
mpr_rd_rise1_prev_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => mpr_rd_rise0_prev_r0,
      D => \n_0_gen_mux_rd[0].mux_rd_rise1_r_reg[0]\,
      Q => mpr_rd_rise1_prev_r,
      R => '0'
    );
mpr_rdlvl_start_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I54,
      Q => \^mpr_rdlvl_start_r\,
      R => '0'
    );
mux_rd_valid_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I2,
      Q => \^o1\,
      R => '0'
    );
new_cnt_cpt_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40440000"
    )
    port map (
      I0 => \^rdlvl_stg1_start_r\,
      I1 => I55,
      I2 => \^mpr_rdlvl_start_r\,
      I3 => I54,
      I4 => \^out\(0),
      I5 => n_0_new_cnt_cpt_r_i_2,
      O => new_cnt_cpt_r
    );
new_cnt_cpt_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AA0000"
    )
    port map (
      I0 => \^out\(22),
      I1 => \^o110\,
      I2 => \^o111\,
      I3 => \^o5\,
      I4 => prech_done,
      O => n_0_new_cnt_cpt_r_i_2
    );
new_cnt_cpt_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => new_cnt_cpt_r,
      Q => \^o15\,
      R => I5(0)
    );
\phaser_in_gen.phaser_in_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_load,
      I2 => I98,
      I3 => I97,
      O => C_pi_counter_load_en81_out
    );
\phaser_in_gen.phaser_in_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(1),
      I2 => I98,
      I3 => I97,
      O => O130(1)
    );
\phaser_in_gen.phaser_in_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(1),
      I2 => I97,
      I3 => I98,
      O => COUNTERLOADVAL(1)
    );
\phaser_in_gen.phaser_in_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(0),
      I2 => I98,
      I3 => I97,
      O => O130(0)
    );
\phaser_in_gen.phaser_in_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(0),
      I2 => I97,
      I3 => I98,
      O => COUNTERLOADVAL(0)
    );
\phaser_in_gen.phaser_in_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_load,
      I2 => I98,
      I3 => I97,
      O => A_pi_counter_load_en146_out
    );
\phaser_in_gen.phaser_in_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54545400"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => tempmon_pi_f_en_r,
      I2 => rdlvl_pi_stg2_f_en,
      I3 => I98,
      I4 => I97,
      O => C_pi_fine_enable77_out
    );
\phaser_in_gen.phaser_in_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54540054"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => tempmon_pi_f_en_r,
      I2 => rdlvl_pi_stg2_f_en,
      I3 => I98,
      I4 => I97,
      O => A_pi_fine_enable142_out
    );
\phaser_in_gen.phaser_in_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54545400"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => tempmon_pi_f_inc_r,
      I2 => rdlvl_pi_stg2_f_incdec,
      I3 => I98,
      I4 => I97,
      O => C_pi_fine_inc79_out
    );
\phaser_in_gen.phaser_in_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54540054"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => tempmon_pi_f_inc_r,
      I2 => rdlvl_pi_stg2_f_incdec,
      I3 => I98,
      I4 => I97,
      O => A_pi_fine_inc144_out
    );
\phaser_in_gen.phaser_in_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(5),
      I2 => I98,
      I3 => I97,
      O => O130(5)
    );
\phaser_in_gen.phaser_in_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(5),
      I2 => I97,
      I3 => I98,
      O => COUNTERLOADVAL(5)
    );
\phaser_in_gen.phaser_in_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(4),
      I2 => I98,
      I3 => I97,
      O => O130(4)
    );
\phaser_in_gen.phaser_in_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(4),
      I2 => I97,
      I3 => I98,
      O => COUNTERLOADVAL(4)
    );
\phaser_in_gen.phaser_in_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(3),
      I2 => I98,
      I3 => I97,
      O => O130(3)
    );
\phaser_in_gen.phaser_in_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(3),
      I2 => I97,
      I3 => I98,
      O => COUNTERLOADVAL(3)
    );
\phaser_in_gen.phaser_in_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(2),
      I2 => I98,
      I3 => I97,
      O => O130(2)
    );
\phaser_in_gen.phaser_in_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(2),
      I2 => I97,
      I3 => I98,
      O => COUNTERLOADVAL(2)
    );
pi_cnt_dec_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I88,
      Q => \^o39\,
      R => '0'
    );
pi_en_stg2_f_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_en_stg2_f_timing,
      Q => rdlvl_pi_stg2_f_en,
      R => '0'
    );
pi_en_stg2_f_timing_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => n_0_cal1_dlyce_cpt_r_reg,
      I1 => \^o39\,
      O => n_0_pi_en_stg2_f_timing_i_1
    );
pi_en_stg2_f_timing_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_pi_en_stg2_f_timing_i_1,
      Q => pi_en_stg2_f_timing,
      R => I5(0)
    );
pi_fine_dly_dec_done_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => fine_dly_dec_done_r2,
      Q => \^o16\,
      R => '0'
    );
\pi_rdval_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808FB"
    )
    port map (
      I0 => Q(0),
      I1 => dqs_po_dec_done_r1,
      I2 => \^dqs_po_dec_done_r2\,
      I3 => \pi_rdval_cnt_reg__0\(0),
      I4 => \^o112\,
      O => \p_0_in__9\(0)
    );
\pi_rdval_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FB08FB0808FB"
    )
    port map (
      I0 => Q(1),
      I1 => dqs_po_dec_done_r1,
      I2 => \^dqs_po_dec_done_r2\,
      I3 => \pi_rdval_cnt_reg__0\(1),
      I4 => \^o112\,
      I5 => \pi_rdval_cnt_reg__0\(0),
      O => \p_0_in__9\(1)
    );
\pi_rdval_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
    port map (
      I0 => Q(2),
      I1 => \n_0_pi_rdval_cnt[5]_i_4\,
      I2 => \pi_rdval_cnt_reg__0\(2),
      I3 => \pi_rdval_cnt_reg__0\(0),
      I4 => \pi_rdval_cnt_reg__0\(1),
      I5 => \^o112\,
      O => \p_0_in__9\(2)
    );
\pi_rdval_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FBFB08"
    )
    port map (
      I0 => Q(3),
      I1 => dqs_po_dec_done_r1,
      I2 => \^dqs_po_dec_done_r2\,
      I3 => \pi_rdval_cnt_reg__0\(3),
      I4 => \n_0_pi_rdval_cnt[5]_i_5\,
      O => \p_0_in__9\(3)
    );
\pi_rdval_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0808FBFB08FB08"
    )
    port map (
      I0 => Q(4),
      I1 => dqs_po_dec_done_r1,
      I2 => \^dqs_po_dec_done_r2\,
      I3 => \pi_rdval_cnt_reg__0\(4),
      I4 => \pi_rdval_cnt_reg__0\(3),
      I5 => \n_0_pi_rdval_cnt[5]_i_5\,
      O => \p_0_in__9\(4)
    );
\pi_rdval_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      I0 => \^o112\,
      I1 => dqs_po_dec_done_r1,
      I2 => \^dqs_po_dec_done_r2\,
      I3 => \^o39\,
      O => \n_0_pi_rdval_cnt[5]_i_1\
    );
\pi_rdval_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B888B8"
    )
    port map (
      I0 => Q(5),
      I1 => \n_0_pi_rdval_cnt[5]_i_4\,
      I2 => \pi_rdval_cnt_reg__0\(5),
      I3 => \n_0_pi_rdval_cnt[5]_i_5\,
      I4 => \pi_rdval_cnt_reg__0\(4),
      I5 => \pi_rdval_cnt_reg__0\(3),
      O => \p_0_in__9\(5)
    );
\pi_rdval_cnt[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \pi_rdval_cnt_reg__0\(1),
      I1 => \pi_rdval_cnt_reg__0\(5),
      I2 => \pi_rdval_cnt_reg__0\(4),
      I3 => \pi_rdval_cnt_reg__0\(3),
      I4 => \pi_rdval_cnt_reg__0\(0),
      I5 => \pi_rdval_cnt_reg__0\(2),
      O => \^o112\
    );
\pi_rdval_cnt[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => dqs_po_dec_done_r1,
      I1 => \^dqs_po_dec_done_r2\,
      O => \n_0_pi_rdval_cnt[5]_i_4\
    );
\pi_rdval_cnt[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011111110"
    )
    port map (
      I0 => \pi_rdval_cnt_reg__0\(0),
      I1 => \pi_rdval_cnt_reg__0\(1),
      I2 => \pi_rdval_cnt_reg__0\(3),
      I3 => \pi_rdval_cnt_reg__0\(4),
      I4 => \pi_rdval_cnt_reg__0\(5),
      I5 => \pi_rdval_cnt_reg__0\(2),
      O => \n_0_pi_rdval_cnt[5]_i_5\
    );
\pi_rdval_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_pi_rdval_cnt[5]_i_1\,
      D => \p_0_in__9\(0),
      Q => \pi_rdval_cnt_reg__0\(0),
      R => I5(0)
    );
\pi_rdval_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_pi_rdval_cnt[5]_i_1\,
      D => \p_0_in__9\(1),
      Q => \pi_rdval_cnt_reg__0\(1),
      R => I5(0)
    );
\pi_rdval_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_pi_rdval_cnt[5]_i_1\,
      D => \p_0_in__9\(2),
      Q => \pi_rdval_cnt_reg__0\(2),
      R => I5(0)
    );
\pi_rdval_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_pi_rdval_cnt[5]_i_1\,
      D => \p_0_in__9\(3),
      Q => \pi_rdval_cnt_reg__0\(3),
      R => I5(0)
    );
\pi_rdval_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_pi_rdval_cnt[5]_i_1\,
      D => \p_0_in__9\(4),
      Q => \pi_rdval_cnt_reg__0\(4),
      R => I5(0)
    );
\pi_rdval_cnt_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_pi_rdval_cnt[5]_i_1\,
      D => \p_0_in__9\(5),
      Q => \pi_rdval_cnt_reg__0\(5),
      R => I5(0)
    );
pi_stg2_f_incdec_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_f_incdec_timing,
      Q => rdlvl_pi_stg2_f_incdec,
      R => '0'
    );
pi_stg2_f_incdec_timing_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => n_0_cal1_dlyce_cpt_r_reg,
      I1 => \^o2\,
      I2 => \^o39\,
      I3 => I120,
      O => pi_stg2_f_incdec_timing0
    );
pi_stg2_f_incdec_timing_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_f_incdec_timing0,
      Q => pi_stg2_f_incdec_timing,
      R => '0'
    );
pi_stg2_load_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_load_timing,
      Q => pi_stg2_load,
      R => '0'
    );
pi_stg2_load_timing_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I92,
      Q => pi_stg2_load_timing,
      R => '0'
    );
\pi_stg2_reg_l_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_reg_l_timing(0),
      Q => pi_stg2_reg_l(0),
      R => '0'
    );
\pi_stg2_reg_l_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_reg_l_timing(1),
      Q => pi_stg2_reg_l(1),
      R => '0'
    );
\pi_stg2_reg_l_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_reg_l_timing(2),
      Q => pi_stg2_reg_l(2),
      R => '0'
    );
\pi_stg2_reg_l_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_reg_l_timing(3),
      Q => pi_stg2_reg_l(3),
      R => '0'
    );
\pi_stg2_reg_l_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_reg_l_timing(4),
      Q => pi_stg2_reg_l(4),
      R => '0'
    );
\pi_stg2_reg_l_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_reg_l_timing(5),
      Q => pi_stg2_reg_l(5),
      R => '0'
    );
\pi_stg2_reg_l_timing[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][0]\,
      I1 => regl_dqs_cnt(0),
      I2 => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][0]\,
      O => \n_0_pi_stg2_reg_l_timing[0]_i_1\
    );
\pi_stg2_reg_l_timing[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][1]\,
      I1 => regl_dqs_cnt(0),
      I2 => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][1]\,
      O => \n_0_pi_stg2_reg_l_timing[1]_i_1\
    );
\pi_stg2_reg_l_timing[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][2]\,
      I1 => regl_dqs_cnt(0),
      I2 => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][2]\,
      O => \n_0_pi_stg2_reg_l_timing[2]_i_1\
    );
\pi_stg2_reg_l_timing[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][3]\,
      I1 => regl_dqs_cnt(0),
      I2 => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][3]\,
      O => \n_0_pi_stg2_reg_l_timing[3]_i_1\
    );
\pi_stg2_reg_l_timing[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][4]\,
      I1 => regl_dqs_cnt(0),
      I2 => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][4]\,
      O => \n_0_pi_stg2_reg_l_timing[4]_i_1\
    );
\pi_stg2_reg_l_timing[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][5]\,
      I1 => regl_dqs_cnt(0),
      I2 => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][5]\,
      O => \n_0_pi_stg2_reg_l_timing[5]_i_2\
    );
\pi_stg2_reg_l_timing[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
    port map (
      I0 => \^o80\,
      I1 => \^o79\,
      I2 => \^o78\,
      I3 => \^o77\,
      I4 => \^out\(25),
      I5 => regl_dqs_cnt(1),
      O => pi_stg2_load_timing0
    );
\pi_stg2_reg_l_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_pi_stg2_reg_l_timing[0]_i_1\,
      Q => pi_stg2_reg_l_timing(0),
      R => SR(0)
    );
\pi_stg2_reg_l_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_pi_stg2_reg_l_timing[1]_i_1\,
      Q => pi_stg2_reg_l_timing(1),
      R => SR(0)
    );
\pi_stg2_reg_l_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_pi_stg2_reg_l_timing[2]_i_1\,
      Q => pi_stg2_reg_l_timing(2),
      R => SR(0)
    );
\pi_stg2_reg_l_timing_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_pi_stg2_reg_l_timing[3]_i_1\,
      Q => pi_stg2_reg_l_timing(3),
      R => SR(0)
    );
\pi_stg2_reg_l_timing_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_pi_stg2_reg_l_timing[4]_i_1\,
      Q => pi_stg2_reg_l_timing(4),
      R => SR(0)
    );
\pi_stg2_reg_l_timing_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_pi_stg2_reg_l_timing[5]_i_2\,
      Q => pi_stg2_reg_l_timing(5),
      R => SR(0)
    );
\rd_mux_sel_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^o5\,
      Q => \^o10\,
      R => '0'
    );
\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_2\,
      I1 => \n_0_cal1_state_r1_reg[2]\,
      I2 => \^o110\,
      I3 => \^o111\,
      I4 => \^o10\,
      O => \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1\
    );
\rdlvl_dqs_tap_cnt_r[0][0][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
    port map (
      I0 => \n_0_cal1_state_r1_reg[4]\,
      I1 => \n_0_cal1_state_r1_reg[0]\,
      I2 => \n_0_cal1_state_r1_reg[1]\,
      I3 => \n_0_cal1_state_r1_reg[3]\,
      I4 => \n_0_cal1_state_r1_reg[5]\,
      O => \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_2\
    );
\rdlvl_dqs_tap_cnt_r[0][1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
    port map (
      I0 => \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_2\,
      I1 => \^o10\,
      I2 => \n_0_cal1_state_r1_reg[2]\,
      I3 => \^o110\,
      I4 => \^o111\,
      O => \n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1\
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1\,
      D => \^o56\(0),
      Q => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][0]\,
      R => I94(0)
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1\,
      D => \^o56\(1),
      Q => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][1]\,
      R => I94(0)
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1\,
      D => \^o56\(2),
      Q => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][2]\,
      R => I94(0)
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1\,
      D => \^o56\(3),
      Q => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][3]\,
      R => I94(0)
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1\,
      D => \^o56\(4),
      Q => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][4]\,
      R => I94(0)
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1\,
      D => \^o56\(5),
      Q => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][5]\,
      R => I94(0)
    );
\rdlvl_dqs_tap_cnt_r_reg[0][1][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1\,
      D => \^o56\(0),
      Q => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][0]\,
      R => I5(0)
    );
\rdlvl_dqs_tap_cnt_r_reg[0][1][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1\,
      D => \^o56\(1),
      Q => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][1]\,
      R => I5(0)
    );
\rdlvl_dqs_tap_cnt_r_reg[0][1][2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1\,
      D => \^o56\(2),
      Q => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][2]\,
      R => I5(0)
    );
\rdlvl_dqs_tap_cnt_r_reg[0][1][3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1\,
      D => \^o56\(3),
      Q => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][3]\,
      R => I5(0)
    );
\rdlvl_dqs_tap_cnt_r_reg[0][1][4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1\,
      D => \^o56\(4),
      Q => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][4]\,
      R => I5(0)
    );
\rdlvl_dqs_tap_cnt_r_reg[0][1][5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1\,
      D => \^o56\(5),
      Q => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][5]\,
      R => I5(0)
    );
rdlvl_last_byte_done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => \^out\(25),
      I1 => regl_dqs_cnt(1),
      I2 => regl_dqs_cnt(0),
      I3 => \^o81\,
      O => O121
    );
rdlvl_last_byte_done_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I91,
      Q => \^rdlvl_last_byte_done\,
      R => I5(0)
    );
rdlvl_prech_req_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_cal1_prech_req_r_reg,
      Q => rdlvl_prech_req,
      R => I5(0)
    );
rdlvl_rank_done_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      O => O122
    );
rdlvl_rank_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I90,
      Q => rdlvl_stg1_rank_done,
      R => I5(0)
    );
rdlvl_stg1_done_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I89,
      Q => \^o40\,
      R => '0'
    );
rdlvl_stg1_start_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I55,
      Q => \^rdlvl_stg1_start_r\,
      R => '0'
    );
\regl_dqs_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F00C000"
    )
    port map (
      I0 => regl_dqs_cnt(1),
      I1 => \^o81\,
      I2 => \^out\(25),
      I3 => I146,
      I4 => regl_dqs_cnt(0),
      O => \n_0_regl_dqs_cnt[0]_i_1\
    );
\regl_dqs_cnt[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \^o80\,
      I1 => \^o79\,
      I2 => \^o78\,
      I3 => \^o77\,
      O => \^o81\
    );
\regl_dqs_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F00"
    )
    port map (
      I0 => regl_dqs_cnt(0),
      I1 => I146,
      I2 => \n_0_regl_dqs_cnt[1]_i_3\,
      I3 => regl_dqs_cnt(1),
      O => \n_0_regl_dqs_cnt[1]_i_1\
    );
\regl_dqs_cnt[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000023"
    )
    port map (
      I0 => \^out\(25),
      I1 => \^o77\,
      I2 => \^o78\,
      I3 => \^o80\,
      I4 => \^o79\,
      I5 => I120,
      O => \n_0_regl_dqs_cnt[1]_i_3\
    );
\regl_dqs_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => regl_dqs_cnt(0),
      Q => regl_dqs_cnt_r(0),
      R => '0'
    );
\regl_dqs_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => regl_dqs_cnt(1),
      Q => regl_dqs_cnt_r(1),
      R => '0'
    );
\regl_dqs_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_regl_dqs_cnt[0]_i_1\,
      Q => regl_dqs_cnt(0),
      R => '0'
    );
\regl_dqs_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_regl_dqs_cnt[1]_i_1\,
      Q => regl_dqs_cnt(1),
      R => '0'
    );
reset_if_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AE"
    )
    port map (
      I0 => reset_if,
      I1 => \^o40\,
      I2 => rdlvl_stg1_done_r1,
      I3 => I120,
      I4 => reset_if_r9,
      O => O123
    );
\right_edge_taps_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
    port map (
      I0 => \^out\(13),
      I1 => \^o26\,
      I2 => \^found_stable_eye_last_r\,
      I3 => \^o6\,
      I4 => \^detect_edge_done_r\,
      I5 => \^tap_limit_cpt_r\,
      O => \n_0_right_edge_taps_r[5]_i_1\
    );
\right_edge_taps_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_right_edge_taps_r[5]_i_1\,
      D => \^o56\(0),
      Q => \n_0_right_edge_taps_r_reg[0]\,
      R => '0'
    );
\right_edge_taps_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_right_edge_taps_r[5]_i_1\,
      D => \^o56\(1),
      Q => \n_0_right_edge_taps_r_reg[1]\,
      R => '0'
    );
\right_edge_taps_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_right_edge_taps_r[5]_i_1\,
      D => \^o56\(2),
      Q => \^o119\(0),
      R => '0'
    );
\right_edge_taps_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_right_edge_taps_r[5]_i_1\,
      D => \^o56\(3),
      Q => \^o119\(1),
      R => '0'
    );
\right_edge_taps_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_right_edge_taps_r[5]_i_1\,
      D => \^o56\(4),
      Q => \^o119\(2),
      R => '0'
    );
\right_edge_taps_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_right_edge_taps_r[5]_i_1\,
      D => \^o56\(5),
      Q => \^o119\(3),
      R => '0'
    );
\rnk_cnt_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515EAAA55550000"
    )
    port map (
      I0 => \^out\(25),
      I1 => prech_done,
      I2 => \^o5\,
      I3 => \^o110\,
      I4 => \^o111\,
      I5 => \^out\(22),
      O => \n_0_rnk_cnt_r[0]_i_1__0\
    );
\rnk_cnt_r[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15EAFF0055005500"
    )
    port map (
      I0 => \^out\(25),
      I1 => prech_done,
      I2 => \^o5\,
      I3 => \^o110\,
      I4 => \^o111\,
      I5 => \^out\(22),
      O => \n_0_rnk_cnt_r[1]_i_1__0\
    );
\rnk_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rnk_cnt_r[0]_i_1__0\,
      Q => \^o111\,
      R => I5(0)
    );
\rnk_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rnk_cnt_r[1]_i_1__0\,
      Q => \^o110\,
      R => I5(0)
    );
samp_cnt_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA00"
    )
    port map (
      I0 => \^o86\,
      I1 => I147,
      I2 => I148,
      I3 => \^samp_edge_cnt0_en_r\,
      I4 => I120,
      O => n_0_samp_cnt_done_r_i_1
    );
samp_cnt_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_samp_cnt_done_r_i_1,
      Q => \^o86\,
      R => '0'
    );
samp_edge_cnt0_en_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^out\(13),
      I1 => \^out\(6),
      I2 => \^out\(8),
      I3 => \^out\(11),
      O => pb_detect_edge
    );
samp_edge_cnt0_en_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pb_detect_edge,
      Q => \^samp_edge_cnt0_en_r\,
      R => '0'
    );
\samp_edge_cnt0_r[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o118\(0),
      O => \n_0_samp_edge_cnt0_r[0]_i_3\
    );
\samp_edge_cnt0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^sr_valid_r2\,
      D => \n_0_samp_edge_cnt0_r_reg[0]_i_2\,
      Q => \^o118\(0),
      R => I152
    );
\samp_edge_cnt0_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^sr_valid_r2\,
      D => \n_0_samp_edge_cnt0_r_reg[10]_i_1\,
      Q => \^o118\(10),
      R => I152
    );
\samp_edge_cnt0_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^sr_valid_r2\,
      D => \n_0_samp_edge_cnt0_r_reg[11]_i_1\,
      Q => \^o118\(11),
      R => I152
    );
\samp_edge_cnt0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^sr_valid_r2\,
      D => \n_0_samp_edge_cnt0_r_reg[1]_i_1\,
      Q => \^o118\(1),
      R => I152
    );
\samp_edge_cnt0_r_reg[1]_i_2_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_samp_edge_cnt0_r_reg[4]_i_2\,
      CO(2) => \n_0_samp_edge_cnt0_r_reg[3]_i_2\,
      CO(1) => \n_0_samp_edge_cnt0_r_reg[2]_i_2\,
      CO(0) => \n_0_samp_edge_cnt0_r_reg[1]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_0_samp_edge_cnt0_r_reg[3]_i_1\,
      O(2) => \n_0_samp_edge_cnt0_r_reg[2]_i_1\,
      O(1) => \n_0_samp_edge_cnt0_r_reg[1]_i_1\,
      O(0) => \n_0_samp_edge_cnt0_r_reg[0]_i_2\,
      S(3 downto 1) => \^o118\(3 downto 1),
      S(0) => \n_0_samp_edge_cnt0_r[0]_i_3\
    );
\samp_edge_cnt0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^sr_valid_r2\,
      D => \n_0_samp_edge_cnt0_r_reg[2]_i_1\,
      Q => \^o118\(2),
      R => I152
    );
\samp_edge_cnt0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^sr_valid_r2\,
      D => \n_0_samp_edge_cnt0_r_reg[3]_i_1\,
      Q => \^o118\(3),
      R => I152
    );
\samp_edge_cnt0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^sr_valid_r2\,
      D => \n_0_samp_edge_cnt0_r_reg[4]_i_1\,
      Q => \^o118\(4),
      R => I152
    );
\samp_edge_cnt0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^sr_valid_r2\,
      D => \n_0_samp_edge_cnt0_r_reg[5]_i_1\,
      Q => \^o118\(5),
      R => I152
    );
\samp_edge_cnt0_r_reg[5]_i_2_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_samp_edge_cnt0_r_reg[4]_i_2\,
      CO(3) => \n_0_samp_edge_cnt0_r_reg[8]_i_2\,
      CO(2) => \n_0_samp_edge_cnt0_r_reg[7]_i_2\,
      CO(1) => \n_0_samp_edge_cnt0_r_reg[6]_i_2\,
      CO(0) => \n_0_samp_edge_cnt0_r_reg[5]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_samp_edge_cnt0_r_reg[7]_i_1\,
      O(2) => \n_0_samp_edge_cnt0_r_reg[6]_i_1\,
      O(1) => \n_0_samp_edge_cnt0_r_reg[5]_i_1\,
      O(0) => \n_0_samp_edge_cnt0_r_reg[4]_i_1\,
      S(3 downto 0) => \^o118\(7 downto 4)
    );
\samp_edge_cnt0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^sr_valid_r2\,
      D => \n_0_samp_edge_cnt0_r_reg[6]_i_1\,
      Q => \^o118\(6),
      R => I152
    );
\samp_edge_cnt0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^sr_valid_r2\,
      D => \n_0_samp_edge_cnt0_r_reg[7]_i_1\,
      Q => \^o118\(7),
      R => I152
    );
\samp_edge_cnt0_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^sr_valid_r2\,
      D => \n_0_samp_edge_cnt0_r_reg[8]_i_1\,
      Q => \^o118\(8),
      R => I152
    );
\samp_edge_cnt0_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^sr_valid_r2\,
      D => \n_0_samp_edge_cnt0_r_reg[9]_i_1\,
      Q => \^o118\(9),
      R => I152
    );
\samp_edge_cnt0_r_reg[9]_i_2_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_samp_edge_cnt0_r_reg[8]_i_2\,
      CO(3 downto 2) => \NLW_samp_edge_cnt0_r_reg[9]_i_2_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_0_samp_edge_cnt0_r_reg[10]_i_2\,
      CO(0) => \n_0_samp_edge_cnt0_r_reg[9]_i_2\,
      CYINIT => '0',
      DI(3) => \NLW_samp_edge_cnt0_r_reg[9]_i_2_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_samp_edge_cnt0_r_reg[11]_i_1\,
      O(2) => \n_0_samp_edge_cnt0_r_reg[10]_i_1\,
      O(1) => \n_0_samp_edge_cnt0_r_reg[9]_i_1\,
      O(0) => \n_0_samp_edge_cnt0_r_reg[8]_i_1\,
      S(3 downto 0) => \^o118\(11 downto 8)
    );
samp_edge_cnt1_en_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => samp_edge_cnt1_en_r0,
      Q => samp_edge_cnt1_en_r,
      R => I5(0)
    );
\samp_edge_cnt1_r[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o120\(0),
      O => \n_0_samp_edge_cnt1_r[0]_i_2\
    );
\samp_edge_cnt1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \n_0_samp_edge_cnt1_r_reg[0]_i_1\,
      Q => \^o120\(0),
      R => I152
    );
\samp_edge_cnt1_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \n_0_samp_edge_cnt1_r_reg[10]_i_1\,
      Q => \^o120\(10),
      R => I152
    );
\samp_edge_cnt1_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \n_0_samp_edge_cnt1_r_reg[11]_i_1\,
      Q => \^o120\(11),
      R => I152
    );
\samp_edge_cnt1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \n_0_samp_edge_cnt1_r_reg[1]_i_1\,
      Q => \^o120\(1),
      R => I152
    );
\samp_edge_cnt1_r_reg[1]_i_2_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_samp_edge_cnt1_r_reg[4]_i_2\,
      CO(2) => \n_0_samp_edge_cnt1_r_reg[3]_i_2\,
      CO(1) => \n_0_samp_edge_cnt1_r_reg[2]_i_2\,
      CO(0) => \n_0_samp_edge_cnt1_r_reg[1]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_0_samp_edge_cnt1_r_reg[3]_i_1\,
      O(2) => \n_0_samp_edge_cnt1_r_reg[2]_i_1\,
      O(1) => \n_0_samp_edge_cnt1_r_reg[1]_i_1\,
      O(0) => \n_0_samp_edge_cnt1_r_reg[0]_i_1\,
      S(3 downto 1) => \^o120\(3 downto 1),
      S(0) => \n_0_samp_edge_cnt1_r[0]_i_2\
    );
\samp_edge_cnt1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \n_0_samp_edge_cnt1_r_reg[2]_i_1\,
      Q => \^o120\(2),
      R => I152
    );
\samp_edge_cnt1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \n_0_samp_edge_cnt1_r_reg[3]_i_1\,
      Q => \^o120\(3),
      R => I152
    );
\samp_edge_cnt1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \n_0_samp_edge_cnt1_r_reg[4]_i_1\,
      Q => \^o120\(4),
      R => I152
    );
\samp_edge_cnt1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \n_0_samp_edge_cnt1_r_reg[5]_i_1\,
      Q => \^o120\(5),
      R => I152
    );
\samp_edge_cnt1_r_reg[5]_i_2_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_samp_edge_cnt1_r_reg[4]_i_2\,
      CO(3) => \n_0_samp_edge_cnt1_r_reg[8]_i_2\,
      CO(2) => \n_0_samp_edge_cnt1_r_reg[7]_i_2\,
      CO(1) => \n_0_samp_edge_cnt1_r_reg[6]_i_2\,
      CO(0) => \n_0_samp_edge_cnt1_r_reg[5]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_samp_edge_cnt1_r_reg[7]_i_1\,
      O(2) => \n_0_samp_edge_cnt1_r_reg[6]_i_1\,
      O(1) => \n_0_samp_edge_cnt1_r_reg[5]_i_1\,
      O(0) => \n_0_samp_edge_cnt1_r_reg[4]_i_1\,
      S(3 downto 0) => \^o120\(7 downto 4)
    );
\samp_edge_cnt1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \n_0_samp_edge_cnt1_r_reg[6]_i_1\,
      Q => \^o120\(6),
      R => I152
    );
\samp_edge_cnt1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \n_0_samp_edge_cnt1_r_reg[7]_i_1\,
      Q => \^o120\(7),
      R => I152
    );
\samp_edge_cnt1_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \n_0_samp_edge_cnt1_r_reg[8]_i_1\,
      Q => \^o120\(8),
      R => I152
    );
\samp_edge_cnt1_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \n_0_samp_edge_cnt1_r_reg[9]_i_1\,
      Q => \^o120\(9),
      R => I152
    );
\samp_edge_cnt1_r_reg[9]_i_2_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_samp_edge_cnt1_r_reg[8]_i_2\,
      CO(3 downto 2) => \NLW_samp_edge_cnt1_r_reg[9]_i_2_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_0_samp_edge_cnt1_r_reg[10]_i_2\,
      CO(0) => \n_0_samp_edge_cnt1_r_reg[9]_i_2\,
      CYINIT => '0',
      DI(3) => \NLW_samp_edge_cnt1_r_reg[9]_i_2_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_samp_edge_cnt1_r_reg[11]_i_1\,
      O(2) => \n_0_samp_edge_cnt1_r_reg[10]_i_1\,
      O(1) => \n_0_samp_edge_cnt1_r_reg[9]_i_1\,
      O(0) => \n_0_samp_edge_cnt1_r_reg[8]_i_1\,
      S(3 downto 0) => \^o120\(11 downto 8)
    );
\second_edge_taps_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o56\(0),
      O => \n_0_second_edge_taps_r[0]_i_1\
    );
\second_edge_taps_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o56\(1),
      I1 => \^o56\(0),
      O => \n_0_second_edge_taps_r[1]_i_1\
    );
\second_edge_taps_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \^o56\(2),
      I1 => \^o56\(1),
      I2 => \^o56\(0),
      O => \n_0_second_edge_taps_r[2]_i_1\
    );
\second_edge_taps_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \^o56\(3),
      I1 => \^o56\(2),
      I2 => \^o56\(0),
      I3 => \^o56\(1),
      O => \n_0_second_edge_taps_r[3]_i_1\
    );
\second_edge_taps_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \^o56\(4),
      I1 => \^o56\(3),
      I2 => \^o56\(1),
      I3 => \^o56\(0),
      I4 => \^o56\(2),
      O => \n_0_second_edge_taps_r[4]_i_1\
    );
\second_edge_taps_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
    port map (
      I0 => \^out\(22),
      I1 => \^found_stable_eye_last_r\,
      I2 => \^o26\,
      I3 => \^o109\,
      I4 => \^out\(13),
      O => found_second_edge_r
    );
\second_edge_taps_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \^o56\(5),
      I1 => \^o56\(4),
      I2 => \^o56\(2),
      I3 => \^o56\(0),
      I4 => \^o56\(1),
      I5 => \^o56\(3),
      O => \n_0_second_edge_taps_r[5]_i_3\
    );
\second_edge_taps_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => found_second_edge_r,
      D => \n_0_second_edge_taps_r[0]_i_1\,
      Q => \^second_edge_taps_r\(0),
      R => I141
    );
\second_edge_taps_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => found_second_edge_r,
      D => \n_0_second_edge_taps_r[1]_i_1\,
      Q => \^second_edge_taps_r\(1),
      R => I141
    );
\second_edge_taps_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => found_second_edge_r,
      D => \n_0_second_edge_taps_r[2]_i_1\,
      Q => \^second_edge_taps_r\(2),
      R => I141
    );
\second_edge_taps_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => found_second_edge_r,
      D => \n_0_second_edge_taps_r[3]_i_1\,
      Q => \^second_edge_taps_r\(3),
      R => I141
    );
\second_edge_taps_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => found_second_edge_r,
      D => \n_0_second_edge_taps_r[4]_i_1\,
      Q => \^second_edge_taps_r\(4),
      R => I141
    );
\second_edge_taps_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => found_second_edge_r,
      D => \n_0_second_edge_taps_r[5]_i_3\,
      Q => \^second_edge_taps_r\(5),
      R => I141
    );
sr_valid_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^o3\,
      Q => sr_valid_r1,
      R => '0'
    );
sr_valid_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => sr_valid_r1,
      Q => \^sr_valid_r2\,
      R => '0'
    );
sr_valid_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
    port map (
      I0 => \^o1\,
      I1 => I55,
      I2 => \n_0_cnt_shift_r_reg[1]\,
      I3 => \n_0_cnt_shift_r_reg[0]\,
      I4 => \n_0_cnt_shift_r_reg[2]\,
      I5 => \n_0_cnt_shift_r_reg[3]\,
      O => O76
    );
sr_valid_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => sr_valid_r112_out,
      Q => \^o3\,
      R => '0'
    );
\stg1_wr_rd_cnt[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
    port map (
      I0 => I96,
      I1 => \^o40\,
      I2 => stg1_wr_done,
      O => O43
    );
store_sr_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I64,
      Q => \^o17\,
      R => '0'
    );
store_sr_req_pulsed_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^out\(13),
      Q => n_0_store_sr_req_pulsed_r_reg,
      R => I5(0)
    );
store_sr_req_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
    port map (
      I0 => \^cal1_wait_r\,
      I1 => I132,
      I2 => \^out\(2),
      I3 => n_0_store_sr_req_pulsed_r_reg,
      I4 => \^out\(13),
      O => store_sr_req_r
    );
store_sr_req_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => store_sr_req_r,
      Q => O12,
      R => I5(0)
    );
\tap_cnt_cpt_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6CC9"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o56\(2),
      I2 => \^o56\(1),
      I3 => \^o56\(0),
      O => p_0_in(2)
    );
\tap_cnt_cpt_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6CCCCCC9"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o56\(3),
      I2 => \^o56\(2),
      I3 => \^o56\(0),
      I4 => \^o56\(1),
      O => p_0_in(3)
    );
\tap_cnt_cpt_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCCCCCCCCCCCCC9"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o56\(4),
      I2 => \^o56\(3),
      I3 => \^o56\(1),
      I4 => \^o56\(0),
      I5 => \^o56\(2),
      O => p_0_in(4)
    );
\tap_cnt_cpt_r[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => n_0_cal1_dlyce_cpt_r_reg,
      I1 => \^o56\(5),
      I2 => \n_0_tap_cnt_cpt_r[5]_i_4\,
      I3 => \^o2\,
      O => \n_0_tap_cnt_cpt_r[5]_i_2\
    );
\tap_cnt_cpt_r[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
    port map (
      I0 => \^o56\(5),
      I1 => n_0_tap_limit_cpt_r_i_2,
      I2 => \^o2\,
      I3 => \n_0_second_edge_taps_r[5]_i_3\,
      O => p_0_in(5)
    );
\tap_cnt_cpt_r[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \^o56\(3),
      I1 => \^o56\(1),
      I2 => \^o56\(0),
      I3 => \^o56\(2),
      I4 => \^o56\(4),
      O => \n_0_tap_cnt_cpt_r[5]_i_4\
    );
\tap_cnt_cpt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_tap_cnt_cpt_r[5]_i_2\,
      D => \n_0_second_edge_taps_r[0]_i_1\,
      Q => \^o56\(0),
      R => I149(0)
    );
\tap_cnt_cpt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_tap_cnt_cpt_r[5]_i_2\,
      D => I150(0),
      Q => \^o56\(1),
      R => I149(0)
    );
\tap_cnt_cpt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_tap_cnt_cpt_r[5]_i_2\,
      D => p_0_in(2),
      Q => \^o56\(2),
      R => I149(0)
    );
\tap_cnt_cpt_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_tap_cnt_cpt_r[5]_i_2\,
      D => p_0_in(3),
      Q => \^o56\(3),
      R => I149(0)
    );
\tap_cnt_cpt_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_tap_cnt_cpt_r[5]_i_2\,
      D => p_0_in(4),
      Q => \^o56\(4),
      R => I149(0)
    );
\tap_cnt_cpt_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_tap_cnt_cpt_r[5]_i_2\,
      D => p_0_in(5),
      Q => \^o56\(5),
      R => I149(0)
    );
tap_limit_cpt_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000EA"
    )
    port map (
      I0 => \^tap_limit_cpt_r\,
      I1 => n_0_tap_limit_cpt_r_i_2,
      I2 => \^o56\(5),
      I3 => n_0_tap_limit_cpt_r_i_3,
      I4 => I120,
      I5 => \^o15\,
      O => n_0_tap_limit_cpt_r_i_1
    );
tap_limit_cpt_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \^o56\(4),
      I1 => \^o56\(2),
      I2 => \^o56\(1),
      I3 => \^o56\(0),
      I4 => \^o56\(3),
      O => n_0_tap_limit_cpt_r_i_2
    );
tap_limit_cpt_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => \n_0_cal1_state_r1_reg[4]\,
      I1 => \n_0_cal1_state_r1_reg[0]\,
      I2 => \n_0_cal1_state_r1_reg[5]\,
      I3 => \n_0_cal1_state_r1_reg[2]\,
      I4 => \n_0_cal1_state_r1_reg[1]\,
      I5 => \n_0_cal1_state_r1_reg[3]\,
      O => n_0_tap_limit_cpt_r_i_3
    );
tap_limit_cpt_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_tap_limit_cpt_r_i_1,
      Q => \^tap_limit_cpt_r\,
      R => '0'
    );
\wait_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o115\(0),
      O => \wait_cnt_r0__0\(0)
    );
\wait_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \^o115\(2),
      I1 => \^o115\(0),
      I2 => \^o115\(1),
      O => \wait_cnt_r0__0\(2)
    );
\wait_cnt_r[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
    port map (
      I0 => \^dqs_po_dec_done_r2\,
      I1 => \^o115\(3),
      I2 => \^o115\(0),
      I3 => \^o115\(1),
      I4 => \^o115\(2),
      O => wait_cnt_r0
    );
\wait_cnt_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \^o115\(3),
      I1 => \^o115\(2),
      I2 => \^o115\(1),
      I3 => \^o115\(0),
      O => \wait_cnt_r0__0\(3)
    );
\wait_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wait_cnt_r0,
      D => \wait_cnt_r0__0\(0),
      Q => \^o115\(0),
      R => I153(0)
    );
\wait_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wait_cnt_r0,
      D => I154(0),
      Q => \^o115\(1),
      R => I153(0)
    );
\wait_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wait_cnt_r0,
      D => \wait_cnt_r0__0\(2),
      Q => \^o115\(2),
      R => I153(0)
    );
\wait_cnt_r_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => wait_cnt_r0,
      D => \wait_cnt_r0__0\(3),
      Q => \^o115\(3),
      S => I153(0)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \^o40\,
      I1 => I102(0),
      O => O49
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \^o40\,
      I1 => I101,
      O => O46
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_ddr_phy_tempmon is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    calib_sel0 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tempmon_sample_en : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    pi_fine_dly_dec_done : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I103 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I104 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_ddr_phy_tempmon : entity is "mig_7series_v2_3_ddr_phy_tempmon";
end mig_7series_0_mig_7series_v2_3_ddr_phy_tempmon;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_ddr_phy_tempmon is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal device_temp_101 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal device_temp_init : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal four_dec_min_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal four_dec_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal four_inc_max_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal four_inc_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \n_0_device_temp_init[11]_i_2\ : STD_LOGIC;
  signal \n_0_four_dec_min_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_four_dec_min_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_four_dec_min_limit[5]_i_2\ : STD_LOGIC;
  signal \n_0_four_dec_min_limit[5]_i_3\ : STD_LOGIC;
  signal \n_0_four_dec_min_limit[5]_i_4\ : STD_LOGIC;
  signal \n_0_four_dec_min_limit[5]_i_5\ : STD_LOGIC;
  signal \n_0_four_dec_min_limit[9]_i_2\ : STD_LOGIC;
  signal \n_0_four_dec_min_limit[9]_i_3\ : STD_LOGIC;
  signal \n_0_four_dec_min_limit[9]_i_4\ : STD_LOGIC;
  signal \n_0_four_dec_min_limit[9]_i_5\ : STD_LOGIC;
  signal \n_0_four_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_four_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_0_four_inc_max_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_four_inc_max_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_four_inc_max_limit[11]_i_4\ : STD_LOGIC;
  signal \n_0_four_inc_max_limit[11]_i_5\ : STD_LOGIC;
  signal \n_0_four_inc_max_limit[3]_i_2\ : STD_LOGIC;
  signal \n_0_four_inc_max_limit[3]_i_3\ : STD_LOGIC;
  signal \n_0_four_inc_max_limit[3]_i_4\ : STD_LOGIC;
  signal \n_0_four_inc_max_limit[3]_i_5\ : STD_LOGIC;
  signal \n_0_four_inc_max_limit[7]_i_2\ : STD_LOGIC;
  signal \n_0_four_inc_max_limit[7]_i_3\ : STD_LOGIC;
  signal \n_0_four_inc_max_limit[7]_i_4\ : STD_LOGIC;
  signal \n_0_four_inc_max_limit[7]_i_5\ : STD_LOGIC;
  signal \n_0_four_inc_max_limit_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_four_inc_max_limit_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_neutral_max_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_neutral_max_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_neutral_max_limit[11]_i_4\ : STD_LOGIC;
  signal \n_0_neutral_max_limit[11]_i_5\ : STD_LOGIC;
  signal \n_0_neutral_max_limit[3]_i_2\ : STD_LOGIC;
  signal \n_0_neutral_max_limit[3]_i_3\ : STD_LOGIC;
  signal \n_0_neutral_max_limit[3]_i_4\ : STD_LOGIC;
  signal \n_0_neutral_max_limit[3]_i_5\ : STD_LOGIC;
  signal \n_0_neutral_max_limit[7]_i_2\ : STD_LOGIC;
  signal \n_0_neutral_max_limit[7]_i_3\ : STD_LOGIC;
  signal \n_0_neutral_max_limit[7]_i_4\ : STD_LOGIC;
  signal \n_0_neutral_max_limit[7]_i_5\ : STD_LOGIC;
  signal \n_0_neutral_max_limit_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_neutral_max_limit_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_neutral_min_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_neutral_min_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_neutral_min_limit[5]_i_2\ : STD_LOGIC;
  signal \n_0_neutral_min_limit[5]_i_3\ : STD_LOGIC;
  signal \n_0_neutral_min_limit[5]_i_4\ : STD_LOGIC;
  signal \n_0_neutral_min_limit[5]_i_5\ : STD_LOGIC;
  signal \n_0_neutral_min_limit[9]_i_2\ : STD_LOGIC;
  signal \n_0_neutral_min_limit[9]_i_3\ : STD_LOGIC;
  signal \n_0_neutral_min_limit[9]_i_4\ : STD_LOGIC;
  signal \n_0_neutral_min_limit[9]_i_5\ : STD_LOGIC;
  signal \n_0_neutral_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_neutral_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_0_one_dec_max_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_one_dec_max_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_one_dec_max_limit[11]_i_4\ : STD_LOGIC;
  signal \n_0_one_dec_max_limit[11]_i_5\ : STD_LOGIC;
  signal \n_0_one_dec_max_limit[3]_i_2\ : STD_LOGIC;
  signal \n_0_one_dec_max_limit[3]_i_3\ : STD_LOGIC;
  signal \n_0_one_dec_max_limit[3]_i_4\ : STD_LOGIC;
  signal \n_0_one_dec_max_limit[3]_i_5\ : STD_LOGIC;
  signal \n_0_one_dec_max_limit[7]_i_2\ : STD_LOGIC;
  signal \n_0_one_dec_max_limit[7]_i_3\ : STD_LOGIC;
  signal \n_0_one_dec_max_limit[7]_i_4\ : STD_LOGIC;
  signal \n_0_one_dec_max_limit[7]_i_5\ : STD_LOGIC;
  signal \n_0_one_dec_max_limit_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_one_dec_max_limit_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_one_dec_min_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_one_dec_min_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_one_dec_min_limit[5]_i_2\ : STD_LOGIC;
  signal \n_0_one_dec_min_limit[5]_i_3\ : STD_LOGIC;
  signal \n_0_one_dec_min_limit[5]_i_4\ : STD_LOGIC;
  signal \n_0_one_dec_min_limit[5]_i_5\ : STD_LOGIC;
  signal \n_0_one_dec_min_limit[9]_i_2\ : STD_LOGIC;
  signal \n_0_one_dec_min_limit[9]_i_3\ : STD_LOGIC;
  signal \n_0_one_dec_min_limit[9]_i_4\ : STD_LOGIC;
  signal \n_0_one_dec_min_limit[9]_i_5\ : STD_LOGIC;
  signal \n_0_one_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_one_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_0_one_inc_max_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_one_inc_max_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_one_inc_max_limit[11]_i_4\ : STD_LOGIC;
  signal \n_0_one_inc_max_limit[11]_i_5\ : STD_LOGIC;
  signal \n_0_one_inc_max_limit[3]_i_2\ : STD_LOGIC;
  signal \n_0_one_inc_max_limit[3]_i_3\ : STD_LOGIC;
  signal \n_0_one_inc_max_limit[3]_i_4\ : STD_LOGIC;
  signal \n_0_one_inc_max_limit[3]_i_5\ : STD_LOGIC;
  signal \n_0_one_inc_max_limit[7]_i_2\ : STD_LOGIC;
  signal \n_0_one_inc_max_limit[7]_i_3\ : STD_LOGIC;
  signal \n_0_one_inc_max_limit[7]_i_4\ : STD_LOGIC;
  signal \n_0_one_inc_max_limit[7]_i_5\ : STD_LOGIC;
  signal \n_0_one_inc_max_limit_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_one_inc_max_limit_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_one_inc_min_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_one_inc_min_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_one_inc_min_limit[5]_i_2\ : STD_LOGIC;
  signal \n_0_one_inc_min_limit[5]_i_3\ : STD_LOGIC;
  signal \n_0_one_inc_min_limit[5]_i_4\ : STD_LOGIC;
  signal \n_0_one_inc_min_limit[5]_i_5\ : STD_LOGIC;
  signal \n_0_one_inc_min_limit[9]_i_2\ : STD_LOGIC;
  signal \n_0_one_inc_min_limit[9]_i_3\ : STD_LOGIC;
  signal \n_0_one_inc_min_limit[9]_i_4\ : STD_LOGIC;
  signal \n_0_one_inc_min_limit[9]_i_5\ : STD_LOGIC;
  signal \n_0_one_inc_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_one_inc_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal n_0_pi_f_dec_i_2 : STD_LOGIC;
  signal n_0_pi_f_inc_i_2 : STD_LOGIC;
  signal n_0_pi_f_inc_i_3 : STD_LOGIC;
  signal n_0_pi_f_inc_i_4 : STD_LOGIC;
  signal n_0_pi_f_inc_i_5 : STD_LOGIC;
  signal n_0_pi_f_inc_i_6 : STD_LOGIC;
  signal n_0_pi_f_inc_i_7 : STD_LOGIC;
  signal n_0_pi_f_inc_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_four_dec_min_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_four_dec_min_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_four_dec_min_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_four_dec_min_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_four_dec_min_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_four_dec_min_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_four_dec_min_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_four_dec_min_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_four_dec_min_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_four_dec_min_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_four_dec_min_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_four_dec_min_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_four_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_four_inc_max_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_four_inc_max_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_four_inc_max_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_four_inc_max_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_four_inc_max_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_four_inc_max_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_four_inc_max_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_four_inc_max_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_four_inc_max_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_four_inc_max_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_four_inc_max_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_four_inc_max_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_four_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_max_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_max_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_max_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_max_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_max_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_max_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_max_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_max_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_max_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_max_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_max_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_max_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_max_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_min_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_min_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_min_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_min_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_min_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_min_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_min_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_min_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_min_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_min_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_min_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_min_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_min_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_max_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_max_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_max_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_max_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_max_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_max_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_max_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_max_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_max_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_max_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_max_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_max_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_max_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_min_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_min_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_min_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_min_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_min_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_min_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_min_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_min_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_min_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_min_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_min_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_min_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_max_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_max_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_max_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_max_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_max_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_max_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_max_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_max_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_max_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_max_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_max_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_max_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_min_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_min_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_min_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_min_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_min_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_min_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_min_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_min_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_min_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_min_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_min_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_min_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_min_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_max_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_max_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_max_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_max_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_max_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_max_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_max_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_max_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_max_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_max_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_max_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_max_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_max_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_min_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_min_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_min_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_min_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_min_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_min_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_min_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_min_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_min_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_min_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_min_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_min_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_max_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_max_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_max_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_max_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_max_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_max_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_max_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_max_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_max_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_max_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_max_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_max_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_min_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_min_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_min_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_min_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_min_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_min_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_min_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_min_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_min_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_min_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_min_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_min_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_min_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_max_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_max_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_max_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_max_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_max_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_max_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_max_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_max_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_max_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_max_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_max_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_max_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_max_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_min_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_min_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_min_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_min_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_min_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_min_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_min_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_min_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_min_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_min_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_min_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_min_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_max_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_max_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_max_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_max_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_max_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_max_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_max_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_max_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_max_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_max_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_max_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_max_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_min_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_min_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_min_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_min_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_min_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_min_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_min_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_min_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_min_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_min_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_min_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_min_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_min_102_reg_i_2 : STD_LOGIC;
  signal n_0_tempmon_init_complete_i_1 : STD_LOGIC;
  signal \n_0_tempmon_state[0]_i_1\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_1\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_10\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_11\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_12\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_13\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_14\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_15\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_2\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_3\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_4\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_5\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_6\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_7\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_8\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_9\ : STD_LOGIC;
  signal \n_0_tempmon_state[1]_i_1\ : STD_LOGIC;
  signal \n_0_tempmon_state[2]_i_1\ : STD_LOGIC;
  signal \n_0_tempmon_state[3]_i_1\ : STD_LOGIC;
  signal \n_0_tempmon_state[4]_i_1\ : STD_LOGIC;
  signal \n_0_tempmon_state[5]_i_1\ : STD_LOGIC;
  signal \n_0_tempmon_state[6]_i_1\ : STD_LOGIC;
  signal \n_0_tempmon_state[6]_i_2\ : STD_LOGIC;
  signal \n_0_tempmon_state[7]_i_1\ : STD_LOGIC;
  signal \n_0_tempmon_state[8]_i_1\ : STD_LOGIC;
  signal \n_0_tempmon_state[9]_i_1\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[0]_i_1\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[10]_i_1\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[11]_i_1\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[11]_i_4\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[11]_i_5\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[11]_i_6\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[1]_i_1\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[2]_i_1\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[3]_i_1\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[3]_i_3\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[3]_i_4\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[3]_i_5\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[3]_i_6\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[4]_i_1\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[5]_i_1\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[6]_i_1\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[7]_i_1\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[7]_i_3\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[7]_i_4\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[7]_i_5\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[7]_i_6\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[8]_i_1\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[9]_i_1\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit_reg[7]_i_2\ : STD_LOGIC;
  signal \n_0_three_dec_min_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_three_dec_min_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_three_dec_min_limit[5]_i_2\ : STD_LOGIC;
  signal \n_0_three_dec_min_limit[5]_i_3\ : STD_LOGIC;
  signal \n_0_three_dec_min_limit[5]_i_4\ : STD_LOGIC;
  signal \n_0_three_dec_min_limit[5]_i_5\ : STD_LOGIC;
  signal \n_0_three_dec_min_limit[9]_i_2\ : STD_LOGIC;
  signal \n_0_three_dec_min_limit[9]_i_3\ : STD_LOGIC;
  signal \n_0_three_dec_min_limit[9]_i_4\ : STD_LOGIC;
  signal \n_0_three_dec_min_limit[9]_i_5\ : STD_LOGIC;
  signal \n_0_three_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_three_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_0_three_inc_max_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_three_inc_max_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_three_inc_max_limit[11]_i_4\ : STD_LOGIC;
  signal \n_0_three_inc_max_limit[11]_i_5\ : STD_LOGIC;
  signal \n_0_three_inc_max_limit[3]_i_2\ : STD_LOGIC;
  signal \n_0_three_inc_max_limit[3]_i_3\ : STD_LOGIC;
  signal \n_0_three_inc_max_limit[3]_i_4\ : STD_LOGIC;
  signal \n_0_three_inc_max_limit[3]_i_5\ : STD_LOGIC;
  signal \n_0_three_inc_max_limit[7]_i_2\ : STD_LOGIC;
  signal \n_0_three_inc_max_limit[7]_i_3\ : STD_LOGIC;
  signal \n_0_three_inc_max_limit[7]_i_4\ : STD_LOGIC;
  signal \n_0_three_inc_max_limit[7]_i_5\ : STD_LOGIC;
  signal \n_0_three_inc_max_limit_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_three_inc_max_limit_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_three_inc_min_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_three_inc_min_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_three_inc_min_limit[5]_i_2\ : STD_LOGIC;
  signal \n_0_three_inc_min_limit[5]_i_3\ : STD_LOGIC;
  signal \n_0_three_inc_min_limit[5]_i_4\ : STD_LOGIC;
  signal \n_0_three_inc_min_limit[5]_i_5\ : STD_LOGIC;
  signal \n_0_three_inc_min_limit[9]_i_2\ : STD_LOGIC;
  signal \n_0_three_inc_min_limit[9]_i_3\ : STD_LOGIC;
  signal \n_0_three_inc_min_limit[9]_i_4\ : STD_LOGIC;
  signal \n_0_three_inc_min_limit[9]_i_5\ : STD_LOGIC;
  signal \n_0_three_inc_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_three_inc_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_0_two_dec_max_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_two_dec_max_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_two_dec_max_limit[11]_i_4\ : STD_LOGIC;
  signal \n_0_two_dec_max_limit[11]_i_5\ : STD_LOGIC;
  signal \n_0_two_dec_max_limit[3]_i_2\ : STD_LOGIC;
  signal \n_0_two_dec_max_limit[3]_i_3\ : STD_LOGIC;
  signal \n_0_two_dec_max_limit[3]_i_4\ : STD_LOGIC;
  signal \n_0_two_dec_max_limit[3]_i_5\ : STD_LOGIC;
  signal \n_0_two_dec_max_limit[7]_i_2\ : STD_LOGIC;
  signal \n_0_two_dec_max_limit[7]_i_3\ : STD_LOGIC;
  signal \n_0_two_dec_max_limit[7]_i_4\ : STD_LOGIC;
  signal \n_0_two_dec_max_limit[7]_i_5\ : STD_LOGIC;
  signal \n_0_two_dec_max_limit_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_two_dec_max_limit_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_two_dec_min_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_two_dec_min_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_two_dec_min_limit[5]_i_2\ : STD_LOGIC;
  signal \n_0_two_dec_min_limit[5]_i_3\ : STD_LOGIC;
  signal \n_0_two_dec_min_limit[5]_i_4\ : STD_LOGIC;
  signal \n_0_two_dec_min_limit[5]_i_5\ : STD_LOGIC;
  signal \n_0_two_dec_min_limit[9]_i_2\ : STD_LOGIC;
  signal \n_0_two_dec_min_limit[9]_i_3\ : STD_LOGIC;
  signal \n_0_two_dec_min_limit[9]_i_4\ : STD_LOGIC;
  signal \n_0_two_dec_min_limit[9]_i_5\ : STD_LOGIC;
  signal \n_0_two_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_two_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_0_two_inc_max_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_two_inc_max_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_two_inc_max_limit[11]_i_4\ : STD_LOGIC;
  signal \n_0_two_inc_max_limit[11]_i_5\ : STD_LOGIC;
  signal \n_0_two_inc_max_limit[3]_i_2\ : STD_LOGIC;
  signal \n_0_two_inc_max_limit[3]_i_3\ : STD_LOGIC;
  signal \n_0_two_inc_max_limit[3]_i_4\ : STD_LOGIC;
  signal \n_0_two_inc_max_limit[3]_i_5\ : STD_LOGIC;
  signal \n_0_two_inc_max_limit[7]_i_2\ : STD_LOGIC;
  signal \n_0_two_inc_max_limit[7]_i_3\ : STD_LOGIC;
  signal \n_0_two_inc_max_limit[7]_i_4\ : STD_LOGIC;
  signal \n_0_two_inc_max_limit[7]_i_5\ : STD_LOGIC;
  signal \n_0_two_inc_max_limit_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_two_inc_max_limit_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_two_inc_min_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_two_inc_min_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_two_inc_min_limit[5]_i_2\ : STD_LOGIC;
  signal \n_0_two_inc_min_limit[5]_i_3\ : STD_LOGIC;
  signal \n_0_two_inc_min_limit[5]_i_4\ : STD_LOGIC;
  signal \n_0_two_inc_min_limit[5]_i_5\ : STD_LOGIC;
  signal \n_0_two_inc_min_limit[9]_i_2\ : STD_LOGIC;
  signal \n_0_two_inc_min_limit[9]_i_3\ : STD_LOGIC;
  signal \n_0_two_inc_min_limit[9]_i_4\ : STD_LOGIC;
  signal \n_0_two_inc_min_limit[9]_i_5\ : STD_LOGIC;
  signal \n_0_two_inc_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_two_inc_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_1_four_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_1_four_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_1_four_inc_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_four_inc_max_limit_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_four_inc_max_limit_reg[7]_i_1\ : STD_LOGIC;
  signal \n_1_neutral_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_neutral_max_limit_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_neutral_max_limit_reg[7]_i_1\ : STD_LOGIC;
  signal \n_1_neutral_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_1_neutral_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_1_one_dec_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_one_dec_max_limit_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_one_dec_max_limit_reg[7]_i_1\ : STD_LOGIC;
  signal \n_1_one_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_1_one_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_1_one_inc_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_one_inc_max_limit_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_one_inc_max_limit_reg[7]_i_1\ : STD_LOGIC;
  signal \n_1_one_inc_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_1_one_inc_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal n_1_temp_cmp_four_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_four_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_neutral_max_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_neutral_min_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_one_dec_max_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_one_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_one_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_one_inc_min_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_three_dec_max_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_three_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_three_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_three_inc_min_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_two_dec_max_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_two_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_two_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_two_inc_min_102_reg_i_2 : STD_LOGIC;
  signal \n_1_three_dec_max_limit_reg[11]_i_2\ : STD_LOGIC;
  signal \n_1_three_dec_max_limit_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_three_dec_max_limit_reg[7]_i_2\ : STD_LOGIC;
  signal \n_1_three_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_1_three_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_1_three_inc_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_three_inc_max_limit_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_three_inc_max_limit_reg[7]_i_1\ : STD_LOGIC;
  signal \n_1_three_inc_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_1_three_inc_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_1_two_dec_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_two_dec_max_limit_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_two_dec_max_limit_reg[7]_i_1\ : STD_LOGIC;
  signal \n_1_two_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_1_two_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_1_two_inc_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_two_inc_max_limit_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_two_inc_max_limit_reg[7]_i_1\ : STD_LOGIC;
  signal \n_1_two_inc_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_1_two_inc_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_2_four_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_2_four_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_2_four_inc_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_four_inc_max_limit_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_four_inc_max_limit_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_neutral_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_neutral_max_limit_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_neutral_max_limit_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_neutral_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_2_neutral_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_2_one_dec_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_one_dec_max_limit_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_one_dec_max_limit_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_one_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_2_one_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_2_one_inc_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_one_inc_max_limit_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_one_inc_max_limit_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_one_inc_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_2_one_inc_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal n_2_temp_cmp_four_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_four_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_neutral_max_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_neutral_min_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_one_dec_max_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_one_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_one_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_one_inc_min_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_three_dec_max_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_three_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_three_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_three_inc_min_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_two_dec_max_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_two_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_two_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_two_inc_min_102_reg_i_2 : STD_LOGIC;
  signal \n_2_three_dec_max_limit_reg[11]_i_2\ : STD_LOGIC;
  signal \n_2_three_dec_max_limit_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_three_dec_max_limit_reg[7]_i_2\ : STD_LOGIC;
  signal \n_2_three_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_2_three_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_2_three_inc_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_three_inc_max_limit_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_three_inc_max_limit_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_three_inc_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_2_three_inc_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_2_two_dec_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_two_dec_max_limit_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_two_dec_max_limit_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_two_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_2_two_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_2_two_inc_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_two_inc_max_limit_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_two_inc_max_limit_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_two_inc_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_2_two_inc_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_3_four_dec_min_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_four_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_3_four_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_3_four_inc_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_four_inc_max_limit_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_four_inc_max_limit_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_neutral_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_neutral_max_limit_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_neutral_max_limit_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_neutral_min_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_neutral_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_3_neutral_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_3_one_dec_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_one_dec_max_limit_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_one_dec_max_limit_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_one_dec_min_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_one_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_3_one_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_3_one_inc_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_one_inc_max_limit_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_one_inc_max_limit_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_one_inc_min_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_one_inc_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_3_one_inc_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal n_3_temp_cmp_four_dec_min_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_four_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_four_inc_max_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_four_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_neutral_max_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_neutral_max_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_neutral_min_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_neutral_min_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_one_dec_max_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_one_dec_max_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_one_dec_min_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_one_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_one_inc_max_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_one_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_one_inc_min_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_one_inc_min_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_three_dec_max_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_three_dec_max_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_three_dec_min_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_three_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_three_inc_max_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_three_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_three_inc_min_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_three_inc_min_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_two_dec_max_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_two_dec_max_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_two_dec_min_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_two_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_two_inc_max_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_two_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_two_inc_min_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_two_inc_min_102_reg_i_2 : STD_LOGIC;
  signal \n_3_three_dec_max_limit_reg[11]_i_2\ : STD_LOGIC;
  signal \n_3_three_dec_max_limit_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_three_dec_max_limit_reg[7]_i_2\ : STD_LOGIC;
  signal \n_3_three_dec_min_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_three_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_3_three_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_3_three_inc_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_three_inc_max_limit_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_three_inc_max_limit_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_three_inc_min_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_three_inc_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_3_three_inc_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_3_two_dec_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_two_dec_max_limit_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_two_dec_max_limit_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_two_dec_min_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_two_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_3_two_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_3_two_inc_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_two_inc_max_limit_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_two_inc_max_limit_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_two_inc_min_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_two_inc_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_3_two_inc_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_4_three_dec_max_limit_reg[11]_i_2\ : STD_LOGIC;
  signal \n_4_three_dec_max_limit_reg[3]_i_2\ : STD_LOGIC;
  signal \n_4_three_dec_max_limit_reg[7]_i_2\ : STD_LOGIC;
  signal \n_5_three_dec_max_limit_reg[11]_i_2\ : STD_LOGIC;
  signal \n_5_three_dec_max_limit_reg[3]_i_2\ : STD_LOGIC;
  signal \n_5_three_dec_max_limit_reg[7]_i_2\ : STD_LOGIC;
  signal \n_6_three_dec_max_limit_reg[11]_i_2\ : STD_LOGIC;
  signal \n_6_three_dec_max_limit_reg[3]_i_2\ : STD_LOGIC;
  signal \n_6_three_dec_max_limit_reg[7]_i_2\ : STD_LOGIC;
  signal \n_7_three_dec_max_limit_reg[11]_i_2\ : STD_LOGIC;
  signal \n_7_three_dec_max_limit_reg[3]_i_2\ : STD_LOGIC;
  signal \n_7_three_dec_max_limit_reg[7]_i_2\ : STD_LOGIC;
  signal neutral_max_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal neutral_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal neutral_min_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal neutral_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal one_dec_max_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal one_dec_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal one_dec_min_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal one_dec_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal one_inc_max_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal one_inc_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal one_inc_min_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal one_inc_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal p_0_in : STD_LOGIC;
  signal pi_f_dec_nxt : STD_LOGIC;
  signal pi_f_inc_nxt : STD_LOGIC;
  signal temp_cmp_four_dec_min_101 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102 : STD_LOGIC;
  signal temp_cmp_four_inc_max_101 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102 : STD_LOGIC;
  signal temp_cmp_neutral_max_101 : STD_LOGIC;
  signal temp_cmp_neutral_max_102 : STD_LOGIC;
  signal temp_cmp_neutral_min_101 : STD_LOGIC;
  signal temp_cmp_neutral_min_102 : STD_LOGIC;
  signal temp_cmp_one_dec_max_101 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102 : STD_LOGIC;
  signal temp_cmp_one_dec_min_101 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102 : STD_LOGIC;
  signal temp_cmp_one_inc_max_101 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102 : STD_LOGIC;
  signal temp_cmp_one_inc_min_101 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102 : STD_LOGIC;
  signal temp_cmp_three_dec_max_101 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102 : STD_LOGIC;
  signal temp_cmp_three_dec_min_101 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102 : STD_LOGIC;
  signal temp_cmp_three_inc_max_101 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102 : STD_LOGIC;
  signal temp_cmp_three_inc_min_101 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102 : STD_LOGIC;
  signal temp_cmp_two_dec_max_101 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102 : STD_LOGIC;
  signal temp_cmp_two_dec_min_101 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102 : STD_LOGIC;
  signal temp_cmp_two_inc_max_101 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102 : STD_LOGIC;
  signal temp_cmp_two_inc_min_101 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102 : STD_LOGIC;
  signal tempmon_init_complete : STD_LOGIC;
  signal tempmon_sample_en_101 : STD_LOGIC;
  signal tempmon_sample_en_102 : STD_LOGIC;
  signal tempmon_state : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tempmon_state_init : STD_LOGIC;
  signal three_dec_max_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal three_dec_min_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal three_dec_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal three_inc_max_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal three_inc_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal three_inc_min_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal three_inc_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal two_dec_max_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal two_dec_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal two_dec_min_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal two_dec_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal two_inc_max_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal two_inc_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal two_inc_min_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal two_inc_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal update_temp_101 : STD_LOGIC;
  signal update_temp_102 : STD_LOGIC;
  signal \NLW_four_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_four_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_four_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_neutral_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_neutral_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_neutral_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_one_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_one_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_one_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_one_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_one_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_one_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_four_dec_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_four_dec_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_four_dec_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_four_inc_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_four_inc_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_four_inc_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_neutral_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_neutral_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_neutral_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_neutral_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_neutral_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_neutral_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_dec_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_one_dec_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_dec_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_dec_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_one_dec_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_dec_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_inc_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_one_inc_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_inc_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_inc_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_one_inc_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_inc_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_dec_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_three_dec_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_dec_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_dec_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_three_dec_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_dec_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_inc_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_three_inc_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_inc_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_inc_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_three_inc_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_inc_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_dec_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_two_dec_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_dec_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_dec_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_two_dec_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_dec_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_inc_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_two_inc_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_inc_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_inc_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_two_inc_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_inc_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_three_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_three_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_three_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_three_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_three_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_two_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_two_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_two_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_two_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_two_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_two_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \calib_zero_ctrl[0]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \calib_zero_inputs[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of pi_f_dec_i_2 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of pi_f_inc_i_6 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of pi_f_inc_i_7 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of pi_f_inc_i_8 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \tempmon_state[10]_i_10\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \tempmon_state[10]_i_11\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tempmon_state[10]_i_12\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tempmon_state[10]_i_5\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tempmon_state[10]_i_8\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \tempmon_state[1]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tempmon_state[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \tempmon_state[6]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \three_dec_max_limit[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \three_dec_max_limit[11]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \three_dec_max_limit[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \three_dec_max_limit[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \three_dec_max_limit[4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \three_dec_max_limit[5]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \three_dec_max_limit[6]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \three_dec_max_limit[7]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \three_dec_max_limit[8]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \three_dec_max_limit[9]_i_1\ : label is "soft_lutpair22";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
\calib_zero_ctrl[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o2\,
      I2 => I1,
      I3 => I42,
      O => calib_sel0
    );
\calib_zero_inputs[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => I1,
      I1 => \^o2\,
      I2 => \^o1\,
      O => O4
    );
\device_temp_101_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I104(0),
      Q => device_temp_101(0),
      R => I103(2)
    );
\device_temp_101_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I104(10),
      Q => device_temp_101(10),
      R => I103(2)
    );
\device_temp_101_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I104(11),
      Q => device_temp_101(11),
      R => I103(2)
    );
\device_temp_101_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I104(1),
      Q => device_temp_101(1),
      R => I103(2)
    );
\device_temp_101_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I104(2),
      Q => device_temp_101(2),
      R => I103(2)
    );
\device_temp_101_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I104(3),
      Q => device_temp_101(3),
      R => I103(2)
    );
\device_temp_101_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I104(4),
      Q => device_temp_101(4),
      R => I103(2)
    );
\device_temp_101_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I104(5),
      Q => device_temp_101(5),
      R => I103(2)
    );
\device_temp_101_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I104(6),
      Q => device_temp_101(6),
      R => I103(2)
    );
\device_temp_101_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I104(7),
      Q => device_temp_101(7),
      R => I103(2)
    );
\device_temp_101_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I104(8),
      Q => device_temp_101(8),
      R => I103(2)
    );
\device_temp_101_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I104(9),
      Q => device_temp_101(9),
      R => I103(2)
    );
\device_temp_init[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => tempmon_state(10),
      I1 => tempmon_state(8),
      I2 => tempmon_state(9),
      I3 => tempmon_state(6),
      I4 => tempmon_state(7),
      I5 => \n_0_device_temp_init[11]_i_2\,
      O => tempmon_state_init
    );
\device_temp_init[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => tempmon_state(4),
      I1 => tempmon_state(5),
      I2 => tempmon_state(1),
      I3 => tempmon_state(0),
      I4 => tempmon_state(3),
      I5 => tempmon_state(2),
      O => \n_0_device_temp_init[11]_i_2\
    );
\device_temp_init_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(0),
      Q => device_temp_init(0),
      R => I103(2)
    );
\device_temp_init_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(10),
      Q => device_temp_init(10),
      R => I103(2)
    );
\device_temp_init_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(11),
      Q => device_temp_init(11),
      R => I103(2)
    );
\device_temp_init_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(1),
      Q => device_temp_init(1),
      R => I103(2)
    );
\device_temp_init_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(2),
      Q => device_temp_init(2),
      R => I103(2)
    );
\device_temp_init_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(3),
      Q => device_temp_init(3),
      R => I103(2)
    );
\device_temp_init_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(4),
      Q => device_temp_init(4),
      R => I103(2)
    );
\device_temp_init_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(5),
      Q => device_temp_init(5),
      R => I103(2)
    );
\device_temp_init_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(6),
      Q => device_temp_init(6),
      R => I103(2)
    );
\device_temp_init_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(7),
      Q => device_temp_init(7),
      R => I103(2)
    );
\device_temp_init_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(8),
      Q => device_temp_init(8),
      R => I103(2)
    );
\device_temp_init_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(9),
      Q => device_temp_init(9),
      R => I103(2)
    );
\four_dec_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_dec_max_limit(11),
      O => \n_0_four_dec_min_limit[11]_i_2\
    );
\four_dec_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_dec_max_limit(10),
      O => \n_0_four_dec_min_limit[11]_i_3\
    );
\four_dec_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_dec_max_limit(5),
      O => \n_0_four_dec_min_limit[5]_i_2\
    );
\four_dec_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_dec_max_limit(4),
      O => \n_0_four_dec_min_limit[5]_i_3\
    );
\four_dec_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_dec_max_limit(3),
      O => \n_0_four_dec_min_limit[5]_i_4\
    );
\four_dec_min_limit[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => three_dec_max_limit(2),
      O => \n_0_four_dec_min_limit[5]_i_5\
    );
\four_dec_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_dec_max_limit(9),
      O => \n_0_four_dec_min_limit[9]_i_2\
    );
\four_dec_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_dec_max_limit(8),
      O => \n_0_four_dec_min_limit[9]_i_3\
    );
\four_dec_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_dec_max_limit(7),
      O => \n_0_four_dec_min_limit[9]_i_4\
    );
\four_dec_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_dec_max_limit(6),
      O => \n_0_four_dec_min_limit[9]_i_5\
    );
\four_dec_min_limit_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_dec_max_limit(0),
      Q => four_dec_min_limit(0),
      R => I103(0)
    );
\four_dec_min_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(10),
      Q => four_dec_min_limit(10),
      R => I103(2)
    );
\four_dec_min_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(11),
      Q => four_dec_min_limit(11),
      R => I103(2)
    );
\four_dec_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_four_dec_min_limit_reg[9]_i_1\,
      CO(3 downto 1) => \NLW_four_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_four_dec_min_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => three_dec_max_limit(10),
      O(3 downto 2) => \NLW_four_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => four_dec_min_limit_nxt(11 downto 10),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_four_dec_min_limit[11]_i_2\,
      S(0) => \n_0_four_dec_min_limit[11]_i_3\
    );
\four_dec_min_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_dec_max_limit(1),
      Q => four_dec_min_limit(1),
      R => I103(1)
    );
\four_dec_min_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(2),
      Q => four_dec_min_limit(2),
      R => I103(1)
    );
\four_dec_min_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(3),
      Q => four_dec_min_limit(3),
      R => I103(1)
    );
\four_dec_min_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(4),
      Q => four_dec_min_limit(4),
      R => I103(1)
    );
\four_dec_min_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(5),
      Q => four_dec_min_limit(5),
      R => I103(1)
    );
\four_dec_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_four_dec_min_limit_reg[5]_i_1\,
      CO(2) => \n_1_four_dec_min_limit_reg[5]_i_1\,
      CO(1) => \n_2_four_dec_min_limit_reg[5]_i_1\,
      CO(0) => \n_3_four_dec_min_limit_reg[5]_i_1\,
      CYINIT => '0',
      DI(3 downto 1) => three_dec_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => four_dec_min_limit_nxt(5 downto 2),
      S(3) => \n_0_four_dec_min_limit[5]_i_2\,
      S(2) => \n_0_four_dec_min_limit[5]_i_3\,
      S(1) => \n_0_four_dec_min_limit[5]_i_4\,
      S(0) => \n_0_four_dec_min_limit[5]_i_5\
    );
\four_dec_min_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(6),
      Q => four_dec_min_limit(6),
      R => I103(1)
    );
\four_dec_min_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(7),
      Q => four_dec_min_limit(7),
      R => I103(1)
    );
\four_dec_min_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(8),
      Q => four_dec_min_limit(8),
      R => I103(1)
    );
\four_dec_min_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(9),
      Q => four_dec_min_limit(9),
      R => I103(1)
    );
\four_dec_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_four_dec_min_limit_reg[5]_i_1\,
      CO(3) => \n_0_four_dec_min_limit_reg[9]_i_1\,
      CO(2) => \n_1_four_dec_min_limit_reg[9]_i_1\,
      CO(1) => \n_2_four_dec_min_limit_reg[9]_i_1\,
      CO(0) => \n_3_four_dec_min_limit_reg[9]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => three_dec_max_limit(9 downto 6),
      O(3 downto 0) => four_dec_min_limit_nxt(9 downto 6),
      S(3) => \n_0_four_dec_min_limit[9]_i_2\,
      S(2) => \n_0_four_dec_min_limit[9]_i_3\,
      S(1) => \n_0_four_dec_min_limit[9]_i_4\,
      S(0) => \n_0_four_dec_min_limit[9]_i_5\
    );
\four_inc_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(11),
      O => \n_0_four_inc_max_limit[11]_i_2\
    );
\four_inc_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(10),
      O => \n_0_four_inc_max_limit[11]_i_3\
    );
\four_inc_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(9),
      O => \n_0_four_inc_max_limit[11]_i_4\
    );
\four_inc_max_limit[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(8),
      O => \n_0_four_inc_max_limit[11]_i_5\
    );
\four_inc_max_limit[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(3),
      O => \n_0_four_inc_max_limit[3]_i_2\
    );
\four_inc_max_limit[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(2),
      O => \n_0_four_inc_max_limit[3]_i_3\
    );
\four_inc_max_limit[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(1),
      O => \n_0_four_inc_max_limit[3]_i_4\
    );
\four_inc_max_limit[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(0),
      O => \n_0_four_inc_max_limit[3]_i_5\
    );
\four_inc_max_limit[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(7),
      O => \n_0_four_inc_max_limit[7]_i_2\
    );
\four_inc_max_limit[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(6),
      O => \n_0_four_inc_max_limit[7]_i_3\
    );
\four_inc_max_limit[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(5),
      O => \n_0_four_inc_max_limit[7]_i_4\
    );
\four_inc_max_limit[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(4),
      O => \n_0_four_inc_max_limit[7]_i_5\
    );
\four_inc_max_limit_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(0),
      Q => four_inc_max_limit(0),
      R => I103(1)
    );
\four_inc_max_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(10),
      Q => four_inc_max_limit(10),
      R => I103(1)
    );
\four_inc_max_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(11),
      Q => four_inc_max_limit(11),
      R => I103(1)
    );
\four_inc_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_four_inc_max_limit_reg[7]_i_1\,
      CO(3) => \NLW_four_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_four_inc_max_limit_reg[11]_i_1\,
      CO(1) => \n_2_four_inc_max_limit_reg[11]_i_1\,
      CO(0) => \n_3_four_inc_max_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => device_temp_init(10),
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => four_inc_max_limit_nxt(11 downto 8),
      S(3) => \n_0_four_inc_max_limit[11]_i_2\,
      S(2) => \n_0_four_inc_max_limit[11]_i_3\,
      S(1) => \n_0_four_inc_max_limit[11]_i_4\,
      S(0) => \n_0_four_inc_max_limit[11]_i_5\
    );
\four_inc_max_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(1),
      Q => four_inc_max_limit(1),
      R => I103(1)
    );
\four_inc_max_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(2),
      Q => four_inc_max_limit(2),
      R => I103(1)
    );
\four_inc_max_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(3),
      Q => four_inc_max_limit(3),
      R => I103(1)
    );
\four_inc_max_limit_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_four_inc_max_limit_reg[3]_i_1\,
      CO(2) => \n_1_four_inc_max_limit_reg[3]_i_1\,
      CO(1) => \n_2_four_inc_max_limit_reg[3]_i_1\,
      CO(0) => \n_3_four_inc_max_limit_reg[3]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => device_temp_init(3 downto 0),
      O(3 downto 0) => four_inc_max_limit_nxt(3 downto 0),
      S(3) => \n_0_four_inc_max_limit[3]_i_2\,
      S(2) => \n_0_four_inc_max_limit[3]_i_3\,
      S(1) => \n_0_four_inc_max_limit[3]_i_4\,
      S(0) => \n_0_four_inc_max_limit[3]_i_5\
    );
\four_inc_max_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(4),
      Q => four_inc_max_limit(4),
      R => I103(1)
    );
\four_inc_max_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(5),
      Q => four_inc_max_limit(5),
      R => I103(1)
    );
\four_inc_max_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(6),
      Q => four_inc_max_limit(6),
      R => I103(1)
    );
\four_inc_max_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(7),
      Q => four_inc_max_limit(7),
      R => I103(1)
    );
\four_inc_max_limit_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_four_inc_max_limit_reg[3]_i_1\,
      CO(3) => \n_0_four_inc_max_limit_reg[7]_i_1\,
      CO(2) => \n_1_four_inc_max_limit_reg[7]_i_1\,
      CO(1) => \n_2_four_inc_max_limit_reg[7]_i_1\,
      CO(0) => \n_3_four_inc_max_limit_reg[7]_i_1\,
      CYINIT => '0',
      DI(3) => device_temp_init(7),
      DI(2) => '0',
      DI(1 downto 0) => device_temp_init(5 downto 4),
      O(3 downto 0) => four_inc_max_limit_nxt(7 downto 4),
      S(3) => \n_0_four_inc_max_limit[7]_i_2\,
      S(2) => \n_0_four_inc_max_limit[7]_i_3\,
      S(1) => \n_0_four_inc_max_limit[7]_i_4\,
      S(0) => \n_0_four_inc_max_limit[7]_i_5\
    );
\four_inc_max_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(8),
      Q => four_inc_max_limit(8),
      R => I103(1)
    );
\four_inc_max_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(9),
      Q => four_inc_max_limit(9),
      R => I103(1)
    );
\gen_byte_sel_div2.byte_sel_cnt[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF000000000000"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o1\,
      I2 => I2,
      I3 => I3,
      I4 => pi_fine_dly_dec_done,
      I5 => I4,
      O => O3
    );
\neutral_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(11),
      O => \n_0_neutral_max_limit[11]_i_2\
    );
\neutral_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(10),
      O => \n_0_neutral_max_limit[11]_i_3\
    );
\neutral_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(9),
      O => \n_0_neutral_max_limit[11]_i_4\
    );
\neutral_max_limit[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(8),
      O => \n_0_neutral_max_limit[11]_i_5\
    );
\neutral_max_limit[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(3),
      O => \n_0_neutral_max_limit[3]_i_2\
    );
\neutral_max_limit[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(2),
      O => \n_0_neutral_max_limit[3]_i_3\
    );
\neutral_max_limit[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(1),
      O => \n_0_neutral_max_limit[3]_i_4\
    );
\neutral_max_limit[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(0),
      O => \n_0_neutral_max_limit[3]_i_5\
    );
\neutral_max_limit[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(7),
      O => \n_0_neutral_max_limit[7]_i_2\
    );
\neutral_max_limit[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(6),
      O => \n_0_neutral_max_limit[7]_i_3\
    );
\neutral_max_limit[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(5),
      O => \n_0_neutral_max_limit[7]_i_4\
    );
\neutral_max_limit[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(4),
      O => \n_0_neutral_max_limit[7]_i_5\
    );
\neutral_max_limit_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(0),
      Q => neutral_max_limit(0),
      R => I103(0)
    );
\neutral_max_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(10),
      Q => neutral_max_limit(10),
      R => I103(0)
    );
\neutral_max_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(11),
      Q => neutral_max_limit(11),
      R => I103(0)
    );
\neutral_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_neutral_max_limit_reg[7]_i_1\,
      CO(3) => \NLW_neutral_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_neutral_max_limit_reg[11]_i_1\,
      CO(1) => \n_2_neutral_max_limit_reg[11]_i_1\,
      CO(0) => \n_3_neutral_max_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => neutral_max_limit_nxt(11 downto 8),
      S(3) => \n_0_neutral_max_limit[11]_i_2\,
      S(2) => \n_0_neutral_max_limit[11]_i_3\,
      S(1) => \n_0_neutral_max_limit[11]_i_4\,
      S(0) => \n_0_neutral_max_limit[11]_i_5\
    );
\neutral_max_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(1),
      Q => neutral_max_limit(1),
      R => I103(0)
    );
\neutral_max_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(2),
      Q => neutral_max_limit(2),
      R => I103(0)
    );
\neutral_max_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(3),
      Q => neutral_max_limit(3),
      R => I103(0)
    );
\neutral_max_limit_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_neutral_max_limit_reg[3]_i_1\,
      CO(2) => \n_1_neutral_max_limit_reg[3]_i_1\,
      CO(1) => \n_2_neutral_max_limit_reg[3]_i_1\,
      CO(0) => \n_3_neutral_max_limit_reg[3]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => device_temp_init(2 downto 0),
      O(3 downto 0) => neutral_max_limit_nxt(3 downto 0),
      S(3) => \n_0_neutral_max_limit[3]_i_2\,
      S(2) => \n_0_neutral_max_limit[3]_i_3\,
      S(1) => \n_0_neutral_max_limit[3]_i_4\,
      S(0) => \n_0_neutral_max_limit[3]_i_5\
    );
\neutral_max_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(4),
      Q => neutral_max_limit(4),
      R => I103(0)
    );
\neutral_max_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(5),
      Q => neutral_max_limit(5),
      R => I103(0)
    );
\neutral_max_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(6),
      Q => neutral_max_limit(6),
      R => I103(0)
    );
\neutral_max_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(7),
      Q => neutral_max_limit(7),
      R => I103(0)
    );
\neutral_max_limit_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_neutral_max_limit_reg[3]_i_1\,
      CO(3) => \n_0_neutral_max_limit_reg[7]_i_1\,
      CO(2) => \n_1_neutral_max_limit_reg[7]_i_1\,
      CO(1) => \n_2_neutral_max_limit_reg[7]_i_1\,
      CO(0) => \n_3_neutral_max_limit_reg[7]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => device_temp_init(6 downto 4),
      O(3 downto 0) => neutral_max_limit_nxt(7 downto 4),
      S(3) => \n_0_neutral_max_limit[7]_i_2\,
      S(2) => \n_0_neutral_max_limit[7]_i_3\,
      S(1) => \n_0_neutral_max_limit[7]_i_4\,
      S(0) => \n_0_neutral_max_limit[7]_i_5\
    );
\neutral_max_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(8),
      Q => neutral_max_limit(8),
      R => I103(0)
    );
\neutral_max_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(9),
      Q => neutral_max_limit(9),
      R => I103(0)
    );
\neutral_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_inc_max_limit(11),
      O => \n_0_neutral_min_limit[11]_i_2\
    );
\neutral_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_inc_max_limit(10),
      O => \n_0_neutral_min_limit[11]_i_3\
    );
\neutral_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_inc_max_limit(5),
      O => \n_0_neutral_min_limit[5]_i_2\
    );
\neutral_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_inc_max_limit(4),
      O => \n_0_neutral_min_limit[5]_i_3\
    );
\neutral_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_inc_max_limit(3),
      O => \n_0_neutral_min_limit[5]_i_4\
    );
\neutral_min_limit[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => one_inc_max_limit(2),
      O => \n_0_neutral_min_limit[5]_i_5\
    );
\neutral_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_inc_max_limit(9),
      O => \n_0_neutral_min_limit[9]_i_2\
    );
\neutral_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_inc_max_limit(8),
      O => \n_0_neutral_min_limit[9]_i_3\
    );
\neutral_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_inc_max_limit(7),
      O => \n_0_neutral_min_limit[9]_i_4\
    );
\neutral_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_inc_max_limit(6),
      O => \n_0_neutral_min_limit[9]_i_5\
    );
\neutral_min_limit_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit(0),
      Q => neutral_min_limit(0),
      R => I8(1)
    );
\neutral_min_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(10),
      Q => neutral_min_limit(10),
      R => I8(1)
    );
\neutral_min_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(11),
      Q => neutral_min_limit(11),
      R => I8(1)
    );
\neutral_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_neutral_min_limit_reg[9]_i_1\,
      CO(3 downto 1) => \NLW_neutral_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_neutral_min_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => one_inc_max_limit(10),
      O(3 downto 2) => \NLW_neutral_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => neutral_min_limit_nxt(11 downto 10),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_neutral_min_limit[11]_i_2\,
      S(0) => \n_0_neutral_min_limit[11]_i_3\
    );
\neutral_min_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit(1),
      Q => neutral_min_limit(1),
      R => I8(1)
    );
\neutral_min_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(2),
      Q => neutral_min_limit(2),
      R => I8(1)
    );
\neutral_min_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(3),
      Q => neutral_min_limit(3),
      R => I8(1)
    );
\neutral_min_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(4),
      Q => neutral_min_limit(4),
      R => I8(1)
    );
\neutral_min_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(5),
      Q => neutral_min_limit(5),
      R => I8(1)
    );
\neutral_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_neutral_min_limit_reg[5]_i_1\,
      CO(2) => \n_1_neutral_min_limit_reg[5]_i_1\,
      CO(1) => \n_2_neutral_min_limit_reg[5]_i_1\,
      CO(0) => \n_3_neutral_min_limit_reg[5]_i_1\,
      CYINIT => '0',
      DI(3 downto 1) => one_inc_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => neutral_min_limit_nxt(5 downto 2),
      S(3) => \n_0_neutral_min_limit[5]_i_2\,
      S(2) => \n_0_neutral_min_limit[5]_i_3\,
      S(1) => \n_0_neutral_min_limit[5]_i_4\,
      S(0) => \n_0_neutral_min_limit[5]_i_5\
    );
\neutral_min_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(6),
      Q => neutral_min_limit(6),
      R => I8(1)
    );
\neutral_min_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(7),
      Q => neutral_min_limit(7),
      R => I8(1)
    );
\neutral_min_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(8),
      Q => neutral_min_limit(8),
      R => I8(1)
    );
\neutral_min_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(9),
      Q => neutral_min_limit(9),
      R => I8(1)
    );
\neutral_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_neutral_min_limit_reg[5]_i_1\,
      CO(3) => \n_0_neutral_min_limit_reg[9]_i_1\,
      CO(2) => \n_1_neutral_min_limit_reg[9]_i_1\,
      CO(1) => \n_2_neutral_min_limit_reg[9]_i_1\,
      CO(0) => \n_3_neutral_min_limit_reg[9]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => one_inc_max_limit(9 downto 6),
      O(3 downto 0) => neutral_min_limit_nxt(9 downto 6),
      S(3) => \n_0_neutral_min_limit[9]_i_2\,
      S(2) => \n_0_neutral_min_limit[9]_i_3\,
      S(1) => \n_0_neutral_min_limit[9]_i_4\,
      S(0) => \n_0_neutral_min_limit[9]_i_5\
    );
\one_dec_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(11),
      O => \n_0_one_dec_max_limit[11]_i_2\
    );
\one_dec_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(10),
      O => \n_0_one_dec_max_limit[11]_i_3\
    );
\one_dec_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(9),
      O => \n_0_one_dec_max_limit[11]_i_4\
    );
\one_dec_max_limit[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(8),
      O => \n_0_one_dec_max_limit[11]_i_5\
    );
\one_dec_max_limit[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(3),
      O => \n_0_one_dec_max_limit[3]_i_2\
    );
\one_dec_max_limit[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(2),
      O => \n_0_one_dec_max_limit[3]_i_3\
    );
\one_dec_max_limit[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(1),
      O => \n_0_one_dec_max_limit[3]_i_4\
    );
\one_dec_max_limit[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(0),
      O => \n_0_one_dec_max_limit[3]_i_5\
    );
\one_dec_max_limit[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(7),
      O => \n_0_one_dec_max_limit[7]_i_2\
    );
\one_dec_max_limit[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(6),
      O => \n_0_one_dec_max_limit[7]_i_3\
    );
\one_dec_max_limit[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(5),
      O => \n_0_one_dec_max_limit[7]_i_4\
    );
\one_dec_max_limit[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(4),
      O => \n_0_one_dec_max_limit[7]_i_5\
    );
\one_dec_max_limit_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(0),
      Q => one_dec_max_limit(0),
      R => I103(0)
    );
\one_dec_max_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(10),
      Q => one_dec_max_limit(10),
      R => I103(0)
    );
\one_dec_max_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(11),
      Q => one_dec_max_limit(11),
      R => I103(0)
    );
\one_dec_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_one_dec_max_limit_reg[7]_i_1\,
      CO(3) => \NLW_one_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_one_dec_max_limit_reg[11]_i_1\,
      CO(1) => \n_2_one_dec_max_limit_reg[11]_i_1\,
      CO(0) => \n_3_one_dec_max_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => device_temp_init(8),
      O(3 downto 0) => one_dec_max_limit_nxt(11 downto 8),
      S(3) => \n_0_one_dec_max_limit[11]_i_2\,
      S(2) => \n_0_one_dec_max_limit[11]_i_3\,
      S(1) => \n_0_one_dec_max_limit[11]_i_4\,
      S(0) => \n_0_one_dec_max_limit[11]_i_5\
    );
\one_dec_max_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(1),
      Q => one_dec_max_limit(1),
      R => I103(0)
    );
\one_dec_max_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(2),
      Q => one_dec_max_limit(2),
      R => I103(0)
    );
\one_dec_max_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(3),
      Q => one_dec_max_limit(3),
      R => I103(0)
    );
\one_dec_max_limit_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_one_dec_max_limit_reg[3]_i_1\,
      CO(2) => \n_1_one_dec_max_limit_reg[3]_i_1\,
      CO(1) => \n_2_one_dec_max_limit_reg[3]_i_1\,
      CO(0) => \n_3_one_dec_max_limit_reg[3]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => device_temp_init(2),
      DI(1) => '0',
      DI(0) => device_temp_init(0),
      O(3 downto 0) => one_dec_max_limit_nxt(3 downto 0),
      S(3) => \n_0_one_dec_max_limit[3]_i_2\,
      S(2) => \n_0_one_dec_max_limit[3]_i_3\,
      S(1) => \n_0_one_dec_max_limit[3]_i_4\,
      S(0) => \n_0_one_dec_max_limit[3]_i_5\
    );
\one_dec_max_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(4),
      Q => one_dec_max_limit(4),
      R => I103(0)
    );
\one_dec_max_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(5),
      Q => one_dec_max_limit(5),
      R => I103(0)
    );
\one_dec_max_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(6),
      Q => one_dec_max_limit(6),
      R => I103(0)
    );
\one_dec_max_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(7),
      Q => one_dec_max_limit(7),
      R => I103(0)
    );
\one_dec_max_limit_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_one_dec_max_limit_reg[3]_i_1\,
      CO(3) => \n_0_one_dec_max_limit_reg[7]_i_1\,
      CO(2) => \n_1_one_dec_max_limit_reg[7]_i_1\,
      CO(1) => \n_2_one_dec_max_limit_reg[7]_i_1\,
      CO(0) => \n_3_one_dec_max_limit_reg[7]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => device_temp_init(6 downto 5),
      DI(0) => '0',
      O(3 downto 0) => one_dec_max_limit_nxt(7 downto 4),
      S(3) => \n_0_one_dec_max_limit[7]_i_2\,
      S(2) => \n_0_one_dec_max_limit[7]_i_3\,
      S(1) => \n_0_one_dec_max_limit[7]_i_4\,
      S(0) => \n_0_one_dec_max_limit[7]_i_5\
    );
\one_dec_max_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(8),
      Q => one_dec_max_limit(8),
      R => I103(0)
    );
\one_dec_max_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(9),
      Q => one_dec_max_limit(9),
      R => I103(0)
    );
\one_dec_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => neutral_max_limit(11),
      O => \n_0_one_dec_min_limit[11]_i_2\
    );
\one_dec_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => neutral_max_limit(10),
      O => \n_0_one_dec_min_limit[11]_i_3\
    );
\one_dec_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => neutral_max_limit(5),
      O => \n_0_one_dec_min_limit[5]_i_2\
    );
\one_dec_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => neutral_max_limit(4),
      O => \n_0_one_dec_min_limit[5]_i_3\
    );
\one_dec_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => neutral_max_limit(3),
      O => \n_0_one_dec_min_limit[5]_i_4\
    );
\one_dec_min_limit[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => neutral_max_limit(2),
      O => \n_0_one_dec_min_limit[5]_i_5\
    );
\one_dec_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => neutral_max_limit(9),
      O => \n_0_one_dec_min_limit[9]_i_2\
    );
\one_dec_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => neutral_max_limit(8),
      O => \n_0_one_dec_min_limit[9]_i_3\
    );
\one_dec_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => neutral_max_limit(7),
      O => \n_0_one_dec_min_limit[9]_i_4\
    );
\one_dec_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => neutral_max_limit(6),
      O => \n_0_one_dec_min_limit[9]_i_5\
    );
\one_dec_min_limit_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit(0),
      Q => one_dec_min_limit(0),
      R => I8(1)
    );
\one_dec_min_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(10),
      Q => one_dec_min_limit(10),
      R => I8(1)
    );
\one_dec_min_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(11),
      Q => one_dec_min_limit(11),
      R => I8(1)
    );
\one_dec_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_one_dec_min_limit_reg[9]_i_1\,
      CO(3 downto 1) => \NLW_one_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_one_dec_min_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => neutral_max_limit(10),
      O(3 downto 2) => \NLW_one_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => one_dec_min_limit_nxt(11 downto 10),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_one_dec_min_limit[11]_i_2\,
      S(0) => \n_0_one_dec_min_limit[11]_i_3\
    );
\one_dec_min_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit(1),
      Q => one_dec_min_limit(1),
      R => I8(1)
    );
\one_dec_min_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(2),
      Q => one_dec_min_limit(2),
      R => I8(1)
    );
\one_dec_min_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(3),
      Q => one_dec_min_limit(3),
      R => I8(1)
    );
\one_dec_min_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(4),
      Q => one_dec_min_limit(4),
      R => I8(1)
    );
\one_dec_min_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(5),
      Q => one_dec_min_limit(5),
      R => I8(1)
    );
\one_dec_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_one_dec_min_limit_reg[5]_i_1\,
      CO(2) => \n_1_one_dec_min_limit_reg[5]_i_1\,
      CO(1) => \n_2_one_dec_min_limit_reg[5]_i_1\,
      CO(0) => \n_3_one_dec_min_limit_reg[5]_i_1\,
      CYINIT => '0',
      DI(3 downto 1) => neutral_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => one_dec_min_limit_nxt(5 downto 2),
      S(3) => \n_0_one_dec_min_limit[5]_i_2\,
      S(2) => \n_0_one_dec_min_limit[5]_i_3\,
      S(1) => \n_0_one_dec_min_limit[5]_i_4\,
      S(0) => \n_0_one_dec_min_limit[5]_i_5\
    );
\one_dec_min_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(6),
      Q => one_dec_min_limit(6),
      R => I8(1)
    );
\one_dec_min_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(7),
      Q => one_dec_min_limit(7),
      R => I8(1)
    );
\one_dec_min_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(8),
      Q => one_dec_min_limit(8),
      R => I8(1)
    );
\one_dec_min_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(9),
      Q => one_dec_min_limit(9),
      R => I8(1)
    );
\one_dec_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_one_dec_min_limit_reg[5]_i_1\,
      CO(3) => \n_0_one_dec_min_limit_reg[9]_i_1\,
      CO(2) => \n_1_one_dec_min_limit_reg[9]_i_1\,
      CO(1) => \n_2_one_dec_min_limit_reg[9]_i_1\,
      CO(0) => \n_3_one_dec_min_limit_reg[9]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => neutral_max_limit(9 downto 6),
      O(3 downto 0) => one_dec_min_limit_nxt(9 downto 6),
      S(3) => \n_0_one_dec_min_limit[9]_i_2\,
      S(2) => \n_0_one_dec_min_limit[9]_i_3\,
      S(1) => \n_0_one_dec_min_limit[9]_i_4\,
      S(0) => \n_0_one_dec_min_limit[9]_i_5\
    );
\one_inc_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(11),
      O => \n_0_one_inc_max_limit[11]_i_2\
    );
\one_inc_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(10),
      O => \n_0_one_inc_max_limit[11]_i_3\
    );
\one_inc_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(9),
      O => \n_0_one_inc_max_limit[11]_i_4\
    );
\one_inc_max_limit[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(8),
      O => \n_0_one_inc_max_limit[11]_i_5\
    );
\one_inc_max_limit[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(3),
      O => \n_0_one_inc_max_limit[3]_i_2\
    );
\one_inc_max_limit[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(2),
      O => \n_0_one_inc_max_limit[3]_i_3\
    );
\one_inc_max_limit[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(1),
      O => \n_0_one_inc_max_limit[3]_i_4\
    );
\one_inc_max_limit[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(0),
      O => \n_0_one_inc_max_limit[3]_i_5\
    );
\one_inc_max_limit[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(7),
      O => \n_0_one_inc_max_limit[7]_i_2\
    );
\one_inc_max_limit[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(6),
      O => \n_0_one_inc_max_limit[7]_i_3\
    );
\one_inc_max_limit[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(5),
      O => \n_0_one_inc_max_limit[7]_i_4\
    );
\one_inc_max_limit[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(4),
      O => \n_0_one_inc_max_limit[7]_i_5\
    );
\one_inc_max_limit_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(0),
      Q => one_inc_max_limit(0),
      R => I103(0)
    );
\one_inc_max_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(10),
      Q => one_inc_max_limit(10),
      R => I103(0)
    );
\one_inc_max_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(11),
      Q => one_inc_max_limit(11),
      R => I103(0)
    );
\one_inc_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_one_inc_max_limit_reg[7]_i_1\,
      CO(3) => \NLW_one_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_one_inc_max_limit_reg[11]_i_1\,
      CO(1) => \n_2_one_inc_max_limit_reg[11]_i_1\,
      CO(0) => \n_3_one_inc_max_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => device_temp_init(10 downto 8),
      O(3 downto 0) => one_inc_max_limit_nxt(11 downto 8),
      S(3) => \n_0_one_inc_max_limit[11]_i_2\,
      S(2) => \n_0_one_inc_max_limit[11]_i_3\,
      S(1) => \n_0_one_inc_max_limit[11]_i_4\,
      S(0) => \n_0_one_inc_max_limit[11]_i_5\
    );
\one_inc_max_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(1),
      Q => one_inc_max_limit(1),
      R => I103(0)
    );
\one_inc_max_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(2),
      Q => one_inc_max_limit(2),
      R => I103(0)
    );
\one_inc_max_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(3),
      Q => one_inc_max_limit(3),
      R => I103(0)
    );
\one_inc_max_limit_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_one_inc_max_limit_reg[3]_i_1\,
      CO(2) => \n_1_one_inc_max_limit_reg[3]_i_1\,
      CO(1) => \n_2_one_inc_max_limit_reg[3]_i_1\,
      CO(0) => \n_3_one_inc_max_limit_reg[3]_i_1\,
      CYINIT => '0',
      DI(3) => device_temp_init(3),
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => device_temp_init(0),
      O(3 downto 0) => one_inc_max_limit_nxt(3 downto 0),
      S(3) => \n_0_one_inc_max_limit[3]_i_2\,
      S(2) => \n_0_one_inc_max_limit[3]_i_3\,
      S(1) => \n_0_one_inc_max_limit[3]_i_4\,
      S(0) => \n_0_one_inc_max_limit[3]_i_5\
    );
\one_inc_max_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(4),
      Q => one_inc_max_limit(4),
      R => I103(0)
    );
\one_inc_max_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(5),
      Q => one_inc_max_limit(5),
      R => I103(0)
    );
\one_inc_max_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(6),
      Q => one_inc_max_limit(6),
      R => I103(0)
    );
\one_inc_max_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(7),
      Q => one_inc_max_limit(7),
      R => I103(0)
    );
\one_inc_max_limit_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_one_inc_max_limit_reg[3]_i_1\,
      CO(3) => \n_0_one_inc_max_limit_reg[7]_i_1\,
      CO(2) => \n_1_one_inc_max_limit_reg[7]_i_1\,
      CO(1) => \n_2_one_inc_max_limit_reg[7]_i_1\,
      CO(0) => \n_3_one_inc_max_limit_reg[7]_i_1\,
      CYINIT => '0',
      DI(3) => device_temp_init(7),
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => one_inc_max_limit_nxt(7 downto 4),
      S(3) => \n_0_one_inc_max_limit[7]_i_2\,
      S(2) => \n_0_one_inc_max_limit[7]_i_3\,
      S(1) => \n_0_one_inc_max_limit[7]_i_4\,
      S(0) => \n_0_one_inc_max_limit[7]_i_5\
    );
\one_inc_max_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(8),
      Q => one_inc_max_limit(8),
      R => I103(0)
    );
\one_inc_max_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(9),
      Q => one_inc_max_limit(9),
      R => I103(0)
    );
\one_inc_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_inc_max_limit(11),
      O => \n_0_one_inc_min_limit[11]_i_2\
    );
\one_inc_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_inc_max_limit(10),
      O => \n_0_one_inc_min_limit[11]_i_3\
    );
\one_inc_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_inc_max_limit(5),
      O => \n_0_one_inc_min_limit[5]_i_2\
    );
\one_inc_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_inc_max_limit(4),
      O => \n_0_one_inc_min_limit[5]_i_3\
    );
\one_inc_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_inc_max_limit(3),
      O => \n_0_one_inc_min_limit[5]_i_4\
    );
\one_inc_min_limit[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => two_inc_max_limit(2),
      O => \n_0_one_inc_min_limit[5]_i_5\
    );
\one_inc_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_inc_max_limit(9),
      O => \n_0_one_inc_min_limit[9]_i_2\
    );
\one_inc_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_inc_max_limit(8),
      O => \n_0_one_inc_min_limit[9]_i_3\
    );
\one_inc_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_inc_max_limit(7),
      O => \n_0_one_inc_min_limit[9]_i_4\
    );
\one_inc_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_inc_max_limit(6),
      O => \n_0_one_inc_min_limit[9]_i_5\
    );
\one_inc_min_limit_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit(0),
      Q => one_inc_min_limit(0),
      R => I8(0)
    );
\one_inc_min_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(10),
      Q => one_inc_min_limit(10),
      R => I8(0)
    );
\one_inc_min_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(11),
      Q => one_inc_min_limit(11),
      R => I8(0)
    );
\one_inc_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_one_inc_min_limit_reg[9]_i_1\,
      CO(3 downto 1) => \NLW_one_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_one_inc_min_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => two_inc_max_limit(10),
      O(3 downto 2) => \NLW_one_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => one_inc_min_limit_nxt(11 downto 10),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_one_inc_min_limit[11]_i_2\,
      S(0) => \n_0_one_inc_min_limit[11]_i_3\
    );
\one_inc_min_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit(1),
      Q => one_inc_min_limit(1),
      R => I8(0)
    );
\one_inc_min_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(2),
      Q => one_inc_min_limit(2),
      R => I8(0)
    );
\one_inc_min_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(3),
      Q => one_inc_min_limit(3),
      R => I8(0)
    );
\one_inc_min_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(4),
      Q => one_inc_min_limit(4),
      R => I8(0)
    );
\one_inc_min_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(5),
      Q => one_inc_min_limit(5),
      R => I8(0)
    );
\one_inc_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_one_inc_min_limit_reg[5]_i_1\,
      CO(2) => \n_1_one_inc_min_limit_reg[5]_i_1\,
      CO(1) => \n_2_one_inc_min_limit_reg[5]_i_1\,
      CO(0) => \n_3_one_inc_min_limit_reg[5]_i_1\,
      CYINIT => '0',
      DI(3 downto 1) => two_inc_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => one_inc_min_limit_nxt(5 downto 2),
      S(3) => \n_0_one_inc_min_limit[5]_i_2\,
      S(2) => \n_0_one_inc_min_limit[5]_i_3\,
      S(1) => \n_0_one_inc_min_limit[5]_i_4\,
      S(0) => \n_0_one_inc_min_limit[5]_i_5\
    );
\one_inc_min_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(6),
      Q => one_inc_min_limit(6),
      R => I8(0)
    );
\one_inc_min_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(7),
      Q => one_inc_min_limit(7),
      R => I8(0)
    );
\one_inc_min_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(8),
      Q => one_inc_min_limit(8),
      R => I8(0)
    );
\one_inc_min_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(9),
      Q => one_inc_min_limit(9),
      R => I8(0)
    );
\one_inc_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_one_inc_min_limit_reg[5]_i_1\,
      CO(3) => \n_0_one_inc_min_limit_reg[9]_i_1\,
      CO(2) => \n_1_one_inc_min_limit_reg[9]_i_1\,
      CO(1) => \n_2_one_inc_min_limit_reg[9]_i_1\,
      CO(0) => \n_3_one_inc_min_limit_reg[9]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => two_inc_max_limit(9 downto 6),
      O(3 downto 0) => one_inc_min_limit_nxt(9 downto 6),
      S(3) => \n_0_one_inc_min_limit[9]_i_2\,
      S(2) => \n_0_one_inc_min_limit[9]_i_3\,
      S(1) => \n_0_one_inc_min_limit[9]_i_4\,
      S(0) => \n_0_one_inc_min_limit[9]_i_5\
    );
pi_f_dec_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => \n_0_tempmon_state[10]_i_6\,
      I1 => n_0_pi_f_dec_i_2,
      I2 => \n_0_tempmon_state[10]_i_4\,
      O => pi_f_dec_nxt
    );
pi_f_dec_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
    port map (
      I0 => tempmon_state(5),
      I1 => temp_cmp_one_inc_max_102,
      I2 => temp_cmp_four_inc_max_102,
      I3 => tempmon_state(2),
      I4 => update_temp_102,
      O => n_0_pi_f_dec_i_2
    );
pi_f_dec_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_f_dec_nxt,
      Q => \^o2\,
      R => I8(2)
    );
pi_f_inc_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
    port map (
      I0 => \n_0_tempmon_state[10]_i_6\,
      I1 => n_0_pi_f_inc_i_2,
      I2 => n_0_pi_f_inc_i_3,
      I3 => n_0_pi_f_inc_i_4,
      I4 => n_0_pi_f_inc_i_5,
      O => pi_f_inc_nxt
    );
pi_f_inc_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7FF00F700FF00"
    )
    port map (
      I0 => temp_cmp_three_dec_min_102,
      I1 => tempmon_state(9),
      I2 => temp_cmp_three_dec_max_102,
      I3 => n_0_pi_f_inc_i_6,
      I4 => update_temp_102,
      I5 => temp_cmp_three_inc_max_102,
      O => n_0_pi_f_inc_i_2
    );
pi_f_inc_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF7FFF7FFF7FF"
    )
    port map (
      I0 => temp_cmp_neutral_min_102,
      I1 => tempmon_state(6),
      I2 => temp_cmp_neutral_max_102,
      I3 => update_temp_102,
      I4 => tempmon_state(10),
      I5 => temp_cmp_four_dec_min_102,
      O => n_0_pi_f_inc_i_3
    );
pi_f_inc_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF7FFF7FFF7FF"
    )
    port map (
      I0 => temp_cmp_one_dec_min_102,
      I1 => tempmon_state(7),
      I2 => temp_cmp_one_dec_max_102,
      I3 => update_temp_102,
      I4 => temp_cmp_two_inc_min_102,
      I5 => n_0_pi_f_inc_i_7,
      O => n_0_pi_f_inc_i_4
    );
pi_f_inc_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFF7FFF7F0000"
    )
    port map (
      I0 => temp_cmp_two_dec_min_102,
      I1 => update_temp_102,
      I2 => tempmon_state(8),
      I3 => temp_cmp_two_dec_max_102,
      I4 => n_0_pi_f_inc_i_8,
      I5 => temp_cmp_one_inc_max_102,
      O => n_0_pi_f_inc_i_5
    );
pi_f_inc_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => temp_cmp_three_inc_min_102,
      I1 => update_temp_102,
      I2 => tempmon_state(3),
      O => n_0_pi_f_inc_i_6
    );
pi_f_inc_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => tempmon_state(4),
      I1 => temp_cmp_two_inc_max_102,
      I2 => update_temp_102,
      O => n_0_pi_f_inc_i_7
    );
pi_f_inc_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => temp_cmp_one_inc_min_102,
      I1 => update_temp_102,
      I2 => tempmon_state(5),
      O => n_0_pi_f_inc_i_8
    );
pi_f_inc_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_f_inc_nxt,
      Q => \^o1\,
      R => I8(2)
    );
temp_cmp_four_dec_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => four_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => four_dec_min_limit(1),
      O => n_0_temp_cmp_four_dec_min_102_i_10
    );
temp_cmp_four_dec_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => four_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => four_dec_min_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_four_dec_min_102_i_11
    );
temp_cmp_four_dec_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => four_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => four_dec_min_limit(5),
      I3 => device_temp_101(5),
      O => n_0_temp_cmp_four_dec_min_102_i_12
    );
temp_cmp_four_dec_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => four_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => four_dec_min_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_four_dec_min_102_i_13
    );
temp_cmp_four_dec_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => four_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => four_dec_min_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_four_dec_min_102_i_14
    );
temp_cmp_four_dec_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => four_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => four_dec_min_limit(11),
      O => n_0_temp_cmp_four_dec_min_102_i_3
    );
temp_cmp_four_dec_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => four_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => four_dec_min_limit(9),
      O => n_0_temp_cmp_four_dec_min_102_i_4
    );
temp_cmp_four_dec_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => four_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => four_dec_min_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_four_dec_min_102_i_5
    );
temp_cmp_four_dec_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => four_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => four_dec_min_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_four_dec_min_102_i_6
    );
temp_cmp_four_dec_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => four_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => four_dec_min_limit(7),
      O => n_0_temp_cmp_four_dec_min_102_i_7
    );
temp_cmp_four_dec_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => four_dec_min_limit(5),
      I1 => device_temp_101(5),
      I2 => four_dec_min_limit(4),
      I3 => device_temp_101(4),
      O => n_0_temp_cmp_four_dec_min_102_i_8
    );
temp_cmp_four_dec_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => four_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => four_dec_min_limit(3),
      O => n_0_temp_cmp_four_dec_min_102_i_9
    );
temp_cmp_four_dec_min_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_four_dec_min_101,
      Q => temp_cmp_four_dec_min_102,
      R => '0'
    );
temp_cmp_four_dec_min_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_four_dec_min_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_four_dec_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_four_dec_min_101,
      CO(0) => n_3_temp_cmp_four_dec_min_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_four_dec_min_102_i_3,
      DI(0) => n_0_temp_cmp_four_dec_min_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_four_dec_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_four_dec_min_102_i_5,
      S(0) => n_0_temp_cmp_four_dec_min_102_i_6
    );
temp_cmp_four_dec_min_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_four_dec_min_102_reg_i_2,
      CO(2) => n_1_temp_cmp_four_dec_min_102_reg_i_2,
      CO(1) => n_2_temp_cmp_four_dec_min_102_reg_i_2,
      CO(0) => n_3_temp_cmp_four_dec_min_102_reg_i_2,
      CYINIT => '0',
      DI(3) => n_0_temp_cmp_four_dec_min_102_i_7,
      DI(2) => n_0_temp_cmp_four_dec_min_102_i_8,
      DI(1) => n_0_temp_cmp_four_dec_min_102_i_9,
      DI(0) => n_0_temp_cmp_four_dec_min_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_four_dec_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_four_dec_min_102_i_11,
      S(2) => n_0_temp_cmp_four_dec_min_102_i_12,
      S(1) => n_0_temp_cmp_four_dec_min_102_i_13,
      S(0) => n_0_temp_cmp_four_dec_min_102_i_14
    );
temp_cmp_four_inc_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => four_inc_max_limit(0),
      I2 => four_inc_max_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_four_inc_max_102_i_10
    );
temp_cmp_four_inc_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => four_inc_max_limit(6),
      I2 => device_temp_101(7),
      I3 => four_inc_max_limit(7),
      O => n_0_temp_cmp_four_inc_max_102_i_11
    );
temp_cmp_four_inc_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(4),
      I1 => four_inc_max_limit(4),
      I2 => device_temp_101(5),
      I3 => four_inc_max_limit(5),
      O => n_0_temp_cmp_four_inc_max_102_i_12
    );
temp_cmp_four_inc_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => four_inc_max_limit(2),
      I2 => device_temp_101(3),
      I3 => four_inc_max_limit(3),
      O => n_0_temp_cmp_four_inc_max_102_i_13
    );
temp_cmp_four_inc_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => four_inc_max_limit(0),
      I2 => device_temp_101(1),
      I3 => four_inc_max_limit(1),
      O => n_0_temp_cmp_four_inc_max_102_i_14
    );
temp_cmp_four_inc_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => four_inc_max_limit(10),
      I2 => four_inc_max_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_four_inc_max_102_i_3
    );
temp_cmp_four_inc_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => four_inc_max_limit(8),
      I2 => four_inc_max_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_four_inc_max_102_i_4
    );
temp_cmp_four_inc_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => four_inc_max_limit(10),
      I2 => device_temp_101(11),
      I3 => four_inc_max_limit(11),
      O => n_0_temp_cmp_four_inc_max_102_i_5
    );
temp_cmp_four_inc_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => four_inc_max_limit(8),
      I2 => device_temp_101(9),
      I3 => four_inc_max_limit(9),
      O => n_0_temp_cmp_four_inc_max_102_i_6
    );
temp_cmp_four_inc_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => four_inc_max_limit(6),
      I2 => four_inc_max_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_four_inc_max_102_i_7
    );
temp_cmp_four_inc_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => device_temp_101(5),
      I1 => four_inc_max_limit(5),
      I2 => device_temp_101(4),
      I3 => four_inc_max_limit(4),
      O => n_0_temp_cmp_four_inc_max_102_i_8
    );
temp_cmp_four_inc_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => four_inc_max_limit(2),
      I2 => four_inc_max_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_four_inc_max_102_i_9
    );
temp_cmp_four_inc_max_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_four_inc_max_101,
      Q => temp_cmp_four_inc_max_102,
      R => '0'
    );
temp_cmp_four_inc_max_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_four_inc_max_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_four_inc_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_four_inc_max_101,
      CO(0) => n_3_temp_cmp_four_inc_max_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_four_inc_max_102_i_3,
      DI(0) => n_0_temp_cmp_four_inc_max_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_four_inc_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_four_inc_max_102_i_5,
      S(0) => n_0_temp_cmp_four_inc_max_102_i_6
    );
temp_cmp_four_inc_max_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_four_inc_max_102_reg_i_2,
      CO(2) => n_1_temp_cmp_four_inc_max_102_reg_i_2,
      CO(1) => n_2_temp_cmp_four_inc_max_102_reg_i_2,
      CO(0) => n_3_temp_cmp_four_inc_max_102_reg_i_2,
      CYINIT => '1',
      DI(3) => n_0_temp_cmp_four_inc_max_102_i_7,
      DI(2) => n_0_temp_cmp_four_inc_max_102_i_8,
      DI(1) => n_0_temp_cmp_four_inc_max_102_i_9,
      DI(0) => n_0_temp_cmp_four_inc_max_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_four_inc_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_four_inc_max_102_i_11,
      S(2) => n_0_temp_cmp_four_inc_max_102_i_12,
      S(1) => n_0_temp_cmp_four_inc_max_102_i_13,
      S(0) => n_0_temp_cmp_four_inc_max_102_i_14
    );
temp_cmp_neutral_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => neutral_max_limit(0),
      I2 => neutral_max_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_neutral_max_102_i_10
    );
temp_cmp_neutral_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => neutral_max_limit(6),
      I2 => device_temp_101(7),
      I3 => neutral_max_limit(7),
      O => n_0_temp_cmp_neutral_max_102_i_11
    );
temp_cmp_neutral_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(4),
      I1 => neutral_max_limit(4),
      I2 => device_temp_101(5),
      I3 => neutral_max_limit(5),
      O => n_0_temp_cmp_neutral_max_102_i_12
    );
temp_cmp_neutral_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => neutral_max_limit(2),
      I2 => device_temp_101(3),
      I3 => neutral_max_limit(3),
      O => n_0_temp_cmp_neutral_max_102_i_13
    );
temp_cmp_neutral_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => neutral_max_limit(0),
      I2 => device_temp_101(1),
      I3 => neutral_max_limit(1),
      O => n_0_temp_cmp_neutral_max_102_i_14
    );
temp_cmp_neutral_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => neutral_max_limit(10),
      I2 => neutral_max_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_neutral_max_102_i_3
    );
temp_cmp_neutral_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => neutral_max_limit(8),
      I2 => neutral_max_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_neutral_max_102_i_4
    );
temp_cmp_neutral_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => neutral_max_limit(10),
      I2 => device_temp_101(11),
      I3 => neutral_max_limit(11),
      O => n_0_temp_cmp_neutral_max_102_i_5
    );
temp_cmp_neutral_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => neutral_max_limit(8),
      I2 => device_temp_101(9),
      I3 => neutral_max_limit(9),
      O => n_0_temp_cmp_neutral_max_102_i_6
    );
temp_cmp_neutral_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => neutral_max_limit(6),
      I2 => neutral_max_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_neutral_max_102_i_7
    );
temp_cmp_neutral_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => device_temp_101(5),
      I1 => neutral_max_limit(5),
      I2 => device_temp_101(4),
      I3 => neutral_max_limit(4),
      O => n_0_temp_cmp_neutral_max_102_i_8
    );
temp_cmp_neutral_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => neutral_max_limit(2),
      I2 => neutral_max_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_neutral_max_102_i_9
    );
temp_cmp_neutral_max_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_neutral_max_101,
      Q => temp_cmp_neutral_max_102,
      R => '0'
    );
temp_cmp_neutral_max_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_neutral_max_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_neutral_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_neutral_max_101,
      CO(0) => n_3_temp_cmp_neutral_max_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_neutral_max_102_i_3,
      DI(0) => n_0_temp_cmp_neutral_max_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_neutral_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_neutral_max_102_i_5,
      S(0) => n_0_temp_cmp_neutral_max_102_i_6
    );
temp_cmp_neutral_max_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_neutral_max_102_reg_i_2,
      CO(2) => n_1_temp_cmp_neutral_max_102_reg_i_2,
      CO(1) => n_2_temp_cmp_neutral_max_102_reg_i_2,
      CO(0) => n_3_temp_cmp_neutral_max_102_reg_i_2,
      CYINIT => '1',
      DI(3) => n_0_temp_cmp_neutral_max_102_i_7,
      DI(2) => n_0_temp_cmp_neutral_max_102_i_8,
      DI(1) => n_0_temp_cmp_neutral_max_102_i_9,
      DI(0) => n_0_temp_cmp_neutral_max_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_neutral_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_neutral_max_102_i_11,
      S(2) => n_0_temp_cmp_neutral_max_102_i_12,
      S(1) => n_0_temp_cmp_neutral_max_102_i_13,
      S(0) => n_0_temp_cmp_neutral_max_102_i_14
    );
temp_cmp_neutral_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => neutral_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => neutral_min_limit(1),
      O => n_0_temp_cmp_neutral_min_102_i_10
    );
temp_cmp_neutral_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => neutral_min_limit(6),
      I1 => device_temp_101(6),
      I2 => neutral_min_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_neutral_min_102_i_11
    );
temp_cmp_neutral_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => neutral_min_limit(4),
      I1 => device_temp_101(4),
      I2 => neutral_min_limit(5),
      I3 => device_temp_101(5),
      O => n_0_temp_cmp_neutral_min_102_i_12
    );
temp_cmp_neutral_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => neutral_min_limit(2),
      I1 => device_temp_101(2),
      I2 => neutral_min_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_neutral_min_102_i_13
    );
temp_cmp_neutral_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => neutral_min_limit(0),
      I1 => device_temp_101(0),
      I2 => neutral_min_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_neutral_min_102_i_14
    );
temp_cmp_neutral_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => neutral_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => neutral_min_limit(11),
      O => n_0_temp_cmp_neutral_min_102_i_3
    );
temp_cmp_neutral_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => neutral_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => neutral_min_limit(9),
      O => n_0_temp_cmp_neutral_min_102_i_4
    );
temp_cmp_neutral_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => neutral_min_limit(10),
      I1 => device_temp_101(10),
      I2 => neutral_min_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_neutral_min_102_i_5
    );
temp_cmp_neutral_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => neutral_min_limit(8),
      I1 => device_temp_101(8),
      I2 => neutral_min_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_neutral_min_102_i_6
    );
temp_cmp_neutral_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => neutral_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => neutral_min_limit(7),
      O => n_0_temp_cmp_neutral_min_102_i_7
    );
temp_cmp_neutral_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => neutral_min_limit(5),
      I1 => device_temp_101(5),
      I2 => neutral_min_limit(4),
      I3 => device_temp_101(4),
      O => n_0_temp_cmp_neutral_min_102_i_8
    );
temp_cmp_neutral_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => neutral_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => neutral_min_limit(3),
      O => n_0_temp_cmp_neutral_min_102_i_9
    );
temp_cmp_neutral_min_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_neutral_min_101,
      Q => temp_cmp_neutral_min_102,
      R => '0'
    );
temp_cmp_neutral_min_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_neutral_min_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_neutral_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_neutral_min_101,
      CO(0) => n_3_temp_cmp_neutral_min_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_neutral_min_102_i_3,
      DI(0) => n_0_temp_cmp_neutral_min_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_neutral_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_neutral_min_102_i_5,
      S(0) => n_0_temp_cmp_neutral_min_102_i_6
    );
temp_cmp_neutral_min_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_neutral_min_102_reg_i_2,
      CO(2) => n_1_temp_cmp_neutral_min_102_reg_i_2,
      CO(1) => n_2_temp_cmp_neutral_min_102_reg_i_2,
      CO(0) => n_3_temp_cmp_neutral_min_102_reg_i_2,
      CYINIT => '0',
      DI(3) => n_0_temp_cmp_neutral_min_102_i_7,
      DI(2) => n_0_temp_cmp_neutral_min_102_i_8,
      DI(1) => n_0_temp_cmp_neutral_min_102_i_9,
      DI(0) => n_0_temp_cmp_neutral_min_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_neutral_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_neutral_min_102_i_11,
      S(2) => n_0_temp_cmp_neutral_min_102_i_12,
      S(1) => n_0_temp_cmp_neutral_min_102_i_13,
      S(0) => n_0_temp_cmp_neutral_min_102_i_14
    );
temp_cmp_one_dec_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => one_dec_max_limit(0),
      I2 => one_dec_max_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_one_dec_max_102_i_10
    );
temp_cmp_one_dec_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => one_dec_max_limit(6),
      I2 => device_temp_101(7),
      I3 => one_dec_max_limit(7),
      O => n_0_temp_cmp_one_dec_max_102_i_11
    );
temp_cmp_one_dec_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(4),
      I1 => one_dec_max_limit(4),
      I2 => device_temp_101(5),
      I3 => one_dec_max_limit(5),
      O => n_0_temp_cmp_one_dec_max_102_i_12
    );
temp_cmp_one_dec_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => one_dec_max_limit(2),
      I2 => device_temp_101(3),
      I3 => one_dec_max_limit(3),
      O => n_0_temp_cmp_one_dec_max_102_i_13
    );
temp_cmp_one_dec_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => one_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => one_dec_max_limit(1),
      O => n_0_temp_cmp_one_dec_max_102_i_14
    );
temp_cmp_one_dec_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => one_dec_max_limit(10),
      I2 => one_dec_max_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_one_dec_max_102_i_3
    );
temp_cmp_one_dec_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => one_dec_max_limit(8),
      I2 => one_dec_max_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_one_dec_max_102_i_4
    );
temp_cmp_one_dec_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => one_dec_max_limit(10),
      I2 => device_temp_101(11),
      I3 => one_dec_max_limit(11),
      O => n_0_temp_cmp_one_dec_max_102_i_5
    );
temp_cmp_one_dec_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => one_dec_max_limit(8),
      I2 => device_temp_101(9),
      I3 => one_dec_max_limit(9),
      O => n_0_temp_cmp_one_dec_max_102_i_6
    );
temp_cmp_one_dec_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => one_dec_max_limit(6),
      I2 => one_dec_max_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_one_dec_max_102_i_7
    );
temp_cmp_one_dec_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => device_temp_101(5),
      I1 => one_dec_max_limit(5),
      I2 => device_temp_101(4),
      I3 => one_dec_max_limit(4),
      O => n_0_temp_cmp_one_dec_max_102_i_8
    );
temp_cmp_one_dec_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => one_dec_max_limit(2),
      I2 => one_dec_max_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_one_dec_max_102_i_9
    );
temp_cmp_one_dec_max_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_one_dec_max_101,
      Q => temp_cmp_one_dec_max_102,
      R => '0'
    );
temp_cmp_one_dec_max_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_one_dec_max_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_one_dec_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_one_dec_max_101,
      CO(0) => n_3_temp_cmp_one_dec_max_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_one_dec_max_102_i_3,
      DI(0) => n_0_temp_cmp_one_dec_max_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_one_dec_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_one_dec_max_102_i_5,
      S(0) => n_0_temp_cmp_one_dec_max_102_i_6
    );
temp_cmp_one_dec_max_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_one_dec_max_102_reg_i_2,
      CO(2) => n_1_temp_cmp_one_dec_max_102_reg_i_2,
      CO(1) => n_2_temp_cmp_one_dec_max_102_reg_i_2,
      CO(0) => n_3_temp_cmp_one_dec_max_102_reg_i_2,
      CYINIT => '1',
      DI(3) => n_0_temp_cmp_one_dec_max_102_i_7,
      DI(2) => n_0_temp_cmp_one_dec_max_102_i_8,
      DI(1) => n_0_temp_cmp_one_dec_max_102_i_9,
      DI(0) => n_0_temp_cmp_one_dec_max_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_one_dec_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_one_dec_max_102_i_11,
      S(2) => n_0_temp_cmp_one_dec_max_102_i_12,
      S(1) => n_0_temp_cmp_one_dec_max_102_i_13,
      S(0) => n_0_temp_cmp_one_dec_max_102_i_14
    );
temp_cmp_one_dec_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => one_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => one_dec_min_limit(1),
      O => n_0_temp_cmp_one_dec_min_102_i_10
    );
temp_cmp_one_dec_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => one_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => one_dec_min_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_one_dec_min_102_i_11
    );
temp_cmp_one_dec_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => one_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => one_dec_min_limit(5),
      I3 => device_temp_101(5),
      O => n_0_temp_cmp_one_dec_min_102_i_12
    );
temp_cmp_one_dec_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => one_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => one_dec_min_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_one_dec_min_102_i_13
    );
temp_cmp_one_dec_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => one_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => one_dec_min_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_one_dec_min_102_i_14
    );
temp_cmp_one_dec_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => one_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => one_dec_min_limit(11),
      O => n_0_temp_cmp_one_dec_min_102_i_3
    );
temp_cmp_one_dec_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => one_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => one_dec_min_limit(9),
      O => n_0_temp_cmp_one_dec_min_102_i_4
    );
temp_cmp_one_dec_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => one_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => one_dec_min_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_one_dec_min_102_i_5
    );
temp_cmp_one_dec_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => one_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => one_dec_min_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_one_dec_min_102_i_6
    );
temp_cmp_one_dec_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => one_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => one_dec_min_limit(7),
      O => n_0_temp_cmp_one_dec_min_102_i_7
    );
temp_cmp_one_dec_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => one_dec_min_limit(5),
      I1 => device_temp_101(5),
      I2 => one_dec_min_limit(4),
      I3 => device_temp_101(4),
      O => n_0_temp_cmp_one_dec_min_102_i_8
    );
temp_cmp_one_dec_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => one_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => one_dec_min_limit(3),
      O => n_0_temp_cmp_one_dec_min_102_i_9
    );
temp_cmp_one_dec_min_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_one_dec_min_101,
      Q => temp_cmp_one_dec_min_102,
      R => '0'
    );
temp_cmp_one_dec_min_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_one_dec_min_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_one_dec_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_one_dec_min_101,
      CO(0) => n_3_temp_cmp_one_dec_min_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_one_dec_min_102_i_3,
      DI(0) => n_0_temp_cmp_one_dec_min_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_one_dec_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_one_dec_min_102_i_5,
      S(0) => n_0_temp_cmp_one_dec_min_102_i_6
    );
temp_cmp_one_dec_min_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_one_dec_min_102_reg_i_2,
      CO(2) => n_1_temp_cmp_one_dec_min_102_reg_i_2,
      CO(1) => n_2_temp_cmp_one_dec_min_102_reg_i_2,
      CO(0) => n_3_temp_cmp_one_dec_min_102_reg_i_2,
      CYINIT => '0',
      DI(3) => n_0_temp_cmp_one_dec_min_102_i_7,
      DI(2) => n_0_temp_cmp_one_dec_min_102_i_8,
      DI(1) => n_0_temp_cmp_one_dec_min_102_i_9,
      DI(0) => n_0_temp_cmp_one_dec_min_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_one_dec_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_one_dec_min_102_i_11,
      S(2) => n_0_temp_cmp_one_dec_min_102_i_12,
      S(1) => n_0_temp_cmp_one_dec_min_102_i_13,
      S(0) => n_0_temp_cmp_one_dec_min_102_i_14
    );
temp_cmp_one_inc_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => one_inc_max_limit(0),
      I2 => one_inc_max_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_one_inc_max_102_i_10
    );
temp_cmp_one_inc_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => one_inc_max_limit(6),
      I2 => device_temp_101(7),
      I3 => one_inc_max_limit(7),
      O => n_0_temp_cmp_one_inc_max_102_i_11
    );
temp_cmp_one_inc_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(4),
      I1 => one_inc_max_limit(4),
      I2 => device_temp_101(5),
      I3 => one_inc_max_limit(5),
      O => n_0_temp_cmp_one_inc_max_102_i_12
    );
temp_cmp_one_inc_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => one_inc_max_limit(2),
      I2 => device_temp_101(3),
      I3 => one_inc_max_limit(3),
      O => n_0_temp_cmp_one_inc_max_102_i_13
    );
temp_cmp_one_inc_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => one_inc_max_limit(0),
      I2 => device_temp_101(1),
      I3 => one_inc_max_limit(1),
      O => n_0_temp_cmp_one_inc_max_102_i_14
    );
temp_cmp_one_inc_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => one_inc_max_limit(10),
      I2 => one_inc_max_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_one_inc_max_102_i_3
    );
temp_cmp_one_inc_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => one_inc_max_limit(8),
      I2 => one_inc_max_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_one_inc_max_102_i_4
    );
temp_cmp_one_inc_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => one_inc_max_limit(10),
      I2 => device_temp_101(11),
      I3 => one_inc_max_limit(11),
      O => n_0_temp_cmp_one_inc_max_102_i_5
    );
temp_cmp_one_inc_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => one_inc_max_limit(8),
      I2 => device_temp_101(9),
      I3 => one_inc_max_limit(9),
      O => n_0_temp_cmp_one_inc_max_102_i_6
    );
temp_cmp_one_inc_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => one_inc_max_limit(6),
      I2 => one_inc_max_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_one_inc_max_102_i_7
    );
temp_cmp_one_inc_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => device_temp_101(5),
      I1 => one_inc_max_limit(5),
      I2 => device_temp_101(4),
      I3 => one_inc_max_limit(4),
      O => n_0_temp_cmp_one_inc_max_102_i_8
    );
temp_cmp_one_inc_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => one_inc_max_limit(2),
      I2 => one_inc_max_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_one_inc_max_102_i_9
    );
temp_cmp_one_inc_max_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_one_inc_max_101,
      Q => temp_cmp_one_inc_max_102,
      R => '0'
    );
temp_cmp_one_inc_max_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_one_inc_max_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_one_inc_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_one_inc_max_101,
      CO(0) => n_3_temp_cmp_one_inc_max_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_one_inc_max_102_i_3,
      DI(0) => n_0_temp_cmp_one_inc_max_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_one_inc_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_one_inc_max_102_i_5,
      S(0) => n_0_temp_cmp_one_inc_max_102_i_6
    );
temp_cmp_one_inc_max_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_one_inc_max_102_reg_i_2,
      CO(2) => n_1_temp_cmp_one_inc_max_102_reg_i_2,
      CO(1) => n_2_temp_cmp_one_inc_max_102_reg_i_2,
      CO(0) => n_3_temp_cmp_one_inc_max_102_reg_i_2,
      CYINIT => '1',
      DI(3) => n_0_temp_cmp_one_inc_max_102_i_7,
      DI(2) => n_0_temp_cmp_one_inc_max_102_i_8,
      DI(1) => n_0_temp_cmp_one_inc_max_102_i_9,
      DI(0) => n_0_temp_cmp_one_inc_max_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_one_inc_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_one_inc_max_102_i_11,
      S(2) => n_0_temp_cmp_one_inc_max_102_i_12,
      S(1) => n_0_temp_cmp_one_inc_max_102_i_13,
      S(0) => n_0_temp_cmp_one_inc_max_102_i_14
    );
temp_cmp_one_inc_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => one_inc_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => one_inc_min_limit(1),
      O => n_0_temp_cmp_one_inc_min_102_i_10
    );
temp_cmp_one_inc_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => one_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => one_inc_min_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_one_inc_min_102_i_11
    );
temp_cmp_one_inc_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => one_inc_min_limit(4),
      I1 => device_temp_101(4),
      I2 => one_inc_min_limit(5),
      I3 => device_temp_101(5),
      O => n_0_temp_cmp_one_inc_min_102_i_12
    );
temp_cmp_one_inc_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => one_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => one_inc_min_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_one_inc_min_102_i_13
    );
temp_cmp_one_inc_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => one_inc_min_limit(0),
      I1 => device_temp_101(0),
      I2 => one_inc_min_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_one_inc_min_102_i_14
    );
temp_cmp_one_inc_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => one_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => one_inc_min_limit(11),
      O => n_0_temp_cmp_one_inc_min_102_i_3
    );
temp_cmp_one_inc_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => one_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => one_inc_min_limit(9),
      O => n_0_temp_cmp_one_inc_min_102_i_4
    );
temp_cmp_one_inc_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => one_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => one_inc_min_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_one_inc_min_102_i_5
    );
temp_cmp_one_inc_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => one_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => one_inc_min_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_one_inc_min_102_i_6
    );
temp_cmp_one_inc_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => one_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => one_inc_min_limit(7),
      O => n_0_temp_cmp_one_inc_min_102_i_7
    );
temp_cmp_one_inc_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => one_inc_min_limit(5),
      I1 => device_temp_101(5),
      I2 => one_inc_min_limit(4),
      I3 => device_temp_101(4),
      O => n_0_temp_cmp_one_inc_min_102_i_8
    );
temp_cmp_one_inc_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => one_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => one_inc_min_limit(3),
      O => n_0_temp_cmp_one_inc_min_102_i_9
    );
temp_cmp_one_inc_min_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_one_inc_min_101,
      Q => temp_cmp_one_inc_min_102,
      R => '0'
    );
temp_cmp_one_inc_min_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_one_inc_min_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_one_inc_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_one_inc_min_101,
      CO(0) => n_3_temp_cmp_one_inc_min_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_one_inc_min_102_i_3,
      DI(0) => n_0_temp_cmp_one_inc_min_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_one_inc_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_one_inc_min_102_i_5,
      S(0) => n_0_temp_cmp_one_inc_min_102_i_6
    );
temp_cmp_one_inc_min_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_one_inc_min_102_reg_i_2,
      CO(2) => n_1_temp_cmp_one_inc_min_102_reg_i_2,
      CO(1) => n_2_temp_cmp_one_inc_min_102_reg_i_2,
      CO(0) => n_3_temp_cmp_one_inc_min_102_reg_i_2,
      CYINIT => '0',
      DI(3) => n_0_temp_cmp_one_inc_min_102_i_7,
      DI(2) => n_0_temp_cmp_one_inc_min_102_i_8,
      DI(1) => n_0_temp_cmp_one_inc_min_102_i_9,
      DI(0) => n_0_temp_cmp_one_inc_min_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_one_inc_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_one_inc_min_102_i_11,
      S(2) => n_0_temp_cmp_one_inc_min_102_i_12,
      S(1) => n_0_temp_cmp_one_inc_min_102_i_13,
      S(0) => n_0_temp_cmp_one_inc_min_102_i_14
    );
temp_cmp_three_dec_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => three_dec_max_limit(0),
      I2 => three_dec_max_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_three_dec_max_102_i_10
    );
temp_cmp_three_dec_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => three_dec_max_limit(6),
      I2 => device_temp_101(7),
      I3 => three_dec_max_limit(7),
      O => n_0_temp_cmp_three_dec_max_102_i_11
    );
temp_cmp_three_dec_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(4),
      I1 => three_dec_max_limit(4),
      I2 => device_temp_101(5),
      I3 => three_dec_max_limit(5),
      O => n_0_temp_cmp_three_dec_max_102_i_12
    );
temp_cmp_three_dec_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => three_dec_max_limit(2),
      I2 => device_temp_101(3),
      I3 => three_dec_max_limit(3),
      O => n_0_temp_cmp_three_dec_max_102_i_13
    );
temp_cmp_three_dec_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => three_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => three_dec_max_limit(1),
      O => n_0_temp_cmp_three_dec_max_102_i_14
    );
temp_cmp_three_dec_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => three_dec_max_limit(10),
      I2 => three_dec_max_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_three_dec_max_102_i_3
    );
temp_cmp_three_dec_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => three_dec_max_limit(8),
      I2 => three_dec_max_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_three_dec_max_102_i_4
    );
temp_cmp_three_dec_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => three_dec_max_limit(10),
      I2 => device_temp_101(11),
      I3 => three_dec_max_limit(11),
      O => n_0_temp_cmp_three_dec_max_102_i_5
    );
temp_cmp_three_dec_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => three_dec_max_limit(8),
      I2 => device_temp_101(9),
      I3 => three_dec_max_limit(9),
      O => n_0_temp_cmp_three_dec_max_102_i_6
    );
temp_cmp_three_dec_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => three_dec_max_limit(6),
      I2 => three_dec_max_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_three_dec_max_102_i_7
    );
temp_cmp_three_dec_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => device_temp_101(5),
      I1 => three_dec_max_limit(5),
      I2 => device_temp_101(4),
      I3 => three_dec_max_limit(4),
      O => n_0_temp_cmp_three_dec_max_102_i_8
    );
temp_cmp_three_dec_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => three_dec_max_limit(2),
      I2 => three_dec_max_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_three_dec_max_102_i_9
    );
temp_cmp_three_dec_max_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_three_dec_max_101,
      Q => temp_cmp_three_dec_max_102,
      R => '0'
    );
temp_cmp_three_dec_max_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_three_dec_max_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_three_dec_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_three_dec_max_101,
      CO(0) => n_3_temp_cmp_three_dec_max_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_three_dec_max_102_i_3,
      DI(0) => n_0_temp_cmp_three_dec_max_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_three_dec_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_three_dec_max_102_i_5,
      S(0) => n_0_temp_cmp_three_dec_max_102_i_6
    );
temp_cmp_three_dec_max_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_three_dec_max_102_reg_i_2,
      CO(2) => n_1_temp_cmp_three_dec_max_102_reg_i_2,
      CO(1) => n_2_temp_cmp_three_dec_max_102_reg_i_2,
      CO(0) => n_3_temp_cmp_three_dec_max_102_reg_i_2,
      CYINIT => '1',
      DI(3) => n_0_temp_cmp_three_dec_max_102_i_7,
      DI(2) => n_0_temp_cmp_three_dec_max_102_i_8,
      DI(1) => n_0_temp_cmp_three_dec_max_102_i_9,
      DI(0) => n_0_temp_cmp_three_dec_max_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_three_dec_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_three_dec_max_102_i_11,
      S(2) => n_0_temp_cmp_three_dec_max_102_i_12,
      S(1) => n_0_temp_cmp_three_dec_max_102_i_13,
      S(0) => n_0_temp_cmp_three_dec_max_102_i_14
    );
temp_cmp_three_dec_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => three_dec_min_limit(1),
      O => n_0_temp_cmp_three_dec_min_102_i_10
    );
temp_cmp_three_dec_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => three_dec_min_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_three_dec_min_102_i_11
    );
temp_cmp_three_dec_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => three_dec_min_limit(5),
      I3 => device_temp_101(5),
      O => n_0_temp_cmp_three_dec_min_102_i_12
    );
temp_cmp_three_dec_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => three_dec_min_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_three_dec_min_102_i_13
    );
temp_cmp_three_dec_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => three_dec_min_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_three_dec_min_102_i_14
    );
temp_cmp_three_dec_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => three_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => three_dec_min_limit(11),
      O => n_0_temp_cmp_three_dec_min_102_i_3
    );
temp_cmp_three_dec_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => three_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => three_dec_min_limit(9),
      O => n_0_temp_cmp_three_dec_min_102_i_4
    );
temp_cmp_three_dec_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => three_dec_min_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_three_dec_min_102_i_5
    );
temp_cmp_three_dec_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => three_dec_min_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_three_dec_min_102_i_6
    );
temp_cmp_three_dec_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => three_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => three_dec_min_limit(7),
      O => n_0_temp_cmp_three_dec_min_102_i_7
    );
temp_cmp_three_dec_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => three_dec_min_limit(5),
      I1 => device_temp_101(5),
      I2 => three_dec_min_limit(4),
      I3 => device_temp_101(4),
      O => n_0_temp_cmp_three_dec_min_102_i_8
    );
temp_cmp_three_dec_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => three_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => three_dec_min_limit(3),
      O => n_0_temp_cmp_three_dec_min_102_i_9
    );
temp_cmp_three_dec_min_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_three_dec_min_101,
      Q => temp_cmp_three_dec_min_102,
      R => '0'
    );
temp_cmp_three_dec_min_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_three_dec_min_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_three_dec_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_three_dec_min_101,
      CO(0) => n_3_temp_cmp_three_dec_min_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_three_dec_min_102_i_3,
      DI(0) => n_0_temp_cmp_three_dec_min_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_three_dec_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_three_dec_min_102_i_5,
      S(0) => n_0_temp_cmp_three_dec_min_102_i_6
    );
temp_cmp_three_dec_min_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_three_dec_min_102_reg_i_2,
      CO(2) => n_1_temp_cmp_three_dec_min_102_reg_i_2,
      CO(1) => n_2_temp_cmp_three_dec_min_102_reg_i_2,
      CO(0) => n_3_temp_cmp_three_dec_min_102_reg_i_2,
      CYINIT => '0',
      DI(3) => n_0_temp_cmp_three_dec_min_102_i_7,
      DI(2) => n_0_temp_cmp_three_dec_min_102_i_8,
      DI(1) => n_0_temp_cmp_three_dec_min_102_i_9,
      DI(0) => n_0_temp_cmp_three_dec_min_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_three_dec_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_three_dec_min_102_i_11,
      S(2) => n_0_temp_cmp_three_dec_min_102_i_12,
      S(1) => n_0_temp_cmp_three_dec_min_102_i_13,
      S(0) => n_0_temp_cmp_three_dec_min_102_i_14
    );
temp_cmp_three_inc_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => three_inc_max_limit(0),
      I2 => three_inc_max_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_three_inc_max_102_i_10
    );
temp_cmp_three_inc_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => three_inc_max_limit(6),
      I2 => device_temp_101(7),
      I3 => three_inc_max_limit(7),
      O => n_0_temp_cmp_three_inc_max_102_i_11
    );
temp_cmp_three_inc_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(4),
      I1 => three_inc_max_limit(4),
      I2 => device_temp_101(5),
      I3 => three_inc_max_limit(5),
      O => n_0_temp_cmp_three_inc_max_102_i_12
    );
temp_cmp_three_inc_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => three_inc_max_limit(2),
      I2 => device_temp_101(3),
      I3 => three_inc_max_limit(3),
      O => n_0_temp_cmp_three_inc_max_102_i_13
    );
temp_cmp_three_inc_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => three_inc_max_limit(0),
      I2 => device_temp_101(1),
      I3 => three_inc_max_limit(1),
      O => n_0_temp_cmp_three_inc_max_102_i_14
    );
temp_cmp_three_inc_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => three_inc_max_limit(10),
      I2 => three_inc_max_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_three_inc_max_102_i_3
    );
temp_cmp_three_inc_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => three_inc_max_limit(8),
      I2 => three_inc_max_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_three_inc_max_102_i_4
    );
temp_cmp_three_inc_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => three_inc_max_limit(10),
      I2 => device_temp_101(11),
      I3 => three_inc_max_limit(11),
      O => n_0_temp_cmp_three_inc_max_102_i_5
    );
temp_cmp_three_inc_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => three_inc_max_limit(8),
      I2 => device_temp_101(9),
      I3 => three_inc_max_limit(9),
      O => n_0_temp_cmp_three_inc_max_102_i_6
    );
temp_cmp_three_inc_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => three_inc_max_limit(6),
      I2 => three_inc_max_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_three_inc_max_102_i_7
    );
temp_cmp_three_inc_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => device_temp_101(5),
      I1 => three_inc_max_limit(5),
      I2 => device_temp_101(4),
      I3 => three_inc_max_limit(4),
      O => n_0_temp_cmp_three_inc_max_102_i_8
    );
temp_cmp_three_inc_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => three_inc_max_limit(2),
      I2 => three_inc_max_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_three_inc_max_102_i_9
    );
temp_cmp_three_inc_max_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_three_inc_max_101,
      Q => temp_cmp_three_inc_max_102,
      R => '0'
    );
temp_cmp_three_inc_max_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_three_inc_max_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_three_inc_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_three_inc_max_101,
      CO(0) => n_3_temp_cmp_three_inc_max_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_three_inc_max_102_i_3,
      DI(0) => n_0_temp_cmp_three_inc_max_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_three_inc_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_three_inc_max_102_i_5,
      S(0) => n_0_temp_cmp_three_inc_max_102_i_6
    );
temp_cmp_three_inc_max_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_three_inc_max_102_reg_i_2,
      CO(2) => n_1_temp_cmp_three_inc_max_102_reg_i_2,
      CO(1) => n_2_temp_cmp_three_inc_max_102_reg_i_2,
      CO(0) => n_3_temp_cmp_three_inc_max_102_reg_i_2,
      CYINIT => '1',
      DI(3) => n_0_temp_cmp_three_inc_max_102_i_7,
      DI(2) => n_0_temp_cmp_three_inc_max_102_i_8,
      DI(1) => n_0_temp_cmp_three_inc_max_102_i_9,
      DI(0) => n_0_temp_cmp_three_inc_max_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_three_inc_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_three_inc_max_102_i_11,
      S(2) => n_0_temp_cmp_three_inc_max_102_i_12,
      S(1) => n_0_temp_cmp_three_inc_max_102_i_13,
      S(0) => n_0_temp_cmp_three_inc_max_102_i_14
    );
temp_cmp_three_inc_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => three_inc_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => three_inc_min_limit(1),
      O => n_0_temp_cmp_three_inc_min_102_i_10
    );
temp_cmp_three_inc_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => three_inc_min_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_three_inc_min_102_i_11
    );
temp_cmp_three_inc_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_inc_min_limit(4),
      I1 => device_temp_101(4),
      I2 => three_inc_min_limit(5),
      I3 => device_temp_101(5),
      O => n_0_temp_cmp_three_inc_min_102_i_12
    );
temp_cmp_three_inc_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => three_inc_min_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_three_inc_min_102_i_13
    );
temp_cmp_three_inc_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_inc_min_limit(0),
      I1 => device_temp_101(0),
      I2 => three_inc_min_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_three_inc_min_102_i_14
    );
temp_cmp_three_inc_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => three_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => three_inc_min_limit(11),
      O => n_0_temp_cmp_three_inc_min_102_i_3
    );
temp_cmp_three_inc_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => three_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => three_inc_min_limit(9),
      O => n_0_temp_cmp_three_inc_min_102_i_4
    );
temp_cmp_three_inc_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => three_inc_min_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_three_inc_min_102_i_5
    );
temp_cmp_three_inc_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => three_inc_min_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_three_inc_min_102_i_6
    );
temp_cmp_three_inc_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => three_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => three_inc_min_limit(7),
      O => n_0_temp_cmp_three_inc_min_102_i_7
    );
temp_cmp_three_inc_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => three_inc_min_limit(5),
      I1 => device_temp_101(5),
      I2 => three_inc_min_limit(4),
      I3 => device_temp_101(4),
      O => n_0_temp_cmp_three_inc_min_102_i_8
    );
temp_cmp_three_inc_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => three_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => three_inc_min_limit(3),
      O => n_0_temp_cmp_three_inc_min_102_i_9
    );
temp_cmp_three_inc_min_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_three_inc_min_101,
      Q => temp_cmp_three_inc_min_102,
      R => '0'
    );
temp_cmp_three_inc_min_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_three_inc_min_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_three_inc_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_three_inc_min_101,
      CO(0) => n_3_temp_cmp_three_inc_min_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_three_inc_min_102_i_3,
      DI(0) => n_0_temp_cmp_three_inc_min_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_three_inc_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_three_inc_min_102_i_5,
      S(0) => n_0_temp_cmp_three_inc_min_102_i_6
    );
temp_cmp_three_inc_min_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_three_inc_min_102_reg_i_2,
      CO(2) => n_1_temp_cmp_three_inc_min_102_reg_i_2,
      CO(1) => n_2_temp_cmp_three_inc_min_102_reg_i_2,
      CO(0) => n_3_temp_cmp_three_inc_min_102_reg_i_2,
      CYINIT => '0',
      DI(3) => n_0_temp_cmp_three_inc_min_102_i_7,
      DI(2) => n_0_temp_cmp_three_inc_min_102_i_8,
      DI(1) => n_0_temp_cmp_three_inc_min_102_i_9,
      DI(0) => n_0_temp_cmp_three_inc_min_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_three_inc_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_three_inc_min_102_i_11,
      S(2) => n_0_temp_cmp_three_inc_min_102_i_12,
      S(1) => n_0_temp_cmp_three_inc_min_102_i_13,
      S(0) => n_0_temp_cmp_three_inc_min_102_i_14
    );
temp_cmp_two_dec_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => two_dec_max_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_two_dec_max_102_i_10
    );
temp_cmp_two_dec_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => two_dec_max_limit(6),
      I2 => device_temp_101(7),
      I3 => two_dec_max_limit(7),
      O => n_0_temp_cmp_two_dec_max_102_i_11
    );
temp_cmp_two_dec_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(4),
      I1 => two_dec_max_limit(4),
      I2 => device_temp_101(5),
      I3 => two_dec_max_limit(5),
      O => n_0_temp_cmp_two_dec_max_102_i_12
    );
temp_cmp_two_dec_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => two_dec_max_limit(2),
      I2 => device_temp_101(3),
      I3 => two_dec_max_limit(3),
      O => n_0_temp_cmp_two_dec_max_102_i_13
    );
temp_cmp_two_dec_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => two_dec_max_limit(1),
      O => n_0_temp_cmp_two_dec_max_102_i_14
    );
temp_cmp_two_dec_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => two_dec_max_limit(10),
      I2 => two_dec_max_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_two_dec_max_102_i_3
    );
temp_cmp_two_dec_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => two_dec_max_limit(8),
      I2 => two_dec_max_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_two_dec_max_102_i_4
    );
temp_cmp_two_dec_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => two_dec_max_limit(10),
      I2 => device_temp_101(11),
      I3 => two_dec_max_limit(11),
      O => n_0_temp_cmp_two_dec_max_102_i_5
    );
temp_cmp_two_dec_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => two_dec_max_limit(8),
      I2 => device_temp_101(9),
      I3 => two_dec_max_limit(9),
      O => n_0_temp_cmp_two_dec_max_102_i_6
    );
temp_cmp_two_dec_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => two_dec_max_limit(6),
      I2 => two_dec_max_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_two_dec_max_102_i_7
    );
temp_cmp_two_dec_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => device_temp_101(5),
      I1 => two_dec_max_limit(5),
      I2 => device_temp_101(4),
      I3 => two_dec_max_limit(4),
      O => n_0_temp_cmp_two_dec_max_102_i_8
    );
temp_cmp_two_dec_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => two_dec_max_limit(2),
      I2 => two_dec_max_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_two_dec_max_102_i_9
    );
temp_cmp_two_dec_max_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_two_dec_max_101,
      Q => temp_cmp_two_dec_max_102,
      R => '0'
    );
temp_cmp_two_dec_max_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_two_dec_max_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_two_dec_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_two_dec_max_101,
      CO(0) => n_3_temp_cmp_two_dec_max_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_two_dec_max_102_i_3,
      DI(0) => n_0_temp_cmp_two_dec_max_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_two_dec_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_two_dec_max_102_i_5,
      S(0) => n_0_temp_cmp_two_dec_max_102_i_6
    );
temp_cmp_two_dec_max_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_two_dec_max_102_reg_i_2,
      CO(2) => n_1_temp_cmp_two_dec_max_102_reg_i_2,
      CO(1) => n_2_temp_cmp_two_dec_max_102_reg_i_2,
      CO(0) => n_3_temp_cmp_two_dec_max_102_reg_i_2,
      CYINIT => '1',
      DI(3) => n_0_temp_cmp_two_dec_max_102_i_7,
      DI(2) => n_0_temp_cmp_two_dec_max_102_i_8,
      DI(1) => n_0_temp_cmp_two_dec_max_102_i_9,
      DI(0) => n_0_temp_cmp_two_dec_max_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_two_dec_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_two_dec_max_102_i_11,
      S(2) => n_0_temp_cmp_two_dec_max_102_i_12,
      S(1) => n_0_temp_cmp_two_dec_max_102_i_13,
      S(0) => n_0_temp_cmp_two_dec_max_102_i_14
    );
temp_cmp_two_dec_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => two_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => two_dec_min_limit(1),
      O => n_0_temp_cmp_two_dec_min_102_i_10
    );
temp_cmp_two_dec_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => two_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => two_dec_min_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_two_dec_min_102_i_11
    );
temp_cmp_two_dec_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => two_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => two_dec_min_limit(5),
      I3 => device_temp_101(5),
      O => n_0_temp_cmp_two_dec_min_102_i_12
    );
temp_cmp_two_dec_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => two_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => two_dec_min_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_two_dec_min_102_i_13
    );
temp_cmp_two_dec_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => two_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => two_dec_min_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_two_dec_min_102_i_14
    );
temp_cmp_two_dec_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => two_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => two_dec_min_limit(11),
      O => n_0_temp_cmp_two_dec_min_102_i_3
    );
temp_cmp_two_dec_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => two_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => two_dec_min_limit(9),
      O => n_0_temp_cmp_two_dec_min_102_i_4
    );
temp_cmp_two_dec_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => two_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => two_dec_min_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_two_dec_min_102_i_5
    );
temp_cmp_two_dec_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => two_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => two_dec_min_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_two_dec_min_102_i_6
    );
temp_cmp_two_dec_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => two_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => two_dec_min_limit(7),
      O => n_0_temp_cmp_two_dec_min_102_i_7
    );
temp_cmp_two_dec_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => two_dec_min_limit(5),
      I1 => device_temp_101(5),
      I2 => two_dec_min_limit(4),
      I3 => device_temp_101(4),
      O => n_0_temp_cmp_two_dec_min_102_i_8
    );
temp_cmp_two_dec_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => two_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => two_dec_min_limit(3),
      O => n_0_temp_cmp_two_dec_min_102_i_9
    );
temp_cmp_two_dec_min_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_two_dec_min_101,
      Q => temp_cmp_two_dec_min_102,
      R => '0'
    );
temp_cmp_two_dec_min_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_two_dec_min_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_two_dec_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_two_dec_min_101,
      CO(0) => n_3_temp_cmp_two_dec_min_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_two_dec_min_102_i_3,
      DI(0) => n_0_temp_cmp_two_dec_min_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_two_dec_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_two_dec_min_102_i_5,
      S(0) => n_0_temp_cmp_two_dec_min_102_i_6
    );
temp_cmp_two_dec_min_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_two_dec_min_102_reg_i_2,
      CO(2) => n_1_temp_cmp_two_dec_min_102_reg_i_2,
      CO(1) => n_2_temp_cmp_two_dec_min_102_reg_i_2,
      CO(0) => n_3_temp_cmp_two_dec_min_102_reg_i_2,
      CYINIT => '0',
      DI(3) => n_0_temp_cmp_two_dec_min_102_i_7,
      DI(2) => n_0_temp_cmp_two_dec_min_102_i_8,
      DI(1) => n_0_temp_cmp_two_dec_min_102_i_9,
      DI(0) => n_0_temp_cmp_two_dec_min_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_two_dec_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_two_dec_min_102_i_11,
      S(2) => n_0_temp_cmp_two_dec_min_102_i_12,
      S(1) => n_0_temp_cmp_two_dec_min_102_i_13,
      S(0) => n_0_temp_cmp_two_dec_min_102_i_14
    );
temp_cmp_two_inc_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => two_inc_max_limit(0),
      I2 => two_inc_max_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_two_inc_max_102_i_10
    );
temp_cmp_two_inc_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => two_inc_max_limit(6),
      I2 => device_temp_101(7),
      I3 => two_inc_max_limit(7),
      O => n_0_temp_cmp_two_inc_max_102_i_11
    );
temp_cmp_two_inc_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(4),
      I1 => two_inc_max_limit(4),
      I2 => device_temp_101(5),
      I3 => two_inc_max_limit(5),
      O => n_0_temp_cmp_two_inc_max_102_i_12
    );
temp_cmp_two_inc_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => two_inc_max_limit(2),
      I2 => device_temp_101(3),
      I3 => two_inc_max_limit(3),
      O => n_0_temp_cmp_two_inc_max_102_i_13
    );
temp_cmp_two_inc_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => two_inc_max_limit(0),
      I2 => device_temp_101(1),
      I3 => two_inc_max_limit(1),
      O => n_0_temp_cmp_two_inc_max_102_i_14
    );
temp_cmp_two_inc_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => two_inc_max_limit(10),
      I2 => two_inc_max_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_two_inc_max_102_i_3
    );
temp_cmp_two_inc_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => two_inc_max_limit(8),
      I2 => two_inc_max_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_two_inc_max_102_i_4
    );
temp_cmp_two_inc_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => two_inc_max_limit(10),
      I2 => device_temp_101(11),
      I3 => two_inc_max_limit(11),
      O => n_0_temp_cmp_two_inc_max_102_i_5
    );
temp_cmp_two_inc_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => two_inc_max_limit(8),
      I2 => device_temp_101(9),
      I3 => two_inc_max_limit(9),
      O => n_0_temp_cmp_two_inc_max_102_i_6
    );
temp_cmp_two_inc_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => two_inc_max_limit(6),
      I2 => two_inc_max_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_two_inc_max_102_i_7
    );
temp_cmp_two_inc_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => device_temp_101(5),
      I1 => two_inc_max_limit(5),
      I2 => device_temp_101(4),
      I3 => two_inc_max_limit(4),
      O => n_0_temp_cmp_two_inc_max_102_i_8
    );
temp_cmp_two_inc_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => two_inc_max_limit(2),
      I2 => two_inc_max_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_two_inc_max_102_i_9
    );
temp_cmp_two_inc_max_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_two_inc_max_101,
      Q => temp_cmp_two_inc_max_102,
      R => '0'
    );
temp_cmp_two_inc_max_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_two_inc_max_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_two_inc_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_two_inc_max_101,
      CO(0) => n_3_temp_cmp_two_inc_max_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_two_inc_max_102_i_3,
      DI(0) => n_0_temp_cmp_two_inc_max_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_two_inc_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_two_inc_max_102_i_5,
      S(0) => n_0_temp_cmp_two_inc_max_102_i_6
    );
temp_cmp_two_inc_max_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_two_inc_max_102_reg_i_2,
      CO(2) => n_1_temp_cmp_two_inc_max_102_reg_i_2,
      CO(1) => n_2_temp_cmp_two_inc_max_102_reg_i_2,
      CO(0) => n_3_temp_cmp_two_inc_max_102_reg_i_2,
      CYINIT => '1',
      DI(3) => n_0_temp_cmp_two_inc_max_102_i_7,
      DI(2) => n_0_temp_cmp_two_inc_max_102_i_8,
      DI(1) => n_0_temp_cmp_two_inc_max_102_i_9,
      DI(0) => n_0_temp_cmp_two_inc_max_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_two_inc_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_two_inc_max_102_i_11,
      S(2) => n_0_temp_cmp_two_inc_max_102_i_12,
      S(1) => n_0_temp_cmp_two_inc_max_102_i_13,
      S(0) => n_0_temp_cmp_two_inc_max_102_i_14
    );
temp_cmp_two_inc_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => two_inc_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => two_inc_min_limit(1),
      O => n_0_temp_cmp_two_inc_min_102_i_10
    );
temp_cmp_two_inc_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => two_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => two_inc_min_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_two_inc_min_102_i_11
    );
temp_cmp_two_inc_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => two_inc_min_limit(4),
      I1 => device_temp_101(4),
      I2 => two_inc_min_limit(5),
      I3 => device_temp_101(5),
      O => n_0_temp_cmp_two_inc_min_102_i_12
    );
temp_cmp_two_inc_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => two_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => two_inc_min_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_two_inc_min_102_i_13
    );
temp_cmp_two_inc_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => two_inc_min_limit(0),
      I1 => device_temp_101(0),
      I2 => two_inc_min_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_two_inc_min_102_i_14
    );
temp_cmp_two_inc_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => two_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => two_inc_min_limit(11),
      O => n_0_temp_cmp_two_inc_min_102_i_3
    );
temp_cmp_two_inc_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => two_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => two_inc_min_limit(9),
      O => n_0_temp_cmp_two_inc_min_102_i_4
    );
temp_cmp_two_inc_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => two_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => two_inc_min_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_two_inc_min_102_i_5
    );
temp_cmp_two_inc_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => two_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => two_inc_min_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_two_inc_min_102_i_6
    );
temp_cmp_two_inc_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => two_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => two_inc_min_limit(7),
      O => n_0_temp_cmp_two_inc_min_102_i_7
    );
temp_cmp_two_inc_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => two_inc_min_limit(5),
      I1 => device_temp_101(5),
      I2 => two_inc_min_limit(4),
      I3 => device_temp_101(4),
      O => n_0_temp_cmp_two_inc_min_102_i_8
    );
temp_cmp_two_inc_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => two_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => two_inc_min_limit(3),
      O => n_0_temp_cmp_two_inc_min_102_i_9
    );
temp_cmp_two_inc_min_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_two_inc_min_101,
      Q => temp_cmp_two_inc_min_102,
      R => '0'
    );
temp_cmp_two_inc_min_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_two_inc_min_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_two_inc_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_two_inc_min_101,
      CO(0) => n_3_temp_cmp_two_inc_min_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_two_inc_min_102_i_3,
      DI(0) => n_0_temp_cmp_two_inc_min_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_two_inc_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_two_inc_min_102_i_5,
      S(0) => n_0_temp_cmp_two_inc_min_102_i_6
    );
temp_cmp_two_inc_min_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_two_inc_min_102_reg_i_2,
      CO(2) => n_1_temp_cmp_two_inc_min_102_reg_i_2,
      CO(1) => n_2_temp_cmp_two_inc_min_102_reg_i_2,
      CO(0) => n_3_temp_cmp_two_inc_min_102_reg_i_2,
      CYINIT => '0',
      DI(3) => n_0_temp_cmp_two_inc_min_102_i_7,
      DI(2) => n_0_temp_cmp_two_inc_min_102_i_8,
      DI(1) => n_0_temp_cmp_two_inc_min_102_i_9,
      DI(0) => n_0_temp_cmp_two_inc_min_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_two_inc_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_two_inc_min_102_i_11,
      S(2) => n_0_temp_cmp_two_inc_min_102_i_12,
      S(1) => n_0_temp_cmp_two_inc_min_102_i_13,
      S(0) => n_0_temp_cmp_two_inc_min_102_i_14
    );
tempmon_init_complete_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => tempmon_state_init,
      I1 => tempmon_init_complete,
      O => n_0_tempmon_init_complete_i_1
    );
tempmon_init_complete_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_tempmon_init_complete_i_1,
      Q => tempmon_init_complete,
      R => I8(2)
    );
tempmon_sample_en_101_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => tempmon_sample_en,
      Q => tempmon_sample_en_101,
      R => I8(2)
    );
tempmon_sample_en_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => tempmon_sample_en_101,
      Q => tempmon_sample_en_102,
      R => I8(2)
    );
\tempmon_state[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_tempmon_state[10]_i_6\,
      O => \n_0_tempmon_state[0]_i_1\
    );
\tempmon_state[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAFFFF"
    )
    port map (
      I0 => \n_0_tempmon_state[10]_i_3\,
      I1 => update_temp_102,
      I2 => tempmon_state(10),
      I3 => temp_cmp_four_dec_min_102,
      I4 => \n_0_tempmon_state[10]_i_4\,
      I5 => \n_0_tempmon_state[10]_i_5\,
      O => \n_0_tempmon_state[10]_i_1\
    );
\tempmon_state[10]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
    port map (
      I0 => tempmon_state(4),
      I1 => temp_cmp_two_inc_min_102,
      I2 => tempmon_state(3),
      I3 => update_temp_102,
      I4 => temp_cmp_three_inc_min_102,
      O => \n_0_tempmon_state[10]_i_10\
    );
\tempmon_state[10]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
    port map (
      I0 => tempmon_state(0),
      I1 => tempmon_state(1),
      I2 => tempmon_state(2),
      I3 => tempmon_state(3),
      I4 => tempmon_state(4),
      O => \n_0_tempmon_state[10]_i_11\
    );
\tempmon_state[10]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
    port map (
      I0 => tempmon_state(0),
      I1 => tempmon_state(1),
      I2 => tempmon_state(2),
      I3 => tempmon_state(3),
      I4 => tempmon_state(4),
      O => \n_0_tempmon_state[10]_i_12\
    );
\tempmon_state[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
    port map (
      I0 => tempmon_state(5),
      I1 => tempmon_state(6),
      I2 => tempmon_state(7),
      I3 => tempmon_state(8),
      I4 => tempmon_state(9),
      I5 => tempmon_state(10),
      O => \n_0_tempmon_state[10]_i_13\
    );
\tempmon_state[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
    port map (
      I0 => tempmon_state(5),
      I1 => tempmon_state(6),
      I2 => tempmon_state(7),
      I3 => tempmon_state(8),
      I4 => tempmon_state(9),
      I5 => tempmon_state(10),
      O => \n_0_tempmon_state[10]_i_14\
    );
\tempmon_state[10]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
    port map (
      I0 => tempmon_state(6),
      I1 => temp_cmp_neutral_max_102,
      I2 => update_temp_102,
      I3 => temp_cmp_two_inc_max_102,
      I4 => tempmon_state(4),
      O => \n_0_tempmon_state[10]_i_15\
    );
\tempmon_state[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => update_temp_102,
      I1 => temp_cmp_three_dec_max_102,
      I2 => tempmon_state(9),
      I3 => \n_0_tempmon_state[10]_i_6\,
      O => \n_0_tempmon_state[10]_i_2\
    );
\tempmon_state[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEEEEEE"
    )
    port map (
      I0 => \n_0_tempmon_state[10]_i_7\,
      I1 => n_0_pi_f_dec_i_2,
      I2 => tempmon_state(8),
      I3 => update_temp_102,
      I4 => temp_cmp_two_dec_min_102,
      I5 => \n_0_tempmon_state[10]_i_8\,
      O => \n_0_tempmon_state[10]_i_3\
    );
\tempmon_state[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F7F7F7F"
    )
    port map (
      I0 => tempmon_state(3),
      I1 => temp_cmp_three_inc_max_102,
      I2 => update_temp_102,
      I3 => temp_cmp_two_dec_max_102,
      I4 => tempmon_state(8),
      I5 => \n_0_tempmon_state[10]_i_9\,
      O => \n_0_tempmon_state[10]_i_4\
    );
\tempmon_state[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBBB"
    )
    port map (
      I0 => tempmon_state(1),
      I1 => \n_0_tempmon_state[10]_i_6\,
      I2 => I1,
      I3 => tempmon_state(0),
      I4 => \n_0_tempmon_state[10]_i_10\,
      O => \n_0_tempmon_state[10]_i_5\
    );
\tempmon_state[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
    port map (
      I0 => \n_0_tempmon_state[10]_i_11\,
      I1 => \n_0_tempmon_state[10]_i_12\,
      I2 => \n_0_tempmon_state[10]_i_13\,
      I3 => \n_0_tempmon_state[10]_i_14\,
      O => \n_0_tempmon_state[10]_i_6\
    );
\tempmon_state[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
    port map (
      I0 => tempmon_state(6),
      I1 => temp_cmp_neutral_min_102,
      I2 => tempmon_state(9),
      I3 => update_temp_102,
      I4 => temp_cmp_three_dec_min_102,
      O => \n_0_tempmon_state[10]_i_7\
    );
\tempmon_state[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
    port map (
      I0 => tempmon_state(7),
      I1 => temp_cmp_one_dec_min_102,
      I2 => tempmon_state(5),
      I3 => update_temp_102,
      I4 => temp_cmp_one_inc_min_102,
      O => \n_0_tempmon_state[10]_i_8\
    );
\tempmon_state[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0808080"
    )
    port map (
      I0 => tempmon_state(7),
      I1 => temp_cmp_one_dec_max_102,
      I2 => update_temp_102,
      I3 => tempmon_state(9),
      I4 => temp_cmp_three_dec_max_102,
      I5 => \n_0_tempmon_state[10]_i_15\,
      O => \n_0_tempmon_state[10]_i_9\
    );
\tempmon_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_tempmon_state[10]_i_6\,
      I1 => tempmon_state(0),
      O => \n_0_tempmon_state[1]_i_1\
    );
\tempmon_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
    port map (
      I0 => temp_cmp_three_inc_max_102,
      I1 => update_temp_102,
      I2 => \n_0_tempmon_state[10]_i_6\,
      I3 => tempmon_state(3),
      O => \n_0_tempmon_state[2]_i_1\
    );
\tempmon_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0888"
    )
    port map (
      I0 => \n_0_tempmon_state[10]_i_6\,
      I1 => tempmon_state(4),
      I2 => temp_cmp_two_inc_max_102,
      I3 => update_temp_102,
      I4 => tempmon_state(2),
      O => \n_0_tempmon_state[3]_i_1\
    );
\tempmon_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AAAAAA80008000"
    )
    port map (
      I0 => \n_0_tempmon_state[10]_i_6\,
      I1 => tempmon_state(3),
      I2 => temp_cmp_three_inc_max_102,
      I3 => update_temp_102,
      I4 => temp_cmp_one_inc_max_102,
      I5 => tempmon_state(5),
      O => \n_0_tempmon_state[4]_i_1\
    );
\tempmon_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8000AAAA8000"
    )
    port map (
      I0 => \n_0_tempmon_state[10]_i_6\,
      I1 => tempmon_state(4),
      I2 => temp_cmp_two_inc_max_102,
      I3 => update_temp_102,
      I4 => tempmon_state(6),
      I5 => temp_cmp_neutral_max_102,
      O => \n_0_tempmon_state[5]_i_1\
    );
\tempmon_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8AAA8AAA8AAA8"
    )
    port map (
      I0 => \n_0_tempmon_state[10]_i_6\,
      I1 => tempmon_state(1),
      I2 => \n_0_tempmon_state[6]_i_2\,
      I3 => tempmon_state(7),
      I4 => temp_cmp_one_dec_max_102,
      I5 => update_temp_102,
      O => \n_0_tempmon_state[6]_i_1\
    );
\tempmon_state[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => temp_cmp_one_inc_max_102,
      I1 => update_temp_102,
      I2 => tempmon_state(5),
      O => \n_0_tempmon_state[6]_i_2\
    );
\tempmon_state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A0A8000AAAA8000"
    )
    port map (
      I0 => \n_0_tempmon_state[10]_i_6\,
      I1 => temp_cmp_neutral_max_102,
      I2 => update_temp_102,
      I3 => tempmon_state(6),
      I4 => tempmon_state(8),
      I5 => temp_cmp_two_dec_max_102,
      O => \n_0_tempmon_state[7]_i_1\
    );
\tempmon_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8000AAAA8000"
    )
    port map (
      I0 => \n_0_tempmon_state[10]_i_6\,
      I1 => tempmon_state(7),
      I2 => temp_cmp_one_dec_max_102,
      I3 => update_temp_102,
      I4 => tempmon_state(9),
      I5 => temp_cmp_three_dec_max_102,
      O => \n_0_tempmon_state[8]_i_1\
    );
\tempmon_state[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888888"
    )
    port map (
      I0 => \n_0_tempmon_state[10]_i_6\,
      I1 => tempmon_state(10),
      I2 => temp_cmp_two_dec_max_102,
      I3 => update_temp_102,
      I4 => tempmon_state(8),
      O => \n_0_tempmon_state[9]_i_1\
    );
\tempmon_state_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_tempmon_state[10]_i_1\,
      D => \n_0_tempmon_state[0]_i_1\,
      Q => tempmon_state(0),
      S => I8(2)
    );
\tempmon_state_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_tempmon_state[10]_i_1\,
      D => \n_0_tempmon_state[10]_i_2\,
      Q => tempmon_state(10),
      R => I103(2)
    );
\tempmon_state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_tempmon_state[10]_i_1\,
      D => \n_0_tempmon_state[1]_i_1\,
      Q => tempmon_state(1),
      R => I103(2)
    );
\tempmon_state_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_tempmon_state[10]_i_1\,
      D => \n_0_tempmon_state[2]_i_1\,
      Q => tempmon_state(2),
      R => I103(2)
    );
\tempmon_state_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_tempmon_state[10]_i_1\,
      D => \n_0_tempmon_state[3]_i_1\,
      Q => tempmon_state(3),
      R => I103(2)
    );
\tempmon_state_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_tempmon_state[10]_i_1\,
      D => \n_0_tempmon_state[4]_i_1\,
      Q => tempmon_state(4),
      R => I103(2)
    );
\tempmon_state_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_tempmon_state[10]_i_1\,
      D => \n_0_tempmon_state[5]_i_1\,
      Q => tempmon_state(5),
      R => I103(2)
    );
\tempmon_state_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_tempmon_state[10]_i_1\,
      D => \n_0_tempmon_state[6]_i_1\,
      Q => tempmon_state(6),
      R => I103(2)
    );
\tempmon_state_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_tempmon_state[10]_i_1\,
      D => \n_0_tempmon_state[7]_i_1\,
      Q => tempmon_state(7),
      R => I103(2)
    );
\tempmon_state_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_tempmon_state[10]_i_1\,
      D => \n_0_tempmon_state[8]_i_1\,
      Q => tempmon_state(8),
      R => I103(2)
    );
\tempmon_state_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_tempmon_state[10]_i_1\,
      D => \n_0_tempmon_state[9]_i_1\,
      Q => tempmon_state(9),
      R => I103(2)
    );
\three_dec_max_limit[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_7_three_dec_max_limit_reg[3]_i_2\,
      I1 => p_0_in,
      O => \n_0_three_dec_max_limit[0]_i_1\
    );
\three_dec_max_limit[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_5_three_dec_max_limit_reg[11]_i_2\,
      I1 => p_0_in,
      O => \n_0_three_dec_max_limit[10]_i_1\
    );
\three_dec_max_limit[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_4_three_dec_max_limit_reg[11]_i_2\,
      I1 => p_0_in,
      O => \n_0_three_dec_max_limit[11]_i_1\
    );
\three_dec_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(11),
      O => \n_0_three_dec_max_limit[11]_i_3\
    );
\three_dec_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(10),
      O => \n_0_three_dec_max_limit[11]_i_4\
    );
\three_dec_max_limit[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(9),
      O => \n_0_three_dec_max_limit[11]_i_5\
    );
\three_dec_max_limit[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(8),
      O => \n_0_three_dec_max_limit[11]_i_6\
    );
\three_dec_max_limit[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_6_three_dec_max_limit_reg[3]_i_2\,
      I1 => p_0_in,
      O => \n_0_three_dec_max_limit[1]_i_1\
    );
\three_dec_max_limit[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_5_three_dec_max_limit_reg[3]_i_2\,
      I1 => p_0_in,
      O => \n_0_three_dec_max_limit[2]_i_1\
    );
\three_dec_max_limit[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_4_three_dec_max_limit_reg[3]_i_2\,
      I1 => p_0_in,
      O => \n_0_three_dec_max_limit[3]_i_1\
    );
\three_dec_max_limit[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(3),
      O => \n_0_three_dec_max_limit[3]_i_3\
    );
\three_dec_max_limit[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(2),
      O => \n_0_three_dec_max_limit[3]_i_4\
    );
\three_dec_max_limit[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(1),
      O => \n_0_three_dec_max_limit[3]_i_5\
    );
\three_dec_max_limit[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(0),
      O => \n_0_three_dec_max_limit[3]_i_6\
    );
\three_dec_max_limit[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_7_three_dec_max_limit_reg[7]_i_2\,
      I1 => p_0_in,
      O => \n_0_three_dec_max_limit[4]_i_1\
    );
\three_dec_max_limit[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_6_three_dec_max_limit_reg[7]_i_2\,
      I1 => p_0_in,
      O => \n_0_three_dec_max_limit[5]_i_1\
    );
\three_dec_max_limit[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_5_three_dec_max_limit_reg[7]_i_2\,
      I1 => p_0_in,
      O => \n_0_three_dec_max_limit[6]_i_1\
    );
\three_dec_max_limit[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_4_three_dec_max_limit_reg[7]_i_2\,
      I1 => p_0_in,
      O => \n_0_three_dec_max_limit[7]_i_1\
    );
\three_dec_max_limit[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(7),
      O => \n_0_three_dec_max_limit[7]_i_3\
    );
\three_dec_max_limit[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(6),
      O => \n_0_three_dec_max_limit[7]_i_4\
    );
\three_dec_max_limit[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(5),
      O => \n_0_three_dec_max_limit[7]_i_5\
    );
\three_dec_max_limit[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(4),
      O => \n_0_three_dec_max_limit[7]_i_6\
    );
\three_dec_max_limit[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_7_three_dec_max_limit_reg[11]_i_2\,
      I1 => p_0_in,
      O => \n_0_three_dec_max_limit[8]_i_1\
    );
\three_dec_max_limit[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_6_three_dec_max_limit_reg[11]_i_2\,
      I1 => p_0_in,
      O => \n_0_three_dec_max_limit[9]_i_1\
    );
\three_dec_max_limit_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_three_dec_max_limit[0]_i_1\,
      Q => three_dec_max_limit(0),
      R => I103(2)
    );
\three_dec_max_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_three_dec_max_limit[10]_i_1\,
      Q => three_dec_max_limit(10),
      R => I8(0)
    );
\three_dec_max_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_three_dec_max_limit[11]_i_1\,
      Q => three_dec_max_limit(11),
      R => I8(0)
    );
\three_dec_max_limit_reg[11]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_three_dec_max_limit_reg[7]_i_2\,
      CO(3) => p_0_in,
      CO(2) => \n_1_three_dec_max_limit_reg[11]_i_2\,
      CO(1) => \n_2_three_dec_max_limit_reg[11]_i_2\,
      CO(0) => \n_3_three_dec_max_limit_reg[11]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1 downto 0) => device_temp_init(9 downto 8),
      O(3) => \n_4_three_dec_max_limit_reg[11]_i_2\,
      O(2) => \n_5_three_dec_max_limit_reg[11]_i_2\,
      O(1) => \n_6_three_dec_max_limit_reg[11]_i_2\,
      O(0) => \n_7_three_dec_max_limit_reg[11]_i_2\,
      S(3) => \n_0_three_dec_max_limit[11]_i_3\,
      S(2) => \n_0_three_dec_max_limit[11]_i_4\,
      S(1) => \n_0_three_dec_max_limit[11]_i_5\,
      S(0) => \n_0_three_dec_max_limit[11]_i_6\
    );
\three_dec_max_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_three_dec_max_limit[1]_i_1\,
      Q => three_dec_max_limit(1),
      R => I103(2)
    );
\three_dec_max_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_three_dec_max_limit[2]_i_1\,
      Q => three_dec_max_limit(2),
      R => I103(2)
    );
\three_dec_max_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_three_dec_max_limit[3]_i_1\,
      Q => three_dec_max_limit(3),
      R => I103(2)
    );
\three_dec_max_limit_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_three_dec_max_limit_reg[3]_i_2\,
      CO(2) => \n_1_three_dec_max_limit_reg[3]_i_2\,
      CO(1) => \n_2_three_dec_max_limit_reg[3]_i_2\,
      CO(0) => \n_3_three_dec_max_limit_reg[3]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => device_temp_init(0),
      O(3) => \n_4_three_dec_max_limit_reg[3]_i_2\,
      O(2) => \n_5_three_dec_max_limit_reg[3]_i_2\,
      O(1) => \n_6_three_dec_max_limit_reg[3]_i_2\,
      O(0) => \n_7_three_dec_max_limit_reg[3]_i_2\,
      S(3) => \n_0_three_dec_max_limit[3]_i_3\,
      S(2) => \n_0_three_dec_max_limit[3]_i_4\,
      S(1) => \n_0_three_dec_max_limit[3]_i_5\,
      S(0) => \n_0_three_dec_max_limit[3]_i_6\
    );
\three_dec_max_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_three_dec_max_limit[4]_i_1\,
      Q => three_dec_max_limit(4),
      R => I103(2)
    );
\three_dec_max_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_three_dec_max_limit[5]_i_1\,
      Q => three_dec_max_limit(5),
      R => I103(2)
    );
\three_dec_max_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_three_dec_max_limit[6]_i_1\,
      Q => three_dec_max_limit(6),
      R => I103(2)
    );
\three_dec_max_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_three_dec_max_limit[7]_i_1\,
      Q => three_dec_max_limit(7),
      R => I103(2)
    );
\three_dec_max_limit_reg[7]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_three_dec_max_limit_reg[3]_i_2\,
      CO(3) => \n_0_three_dec_max_limit_reg[7]_i_2\,
      CO(2) => \n_1_three_dec_max_limit_reg[7]_i_2\,
      CO(1) => \n_2_three_dec_max_limit_reg[7]_i_2\,
      CO(0) => \n_3_three_dec_max_limit_reg[7]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => device_temp_init(6),
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_three_dec_max_limit_reg[7]_i_2\,
      O(2) => \n_5_three_dec_max_limit_reg[7]_i_2\,
      O(1) => \n_6_three_dec_max_limit_reg[7]_i_2\,
      O(0) => \n_7_three_dec_max_limit_reg[7]_i_2\,
      S(3) => \n_0_three_dec_max_limit[7]_i_3\,
      S(2) => \n_0_three_dec_max_limit[7]_i_4\,
      S(1) => \n_0_three_dec_max_limit[7]_i_5\,
      S(0) => \n_0_three_dec_max_limit[7]_i_6\
    );
\three_dec_max_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_three_dec_max_limit[8]_i_1\,
      Q => three_dec_max_limit(8),
      R => I103(2)
    );
\three_dec_max_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_three_dec_max_limit[9]_i_1\,
      Q => three_dec_max_limit(9),
      R => I8(0)
    );
\three_dec_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_dec_max_limit(11),
      O => \n_0_three_dec_min_limit[11]_i_2\
    );
\three_dec_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_dec_max_limit(10),
      O => \n_0_three_dec_min_limit[11]_i_3\
    );
\three_dec_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_dec_max_limit(5),
      O => \n_0_three_dec_min_limit[5]_i_2\
    );
\three_dec_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_dec_max_limit(4),
      O => \n_0_three_dec_min_limit[5]_i_3\
    );
\three_dec_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_dec_max_limit(3),
      O => \n_0_three_dec_min_limit[5]_i_4\
    );
\three_dec_min_limit[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => two_dec_max_limit(2),
      O => \n_0_three_dec_min_limit[5]_i_5\
    );
\three_dec_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_dec_max_limit(9),
      O => \n_0_three_dec_min_limit[9]_i_2\
    );
\three_dec_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_dec_max_limit(8),
      O => \n_0_three_dec_min_limit[9]_i_3\
    );
\three_dec_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_dec_max_limit(7),
      O => \n_0_three_dec_min_limit[9]_i_4\
    );
\three_dec_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_dec_max_limit(6),
      O => \n_0_three_dec_min_limit[9]_i_5\
    );
\three_dec_min_limit_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit(0),
      Q => three_dec_min_limit(0),
      R => I8(2)
    );
\three_dec_min_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(10),
      Q => three_dec_min_limit(10),
      R => I8(2)
    );
\three_dec_min_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(11),
      Q => three_dec_min_limit(11),
      R => I8(2)
    );
\three_dec_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_three_dec_min_limit_reg[9]_i_1\,
      CO(3 downto 1) => \NLW_three_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_three_dec_min_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => two_dec_max_limit(10),
      O(3 downto 2) => \NLW_three_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => three_dec_min_limit_nxt(11 downto 10),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_three_dec_min_limit[11]_i_2\,
      S(0) => \n_0_three_dec_min_limit[11]_i_3\
    );
\three_dec_min_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit(1),
      Q => three_dec_min_limit(1),
      R => I8(2)
    );
\three_dec_min_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(2),
      Q => three_dec_min_limit(2),
      R => I8(2)
    );
\three_dec_min_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(3),
      Q => three_dec_min_limit(3),
      R => I8(2)
    );
\three_dec_min_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(4),
      Q => three_dec_min_limit(4),
      R => I8(2)
    );
\three_dec_min_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(5),
      Q => three_dec_min_limit(5),
      R => I8(2)
    );
\three_dec_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_three_dec_min_limit_reg[5]_i_1\,
      CO(2) => \n_1_three_dec_min_limit_reg[5]_i_1\,
      CO(1) => \n_2_three_dec_min_limit_reg[5]_i_1\,
      CO(0) => \n_3_three_dec_min_limit_reg[5]_i_1\,
      CYINIT => '0',
      DI(3 downto 1) => two_dec_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => three_dec_min_limit_nxt(5 downto 2),
      S(3) => \n_0_three_dec_min_limit[5]_i_2\,
      S(2) => \n_0_three_dec_min_limit[5]_i_3\,
      S(1) => \n_0_three_dec_min_limit[5]_i_4\,
      S(0) => \n_0_three_dec_min_limit[5]_i_5\
    );
\three_dec_min_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(6),
      Q => three_dec_min_limit(6),
      R => I8(2)
    );
\three_dec_min_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(7),
      Q => three_dec_min_limit(7),
      R => I8(2)
    );
\three_dec_min_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(8),
      Q => three_dec_min_limit(8),
      R => I8(2)
    );
\three_dec_min_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(9),
      Q => three_dec_min_limit(9),
      R => I8(2)
    );
\three_dec_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_three_dec_min_limit_reg[5]_i_1\,
      CO(3) => \n_0_three_dec_min_limit_reg[9]_i_1\,
      CO(2) => \n_1_three_dec_min_limit_reg[9]_i_1\,
      CO(1) => \n_2_three_dec_min_limit_reg[9]_i_1\,
      CO(0) => \n_3_three_dec_min_limit_reg[9]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => two_dec_max_limit(9 downto 6),
      O(3 downto 0) => three_dec_min_limit_nxt(9 downto 6),
      S(3) => \n_0_three_dec_min_limit[9]_i_2\,
      S(2) => \n_0_three_dec_min_limit[9]_i_3\,
      S(1) => \n_0_three_dec_min_limit[9]_i_4\,
      S(0) => \n_0_three_dec_min_limit[9]_i_5\
    );
\three_inc_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(11),
      O => \n_0_three_inc_max_limit[11]_i_2\
    );
\three_inc_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(10),
      O => \n_0_three_inc_max_limit[11]_i_3\
    );
\three_inc_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(9),
      O => \n_0_three_inc_max_limit[11]_i_4\
    );
\three_inc_max_limit[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(8),
      O => \n_0_three_inc_max_limit[11]_i_5\
    );
\three_inc_max_limit[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(3),
      O => \n_0_three_inc_max_limit[3]_i_2\
    );
\three_inc_max_limit[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(2),
      O => \n_0_three_inc_max_limit[3]_i_3\
    );
\three_inc_max_limit[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(1),
      O => \n_0_three_inc_max_limit[3]_i_4\
    );
\three_inc_max_limit[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(0),
      O => \n_0_three_inc_max_limit[3]_i_5\
    );
\three_inc_max_limit[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(7),
      O => \n_0_three_inc_max_limit[7]_i_2\
    );
\three_inc_max_limit[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(6),
      O => \n_0_three_inc_max_limit[7]_i_3\
    );
\three_inc_max_limit[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(5),
      O => \n_0_three_inc_max_limit[7]_i_4\
    );
\three_inc_max_limit[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(4),
      O => \n_0_three_inc_max_limit[7]_i_5\
    );
\three_inc_max_limit_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(0),
      Q => three_inc_max_limit(0),
      R => I103(1)
    );
\three_inc_max_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(10),
      Q => three_inc_max_limit(10),
      R => I103(1)
    );
\three_inc_max_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(11),
      Q => three_inc_max_limit(11),
      R => I103(1)
    );
\three_inc_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_three_inc_max_limit_reg[7]_i_1\,
      CO(3) => \NLW_three_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_three_inc_max_limit_reg[11]_i_1\,
      CO(1) => \n_2_three_inc_max_limit_reg[11]_i_1\,
      CO(0) => \n_3_three_inc_max_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => device_temp_init(10),
      DI(1) => '0',
      DI(0) => device_temp_init(8),
      O(3 downto 0) => three_inc_max_limit_nxt(11 downto 8),
      S(3) => \n_0_three_inc_max_limit[11]_i_2\,
      S(2) => \n_0_three_inc_max_limit[11]_i_3\,
      S(1) => \n_0_three_inc_max_limit[11]_i_4\,
      S(0) => \n_0_three_inc_max_limit[11]_i_5\
    );
\three_inc_max_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(1),
      Q => three_inc_max_limit(1),
      R => I103(1)
    );
\three_inc_max_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(2),
      Q => three_inc_max_limit(2),
      R => I103(1)
    );
\three_inc_max_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(3),
      Q => three_inc_max_limit(3),
      R => I103(1)
    );
\three_inc_max_limit_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_three_inc_max_limit_reg[3]_i_1\,
      CO(2) => \n_1_three_inc_max_limit_reg[3]_i_1\,
      CO(1) => \n_2_three_inc_max_limit_reg[3]_i_1\,
      CO(0) => \n_3_three_inc_max_limit_reg[3]_i_1\,
      CYINIT => '0',
      DI(3 downto 2) => device_temp_init(3 downto 2),
      DI(1) => '0',
      DI(0) => device_temp_init(0),
      O(3 downto 0) => three_inc_max_limit_nxt(3 downto 0),
      S(3) => \n_0_three_inc_max_limit[3]_i_2\,
      S(2) => \n_0_three_inc_max_limit[3]_i_3\,
      S(1) => \n_0_three_inc_max_limit[3]_i_4\,
      S(0) => \n_0_three_inc_max_limit[3]_i_5\
    );
\three_inc_max_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(4),
      Q => three_inc_max_limit(4),
      R => I103(1)
    );
\three_inc_max_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(5),
      Q => three_inc_max_limit(5),
      R => I103(1)
    );
\three_inc_max_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(6),
      Q => three_inc_max_limit(6),
      R => I103(1)
    );
\three_inc_max_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(7),
      Q => three_inc_max_limit(7),
      R => I103(1)
    );
\three_inc_max_limit_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_three_inc_max_limit_reg[3]_i_1\,
      CO(3) => \n_0_three_inc_max_limit_reg[7]_i_1\,
      CO(2) => \n_1_three_inc_max_limit_reg[7]_i_1\,
      CO(1) => \n_2_three_inc_max_limit_reg[7]_i_1\,
      CO(0) => \n_3_three_inc_max_limit_reg[7]_i_1\,
      CYINIT => '0',
      DI(3) => device_temp_init(7),
      DI(2) => '0',
      DI(1) => device_temp_init(5),
      DI(0) => '0',
      O(3 downto 0) => three_inc_max_limit_nxt(7 downto 4),
      S(3) => \n_0_three_inc_max_limit[7]_i_2\,
      S(2) => \n_0_three_inc_max_limit[7]_i_3\,
      S(1) => \n_0_three_inc_max_limit[7]_i_4\,
      S(0) => \n_0_three_inc_max_limit[7]_i_5\
    );
\three_inc_max_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(8),
      Q => three_inc_max_limit(8),
      R => I103(1)
    );
\three_inc_max_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(9),
      Q => three_inc_max_limit(9),
      R => I103(1)
    );
\three_inc_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => four_inc_max_limit(11),
      O => \n_0_three_inc_min_limit[11]_i_2\
    );
\three_inc_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => four_inc_max_limit(10),
      O => \n_0_three_inc_min_limit[11]_i_3\
    );
\three_inc_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => four_inc_max_limit(5),
      O => \n_0_three_inc_min_limit[5]_i_2\
    );
\three_inc_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => four_inc_max_limit(4),
      O => \n_0_three_inc_min_limit[5]_i_3\
    );
\three_inc_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => four_inc_max_limit(3),
      O => \n_0_three_inc_min_limit[5]_i_4\
    );
\three_inc_min_limit[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => four_inc_max_limit(2),
      O => \n_0_three_inc_min_limit[5]_i_5\
    );
\three_inc_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => four_inc_max_limit(9),
      O => \n_0_three_inc_min_limit[9]_i_2\
    );
\three_inc_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => four_inc_max_limit(8),
      O => \n_0_three_inc_min_limit[9]_i_3\
    );
\three_inc_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => four_inc_max_limit(7),
      O => \n_0_three_inc_min_limit[9]_i_4\
    );
\three_inc_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => four_inc_max_limit(6),
      O => \n_0_three_inc_min_limit[9]_i_5\
    );
\three_inc_min_limit_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit(0),
      Q => three_inc_min_limit(0),
      R => I103(1)
    );
\three_inc_min_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(10),
      Q => three_inc_min_limit(10),
      R => I103(1)
    );
\three_inc_min_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(11),
      Q => three_inc_min_limit(11),
      R => I103(1)
    );
\three_inc_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_three_inc_min_limit_reg[9]_i_1\,
      CO(3 downto 1) => \NLW_three_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_three_inc_min_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => four_inc_max_limit(10),
      O(3 downto 2) => \NLW_three_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => three_inc_min_limit_nxt(11 downto 10),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_three_inc_min_limit[11]_i_2\,
      S(0) => \n_0_three_inc_min_limit[11]_i_3\
    );
\three_inc_min_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit(1),
      Q => three_inc_min_limit(1),
      R => I103(1)
    );
\three_inc_min_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(2),
      Q => three_inc_min_limit(2),
      R => I103(1)
    );
\three_inc_min_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(3),
      Q => three_inc_min_limit(3),
      R => I103(1)
    );
\three_inc_min_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(4),
      Q => three_inc_min_limit(4),
      R => I103(1)
    );
\three_inc_min_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(5),
      Q => three_inc_min_limit(5),
      R => I103(1)
    );
\three_inc_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_three_inc_min_limit_reg[5]_i_1\,
      CO(2) => \n_1_three_inc_min_limit_reg[5]_i_1\,
      CO(1) => \n_2_three_inc_min_limit_reg[5]_i_1\,
      CO(0) => \n_3_three_inc_min_limit_reg[5]_i_1\,
      CYINIT => '0',
      DI(3 downto 1) => four_inc_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => three_inc_min_limit_nxt(5 downto 2),
      S(3) => \n_0_three_inc_min_limit[5]_i_2\,
      S(2) => \n_0_three_inc_min_limit[5]_i_3\,
      S(1) => \n_0_three_inc_min_limit[5]_i_4\,
      S(0) => \n_0_three_inc_min_limit[5]_i_5\
    );
\three_inc_min_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(6),
      Q => three_inc_min_limit(6),
      R => I103(1)
    );
\three_inc_min_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(7),
      Q => three_inc_min_limit(7),
      R => I103(1)
    );
\three_inc_min_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(8),
      Q => three_inc_min_limit(8),
      R => I103(1)
    );
\three_inc_min_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(9),
      Q => three_inc_min_limit(9),
      R => I103(1)
    );
\three_inc_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_three_inc_min_limit_reg[5]_i_1\,
      CO(3) => \n_0_three_inc_min_limit_reg[9]_i_1\,
      CO(2) => \n_1_three_inc_min_limit_reg[9]_i_1\,
      CO(1) => \n_2_three_inc_min_limit_reg[9]_i_1\,
      CO(0) => \n_3_three_inc_min_limit_reg[9]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => four_inc_max_limit(9 downto 6),
      O(3 downto 0) => three_inc_min_limit_nxt(9 downto 6),
      S(3) => \n_0_three_inc_min_limit[9]_i_2\,
      S(2) => \n_0_three_inc_min_limit[9]_i_3\,
      S(1) => \n_0_three_inc_min_limit[9]_i_4\,
      S(0) => \n_0_three_inc_min_limit[9]_i_5\
    );
\two_dec_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(11),
      O => \n_0_two_dec_max_limit[11]_i_2\
    );
\two_dec_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(10),
      O => \n_0_two_dec_max_limit[11]_i_3\
    );
\two_dec_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(9),
      O => \n_0_two_dec_max_limit[11]_i_4\
    );
\two_dec_max_limit[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(8),
      O => \n_0_two_dec_max_limit[11]_i_5\
    );
\two_dec_max_limit[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(3),
      O => \n_0_two_dec_max_limit[3]_i_2\
    );
\two_dec_max_limit[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(2),
      O => \n_0_two_dec_max_limit[3]_i_3\
    );
\two_dec_max_limit[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(1),
      O => \n_0_two_dec_max_limit[3]_i_4\
    );
\two_dec_max_limit[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(0),
      O => \n_0_two_dec_max_limit[3]_i_5\
    );
\two_dec_max_limit[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(7),
      O => \n_0_two_dec_max_limit[7]_i_2\
    );
\two_dec_max_limit[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(6),
      O => \n_0_two_dec_max_limit[7]_i_3\
    );
\two_dec_max_limit[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(5),
      O => \n_0_two_dec_max_limit[7]_i_4\
    );
\two_dec_max_limit[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(4),
      O => \n_0_two_dec_max_limit[7]_i_5\
    );
\two_dec_max_limit_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(0),
      Q => two_dec_max_limit(0),
      R => I8(0)
    );
\two_dec_max_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(10),
      Q => two_dec_max_limit(10),
      R => I8(1)
    );
\two_dec_max_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(11),
      Q => two_dec_max_limit(11),
      R => I8(2)
    );
\two_dec_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_two_dec_max_limit_reg[7]_i_1\,
      CO(3) => \NLW_two_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_two_dec_max_limit_reg[11]_i_1\,
      CO(1) => \n_2_two_dec_max_limit_reg[11]_i_1\,
      CO(0) => \n_3_two_dec_max_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => device_temp_init(9),
      DI(0) => '0',
      O(3 downto 0) => two_dec_max_limit_nxt(11 downto 8),
      S(3) => \n_0_two_dec_max_limit[11]_i_2\,
      S(2) => \n_0_two_dec_max_limit[11]_i_3\,
      S(1) => \n_0_two_dec_max_limit[11]_i_4\,
      S(0) => \n_0_two_dec_max_limit[11]_i_5\
    );
\two_dec_max_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(1),
      Q => two_dec_max_limit(1),
      R => I8(0)
    );
\two_dec_max_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(2),
      Q => two_dec_max_limit(2),
      R => I8(0)
    );
\two_dec_max_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(3),
      Q => two_dec_max_limit(3),
      R => I8(0)
    );
\two_dec_max_limit_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_two_dec_max_limit_reg[3]_i_1\,
      CO(2) => \n_1_two_dec_max_limit_reg[3]_i_1\,
      CO(1) => \n_2_two_dec_max_limit_reg[3]_i_1\,
      CO(0) => \n_3_two_dec_max_limit_reg[3]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1 downto 0) => device_temp_init(1 downto 0),
      O(3 downto 0) => two_dec_max_limit_nxt(3 downto 0),
      S(3) => \n_0_two_dec_max_limit[3]_i_2\,
      S(2) => \n_0_two_dec_max_limit[3]_i_3\,
      S(1) => \n_0_two_dec_max_limit[3]_i_4\,
      S(0) => \n_0_two_dec_max_limit[3]_i_5\
    );
\two_dec_max_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(4),
      Q => two_dec_max_limit(4),
      R => I8(0)
    );
\two_dec_max_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(5),
      Q => two_dec_max_limit(5),
      R => I8(0)
    );
\two_dec_max_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(6),
      Q => two_dec_max_limit(6),
      R => I8(1)
    );
\two_dec_max_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(7),
      Q => two_dec_max_limit(7),
      R => I8(1)
    );
\two_dec_max_limit_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_two_dec_max_limit_reg[3]_i_1\,
      CO(3) => \n_0_two_dec_max_limit_reg[7]_i_1\,
      CO(2) => \n_1_two_dec_max_limit_reg[7]_i_1\,
      CO(1) => \n_2_two_dec_max_limit_reg[7]_i_1\,
      CO(0) => \n_3_two_dec_max_limit_reg[7]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => device_temp_init(6),
      DI(1) => '0',
      DI(0) => device_temp_init(4),
      O(3 downto 0) => two_dec_max_limit_nxt(7 downto 4),
      S(3) => \n_0_two_dec_max_limit[7]_i_2\,
      S(2) => \n_0_two_dec_max_limit[7]_i_3\,
      S(1) => \n_0_two_dec_max_limit[7]_i_4\,
      S(0) => \n_0_two_dec_max_limit[7]_i_5\
    );
\two_dec_max_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(8),
      Q => two_dec_max_limit(8),
      R => I8(1)
    );
\two_dec_max_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(9),
      Q => two_dec_max_limit(9),
      R => I8(1)
    );
\two_dec_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_dec_max_limit(11),
      O => \n_0_two_dec_min_limit[11]_i_2\
    );
\two_dec_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_dec_max_limit(10),
      O => \n_0_two_dec_min_limit[11]_i_3\
    );
\two_dec_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_dec_max_limit(5),
      O => \n_0_two_dec_min_limit[5]_i_2\
    );
\two_dec_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_dec_max_limit(4),
      O => \n_0_two_dec_min_limit[5]_i_3\
    );
\two_dec_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_dec_max_limit(3),
      O => \n_0_two_dec_min_limit[5]_i_4\
    );
\two_dec_min_limit[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => one_dec_max_limit(2),
      O => \n_0_two_dec_min_limit[5]_i_5\
    );
\two_dec_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_dec_max_limit(9),
      O => \n_0_two_dec_min_limit[9]_i_2\
    );
\two_dec_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_dec_max_limit(8),
      O => \n_0_two_dec_min_limit[9]_i_3\
    );
\two_dec_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_dec_max_limit(7),
      O => \n_0_two_dec_min_limit[9]_i_4\
    );
\two_dec_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_dec_max_limit(6),
      O => \n_0_two_dec_min_limit[9]_i_5\
    );
\two_dec_min_limit_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit(0),
      Q => two_dec_min_limit(0),
      R => I8(1)
    );
\two_dec_min_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(10),
      Q => two_dec_min_limit(10),
      R => I8(1)
    );
\two_dec_min_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(11),
      Q => two_dec_min_limit(11),
      R => I8(1)
    );
\two_dec_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_two_dec_min_limit_reg[9]_i_1\,
      CO(3 downto 1) => \NLW_two_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_two_dec_min_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => one_dec_max_limit(10),
      O(3 downto 2) => \NLW_two_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => two_dec_min_limit_nxt(11 downto 10),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_two_dec_min_limit[11]_i_2\,
      S(0) => \n_0_two_dec_min_limit[11]_i_3\
    );
\two_dec_min_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit(1),
      Q => two_dec_min_limit(1),
      R => I8(1)
    );
\two_dec_min_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(2),
      Q => two_dec_min_limit(2),
      R => I8(1)
    );
\two_dec_min_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(3),
      Q => two_dec_min_limit(3),
      R => I8(1)
    );
\two_dec_min_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(4),
      Q => two_dec_min_limit(4),
      R => I8(1)
    );
\two_dec_min_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(5),
      Q => two_dec_min_limit(5),
      R => I8(1)
    );
\two_dec_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_two_dec_min_limit_reg[5]_i_1\,
      CO(2) => \n_1_two_dec_min_limit_reg[5]_i_1\,
      CO(1) => \n_2_two_dec_min_limit_reg[5]_i_1\,
      CO(0) => \n_3_two_dec_min_limit_reg[5]_i_1\,
      CYINIT => '0',
      DI(3 downto 1) => one_dec_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => two_dec_min_limit_nxt(5 downto 2),
      S(3) => \n_0_two_dec_min_limit[5]_i_2\,
      S(2) => \n_0_two_dec_min_limit[5]_i_3\,
      S(1) => \n_0_two_dec_min_limit[5]_i_4\,
      S(0) => \n_0_two_dec_min_limit[5]_i_5\
    );
\two_dec_min_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(6),
      Q => two_dec_min_limit(6),
      R => I8(1)
    );
\two_dec_min_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(7),
      Q => two_dec_min_limit(7),
      R => I8(1)
    );
\two_dec_min_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(8),
      Q => two_dec_min_limit(8),
      R => I8(1)
    );
\two_dec_min_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(9),
      Q => two_dec_min_limit(9),
      R => I8(1)
    );
\two_dec_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_two_dec_min_limit_reg[5]_i_1\,
      CO(3) => \n_0_two_dec_min_limit_reg[9]_i_1\,
      CO(2) => \n_1_two_dec_min_limit_reg[9]_i_1\,
      CO(1) => \n_2_two_dec_min_limit_reg[9]_i_1\,
      CO(0) => \n_3_two_dec_min_limit_reg[9]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => one_dec_max_limit(9 downto 6),
      O(3 downto 0) => two_dec_min_limit_nxt(9 downto 6),
      S(3) => \n_0_two_dec_min_limit[9]_i_2\,
      S(2) => \n_0_two_dec_min_limit[9]_i_3\,
      S(1) => \n_0_two_dec_min_limit[9]_i_4\,
      S(0) => \n_0_two_dec_min_limit[9]_i_5\
    );
\two_inc_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(11),
      O => \n_0_two_inc_max_limit[11]_i_2\
    );
\two_inc_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(10),
      O => \n_0_two_inc_max_limit[11]_i_3\
    );
\two_inc_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(9),
      O => \n_0_two_inc_max_limit[11]_i_4\
    );
\two_inc_max_limit[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(8),
      O => \n_0_two_inc_max_limit[11]_i_5\
    );
\two_inc_max_limit[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(3),
      O => \n_0_two_inc_max_limit[3]_i_2\
    );
\two_inc_max_limit[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(2),
      O => \n_0_two_inc_max_limit[3]_i_3\
    );
\two_inc_max_limit[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(1),
      O => \n_0_two_inc_max_limit[3]_i_4\
    );
\two_inc_max_limit[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(0),
      O => \n_0_two_inc_max_limit[3]_i_5\
    );
\two_inc_max_limit[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(7),
      O => \n_0_two_inc_max_limit[7]_i_2\
    );
\two_inc_max_limit[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(6),
      O => \n_0_two_inc_max_limit[7]_i_3\
    );
\two_inc_max_limit[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(5),
      O => \n_0_two_inc_max_limit[7]_i_4\
    );
\two_inc_max_limit[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(4),
      O => \n_0_two_inc_max_limit[7]_i_5\
    );
\two_inc_max_limit_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(0),
      Q => two_inc_max_limit(0),
      R => I8(0)
    );
\two_inc_max_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(10),
      Q => two_inc_max_limit(10),
      R => I8(0)
    );
\two_inc_max_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(11),
      Q => two_inc_max_limit(11),
      R => I8(0)
    );
\two_inc_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_two_inc_max_limit_reg[7]_i_1\,
      CO(3) => \NLW_two_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_two_inc_max_limit_reg[11]_i_1\,
      CO(1) => \n_2_two_inc_max_limit_reg[11]_i_1\,
      CO(0) => \n_3_two_inc_max_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => device_temp_init(10 downto 9),
      DI(0) => '0',
      O(3 downto 0) => two_inc_max_limit_nxt(11 downto 8),
      S(3) => \n_0_two_inc_max_limit[11]_i_2\,
      S(2) => \n_0_two_inc_max_limit[11]_i_3\,
      S(1) => \n_0_two_inc_max_limit[11]_i_4\,
      S(0) => \n_0_two_inc_max_limit[11]_i_5\
    );
\two_inc_max_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(1),
      Q => two_inc_max_limit(1),
      R => I8(0)
    );
\two_inc_max_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(2),
      Q => two_inc_max_limit(2),
      R => I8(0)
    );
\two_inc_max_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(3),
      Q => two_inc_max_limit(3),
      R => I8(0)
    );
\two_inc_max_limit_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_two_inc_max_limit_reg[3]_i_1\,
      CO(2) => \n_1_two_inc_max_limit_reg[3]_i_1\,
      CO(1) => \n_2_two_inc_max_limit_reg[3]_i_1\,
      CO(0) => \n_3_two_inc_max_limit_reg[3]_i_1\,
      CYINIT => '0',
      DI(3) => device_temp_init(3),
      DI(2) => '0',
      DI(1 downto 0) => device_temp_init(1 downto 0),
      O(3 downto 0) => two_inc_max_limit_nxt(3 downto 0),
      S(3) => \n_0_two_inc_max_limit[3]_i_2\,
      S(2) => \n_0_two_inc_max_limit[3]_i_3\,
      S(1) => \n_0_two_inc_max_limit[3]_i_4\,
      S(0) => \n_0_two_inc_max_limit[3]_i_5\
    );
\two_inc_max_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(4),
      Q => two_inc_max_limit(4),
      R => I8(0)
    );
\two_inc_max_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(5),
      Q => two_inc_max_limit(5),
      R => I8(0)
    );
\two_inc_max_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(6),
      Q => two_inc_max_limit(6),
      R => I8(0)
    );
\two_inc_max_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(7),
      Q => two_inc_max_limit(7),
      R => I8(0)
    );
\two_inc_max_limit_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_two_inc_max_limit_reg[3]_i_1\,
      CO(3) => \n_0_two_inc_max_limit_reg[7]_i_1\,
      CO(2) => \n_1_two_inc_max_limit_reg[7]_i_1\,
      CO(1) => \n_2_two_inc_max_limit_reg[7]_i_1\,
      CO(0) => \n_3_two_inc_max_limit_reg[7]_i_1\,
      CYINIT => '0',
      DI(3) => device_temp_init(7),
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => device_temp_init(4),
      O(3 downto 0) => two_inc_max_limit_nxt(7 downto 4),
      S(3) => \n_0_two_inc_max_limit[7]_i_2\,
      S(2) => \n_0_two_inc_max_limit[7]_i_3\,
      S(1) => \n_0_two_inc_max_limit[7]_i_4\,
      S(0) => \n_0_two_inc_max_limit[7]_i_5\
    );
\two_inc_max_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(8),
      Q => two_inc_max_limit(8),
      R => I8(0)
    );
\two_inc_max_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(9),
      Q => two_inc_max_limit(9),
      R => I8(0)
    );
\two_inc_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_inc_max_limit(11),
      O => \n_0_two_inc_min_limit[11]_i_2\
    );
\two_inc_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_inc_max_limit(10),
      O => \n_0_two_inc_min_limit[11]_i_3\
    );
\two_inc_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_inc_max_limit(5),
      O => \n_0_two_inc_min_limit[5]_i_2\
    );
\two_inc_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_inc_max_limit(4),
      O => \n_0_two_inc_min_limit[5]_i_3\
    );
\two_inc_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_inc_max_limit(3),
      O => \n_0_two_inc_min_limit[5]_i_4\
    );
\two_inc_min_limit[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => three_inc_max_limit(2),
      O => \n_0_two_inc_min_limit[5]_i_5\
    );
\two_inc_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_inc_max_limit(9),
      O => \n_0_two_inc_min_limit[9]_i_2\
    );
\two_inc_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_inc_max_limit(8),
      O => \n_0_two_inc_min_limit[9]_i_3\
    );
\two_inc_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_inc_max_limit(7),
      O => \n_0_two_inc_min_limit[9]_i_4\
    );
\two_inc_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_inc_max_limit(6),
      O => \n_0_two_inc_min_limit[9]_i_5\
    );
\two_inc_min_limit_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit(0),
      Q => two_inc_min_limit(0),
      R => I8(0)
    );
\two_inc_min_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(10),
      Q => two_inc_min_limit(10),
      R => I8(0)
    );
\two_inc_min_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(11),
      Q => two_inc_min_limit(11),
      R => I8(0)
    );
\two_inc_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_two_inc_min_limit_reg[9]_i_1\,
      CO(3 downto 1) => \NLW_two_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_two_inc_min_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => three_inc_max_limit(10),
      O(3 downto 2) => \NLW_two_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => two_inc_min_limit_nxt(11 downto 10),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_two_inc_min_limit[11]_i_2\,
      S(0) => \n_0_two_inc_min_limit[11]_i_3\
    );
\two_inc_min_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit(1),
      Q => two_inc_min_limit(1),
      R => I8(0)
    );
\two_inc_min_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(2),
      Q => two_inc_min_limit(2),
      R => I8(0)
    );
\two_inc_min_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(3),
      Q => two_inc_min_limit(3),
      R => I8(0)
    );
\two_inc_min_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(4),
      Q => two_inc_min_limit(4),
      R => I8(0)
    );
\two_inc_min_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(5),
      Q => two_inc_min_limit(5),
      R => I8(0)
    );
\two_inc_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_two_inc_min_limit_reg[5]_i_1\,
      CO(2) => \n_1_two_inc_min_limit_reg[5]_i_1\,
      CO(1) => \n_2_two_inc_min_limit_reg[5]_i_1\,
      CO(0) => \n_3_two_inc_min_limit_reg[5]_i_1\,
      CYINIT => '0',
      DI(3 downto 1) => three_inc_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => two_inc_min_limit_nxt(5 downto 2),
      S(3) => \n_0_two_inc_min_limit[5]_i_2\,
      S(2) => \n_0_two_inc_min_limit[5]_i_3\,
      S(1) => \n_0_two_inc_min_limit[5]_i_4\,
      S(0) => \n_0_two_inc_min_limit[5]_i_5\
    );
\two_inc_min_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(6),
      Q => two_inc_min_limit(6),
      R => I8(0)
    );
\two_inc_min_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(7),
      Q => two_inc_min_limit(7),
      R => I8(0)
    );
\two_inc_min_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(8),
      Q => two_inc_min_limit(8),
      R => I8(0)
    );
\two_inc_min_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(9),
      Q => two_inc_min_limit(9),
      R => I8(0)
    );
\two_inc_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_two_inc_min_limit_reg[5]_i_1\,
      CO(3) => \n_0_two_inc_min_limit_reg[9]_i_1\,
      CO(2) => \n_1_two_inc_min_limit_reg[9]_i_1\,
      CO(1) => \n_2_two_inc_min_limit_reg[9]_i_1\,
      CO(0) => \n_3_two_inc_min_limit_reg[9]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => three_inc_max_limit(9 downto 6),
      O(3 downto 0) => two_inc_min_limit_nxt(9 downto 6),
      S(3) => \n_0_two_inc_min_limit[9]_i_2\,
      S(2) => \n_0_two_inc_min_limit[9]_i_3\,
      S(1) => \n_0_two_inc_min_limit[9]_i_4\,
      S(0) => \n_0_two_inc_min_limit[9]_i_5\
    );
update_temp_102_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => tempmon_sample_en_102,
      I1 => tempmon_init_complete,
      I2 => tempmon_sample_en_101,
      O => update_temp_101
    );
update_temp_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => update_temp_101,
      Q => update_temp_102,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_ddr_phy_wrcal is
  port (
    wrcal_prech_req : out STD_LOGIC;
    wrlvl_byte_redo : out STD_LOGIC;
    phy_if_reset_w : out STD_LOGIC;
    prech_req : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    phy_rddata_en : in STD_LOGIC;
    CLK : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    I51 : in STD_LOGIC;
    I52 : in STD_LOGIC;
    I53 : in STD_LOGIC;
    I54 : in STD_LOGIC;
    I55 : in STD_LOGIC;
    I56 : in STD_LOGIC;
    I57 : in STD_LOGIC;
    I58 : in STD_LOGIC;
    I59 : in STD_LOGIC;
    I60 : in STD_LOGIC;
    I61 : in STD_LOGIC;
    I62 : in STD_LOGIC;
    I63 : in STD_LOGIC;
    I64 : in STD_LOGIC;
    I65 : in STD_LOGIC;
    I66 : in STD_LOGIC;
    I67 : in STD_LOGIC;
    I68 : in STD_LOGIC;
    I69 : in STD_LOGIC;
    I70 : in STD_LOGIC;
    I71 : in STD_LOGIC;
    I72 : in STD_LOGIC;
    I73 : in STD_LOGIC;
    I74 : in STD_LOGIC;
    I75 : in STD_LOGIC;
    I76 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    rdlvl_prech_req : in STD_LOGIC;
    dqs_found_prech_req : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    idelay_ce_int : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    calib_zero_inputs : in STD_LOGIC;
    idelay_ld_rst : in STD_LOGIC;
    idelay_ld_rst_4 : in STD_LOGIC;
    I77 : in STD_LOGIC;
    O50 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    pi_stg2_rdlvl_cnt : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I6 : in STD_LOGIC;
    O51 : in STD_LOGIC;
    O52 : in STD_LOGIC;
    prech_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrcal_rd_wait : in STD_LOGIC;
    I8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_ddr_phy_wrcal : entity is "mig_7series_v2_3_ddr_phy_wrcal";
end mig_7series_0_mig_7series_v2_3_ddr_phy_wrcal;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_ddr_phy_wrcal is
  signal \^o3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cal2_done_r : STD_LOGIC;
  signal cal2_prech_req_r : STD_LOGIC;
  signal early1_data_match_r : STD_LOGIC;
  signal early1_data_match_r0 : STD_LOGIC;
  signal early1_data_match_r1 : STD_LOGIC;
  signal early1_match_fall0_and_r : STD_LOGIC;
  signal early1_match_fall0_r : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal early1_match_fall1_and_r : STD_LOGIC;
  signal early1_match_fall1_r : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal early1_match_rise0_and_r : STD_LOGIC;
  signal early1_match_rise0_r : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal early1_match_rise1_and_r : STD_LOGIC;
  signal early1_match_rise1_r : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal early2_data_match_r : STD_LOGIC;
  signal early2_data_match_r0 : STD_LOGIC;
  signal early2_match_fall0_and_r : STD_LOGIC;
  signal early2_match_fall0_and_r0 : STD_LOGIC;
  signal early2_match_fall1_and_r : STD_LOGIC;
  signal early2_match_fall1_and_r0 : STD_LOGIC;
  signal early2_match_rise0_and_r : STD_LOGIC;
  signal early2_match_rise0_and_r0 : STD_LOGIC;
  signal early2_match_rise1_and_r : STD_LOGIC;
  signal early2_match_rise1_and_r0 : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_26\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_10\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_18\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_2\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_27\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_11\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_19\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_3\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_28\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_12\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_20\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_4\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_29\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_13\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_21\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_5\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_30\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_14\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_22\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_6\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_31\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_15\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_23\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_7\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_32\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_16\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_24\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_8\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_33\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_17\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_25\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_9\ : STD_LOGIC;
  signal idelay_ld : STD_LOGIC;
  signal n_0_cal2_done_r_i_1 : STD_LOGIC;
  signal n_0_cal2_if_reset_i_1 : STD_LOGIC;
  signal n_0_cal2_if_reset_i_2 : STD_LOGIC;
  signal n_0_cal2_if_reset_i_3 : STD_LOGIC;
  signal n_0_cal2_if_reset_i_4 : STD_LOGIC;
  signal n_0_cal2_prech_req_r_i_1 : STD_LOGIC;
  signal \n_0_cal2_state_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_cal2_state_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_cal2_state_r[0]_i_3\ : STD_LOGIC;
  signal \n_0_cal2_state_r[0]_i_4\ : STD_LOGIC;
  signal \n_0_cal2_state_r[0]_i_5\ : STD_LOGIC;
  signal \n_0_cal2_state_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_cal2_state_r[1]_i_2\ : STD_LOGIC;
  signal \n_0_cal2_state_r[1]_i_3\ : STD_LOGIC;
  signal \n_0_cal2_state_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_cal2_state_r[2]_i_2\ : STD_LOGIC;
  signal \n_0_cal2_state_r[2]_i_3\ : STD_LOGIC;
  signal \n_0_cal2_state_r[2]_i_4\ : STD_LOGIC;
  signal \n_0_cal2_state_r[2]_i_5\ : STD_LOGIC;
  signal \n_0_cal2_state_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_cal2_state_r[3]_i_2\ : STD_LOGIC;
  signal \n_0_cal2_state_r[3]_i_3\ : STD_LOGIC;
  signal \n_0_cal2_state_r[3]_i_4\ : STD_LOGIC;
  signal \n_0_cal2_state_r[3]_i_5\ : STD_LOGIC;
  signal \n_0_cal2_state_r[3]_i_6\ : STD_LOGIC;
  signal \n_0_cal2_state_r[3]_i_7\ : STD_LOGIC;
  signal \n_0_cal2_state_r[3]_i_8\ : STD_LOGIC;
  signal \n_0_cal2_state_r[3]_i_9\ : STD_LOGIC;
  signal \n_0_cal2_state_r_reg[0]\ : STD_LOGIC;
  signal \n_0_cal2_state_r_reg[1]\ : STD_LOGIC;
  signal \n_0_cal2_state_r_reg[2]\ : STD_LOGIC;
  signal \n_0_cal2_state_r_reg[3]\ : STD_LOGIC;
  signal n_0_early1_detect_i_1 : STD_LOGIC;
  signal n_0_early1_detect_i_2 : STD_LOGIC;
  signal n_0_early1_detect_i_3 : STD_LOGIC;
  signal n_0_early1_detect_i_4 : STD_LOGIC;
  signal n_0_early1_detect_reg : STD_LOGIC;
  signal \n_0_gen_byte_sel_div2.byte_sel_cnt[0]_i_2\ : STD_LOGIC;
  signal \n_0_gen_byte_sel_div2.byte_sel_cnt[1]_i_2\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.early1_match_fall0_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.early1_match_fall0_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.early1_match_fall1_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.early1_match_fall1_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.early1_match_rise0_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.early1_match_rise0_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.early1_match_rise1_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.early1_match_rise1_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.early2_match_fall0_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.early2_match_fall1_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.early2_match_rise0_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.early2_match_rise1_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.pat1_match_fall0_and_r_i_1__0\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.pat1_match_fall0_and_r_i_2__0\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.pat1_match_fall1_and_r_i_1__0\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.pat1_match_rise0_and_r_i_1__0\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.pat1_match_rise0_and_r_i_2__0\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.pat1_match_rise1_and_r_i_1__0\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.pat2_match_fall1_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.pat_data_match_valid_r_i_1\ : STD_LOGIC;
  signal n_0_idelay_ld_done_i_1 : STD_LOGIC;
  signal n_0_idelay_ld_done_i_2 : STD_LOGIC;
  signal n_0_idelay_ld_done_reg : STD_LOGIC;
  signal n_0_idelay_ld_i_1 : STD_LOGIC;
  signal n_0_idelay_ld_i_2 : STD_LOGIC;
  signal \n_0_not_empty_wait_cnt[4]_i_1\ : STD_LOGIC;
  signal \n_0_not_empty_wait_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_not_empty_wait_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_not_empty_wait_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_not_empty_wait_cnt_reg[3]\ : STD_LOGIC;
  signal \n_0_not_empty_wait_cnt_reg[4]\ : STD_LOGIC;
  signal n_0_pat1_detect_i_1 : STD_LOGIC;
  signal n_0_pat1_detect_reg : STD_LOGIC;
  signal \n_0_tap_inc_wait_cnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_tap_inc_wait_cnt[3]_i_1\ : STD_LOGIC;
  signal n_0_wrcal_done_i_1 : STD_LOGIC;
  signal \n_0_wrcal_dqs_cnt_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_wrcal_dqs_cnt_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_wrcal_dqs_cnt_r[1]_i_2\ : STD_LOGIC;
  signal n_0_wrlvl_byte_redo_i_1 : STD_LOGIC;
  signal n_0_wrlvl_byte_redo_i_2 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pat1_data_match_r : STD_LOGIC;
  signal pat1_data_match_r0 : STD_LOGIC;
  signal pat1_data_match_r1 : STD_LOGIC;
  signal pat1_match_fall0_and_r : STD_LOGIC;
  signal pat1_match_fall0_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat1_match_fall1_and_r : STD_LOGIC;
  signal pat1_match_fall1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat1_match_rise0_and_r : STD_LOGIC;
  signal pat1_match_rise0_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat1_match_rise1_and_r : STD_LOGIC;
  signal pat1_match_rise1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat2_data_match_r : STD_LOGIC;
  signal pat2_data_match_r0 : STD_LOGIC;
  signal pat2_match_fall0_and_r : STD_LOGIC;
  signal pat2_match_fall0_and_r0 : STD_LOGIC;
  signal pat2_match_fall0_r : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal pat2_match_fall1_and_r : STD_LOGIC;
  signal pat2_match_fall1_and_r0 : STD_LOGIC;
  signal pat2_match_fall1_r : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pat2_match_rise0_and_r : STD_LOGIC;
  signal pat2_match_rise0_and_r0 : STD_LOGIC;
  signal pat2_match_rise0_r : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal pat2_match_rise1_and_r : STD_LOGIC;
  signal pat2_match_rise1_and_r0 : STD_LOGIC;
  signal pat2_match_rise1_r : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pat_data_match_valid_r : STD_LOGIC;
  signal \^phy_if_reset_w\ : STD_LOGIC;
  signal po_stg2_wrcal_cnt : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rd_active_r : STD_LOGIC;
  signal rd_active_r1 : STD_LOGIC;
  signal rd_active_r2 : STD_LOGIC;
  signal rd_active_r3 : STD_LOGIC;
  signal rd_active_r4 : STD_LOGIC;
  signal rd_active_r5 : STD_LOGIC;
  signal \tap_inc_wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrcal_dqs_cnt_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^wrcal_prech_req\ : STD_LOGIC;
  signal \^wrlvl_byte_redo\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cal2_done_r_i_1 : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of cal2_if_reset_i_2 : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of cal2_if_reset_i_3 : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of cal2_prech_req_r_i_1 : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \cal2_state_r[0]_i_3\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \cal2_state_r[0]_i_4\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \cal2_state_r[1]_i_2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \cal2_state_r[2]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \cal2_state_r[2]_i_3\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \cal2_state_r[3]_i_8\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \gen_byte_sel_div2.byte_sel_cnt[0]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \gen_byte_sel_div2.byte_sel_cnt[1]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.early1_match_fall0_and_r_i_2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.early1_match_rise0_and_r_i_2\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.early2_match_fall0_and_r_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.early2_match_fall1_and_r_i_2\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.early2_match_rise0_and_r_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.pat1_match_fall1_and_r_i_1__0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of idelay_ld_i_2 : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \not_empty_wait_cnt[0]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \not_empty_wait_cnt[1]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \not_empty_wait_cnt[2]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \not_empty_wait_cnt[3]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \not_empty_wait_cnt[4]_i_2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \tap_inc_wait_cnt[0]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \tap_inc_wait_cnt[1]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \tap_inc_wait_cnt[2]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \tap_inc_wait_cnt[3]_i_2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \wrcal_dqs_cnt_r[0]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \wrcal_dqs_cnt_r[1]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \wrcal_dqs_cnt_r[1]_i_2\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of wrlvl_byte_redo_i_2 : label is "soft_lutpair295";
begin
  O3 <= \^o3\;
  Q(0) <= \^q\(0);
  phy_if_reset_w <= \^phy_if_reset_w\;
  wrcal_prech_req <= \^wrcal_prech_req\;
  wrlvl_byte_redo <= \^wrlvl_byte_redo\;
cal2_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[3]\,
      I1 => \n_0_cal2_state_r_reg[2]\,
      I2 => \n_0_cal2_state_r_reg[0]\,
      I3 => \n_0_cal2_state_r_reg[1]\,
      I4 => cal2_done_r,
      O => n_0_cal2_done_r_i_1
    );
cal2_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_cal2_done_r_i_1,
      Q => cal2_done_r,
      R => I76
    );
cal2_if_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAB000000A8"
    )
    port map (
      I0 => n_0_cal2_if_reset_i_2,
      I1 => \n_0_cal2_state_r[3]_i_3\,
      I2 => n_0_cal2_if_reset_i_3,
      I3 => n_0_cal2_if_reset_i_4,
      I4 => \n_0_cal2_state_r_reg[3]\,
      I5 => \^phy_if_reset_w\,
      O => n_0_cal2_if_reset_i_1
    );
cal2_if_reset_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20206020"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[2]\,
      I1 => \n_0_cal2_state_r_reg[1]\,
      I2 => \n_0_cal2_state_r_reg[0]\,
      I3 => rd_active_r1,
      I4 => rd_active_r,
      O => n_0_cal2_if_reset_i_2
    );
cal2_if_reset_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[2]\,
      I1 => \n_0_cal2_state_r_reg[1]\,
      I2 => \n_0_cal2_state_r_reg[0]\,
      O => n_0_cal2_if_reset_i_3
    );
cal2_if_reset_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0F0D0F0000000F"
    )
    port map (
      I0 => rd_active_r1,
      I1 => rd_active_r,
      I2 => \n_0_cal2_state_r_reg[2]\,
      I3 => \n_0_cal2_state_r_reg[0]\,
      I4 => I8,
      I5 => \n_0_cal2_state_r_reg[1]\,
      O => n_0_cal2_if_reset_i_4
    );
cal2_if_reset_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_cal2_if_reset_i_1,
      Q => \^phy_if_reset_w\,
      R => I76
    );
cal2_prech_req_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[3]\,
      I1 => \n_0_cal2_state_r_reg[2]\,
      I2 => \n_0_cal2_state_r_reg[0]\,
      I3 => \n_0_cal2_state_r_reg[1]\,
      O => n_0_cal2_prech_req_r_i_1
    );
cal2_prech_req_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_cal2_prech_req_r_i_1,
      Q => cal2_prech_req_r,
      R => I76
    );
\cal2_state_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAFB"
    )
    port map (
      I0 => \n_0_cal2_state_r[0]_i_2\,
      I1 => n_0_idelay_ld_done_reg,
      I2 => \n_0_cal2_state_r[0]_i_3\,
      I3 => \n_0_cal2_state_r[0]_i_4\,
      I4 => \n_0_cal2_state_r[0]_i_5\,
      O => \n_0_cal2_state_r[0]_i_1\
    );
\cal2_state_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEFFFFFFF"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[2]\,
      I1 => wrcal_dqs_cnt_r(1),
      I2 => wrcal_dqs_cnt_r(0),
      I3 => prech_done,
      I4 => \n_0_cal2_state_r_reg[1]\,
      I5 => \n_0_cal2_state_r_reg[0]\,
      O => \n_0_cal2_state_r[0]_i_2\
    );
\cal2_state_r[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => pat1_data_match_r1,
      I1 => early2_data_match_r,
      I2 => n_0_early1_detect_reg,
      I3 => early1_data_match_r1,
      O => \n_0_cal2_state_r[0]_i_3\
    );
\cal2_state_r[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDDDDD"
    )
    port map (
      I0 => pat_data_match_valid_r,
      I1 => \n_0_cal2_state_r_reg[1]\,
      I2 => pat1_data_match_r1,
      I3 => n_0_pat1_detect_reg,
      I4 => pat2_data_match_r,
      O => \n_0_cal2_state_r[0]_i_4\
    );
\cal2_state_r[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEABAEAAAFABAFA"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[3]\,
      I1 => \n_0_cal2_state_r_reg[1]\,
      I2 => \n_0_cal2_state_r_reg[2]\,
      I3 => \n_0_cal2_state_r_reg[0]\,
      I4 => \tap_inc_wait_cnt_reg__0\(0),
      I5 => n_0_idelay_ld_done_reg,
      O => \n_0_cal2_state_r[0]_i_5\
    );
\cal2_state_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCDCCCDCCCDC"
    )
    port map (
      I0 => \n_0_cal2_state_r[1]_i_2\,
      I1 => \n_0_cal2_state_r[1]_i_3\,
      I2 => \n_0_cal2_state_r[2]_i_3\,
      I3 => pat1_data_match_r1,
      I4 => n_0_pat1_detect_reg,
      I5 => pat2_data_match_r,
      O => \n_0_cal2_state_r[1]_i_1\
    );
\cal2_state_r[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
    port map (
      I0 => early2_data_match_r,
      I1 => n_0_early1_detect_reg,
      I2 => early1_data_match_r1,
      O => \n_0_cal2_state_r[1]_i_2\
    );
\cal2_state_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0002020000"
    )
    port map (
      I0 => \n_0_cal2_state_r[2]_i_5\,
      I1 => \n_0_cal2_state_r_reg[2]\,
      I2 => \n_0_cal2_state_r_reg[3]\,
      I3 => \tap_inc_wait_cnt_reg__0\(1),
      I4 => \n_0_cal2_state_r_reg[1]\,
      I5 => \n_0_cal2_state_r_reg[0]\,
      O => \n_0_cal2_state_r[1]_i_3\
    );
\cal2_state_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
    port map (
      I0 => \n_0_cal2_state_r[2]_i_2\,
      I1 => \n_0_cal2_state_r[2]_i_3\,
      I2 => n_0_idelay_ld_done_reg,
      I3 => \n_0_cal2_state_r[2]_i_4\,
      O => \n_0_cal2_state_r[2]_i_1\
    );
\cal2_state_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
    port map (
      I0 => n_0_pat1_detect_reg,
      I1 => pat2_data_match_r,
      I2 => early1_data_match_r1,
      I3 => n_0_early1_detect_reg,
      I4 => early2_data_match_r,
      I5 => pat1_data_match_r1,
      O => \n_0_cal2_state_r[2]_i_2\
    );
\cal2_state_r[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[2]\,
      I1 => \n_0_cal2_state_r_reg[3]\,
      I2 => \n_0_cal2_state_r_reg[0]\,
      I3 => \n_0_cal2_state_r_reg[1]\,
      I4 => pat_data_match_valid_r,
      O => \n_0_cal2_state_r[2]_i_3\
    );
\cal2_state_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C000000E0E0"
    )
    port map (
      I0 => \n_0_cal2_state_r[2]_i_5\,
      I1 => \n_0_cal2_state_r_reg[0]\,
      I2 => \n_0_cal2_state_r_reg[1]\,
      I3 => \tap_inc_wait_cnt_reg__0\(2),
      I4 => \n_0_cal2_state_r_reg[3]\,
      I5 => \n_0_cal2_state_r_reg[2]\,
      O => \n_0_cal2_state_r[2]_i_4\
    );
\cal2_state_r[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
    port map (
      I0 => wrcal_dqs_cnt_r(1),
      I1 => wrcal_dqs_cnt_r(0),
      I2 => prech_done,
      O => \n_0_cal2_state_r[2]_i_5\
    );
\cal2_state_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E0E000FFF0F0"
    )
    port map (
      I0 => \n_0_cal2_state_r[3]_i_3\,
      I1 => \n_0_cal2_state_r[3]_i_4\,
      I2 => \n_0_cal2_state_r[3]_i_5\,
      I3 => \n_0_cal2_state_r[3]_i_6\,
      I4 => \n_0_cal2_state_r_reg[3]\,
      I5 => \n_0_cal2_state_r_reg[2]\,
      O => \n_0_cal2_state_r[3]_i_1\
    );
\cal2_state_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEAAA"
    )
    port map (
      I0 => \n_0_cal2_state_r[3]_i_7\,
      I1 => \tap_inc_wait_cnt_reg__0\(3),
      I2 => \n_0_cal2_state_r_reg[2]\,
      I3 => \n_0_cal2_state_r_reg[0]\,
      I4 => \n_0_cal2_state_r_reg[1]\,
      I5 => \n_0_cal2_state_r_reg[3]\,
      O => \n_0_cal2_state_r[3]_i_2\
    );
\cal2_state_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000018000000000"
    )
    port map (
      I0 => \tap_inc_wait_cnt_reg__0\(3),
      I1 => \tap_inc_wait_cnt_reg__0\(0),
      I2 => \tap_inc_wait_cnt_reg__0\(1),
      I3 => \n_0_cal2_state_r_reg[0]\,
      I4 => \n_0_cal2_state_r_reg[1]\,
      I5 => \tap_inc_wait_cnt_reg__0\(2),
      O => \n_0_cal2_state_r[3]_i_3\
    );
\cal2_state_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \tap_inc_wait_cnt_reg__0\(0),
      I1 => \tap_inc_wait_cnt_reg__0\(1),
      I2 => \tap_inc_wait_cnt_reg__0\(2),
      I3 => \tap_inc_wait_cnt_reg__0\(3),
      I4 => \n_0_cal2_state_r_reg[1]\,
      I5 => \n_0_cal2_state_r_reg[0]\,
      O => \n_0_cal2_state_r[3]_i_4\
    );
\cal2_state_r[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FB00C8"
    )
    port map (
      I0 => \n_0_cal2_state_r[3]_i_8\,
      I1 => \n_0_cal2_state_r_reg[0]\,
      I2 => pat_data_match_valid_r,
      I3 => \n_0_cal2_state_r_reg[1]\,
      I4 => I8,
      I5 => \n_0_cal2_state_r[3]_i_9\,
      O => \n_0_cal2_state_r[3]_i_5\
    );
\cal2_state_r[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[0]\,
      I1 => \n_0_cal2_state_r_reg[1]\,
      O => \n_0_cal2_state_r[3]_i_6\
    );
\cal2_state_r[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040004040404"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[1]\,
      I1 => \n_0_cal2_state_r_reg[0]\,
      I2 => \n_0_cal2_state_r_reg[2]\,
      I3 => n_0_idelay_ld_done_reg,
      I4 => \n_0_cal2_state_r[2]_i_2\,
      I5 => pat_data_match_valid_r,
      O => \n_0_cal2_state_r[3]_i_7\
    );
\cal2_state_r[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_not_empty_wait_cnt_reg[4]\,
      I1 => \n_0_not_empty_wait_cnt_reg[3]\,
      I2 => \n_0_not_empty_wait_cnt_reg[0]\,
      I3 => \n_0_not_empty_wait_cnt_reg[1]\,
      I4 => \n_0_not_empty_wait_cnt_reg[2]\,
      O => \n_0_cal2_state_r[3]_i_8\
    );
\cal2_state_r[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF0F0F0F0F0"
    )
    port map (
      I0 => rd_active_r1,
      I1 => rd_active_r,
      I2 => \n_0_cal2_state_r_reg[2]\,
      I3 => prech_done,
      I4 => \n_0_cal2_state_r_reg[0]\,
      I5 => \n_0_cal2_state_r_reg[1]\,
      O => \n_0_cal2_state_r[3]_i_9\
    );
\cal2_state_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_cal2_state_r[3]_i_1\,
      D => \n_0_cal2_state_r[0]_i_1\,
      Q => \n_0_cal2_state_r_reg[0]\,
      R => I7
    );
\cal2_state_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_cal2_state_r[3]_i_1\,
      D => \n_0_cal2_state_r[1]_i_1\,
      Q => \n_0_cal2_state_r_reg[1]\,
      R => I7
    );
\cal2_state_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_cal2_state_r[3]_i_1\,
      D => \n_0_cal2_state_r[2]_i_1\,
      Q => \n_0_cal2_state_r_reg[2]\,
      R => I7
    );
\cal2_state_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_cal2_state_r[3]_i_1\,
      D => \n_0_cal2_state_r[3]_i_2\,
      Q => \n_0_cal2_state_r_reg[3]\,
      R => I7
    );
early1_detect_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF04FF00000400"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[1]\,
      I1 => early1_data_match_r1,
      I2 => early2_data_match_r,
      I3 => n_0_early1_detect_i_2,
      I4 => n_0_early1_detect_i_3,
      I5 => n_0_early1_detect_reg,
      O => n_0_early1_detect_i_1
    );
early1_detect_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[3]\,
      I1 => \n_0_cal2_state_r_reg[2]\,
      O => n_0_early1_detect_i_2
    );
early1_detect_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3F3F3F3F1F"
    )
    port map (
      I0 => pat_data_match_valid_r,
      I1 => \n_0_cal2_state_r_reg[1]\,
      I2 => \n_0_cal2_state_r_reg[0]\,
      I3 => n_0_early1_detect_i_4,
      I4 => pat1_data_match_r1,
      I5 => n_0_wrlvl_byte_redo_i_2,
      O => n_0_early1_detect_i_3
    );
early1_detect_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => early2_data_match_r,
      I1 => early1_data_match_r1,
      O => n_0_early1_detect_i_4
    );
early1_detect_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_early1_detect_i_1,
      Q => n_0_early1_detect_reg,
      R => I7
    );
\gen_byte_sel_div2.byte_sel_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_gen_byte_sel_div2.byte_sel_cnt[0]_i_2\,
      I1 => I42,
      I2 => O50,
      O => O4
    );
\gen_byte_sel_div2.byte_sel_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^o3\,
      I2 => I5,
      I3 => pi_stg2_rdlvl_cnt(0),
      I4 => I6,
      I5 => O52,
      O => \n_0_gen_byte_sel_div2.byte_sel_cnt[0]_i_2\
    );
\gen_byte_sel_div2.byte_sel_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_gen_byte_sel_div2.byte_sel_cnt[1]_i_2\,
      I1 => I77,
      I2 => O50,
      O => O2
    );
\gen_byte_sel_div2.byte_sel_cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
    port map (
      I0 => po_stg2_wrcal_cnt(1),
      I1 => \^o3\,
      I2 => I5,
      I3 => pi_stg2_rdlvl_cnt(1),
      I4 => I6,
      I5 => O51,
      O => \n_0_gen_byte_sel_div2.byte_sel_cnt[1]_i_2\
    );
\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I68,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I52,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I60,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I44,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I69,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I53,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I61,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I45,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I70,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I54,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I62,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I46,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I71,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I55,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I63,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I47,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I72,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I56,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I64,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I48,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I73,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I57,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I65,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I49,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I74,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I58,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I66,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I50,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I75,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I59,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I67,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I51,
      Q => \n_0_gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\,
      R => '0'
    );
\gen_pat_match_div2.early1_data_match_r1_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => early1_data_match_r,
      Q => early1_data_match_r1,
      R => '0'
    );
\gen_pat_match_div2.early1_data_match_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => early1_match_rise1_and_r,
      I1 => early1_match_rise0_and_r,
      I2 => early1_match_fall1_and_r,
      I3 => early1_match_fall0_and_r,
      O => early1_data_match_r0
    );
\gen_pat_match_div2.early1_data_match_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => early1_data_match_r0,
      Q => early1_data_match_r,
      R => '0'
    );
\gen_pat_match_div2.early1_match_fall0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div2.early1_match_fall0_and_r_i_2\,
      I1 => early1_match_fall0_r(0),
      I2 => early1_match_fall0_r(4),
      I3 => pat1_match_fall0_r(1),
      I4 => pat1_match_fall0_r(5),
      O => \n_0_gen_pat_match_div2.early1_match_fall0_and_r_i_1\
    );
\gen_pat_match_div2.early1_match_fall0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => early1_match_fall0_r(2),
      I1 => pat1_match_fall0_r(3),
      I2 => pat1_match_fall0_r(7),
      I3 => early1_match_fall0_r(6),
      O => \n_0_gen_pat_match_div2.early1_match_fall0_and_r_i_2\
    );
\gen_pat_match_div2.early1_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.early1_match_fall0_and_r_i_1\,
      Q => early1_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.early1_match_fall1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div2.early1_match_fall1_and_r_i_2\,
      I1 => early1_match_fall1_r(3),
      I2 => early1_match_fall1_r(7),
      I3 => early1_match_fall1_r(2),
      I4 => early1_match_fall1_r(6),
      O => \n_0_gen_pat_match_div2.early1_match_fall1_and_r_i_1\
    );
\gen_pat_match_div2.early1_match_fall1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => pat2_match_fall1_r(0),
      I1 => pat2_match_fall1_r(1),
      I2 => pat2_match_fall1_r(4),
      I3 => pat2_match_fall1_r(5),
      O => \n_0_gen_pat_match_div2.early1_match_fall1_and_r_i_2\
    );
\gen_pat_match_div2.early1_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.early1_match_fall1_and_r_i_1\,
      Q => early1_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.early1_match_rise0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div2.early1_match_rise0_and_r_i_2\,
      I1 => early1_match_rise0_r(0),
      I2 => early1_match_rise0_r(4),
      I3 => pat1_match_rise0_r(1),
      I4 => pat1_match_rise0_r(5),
      O => \n_0_gen_pat_match_div2.early1_match_rise0_and_r_i_1\
    );
\gen_pat_match_div2.early1_match_rise0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => early1_match_rise0_r(2),
      I1 => pat1_match_rise0_r(3),
      I2 => pat1_match_rise0_r(7),
      I3 => early1_match_rise0_r(6),
      O => \n_0_gen_pat_match_div2.early1_match_rise0_and_r_i_2\
    );
\gen_pat_match_div2.early1_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.early1_match_rise0_and_r_i_1\,
      Q => early1_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.early1_match_rise1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div2.early1_match_rise1_and_r_i_2\,
      I1 => early1_match_rise1_r(6),
      I2 => early1_match_rise1_r(7),
      I3 => early1_match_rise1_r(3),
      I4 => early1_match_rise1_r(2),
      O => \n_0_gen_pat_match_div2.early1_match_rise1_and_r_i_1\
    );
\gen_pat_match_div2.early1_match_rise1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => pat2_match_rise1_r(4),
      I1 => pat2_match_rise1_r(0),
      I2 => pat2_match_rise1_r(5),
      I3 => pat2_match_rise1_r(1),
      O => \n_0_gen_pat_match_div2.early1_match_rise1_and_r_i_2\
    );
\gen_pat_match_div2.early1_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.early1_match_rise1_and_r_i_1\,
      Q => early1_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div2.early2_data_match_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => early2_match_rise1_and_r,
      I1 => early2_match_fall1_and_r,
      I2 => early2_match_fall0_and_r,
      I3 => early2_match_rise0_and_r,
      O => early2_data_match_r0
    );
\gen_pat_match_div2.early2_data_match_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => early2_data_match_r0,
      Q => early2_data_match_r,
      R => '0'
    );
\gen_pat_match_div2.early2_match_fall0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => early1_match_fall0_r(6),
      I1 => pat1_match_fall0_r(7),
      I2 => pat1_match_fall0_r(3),
      I3 => early1_match_fall0_r(2),
      I4 => \n_0_gen_pat_match_div2.early2_match_fall0_and_r_i_2\,
      O => early2_match_fall0_and_r0
    );
\gen_pat_match_div2.early2_match_fall0_and_r_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => pat1_match_fall0_r(0),
      I1 => pat2_match_fall0_r(1),
      I2 => rd_active_r3,
      I3 => pat1_match_fall0_r(4),
      I4 => pat2_match_fall0_r(5),
      O => \n_0_gen_pat_match_div2.early2_match_fall0_and_r_i_2\
    );
\gen_pat_match_div2.early2_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => early2_match_fall0_and_r0,
      Q => early2_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.early2_match_fall1_and_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div2.early2_match_fall1_and_r_i_2\,
      I1 => early1_match_fall1_r(6),
      I2 => early1_match_fall1_r(2),
      I3 => rd_active_r3,
      I4 => pat1_match_fall1_r(3),
      I5 => pat1_match_fall1_r(7),
      O => early2_match_fall1_and_r0
    );
\gen_pat_match_div2.early2_match_fall1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => pat1_match_fall1_r(0),
      I1 => pat1_match_fall1_r(1),
      I2 => pat1_match_fall1_r(4),
      I3 => pat1_match_fall1_r(5),
      O => \n_0_gen_pat_match_div2.early2_match_fall1_and_r_i_2\
    );
\gen_pat_match_div2.early2_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => early2_match_fall1_and_r0,
      Q => early2_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.early2_match_rise0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => early1_match_rise0_r(6),
      I1 => pat1_match_rise0_r(7),
      I2 => pat1_match_rise0_r(3),
      I3 => early1_match_rise0_r(2),
      I4 => \n_0_gen_pat_match_div2.early2_match_rise0_and_r_i_2\,
      O => early2_match_rise0_and_r0
    );
\gen_pat_match_div2.early2_match_rise0_and_r_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => pat2_match_rise0_r(5),
      I1 => pat2_match_rise0_r(1),
      I2 => rd_active_r3,
      I3 => pat1_match_rise0_r(0),
      I4 => pat1_match_rise0_r(4),
      O => \n_0_gen_pat_match_div2.early2_match_rise0_and_r_i_2\
    );
\gen_pat_match_div2.early2_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => early2_match_rise0_and_r0,
      Q => early2_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.early2_match_rise1_and_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div2.early2_match_rise1_and_r_i_2\,
      I1 => pat2_match_rise1_r(4),
      I2 => pat2_match_rise1_r(0),
      I3 => rd_active_r3,
      I4 => pat1_match_rise1_r(1),
      I5 => pat1_match_rise1_r(5),
      O => early2_match_rise1_and_r0
    );
\gen_pat_match_div2.early2_match_rise1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => pat1_match_rise1_r(2),
      I1 => pat1_match_rise1_r(3),
      I2 => pat1_match_rise1_r(7),
      I3 => pat1_match_rise1_r(6),
      O => \n_0_gen_pat_match_div2.early2_match_rise1_and_r_i_2\
    );
\gen_pat_match_div2.early2_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => early2_match_rise1_and_r0,
      Q => early2_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].early1_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_26\,
      Q => early1_match_fall0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_18\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1\,
      Q => early1_match_rise0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_26\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1\,
      Q => pat1_match_fall0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_10\,
      Q => pat1_match_fall1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_18\,
      Q => pat1_match_rise0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_2\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1\,
      Q => pat1_match_rise1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_10\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1\,
      Q => pat2_match_fall1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat2_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_2\,
      Q => pat2_match_rise1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_27\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1\,
      Q => pat1_match_fall0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_11\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1\,
      Q => pat1_match_fall1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_19\,
      Q => pat1_match_rise0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_3\,
      Q => pat1_match_rise1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat2_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_27\,
      Q => pat2_match_fall0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat2_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_11\,
      Q => pat2_match_fall1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_19\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1\,
      Q => pat2_match_rise0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_3\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1\,
      Q => pat2_match_rise1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].early1_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_28\,
      Q => early1_match_fall0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_12\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1\,
      Q => early1_match_fall1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_20\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1\,
      Q => early1_match_rise0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].early1_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_4\,
      Q => early1_match_rise1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_28\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1\,
      Q => pat1_match_fall0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_12\,
      Q => pat1_match_fall1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_20\,
      Q => pat1_match_rise0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_4\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1\,
      Q => pat1_match_rise1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].early1_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_13\,
      Q => early1_match_fall1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_5\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1\,
      Q => early1_match_rise1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_29\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1\,
      Q => pat1_match_fall0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_13\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1\,
      Q => pat1_match_fall1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_21\,
      Q => pat1_match_rise0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_5\,
      Q => pat1_match_rise1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat2_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_29\,
      Q => pat2_match_fall0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_21\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1\,
      Q => pat2_match_rise0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].early1_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_30\,
      Q => early1_match_fall0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_22\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1\,
      Q => early1_match_rise0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_30\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1\,
      Q => pat1_match_fall0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_14\,
      Q => pat1_match_fall1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_22\,
      Q => pat1_match_rise0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_6\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1\,
      Q => pat1_match_rise1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_14\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1\,
      Q => pat2_match_fall1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat2_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_6\,
      Q => pat2_match_rise1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_31\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1\,
      Q => pat1_match_fall0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_15\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1\,
      Q => pat1_match_fall1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_23\,
      Q => pat1_match_rise0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_7\,
      Q => pat1_match_rise1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat2_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_31\,
      Q => pat2_match_fall0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat2_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_15\,
      Q => pat2_match_fall1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_23\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1\,
      Q => pat2_match_rise0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_7\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1\,
      Q => pat2_match_rise1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].early1_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_32\,
      Q => early1_match_fall0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_16\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1\,
      Q => early1_match_fall1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_24\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1\,
      Q => early1_match_rise0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].early1_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_8\,
      Q => early1_match_rise1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_32\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1\,
      Q => pat1_match_fall0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_16\,
      Q => pat1_match_fall1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_24\,
      Q => pat1_match_rise0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_8\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1\,
      Q => pat1_match_rise1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].early1_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_17\,
      Q => early1_match_fall1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_9\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1\,
      Q => early1_match_rise1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_33\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1\,
      Q => pat1_match_fall0_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_17\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1\,
      Q => pat1_match_fall1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_25\,
      Q => pat1_match_rise0_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_9\,
      Q => pat1_match_rise1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat2_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_33\,
      Q => pat2_match_fall0_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_25\,
      O => \n_0_gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1\
    );
\gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1\,
      Q => pat2_match_rise0_r(7),
      R => '0'
    );
\gen_pat_match_div2.pat1_data_match_r1_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pat1_data_match_r,
      Q => pat1_data_match_r1,
      R => '0'
    );
\gen_pat_match_div2.pat1_data_match_r_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => pat1_match_rise0_and_r,
      I1 => pat1_match_rise1_and_r,
      I2 => pat1_match_fall0_and_r,
      I3 => pat1_match_fall1_and_r,
      O => pat1_data_match_r0
    );
\gen_pat_match_div2.pat1_data_match_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pat1_data_match_r0,
      Q => pat1_data_match_r,
      R => '0'
    );
\gen_pat_match_div2.pat1_match_fall0_and_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => pat1_match_fall0_r(3),
      I1 => pat1_match_fall0_r(4),
      I2 => pat1_match_fall0_r(0),
      I3 => pat1_match_fall0_r(7),
      I4 => \n_0_gen_pat_match_div2.pat1_match_fall0_and_r_i_2__0\,
      O => \n_0_gen_pat_match_div2.pat1_match_fall0_and_r_i_1__0\
    );
\gen_pat_match_div2.pat1_match_fall0_and_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => pat1_match_fall0_r(6),
      I1 => pat1_match_fall0_r(2),
      I2 => pat1_match_fall0_r(5),
      I3 => pat1_match_fall0_r(1),
      O => \n_0_gen_pat_match_div2.pat1_match_fall0_and_r_i_2__0\
    );
\gen_pat_match_div2.pat1_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.pat1_match_fall0_and_r_i_1__0\,
      Q => pat1_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat1_match_fall1_and_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => pat1_match_fall1_r(5),
      I1 => pat1_match_fall1_r(4),
      I2 => pat1_match_fall1_r(1),
      I3 => pat1_match_fall1_r(0),
      I4 => \n_0_gen_pat_match_div2.pat2_match_fall1_and_r_i_2\,
      O => \n_0_gen_pat_match_div2.pat1_match_fall1_and_r_i_1__0\
    );
\gen_pat_match_div2.pat1_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.pat1_match_fall1_and_r_i_1__0\,
      Q => pat1_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat1_match_rise0_and_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => pat1_match_rise0_r(3),
      I1 => pat1_match_rise0_r(4),
      I2 => pat1_match_rise0_r(0),
      I3 => pat1_match_rise0_r(7),
      I4 => \n_0_gen_pat_match_div2.pat1_match_rise0_and_r_i_2__0\,
      O => \n_0_gen_pat_match_div2.pat1_match_rise0_and_r_i_1__0\
    );
\gen_pat_match_div2.pat1_match_rise0_and_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => pat1_match_rise0_r(6),
      I1 => pat1_match_rise0_r(2),
      I2 => pat1_match_rise0_r(5),
      I3 => pat1_match_rise0_r(1),
      O => \n_0_gen_pat_match_div2.pat1_match_rise0_and_r_i_2__0\
    );
\gen_pat_match_div2.pat1_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.pat1_match_rise0_and_r_i_1__0\,
      Q => pat1_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat1_match_rise1_and_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div2.early2_match_rise1_and_r_i_2\,
      I1 => pat1_match_rise1_r(0),
      I2 => pat1_match_rise1_r(4),
      I3 => pat1_match_rise1_r(1),
      I4 => pat1_match_rise1_r(5),
      O => \n_0_gen_pat_match_div2.pat1_match_rise1_and_r_i_1__0\
    );
\gen_pat_match_div2.pat1_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.pat1_match_rise1_and_r_i_1__0\,
      Q => pat1_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat2_data_match_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => pat2_match_rise0_and_r,
      I1 => pat2_match_fall1_and_r,
      I2 => pat2_match_fall0_and_r,
      I3 => pat2_match_rise1_and_r,
      O => pat2_data_match_r0
    );
\gen_pat_match_div2.pat2_data_match_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pat2_data_match_r0,
      Q => pat2_data_match_r,
      R => '0'
    );
\gen_pat_match_div2.pat2_match_fall0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div2.early2_match_fall0_and_r_i_2\,
      I1 => pat2_match_fall0_r(3),
      I2 => pat2_match_fall0_r(7),
      I3 => pat1_match_fall0_r(2),
      I4 => pat1_match_fall0_r(6),
      O => pat2_match_fall0_and_r0
    );
\gen_pat_match_div2.pat2_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pat2_match_fall0_and_r0,
      Q => pat2_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat2_match_fall1_and_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
    port map (
      I0 => pat2_match_fall1_r(5),
      I1 => pat2_match_fall1_r(4),
      I2 => pat2_match_fall1_r(1),
      I3 => pat2_match_fall1_r(0),
      I4 => rd_active_r3,
      I5 => \n_0_gen_pat_match_div2.pat2_match_fall1_and_r_i_2\,
      O => pat2_match_fall1_and_r0
    );
\gen_pat_match_div2.pat2_match_fall1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => pat1_match_fall1_r(7),
      I1 => pat1_match_fall1_r(3),
      I2 => pat1_match_fall1_r(6),
      I3 => pat1_match_fall1_r(2),
      O => \n_0_gen_pat_match_div2.pat2_match_fall1_and_r_i_2\
    );
\gen_pat_match_div2.pat2_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pat2_match_fall1_and_r0,
      Q => pat2_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat2_match_rise0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div2.early2_match_rise0_and_r_i_2\,
      I1 => pat2_match_rise0_r(3),
      I2 => pat2_match_rise0_r(7),
      I3 => pat1_match_rise0_r(2),
      I4 => pat1_match_rise0_r(6),
      O => pat2_match_rise0_and_r0
    );
\gen_pat_match_div2.pat2_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pat2_match_rise0_and_r0,
      Q => pat2_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat2_match_rise1_and_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div2.early2_match_rise1_and_r_i_2\,
      I1 => pat2_match_rise1_r(4),
      I2 => pat2_match_rise1_r(0),
      I3 => pat2_match_rise1_r(5),
      I4 => pat2_match_rise1_r(1),
      I5 => rd_active_r3,
      O => pat2_match_rise1_and_r0
    );
\gen_pat_match_div2.pat2_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pat2_match_rise1_and_r0,
      Q => pat2_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat_data_match_valid_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_active_r4,
      I1 => rd_active_r5,
      O => \n_0_gen_pat_match_div2.pat_data_match_valid_r_i_1\
    );
\gen_pat_match_div2.pat_data_match_valid_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div2.pat_data_match_valid_r_i_1\,
      Q => pat_data_match_valid_r,
      R => '0'
    );
\gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\,
      Q => \gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_26\,
      R => '0'
    );
\gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\,
      Q => \gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_10\,
      R => '0'
    );
\gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\,
      Q => \gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_18\,
      R => '0'
    );
\gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\,
      Q => \gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_2\,
      R => '0'
    );
\gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\,
      Q => \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_27\,
      R => '0'
    );
\gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\,
      Q => \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_11\,
      R => '0'
    );
\gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\,
      Q => \gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_19\,
      R => '0'
    );
\gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\,
      Q => \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_3\,
      R => '0'
    );
\gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\,
      Q => \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_28\,
      R => '0'
    );
\gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\,
      Q => \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_12\,
      R => '0'
    );
\gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\,
      Q => \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_20\,
      R => '0'
    );
\gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\,
      Q => \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_4\,
      R => '0'
    );
\gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\,
      Q => \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_29\,
      R => '0'
    );
\gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\,
      Q => \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_13\,
      R => '0'
    );
\gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\,
      Q => \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_21\,
      R => '0'
    );
\gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\,
      Q => \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_5\,
      R => '0'
    );
\gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\,
      Q => \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_30\,
      R => '0'
    );
\gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\,
      Q => \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_14\,
      R => '0'
    );
\gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\,
      Q => \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_22\,
      R => '0'
    );
\gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\,
      Q => \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_6\,
      R => '0'
    );
\gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\,
      Q => \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_31\,
      R => '0'
    );
\gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\,
      Q => \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_15\,
      R => '0'
    );
\gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\,
      Q => \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_23\,
      R => '0'
    );
\gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\,
      Q => \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_7\,
      R => '0'
    );
\gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\,
      Q => \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_32\,
      R => '0'
    );
\gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\,
      Q => \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_16\,
      R => '0'
    );
\gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\,
      Q => \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_24\,
      R => '0'
    );
\gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\,
      Q => \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_8\,
      R => '0'
    );
\gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\,
      Q => \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_33\,
      R => '0'
    );
\gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\,
      Q => \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_17\,
      R => '0'
    );
\gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\,
      Q => \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_25\,
      R => '0'
    );
\gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\,
      Q => \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_9\,
      R => '0'
    );
idelay_ld_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFF10101010"
    )
    port map (
      I0 => n_0_idelay_ld_done_i_2,
      I1 => \n_0_cal2_state_r_reg[3]\,
      I2 => \n_0_cal2_state_r_reg[2]\,
      I3 => \n_0_cal2_state_r_reg[0]\,
      I4 => \n_0_cal2_state_r_reg[1]\,
      I5 => n_0_idelay_ld_done_reg,
      O => n_0_idelay_ld_done_i_1
    );
idelay_ld_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
    port map (
      I0 => \tap_inc_wait_cnt_reg__0\(2),
      I1 => \n_0_cal2_state_r_reg[1]\,
      I2 => \n_0_cal2_state_r_reg[0]\,
      I3 => \tap_inc_wait_cnt_reg__0\(1),
      I4 => \tap_inc_wait_cnt_reg__0\(0),
      I5 => \tap_inc_wait_cnt_reg__0\(3),
      O => n_0_idelay_ld_done_i_2
    );
idelay_ld_done_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_idelay_ld_done_i_1,
      Q => n_0_idelay_ld_done_reg,
      R => I7
    );
idelay_ld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAFCFF00AA0000"
    )
    port map (
      I0 => pat_data_match_valid_r,
      I1 => n_0_idelay_ld_done_i_2,
      I2 => \n_0_cal2_state_r_reg[3]\,
      I3 => \n_0_cal2_state_r_reg[2]\,
      I4 => n_0_idelay_ld_i_2,
      I5 => idelay_ld,
      O => n_0_idelay_ld_i_1
    );
idelay_ld_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => n_0_idelay_ld_done_reg,
      I1 => \n_0_cal2_state_r[2]_i_3\,
      I2 => \n_0_cal2_state_r[2]_i_2\,
      O => n_0_idelay_ld_i_2
    );
idelay_ld_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_idelay_ld_i_1,
      Q => idelay_ld,
      R => I76
    );
\idelay_tap_cnt_r[0][0][4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => po_stg2_wrcal_cnt(1),
      I1 => idelay_ld,
      I2 => idelay_ce_int,
      O => O1
    );
\idelay_tap_cnt_r[0][1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0A0ACA0"
    )
    port map (
      I0 => I2,
      I1 => \^q\(0),
      I2 => idelay_ce_int,
      I3 => idelay_ld,
      I4 => po_stg2_wrcal_cnt(1),
      I5 => I42,
      O => E(0)
    );
\input_[0].iserdes_dq_.idelay_dq.idelaye2_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00E0"
    )
    port map (
      I0 => I3,
      I1 => I4,
      I2 => idelay_ld,
      I3 => calib_zero_inputs,
      I4 => idelay_ld_rst_4,
      O => O23
    );
\input_[1].iserdes_dq_.idelay_dq.idelaye2_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00B0"
    )
    port map (
      I0 => I3,
      I1 => I4,
      I2 => idelay_ld,
      I3 => calib_zero_inputs,
      I4 => idelay_ld_rst,
      O => O22
    );
\not_empty_wait_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_not_empty_wait_cnt_reg[0]\,
      O => p_0_in(0)
    );
\not_empty_wait_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_not_empty_wait_cnt_reg[1]\,
      I1 => \n_0_not_empty_wait_cnt_reg[0]\,
      O => p_0_in(1)
    );
\not_empty_wait_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \n_0_not_empty_wait_cnt_reg[2]\,
      I1 => \n_0_not_empty_wait_cnt_reg[1]\,
      I2 => \n_0_not_empty_wait_cnt_reg[0]\,
      O => p_0_in(2)
    );
\not_empty_wait_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \n_0_not_empty_wait_cnt_reg[3]\,
      I1 => \n_0_not_empty_wait_cnt_reg[0]\,
      I2 => \n_0_not_empty_wait_cnt_reg[1]\,
      I3 => \n_0_not_empty_wait_cnt_reg[2]\,
      O => p_0_in(3)
    );
\not_empty_wait_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[1]\,
      I1 => \n_0_cal2_state_r_reg[0]\,
      I2 => \n_0_cal2_state_r_reg[2]\,
      I3 => I77,
      I4 => \n_0_cal2_state_r_reg[3]\,
      I5 => wrcal_rd_wait,
      O => \n_0_not_empty_wait_cnt[4]_i_1\
    );
\not_empty_wait_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \n_0_not_empty_wait_cnt_reg[2]\,
      I1 => \n_0_not_empty_wait_cnt_reg[1]\,
      I2 => \n_0_not_empty_wait_cnt_reg[0]\,
      I3 => \n_0_not_empty_wait_cnt_reg[3]\,
      I4 => \n_0_not_empty_wait_cnt_reg[4]\,
      O => p_0_in(4)
    );
\not_empty_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_0_in(0),
      Q => \n_0_not_empty_wait_cnt_reg[0]\,
      R => \n_0_not_empty_wait_cnt[4]_i_1\
    );
\not_empty_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_0_in(1),
      Q => \n_0_not_empty_wait_cnt_reg[1]\,
      R => \n_0_not_empty_wait_cnt[4]_i_1\
    );
\not_empty_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_0_in(2),
      Q => \n_0_not_empty_wait_cnt_reg[2]\,
      R => \n_0_not_empty_wait_cnt[4]_i_1\
    );
\not_empty_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_0_in(3),
      Q => \n_0_not_empty_wait_cnt_reg[3]\,
      R => \n_0_not_empty_wait_cnt[4]_i_1\
    );
\not_empty_wait_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_0_in(4),
      Q => \n_0_not_empty_wait_cnt_reg[4]\,
      R => \n_0_not_empty_wait_cnt[4]_i_1\
    );
pat1_detect_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF101010001010"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[1]\,
      I1 => pat2_data_match_r,
      I2 => pat1_data_match_r1,
      I3 => \n_0_cal2_state_r[2]_i_3\,
      I4 => \n_0_wrcal_dqs_cnt_r[1]_i_2\,
      I5 => n_0_pat1_detect_reg,
      O => n_0_pat1_detect_i_1
    );
pat1_detect_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_pat1_detect_i_1,
      Q => n_0_pat1_detect_reg,
      R => I76
    );
\po_stg2_wrcal_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => wrcal_dqs_cnt_r(0),
      Q => \^q\(0),
      R => '0'
    );
\po_stg2_wrcal_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => wrcal_dqs_cnt_r(1),
      Q => po_stg2_wrcal_cnt(1),
      R => '0'
    );
prech_req_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
    port map (
      I0 => \^wrcal_prech_req\,
      I1 => rdlvl_prech_req,
      I2 => dqs_found_prech_req,
      I3 => I1,
      O => prech_req
    );
rd_active_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rd_active_r,
      Q => rd_active_r1,
      R => '0'
    );
rd_active_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rd_active_r1,
      Q => rd_active_r2,
      R => '0'
    );
rd_active_r3_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rd_active_r2,
      Q => rd_active_r3,
      R => '0'
    );
rd_active_r4_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rd_active_r3,
      Q => rd_active_r4,
      R => '0'
    );
rd_active_r5_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rd_active_r4,
      Q => rd_active_r5,
      R => '0'
    );
rd_active_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => phy_rddata_en,
      Q => rd_active_r,
      R => '0'
    );
\tap_inc_wait_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \tap_inc_wait_cnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\tap_inc_wait_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \tap_inc_wait_cnt_reg__0\(1),
      I1 => \tap_inc_wait_cnt_reg__0\(0),
      O => \p_0_in__0\(1)
    );
\tap_inc_wait_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \tap_inc_wait_cnt_reg__0\(2),
      I1 => \tap_inc_wait_cnt_reg__0\(0),
      I2 => \tap_inc_wait_cnt_reg__0\(1),
      O => \n_0_tap_inc_wait_cnt[2]_i_1\
    );
\tap_inc_wait_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEFFFF"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[3]\,
      I1 => I77,
      I2 => \n_0_cal2_state_r_reg[0]\,
      I3 => \n_0_cal2_state_r_reg[1]\,
      I4 => \n_0_cal2_state_r_reg[2]\,
      O => \n_0_tap_inc_wait_cnt[3]_i_1\
    );
\tap_inc_wait_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \tap_inc_wait_cnt_reg__0\(0),
      I1 => \tap_inc_wait_cnt_reg__0\(1),
      I2 => \tap_inc_wait_cnt_reg__0\(2),
      I3 => \tap_inc_wait_cnt_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\tap_inc_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \tap_inc_wait_cnt_reg__0\(0),
      R => \n_0_tap_inc_wait_cnt[3]_i_1\
    );
\tap_inc_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \tap_inc_wait_cnt_reg__0\(1),
      R => \n_0_tap_inc_wait_cnt[3]_i_1\
    );
\tap_inc_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_tap_inc_wait_cnt[2]_i_1\,
      Q => \tap_inc_wait_cnt_reg__0\(2),
      R => \n_0_tap_inc_wait_cnt[3]_i_1\
    );
\tap_inc_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \tap_inc_wait_cnt_reg__0\(3),
      R => \n_0_tap_inc_wait_cnt[3]_i_1\
    );
wrcal_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => cal2_done_r,
      I1 => \^o3\,
      O => n_0_wrcal_done_i_1
    );
wrcal_done_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_wrcal_done_i_1,
      Q => \^o3\,
      R => SS(0)
    );
\wrcal_dqs_cnt_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F034F4"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[2]\,
      I1 => prech_done,
      I2 => wrcal_dqs_cnt_r(0),
      I3 => wrcal_dqs_cnt_r(1),
      I4 => \n_0_wrcal_dqs_cnt_r[1]_i_2\,
      O => \n_0_wrcal_dqs_cnt_r[0]_i_1\
    );
\wrcal_dqs_cnt_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF003700"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[2]\,
      I1 => prech_done,
      I2 => wrcal_dqs_cnt_r(0),
      I3 => wrcal_dqs_cnt_r(1),
      I4 => \n_0_wrcal_dqs_cnt_r[1]_i_2\,
      O => \n_0_wrcal_dqs_cnt_r[1]_i_1\
    );
\wrcal_dqs_cnt_r[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[1]\,
      I1 => \n_0_cal2_state_r_reg[0]\,
      I2 => \n_0_cal2_state_r_reg[2]\,
      I3 => \n_0_cal2_state_r_reg[3]\,
      O => \n_0_wrcal_dqs_cnt_r[1]_i_2\
    );
\wrcal_dqs_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wrcal_dqs_cnt_r[0]_i_1\,
      Q => wrcal_dqs_cnt_r(0),
      R => I76
    );
\wrcal_dqs_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wrcal_dqs_cnt_r[1]_i_1\,
      Q => wrcal_dqs_cnt_r(1),
      R => I76
    );
wrcal_prech_req_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => cal2_prech_req_r,
      Q => \^wrcal_prech_req\,
      R => I7
    );
wrlvl_byte_redo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFF00000100"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[1]\,
      I1 => pat1_data_match_r1,
      I2 => \n_0_cal2_state_r[1]_i_2\,
      I3 => \n_0_cal2_state_r[2]_i_3\,
      I4 => n_0_wrlvl_byte_redo_i_2,
      I5 => \^wrlvl_byte_redo\,
      O => n_0_wrlvl_byte_redo_i_1
    );
wrlvl_byte_redo_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pat2_data_match_r,
      I1 => n_0_pat1_detect_reg,
      O => n_0_wrlvl_byte_redo_i_2
    );
wrlvl_byte_redo_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_wrlvl_byte_redo_i_1,
      Q => \^wrlvl_byte_redo\,
      R => I7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_ddr_phy_wrlvl_off_delay is
  port (
    O1 : out STD_LOGIC;
    dqs_po_dec_done : out STD_LOGIC;
    C_po_coarse_enable63_out : out STD_LOGIC;
    D_po_coarse_enable90_out : out STD_LOGIC;
    A_po_coarse_enable128_out : out STD_LOGIC;
    po_en_s2_f : out STD_LOGIC;
    phy_mc_go : in STD_LOGIC;
    CLK : in STD_LOGIC;
    calib_zero_inputs : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    calib_zero_ctrl : in STD_LOGIC;
    pi_fine_dly_dec_done : in STD_LOGIC;
    I77 : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_ddr_phy_wrlvl_off_delay : entity is "mig_7series_v2_3_ddr_phy_wrlvl_off_delay";
end mig_7series_0_mig_7series_v2_3_ddr_phy_wrlvl_off_delay;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_ddr_phy_wrlvl_off_delay is
  signal delay_cnt_r0 : STD_LOGIC;
  signal \delay_cnt_r0__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \delay_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal delay_done : STD_LOGIC;
  signal lane_cnt_dqs_c_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lane_cnt_po_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal n_0_cmd_delay_start_r5_reg_srl5 : STD_LOGIC;
  signal n_0_cmd_delay_start_r6_reg : STD_LOGIC;
  signal \n_0_delay_cnt_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_delay_cnt_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_delay_cnt_r[5]_i_1\ : STD_LOGIC;
  signal n_0_delay_done_i_1 : STD_LOGIC;
  signal n_0_delay_done_i_2 : STD_LOGIC;
  signal n_0_delay_done_r3_reg_srl3 : STD_LOGIC;
  signal \n_0_lane_cnt_dqs_c_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_lane_cnt_dqs_c_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_lane_cnt_po_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_lane_cnt_po_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_lane_cnt_po_r[1]_i_2\ : STD_LOGIC;
  signal \n_0_po_delay_cnt_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_po_delay_cnt_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_po_delay_cnt_r[5]_i_1\ : STD_LOGIC;
  signal n_0_po_delay_done_i_1 : STD_LOGIC;
  signal n_0_po_delay_done_r3_reg_srl3 : STD_LOGIC;
  signal n_0_po_en_stg2_c_i_1 : STD_LOGIC;
  signal n_0_po_en_stg2_f_i_1 : STD_LOGIC;
  signal pi_fine_dly_dec_done_r : STD_LOGIC;
  signal po_delay_cnt_r0 : STD_LOGIC;
  signal \po_delay_cnt_r0__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \po_delay_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal po_delay_done : STD_LOGIC;
  signal po_en_stg2_c : STD_LOGIC;
  signal po_en_stg2_c0 : STD_LOGIC;
  signal po_en_stg2_f : STD_LOGIC;
  signal po_en_stg2_f0 : STD_LOGIC;
  signal po_enstg2_c : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_name : string;
  attribute srl_name of cmd_delay_start_r5_reg_srl5 : label is "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/cmd_delay_start_r5_reg_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \delay_cnt_r[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \delay_cnt_r[2]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \delay_cnt_r[3]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \delay_cnt_r[4]_i_1\ : label is "soft_lutpair49";
  attribute srl_name of delay_done_r3_reg_srl3 : label is "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_done_r3_reg_srl3 ";
  attribute SOFT_HLUTNM of \lane_cnt_dqs_c_r[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \lane_cnt_dqs_c_r[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \lane_cnt_po_r[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \lane_cnt_po_r[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of phaser_out_i_1 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \phaser_out_i_1__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \po_delay_cnt_r[0]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \po_delay_cnt_r[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \po_delay_cnt_r[3]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \po_delay_cnt_r[4]_i_1\ : label is "soft_lutpair48";
  attribute srl_name of po_delay_done_r3_reg_srl3 : label is "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_done_r3_reg_srl3 ";
begin
cmd_delay_start_r5_reg_srl5: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => phy_mc_go,
      Q => n_0_cmd_delay_start_r5_reg_srl5
    );
cmd_delay_start_r6_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_cmd_delay_start_r5_reg_srl5,
      Q => n_0_cmd_delay_start_r6_reg,
      R => '0'
    );
\delay_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \delay_cnt_r_reg__0\(0),
      O => \delay_cnt_r0__0\(0)
    );
\delay_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \delay_cnt_r_reg__0\(1),
      I1 => \delay_cnt_r_reg__0\(0),
      O => \n_0_delay_cnt_r[1]_i_1\
    );
\delay_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \delay_cnt_r_reg__0\(2),
      I1 => \delay_cnt_r_reg__0\(0),
      I2 => \delay_cnt_r_reg__0\(1),
      O => \delay_cnt_r0__0\(2)
    );
\delay_cnt_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \delay_cnt_r_reg__0\(3),
      I1 => \delay_cnt_r_reg__0\(2),
      I2 => \delay_cnt_r_reg__0\(1),
      I3 => \delay_cnt_r_reg__0\(0),
      O => \delay_cnt_r0__0\(3)
    );
\delay_cnt_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \delay_cnt_r_reg__0\(4),
      I1 => \delay_cnt_r_reg__0\(1),
      I2 => \delay_cnt_r_reg__0\(0),
      I3 => \delay_cnt_r_reg__0\(2),
      I4 => \delay_cnt_r_reg__0\(3),
      O => \n_0_delay_cnt_r[4]_i_1\
    );
\delay_cnt_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => pi_fine_dly_dec_done_r,
      I1 => I77,
      I2 => po_en_stg2_c0,
      O => \n_0_delay_cnt_r[5]_i_1\
    );
\delay_cnt_r[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => po_en_stg2_c,
      I1 => po_en_stg2_c0,
      O => delay_cnt_r0
    );
\delay_cnt_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \delay_cnt_r_reg__0\(5),
      I1 => \delay_cnt_r_reg__0\(4),
      I2 => \delay_cnt_r_reg__0\(3),
      I3 => \delay_cnt_r_reg__0\(2),
      I4 => \delay_cnt_r_reg__0\(1),
      I5 => \delay_cnt_r_reg__0\(0),
      O => \delay_cnt_r0__0\(5)
    );
\delay_cnt_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \delay_cnt_r_reg__0\(0),
      I1 => \delay_cnt_r_reg__0\(1),
      I2 => \delay_cnt_r_reg__0\(5),
      I3 => \delay_cnt_r_reg__0\(4),
      I4 => \delay_cnt_r_reg__0\(3),
      I5 => \delay_cnt_r_reg__0\(2),
      O => po_en_stg2_c0
    );
\delay_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => delay_cnt_r0,
      D => \delay_cnt_r0__0\(0),
      Q => \delay_cnt_r_reg__0\(0),
      R => \n_0_delay_cnt_r[5]_i_1\
    );
\delay_cnt_r_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => delay_cnt_r0,
      D => \n_0_delay_cnt_r[1]_i_1\,
      Q => \delay_cnt_r_reg__0\(1),
      S => \n_0_delay_cnt_r[5]_i_1\
    );
\delay_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => delay_cnt_r0,
      D => \delay_cnt_r0__0\(2),
      Q => \delay_cnt_r_reg__0\(2),
      R => \n_0_delay_cnt_r[5]_i_1\
    );
\delay_cnt_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => delay_cnt_r0,
      D => \delay_cnt_r0__0\(3),
      Q => \delay_cnt_r_reg__0\(3),
      R => \n_0_delay_cnt_r[5]_i_1\
    );
\delay_cnt_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => delay_cnt_r0,
      D => \n_0_delay_cnt_r[4]_i_1\,
      Q => \delay_cnt_r_reg__0\(4),
      R => \n_0_delay_cnt_r[5]_i_1\
    );
\delay_cnt_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => delay_cnt_r0,
      D => \delay_cnt_r0__0\(5),
      Q => \delay_cnt_r_reg__0\(5),
      R => \n_0_delay_cnt_r[5]_i_1\
    );
delay_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAE0000"
    )
    port map (
      I0 => delay_done,
      I1 => n_0_delay_done_i_2,
      I2 => lane_cnt_dqs_c_r(1),
      I3 => lane_cnt_dqs_c_r(0),
      I4 => pi_fine_dly_dec_done_r,
      I5 => I77,
      O => n_0_delay_done_i_1
    );
delay_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \delay_cnt_r_reg__0\(0),
      I1 => \delay_cnt_r_reg__0\(1),
      I2 => \delay_cnt_r_reg__0\(5),
      I3 => \delay_cnt_r_reg__0\(4),
      I4 => \delay_cnt_r_reg__0\(3),
      I5 => \delay_cnt_r_reg__0\(2),
      O => n_0_delay_done_i_2
    );
delay_done_r3_reg_srl3: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => delay_done,
      Q => n_0_delay_done_r3_reg_srl3
    );
delay_done_r4_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_delay_done_r3_reg_srl3,
      Q => O1,
      R => '0'
    );
delay_done_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_delay_done_i_1,
      Q => delay_done,
      R => '0'
    );
\lane_cnt_dqs_c_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => n_0_delay_done_i_2,
      I1 => po_en_stg2_c,
      I2 => lane_cnt_dqs_c_r(0),
      O => \n_0_lane_cnt_dqs_c_r[0]_i_1\
    );
\lane_cnt_dqs_c_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => lane_cnt_dqs_c_r(0),
      I1 => po_en_stg2_c,
      I2 => n_0_delay_done_i_2,
      I3 => lane_cnt_dqs_c_r(1),
      O => \n_0_lane_cnt_dqs_c_r[1]_i_1\
    );
\lane_cnt_dqs_c_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_lane_cnt_dqs_c_r[0]_i_1\,
      Q => lane_cnt_dqs_c_r(0),
      R => I8(0)
    );
\lane_cnt_dqs_c_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_lane_cnt_dqs_c_r[1]_i_1\,
      Q => lane_cnt_dqs_c_r(1),
      R => I8(0)
    );
\lane_cnt_po_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_lane_cnt_po_r[1]_i_2\,
      I1 => po_en_stg2_f,
      I2 => lane_cnt_po_r(0),
      O => \n_0_lane_cnt_po_r[0]_i_1\
    );
\lane_cnt_po_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => lane_cnt_po_r(0),
      I1 => po_en_stg2_f,
      I2 => \n_0_lane_cnt_po_r[1]_i_2\,
      I3 => lane_cnt_po_r(1),
      O => \n_0_lane_cnt_po_r[1]_i_1\
    );
\lane_cnt_po_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \po_delay_cnt_r_reg__0\(0),
      I1 => \po_delay_cnt_r_reg__0\(1),
      I2 => \po_delay_cnt_r_reg__0\(5),
      I3 => \po_delay_cnt_r_reg__0\(4),
      I4 => \po_delay_cnt_r_reg__0\(3),
      I5 => \po_delay_cnt_r_reg__0\(2),
      O => \n_0_lane_cnt_po_r[1]_i_2\
    );
\lane_cnt_po_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_lane_cnt_po_r[0]_i_1\,
      Q => lane_cnt_po_r(0),
      R => I8(0)
    );
\lane_cnt_po_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_lane_cnt_po_r[1]_i_1\,
      Q => lane_cnt_po_r(1),
      R => I8(0)
    );
phaser_out_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => po_enstg2_c(0),
      I2 => I1,
      I3 => I2,
      O => C_po_coarse_enable63_out
    );
\phaser_out_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => po_enstg2_c(0),
      I2 => calib_zero_ctrl,
      I3 => I2,
      O => D_po_coarse_enable90_out
    );
\phaser_out_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => po_enstg2_c(0),
      I2 => I1,
      I3 => I2,
      O => A_po_coarse_enable128_out
    );
pi_fine_dly_dec_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_fine_dly_dec_done,
      Q => pi_fine_dly_dec_done_r,
      R => '0'
    );
\po_delay_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \po_delay_cnt_r_reg__0\(0),
      O => \po_delay_cnt_r0__0\(0)
    );
\po_delay_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \po_delay_cnt_r_reg__0\(1),
      I1 => \po_delay_cnt_r_reg__0\(0),
      O => \n_0_po_delay_cnt_r[1]_i_1\
    );
\po_delay_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \po_delay_cnt_r_reg__0\(2),
      I1 => \po_delay_cnt_r_reg__0\(0),
      I2 => \po_delay_cnt_r_reg__0\(1),
      O => \po_delay_cnt_r0__0\(2)
    );
\po_delay_cnt_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \po_delay_cnt_r_reg__0\(3),
      I1 => \po_delay_cnt_r_reg__0\(2),
      I2 => \po_delay_cnt_r_reg__0\(1),
      I3 => \po_delay_cnt_r_reg__0\(0),
      O => \po_delay_cnt_r0__0\(3)
    );
\po_delay_cnt_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \po_delay_cnt_r_reg__0\(4),
      I1 => \po_delay_cnt_r_reg__0\(1),
      I2 => \po_delay_cnt_r_reg__0\(0),
      I3 => \po_delay_cnt_r_reg__0\(2),
      I4 => \po_delay_cnt_r_reg__0\(3),
      O => \n_0_po_delay_cnt_r[4]_i_1\
    );
\po_delay_cnt_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => po_en_stg2_f0,
      I1 => n_0_cmd_delay_start_r6_reg,
      I2 => I77,
      O => \n_0_po_delay_cnt_r[5]_i_1\
    );
\po_delay_cnt_r[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => po_en_stg2_f,
      I1 => po_en_stg2_f0,
      O => po_delay_cnt_r0
    );
\po_delay_cnt_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \po_delay_cnt_r_reg__0\(5),
      I1 => \po_delay_cnt_r_reg__0\(4),
      I2 => \po_delay_cnt_r_reg__0\(3),
      I3 => \po_delay_cnt_r_reg__0\(2),
      I4 => \po_delay_cnt_r_reg__0\(1),
      I5 => \po_delay_cnt_r_reg__0\(0),
      O => \po_delay_cnt_r0__0\(5)
    );
\po_delay_cnt_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \po_delay_cnt_r_reg__0\(0),
      I1 => \po_delay_cnt_r_reg__0\(1),
      I2 => \po_delay_cnt_r_reg__0\(5),
      I3 => \po_delay_cnt_r_reg__0\(4),
      I4 => \po_delay_cnt_r_reg__0\(3),
      I5 => \po_delay_cnt_r_reg__0\(2),
      O => po_en_stg2_f0
    );
\po_delay_cnt_r_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => po_delay_cnt_r0,
      D => \po_delay_cnt_r0__0\(0),
      Q => \po_delay_cnt_r_reg__0\(0),
      S => \n_0_po_delay_cnt_r[5]_i_1\
    );
\po_delay_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => po_delay_cnt_r0,
      D => \n_0_po_delay_cnt_r[1]_i_1\,
      Q => \po_delay_cnt_r_reg__0\(1),
      R => \n_0_po_delay_cnt_r[5]_i_1\
    );
\po_delay_cnt_r_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => po_delay_cnt_r0,
      D => \po_delay_cnt_r0__0\(2),
      Q => \po_delay_cnt_r_reg__0\(2),
      S => \n_0_po_delay_cnt_r[5]_i_1\
    );
\po_delay_cnt_r_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => po_delay_cnt_r0,
      D => \po_delay_cnt_r0__0\(3),
      Q => \po_delay_cnt_r_reg__0\(3),
      S => \n_0_po_delay_cnt_r[5]_i_1\
    );
\po_delay_cnt_r_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => po_delay_cnt_r0,
      D => \n_0_po_delay_cnt_r[4]_i_1\,
      Q => \po_delay_cnt_r_reg__0\(4),
      S => \n_0_po_delay_cnt_r[5]_i_1\
    );
\po_delay_cnt_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => po_delay_cnt_r0,
      D => \po_delay_cnt_r0__0\(5),
      Q => \po_delay_cnt_r_reg__0\(5),
      R => \n_0_po_delay_cnt_r[5]_i_1\
    );
po_delay_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAE0000"
    )
    port map (
      I0 => po_delay_done,
      I1 => \n_0_lane_cnt_po_r[1]_i_2\,
      I2 => lane_cnt_po_r(1),
      I3 => lane_cnt_po_r(0),
      I4 => n_0_cmd_delay_start_r6_reg,
      I5 => I77,
      O => n_0_po_delay_done_i_1
    );
po_delay_done_r3_reg_srl3: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => po_delay_done,
      Q => n_0_po_delay_done_r3_reg_srl3
    );
po_delay_done_r4_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_po_delay_done_r3_reg_srl3,
      Q => dqs_po_dec_done,
      R => '0'
    );
po_delay_done_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_po_delay_done_i_1,
      Q => po_delay_done,
      R => '0'
    );
po_en_s2_c_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => po_en_stg2_c,
      Q => po_enstg2_c(0),
      R => '0'
    );
po_en_s2_f_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => po_en_stg2_f,
      Q => po_en_s2_f,
      R => '0'
    );
po_en_stg2_c_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000600"
    )
    port map (
      I0 => po_en_stg2_c,
      I1 => po_en_stg2_c0,
      I2 => I77,
      I3 => pi_fine_dly_dec_done_r,
      I4 => delay_done,
      O => n_0_po_en_stg2_c_i_1
    );
po_en_stg2_c_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_po_en_stg2_c_i_1,
      Q => po_en_stg2_c,
      R => '0'
    );
po_en_stg2_f_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000600"
    )
    port map (
      I0 => po_en_stg2_f,
      I1 => po_en_stg2_f0,
      I2 => I77,
      I3 => n_0_cmd_delay_start_r6_reg,
      I4 => po_delay_done,
      O => n_0_po_en_stg2_f_i_1
    );
po_en_stg2_f_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_po_en_stg2_f_i_1,
      Q => po_en_stg2_f,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_infrastructure is
  port (
    freq_refclk : out STD_LOGIC;
    mem_refclk : out STD_LOGIC;
    sync_pulse : out STD_LOGIC;
    CLK : out STD_LOGIC;
    O1 : out STD_LOGIC;
    ui_clk_sync_rst : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    pll_locked : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    insert_maint_r : in STD_LOGIC;
    I3 : in STD_LOGIC;
    prbs_rdlvl_done_pulse : in STD_LOGIC;
    samp_edge_cnt0_en_r : in STD_LOGIC;
    I4 : in STD_LOGIC;
    pi_cnt_dec : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_infrastructure : entity is "mig_7series_v2_3_infrastructure";
end mig_7series_0_mig_7series_v2_3_infrastructure;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_infrastructure is
  signal \^clk\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal auxout_clk_i : STD_LOGIC;
  signal clk_pll_i : STD_LOGIC;
  signal mmcm_ps_clk_bufg_in : STD_LOGIC;
  signal \n_0_gen_mmcm.mmcm_i_i_1\ : STD_LOGIC;
  signal \n_0_gen_mmcm.u_bufg_mmcm_ps_clk\ : STD_LOGIC;
  signal n_0_u_bufh_auxout_clk : STD_LOGIC;
  signal \n_17_gen_mmcm.mmcm_i\ : STD_LOGIC;
  signal pll_clk3 : STD_LOGIC;
  signal pll_clk3_out : STD_LOGIC;
  signal pll_clkfbout : STD_LOGIC;
  signal pll_locked_i : STD_LOGIC;
  signal rst_sync_r : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rst_sync_r1 : STD_LOGIC;
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of rst_sync_r1 : signal is "found";
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of rst_sync_r1 : signal is "0'b";
  attribute syn_maxfan : string;
  attribute syn_maxfan of rst_sync_r1 : signal is "10";
  signal rstdiv0_sync_r : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^ui_clk_sync_rst\ : STD_LOGIC;
  attribute RTL_MAX_FANOUT of \^ui_clk_sync_rst\ : signal is "found";
  attribute MAX_FANOUT of \^ui_clk_sync_rst\ : signal is "0'b";
  attribute syn_maxfan of \^ui_clk_sync_rst\ : signal is "50";
  signal \NLW_gen_mmcm.mmcm_i_CLKFBOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKFBSTOPPED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKINSTOPPED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT0B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT1B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT2B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT3_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT3B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT4_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_DRDY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_plle2_i_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_plle2_i_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_plle2_i_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt_shift_r[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \complex_num_reads[2]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \complex_row1_rd_cnt[2]_i_2\ : label is "soft_lutpair8";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gen_mmcm.mmcm_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_mmcm.u_bufg_mmcm_ps_clk\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of phaser_ref_i_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of phy_control_i_i_2 : label is "soft_lutpair7";
  attribute BOX_TYPE of plle2_i : label is "PRIMITIVE";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of rstdiv0_sync_r1_reg : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of rstdiv0_sync_r1_reg_rep : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__0\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__1\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__10\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__11\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__12\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__13\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__14\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__15\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__2\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__3\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__4\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__5\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__6\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__7\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__8\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__9\ : label is "rstdiv0_sync_r1_reg";
  attribute SOFT_HLUTNM of \samp_edge_cnt0_r[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tap_cnt_cpt_r[5]_i_1\ : label is "soft_lutpair9";
  attribute BOX_TYPE of u_bufg_clkdiv0 : label is "PRIMITIVE";
  attribute BOX_TYPE of u_bufh_auxout_clk : label is "PRIMITIVE";
  attribute BOX_TYPE of u_bufh_pll_clk3 : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \wait_cnt_r[3]_i_1\ : label is "soft_lutpair10";
begin
  CLK <= \^clk\;
  O1 <= \^o1\;
  O10 <= \^o10\;
  O11 <= \^o11\;
  O9 <= \^o9\;
  SR(0) <= \^ui_clk_sync_rst\;
  ui_clk_sync_rst <= \^ui_clk_sync_rst\;
\cnt_shift_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o9\,
      I1 => I5,
      O => O21(0)
    );
\complex_num_reads[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o10\,
      I1 => I3,
      O => O16
    );
\complex_row1_rd_cnt[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o10\,
      I1 => prbs_rdlvl_done_pulse,
      O => O17
    );
\gen_mmcm.mmcm_i\: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "HIGH",
      CLKFBOUT_MULT_F => 12.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 10.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 24.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => true,
      CLKOUT1_DIVIDE => 1,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "BUF_IN",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.000000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
    port map (
      CLKFBIN => \^clk\,
      CLKFBOUT => clk_pll_i,
      CLKFBOUTB => \NLW_gen_mmcm.mmcm_i_CLKFBOUTB_UNCONNECTED\,
      CLKFBSTOPPED => \NLW_gen_mmcm.mmcm_i_CLKFBSTOPPED_UNCONNECTED\,
      CLKIN1 => pll_clk3,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => \NLW_gen_mmcm.mmcm_i_CLKINSTOPPED_UNCONNECTED\,
      CLKOUT0 => mmcm_ps_clk_bufg_in,
      CLKOUT0B => \NLW_gen_mmcm.mmcm_i_CLKOUT0B_UNCONNECTED\,
      CLKOUT1 => \NLW_gen_mmcm.mmcm_i_CLKOUT1_UNCONNECTED\,
      CLKOUT1B => \NLW_gen_mmcm.mmcm_i_CLKOUT1B_UNCONNECTED\,
      CLKOUT2 => \NLW_gen_mmcm.mmcm_i_CLKOUT2_UNCONNECTED\,
      CLKOUT2B => \NLW_gen_mmcm.mmcm_i_CLKOUT2B_UNCONNECTED\,
      CLKOUT3 => \NLW_gen_mmcm.mmcm_i_CLKOUT3_UNCONNECTED\,
      CLKOUT3B => \NLW_gen_mmcm.mmcm_i_CLKOUT3B_UNCONNECTED\,
      CLKOUT4 => \NLW_gen_mmcm.mmcm_i_CLKOUT4_UNCONNECTED\,
      CLKOUT5 => \NLW_gen_mmcm.mmcm_i_CLKOUT5_UNCONNECTED\,
      CLKOUT6 => \NLW_gen_mmcm.mmcm_i_CLKOUT6_UNCONNECTED\,
      DADDR(6) => '0',
      DADDR(5) => '0',
      DADDR(4) => '0',
      DADDR(3) => '0',
      DADDR(2) => '0',
      DADDR(1) => '0',
      DADDR(0) => '0',
      DCLK => '0',
      DEN => '0',
      DI(15) => '0',
      DI(14) => '0',
      DI(13) => '0',
      DI(12) => '0',
      DI(11) => '0',
      DI(10) => '0',
      DI(9) => '0',
      DI(8) => '0',
      DI(7) => '0',
      DI(6) => '0',
      DI(5) => '0',
      DI(4) => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      DO(15 downto 0) => \NLW_gen_mmcm.mmcm_i_DO_UNCONNECTED\(15 downto 0),
      DRDY => \NLW_gen_mmcm.mmcm_i_DRDY_UNCONNECTED\,
      DWE => '0',
      LOCKED => \^o1\,
      PSCLK => \^clk\,
      PSDONE => \n_17_gen_mmcm.mmcm_i\,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => \n_0_gen_mmcm.mmcm_i_i_1\
    );
\gen_mmcm.mmcm_i_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => pll_locked_i,
      O => \n_0_gen_mmcm.mmcm_i_i_1\
    );
\gen_mmcm.u_bufg_mmcm_ps_clk\: unisim.vcomponents.BUFG
    port map (
      I => mmcm_ps_clk_bufg_in,
      O => \n_0_gen_mmcm.u_bufg_mmcm_ps_clk\
    );
phaser_ref_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \^o1\,
      I1 => pll_locked_i,
      O => O14
    );
phy_control_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pll_locked_i,
      I1 => \^o1\,
      O => pll_locked
    );
plle2_i: unisim.vcomponents.PLLE2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT => 4,
      CLKFBOUT_PHASE => 0.000000,
      CLKIN1_PERIOD => 5.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE => 2,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT1_DIVIDE => 4,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT2_DIVIDE => 64,
      CLKOUT2_DUTY_CYCLE => 0.062500,
      CLKOUT2_PHASE => 9.843750,
      CLKOUT3_DIVIDE => 8,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT4_DIVIDE => 8,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 168.750000,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      COMPENSATION => "INTERNAL",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      STARTUP_WAIT => "FALSE"
    )
    port map (
      CLKFBIN => pll_clkfbout,
      CLKFBOUT => pll_clkfbout,
      CLKIN1 => I1,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKOUT0 => freq_refclk,
      CLKOUT1 => mem_refclk,
      CLKOUT2 => sync_pulse,
      CLKOUT3 => pll_clk3_out,
      CLKOUT4 => auxout_clk_i,
      CLKOUT5 => NLW_plle2_i_CLKOUT5_UNCONNECTED,
      DADDR(6) => '0',
      DADDR(5) => '0',
      DADDR(4) => '0',
      DADDR(3) => '0',
      DADDR(2) => '0',
      DADDR(1) => '0',
      DADDR(0) => '0',
      DCLK => '0',
      DEN => '0',
      DI(15) => '0',
      DI(14) => '0',
      DI(13) => '0',
      DI(12) => '0',
      DI(11) => '0',
      DI(10) => '0',
      DI(9) => '0',
      DI(8) => '0',
      DI(7) => '0',
      DI(6) => '0',
      DI(5) => '0',
      DI(4) => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      DO(15 downto 0) => NLW_plle2_i_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_plle2_i_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => pll_locked_i,
      PWRDWN => '0',
      RST => AS(0)
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o11\,
      I1 => insert_maint_r,
      O => O15
    );
rst_sync_r1_reg: unisim.vcomponents.FDPE
    port map (
      C => \n_0_gen_mmcm.u_bufg_mmcm_ps_clk\,
      CE => '1',
      D => rst_sync_r(11),
      PRE => I2,
      Q => rst_sync_r1
    );
\rst_sync_r_reg[0]\: unisim.vcomponents.FDPE
    port map (
      C => \n_0_gen_mmcm.u_bufg_mmcm_ps_clk\,
      CE => '1',
      D => '0',
      PRE => I2,
      Q => rst_sync_r(0)
    );
\rst_sync_r_reg[10]\: unisim.vcomponents.FDPE
    port map (
      C => \n_0_gen_mmcm.u_bufg_mmcm_ps_clk\,
      CE => '1',
      D => rst_sync_r(9),
      PRE => I2,
      Q => rst_sync_r(10)
    );
\rst_sync_r_reg[11]\: unisim.vcomponents.FDPE
    port map (
      C => \n_0_gen_mmcm.u_bufg_mmcm_ps_clk\,
      CE => '1',
      D => rst_sync_r(10),
      PRE => I2,
      Q => rst_sync_r(11)
    );
\rst_sync_r_reg[1]\: unisim.vcomponents.FDPE
    port map (
      C => \n_0_gen_mmcm.u_bufg_mmcm_ps_clk\,
      CE => '1',
      D => rst_sync_r(0),
      PRE => I2,
      Q => rst_sync_r(1)
    );
\rst_sync_r_reg[2]\: unisim.vcomponents.FDPE
    port map (
      C => \n_0_gen_mmcm.u_bufg_mmcm_ps_clk\,
      CE => '1',
      D => rst_sync_r(1),
      PRE => I2,
      Q => rst_sync_r(2)
    );
\rst_sync_r_reg[3]\: unisim.vcomponents.FDPE
    port map (
      C => \n_0_gen_mmcm.u_bufg_mmcm_ps_clk\,
      CE => '1',
      D => rst_sync_r(2),
      PRE => I2,
      Q => rst_sync_r(3)
    );
\rst_sync_r_reg[4]\: unisim.vcomponents.FDPE
    port map (
      C => \n_0_gen_mmcm.u_bufg_mmcm_ps_clk\,
      CE => '1',
      D => rst_sync_r(3),
      PRE => I2,
      Q => rst_sync_r(4)
    );
\rst_sync_r_reg[5]\: unisim.vcomponents.FDPE
    port map (
      C => \n_0_gen_mmcm.u_bufg_mmcm_ps_clk\,
      CE => '1',
      D => rst_sync_r(4),
      PRE => I2,
      Q => rst_sync_r(5)
    );
\rst_sync_r_reg[6]\: unisim.vcomponents.FDPE
    port map (
      C => \n_0_gen_mmcm.u_bufg_mmcm_ps_clk\,
      CE => '1',
      D => rst_sync_r(5),
      PRE => I2,
      Q => rst_sync_r(6)
    );
\rst_sync_r_reg[7]\: unisim.vcomponents.FDPE
    port map (
      C => \n_0_gen_mmcm.u_bufg_mmcm_ps_clk\,
      CE => '1',
      D => rst_sync_r(6),
      PRE => I2,
      Q => rst_sync_r(7)
    );
\rst_sync_r_reg[8]\: unisim.vcomponents.FDPE
    port map (
      C => \n_0_gen_mmcm.u_bufg_mmcm_ps_clk\,
      CE => '1',
      D => rst_sync_r(7),
      PRE => I2,
      Q => rst_sync_r(8)
    );
\rst_sync_r_reg[9]\: unisim.vcomponents.FDPE
    port map (
      C => \n_0_gen_mmcm.u_bufg_mmcm_ps_clk\,
      CE => '1',
      D => rst_sync_r(8),
      PRE => I2,
      Q => rst_sync_r(9)
    );
rstdiv0_sync_r1_reg: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => I2,
      Q => \^ui_clk_sync_rst\
    );
rstdiv0_sync_r1_reg_rep: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => I2,
      Q => O2(0)
    );
\rstdiv0_sync_r1_reg_rep__0\: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => I2,
      Q => SS(0)
    );
\rstdiv0_sync_r1_reg_rep__1\: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => I2,
      Q => O3
    );
\rstdiv0_sync_r1_reg_rep__10\: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => I2,
      Q => O8(0)
    );
\rstdiv0_sync_r1_reg_rep__11\: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => I2,
      Q => \^o9\
    );
\rstdiv0_sync_r1_reg_rep__12\: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => I2,
      Q => \^o10\
    );
\rstdiv0_sync_r1_reg_rep__13\: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => I2,
      Q => \^o11\
    );
\rstdiv0_sync_r1_reg_rep__14\: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => I2,
      Q => O12
    );
\rstdiv0_sync_r1_reg_rep__15\: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => I2,
      Q => O13
    );
\rstdiv0_sync_r1_reg_rep__2\: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => I2,
      Q => O4(0)
    );
\rstdiv0_sync_r1_reg_rep__3\: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => I2,
      Q => O5
    );
\rstdiv0_sync_r1_reg_rep__4\: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => I2,
      Q => O6
    );
\rstdiv0_sync_r1_reg_rep__5\: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => I2,
      Q => O7(2)
    );
\rstdiv0_sync_r1_reg_rep__6\: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => I2,
      Q => O7(1)
    );
\rstdiv0_sync_r1_reg_rep__7\: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => I2,
      Q => O7(0)
    );
\rstdiv0_sync_r1_reg_rep__8\: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => I2,
      Q => O8(2)
    );
\rstdiv0_sync_r1_reg_rep__9\: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => I2,
      Q => O8(1)
    );
\rstdiv0_sync_r_reg[0]\: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => '0',
      PRE => I2,
      Q => rstdiv0_sync_r(0)
    );
\rstdiv0_sync_r_reg[10]\: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(9),
      PRE => I2,
      Q => rstdiv0_sync_r(10)
    );
\rstdiv0_sync_r_reg[11]\: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(10),
      PRE => I2,
      Q => rstdiv0_sync_r(11)
    );
\rstdiv0_sync_r_reg[1]\: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(0),
      PRE => I2,
      Q => rstdiv0_sync_r(1)
    );
\rstdiv0_sync_r_reg[2]\: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(1),
      PRE => I2,
      Q => rstdiv0_sync_r(2)
    );
\rstdiv0_sync_r_reg[3]\: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(2),
      PRE => I2,
      Q => rstdiv0_sync_r(3)
    );
\rstdiv0_sync_r_reg[4]\: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(3),
      PRE => I2,
      Q => rstdiv0_sync_r(4)
    );
\rstdiv0_sync_r_reg[5]\: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(4),
      PRE => I2,
      Q => rstdiv0_sync_r(5)
    );
\rstdiv0_sync_r_reg[6]\: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(5),
      PRE => I2,
      Q => rstdiv0_sync_r(6)
    );
\rstdiv0_sync_r_reg[7]\: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(6),
      PRE => I2,
      Q => rstdiv0_sync_r(7)
    );
\rstdiv0_sync_r_reg[8]\: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(7),
      PRE => I2,
      Q => rstdiv0_sync_r(8)
    );
\rstdiv0_sync_r_reg[9]\: unisim.vcomponents.FDPE
    port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(8),
      PRE => I2,
      Q => rstdiv0_sync_r(9)
    );
\samp_edge_cnt0_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o9\,
      I1 => samp_edge_cnt0_en_r,
      O => O18
    );
\tap_cnt_cpt_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o9\,
      I1 => I4,
      O => O19(0)
    );
u_bufg_clkdiv0: unisim.vcomponents.BUFG
    port map (
      I => clk_pll_i,
      O => \^clk\
    );
u_bufh_auxout_clk: unisim.vcomponents.BUFH
    port map (
      I => auxout_clk_i,
      O => n_0_u_bufh_auxout_clk
    );
u_bufh_pll_clk3: unisim.vcomponents.BUFH
    port map (
      I => pll_clk3_out,
      O => pll_clk3
    );
\wait_cnt_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o9\,
      I1 => pi_cnt_dec,
      O => O20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_iodelay_ctrl is
  port (
    O1 : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    I2 : in STD_LOGIC;
    ref_dll_lock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_iodelay_ctrl : entity is "mig_7series_v2_3_iodelay_ctrl";
end mig_7series_0_mig_7series_v2_3_iodelay_ctrl;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_iodelay_ctrl is
  signal \^as\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal iodelay_ctrl_rdy : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_rst_ref_sync_r_reg[0][0]\ : STD_LOGIC;
  signal \n_0_rst_ref_sync_r_reg[0][10]\ : STD_LOGIC;
  signal \n_0_rst_ref_sync_r_reg[0][11]\ : STD_LOGIC;
  signal \n_0_rst_ref_sync_r_reg[0][12]\ : STD_LOGIC;
  signal \n_0_rst_ref_sync_r_reg[0][13]\ : STD_LOGIC;
  signal \n_0_rst_ref_sync_r_reg[0][14]\ : STD_LOGIC;
  signal \n_0_rst_ref_sync_r_reg[0][1]\ : STD_LOGIC;
  signal \n_0_rst_ref_sync_r_reg[0][2]\ : STD_LOGIC;
  signal \n_0_rst_ref_sync_r_reg[0][3]\ : STD_LOGIC;
  signal \n_0_rst_ref_sync_r_reg[0][4]\ : STD_LOGIC;
  signal \n_0_rst_ref_sync_r_reg[0][5]\ : STD_LOGIC;
  signal \n_0_rst_ref_sync_r_reg[0][6]\ : STD_LOGIC;
  signal \n_0_rst_ref_sync_r_reg[0][7]\ : STD_LOGIC;
  signal \n_0_rst_ref_sync_r_reg[0][8]\ : STD_LOGIC;
  signal \n_0_rst_ref_sync_r_reg[0][9]\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of u_idelayctrl_200 : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of u_idelayctrl_200 : label is "MIG_7SERIES_0_IODELAY_MIG0";
begin
  AS(0) <= \^as\(0);
plle2_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sys_rst,
      O => \^as\(0)
    );
\rst_ref_sync_r_reg[0][0]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      PRE => \^as\(0),
      Q => \n_0_rst_ref_sync_r_reg[0][0]\
    );
\rst_ref_sync_r_reg[0][10]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_rst_ref_sync_r_reg[0][9]\,
      PRE => \^as\(0),
      Q => \n_0_rst_ref_sync_r_reg[0][10]\
    );
\rst_ref_sync_r_reg[0][11]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_rst_ref_sync_r_reg[0][10]\,
      PRE => \^as\(0),
      Q => \n_0_rst_ref_sync_r_reg[0][11]\
    );
\rst_ref_sync_r_reg[0][12]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_rst_ref_sync_r_reg[0][11]\,
      PRE => \^as\(0),
      Q => \n_0_rst_ref_sync_r_reg[0][12]\
    );
\rst_ref_sync_r_reg[0][13]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_rst_ref_sync_r_reg[0][12]\,
      PRE => \^as\(0),
      Q => \n_0_rst_ref_sync_r_reg[0][13]\
    );
\rst_ref_sync_r_reg[0][14]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_rst_ref_sync_r_reg[0][13]\,
      PRE => \^as\(0),
      Q => \n_0_rst_ref_sync_r_reg[0][14]\
    );
\rst_ref_sync_r_reg[0][1]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_rst_ref_sync_r_reg[0][0]\,
      PRE => \^as\(0),
      Q => \n_0_rst_ref_sync_r_reg[0][1]\
    );
\rst_ref_sync_r_reg[0][2]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_rst_ref_sync_r_reg[0][1]\,
      PRE => \^as\(0),
      Q => \n_0_rst_ref_sync_r_reg[0][2]\
    );
\rst_ref_sync_r_reg[0][3]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_rst_ref_sync_r_reg[0][2]\,
      PRE => \^as\(0),
      Q => \n_0_rst_ref_sync_r_reg[0][3]\
    );
\rst_ref_sync_r_reg[0][4]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_rst_ref_sync_r_reg[0][3]\,
      PRE => \^as\(0),
      Q => \n_0_rst_ref_sync_r_reg[0][4]\
    );
\rst_ref_sync_r_reg[0][5]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_rst_ref_sync_r_reg[0][4]\,
      PRE => \^as\(0),
      Q => \n_0_rst_ref_sync_r_reg[0][5]\
    );
\rst_ref_sync_r_reg[0][6]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_rst_ref_sync_r_reg[0][5]\,
      PRE => \^as\(0),
      Q => \n_0_rst_ref_sync_r_reg[0][6]\
    );
\rst_ref_sync_r_reg[0][7]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_rst_ref_sync_r_reg[0][6]\,
      PRE => \^as\(0),
      Q => \n_0_rst_ref_sync_r_reg[0][7]\
    );
\rst_ref_sync_r_reg[0][8]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_rst_ref_sync_r_reg[0][7]\,
      PRE => \^as\(0),
      Q => \n_0_rst_ref_sync_r_reg[0][8]\
    );
\rst_ref_sync_r_reg[0][9]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_rst_ref_sync_r_reg[0][8]\,
      PRE => \^as\(0),
      Q => \n_0_rst_ref_sync_r_reg[0][9]\
    );
\rstdiv0_sync_r[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => sys_rst,
      I1 => iodelay_ctrl_rdy(0),
      I2 => I2,
      I3 => ref_dll_lock,
      O => O1
    );
u_idelayctrl_200: unisim.vcomponents.IDELAYCTRL
    port map (
      RDY => iodelay_ctrl_rdy(0),
      REFCLK => I1,
      RST => \n_0_rst_ref_sync_r_reg[0][14]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_rank_cntrl is
  port (
    read_this_rank_r1 : out STD_LOGIC;
    inhbt_act_faw_r : out STD_LOGIC;
    periodic_rd_request_r : out STD_LOGIC;
    periodic_rd_cntr1_r : out STD_LOGIC;
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    act_this_rank : in STD_LOGIC;
    CLK : in STD_LOGIC;
    read_this_rank : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    periodic_rd_grant_r : in STD_LOGIC;
    I3 : in STD_LOGIC;
    int_read_this_rank : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    maint_prescaler_tick_r : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_rank_cntrl : entity is "mig_7series_v2_3_rank_cntrl";
end mig_7series_0_mig_7series_v2_3_rank_cntrl;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_rank_cntrl is
  signal \^o8\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal act_delayed : STD_LOGIC;
  signal faw_cnt_ns : STD_LOGIC_VECTOR ( 0 to 0 );
  signal faw_cnt_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_inhbt_act_faw.faw_cnt_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_inhbt_act_faw.faw_cnt_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_inhbt_act_faw.inhbt_act_faw_r_i_1\ : STD_LOGIC;
  signal \n_0_periodic_rd_generation.periodic_rd_request_r_i_1\ : STD_LOGIC;
  signal \n_0_periodic_rd_generation.periodic_rd_request_r_i_2\ : STD_LOGIC;
  signal \n_0_periodic_rd_generation.periodic_rd_timer_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_periodic_rd_generation.periodic_rd_timer_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_periodic_rd_generation.periodic_rd_timer_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_rtw_timer.rtw_cnt_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_wtr_timer.wtr_cnt_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_wtr_timer.wtr_cnt_r[1]_i_1\ : STD_LOGIC;
  signal \^periodic_rd_cntr1_r\ : STD_LOGIC;
  signal \^periodic_rd_request_r\ : STD_LOGIC;
  signal periodic_rd_timer_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal read_this_rank_r : STD_LOGIC;
  signal rtw_cnt_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rtw_cnt_r : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wtr_cnt_r : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \inhbt_act_faw.SRLC32E0\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \inhbt_act_faw.SRLC32E0\ : label is "SRLC32E";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \inhbt_act_faw.SRLC32E0\ : label is "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl ";
  attribute srl_name : string;
  attribute srl_name of \inhbt_act_faw.SRLC32E0\ : label is "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.SRLC32E0 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \inhbt_act_faw.faw_cnt_r[0]_i_1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \inhbt_act_faw.faw_cnt_r[1]_i_1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \wtr_timer.wtr_cnt_r[0]_i_1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \wtr_timer.wtr_cnt_r[1]_i_1\ : label is "soft_lutpair525";
begin
  O8(0) <= \^o8\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  periodic_rd_cntr1_r <= \^periodic_rd_cntr1_r\;
  periodic_rd_request_r <= \^periodic_rd_request_r\;
\inhbt_act_faw.SRLC32E0\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => act_this_rank,
      Q => act_delayed
    );
\inhbt_act_faw.faw_cnt_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0069"
    )
    port map (
      I0 => act_delayed,
      I1 => I17,
      I2 => faw_cnt_r(0),
      I3 => I16,
      O => faw_cnt_ns(0)
    );
\inhbt_act_faw.faw_cnt_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44411444"
    )
    port map (
      I0 => I16,
      I1 => faw_cnt_r(1),
      I2 => act_delayed,
      I3 => I17,
      I4 => faw_cnt_r(0),
      O => \n_0_inhbt_act_faw.faw_cnt_r[1]_i_1\
    );
\inhbt_act_faw.faw_cnt_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050501441505050"
    )
    port map (
      I0 => I16,
      I1 => faw_cnt_r(1),
      I2 => faw_cnt_r(2),
      I3 => act_delayed,
      I4 => I17,
      I5 => faw_cnt_r(0),
      O => \n_0_inhbt_act_faw.faw_cnt_r[2]_i_1\
    );
\inhbt_act_faw.faw_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => faw_cnt_ns(0),
      Q => faw_cnt_r(0),
      R => '0'
    );
\inhbt_act_faw.faw_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_inhbt_act_faw.faw_cnt_r[1]_i_1\,
      Q => faw_cnt_r(1),
      R => '0'
    );
\inhbt_act_faw.faw_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_inhbt_act_faw.faw_cnt_r[2]_i_1\,
      Q => faw_cnt_r(2),
      R => '0'
    );
\inhbt_act_faw.inhbt_act_faw_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000008028"
    )
    port map (
      I0 => faw_cnt_r(2),
      I1 => act_delayed,
      I2 => I17,
      I3 => faw_cnt_r(0),
      I4 => I16,
      I5 => faw_cnt_r(1),
      O => \n_0_inhbt_act_faw.inhbt_act_faw_r_i_1\
    );
\inhbt_act_faw.inhbt_act_faw_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_inhbt_act_faw.inhbt_act_faw_r_i_1\,
      Q => inhbt_act_faw_r,
      R => '0'
    );
\periodic_rd_generation.periodic_rd_cntr1_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I1,
      Q => \^periodic_rd_cntr1_r\,
      R => SS(0)
    );
\periodic_rd_generation.periodic_rd_request_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001555FFFFFFFF"
    )
    port map (
      I0 => \n_0_periodic_rd_generation.periodic_rd_request_r_i_2\,
      I1 => periodic_rd_grant_r,
      I2 => I3,
      I3 => \^periodic_rd_cntr1_r\,
      I4 => int_read_this_rank,
      I5 => I4,
      O => \n_0_periodic_rd_generation.periodic_rd_request_r_i_1\
    );
\periodic_rd_generation.periodic_rd_request_r_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EFFF"
    )
    port map (
      I0 => periodic_rd_timer_r(1),
      I1 => periodic_rd_timer_r(2),
      I2 => maint_prescaler_tick_r,
      I3 => periodic_rd_timer_r(0),
      I4 => \^periodic_rd_request_r\,
      O => \n_0_periodic_rd_generation.periodic_rd_request_r_i_2\
    );
\periodic_rd_generation.periodic_rd_request_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_periodic_rd_generation.periodic_rd_request_r_i_1\,
      Q => \^periodic_rd_request_r\,
      R => SS(0)
    );
\periodic_rd_generation.periodic_rd_timer_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEBEBA00000000"
    )
    port map (
      I0 => int_read_this_rank,
      I1 => maint_prescaler_tick_r,
      I2 => periodic_rd_timer_r(0),
      I3 => periodic_rd_timer_r(1),
      I4 => periodic_rd_timer_r(2),
      I5 => I4,
      O => \n_0_periodic_rd_generation.periodic_rd_timer_r[0]_i_1\
    );
\periodic_rd_generation.periodic_rd_timer_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C2CC0000"
    )
    port map (
      I0 => periodic_rd_timer_r(2),
      I1 => periodic_rd_timer_r(1),
      I2 => periodic_rd_timer_r(0),
      I3 => maint_prescaler_tick_r,
      I4 => I4,
      I5 => int_read_this_rank,
      O => \n_0_periodic_rd_generation.periodic_rd_timer_r[1]_i_1\
    );
\periodic_rd_generation.periodic_rd_timer_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBAAAA00000000"
    )
    port map (
      I0 => int_read_this_rank,
      I1 => maint_prescaler_tick_r,
      I2 => periodic_rd_timer_r(0),
      I3 => periodic_rd_timer_r(1),
      I4 => periodic_rd_timer_r(2),
      I5 => I4,
      O => \n_0_periodic_rd_generation.periodic_rd_timer_r[2]_i_1\
    );
\periodic_rd_generation.periodic_rd_timer_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_periodic_rd_generation.periodic_rd_timer_r[0]_i_1\,
      Q => periodic_rd_timer_r(0),
      R => '0'
    );
\periodic_rd_generation.periodic_rd_timer_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_periodic_rd_generation.periodic_rd_timer_r[1]_i_1\,
      Q => periodic_rd_timer_r(1),
      R => '0'
    );
\periodic_rd_generation.periodic_rd_timer_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_periodic_rd_generation.periodic_rd_timer_r[2]_i_1\,
      Q => periodic_rd_timer_r(2),
      R => '0'
    );
\periodic_rd_generation.read_this_rank_r1_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => read_this_rank_r,
      Q => read_this_rank_r1,
      R => '0'
    );
\periodic_rd_generation.read_this_rank_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => read_this_rank,
      Q => read_this_rank_r,
      R => '0'
    );
\refresh_generation.refresh_bank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I2,
      Q => O1,
      R => '0'
    );
\rtw_timer.rtw_cnt_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001010100"
    )
    port map (
      I0 => I6,
      I1 => I7,
      I2 => I13,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => rtw_cnt_r(0),
      O => rtw_cnt_ns(0)
    );
\rtw_timer.rtw_cnt_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000010000"
    )
    port map (
      I0 => I6,
      I1 => I7,
      I2 => I13,
      I3 => rtw_cnt_r(0),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => rtw_cnt_ns(1)
    );
\rtw_timer.rtw_cnt_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555554440"
    )
    port map (
      I0 => I13,
      I1 => \^q\(1),
      I2 => rtw_cnt_r(0),
      I3 => \^q\(0),
      I4 => I6,
      I5 => I7,
      O => \n_0_rtw_timer.rtw_cnt_r[2]_i_1\
    );
\rtw_timer.rtw_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rtw_cnt_ns(0),
      Q => rtw_cnt_r(0),
      R => '0'
    );
\rtw_timer.rtw_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rtw_cnt_ns(1),
      Q => \^q\(0),
      R => '0'
    );
\rtw_timer.rtw_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rtw_timer.rtw_cnt_r[2]_i_1\,
      Q => \^q\(1),
      R => '0'
    );
\wtr_timer.wtr_cnt_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550455"
    )
    port map (
      I0 => I14,
      I1 => \^o8\(0),
      I2 => wtr_cnt_r(0),
      I3 => I12,
      I4 => I15,
      O => \n_0_wtr_timer.wtr_cnt_r[0]_i_1\
    );
\wtr_timer.wtr_cnt_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554055"
    )
    port map (
      I0 => I14,
      I1 => \^o8\(0),
      I2 => wtr_cnt_r(0),
      I3 => I12,
      I4 => I15,
      O => \n_0_wtr_timer.wtr_cnt_r[1]_i_1\
    );
\wtr_timer.wtr_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wtr_timer.wtr_cnt_r[0]_i_1\,
      Q => wtr_cnt_r(0),
      R => '0'
    );
\wtr_timer.wtr_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wtr_timer.wtr_cnt_r[1]_i_1\,
      Q => \^o8\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_round_robin_arb is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    upd_last_master_r : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    ckesr_timer_r : in STD_LOGIC_VECTOR ( 1 downto 0 );
    maint_sre_r : in STD_LOGIC;
    inhbt_srx : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    sre_request_r : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_round_robin_arb : entity is "mig_7series_v2_3_round_robin_arb";
end mig_7series_0_mig_7series_v2_3_round_robin_arb;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_round_robin_arb is
  signal last_master_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_grant_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_2__2\ : STD_LOGIC;
  signal \n_0_grant_r_reg[0]\ : STD_LOGIC;
  signal \n_0_grant_r_reg[2]\ : STD_LOGIC;
  signal \n_0_last_master_r[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_last_master_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_last_master_r[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_maintenance_request.maint_rank_r_lcl[0]_i_2\ : STD_LOGIC;
  signal \n_0_maintenance_request.maint_rank_r_lcl[0]_i_3\ : STD_LOGIC;
  signal \n_0_maintenance_request.maint_rank_r_lcl[0]_i_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \grant_r[2]_i_2__2\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \last_master_r[1]_i_1\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \last_master_r[2]_i_1__2\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \maintenance_request.maint_rank_r_lcl[0]_i_3\ : label is "soft_lutpair528";
begin
\grant_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A8AAAAAAAAAA"
    )
    port map (
      I0 => I18,
      I1 => upd_last_master_r,
      I2 => I13,
      I3 => last_master_r(1),
      I4 => \n_0_last_master_r[0]_i_1__2\,
      I5 => sre_request_r,
      O => \n_0_grant_r[0]_i_1\
    );
\grant_r[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => sre_request_r,
      I1 => I4,
      I2 => \n_0_grant_r[2]_i_2__2\,
      I3 => I5,
      O => \n_0_grant_r[2]_i_1__2\
    );
\grant_r[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
    port map (
      I0 => I16,
      I1 => last_master_r(2),
      I2 => upd_last_master_r,
      I3 => \n_0_grant_r_reg[2]\,
      O => \n_0_grant_r[2]_i_2__2\
    );
\grant_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[0]_i_1\,
      Q => \n_0_grant_r_reg[0]\,
      R => '0'
    );
\grant_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[2]_i_1__2\,
      Q => \n_0_grant_r_reg[2]\,
      R => '0'
    );
\last_master_r[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => last_master_r(0),
      I1 => upd_last_master_r,
      I2 => \n_0_grant_r_reg[0]\,
      I3 => I16,
      O => \n_0_last_master_r[0]_i_1__2\
    );
\last_master_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => last_master_r(1),
      I1 => I13,
      I2 => upd_last_master_r,
      O => \n_0_last_master_r[1]_i_1\
    );
\last_master_r[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => \n_0_grant_r_reg[2]\,
      I1 => upd_last_master_r,
      I2 => last_master_r(2),
      I3 => I16,
      O => \n_0_last_master_r[2]_i_1__2\
    );
\last_master_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_last_master_r[0]_i_1__2\,
      Q => last_master_r(0),
      R => '0'
    );
\last_master_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_last_master_r[1]_i_1\,
      Q => last_master_r(1),
      R => '0'
    );
\last_master_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_last_master_r[2]_i_1__2\,
      Q => last_master_r(2),
      R => '0'
    );
\maintenance_request.maint_rank_r_lcl[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => I1,
      I1 => \n_0_maintenance_request.maint_rank_r_lcl[0]_i_2\,
      I2 => \n_0_maintenance_request.maint_rank_r_lcl[0]_i_3\,
      I3 => \n_0_maintenance_request.maint_rank_r_lcl[0]_i_4\,
      O => O1
    );
\maintenance_request.maint_rank_r_lcl[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2F2FFF002F2F"
    )
    port map (
      I0 => upd_last_master_r,
      I1 => \n_0_grant_r_reg[2]\,
      I2 => I2,
      I3 => app_sr_req,
      I4 => maint_sre_r,
      I5 => inhbt_srx,
      O => \n_0_maintenance_request.maint_rank_r_lcl[0]_i_2\
    );
\maintenance_request.maint_rank_r_lcl[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001D"
    )
    port map (
      I0 => I3,
      I1 => upd_last_master_r,
      I2 => \n_0_grant_r_reg[0]\,
      I3 => I13,
      O => \n_0_maintenance_request.maint_rank_r_lcl[0]_i_3\
    );
\maintenance_request.maint_rank_r_lcl[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4747474747474777"
    )
    port map (
      I0 => \n_0_grant_r_reg[2]\,
      I1 => upd_last_master_r,
      I2 => maint_sre_r,
      I3 => ckesr_timer_r(0),
      I4 => ckesr_timer_r(1),
      I5 => app_sr_req,
      O => \n_0_maintenance_request.maint_rank_r_lcl[0]_i_4\
    );
\maintenance_request.maint_sre_r_lcl_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE000000FE00"
    )
    port map (
      I0 => app_sr_req,
      I1 => ckesr_timer_r(1),
      I2 => ckesr_timer_r(0),
      I3 => maint_sre_r,
      I4 => upd_last_master_r,
      I5 => \n_0_grant_r_reg[2]\,
      O => O2
    );
\maintenance_request.maint_srx_r_lcl_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3704040437043704"
    )
    port map (
      I0 => inhbt_srx,
      I1 => maint_sre_r,
      I2 => app_sr_req,
      I3 => I2,
      I4 => \n_0_grant_r_reg[2]\,
      I5 => upd_last_master_r,
      O => O3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_0_mig_7series_v2_3_round_robin_arb__parameterized1\ is
  port (
    O5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O6 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    read_this_rank : out STD_LOGIC;
    int_read_this_rank : out STD_LOGIC;
    O11 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cmd_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    col_rd_wr : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    col_data_buf_addr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    O18 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O24 : out STD_LOGIC;
    col_size : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_14_out : in STD_LOGIC;
    I6 : in STD_LOGIC;
    p_92_out : in STD_LOGIC;
    p_131_out : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    I12 : in STD_LOGIC;
    ofs_rdy_r : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    ofs_rdy_r_0 : in STD_LOGIC;
    p_14_in_1 : in STD_LOGIC;
    ofs_rdy_r_2 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    ofs_rdy_r_3 : in STD_LOGIC;
    rd_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read_this_rank_r1 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    DIC : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_rd_wr_r : in STD_LOGIC;
    I21 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I22 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_71_out : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    I23 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I24 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I25 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I26 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    O19 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O20 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O21 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O22 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    col_size_r : in STD_LOGIC;
    I13 : in STD_LOGIC;
    auto_pre_r : in STD_LOGIC;
    auto_pre_r_4 : in STD_LOGIC;
    auto_pre_r_5 : in STD_LOGIC;
    auto_pre_r_6 : in STD_LOGIC;
    p_149_out : in STD_LOGIC;
    p_110_out : in STD_LOGIC;
    col_periodic_rd_r : in STD_LOGIC;
    wr_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I18 : in STD_LOGIC;
    I37 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I38 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I39 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I43 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_0_mig_7series_v2_3_round_robin_arb__parameterized1\ : entity is "mig_7series_v2_3_round_robin_arb";
end \mig_7series_0_mig_7series_v2_3_round_robin_arb__parameterized1\;

architecture STRUCTURE of \mig_7series_0_mig_7series_v2_3_round_robin_arb__parameterized1\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  signal \^o16\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o28\ : STD_LOGIC;
  signal \^o29\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal last_master_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_0_cmd_pipe_plus.mc_address[0]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[10]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[1]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[2]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[3]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[4]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[5]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[6]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[7]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[8]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[9]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_bank[0]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_bank[1]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_bank[2]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_we_n[0]_i_2\ : STD_LOGIC;
  signal \n_0_col_mux.col_periodic_rd_r_i_2\ : STD_LOGIC;
  signal \n_0_grant_r[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_grant_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_2__1\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_3__0\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_4\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_5\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_7\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_9\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_13__1\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_5\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_6__1\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_7\ : STD_LOGIC;
  signal \n_0_last_master_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_last_master_r[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_last_master_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_last_master_r[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_periodic_rd_generation.read_this_rank_r_i_2\ : STD_LOGIC;
  signal \n_0_read_fifo.fifo_ram[0].RAM32M0_i_10\ : STD_LOGIC;
  signal \n_0_read_fifo.fifo_ram[0].RAM32M0_i_11\ : STD_LOGIC;
  signal \n_0_read_fifo.fifo_ram[0].RAM32M0_i_12\ : STD_LOGIC;
  signal \n_0_read_fifo.fifo_ram[0].RAM32M0_i_13\ : STD_LOGIC;
  signal \n_0_read_fifo.fifo_ram[1].RAM32M0_i_2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_cmd[1]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_data_offset[5]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_ras_n[0]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_we_n[0]_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_we_n[0]_i_2\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \col_mux.col_rd_wr_r_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \grant_r[2]_i_11\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \grant_r[2]_i_7\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \grant_r[2]_i_9\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \grant_r[3]_i_13__1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \grant_r[3]_i_16\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \grant_r[3]_i_17\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \grant_r[3]_i_19\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \grant_r[3]_i_3__0\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \last_master_r[0]_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \last_master_r[1]_i_1__0\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \last_master_r[2]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \last_master_r[3]_i_1__0\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \mc_aux_out_r[0]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \read_fifo.fifo_ram[1].RAM32M0_i_2\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \read_fifo.head_r[4]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \rtw_timer.rtw_cnt_r[2]_i_3\ : label is "soft_lutpair453";
begin
  O1 <= \^o1\;
  O11 <= \^o11\;
  O15 <= \^o15\;
  O16 <= \^o16\;
  O2 <= \^o2\;
  O28 <= \^o28\;
  O29 <= \^o29\;
  O4 <= \^o4\;
  Q(3 downto 0) <= \^q\(3 downto 0);
\cmd_pipe_plus.mc_address[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[0]_i_2\,
      I1 => I23(0),
      I2 => \^q\(3),
      I3 => I1,
      I4 => I24(0),
      I5 => \^q\(2),
      O => O17(0)
    );
\cmd_pipe_plus.mc_address[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
    port map (
      I0 => I25(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => I26(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \n_0_cmd_pipe_plus.mc_address[0]_i_2\
    );
\cmd_pipe_plus.mc_address[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[10]_i_2\,
      I1 => auto_pre_r,
      I2 => \^q\(3),
      I3 => I1,
      I4 => auto_pre_r_4,
      I5 => \^q\(2),
      O => O17(10)
    );
\cmd_pipe_plus.mc_address[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C0000"
    )
    port map (
      I0 => auto_pre_r_5,
      I1 => auto_pre_r_6,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \n_0_cmd_pipe_plus.mc_address[10]_i_2\
    );
\cmd_pipe_plus.mc_address[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[1]_i_2\,
      I1 => I23(1),
      I2 => \^q\(3),
      I3 => I1,
      I4 => I24(1),
      I5 => \^q\(2),
      O => O17(1)
    );
\cmd_pipe_plus.mc_address[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C0000"
    )
    port map (
      I0 => I25(1),
      I1 => I26(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \n_0_cmd_pipe_plus.mc_address[1]_i_2\
    );
\cmd_pipe_plus.mc_address[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[2]_i_2\,
      I1 => I23(2),
      I2 => \^q\(3),
      I3 => I1,
      I4 => I24(2),
      I5 => \^q\(2),
      O => O17(2)
    );
\cmd_pipe_plus.mc_address[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C0000"
    )
    port map (
      I0 => I25(2),
      I1 => I26(2),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \n_0_cmd_pipe_plus.mc_address[2]_i_2\
    );
\cmd_pipe_plus.mc_address[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[3]_i_2\,
      I1 => I23(3),
      I2 => \^q\(3),
      I3 => I1,
      I4 => I24(3),
      I5 => \^q\(2),
      O => O17(3)
    );
\cmd_pipe_plus.mc_address[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C0000"
    )
    port map (
      I0 => I25(3),
      I1 => I26(3),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \n_0_cmd_pipe_plus.mc_address[3]_i_2\
    );
\cmd_pipe_plus.mc_address[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[4]_i_2\,
      I1 => I23(4),
      I2 => \^q\(3),
      I3 => I1,
      I4 => I24(4),
      I5 => \^q\(2),
      O => O17(4)
    );
\cmd_pipe_plus.mc_address[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C0000"
    )
    port map (
      I0 => I25(4),
      I1 => I26(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \n_0_cmd_pipe_plus.mc_address[4]_i_2\
    );
\cmd_pipe_plus.mc_address[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[5]_i_2\,
      I1 => I23(5),
      I2 => \^q\(3),
      I3 => I1,
      I4 => I24(5),
      I5 => \^q\(2),
      O => O17(5)
    );
\cmd_pipe_plus.mc_address[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
    port map (
      I0 => I25(5),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => I26(5),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \n_0_cmd_pipe_plus.mc_address[5]_i_2\
    );
\cmd_pipe_plus.mc_address[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[6]_i_2\,
      I1 => I23(6),
      I2 => \^q\(3),
      I3 => I1,
      I4 => I24(6),
      I5 => \^q\(2),
      O => O17(6)
    );
\cmd_pipe_plus.mc_address[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C0000"
    )
    port map (
      I0 => I25(6),
      I1 => I26(6),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \n_0_cmd_pipe_plus.mc_address[6]_i_2\
    );
\cmd_pipe_plus.mc_address[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[7]_i_2\,
      I1 => I23(7),
      I2 => \^q\(3),
      I3 => I1,
      I4 => I24(7),
      I5 => \^q\(2),
      O => O17(7)
    );
\cmd_pipe_plus.mc_address[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
    port map (
      I0 => I25(7),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => I26(7),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \n_0_cmd_pipe_plus.mc_address[7]_i_2\
    );
\cmd_pipe_plus.mc_address[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[8]_i_2\,
      I1 => I23(8),
      I2 => \^q\(3),
      I3 => I1,
      I4 => I24(8),
      I5 => \^q\(2),
      O => O17(8)
    );
\cmd_pipe_plus.mc_address[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C0000"
    )
    port map (
      I0 => I25(8),
      I1 => I26(8),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \n_0_cmd_pipe_plus.mc_address[8]_i_2\
    );
\cmd_pipe_plus.mc_address[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[9]_i_2\,
      I1 => I23(9),
      I2 => \^q\(3),
      I3 => I1,
      I4 => I24(9),
      I5 => \^q\(2),
      O => O17(9)
    );
\cmd_pipe_plus.mc_address[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C0000"
    )
    port map (
      I0 => I25(9),
      I1 => I26(9),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \n_0_cmd_pipe_plus.mc_address[9]_i_2\
    );
\cmd_pipe_plus.mc_bank[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_bank[0]_i_2\,
      I1 => O19(0),
      I2 => \^q\(3),
      I3 => I1,
      I4 => O20(0),
      I5 => \^q\(2),
      O => O18(0)
    );
\cmd_pipe_plus.mc_bank[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C0000"
    )
    port map (
      I0 => O21(0),
      I1 => O22(0),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \n_0_cmd_pipe_plus.mc_bank[0]_i_2\
    );
\cmd_pipe_plus.mc_bank[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_bank[1]_i_2\,
      I1 => O19(1),
      I2 => \^q\(3),
      I3 => I1,
      I4 => O20(1),
      I5 => \^q\(2),
      O => O18(1)
    );
\cmd_pipe_plus.mc_bank[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C0000"
    )
    port map (
      I0 => O21(1),
      I1 => O22(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \n_0_cmd_pipe_plus.mc_bank[1]_i_2\
    );
\cmd_pipe_plus.mc_bank[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_bank[2]_i_2\,
      I1 => O19(2),
      I2 => \^q\(3),
      I3 => I1,
      I4 => O20(2),
      I5 => \^q\(2),
      O => O18(2)
    );
\cmd_pipe_plus.mc_bank[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
    port map (
      I0 => O21(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => O22(2),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \n_0_cmd_pipe_plus.mc_bank[2]_i_2\
    );
\cmd_pipe_plus.mc_cmd[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I1,
      I1 => \^o4\,
      O => mc_cmd_ns(0)
    );
\cmd_pipe_plus.mc_data_offset[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o4\,
      I1 => I1,
      O => O35
    );
\cmd_pipe_plus.mc_ras_n[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => I1,
      O => O7
    );
\cmd_pipe_plus.mc_we_n[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_we_n[0]_i_2\,
      I1 => I1,
      O => O5(0)
    );
\cmd_pipe_plus.mc_we_n[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAEAEA"
    )
    port map (
      I0 => \^o15\,
      I1 => p_14_out,
      I2 => \^q\(3),
      I3 => p_53_out,
      I4 => \^q\(2),
      O => \n_0_cmd_pipe_plus.mc_we_n[0]_i_2\
    );
\col_mux.col_periodic_rd_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCA00CA"
    )
    port map (
      I0 => \n_0_col_mux.col_periodic_rd_r_i_2\,
      I1 => p_71_out,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => p_32_out,
      O => DIA(1)
    );
\col_mux.col_periodic_rd_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCAAAACCCC00F0"
    )
    port map (
      I0 => p_149_out,
      I1 => p_110_out,
      I2 => col_periodic_rd_r,
      I3 => I13,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \n_0_col_mux.col_periodic_rd_r_i_2\
    );
\col_mux.col_rd_wr_r_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o4\,
      O => col_rd_wr
    );
\col_mux.col_rd_wr_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFEFFFF"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => col_rd_wr_r,
      I5 => \n_0_cmd_pipe_plus.mc_we_n[0]_i_2\,
      O => \^o4\
    );
\col_mux.col_size_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
    port map (
      I0 => col_size_r,
      I1 => I13,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => col_size
    );
\data_valid_2_1.offset_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A0A0A08"
    )
    port map (
      I0 => I1,
      I1 => col_size_r,
      I2 => I13,
      I3 => \n_0_read_fifo.fifo_ram[1].RAM32M0_i_2\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => O24
    );
\grant_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0000000E000C0"
    )
    port map (
      I0 => \n_0_grant_r[3]_i_6__1\,
      I1 => \n_0_grant_r[3]_i_7\,
      I2 => \n_0_grant_r[2]_i_2__1\,
      I3 => \n_0_grant_r[3]_i_5\,
      I4 => \n_0_grant_r[3]_i_4__0\,
      I5 => \n_0_last_master_r[2]_i_1\,
      O => \n_0_grant_r[0]_i_1__0\
    );
\grant_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003000707"
    )
    port map (
      I0 => \^o11\,
      I1 => \n_0_last_master_r[1]_i_1__0\,
      I2 => \n_0_grant_r[2]_i_4\,
      I3 => \n_0_grant_r[2]_i_3__0\,
      I4 => \n_0_grant_r[2]_i_2__1\,
      I5 => \n_0_grant_r[2]_i_5\,
      O => \n_0_grant_r[1]_i_1\
    );
\grant_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55DF55D5"
    )
    port map (
      I0 => \n_0_grant_r[3]_i_6__1\,
      I1 => \^o2\,
      I2 => p_14_out,
      I3 => I9,
      I4 => \^o1\,
      O => \^o11\
    );
\grant_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000D0DC"
    )
    port map (
      I0 => \n_0_grant_r[2]_i_2__1\,
      I1 => \n_0_grant_r[2]_i_3__0\,
      I2 => \n_0_grant_r[2]_i_4\,
      I3 => \n_0_last_master_r[0]_i_1\,
      I4 => \n_0_grant_r[2]_i_5\,
      I5 => \n_0_grant_r[3]_i_6__1\,
      O => \n_0_grant_r[2]_i_1\
    );
\grant_r[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
    port map (
      I0 => I4,
      I1 => ofs_rdy_r,
      I2 => I1,
      I3 => \^q\(3),
      O => O8
    );
\grant_r[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200000000"
    )
    port map (
      I0 => \^o1\,
      I1 => p_131_out,
      I2 => \^o2\,
      I3 => I2,
      I4 => I7,
      I5 => \n_0_grant_r[2]_i_7\,
      O => \n_0_grant_r[2]_i_2__1\
    );
\grant_r[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005000000050303"
    )
    port map (
      I0 => \^q\(3),
      I1 => last_master_r(3),
      I2 => I17,
      I3 => \^q\(2),
      I4 => I1,
      I5 => last_master_r(2),
      O => \n_0_grant_r[2]_i_3__0\
    );
\grant_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFDFFFFFFFD"
    )
    port map (
      I0 => \^o1\,
      I1 => I2,
      I2 => I6,
      I3 => \n_0_grant_r[2]_i_9\,
      I4 => p_92_out,
      I5 => \^o2\,
      O => \n_0_grant_r[2]_i_4\
    );
\grant_r[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A0080"
    )
    port map (
      I0 => \n_0_last_master_r[2]_i_1\,
      I1 => \^o2\,
      I2 => p_14_out,
      I3 => I9,
      I4 => \^o1\,
      O => \n_0_grant_r[2]_i_5\
    );
\grant_r[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => p_14_in_1,
      I1 => I4,
      I2 => ofs_rdy_r_2,
      I3 => \^q\(0),
      I4 => I1,
      O => \n_0_grant_r[2]_i_7\
    );
\grant_r[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
    port map (
      I0 => I15,
      I1 => \^q\(1),
      I2 => I1,
      I3 => ofs_rdy_r_0,
      I4 => I4,
      O => \n_0_grant_r[2]_i_9\
    );
\grant_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D000C000D0000"
    )
    port map (
      I0 => I10,
      I1 => \n_0_grant_r[3]_i_3__0\,
      I2 => \n_0_grant_r[3]_i_4__0\,
      I3 => \n_0_grant_r[3]_i_5\,
      I4 => \n_0_grant_r[3]_i_6__1\,
      I5 => \n_0_grant_r[3]_i_7\,
      O => \n_0_grant_r[3]_i_1\
    );
\grant_r[3]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0F1"
    )
    port map (
      I0 => \^o15\,
      I1 => \^o16\,
      I2 => I41,
      I3 => I42(1),
      I4 => I42(0),
      O => \^o1\
    );
\grant_r[3]_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
    port map (
      I0 => I12,
      I1 => \^q\(3),
      I2 => I1,
      I3 => ofs_rdy_r,
      I4 => I4,
      O => \n_0_grant_r[3]_i_13__1\
    );
\grant_r[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => I1,
      I1 => \^q\(0),
      I2 => ofs_rdy_r_2,
      I3 => I4,
      O => O6
    );
\grant_r[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
    port map (
      I0 => I4,
      I1 => ofs_rdy_r_0,
      I2 => I1,
      I3 => \^q\(1),
      O => O9
    );
\grant_r[3]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => \^q\(2),
      I1 => I1,
      I2 => ofs_rdy_r_3,
      O => O10
    );
\grant_r[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
    port map (
      I0 => I17,
      I1 => last_master_r(3),
      I2 => I1,
      I3 => \^q\(3),
      O => \n_0_grant_r[3]_i_3__0\
    );
\grant_r[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFDFFFFFFFD"
    )
    port map (
      I0 => \^o1\,
      I1 => I2,
      I2 => I5,
      I3 => \n_0_grant_r[3]_i_13__1\,
      I4 => p_14_out,
      I5 => \^o2\,
      O => \n_0_grant_r[3]_i_4__0\
    );
\grant_r[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A0080"
    )
    port map (
      I0 => \n_0_last_master_r[0]_i_1\,
      I1 => \^o2\,
      I2 => p_92_out,
      I3 => I11,
      I4 => \^o1\,
      O => \n_0_grant_r[3]_i_5\
    );
\grant_r[3]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFFFFFFFEFFF"
    )
    port map (
      I0 => I3,
      I1 => I8,
      I2 => p_14_in,
      I3 => \^o1\,
      I4 => p_53_out,
      I5 => \^o2\,
      O => \n_0_grant_r[3]_i_6__1\
    );
\grant_r[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F5F0F0F0F5F3F3"
    )
    port map (
      I0 => \^q\(1),
      I1 => last_master_r(1),
      I2 => I18,
      I3 => \^q\(0),
      I4 => I1,
      I5 => last_master_r(0),
      O => \n_0_grant_r[3]_i_7\
    );
\grant_r[3]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
    port map (
      I0 => \^o28\,
      I1 => \^o29\,
      I2 => I43(0),
      I3 => I41,
      O => \^o2\
    );
\grant_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[0]_i_1__0\,
      Q => \^q\(0),
      R => '0'
    );
\grant_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[1]_i_1\,
      Q => \^q\(1),
      R => '0'
    );
\grant_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[2]_i_1\,
      Q => \^q\(2),
      R => '0'
    );
\grant_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[3]_i_1\,
      Q => \^q\(3),
      R => '0'
    );
\last_master_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => last_master_r(0),
      I1 => I1,
      I2 => \^q\(0),
      I3 => I18,
      O => \n_0_last_master_r[0]_i_1\
    );
\last_master_r[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => last_master_r(1),
      I1 => I1,
      I2 => \^q\(1),
      I3 => I18,
      O => \n_0_last_master_r[1]_i_1__0\
    );
\last_master_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => last_master_r(2),
      I1 => I1,
      I2 => \^q\(2),
      I3 => I18,
      O => \n_0_last_master_r[2]_i_1\
    );
\last_master_r[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => \^q\(3),
      I1 => I1,
      I2 => last_master_r(3),
      I3 => I17,
      O => \n_0_last_master_r[3]_i_1__0\
    );
\last_master_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_last_master_r[0]_i_1\,
      Q => last_master_r(0),
      R => '0'
    );
\last_master_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_last_master_r[1]_i_1__0\,
      Q => last_master_r(1),
      R => '0'
    );
\last_master_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_last_master_r[2]_i_1\,
      Q => last_master_r(2),
      R => '0'
    );
\last_master_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_last_master_r[3]_i_1__0\,
      Q => last_master_r(3),
      R => '0'
    );
\mc_aux_out_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o4\,
      I1 => I1,
      O => O3
    );
\periodic_rd_generation.periodic_rd_timer_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => read_this_rank_r1,
      I1 => \n_0_periodic_rd_generation.read_this_rank_r_i_2\,
      I2 => \^q\(1),
      I3 => rd_this_rank_r(1),
      I4 => \^q\(0),
      I5 => rd_this_rank_r(0),
      O => int_read_this_rank
    );
\periodic_rd_generation.read_this_rank_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_periodic_rd_generation.read_this_rank_r_i_2\,
      I1 => \^q\(1),
      I2 => rd_this_rank_r(1),
      I3 => \^q\(0),
      I4 => rd_this_rank_r(0),
      O => read_this_rank
    );
\periodic_rd_generation.read_this_rank_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \^q\(3),
      I1 => rd_this_rank_r(3),
      I2 => \^q\(2),
      I3 => rd_this_rank_r(2),
      O => \n_0_periodic_rd_generation.read_this_rank_r_i_2\
    );
\read_fifo.fifo_ram[0].RAM32M0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCA00CA"
    )
    port map (
      I0 => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_10\,
      I1 => I21(3),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => I22(3),
      O => DIA(0)
    );
\read_fifo.fifo_ram[0].RAM32M0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I37(3),
      I1 => \^q\(1),
      I2 => I38(3),
      I3 => \^q\(0),
      I4 => I39(3),
      O => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_10\
    );
\read_fifo.fifo_ram[0].RAM32M0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I37(2),
      I1 => \^q\(1),
      I2 => I38(2),
      I3 => \^q\(0),
      I4 => I39(2),
      O => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_11\
    );
\read_fifo.fifo_ram[0].RAM32M0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I37(1),
      I1 => \^q\(1),
      I2 => I38(1),
      I3 => \^q\(0),
      I4 => I39(1),
      O => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_12\
    );
\read_fifo.fifo_ram[0].RAM32M0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I37(0),
      I1 => \^q\(1),
      I2 => I38(0),
      I3 => \^q\(0),
      I4 => I39(0),
      O => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_13\
    );
\read_fifo.fifo_ram[0].RAM32M0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => I21(2),
      I1 => I22(2),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_11\,
      O => col_data_buf_addr(2)
    );
\read_fifo.fifo_ram[0].RAM32M0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => I21(1),
      I1 => I22(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_12\,
      O => col_data_buf_addr(1)
    );
\read_fifo.fifo_ram[0].RAM32M0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
    port map (
      I0 => I21(0),
      I1 => I22(0),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \n_0_read_fifo.fifo_ram[0].RAM32M0_i_13\,
      O => col_data_buf_addr(0)
    );
\read_fifo.fifo_ram[1].RAM32M0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAFB"
    )
    port map (
      I0 => DIC(0),
      I1 => col_size_r,
      I2 => I13,
      I3 => \n_0_read_fifo.fifo_ram[1].RAM32M0_i_2\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => O23(0)
    );
\read_fifo.fifo_ram[1].RAM32M0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \n_0_read_fifo.fifo_ram[1].RAM32M0_i_2\
    );
\read_fifo.head_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => DIC(0),
      I1 => I1,
      I2 => \^o4\,
      O => E(0)
    );
\rtw_timer.rtw_cnt_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110110000100000"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => p_131_out,
      I5 => p_92_out,
      O => \^o15\
    );
\rtw_timer.rtw_cnt_r[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
    port map (
      I0 => \^q\(2),
      I1 => p_53_out,
      I2 => \^q\(3),
      I3 => p_14_out,
      O => \^o16\
    );
\wtr_timer.wtr_cnt_r[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
    port map (
      I0 => wr_this_rank_r(1),
      I1 => \^q\(1),
      I2 => wr_this_rank_r(0),
      I3 => \^q\(0),
      O => \^o29\
    );
\wtr_timer.wtr_cnt_r[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => wr_this_rank_r(3),
      I1 => \^q\(3),
      I2 => wr_this_rank_r(2),
      I3 => \^q\(2),
      O => \^o28\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_0_mig_7series_v2_3_round_robin_arb__parameterized1_3\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    granted_col_ns : out STD_LOGIC;
    O7 : out STD_LOGIC;
    rnk_config_strobe_ns : out STD_LOGIC;
    p_2_in : out STD_LOGIC;
    override_demand_r : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    rnk_config_valid_r : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_14_in_1 : in STD_LOGIC;
    rnk_config_r : in STD_LOGIC;
    I4 : in STD_LOGIC;
    rnk_config_strobe : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_131_out : in STD_LOGIC;
    I6 : in STD_LOGIC;
    p_92_out : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    rnk_config_strobe_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I18 : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_0_mig_7series_v2_3_round_robin_arb__parameterized1_3\ : entity is "mig_7series_v2_3_round_robin_arb";
end \mig_7series_0_mig_7series_v2_3_round_robin_arb__parameterized1_3\;

architecture STRUCTURE of \mig_7series_0_mig_7series_v2_3_round_robin_arb__parameterized1_3\ is
  signal \^o2\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal grant_config_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal last_master_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_0_grant_r[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_grant_r[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_grant_r[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_2\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_3__1\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_4__0\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_5__0\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_6__0\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_14\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_18\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_2__1\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_3\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_4__1\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_5__1\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_7__1\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_8__0\ : STD_LOGIC;
  signal \n_0_last_master_r[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_last_master_r[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_last_master_r[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_last_master_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_rnk_config_r[0]_i_2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \grant_r[1]_i_2__1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \grant_r[2]_i_3__1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \grant_r[2]_i_4__0\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \grant_r[2]_i_5__0\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \grant_r[2]_i_6__0\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \grant_r[3]_i_14\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \grant_r[3]_i_2__1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \grant_r[3]_i_3\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \grant_r[3]_i_4__1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \grant_r[3]_i_7__1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \last_master_r[3]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \rnk_config_r[0]_i_2\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \rnk_config_strobe_r[0]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of rnk_config_valid_r_lcl_i_1 : label is "soft_lutpair469";
begin
  O2 <= \^o2\;
  O4 <= \^o4\;
  O6 <= \^o6\;
  O7 <= \^o7\;
\grant_r[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3303000001010000"
    )
    port map (
      I0 => \n_0_last_master_r[1]_i_1__1\,
      I1 => \n_0_grant_r[2]_i_6__0\,
      I2 => \n_0_last_master_r[0]_i_1__0\,
      I3 => \n_0_grant_r[2]_i_5__0\,
      I4 => \n_0_grant_r[2]_i_3__1\,
      I5 => \n_0_grant_r[1]_i_2__1\,
      O => \n_0_grant_r[0]_i_1__1\
    );
\grant_r[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000302233"
    )
    port map (
      I0 => \n_0_grant_r[1]_i_2__1\,
      I1 => \n_0_grant_r[2]_i_5__0\,
      I2 => \n_0_grant_r[2]_i_2\,
      I3 => \n_0_last_master_r[1]_i_1__1\,
      I4 => I19,
      I5 => \n_0_grant_r[2]_i_6__0\,
      O => \n_0_grant_r[1]_i_1__0\
    );
\grant_r[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDFFDF"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o6\,
      I2 => I11,
      I3 => I12,
      I4 => I20,
      O => \n_0_grant_r[1]_i_2__1\
    );
\grant_r[2]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAB"
    )
    port map (
      I0 => \^o2\,
      I1 => override_demand_r,
      I2 => I11,
      I3 => I1,
      I4 => I12,
      O => O1
    );
\grant_r[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B000B0A0"
    )
    port map (
      I0 => \n_0_grant_r[2]_i_2\,
      I1 => \n_0_grant_r[2]_i_3__1\,
      I2 => \n_0_grant_r[2]_i_4__0\,
      I3 => \n_0_grant_r[2]_i_5__0\,
      I4 => \n_0_last_master_r[0]_i_1__0\,
      I5 => \n_0_grant_r[2]_i_6__0\,
      O => \n_0_grant_r[2]_i_1__0\
    );
\grant_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000000030505"
    )
    port map (
      I0 => last_master_r(3),
      I1 => grant_config_r(3),
      I2 => I17,
      I3 => grant_config_r(2),
      I4 => rnk_config_strobe,
      I5 => last_master_r(2),
      O => \n_0_grant_r[2]_i_2\
    );
\grant_r[2]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o6\,
      I2 => I19,
      O => \n_0_grant_r[2]_i_3__1\
    );
\grant_r[2]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o6\,
      I2 => I20,
      O => \n_0_grant_r[2]_i_4__0\
    );
\grant_r[2]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o6\,
      I2 => I15,
      I3 => I14,
      O => \n_0_grant_r[2]_i_5__0\
    );
\grant_r[2]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o6\,
      I2 => \n_0_last_master_r[2]_i_1__0\,
      I3 => I11,
      I4 => I12,
      O => \n_0_grant_r[2]_i_6__0\
    );
\grant_r[3]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAB"
    )
    port map (
      I0 => \^o2\,
      I1 => override_demand_r,
      I2 => I14,
      I3 => I2,
      I4 => I15,
      O => \^o4\
    );
\grant_r[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FF"
    )
    port map (
      I0 => grant_config_r(3),
      I1 => rnk_config_strobe,
      I2 => I17,
      I3 => rnk_config_r,
      O => \n_0_grant_r[3]_i_14\
    );
\grant_r[3]_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF55D5"
    )
    port map (
      I0 => rnk_config_valid_r,
      I1 => \n_0_grant_r[3]_i_18\,
      I2 => rnk_config_r,
      I3 => \n_0_rnk_config_r[0]_i_2\,
      I4 => I4,
      I5 => \^o6\,
      O => O5
    );
\grant_r[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5557"
    )
    port map (
      I0 => rnk_config_strobe,
      I1 => grant_config_r(0),
      I2 => grant_config_r(2),
      I3 => grant_config_r(1),
      O => \n_0_grant_r[3]_i_18\
    );
\grant_r[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000C000E0E"
    )
    port map (
      I0 => \n_0_grant_r[3]_i_2__1\,
      I1 => \n_0_grant_r[3]_i_3\,
      I2 => \n_0_grant_r[3]_i_4__1\,
      I3 => \n_0_grant_r[3]_i_5__1\,
      I4 => I20,
      I5 => \n_0_grant_r[3]_i_7__1\,
      O => \n_0_grant_r[3]_i_1__0\
    );
\grant_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2F2FF8080F080"
    )
    port map (
      I0 => \n_0_grant_r[3]_i_8__0\,
      I1 => p_131_out,
      I2 => I6,
      I3 => p_92_out,
      I4 => \^o4\,
      I5 => I7,
      O => \^o7\
    );
\grant_r[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDFFDF"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o6\,
      I2 => I14,
      I3 => I15,
      I4 => I19,
      O => \n_0_grant_r[3]_i_2__1\
    );
\grant_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1013"
    )
    port map (
      I0 => grant_config_r(3),
      I1 => I17,
      I2 => rnk_config_strobe,
      I3 => last_master_r(3),
      O => \n_0_grant_r[3]_i_3\
    );
\grant_r[3]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o6\,
      I2 => I12,
      I3 => I11,
      O => \n_0_grant_r[3]_i_4__1\
    );
\grant_r[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F5F0F0F0F5F3F3"
    )
    port map (
      I0 => grant_config_r(1),
      I1 => last_master_r(1),
      I2 => I18,
      I3 => grant_config_r(0),
      I4 => rnk_config_strobe,
      I5 => last_master_r(0),
      O => \n_0_grant_r[3]_i_5__1\
    );
\grant_r[3]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o6\,
      I2 => \n_0_last_master_r[0]_i_1__0\,
      I3 => I14,
      I4 => I15,
      O => \n_0_grant_r[3]_i_7__1\
    );
\grant_r[3]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51000000"
    )
    port map (
      I0 => \^o2\,
      I1 => I16,
      I2 => override_demand_r,
      I3 => I3,
      I4 => p_14_in_1,
      O => \n_0_grant_r[3]_i_8__0\
    );
\grant_r[3]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111115FFFFFFFF"
    )
    port map (
      I0 => \n_0_grant_r[3]_i_14\,
      I1 => rnk_config_strobe,
      I2 => grant_config_r(0),
      I3 => grant_config_r(2),
      I4 => grant_config_r(1),
      I5 => rnk_config_valid_r,
      O => \^o2\
    );
\grant_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[0]_i_1__1\,
      Q => grant_config_r(0),
      R => '0'
    );
\grant_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[1]_i_1__0\,
      Q => grant_config_r(1),
      R => '0'
    );
\grant_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[2]_i_1__0\,
      Q => grant_config_r(2),
      R => '0'
    );
\grant_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[3]_i_1__0\,
      Q => grant_config_r(3),
      R => '0'
    );
granted_col_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o7\,
      I1 => I5,
      O => granted_col_ns
    );
\last_master_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => last_master_r(0),
      I1 => rnk_config_strobe,
      I2 => grant_config_r(0),
      I3 => I18,
      O => \n_0_last_master_r[0]_i_1__0\
    );
\last_master_r[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => last_master_r(1),
      I1 => rnk_config_strobe,
      I2 => grant_config_r(1),
      I3 => I18,
      O => \n_0_last_master_r[1]_i_1__1\
    );
\last_master_r[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => last_master_r(2),
      I1 => rnk_config_strobe,
      I2 => grant_config_r(2),
      I3 => I18,
      O => \n_0_last_master_r[2]_i_1__0\
    );
\last_master_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEF2"
    )
    port map (
      I0 => last_master_r(3),
      I1 => rnk_config_strobe,
      I2 => I17,
      I3 => grant_config_r(3),
      O => \n_0_last_master_r[3]_i_1\
    );
\last_master_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_last_master_r[0]_i_1__0\,
      Q => last_master_r(0),
      R => '0'
    );
\last_master_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_last_master_r[1]_i_1__1\,
      Q => last_master_r(1),
      R => '0'
    );
\last_master_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_last_master_r[2]_i_1__0\,
      Q => last_master_r(2),
      R => '0'
    );
\last_master_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_last_master_r[3]_i_1\,
      Q => last_master_r(3),
      R => '0'
    );
override_demand_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => rnk_config_strobe_0(4),
      I1 => rnk_config_strobe,
      I2 => rnk_config_strobe_0(0),
      I3 => rnk_config_strobe_0(1),
      I4 => rnk_config_strobe_0(2),
      I5 => rnk_config_strobe_0(3),
      O => \^o6\
    );
\rnk_config_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001FF0000"
    )
    port map (
      I0 => grant_config_r(1),
      I1 => grant_config_r(2),
      I2 => grant_config_r(0),
      I3 => rnk_config_strobe,
      I4 => rnk_config_r,
      I5 => \n_0_rnk_config_r[0]_i_2\,
      O => p_2_in
    );
\rnk_config_r[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => I17,
      I1 => rnk_config_strobe,
      I2 => grant_config_r(3),
      O => \n_0_rnk_config_r[0]_i_2\
    );
\rnk_config_strobe_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_grant_r[3]_i_2__1\,
      I1 => \n_0_grant_r[1]_i_2__1\,
      O => rnk_config_strobe_ns
    );
rnk_config_valid_r_lcl_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => rnk_config_valid_r,
      I1 => \n_0_grant_r[1]_i_2__1\,
      I2 => \n_0_grant_r[3]_i_2__1\,
      O => O3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_0_mig_7series_v2_3_round_robin_arb__parameterized1_4\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    O10 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    mc_cas_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_ras_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    act_this_rank : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    mc_cs_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    O18 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I18 : in STD_LOGIC;
    sent_row : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I34 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    maint_zq_r : in STD_LOGIC;
    p_154_out : in STD_LOGIC;
    I17 : in STD_LOGIC;
    p_115_out : in STD_LOGIC;
    inhbt_act_faw_r : in STD_LOGIC;
    p_76_out : in STD_LOGIC;
    p_37_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I35 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I36 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I40 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    act_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    demand_act_priority_r : in STD_LOGIC;
    demand_act_priority_r_7 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    demand_act_priority_r_8 : in STD_LOGIC;
    demand_act_priority_r_9 : in STD_LOGIC;
    maint_rank_r : in STD_LOGIC;
    O21 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O22 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O20 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O19 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_0_mig_7series_v2_3_round_robin_arb__parameterized1_4\ : entity is "mig_7series_v2_3_round_robin_arb";
end \mig_7series_0_mig_7series_v2_3_round_robin_arb__parameterized1_4\;

architecture STRUCTURE of \mig_7series_0_mig_7series_v2_3_round_robin_arb__parameterized1_4\ is
  signal \^o10\ : STD_LOGIC;
  signal \^o13\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC;
  signal \^o26\ : STD_LOGIC;
  signal \^o30\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal last_master_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_0_cmd_pipe_plus.mc_address[13]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[14]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[15]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[16]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[17]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[18]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[19]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[20]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[21]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[22]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[23]_i_3\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[23]_i_4\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[24]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[25]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[25]_i_3\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[25]_i_4\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_bank[3]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_bank[4]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_bank[5]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_we_n[1]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_we_n[1]_i_3\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_we_n[1]_i_4\ : STD_LOGIC;
  signal \n_0_grant_r[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_grant_r[1]_i_11\ : STD_LOGIC;
  signal \n_0_grant_r[1]_i_12\ : STD_LOGIC;
  signal \n_0_grant_r[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_3\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_3__1\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_5__0\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_7__0\ : STD_LOGIC;
  signal \n_0_inhbt_act_faw.SRLC32E0_i_3\ : STD_LOGIC;
  signal \n_0_last_master_r[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_last_master_r[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_last_master_r[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_last_master_r[3]_i_1__1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_address[23]_i_2\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_address[25]_i_2\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_address[25]_i_4\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_we_n[1]_i_4\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \grant_r[1]_i_12\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \grant_r[3]_i_12\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \grant_r[3]_i_3__1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \inhbt_act_faw.SRLC32E0_i_3\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \last_master_r[0]_i_1__1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \last_master_r[2]_i_1__1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \last_master_r[3]_i_1__1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \ras_timer_r[1]_i_5__1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of ras_timer_zero_r_i_2 : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \ras_timer_zero_r_i_2__0\ : label is "soft_lutpair473";
begin
  O10 <= \^o10\;
  O13 <= \^o13\;
  O14 <= \^o14\;
  O26 <= \^o26\;
  O30 <= \^o30\;
  Q(3 downto 0) <= \^q\(3 downto 0);
\cmd_pipe_plus.mc_address[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => I33(0),
      I2 => \n_0_cmd_pipe_plus.mc_address[13]_i_2\,
      I3 => I34(0),
      I4 => \n_0_cmd_pipe_plus.mc_address[25]_i_4\,
      O => O17(0)
    );
\cmd_pipe_plus.mc_address[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1111111F111"
    )
    port map (
      I0 => sent_row,
      I1 => I2,
      I2 => I36(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => I35(0),
      O => \n_0_cmd_pipe_plus.mc_address[13]_i_2\
    );
\cmd_pipe_plus.mc_address[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => I33(1),
      I2 => \n_0_cmd_pipe_plus.mc_address[14]_i_2\,
      I3 => I34(1),
      I4 => \n_0_cmd_pipe_plus.mc_address[25]_i_4\,
      O => O17(1)
    );
\cmd_pipe_plus.mc_address[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1111111F111"
    )
    port map (
      I0 => sent_row,
      I1 => I2,
      I2 => I36(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => I35(1),
      O => \n_0_cmd_pipe_plus.mc_address[14]_i_2\
    );
\cmd_pipe_plus.mc_address[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => I33(2),
      I2 => \n_0_cmd_pipe_plus.mc_address[15]_i_2\,
      I3 => I34(2),
      I4 => \n_0_cmd_pipe_plus.mc_address[25]_i_4\,
      O => O17(2)
    );
\cmd_pipe_plus.mc_address[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1111111F111"
    )
    port map (
      I0 => sent_row,
      I1 => I2,
      I2 => I36(2),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => I35(2),
      O => \n_0_cmd_pipe_plus.mc_address[15]_i_2\
    );
\cmd_pipe_plus.mc_address[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => I33(3),
      I2 => \n_0_cmd_pipe_plus.mc_address[16]_i_2\,
      I3 => I34(3),
      I4 => \n_0_cmd_pipe_plus.mc_address[25]_i_4\,
      O => O17(3)
    );
\cmd_pipe_plus.mc_address[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1111111F111"
    )
    port map (
      I0 => sent_row,
      I1 => I2,
      I2 => I36(3),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => I35(3),
      O => \n_0_cmd_pipe_plus.mc_address[16]_i_2\
    );
\cmd_pipe_plus.mc_address[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => I33(4),
      I2 => \n_0_cmd_pipe_plus.mc_address[17]_i_2\,
      I3 => I34(4),
      I4 => \n_0_cmd_pipe_plus.mc_address[25]_i_4\,
      O => O17(4)
    );
\cmd_pipe_plus.mc_address[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1111111F111"
    )
    port map (
      I0 => sent_row,
      I1 => I2,
      I2 => I36(4),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => I35(4),
      O => \n_0_cmd_pipe_plus.mc_address[17]_i_2\
    );
\cmd_pipe_plus.mc_address[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => I33(5),
      I2 => \n_0_cmd_pipe_plus.mc_address[18]_i_2\,
      I3 => I34(5),
      I4 => \n_0_cmd_pipe_plus.mc_address[25]_i_4\,
      O => O17(5)
    );
\cmd_pipe_plus.mc_address[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1111111F111"
    )
    port map (
      I0 => sent_row,
      I1 => I2,
      I2 => I36(5),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => I35(5),
      O => \n_0_cmd_pipe_plus.mc_address[18]_i_2\
    );
\cmd_pipe_plus.mc_address[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => I33(6),
      I2 => \n_0_cmd_pipe_plus.mc_address[19]_i_2\,
      I3 => I34(6),
      I4 => \n_0_cmd_pipe_plus.mc_address[25]_i_4\,
      O => O17(6)
    );
\cmd_pipe_plus.mc_address[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1111111F111"
    )
    port map (
      I0 => sent_row,
      I1 => I2,
      I2 => I36(6),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => I35(6),
      O => \n_0_cmd_pipe_plus.mc_address[19]_i_2\
    );
\cmd_pipe_plus.mc_address[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => I33(7),
      I2 => \n_0_cmd_pipe_plus.mc_address[20]_i_2\,
      I3 => I34(7),
      I4 => \n_0_cmd_pipe_plus.mc_address[25]_i_4\,
      O => O17(7)
    );
\cmd_pipe_plus.mc_address[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1111111F111"
    )
    port map (
      I0 => sent_row,
      I1 => I2,
      I2 => I36(7),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => I35(7),
      O => \n_0_cmd_pipe_plus.mc_address[20]_i_2\
    );
\cmd_pipe_plus.mc_address[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => I33(8),
      I2 => \n_0_cmd_pipe_plus.mc_address[21]_i_2\,
      I3 => I34(8),
      I4 => \n_0_cmd_pipe_plus.mc_address[25]_i_4\,
      O => O17(8)
    );
\cmd_pipe_plus.mc_address[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1111111F111"
    )
    port map (
      I0 => sent_row,
      I1 => I2,
      I2 => I36(8),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => I35(8),
      O => \n_0_cmd_pipe_plus.mc_address[21]_i_2\
    );
\cmd_pipe_plus.mc_address[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => I33(9),
      I2 => \n_0_cmd_pipe_plus.mc_address[22]_i_2\,
      I3 => I34(9),
      I4 => \n_0_cmd_pipe_plus.mc_address[25]_i_4\,
      O => O17(9)
    );
\cmd_pipe_plus.mc_address[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1111111F111"
    )
    port map (
      I0 => sent_row,
      I1 => I2,
      I2 => I36(9),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => I35(9),
      O => \n_0_cmd_pipe_plus.mc_address[22]_i_2\
    );
\cmd_pipe_plus.mc_address[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF80FF80FF80"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_we_n[1]_i_4\,
      I1 => \^o10\,
      I2 => I33(10),
      I3 => \n_0_cmd_pipe_plus.mc_address[23]_i_3\,
      I4 => I34(10),
      I5 => \n_0_cmd_pipe_plus.mc_address[23]_i_4\,
      O => O17(10)
    );
\cmd_pipe_plus.mc_address[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(0),
      I1 => p_154_out,
      O => \^o10\
    );
\cmd_pipe_plus.mc_address[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8FFF0F8F8F0F0"
    )
    port map (
      I0 => I35(10),
      I1 => p_37_out,
      I2 => I1,
      I3 => \^o26\,
      I4 => \^q\(3),
      I5 => I36(10),
      O => \n_0_cmd_pipe_plus.mc_address[23]_i_3\
    );
\cmd_pipe_plus.mc_address[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => p_115_out,
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \n_0_cmd_pipe_plus.mc_address[23]_i_4\
    );
\cmd_pipe_plus.mc_address[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => I33(11),
      I2 => \n_0_cmd_pipe_plus.mc_address[24]_i_2\,
      I3 => I34(11),
      I4 => \n_0_cmd_pipe_plus.mc_address[25]_i_4\,
      O => O17(11)
    );
\cmd_pipe_plus.mc_address[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1111111F111"
    )
    port map (
      I0 => sent_row,
      I1 => I2,
      I2 => I36(11),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => I35(11),
      O => \n_0_cmd_pipe_plus.mc_address[24]_i_2\
    );
\cmd_pipe_plus.mc_address[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => I33(12),
      I2 => \n_0_cmd_pipe_plus.mc_address[25]_i_3\,
      I3 => I34(12),
      I4 => \n_0_cmd_pipe_plus.mc_address[25]_i_4\,
      O => O17(12)
    );
\cmd_pipe_plus.mc_address[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(1),
      O => \n_0_cmd_pipe_plus.mc_address[25]_i_2\
    );
\cmd_pipe_plus.mc_address[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1111111F111"
    )
    port map (
      I0 => sent_row,
      I1 => I2,
      I2 => I36(12),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => I35(12),
      O => \n_0_cmd_pipe_plus.mc_address[25]_i_3\
    );
\cmd_pipe_plus.mc_address[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => \n_0_cmd_pipe_plus.mc_address[25]_i_4\
    );
\cmd_pipe_plus.mc_bank[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => O21(0),
      I2 => \n_0_cmd_pipe_plus.mc_bank[3]_i_2\,
      I3 => O22(0),
      I4 => \n_0_cmd_pipe_plus.mc_address[25]_i_4\,
      O => O18(0)
    );
\cmd_pipe_plus.mc_bank[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1111111F111"
    )
    port map (
      I0 => sent_row,
      I1 => I2,
      I2 => O20(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => O19(0),
      O => \n_0_cmd_pipe_plus.mc_bank[3]_i_2\
    );
\cmd_pipe_plus.mc_bank[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => O21(1),
      I2 => \n_0_cmd_pipe_plus.mc_bank[4]_i_2\,
      I3 => O22(1),
      I4 => \n_0_cmd_pipe_plus.mc_address[25]_i_4\,
      O => O18(1)
    );
\cmd_pipe_plus.mc_bank[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1111111F111"
    )
    port map (
      I0 => sent_row,
      I1 => I2,
      I2 => O20(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => O19(1),
      O => \n_0_cmd_pipe_plus.mc_bank[4]_i_2\
    );
\cmd_pipe_plus.mc_bank[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => O21(2),
      I2 => \n_0_cmd_pipe_plus.mc_bank[5]_i_2\,
      I3 => O22(2),
      I4 => \n_0_cmd_pipe_plus.mc_address[25]_i_4\,
      O => O18(2)
    );
\cmd_pipe_plus.mc_bank[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1111111F111"
    )
    port map (
      I0 => sent_row,
      I1 => I2,
      I2 => O20(2),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => O19(2),
      O => \n_0_cmd_pipe_plus.mc_bank[5]_i_2\
    );
\cmd_pipe_plus.mc_cas_n[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => I40,
      I1 => \^q\(0),
      I2 => I1,
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => mc_cas_n_ns(0)
    );
\cmd_pipe_plus.mc_cs_n[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111D111111111111"
    )
    port map (
      I0 => sent_row,
      I1 => I2,
      I2 => I18,
      I3 => \^q\(0),
      I4 => \n_0_cmd_pipe_plus.mc_we_n[1]_i_4\,
      I5 => maint_rank_r,
      O => mc_cs_n_ns(0)
    );
\cmd_pipe_plus.mc_ras_n[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111111111111F1"
    )
    port map (
      I0 => sent_row,
      I1 => I2,
      I2 => I40,
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => mc_ras_n_ns(0)
    );
\cmd_pipe_plus.mc_we_n[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF1F1F1F1F1F1F1"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_we_n[1]_i_2\,
      I1 => maint_zq_r,
      I2 => \n_0_cmd_pipe_plus.mc_we_n[1]_i_3\,
      I3 => \n_0_cmd_pipe_plus.mc_we_n[1]_i_4\,
      I4 => p_154_out,
      I5 => \^q\(0),
      O => O5(0)
    );
\cmd_pipe_plus.mc_we_n[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
    port map (
      I0 => I2,
      I1 => I18,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^q\(1),
      O => \n_0_cmd_pipe_plus.mc_we_n[1]_i_2\
    );
\cmd_pipe_plus.mc_we_n[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAFFCAFFCFFFC0"
    )
    port map (
      I0 => p_76_out,
      I1 => p_37_out,
      I2 => \^q\(3),
      I3 => I1,
      I4 => \^o14\,
      I5 => \^q\(2),
      O => \n_0_cmd_pipe_plus.mc_we_n[1]_i_3\
    );
\cmd_pipe_plus.mc_we_n[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      O => \n_0_cmd_pipe_plus.mc_we_n[1]_i_4\
    );
\grant_r[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000D0"
    )
    port map (
      I0 => I27,
      I1 => \n_0_grant_r[3]_i_7__0\,
      I2 => I28,
      I3 => \n_0_grant_r[3]_i_5__0\,
      I4 => \n_0_grant_r[2]_i_3\,
      O => \n_0_grant_r[0]_i_1__2\
    );
\grant_r[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1055"
    )
    port map (
      I0 => demand_act_priority_r_8,
      I1 => \^q\(2),
      I2 => demand_act_priority_r_9,
      I3 => \n_0_grant_r[1]_i_12\,
      I4 => I3,
      I5 => \^q\(0),
      O => O31
    );
\grant_r[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \^q\(0),
      I1 => demand_act_priority_r_8,
      I2 => \^q\(2),
      I3 => demand_act_priority_r_9,
      O => \n_0_grant_r[1]_i_11\
    );
\grant_r[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BB"
    )
    port map (
      I0 => \^q\(1),
      I1 => demand_act_priority_r,
      I2 => \^q\(3),
      I3 => demand_act_priority_r_7,
      O => \n_0_grant_r[1]_i_12\
    );
\grant_r[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003000707"
    )
    port map (
      I0 => I27,
      I1 => \n_0_last_master_r[1]_i_1__2\,
      I2 => I29,
      I3 => \n_0_grant_r[2]_i_2__0\,
      I4 => I28,
      I5 => \n_0_grant_r[2]_i_3\,
      O => \n_0_grant_r[1]_i_1__1\
    );
\grant_r[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8FFF8"
    )
    port map (
      I0 => \^q\(0),
      I1 => p_154_out,
      I2 => inhbt_act_faw_r,
      I3 => \^o13\,
      I4 => \^q\(2),
      I5 => p_76_out,
      O => O12
    );
\grant_r[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5510"
    )
    port map (
      I0 => demand_act_priority_r,
      I1 => \^q\(3),
      I2 => demand_act_priority_r_7,
      I3 => \n_0_grant_r[1]_i_11\,
      I4 => I3,
      I5 => \^q\(1),
      O => O27
    );
\grant_r[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
    port map (
      I0 => \^o13\,
      I1 => \^q\(2),
      I2 => p_76_out,
      I3 => \^q\(1),
      I4 => p_115_out,
      I5 => inhbt_act_faw_r,
      O => O25
    );
\grant_r[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000D"
    )
    port map (
      I0 => I30,
      I1 => \n_0_grant_r[2]_i_2__0\,
      I2 => I31,
      I3 => \n_0_grant_r[2]_i_3\,
      I4 => \n_0_grant_r[3]_i_5__0\,
      O => \n_0_grant_r[2]_i_1__1\
    );
\grant_r[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005000000050303"
    )
    port map (
      I0 => \^q\(3),
      I1 => last_master_r(3),
      I2 => I18,
      I3 => \^q\(2),
      I4 => sent_row,
      I5 => last_master_r(2),
      O => \n_0_grant_r[2]_i_2__0\
    );
\grant_r[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
    port map (
      I0 => I17,
      I1 => \^q\(2),
      I2 => sent_row,
      I3 => last_master_r(2),
      I4 => I32,
      O => \n_0_grant_r[2]_i_3\
    );
\grant_r[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0D0000DD0DDD0D"
    )
    port map (
      I0 => demand_act_priority_r_7,
      I1 => \^q\(3),
      I2 => demand_act_priority_r,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => demand_act_priority_r_8,
      O => O33
    );
\grant_r[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
    port map (
      I0 => p_115_out,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => p_154_out,
      I4 => inhbt_act_faw_r,
      O => O11
    );
\grant_r[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D000C000D0000"
    )
    port map (
      I0 => I30,
      I1 => \n_0_grant_r[3]_i_3__1\,
      I2 => I32,
      I3 => \n_0_grant_r[3]_i_5__0\,
      I4 => I31,
      I5 => \n_0_grant_r[3]_i_7__0\,
      O => \n_0_grant_r[3]_i_1__1\
    );
\grant_r[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
    port map (
      I0 => I18,
      I1 => last_master_r(3),
      I2 => sent_row,
      I3 => \^q\(3),
      O => \n_0_grant_r[3]_i_3__1\
    );
\grant_r[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
    port map (
      I0 => I17,
      I1 => \^q\(0),
      I2 => sent_row,
      I3 => last_master_r(0),
      I4 => I29,
      O => \n_0_grant_r[3]_i_5__0\
    );
\grant_r[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F5F0F0F0F5F3F3"
    )
    port map (
      I0 => \^q\(1),
      I1 => last_master_r(1),
      I2 => I18,
      I3 => \^q\(0),
      I4 => sent_row,
      I5 => last_master_r(0),
      O => \n_0_grant_r[3]_i_7__0\
    );
\grant_r[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
    port map (
      I0 => \^q\(1),
      I1 => demand_act_priority_r,
      I2 => demand_act_priority_r_9,
      I3 => \^q\(2),
      I4 => demand_act_priority_r_8,
      I5 => \^q\(0),
      O => O32
    );
\grant_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[0]_i_1__2\,
      Q => \^q\(0),
      R => '0'
    );
\grant_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[1]_i_1__1\,
      Q => \^q\(1),
      R => '0'
    );
\grant_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[2]_i_1__1\,
      Q => \^q\(2),
      R => '0'
    );
\grant_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[3]_i_1__1\,
      Q => \^q\(3),
      R => '0'
    );
\inhbt_act_faw.SRLC32E0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o30\,
      O => act_this_rank
    );
\inhbt_act_faw.SRLC32E0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000777"
    )
    port map (
      I0 => \^q\(0),
      I1 => act_this_rank_r(0),
      I2 => \^q\(1),
      I3 => act_this_rank_r(1),
      I4 => \n_0_inhbt_act_faw.SRLC32E0_i_3\,
      O => \^o30\
    );
\inhbt_act_faw.SRLC32E0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => act_this_rank_r(3),
      I1 => \^q\(3),
      I2 => act_this_rank_r(2),
      I3 => \^q\(2),
      O => \n_0_inhbt_act_faw.SRLC32E0_i_3\
    );
\last_master_r[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => last_master_r(0),
      I1 => sent_row,
      I2 => \^q\(0),
      I3 => I18,
      O => \n_0_last_master_r[0]_i_1__1\
    );
\last_master_r[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => last_master_r(1),
      I1 => sent_row,
      I2 => \^q\(1),
      I3 => I18,
      O => \n_0_last_master_r[1]_i_1__2\
    );
\last_master_r[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => last_master_r(2),
      I1 => sent_row,
      I2 => \^q\(2),
      I3 => I18,
      O => \n_0_last_master_r[2]_i_1__1\
    );
\last_master_r[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => \^q\(3),
      I1 => sent_row,
      I2 => last_master_r(3),
      I3 => I18,
      O => \n_0_last_master_r[3]_i_1__1\
    );
\last_master_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_last_master_r[0]_i_1__1\,
      Q => last_master_r(0),
      R => '0'
    );
\last_master_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_last_master_r[1]_i_1__2\,
      Q => last_master_r(1),
      R => '0'
    );
\last_master_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_last_master_r[2]_i_1__1\,
      Q => last_master_r(2),
      R => '0'
    );
\last_master_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_last_master_r[3]_i_1__1\,
      Q => last_master_r(3),
      R => '0'
    );
\ras_timer_r[1]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(2),
      I1 => p_76_out,
      O => \^o26\
    );
ras_timer_zero_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(1),
      I1 => p_115_out,
      O => \^o14\
    );
\ras_timer_zero_r_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(3),
      I1 => p_37_out,
      O => \^o13\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_tempmon is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    mmcm_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_tempmon : entity is "mig_7series_v2_3_tempmon";
end mig_7series_0_mig_7series_v2_3_tempmon;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_tempmon is
  signal device_temp_lcl : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal device_temp_r : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal device_temp_sync_r1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal device_temp_sync_r2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal device_temp_sync_r3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal device_temp_sync_r4 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal device_temp_sync_r4_neq_r3 : STD_LOGIC;
  signal device_temp_sync_r5 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \n_0_device_temp_101[11]_i_4\ : STD_LOGIC;
  signal \n_0_device_temp_101[11]_i_5\ : STD_LOGIC;
  signal \n_0_device_temp_101[11]_i_6\ : STD_LOGIC;
  signal \n_0_device_temp_101[11]_i_7\ : STD_LOGIC;
  signal \n_0_device_temp_101[11]_i_8\ : STD_LOGIC;
  signal \n_0_device_temp_r[11]_i_1\ : STD_LOGIC;
  signal n_0_device_temp_sync_r4_neq_r3_i_2 : STD_LOGIC;
  signal n_0_device_temp_sync_r4_neq_r3_i_3 : STD_LOGIC;
  signal n_0_device_temp_sync_r4_neq_r3_i_4 : STD_LOGIC;
  signal n_0_device_temp_sync_r4_neq_r3_i_5 : STD_LOGIC;
  signal n_0_device_temp_sync_r4_neq_r3_reg_i_1 : STD_LOGIC;
  signal \n_0_sync_cntr[2]_i_1\ : STD_LOGIC;
  signal \n_0_sync_cntr[3]_i_2\ : STD_LOGIC;
  signal \n_0_xadc_supplied_temperature.sample_en_i_2\ : STD_LOGIC;
  signal \n_0_xadc_supplied_temperature.sample_timer[0]_i_1\ : STD_LOGIC;
  signal \n_0_xadc_supplied_temperature.sample_timer[10]_i_3\ : STD_LOGIC;
  signal \n_0_xadc_supplied_temperature.sample_timer_clr_i_1\ : STD_LOGIC;
  signal \n_0_xadc_supplied_temperature.sample_timer_clr_reg\ : STD_LOGIC;
  signal \n_0_xadc_supplied_temperature.sample_timer_en_i_1\ : STD_LOGIC;
  signal \n_0_xadc_supplied_temperature.temperature[11]_i_1\ : STD_LOGIC;
  signal \n_0_xadc_supplied_temperature.tempmon_state[0]_i_1\ : STD_LOGIC;
  signal \n_0_xadc_supplied_temperature.tempmon_state[1]_i_1\ : STD_LOGIC;
  signal \n_0_xadc_supplied_temperature.tempmon_state_reg[0]\ : STD_LOGIC;
  signal \n_0_xadc_supplied_temperature.tempmon_state_reg[1]\ : STD_LOGIC;
  signal n_1_device_temp_sync_r4_neq_r3_reg_i_1 : STD_LOGIC;
  signal n_2_device_temp_sync_r4_neq_r3_reg_i_1 : STD_LOGIC;
  signal n_3_device_temp_sync_r4_neq_r3_reg_i_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rst_r1 : STD_LOGIC;
  signal rst_r2 : STD_LOGIC;
  signal sample_en : STD_LOGIC;
  signal sample_en0 : STD_LOGIC;
  signal sample_timer0 : STD_LOGIC;
  signal sample_timer_en : STD_LOGIC;
  signal sync_cntr0 : STD_LOGIC;
  signal \sync_cntr_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\ : STD_LOGIC;
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\ : STD_LOGIC;
  signal xadc_do : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xadc_drdy : STD_LOGIC;
  signal xadc_drdy_r : STD_LOGIC;
  signal \xadc_supplied_temperature.sample_timer_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_device_temp_sync_r4_neq_r3_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xadc_supplied_temperature.XADC_inst_BUSY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xadc_supplied_temperature.XADC_inst_EOC_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xadc_supplied_temperature.XADC_inst_EOS_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xadc_supplied_temperature.XADC_inst_JTAGBUSY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xadc_supplied_temperature.XADC_inst_JTAGLOCKED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xadc_supplied_temperature.XADC_inst_JTAGMODIFIED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xadc_supplied_temperature.XADC_inst_OT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xadc_supplied_temperature.XADC_inst_ALM_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_xadc_supplied_temperature.XADC_inst_CHANNEL_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_xadc_supplied_temperature.XADC_inst_MUXADDR_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \device_temp_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \device_temp_r_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_r_reg[10]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_r_reg[11]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_r_reg[5]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_r_reg[6]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_r_reg[7]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_r_reg[8]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_r_reg[9]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r3_reg[10]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r3_reg[11]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r3_reg[9]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r4_reg[10]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r4_reg[11]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r4_reg[9]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r5_reg[10]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r5_reg[11]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r5_reg[9]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sync_cntr[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \sync_cntr[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \sync_cntr[2]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \sync_cntr[3]_i_3\ : label is "soft_lutpair2";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \xadc_supplied_temperature.XADC_inst\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \xadc_supplied_temperature.rst_r1_reg\ : label is std.standard.true;
  attribute KEEP of \xadc_supplied_temperature.rst_r1_reg\ : label is "yes";
  attribute ASYNC_REG of \xadc_supplied_temperature.rst_r2_reg\ : label is std.standard.true;
  attribute KEEP of \xadc_supplied_temperature.rst_r2_reg\ : label is "yes";
  attribute SOFT_HLUTNM of \xadc_supplied_temperature.sample_timer[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \xadc_supplied_temperature.sample_timer[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \xadc_supplied_temperature.sample_timer[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \xadc_supplied_temperature.sample_timer[4]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \xadc_supplied_temperature.sample_timer[6]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \xadc_supplied_temperature.sample_timer[7]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \xadc_supplied_temperature.sample_timer[8]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \xadc_supplied_temperature.sample_timer[9]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \xadc_supplied_temperature.tempmon_state[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \xadc_supplied_temperature.tempmon_state[1]_i_1\ : label is "soft_lutpair3";
begin
\device_temp_101[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(0),
      O => D(0)
    );
\device_temp_101[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(10),
      O => D(10)
    );
\device_temp_101[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(11),
      O => D(11)
    );
\device_temp_101[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EF0F"
    )
    port map (
      I0 => device_temp_r(1),
      I1 => device_temp_r(0),
      I2 => \n_0_device_temp_101[11]_i_4\,
      I3 => device_temp_r(2),
      I4 => \n_0_device_temp_101[11]_i_5\,
      O => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\
    );
\device_temp_101[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000002AAAA"
    )
    port map (
      I0 => \n_0_device_temp_101[11]_i_6\,
      I1 => device_temp_r(8),
      I2 => device_temp_r(9),
      I3 => device_temp_r(10),
      I4 => device_temp_r(11),
      I5 => \n_0_device_temp_101[11]_i_7\,
      O => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\
    );
\device_temp_101[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => device_temp_r(4),
      I1 => device_temp_r(3),
      I2 => device_temp_r(6),
      I3 => device_temp_r(8),
      I4 => device_temp_r(9),
      O => \n_0_device_temp_101[11]_i_4\
    );
\device_temp_101[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04CCFFFFFFFFFFFF"
    )
    port map (
      I0 => device_temp_r(6),
      I1 => \n_0_device_temp_101[11]_i_8\,
      I2 => device_temp_r(5),
      I3 => device_temp_r(7),
      I4 => device_temp_r(10),
      I5 => device_temp_r(11),
      O => \n_0_device_temp_101[11]_i_5\
    );
\device_temp_101[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => device_temp_r(4),
      I1 => device_temp_r(5),
      I2 => device_temp_r(7),
      I3 => device_temp_r(11),
      O => \n_0_device_temp_101[11]_i_6\
    );
\device_temp_101[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C080808080808080"
    )
    port map (
      I0 => device_temp_r(6),
      I1 => device_temp_r(11),
      I2 => device_temp_r(7),
      I3 => device_temp_r(5),
      I4 => device_temp_r(2),
      I5 => device_temp_r(3),
      O => \n_0_device_temp_101[11]_i_7\
    );
\device_temp_101[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_r(8),
      I1 => device_temp_r(9),
      O => \n_0_device_temp_101[11]_i_8\
    );
\device_temp_101[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(1),
      O => D(1)
    );
\device_temp_101[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(2),
      O => D(2)
    );
\device_temp_101[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
    port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(3),
      O => D(3)
    );
\device_temp_101[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(4),
      O => D(4)
    );
\device_temp_101[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(5),
      O => D(5)
    );
\device_temp_101[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(6),
      O => D(6)
    );
\device_temp_101[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(7),
      O => D(7)
    );
\device_temp_101[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(8),
      O => D(8)
    );
\device_temp_101[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(9),
      O => D(9)
    );
\device_temp_r[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \sync_cntr_reg__0\(1),
      I1 => \sync_cntr_reg__0\(0),
      I2 => \sync_cntr_reg__0\(2),
      I3 => \sync_cntr_reg__0\(3),
      O => \n_0_device_temp_r[11]_i_1\
    );
\device_temp_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_device_temp_r[11]_i_1\,
      D => device_temp_sync_r5(0),
      Q => device_temp_r(0),
      R => '0'
    );
\device_temp_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_device_temp_r[11]_i_1\,
      D => device_temp_sync_r5(10),
      Q => device_temp_r(10),
      R => '0'
    );
\device_temp_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_device_temp_r[11]_i_1\,
      D => device_temp_sync_r5(11),
      Q => device_temp_r(11),
      R => '0'
    );
\device_temp_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_device_temp_r[11]_i_1\,
      D => device_temp_sync_r5(1),
      Q => device_temp_r(1),
      R => '0'
    );
\device_temp_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_device_temp_r[11]_i_1\,
      D => device_temp_sync_r5(2),
      Q => device_temp_r(2),
      R => '0'
    );
\device_temp_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_device_temp_r[11]_i_1\,
      D => device_temp_sync_r5(3),
      Q => device_temp_r(3),
      R => '0'
    );
\device_temp_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_device_temp_r[11]_i_1\,
      D => device_temp_sync_r5(4),
      Q => device_temp_r(4),
      R => '0'
    );
\device_temp_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_device_temp_r[11]_i_1\,
      D => device_temp_sync_r5(5),
      Q => device_temp_r(5),
      R => '0'
    );
\device_temp_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_device_temp_r[11]_i_1\,
      D => device_temp_sync_r5(6),
      Q => device_temp_r(6),
      R => '0'
    );
\device_temp_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_device_temp_r[11]_i_1\,
      D => device_temp_sync_r5(7),
      Q => device_temp_r(7),
      R => '0'
    );
\device_temp_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_device_temp_r[11]_i_1\,
      D => device_temp_sync_r5(8),
      Q => device_temp_r(8),
      R => '0'
    );
\device_temp_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_device_temp_r[11]_i_1\,
      D => device_temp_sync_r5(9),
      Q => device_temp_r(9),
      R => '0'
    );
\device_temp_sync_r1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(0),
      Q => device_temp_sync_r1(0),
      R => '0'
    );
\device_temp_sync_r1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(10),
      Q => device_temp_sync_r1(10),
      R => '0'
    );
\device_temp_sync_r1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(11),
      Q => device_temp_sync_r1(11),
      R => '0'
    );
\device_temp_sync_r1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(1),
      Q => device_temp_sync_r1(1),
      R => '0'
    );
\device_temp_sync_r1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(2),
      Q => device_temp_sync_r1(2),
      R => '0'
    );
\device_temp_sync_r1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(3),
      Q => device_temp_sync_r1(3),
      R => '0'
    );
\device_temp_sync_r1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(4),
      Q => device_temp_sync_r1(4),
      R => '0'
    );
\device_temp_sync_r1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(5),
      Q => device_temp_sync_r1(5),
      R => '0'
    );
\device_temp_sync_r1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(6),
      Q => device_temp_sync_r1(6),
      R => '0'
    );
\device_temp_sync_r1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(7),
      Q => device_temp_sync_r1(7),
      R => '0'
    );
\device_temp_sync_r1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(8),
      Q => device_temp_sync_r1(8),
      R => '0'
    );
\device_temp_sync_r1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(9),
      Q => device_temp_sync_r1(9),
      R => '0'
    );
\device_temp_sync_r2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(0),
      Q => device_temp_sync_r2(0),
      R => '0'
    );
\device_temp_sync_r2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(10),
      Q => device_temp_sync_r2(10),
      R => '0'
    );
\device_temp_sync_r2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(11),
      Q => device_temp_sync_r2(11),
      R => '0'
    );
\device_temp_sync_r2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(1),
      Q => device_temp_sync_r2(1),
      R => '0'
    );
\device_temp_sync_r2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(2),
      Q => device_temp_sync_r2(2),
      R => '0'
    );
\device_temp_sync_r2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(3),
      Q => device_temp_sync_r2(3),
      R => '0'
    );
\device_temp_sync_r2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(4),
      Q => device_temp_sync_r2(4),
      R => '0'
    );
\device_temp_sync_r2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(5),
      Q => device_temp_sync_r2(5),
      R => '0'
    );
\device_temp_sync_r2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(6),
      Q => device_temp_sync_r2(6),
      R => '0'
    );
\device_temp_sync_r2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(7),
      Q => device_temp_sync_r2(7),
      R => '0'
    );
\device_temp_sync_r2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(8),
      Q => device_temp_sync_r2(8),
      R => '0'
    );
\device_temp_sync_r2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(9),
      Q => device_temp_sync_r2(9),
      R => '0'
    );
\device_temp_sync_r3_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(0),
      Q => device_temp_sync_r3(0),
      R => '0'
    );
\device_temp_sync_r3_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(10),
      Q => device_temp_sync_r3(10),
      R => '0'
    );
\device_temp_sync_r3_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(11),
      Q => device_temp_sync_r3(11),
      R => '0'
    );
\device_temp_sync_r3_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(1),
      Q => device_temp_sync_r3(1),
      R => '0'
    );
\device_temp_sync_r3_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(2),
      Q => device_temp_sync_r3(2),
      R => '0'
    );
\device_temp_sync_r3_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(3),
      Q => device_temp_sync_r3(3),
      R => '0'
    );
\device_temp_sync_r3_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(4),
      Q => device_temp_sync_r3(4),
      R => '0'
    );
\device_temp_sync_r3_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(5),
      Q => device_temp_sync_r3(5),
      R => '0'
    );
\device_temp_sync_r3_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(6),
      Q => device_temp_sync_r3(6),
      R => '0'
    );
\device_temp_sync_r3_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(7),
      Q => device_temp_sync_r3(7),
      R => '0'
    );
\device_temp_sync_r3_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(8),
      Q => device_temp_sync_r3(8),
      R => '0'
    );
\device_temp_sync_r3_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(9),
      Q => device_temp_sync_r3(9),
      R => '0'
    );
device_temp_sync_r4_neq_r3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => device_temp_sync_r4(9),
      I1 => device_temp_sync_r3(9),
      I2 => device_temp_sync_r3(11),
      I3 => device_temp_sync_r4(11),
      I4 => device_temp_sync_r3(10),
      I5 => device_temp_sync_r4(10),
      O => n_0_device_temp_sync_r4_neq_r3_i_2
    );
device_temp_sync_r4_neq_r3_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => device_temp_sync_r4(6),
      I1 => device_temp_sync_r3(6),
      I2 => device_temp_sync_r3(8),
      I3 => device_temp_sync_r4(8),
      I4 => device_temp_sync_r3(7),
      I5 => device_temp_sync_r4(7),
      O => n_0_device_temp_sync_r4_neq_r3_i_3
    );
device_temp_sync_r4_neq_r3_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => device_temp_sync_r4(3),
      I1 => device_temp_sync_r3(3),
      I2 => device_temp_sync_r3(5),
      I3 => device_temp_sync_r4(5),
      I4 => device_temp_sync_r3(4),
      I5 => device_temp_sync_r4(4),
      O => n_0_device_temp_sync_r4_neq_r3_i_4
    );
device_temp_sync_r4_neq_r3_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => device_temp_sync_r4(0),
      I1 => device_temp_sync_r3(0),
      I2 => device_temp_sync_r3(2),
      I3 => device_temp_sync_r4(2),
      I4 => device_temp_sync_r3(1),
      I5 => device_temp_sync_r4(1),
      O => n_0_device_temp_sync_r4_neq_r3_i_5
    );
device_temp_sync_r4_neq_r3_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_device_temp_sync_r4_neq_r3_reg_i_1,
      Q => device_temp_sync_r4_neq_r3,
      R => '0'
    );
device_temp_sync_r4_neq_r3_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_device_temp_sync_r4_neq_r3_reg_i_1,
      CO(2) => n_1_device_temp_sync_r4_neq_r3_reg_i_1,
      CO(1) => n_2_device_temp_sync_r4_neq_r3_reg_i_1,
      CO(0) => n_3_device_temp_sync_r4_neq_r3_reg_i_1,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3 downto 0) => NLW_device_temp_sync_r4_neq_r3_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_device_temp_sync_r4_neq_r3_i_2,
      S(2) => n_0_device_temp_sync_r4_neq_r3_i_3,
      S(1) => n_0_device_temp_sync_r4_neq_r3_i_4,
      S(0) => n_0_device_temp_sync_r4_neq_r3_i_5
    );
\device_temp_sync_r4_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(0),
      Q => device_temp_sync_r4(0),
      R => '0'
    );
\device_temp_sync_r4_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(10),
      Q => device_temp_sync_r4(10),
      R => '0'
    );
\device_temp_sync_r4_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(11),
      Q => device_temp_sync_r4(11),
      R => '0'
    );
\device_temp_sync_r4_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(1),
      Q => device_temp_sync_r4(1),
      R => '0'
    );
\device_temp_sync_r4_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(2),
      Q => device_temp_sync_r4(2),
      R => '0'
    );
\device_temp_sync_r4_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(3),
      Q => device_temp_sync_r4(3),
      R => '0'
    );
\device_temp_sync_r4_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(4),
      Q => device_temp_sync_r4(4),
      R => '0'
    );
\device_temp_sync_r4_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(5),
      Q => device_temp_sync_r4(5),
      R => '0'
    );
\device_temp_sync_r4_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(6),
      Q => device_temp_sync_r4(6),
      R => '0'
    );
\device_temp_sync_r4_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(7),
      Q => device_temp_sync_r4(7),
      R => '0'
    );
\device_temp_sync_r4_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(8),
      Q => device_temp_sync_r4(8),
      R => '0'
    );
\device_temp_sync_r4_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(9),
      Q => device_temp_sync_r4(9),
      R => '0'
    );
\device_temp_sync_r5_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(0),
      Q => device_temp_sync_r5(0),
      R => '0'
    );
\device_temp_sync_r5_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(10),
      Q => device_temp_sync_r5(10),
      R => '0'
    );
\device_temp_sync_r5_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(11),
      Q => device_temp_sync_r5(11),
      R => '0'
    );
\device_temp_sync_r5_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(1),
      Q => device_temp_sync_r5(1),
      R => '0'
    );
\device_temp_sync_r5_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(2),
      Q => device_temp_sync_r5(2),
      R => '0'
    );
\device_temp_sync_r5_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(3),
      Q => device_temp_sync_r5(3),
      R => '0'
    );
\device_temp_sync_r5_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(4),
      Q => device_temp_sync_r5(4),
      R => '0'
    );
\device_temp_sync_r5_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(5),
      Q => device_temp_sync_r5(5),
      R => '0'
    );
\device_temp_sync_r5_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(6),
      Q => device_temp_sync_r5(6),
      R => '0'
    );
\device_temp_sync_r5_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(7),
      Q => device_temp_sync_r5(7),
      R => '0'
    );
\device_temp_sync_r5_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(8),
      Q => device_temp_sync_r5(8),
      R => '0'
    );
\device_temp_sync_r5_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(9),
      Q => device_temp_sync_r5(9),
      R => '0'
    );
\sync_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \sync_cntr_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\sync_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \sync_cntr_reg__0\(0),
      I1 => \sync_cntr_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\sync_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \sync_cntr_reg__0\(1),
      I1 => \sync_cntr_reg__0\(0),
      I2 => \sync_cntr_reg__0\(2),
      O => \n_0_sync_cntr[2]_i_1\
    );
\sync_cntr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => SR(0),
      I1 => device_temp_sync_r4_neq_r3,
      O => sync_cntr0
    );
\sync_cntr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \sync_cntr_reg__0\(3),
      I1 => \sync_cntr_reg__0\(2),
      I2 => \sync_cntr_reg__0\(0),
      I3 => \sync_cntr_reg__0\(1),
      O => \n_0_sync_cntr[3]_i_2\
    );
\sync_cntr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \sync_cntr_reg__0\(0),
      I1 => \sync_cntr_reg__0\(1),
      I2 => \sync_cntr_reg__0\(2),
      I3 => \sync_cntr_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\sync_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_sync_cntr[3]_i_2\,
      D => \p_0_in__0\(0),
      Q => \sync_cntr_reg__0\(0),
      R => sync_cntr0
    );
\sync_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_sync_cntr[3]_i_2\,
      D => \p_0_in__0\(1),
      Q => \sync_cntr_reg__0\(1),
      R => sync_cntr0
    );
\sync_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_sync_cntr[3]_i_2\,
      D => \n_0_sync_cntr[2]_i_1\,
      Q => \sync_cntr_reg__0\(2),
      R => sync_cntr0
    );
\sync_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_sync_cntr[3]_i_2\,
      D => \p_0_in__0\(3),
      Q => \sync_cntr_reg__0\(3),
      R => sync_cntr0
    );
\xadc_supplied_temperature.XADC_inst\: unisim.vcomponents.XADC
    generic map(
      INIT_40 => X"1000",
      INIT_41 => X"2FFF",
      INIT_42 => X"0800",
      INIT_43 => X"0000",
      INIT_44 => X"0000",
      INIT_45 => X"0000",
      INIT_46 => X"0000",
      INIT_47 => X"0000",
      INIT_48 => X"0101",
      INIT_49 => X"0000",
      INIT_4A => X"0100",
      INIT_4B => X"0000",
      INIT_4C => X"0000",
      INIT_4D => X"0000",
      INIT_4E => X"0000",
      INIT_4F => X"0000",
      INIT_50 => X"B5ED",
      INIT_51 => X"57E4",
      INIT_52 => X"A147",
      INIT_53 => X"CA33",
      INIT_54 => X"A93A",
      INIT_55 => X"52C6",
      INIT_56 => X"9555",
      INIT_57 => X"AE4E",
      INIT_58 => X"5999",
      INIT_59 => X"0000",
      INIT_5A => X"0000",
      INIT_5B => X"0000",
      INIT_5C => X"5111",
      INIT_5D => X"0000",
      INIT_5E => X"0000",
      INIT_5F => X"0000",
      IS_CONVSTCLK_INVERTED => '0',
      IS_DCLK_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SIM_MONITOR_FILE => "design.txt"
    )
    port map (
      ALM(7 downto 0) => \NLW_xadc_supplied_temperature.XADC_inst_ALM_UNCONNECTED\(7 downto 0),
      BUSY => \NLW_xadc_supplied_temperature.XADC_inst_BUSY_UNCONNECTED\,
      CHANNEL(4 downto 0) => \NLW_xadc_supplied_temperature.XADC_inst_CHANNEL_UNCONNECTED\(4 downto 0),
      CONVST => '0',
      CONVSTCLK => '0',
      DADDR(6) => '0',
      DADDR(5) => '0',
      DADDR(4) => '0',
      DADDR(3) => '0',
      DADDR(2) => '0',
      DADDR(1) => '0',
      DADDR(0) => '0',
      DCLK => mmcm_clk,
      DEN => \n_0_xadc_supplied_temperature.sample_timer_clr_reg\,
      DI(15) => '0',
      DI(14) => '0',
      DI(13) => '0',
      DI(12) => '0',
      DI(11) => '0',
      DI(10) => '0',
      DI(9) => '0',
      DI(8) => '0',
      DI(7) => '0',
      DI(6) => '0',
      DI(5) => '0',
      DI(4) => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      DO(15 downto 0) => xadc_do(15 downto 0),
      DRDY => xadc_drdy,
      DWE => '0',
      EOC => \NLW_xadc_supplied_temperature.XADC_inst_EOC_UNCONNECTED\,
      EOS => \NLW_xadc_supplied_temperature.XADC_inst_EOS_UNCONNECTED\,
      JTAGBUSY => \NLW_xadc_supplied_temperature.XADC_inst_JTAGBUSY_UNCONNECTED\,
      JTAGLOCKED => \NLW_xadc_supplied_temperature.XADC_inst_JTAGLOCKED_UNCONNECTED\,
      JTAGMODIFIED => \NLW_xadc_supplied_temperature.XADC_inst_JTAGMODIFIED_UNCONNECTED\,
      MUXADDR(4 downto 0) => \NLW_xadc_supplied_temperature.XADC_inst_MUXADDR_UNCONNECTED\(4 downto 0),
      OT => \NLW_xadc_supplied_temperature.XADC_inst_OT_UNCONNECTED\,
      RESET => '0',
      VAUXN(15) => '0',
      VAUXN(14) => '0',
      VAUXN(13) => '0',
      VAUXN(12) => '0',
      VAUXN(11) => '0',
      VAUXN(10) => '0',
      VAUXN(9) => '0',
      VAUXN(8) => '0',
      VAUXN(7) => '0',
      VAUXN(6) => '0',
      VAUXN(5) => '0',
      VAUXN(4) => '0',
      VAUXN(3) => '0',
      VAUXN(2) => '0',
      VAUXN(1) => '0',
      VAUXN(0) => '0',
      VAUXP(15) => '0',
      VAUXP(14) => '0',
      VAUXP(13) => '0',
      VAUXP(12) => '0',
      VAUXP(11) => '0',
      VAUXP(10) => '0',
      VAUXP(9) => '0',
      VAUXP(8) => '0',
      VAUXP(7) => '0',
      VAUXP(6) => '0',
      VAUXP(5) => '0',
      VAUXP(4) => '0',
      VAUXP(3) => '0',
      VAUXP(2) => '0',
      VAUXP(1) => '0',
      VAUXP(0) => '0',
      VN => '0',
      VP => '0'
    );
\xadc_supplied_temperature.rst_r1_reg\: unisim.vcomponents.FDRE
    port map (
      C => mmcm_clk,
      CE => '1',
      D => SR(0),
      Q => rst_r1,
      R => '0'
    );
\xadc_supplied_temperature.rst_r2_reg\: unisim.vcomponents.FDRE
    port map (
      C => mmcm_clk,
      CE => '1',
      D => rst_r1,
      Q => rst_r2,
      R => '0'
    );
\xadc_supplied_temperature.sample_en_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => \xadc_supplied_temperature.sample_timer_reg__0\(0),
      I1 => \xadc_supplied_temperature.sample_timer_reg__0\(2),
      I2 => \xadc_supplied_temperature.sample_timer_reg__0\(4),
      I3 => \xadc_supplied_temperature.sample_timer_reg__0\(3),
      I4 => \xadc_supplied_temperature.sample_timer_reg__0\(1),
      I5 => \n_0_xadc_supplied_temperature.sample_en_i_2\,
      O => sample_en0
    );
\xadc_supplied_temperature.sample_en_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => \xadc_supplied_temperature.sample_timer_reg__0\(5),
      I1 => \xadc_supplied_temperature.sample_timer_reg__0\(6),
      I2 => \xadc_supplied_temperature.sample_timer_reg__0\(9),
      I3 => \xadc_supplied_temperature.sample_timer_reg__0\(10),
      I4 => \xadc_supplied_temperature.sample_timer_reg__0\(7),
      I5 => \xadc_supplied_temperature.sample_timer_reg__0\(8),
      O => \n_0_xadc_supplied_temperature.sample_en_i_2\
    );
\xadc_supplied_temperature.sample_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => '1',
      D => sample_en0,
      Q => sample_en,
      R => '0'
    );
\xadc_supplied_temperature.sample_timer[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \xadc_supplied_temperature.sample_timer_reg__0\(0),
      O => \n_0_xadc_supplied_temperature.sample_timer[0]_i_1\
    );
\xadc_supplied_temperature.sample_timer[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rst_r2,
      I1 => \n_0_xadc_supplied_temperature.sample_timer_clr_reg\,
      O => sample_timer0
    );
\xadc_supplied_temperature.sample_timer[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
    port map (
      I0 => \xadc_supplied_temperature.sample_timer_reg__0\(9),
      I1 => \xadc_supplied_temperature.sample_timer_reg__0\(7),
      I2 => \n_0_xadc_supplied_temperature.sample_timer[10]_i_3\,
      I3 => \xadc_supplied_temperature.sample_timer_reg__0\(6),
      I4 => \xadc_supplied_temperature.sample_timer_reg__0\(8),
      I5 => \xadc_supplied_temperature.sample_timer_reg__0\(10),
      O => p_0_in(10)
    );
\xadc_supplied_temperature.sample_timer[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \xadc_supplied_temperature.sample_timer_reg__0\(4),
      I1 => \xadc_supplied_temperature.sample_timer_reg__0\(2),
      I2 => \xadc_supplied_temperature.sample_timer_reg__0\(0),
      I3 => \xadc_supplied_temperature.sample_timer_reg__0\(1),
      I4 => \xadc_supplied_temperature.sample_timer_reg__0\(3),
      I5 => \xadc_supplied_temperature.sample_timer_reg__0\(5),
      O => \n_0_xadc_supplied_temperature.sample_timer[10]_i_3\
    );
\xadc_supplied_temperature.sample_timer[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \xadc_supplied_temperature.sample_timer_reg__0\(0),
      I1 => \xadc_supplied_temperature.sample_timer_reg__0\(1),
      O => p_0_in(1)
    );
\xadc_supplied_temperature.sample_timer[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \xadc_supplied_temperature.sample_timer_reg__0\(1),
      I1 => \xadc_supplied_temperature.sample_timer_reg__0\(0),
      I2 => \xadc_supplied_temperature.sample_timer_reg__0\(2),
      O => p_0_in(2)
    );
\xadc_supplied_temperature.sample_timer[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \xadc_supplied_temperature.sample_timer_reg__0\(2),
      I1 => \xadc_supplied_temperature.sample_timer_reg__0\(0),
      I2 => \xadc_supplied_temperature.sample_timer_reg__0\(1),
      I3 => \xadc_supplied_temperature.sample_timer_reg__0\(3),
      O => p_0_in(3)
    );
\xadc_supplied_temperature.sample_timer[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \xadc_supplied_temperature.sample_timer_reg__0\(3),
      I1 => \xadc_supplied_temperature.sample_timer_reg__0\(1),
      I2 => \xadc_supplied_temperature.sample_timer_reg__0\(0),
      I3 => \xadc_supplied_temperature.sample_timer_reg__0\(2),
      I4 => \xadc_supplied_temperature.sample_timer_reg__0\(4),
      O => p_0_in(4)
    );
\xadc_supplied_temperature.sample_timer[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \xadc_supplied_temperature.sample_timer_reg__0\(4),
      I1 => \xadc_supplied_temperature.sample_timer_reg__0\(2),
      I2 => \xadc_supplied_temperature.sample_timer_reg__0\(0),
      I3 => \xadc_supplied_temperature.sample_timer_reg__0\(1),
      I4 => \xadc_supplied_temperature.sample_timer_reg__0\(3),
      I5 => \xadc_supplied_temperature.sample_timer_reg__0\(5),
      O => p_0_in(5)
    );
\xadc_supplied_temperature.sample_timer[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_xadc_supplied_temperature.sample_timer[10]_i_3\,
      I1 => \xadc_supplied_temperature.sample_timer_reg__0\(6),
      O => p_0_in(6)
    );
\xadc_supplied_temperature.sample_timer[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => \xadc_supplied_temperature.sample_timer_reg__0\(6),
      I1 => \n_0_xadc_supplied_temperature.sample_timer[10]_i_3\,
      I2 => \xadc_supplied_temperature.sample_timer_reg__0\(7),
      O => p_0_in(7)
    );
\xadc_supplied_temperature.sample_timer[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
    port map (
      I0 => \xadc_supplied_temperature.sample_timer_reg__0\(7),
      I1 => \n_0_xadc_supplied_temperature.sample_timer[10]_i_3\,
      I2 => \xadc_supplied_temperature.sample_timer_reg__0\(6),
      I3 => \xadc_supplied_temperature.sample_timer_reg__0\(8),
      O => p_0_in(8)
    );
\xadc_supplied_temperature.sample_timer[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
    port map (
      I0 => \xadc_supplied_temperature.sample_timer_reg__0\(8),
      I1 => \xadc_supplied_temperature.sample_timer_reg__0\(6),
      I2 => \n_0_xadc_supplied_temperature.sample_timer[10]_i_3\,
      I3 => \xadc_supplied_temperature.sample_timer_reg__0\(7),
      I4 => \xadc_supplied_temperature.sample_timer_reg__0\(9),
      O => p_0_in(9)
    );
\xadc_supplied_temperature.sample_timer_clr_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2302"
    )
    port map (
      I0 => \n_0_xadc_supplied_temperature.sample_timer_clr_reg\,
      I1 => rst_r2,
      I2 => \n_0_xadc_supplied_temperature.tempmon_state_reg[1]\,
      I3 => \n_0_xadc_supplied_temperature.tempmon_state_reg[0]\,
      O => \n_0_xadc_supplied_temperature.sample_timer_clr_i_1\
    );
\xadc_supplied_temperature.sample_timer_clr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => '1',
      D => \n_0_xadc_supplied_temperature.sample_timer_clr_i_1\,
      Q => \n_0_xadc_supplied_temperature.sample_timer_clr_reg\,
      R => '0'
    );
\xadc_supplied_temperature.sample_timer_en_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3203"
    )
    port map (
      I0 => sample_timer_en,
      I1 => rst_r2,
      I2 => \n_0_xadc_supplied_temperature.tempmon_state_reg[0]\,
      I3 => \n_0_xadc_supplied_temperature.tempmon_state_reg[1]\,
      O => \n_0_xadc_supplied_temperature.sample_timer_en_i_1\
    );
\xadc_supplied_temperature.sample_timer_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => '1',
      D => \n_0_xadc_supplied_temperature.sample_timer_en_i_1\,
      Q => sample_timer_en,
      R => '0'
    );
\xadc_supplied_temperature.sample_timer_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => sample_timer_en,
      D => \n_0_xadc_supplied_temperature.sample_timer[0]_i_1\,
      Q => \xadc_supplied_temperature.sample_timer_reg__0\(0),
      R => sample_timer0
    );
\xadc_supplied_temperature.sample_timer_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => sample_timer_en,
      D => p_0_in(10),
      Q => \xadc_supplied_temperature.sample_timer_reg__0\(10),
      R => sample_timer0
    );
\xadc_supplied_temperature.sample_timer_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => sample_timer_en,
      D => p_0_in(1),
      Q => \xadc_supplied_temperature.sample_timer_reg__0\(1),
      R => sample_timer0
    );
\xadc_supplied_temperature.sample_timer_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => sample_timer_en,
      D => p_0_in(2),
      Q => \xadc_supplied_temperature.sample_timer_reg__0\(2),
      R => sample_timer0
    );
\xadc_supplied_temperature.sample_timer_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => sample_timer_en,
      D => p_0_in(3),
      Q => \xadc_supplied_temperature.sample_timer_reg__0\(3),
      R => sample_timer0
    );
\xadc_supplied_temperature.sample_timer_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => sample_timer_en,
      D => p_0_in(4),
      Q => \xadc_supplied_temperature.sample_timer_reg__0\(4),
      R => sample_timer0
    );
\xadc_supplied_temperature.sample_timer_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => sample_timer_en,
      D => p_0_in(5),
      Q => \xadc_supplied_temperature.sample_timer_reg__0\(5),
      R => sample_timer0
    );
\xadc_supplied_temperature.sample_timer_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => sample_timer_en,
      D => p_0_in(6),
      Q => \xadc_supplied_temperature.sample_timer_reg__0\(6),
      R => sample_timer0
    );
\xadc_supplied_temperature.sample_timer_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => sample_timer_en,
      D => p_0_in(7),
      Q => \xadc_supplied_temperature.sample_timer_reg__0\(7),
      R => sample_timer0
    );
\xadc_supplied_temperature.sample_timer_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => sample_timer_en,
      D => p_0_in(8),
      Q => \xadc_supplied_temperature.sample_timer_reg__0\(8),
      R => sample_timer0
    );
\xadc_supplied_temperature.sample_timer_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => sample_timer_en,
      D => p_0_in(9),
      Q => \xadc_supplied_temperature.sample_timer_reg__0\(9),
      R => sample_timer0
    );
\xadc_supplied_temperature.temperature[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_xadc_supplied_temperature.tempmon_state_reg[0]\,
      I1 => \n_0_xadc_supplied_temperature.tempmon_state_reg[1]\,
      O => \n_0_xadc_supplied_temperature.temperature[11]_i_1\
    );
\xadc_supplied_temperature.temperature_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => \n_0_xadc_supplied_temperature.temperature[11]_i_1\,
      D => p_1_in(0),
      Q => device_temp_lcl(0),
      R => rst_r2
    );
\xadc_supplied_temperature.temperature_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => \n_0_xadc_supplied_temperature.temperature[11]_i_1\,
      D => p_1_in(10),
      Q => device_temp_lcl(10),
      R => rst_r2
    );
\xadc_supplied_temperature.temperature_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => \n_0_xadc_supplied_temperature.temperature[11]_i_1\,
      D => p_1_in(11),
      Q => device_temp_lcl(11),
      R => rst_r2
    );
\xadc_supplied_temperature.temperature_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => \n_0_xadc_supplied_temperature.temperature[11]_i_1\,
      D => p_1_in(1),
      Q => device_temp_lcl(1),
      R => rst_r2
    );
\xadc_supplied_temperature.temperature_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => \n_0_xadc_supplied_temperature.temperature[11]_i_1\,
      D => p_1_in(2),
      Q => device_temp_lcl(2),
      R => rst_r2
    );
\xadc_supplied_temperature.temperature_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => \n_0_xadc_supplied_temperature.temperature[11]_i_1\,
      D => p_1_in(3),
      Q => device_temp_lcl(3),
      R => rst_r2
    );
\xadc_supplied_temperature.temperature_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => \n_0_xadc_supplied_temperature.temperature[11]_i_1\,
      D => p_1_in(4),
      Q => device_temp_lcl(4),
      R => rst_r2
    );
\xadc_supplied_temperature.temperature_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => \n_0_xadc_supplied_temperature.temperature[11]_i_1\,
      D => p_1_in(5),
      Q => device_temp_lcl(5),
      R => rst_r2
    );
\xadc_supplied_temperature.temperature_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => \n_0_xadc_supplied_temperature.temperature[11]_i_1\,
      D => p_1_in(6),
      Q => device_temp_lcl(6),
      R => rst_r2
    );
\xadc_supplied_temperature.temperature_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => \n_0_xadc_supplied_temperature.temperature[11]_i_1\,
      D => p_1_in(7),
      Q => device_temp_lcl(7),
      R => rst_r2
    );
\xadc_supplied_temperature.temperature_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => \n_0_xadc_supplied_temperature.temperature[11]_i_1\,
      D => p_1_in(8),
      Q => device_temp_lcl(8),
      R => rst_r2
    );
\xadc_supplied_temperature.temperature_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => \n_0_xadc_supplied_temperature.temperature[11]_i_1\,
      D => p_1_in(9),
      Q => device_temp_lcl(9),
      R => rst_r2
    );
\xadc_supplied_temperature.tempmon_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
    port map (
      I0 => xadc_drdy_r,
      I1 => \n_0_xadc_supplied_temperature.tempmon_state_reg[1]\,
      I2 => sample_en,
      I3 => \n_0_xadc_supplied_temperature.tempmon_state_reg[0]\,
      O => \n_0_xadc_supplied_temperature.tempmon_state[0]_i_1\
    );
\xadc_supplied_temperature.tempmon_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_xadc_supplied_temperature.tempmon_state_reg[0]\,
      I1 => \n_0_xadc_supplied_temperature.tempmon_state_reg[1]\,
      O => \n_0_xadc_supplied_temperature.tempmon_state[1]_i_1\
    );
\xadc_supplied_temperature.tempmon_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => '1',
      D => \n_0_xadc_supplied_temperature.tempmon_state[0]_i_1\,
      Q => \n_0_xadc_supplied_temperature.tempmon_state_reg[0]\,
      R => rst_r2
    );
\xadc_supplied_temperature.tempmon_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => '1',
      D => \n_0_xadc_supplied_temperature.tempmon_state[1]_i_1\,
      Q => \n_0_xadc_supplied_temperature.tempmon_state_reg[1]\,
      R => rst_r2
    );
\xadc_supplied_temperature.xadc_do_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => '1',
      D => xadc_do(10),
      Q => p_1_in(6),
      R => rst_r2
    );
\xadc_supplied_temperature.xadc_do_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => '1',
      D => xadc_do(11),
      Q => p_1_in(7),
      R => rst_r2
    );
\xadc_supplied_temperature.xadc_do_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => '1',
      D => xadc_do(12),
      Q => p_1_in(8),
      R => rst_r2
    );
\xadc_supplied_temperature.xadc_do_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => '1',
      D => xadc_do(13),
      Q => p_1_in(9),
      R => rst_r2
    );
\xadc_supplied_temperature.xadc_do_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => '1',
      D => xadc_do(14),
      Q => p_1_in(10),
      R => rst_r2
    );
\xadc_supplied_temperature.xadc_do_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => '1',
      D => xadc_do(15),
      Q => p_1_in(11),
      R => rst_r2
    );
\xadc_supplied_temperature.xadc_do_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => '1',
      D => xadc_do(4),
      Q => p_1_in(0),
      R => rst_r2
    );
\xadc_supplied_temperature.xadc_do_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => '1',
      D => xadc_do(5),
      Q => p_1_in(1),
      R => rst_r2
    );
\xadc_supplied_temperature.xadc_do_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => '1',
      D => xadc_do(6),
      Q => p_1_in(2),
      R => rst_r2
    );
\xadc_supplied_temperature.xadc_do_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => '1',
      D => xadc_do(7),
      Q => p_1_in(3),
      R => rst_r2
    );
\xadc_supplied_temperature.xadc_do_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => '1',
      D => xadc_do(8),
      Q => p_1_in(4),
      R => rst_r2
    );
\xadc_supplied_temperature.xadc_do_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => '1',
      D => xadc_do(9),
      Q => p_1_in(5),
      R => rst_r2
    );
\xadc_supplied_temperature.xadc_drdy_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => mmcm_clk,
      CE => '1',
      D => xadc_drdy,
      Q => xadc_drdy_r,
      R => rst_r2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_ui_cmd is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    app_hi_pri_r2 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    rd_accepted : out STD_LOGIC;
    O3 : out STD_LOGIC;
    I23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    p_106_out : out STD_LOGIC;
    p_145_out : out STD_LOGIC;
    p_67_out : out STD_LOGIC;
    p_28_out : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O9 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    row : out STD_LOGIC_VECTOR ( 12 downto 0 );
    I22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    was_wr0 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    I61 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O6 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    wr_accepted : out STD_LOGIC;
    use_addr : out STD_LOGIC;
    I60 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I62 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    app_rdy_ns : in STD_LOGIC;
    CLK : in STD_LOGIC;
    I3 : in STD_LOGIC;
    app_en : in STD_LOGIC;
    O26 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O23 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    O25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC;
    O22 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I7 : in STD_LOGIC;
    O21 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I8 : in STD_LOGIC;
    O20 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I9 : in STD_LOGIC;
    O19 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    periodic_rd_ack_r : in STD_LOGIC;
    periodic_rd_cntr_r : in STD_LOGIC;
    periodic_rd_r : in STD_LOGIC;
    occ_cnt_r : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_req_cnt_r : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_data_buf_addr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    app_addr : in STD_LOGIC_VECTOR ( 25 downto 0 );
    app_cmd : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_ui_cmd : entity is "mig_7series_v2_3_ui_cmd";
end mig_7series_0_mig_7series_v2_3_ui_cmd;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_ui_cmd is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^i61\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal app_addr_r10 : STD_LOGIC;
  signal app_cmd_r1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal app_cmd_r2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal app_en_r1 : STD_LOGIC;
  signal \^app_hi_pri_r2\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[0]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[10]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[11]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[12]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[13]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[14]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[15]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[16]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[17]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[18]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[19]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[1]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[20]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[21]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[22]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[2]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[3]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[4]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[5]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[6]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[7]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[8]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[9]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[0]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[10]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[11]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[12]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[13]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[14]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[15]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[16]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[17]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[18]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[19]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[1]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[20]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[21]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[22]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[2]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[3]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[4]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[5]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[6]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[7]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[8]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[9]\ : STD_LOGIC;
  signal n_0_rb_hit_busy_r_i_2 : STD_LOGIC;
  signal \n_0_rb_hit_busy_r_i_2__0\ : STD_LOGIC;
  signal \n_0_rb_hit_busy_r_i_2__1\ : STD_LOGIC;
  signal \n_0_rb_hit_busy_r_i_2__2\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^row\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of accept_internal_r_i_6 : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \data_buf_address_counter.data_buf_addr_cnt_r[3]_i_1\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl[3]_i_1\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \req_bank_r_lcl[0]_i_1\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \req_bank_r_lcl[1]_i_1\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \req_bank_r_lcl[2]_i_1\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \req_col_r[0]_i_1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \req_col_r[1]_i_1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \req_col_r[2]_i_1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \req_col_r[3]_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \req_col_r[4]_i_1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \req_col_r[5]_i_1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \req_col_r[6]_i_1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \req_col_r[7]_i_1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \req_col_r[8]_i_1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \req_col_r[9]_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \req_data_buf_addr_r[2]_i_1\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of req_priority_r_i_1 : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \req_row_r_lcl[0]_i_1\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \req_row_r_lcl[10]_i_1\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \req_row_r_lcl[11]_i_1\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \req_row_r_lcl[12]_i_1\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \req_row_r_lcl[1]_i_1\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \req_row_r_lcl[2]_i_1\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \req_row_r_lcl[3]_i_1\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \req_row_r_lcl[4]_i_1\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \req_row_r_lcl[5]_i_1\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \req_row_r_lcl[6]_i_1\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \req_row_r_lcl[7]_i_1\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \req_row_r_lcl[8]_i_1\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \req_row_r_lcl[9]_i_1\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \wr_req_counter.wr_req_cnt_r[4]_i_3\ : label is "soft_lutpair542";
begin
  E(0) <= \^e\(0);
  I61(1 downto 0) <= \^i61\(1 downto 0);
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O5 <= \^o5\;
  O8(0) <= \^o8\(0);
  app_hi_pri_r2 <= \^app_hi_pri_r2\;
  row(12 downto 0) <= \^row\(12 downto 0);
accept_internal_r_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => \^e\(0),
      O => use_addr
    );
\app_addr_r1[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^e\(0),
      I1 => app_en,
      O => app_addr_r10
    );
\app_addr_r1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(0),
      Q => \n_0_app_addr_r1_reg[0]\,
      R => I3
    );
\app_addr_r1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(10),
      Q => \n_0_app_addr_r1_reg[10]\,
      R => I3
    );
\app_addr_r1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(11),
      Q => \n_0_app_addr_r1_reg[11]\,
      R => I3
    );
\app_addr_r1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(12),
      Q => \n_0_app_addr_r1_reg[12]\,
      R => I3
    );
\app_addr_r1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(13),
      Q => \n_0_app_addr_r1_reg[13]\,
      R => I3
    );
\app_addr_r1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(14),
      Q => \n_0_app_addr_r1_reg[14]\,
      R => I3
    );
\app_addr_r1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(15),
      Q => \n_0_app_addr_r1_reg[15]\,
      R => I3
    );
\app_addr_r1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(16),
      Q => \n_0_app_addr_r1_reg[16]\,
      R => I3
    );
\app_addr_r1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(17),
      Q => \n_0_app_addr_r1_reg[17]\,
      R => I3
    );
\app_addr_r1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(18),
      Q => \n_0_app_addr_r1_reg[18]\,
      R => I3
    );
\app_addr_r1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(19),
      Q => \n_0_app_addr_r1_reg[19]\,
      R => I3
    );
\app_addr_r1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(1),
      Q => \n_0_app_addr_r1_reg[1]\,
      R => I3
    );
\app_addr_r1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(20),
      Q => \n_0_app_addr_r1_reg[20]\,
      R => I3
    );
\app_addr_r1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(21),
      Q => \n_0_app_addr_r1_reg[21]\,
      R => I3
    );
\app_addr_r1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(22),
      Q => \n_0_app_addr_r1_reg[22]\,
      R => I3
    );
\app_addr_r1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(23),
      Q => p_1_in(0),
      R => I3
    );
\app_addr_r1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(24),
      Q => p_1_in(1),
      R => I3
    );
\app_addr_r1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(25),
      Q => p_1_in(2),
      R => I3
    );
\app_addr_r1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(2),
      Q => \n_0_app_addr_r1_reg[2]\,
      R => I3
    );
\app_addr_r1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(3),
      Q => \n_0_app_addr_r1_reg[3]\,
      R => I3
    );
\app_addr_r1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(4),
      Q => \n_0_app_addr_r1_reg[4]\,
      R => I3
    );
\app_addr_r1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(5),
      Q => \n_0_app_addr_r1_reg[5]\,
      R => I3
    );
\app_addr_r1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(6),
      Q => \n_0_app_addr_r1_reg[6]\,
      R => I3
    );
\app_addr_r1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(7),
      Q => \n_0_app_addr_r1_reg[7]\,
      R => I3
    );
\app_addr_r1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(8),
      Q => \n_0_app_addr_r1_reg[8]\,
      R => I3
    );
\app_addr_r1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(9),
      Q => \n_0_app_addr_r1_reg[9]\,
      R => I3
    );
\app_addr_r2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[0]\,
      Q => \n_0_app_addr_r2_reg[0]\,
      R => I3
    );
\app_addr_r2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[10]\,
      Q => \n_0_app_addr_r2_reg[10]\,
      R => I3
    );
\app_addr_r2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[11]\,
      Q => \n_0_app_addr_r2_reg[11]\,
      R => I3
    );
\app_addr_r2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[12]\,
      Q => \n_0_app_addr_r2_reg[12]\,
      R => I3
    );
\app_addr_r2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[13]\,
      Q => \n_0_app_addr_r2_reg[13]\,
      R => I3
    );
\app_addr_r2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[14]\,
      Q => \n_0_app_addr_r2_reg[14]\,
      R => I3
    );
\app_addr_r2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[15]\,
      Q => \n_0_app_addr_r2_reg[15]\,
      R => I3
    );
\app_addr_r2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[16]\,
      Q => \n_0_app_addr_r2_reg[16]\,
      R => I3
    );
\app_addr_r2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[17]\,
      Q => \n_0_app_addr_r2_reg[17]\,
      R => I3
    );
\app_addr_r2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[18]\,
      Q => \n_0_app_addr_r2_reg[18]\,
      R => I3
    );
\app_addr_r2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[19]\,
      Q => \n_0_app_addr_r2_reg[19]\,
      R => I3
    );
\app_addr_r2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[1]\,
      Q => \n_0_app_addr_r2_reg[1]\,
      R => I3
    );
\app_addr_r2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[20]\,
      Q => \n_0_app_addr_r2_reg[20]\,
      R => I3
    );
\app_addr_r2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[21]\,
      Q => \n_0_app_addr_r2_reg[21]\,
      R => I3
    );
\app_addr_r2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[22]\,
      Q => \n_0_app_addr_r2_reg[22]\,
      R => I3
    );
\app_addr_r2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => p_1_in(0),
      Q => p_0_in_0(0),
      R => I3
    );
\app_addr_r2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => p_1_in(1),
      Q => p_0_in_0(1),
      R => I3
    );
\app_addr_r2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => p_1_in(2),
      Q => p_0_in_0(2),
      R => I3
    );
\app_addr_r2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[2]\,
      Q => \n_0_app_addr_r2_reg[2]\,
      R => I3
    );
\app_addr_r2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[3]\,
      Q => \n_0_app_addr_r2_reg[3]\,
      R => I3
    );
\app_addr_r2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[4]\,
      Q => \n_0_app_addr_r2_reg[4]\,
      R => I3
    );
\app_addr_r2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[5]\,
      Q => \n_0_app_addr_r2_reg[5]\,
      R => I3
    );
\app_addr_r2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[6]\,
      Q => \n_0_app_addr_r2_reg[6]\,
      R => I3
    );
\app_addr_r2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[7]\,
      Q => \n_0_app_addr_r2_reg[7]\,
      R => I3
    );
\app_addr_r2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[8]\,
      Q => \n_0_app_addr_r2_reg[8]\,
      R => I3
    );
\app_addr_r2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[9]\,
      Q => \n_0_app_addr_r2_reg[9]\,
      R => I3
    );
\app_cmd_r1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^e\(0),
      D => app_cmd(0),
      Q => app_cmd_r1(0),
      R => '0'
    );
\app_cmd_r1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^e\(0),
      D => app_cmd(1),
      Q => \^o8\(0),
      R => '0'
    );
\app_cmd_r2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^e\(0),
      D => app_cmd_r1(0),
      Q => app_cmd_r2(0),
      R => '0'
    );
\app_cmd_r2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \^o8\(0),
      Q => \^o3\,
      R => '0'
    );
app_en_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^e\(0),
      D => app_en,
      Q => app_en_r1,
      R => I3
    );
app_en_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^e\(0),
      D => app_en_r1,
      Q => \^o1\,
      R => I3
    );
app_hi_pri_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^o2\,
      Q => \^app_hi_pri_r2\,
      R => '0'
    );
app_rdy_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => app_rdy_ns,
      Q => \^e\(0),
      R => '0'
    );
\data_buf_address_counter.data_buf_addr_cnt_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
    port map (
      I0 => \^e\(0),
      I1 => \^o1\,
      I2 => \^o3\,
      I3 => app_cmd_r2(0),
      O => wr_accepted
    );
\not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^o1\,
      I1 => \^e\(0),
      I2 => app_cmd_r2(0),
      I3 => \^o3\,
      O => rd_accepted
    );
\not_strict_mode.occupied_counter.occ_cnt_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F0F0F0F02000000"
    )
    port map (
      I0 => app_cmd_r2(0),
      I1 => \^o3\,
      I2 => occ_cnt_r(1),
      I3 => \^o1\,
      I4 => \^e\(0),
      I5 => occ_cnt_r(0),
      O => O6
    );
rb_hit_busy_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200202022002"
    )
    port map (
      I0 => I6,
      I1 => \n_0_rb_hit_busy_r_i_2__0\,
      I2 => O22(1),
      I3 => p_0_in_0(1),
      I4 => \^e\(0),
      I5 => p_1_in(1),
      O => p_106_out
    );
\rb_hit_busy_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200202022002"
    )
    port map (
      I0 => I7,
      I1 => \n_0_rb_hit_busy_r_i_2__1\,
      I2 => O21(2),
      I3 => p_0_in_0(2),
      I4 => \^e\(0),
      I5 => p_1_in(2),
      O => p_145_out
    );
\rb_hit_busy_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200202022002"
    )
    port map (
      I0 => I8,
      I1 => n_0_rb_hit_busy_r_i_2,
      I2 => O20(0),
      I3 => p_0_in_0(0),
      I4 => \^e\(0),
      I5 => p_1_in(0),
      O => p_67_out
    );
\rb_hit_busy_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200202022002"
    )
    port map (
      I0 => I9,
      I1 => \n_0_rb_hit_busy_r_i_2__2\,
      I2 => O19(0),
      I3 => p_0_in_0(0),
      I4 => \^e\(0),
      I5 => p_1_in(0),
      O => p_28_out
    );
rb_hit_busy_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
    port map (
      I0 => p_1_in(2),
      I1 => \^e\(0),
      I2 => p_0_in_0(2),
      I3 => O20(2),
      I4 => \^o5\,
      I5 => O20(1),
      O => n_0_rb_hit_busy_r_i_2
    );
\rb_hit_busy_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
    port map (
      I0 => p_1_in(2),
      I1 => \^e\(0),
      I2 => p_0_in_0(2),
      I3 => O22(2),
      I4 => \^i61\(0),
      I5 => O22(0),
      O => \n_0_rb_hit_busy_r_i_2__0\
    );
\rb_hit_busy_r_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
    port map (
      I0 => p_1_in(0),
      I1 => \^e\(0),
      I2 => p_0_in_0(0),
      I3 => O21(0),
      I4 => \^o5\,
      I5 => O21(1),
      O => \n_0_rb_hit_busy_r_i_2__1\
    );
\rb_hit_busy_r_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
    port map (
      I0 => p_1_in(2),
      I1 => \^e\(0),
      I2 => p_0_in_0(2),
      I3 => O19(2),
      I4 => \^o5\,
      I5 => O19(1),
      O => \n_0_rb_hit_busy_r_i_2__2\
    );
\req_bank_r_lcl[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_1_in(0),
      I1 => \^e\(0),
      I2 => p_0_in_0(0),
      O => \^i61\(0)
    );
\req_bank_r_lcl[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_1_in(1),
      I1 => \^e\(0),
      I2 => p_0_in_0(1),
      O => \^o5\
    );
\req_bank_r_lcl[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_1_in(2),
      I1 => \^e\(0),
      I2 => p_0_in_0(2),
      O => \^i61\(1)
    );
\req_cmd_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFFFE2E2E2E2"
    )
    port map (
      I0 => app_cmd_r2(0),
      I1 => \^e\(0),
      I2 => app_cmd_r1(0),
      I3 => periodic_rd_ack_r,
      I4 => periodic_rd_cntr_r,
      I5 => periodic_rd_r,
      O => O9
    );
\req_col_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[0]\,
      I1 => \n_0_app_addr_r2_reg[0]\,
      I2 => \^e\(0),
      O => I62(0)
    );
\req_col_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[1]\,
      I1 => \n_0_app_addr_r2_reg[1]\,
      I2 => \^e\(0),
      O => I62(1)
    );
\req_col_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[2]\,
      I1 => \n_0_app_addr_r2_reg[2]\,
      I2 => \^e\(0),
      O => I62(2)
    );
\req_col_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[3]\,
      I1 => \n_0_app_addr_r2_reg[3]\,
      I2 => \^e\(0),
      O => I62(3)
    );
\req_col_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[4]\,
      I1 => \n_0_app_addr_r2_reg[4]\,
      I2 => \^e\(0),
      O => I62(4)
    );
\req_col_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[5]\,
      I1 => \n_0_app_addr_r2_reg[5]\,
      I2 => \^e\(0),
      O => I62(5)
    );
\req_col_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[6]\,
      I1 => \n_0_app_addr_r2_reg[6]\,
      I2 => \^e\(0),
      O => I62(6)
    );
\req_col_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[7]\,
      I1 => \n_0_app_addr_r2_reg[7]\,
      I2 => \^e\(0),
      O => I62(7)
    );
\req_col_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[8]\,
      I1 => \n_0_app_addr_r2_reg[8]\,
      I2 => \^e\(0),
      O => I62(8)
    );
\req_col_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[9]\,
      I1 => \n_0_app_addr_r2_reg[9]\,
      I2 => \^e\(0),
      O => I62(9)
    );
\req_data_buf_addr_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
    port map (
      I0 => wr_data_buf_addr(0),
      I1 => app_cmd_r2(0),
      I2 => \^o3\,
      I3 => Q(0),
      O => I60(0)
    );
\req_data_buf_addr_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
    port map (
      I0 => wr_data_buf_addr(1),
      I1 => app_cmd_r2(0),
      I2 => \^o3\,
      I3 => Q(1),
      O => I60(1)
    );
\req_data_buf_addr_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
    port map (
      I0 => wr_data_buf_addr(2),
      I1 => app_cmd_r2(0),
      I2 => \^o3\,
      I3 => Q(2),
      O => I60(2)
    );
\req_data_buf_addr_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
    port map (
      I0 => wr_data_buf_addr(3),
      I1 => app_cmd_r2(0),
      I2 => \^o3\,
      I3 => Q(3),
      O => I60(3)
    );
req_priority_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^app_hi_pri_r2\,
      I1 => \^e\(0),
      O => \^o2\
    );
\req_row_r_lcl[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[10]\,
      I1 => \n_0_app_addr_r2_reg[10]\,
      I2 => \^e\(0),
      O => \^row\(0)
    );
\req_row_r_lcl[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[20]\,
      I1 => \n_0_app_addr_r2_reg[20]\,
      I2 => \^e\(0),
      O => \^row\(10)
    );
\req_row_r_lcl[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[21]\,
      I1 => \n_0_app_addr_r2_reg[21]\,
      I2 => \^e\(0),
      O => \^row\(11)
    );
\req_row_r_lcl[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[22]\,
      I1 => \n_0_app_addr_r2_reg[22]\,
      I2 => \^e\(0),
      O => \^row\(12)
    );
\req_row_r_lcl[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[11]\,
      I1 => \n_0_app_addr_r2_reg[11]\,
      I2 => \^e\(0),
      O => \^row\(1)
    );
\req_row_r_lcl[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[12]\,
      I1 => \n_0_app_addr_r2_reg[12]\,
      I2 => \^e\(0),
      O => \^row\(2)
    );
\req_row_r_lcl[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[13]\,
      I1 => \n_0_app_addr_r2_reg[13]\,
      I2 => \^e\(0),
      O => \^row\(3)
    );
\req_row_r_lcl[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[14]\,
      I1 => \n_0_app_addr_r2_reg[14]\,
      I2 => \^e\(0),
      O => \^row\(4)
    );
\req_row_r_lcl[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[15]\,
      I1 => \n_0_app_addr_r2_reg[15]\,
      I2 => \^e\(0),
      O => \^row\(5)
    );
\req_row_r_lcl[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[16]\,
      I1 => \n_0_app_addr_r2_reg[16]\,
      I2 => \^e\(0),
      O => \^row\(6)
    );
\req_row_r_lcl[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[17]\,
      I1 => \n_0_app_addr_r2_reg[17]\,
      I2 => \^e\(0),
      O => \^row\(7)
    );
\req_row_r_lcl[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[18]\,
      I1 => \n_0_app_addr_r2_reg[18]\,
      I2 => \^e\(0),
      O => \^row\(8)
    );
\req_row_r_lcl[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[19]\,
      I1 => \n_0_app_addr_r2_reg[19]\,
      I2 => \^e\(0),
      O => \^row\(9)
    );
req_wr_r_lcl_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2000000E2E2E2E2"
    )
    port map (
      I0 => \^o3\,
      I1 => \^e\(0),
      I2 => \^o8\(0),
      I3 => periodic_rd_ack_r,
      I4 => periodic_rd_cntr_r,
      I5 => periodic_rd_r,
      O => O7
    );
row_hit_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
    port map (
      I0 => \^e\(0),
      I1 => \n_0_app_addr_r2_reg[22]\,
      I2 => \n_0_app_addr_r1_reg[22]\,
      I3 => O26(3),
      O => I23(0)
    );
\row_hit_r_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
    port map (
      I0 => \^e\(0),
      I1 => \n_0_app_addr_r2_reg[22]\,
      I2 => \n_0_app_addr_r1_reg[22]\,
      I3 => O24(0),
      O => I20(0)
    );
\row_hit_r_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
    port map (
      I0 => \^e\(0),
      I1 => \n_0_app_addr_r2_reg[22]\,
      I2 => \n_0_app_addr_r1_reg[22]\,
      I3 => O23(6),
      O => I19(0)
    );
\row_hit_r_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
    port map (
      I0 => \^e\(0),
      I1 => \n_0_app_addr_r2_reg[22]\,
      I2 => \n_0_app_addr_r1_reg[22]\,
      I3 => O25(0),
      O => I21(0)
    );
\row_hit_r_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^row\(9),
      I1 => O26(0),
      I2 => \^row\(11),
      I3 => O26(2),
      I4 => O26(1),
      I5 => \^row\(10),
      O => I22(0)
    );
row_hit_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^row\(3),
      I1 => O23(3),
      I2 => \^row\(5),
      I3 => O23(5),
      I4 => O23(4),
      I5 => \^row\(4),
      O => S(1)
    );
row_hit_r_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^row\(1),
      I1 => O23(1),
      I2 => \^row\(2),
      I3 => O23(2),
      I4 => O23(0),
      I5 => \^row\(0),
      O => S(0)
    );
was_wr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E200E2E2"
    )
    port map (
      I0 => app_cmd_r2(0),
      I1 => \^e\(0),
      I2 => app_cmd_r1(0),
      I3 => periodic_rd_ack_r,
      I4 => periodic_rd_r,
      O => was_wr0
    );
\wr_req_counter.wr_req_cnt_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666669666"
    )
    port map (
      I0 => p_0_in(0),
      I1 => wr_req_cnt_r(0),
      I2 => \^e\(0),
      I3 => \^o1\,
      I4 => \^o3\,
      I5 => app_cmd_r2(0),
      O => O11
    );
\wr_req_counter.wr_req_cnt_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"90F900F000F000F0"
    )
    port map (
      I0 => \^o3\,
      I1 => app_cmd_r2(0),
      I2 => wr_req_cnt_r(0),
      I3 => wr_req_cnt_r(1),
      I4 => \^o1\,
      I5 => \^e\(0),
      O => O10
    );
\wr_req_counter.wr_req_cnt_r[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => app_cmd_r2(0),
      I1 => \^o3\,
      O => O4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_ui_rd_data is
  port (
    DOA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : out STD_LOGIC_VECTOR ( 4 downto 0 );
    I47 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I59 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I55 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I34 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I38 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I51 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I54 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I30 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I42 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I50 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I46 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I58 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I41 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I33 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I37 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I57 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I53 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOC : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I36 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I49 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I45 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I29 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I40 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I32 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I44 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I56 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I52 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I31 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I35 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I48 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I39 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRD : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pointer_wr_data : out STD_LOGIC_VECTOR ( 3 downto 0 );
    app_rd_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    CLK : in STD_LOGIC;
    I2 : in STD_LOGIC;
    O30 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O28 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DIC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O32 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O42 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O31 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O29 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O48 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O46 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O44 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O45 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O43 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O41 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O52 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O50 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O47 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O49 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O56 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O54 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O55 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O53 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O38 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O36 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O34 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O35 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O33 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O40 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O39 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O37 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    app_rd_data_end_ns : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    rd_data_en : in STD_LOGIC;
    I5 : in STD_LOGIC;
    rd_accepted : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_ui_rd_data : entity is "mig_7series_v2_3_ui_rd_data";
end mig_7series_0_mig_7series_v2_3_ui_rd_data;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_ui_rd_data is
  signal \^addra\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal app_rd_data_valid_ns : STD_LOGIC;
  signal free_rd_buf : STD_LOGIC;
  signal \n_0_not_strict_mode.app_rd_data_valid_i_2\ : STD_LOGIC;
  signal \n_0_not_strict_mode.occupied_counter.occ_cnt_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_not_strict_mode.occupied_counter.occ_cnt_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_not_strict_mode.occupied_counter.occ_cnt_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_not_strict_mode.occupied_counter.occ_cnt_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_not_strict_mode.occupied_counter.occ_cnt_r[4]_i_3\ : STD_LOGIC;
  signal \n_0_not_strict_mode.status_ram.status_ram_wr_data_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_rd_buf_indx.ram_init_done_r_lcl_i_1\ : STD_LOGIC;
  signal \n_0_rd_buf_indx.rd_buf_indx_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_rd_buf_indx.rd_buf_indx_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_rd_buf_indx.rd_buf_indx_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_rd_buf_indx.rd_buf_indx_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_rd_buf_indx.rd_buf_indx_r[3]_i_2\ : STD_LOGIC;
  signal \n_0_rd_buf_indx.rd_buf_indx_r[3]_i_3\ : STD_LOGIC;
  signal \n_0_rd_buf_indx.rd_buf_indx_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_rd_buf_indx.rd_buf_indx_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_rd_buf_indx.rd_buf_indx_r[5]_i_2\ : STD_LOGIC;
  signal \n_0_rd_buf_indx.rd_buf_indx_r_reg[5]\ : STD_LOGIC;
  signal \n_1_not_strict_mode.status_ram.RAM32M0\ : STD_LOGIC;
  signal \n_5_not_strict_mode.status_ram.RAM32M0\ : STD_LOGIC;
  signal occ_cnt_r : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_buf_indx_copy_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_buf_we_r1 : STD_LOGIC;
  signal status_ram_wr_addr_ns : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal status_ram_wr_addr_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal status_ram_wr_data_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal status_ram_wr_data_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_status_r1 : STD_LOGIC;
  signal \NLW_not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.status_ram.RAM32M0_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.status_ram.RAM32M0_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_not_strict_mode.status_ram.RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \not_strict_mode.app_rd_data_valid_i_1\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl[0]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl[1]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl[2]_i_1\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl[3]_i_2\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \not_strict_mode.occupied_counter.occ_cnt_r[0]_i_1\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \not_strict_mode.occupied_counter.occ_cnt_r[1]_i_1\ : label is "soft_lutpair558";
  attribute KEEP : string;
  attribute KEEP of \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[0]\ : label is "yes";
  attribute KEEP of \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]\ : label is "yes";
  attribute KEEP of \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[2]\ : label is "yes";
  attribute KEEP of \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[3]\ : label is "yes";
  attribute KEEP of \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\ : label is "yes";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \not_strict_mode.status_ram.RAM32M0\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \not_strict_mode.status_ram.status_ram_wr_data_r[0]_i_1\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \not_strict_mode.status_ram.status_ram_wr_data_r[1]_i_1\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \rd_buf_indx.rd_buf_indx_r[2]_i_1\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \rd_buf_indx.rd_buf_indx_r[3]_i_2\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \rd_buf_indx.rd_buf_indx_r[4]_i_1\ : label is "soft_lutpair557";
begin
  ADDRA(4 downto 0) <= \^addra\(4 downto 0);
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5(1 downto 0) <= \^o5\(1 downto 0);
  O6(3 downto 0) <= \^o6\(3 downto 0);
\not_strict_mode.app_rd_data_end_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => app_rd_data_end_ns,
      Q => \^o2\,
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => app_rd_data(0),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(10),
      Q => app_rd_data(10),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(11),
      Q => app_rd_data(11),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(12),
      Q => app_rd_data(12),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(13),
      Q => app_rd_data(13),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(14),
      Q => app_rd_data(14),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(15),
      Q => app_rd_data(15),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(16),
      Q => app_rd_data(16),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(17),
      Q => app_rd_data(17),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(18),
      Q => app_rd_data(18),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(19),
      Q => app_rd_data(19),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => app_rd_data(1),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(20),
      Q => app_rd_data(20),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(21),
      Q => app_rd_data(21),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(22),
      Q => app_rd_data(22),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(23),
      Q => app_rd_data(23),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(24),
      Q => app_rd_data(24),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(25),
      Q => app_rd_data(25),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(26),
      Q => app_rd_data(26),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(27),
      Q => app_rd_data(27),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(28),
      Q => app_rd_data(28),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(29),
      Q => app_rd_data(29),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => app_rd_data(2),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(30),
      Q => app_rd_data(30),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(31),
      Q => app_rd_data(31),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(32),
      Q => app_rd_data(32),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(33),
      Q => app_rd_data(33),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(34),
      Q => app_rd_data(34),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(35),
      Q => app_rd_data(35),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(36),
      Q => app_rd_data(36),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(37),
      Q => app_rd_data(37),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(38),
      Q => app_rd_data(38),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(39),
      Q => app_rd_data(39),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(3),
      Q => app_rd_data(3),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(40),
      Q => app_rd_data(40),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(41),
      Q => app_rd_data(41),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(42),
      Q => app_rd_data(42),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(43),
      Q => app_rd_data(43),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(44),
      Q => app_rd_data(44),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(45),
      Q => app_rd_data(45),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(46),
      Q => app_rd_data(46),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(47),
      Q => app_rd_data(47),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(48),
      Q => app_rd_data(48),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(49),
      Q => app_rd_data(49),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(4),
      Q => app_rd_data(4),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(50),
      Q => app_rd_data(50),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(51),
      Q => app_rd_data(51),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(52),
      Q => app_rd_data(52),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(53),
      Q => app_rd_data(53),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(54),
      Q => app_rd_data(54),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(55),
      Q => app_rd_data(55),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(56),
      Q => app_rd_data(56),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(57),
      Q => app_rd_data(57),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(58),
      Q => app_rd_data(58),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(59),
      Q => app_rd_data(59),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(5),
      Q => app_rd_data(5),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(60),
      Q => app_rd_data(60),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(61),
      Q => app_rd_data(61),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(62),
      Q => app_rd_data(62),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(63),
      Q => app_rd_data(63),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(6),
      Q => app_rd_data(6),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(7),
      Q => app_rd_data(7),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(8),
      Q => app_rd_data(8),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(9),
      Q => app_rd_data(9),
      R => '0'
    );
\not_strict_mode.app_rd_data_valid_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o3\,
      I1 => \n_0_not_strict_mode.app_rd_data_valid_i_2\,
      O => app_rd_data_valid_ns
    );
\not_strict_mode.app_rd_data_valid_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99999F999999999"
    )
    port map (
      I0 => \n_1_not_strict_mode.status_ram.RAM32M0\,
      I1 => \n_0_rd_buf_indx.rd_buf_indx_r_reg[5]\,
      I2 => rd_data_en,
      I3 => \^addra\(3),
      I4 => Q(3),
      I5 => I5,
      O => \n_0_not_strict_mode.app_rd_data_valid_i_2\
    );
\not_strict_mode.app_rd_data_valid_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => app_rd_data_valid_ns,
      Q => \^o1\,
      R => '0'
    );
\not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o6\(0),
      O => \p_0_in__2\(0)
    );
\not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o6\(0),
      I1 => \^o6\(1),
      O => \p_0_in__2\(1)
    );
\not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \^o6\(0),
      I1 => \^o6\(1),
      I2 => \^o6\(2),
      O => \p_0_in__2\(2)
    );
\not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^o6\(1),
      I1 => \^o6\(0),
      I2 => \^o6\(2),
      I3 => \^o6\(3),
      O => \p_0_in__2\(3)
    );
\not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_accepted,
      D => \p_0_in__2\(0),
      Q => \^o6\(0),
      R => I3
    );
\not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_accepted,
      D => \p_0_in__2\(1),
      Q => \^o6\(1),
      R => I3
    );
\not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_accepted,
      D => \p_0_in__2\(2),
      Q => \^o6\(2),
      R => I3
    );
\not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_accepted,
      D => \p_0_in__2\(3),
      Q => \^o6\(3),
      R => I3
    );
\not_strict_mode.occupied_counter.occ_cnt_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o1\,
      I2 => \^o5\(0),
      I3 => rd_accepted,
      O => \n_0_not_strict_mode.occupied_counter.occ_cnt_r[0]_i_1\
    );
\not_strict_mode.occupied_counter.occ_cnt_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FF77008"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o2\,
      I2 => \^o5\(0),
      I3 => rd_accepted,
      I4 => \^o5\(1),
      O => \n_0_not_strict_mode.occupied_counter.occ_cnt_r[1]_i_1\
    );
\not_strict_mode.occupied_counter.occ_cnt_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FF87FF770078008"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o2\,
      I2 => I1,
      I3 => \^o5\(1),
      I4 => rd_accepted,
      I5 => occ_cnt_r(2),
      O => \n_0_not_strict_mode.occupied_counter.occ_cnt_r[2]_i_1\
    );
\not_strict_mode.occupied_counter.occ_cnt_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FF87FF770078008"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o2\,
      I2 => \n_0_not_strict_mode.occupied_counter.occ_cnt_r[4]_i_3\,
      I3 => occ_cnt_r(2),
      I4 => rd_accepted,
      I5 => occ_cnt_r(3),
      O => \n_0_not_strict_mode.occupied_counter.occ_cnt_r[3]_i_1\
    );
\not_strict_mode.occupied_counter.occ_cnt_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFE7FFD40018002"
    )
    port map (
      I0 => free_rd_buf,
      I1 => \n_0_not_strict_mode.occupied_counter.occ_cnt_r[4]_i_3\,
      I2 => occ_cnt_r(2),
      I3 => occ_cnt_r(3),
      I4 => rd_accepted,
      I5 => occ_cnt_r(4),
      O => \^o4\
    );
\not_strict_mode.occupied_counter.occ_cnt_r[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o2\,
      O => free_rd_buf
    );
\not_strict_mode.occupied_counter.occ_cnt_r[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
    port map (
      I0 => occ_cnt_r(2),
      I1 => \^o5\(1),
      I2 => I1,
      O => \n_0_not_strict_mode.occupied_counter.occ_cnt_r[4]_i_3\
    );
\not_strict_mode.occupied_counter.occ_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_not_strict_mode.occupied_counter.occ_cnt_r[0]_i_1\,
      Q => \^o5\(0),
      R => I3
    );
\not_strict_mode.occupied_counter.occ_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_not_strict_mode.occupied_counter.occ_cnt_r[1]_i_1\,
      Q => \^o5\(1),
      R => I3
    );
\not_strict_mode.occupied_counter.occ_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_not_strict_mode.occupied_counter.occ_cnt_r[2]_i_1\,
      Q => occ_cnt_r(2),
      R => I3
    );
\not_strict_mode.occupied_counter.occ_cnt_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_not_strict_mode.occupied_counter.occ_cnt_r[3]_i_1\,
      Q => occ_cnt_r(3),
      R => I3
    );
\not_strict_mode.occupied_counter.occ_cnt_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^o4\,
      Q => occ_cnt_r(4),
      R => I3
    );
\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_buf_indx.rd_buf_indx_r[0]_i_1\,
      Q => rd_buf_indx_copy_r(0),
      R => I3
    );
\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_buf_indx.rd_buf_indx_r[1]_i_1\,
      Q => rd_buf_indx_copy_r(1),
      R => I3
    );
\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_buf_indx.rd_buf_indx_r[2]_i_1\,
      Q => rd_buf_indx_copy_r(2),
      R => I3
    );
\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_buf_indx.rd_buf_indx_r[3]_i_1\,
      Q => rd_buf_indx_copy_r(3),
      R => I3
    );
\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_buf_indx.rd_buf_indx_r[4]_i_1\,
      Q => rd_buf_indx_copy_r(4),
      R => I3
    );
\not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRB(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRC(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => O30(1 downto 0),
      DIB(1 downto 0) => O28(1 downto 0),
      DIC(1 downto 0) => DIC(1 downto 0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => I47(1 downto 0),
      DOB(1 downto 0) => I59(1 downto 0),
      DOC(1 downto 0) => I55(1 downto 0),
      DOD(1 downto 0) => \NLW_not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => I2
    );
\not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRB(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRC(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1 downto 0) => O39(1 downto 0),
      DIC(1 downto 0) => O37(1 downto 0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \NLW_not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      DOC(1 downto 0) => I39(1 downto 0),
      DOD(1 downto 0) => \NLW_not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => I2
    );
\not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRB(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRC(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DIA(1 downto 0),
      DIB(1 downto 0) => DIB(1 downto 0),
      DIC(1 downto 0) => O32(1 downto 0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => I34(1 downto 0),
      DOB(1 downto 0) => I38(1 downto 0),
      DOC(1 downto 0) => I51(1 downto 0),
      DOD(1 downto 0) => \NLW_not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => I2
    );
\not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRB(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRC(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => O42(1 downto 0),
      DIB(1 downto 0) => O31(1 downto 0),
      DIC(1 downto 0) => O29(1 downto 0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => I54(1 downto 0),
      DOB(1 downto 0) => I30(1 downto 0),
      DOC(1 downto 0) => I42(1 downto 0),
      DOD(1 downto 0) => \NLW_not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => I2
    );
\not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRB(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRC(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => O48(1 downto 0),
      DIB(1 downto 0) => O46(1 downto 0),
      DIC(1 downto 0) => O44(1 downto 0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => I50(1 downto 0),
      DOB(1 downto 0) => I46(1 downto 0),
      DOC(1 downto 0) => I58(1 downto 0),
      DOD(1 downto 0) => \NLW_not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => I2
    );
\not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRB(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRC(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => O45(1 downto 0),
      DIB(1 downto 0) => O43(1 downto 0),
      DIC(1 downto 0) => O41(1 downto 0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => I41(1 downto 0),
      DOB(1 downto 0) => I33(1 downto 0),
      DOC(1 downto 0) => I37(1 downto 0),
      DOD(1 downto 0) => \NLW_not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => I2
    );
\not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRB(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRC(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => O52(1 downto 0),
      DIB(1 downto 0) => O50(1 downto 0),
      DIC(1 downto 0) => O47(1 downto 0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => I57(1 downto 0),
      DOB(1 downto 0) => I53(1 downto 0),
      DOC(1 downto 0) => DOC(1 downto 0),
      DOD(1 downto 0) => \NLW_not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => I2
    );
\not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRB(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRC(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => O49(1 downto 0),
      DIB(1 downto 0) => O56(1 downto 0),
      DIC(1 downto 0) => O54(1 downto 0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => I36(1 downto 0),
      DOB(1 downto 0) => I49(1 downto 0),
      DOC(1 downto 0) => I45(1 downto 0),
      DOD(1 downto 0) => \NLW_not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => I2
    );
\not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRB(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRC(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => O55(1 downto 0),
      DIB(1 downto 0) => O53(1 downto 0),
      DIC(1 downto 0) => O51(1 downto 0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => I29(1 downto 0),
      DOB(1 downto 0) => I40(1 downto 0),
      DOC(1 downto 0) => I32(1 downto 0),
      DOD(1 downto 0) => \NLW_not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => I2
    );
\not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRB(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRC(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => O38(1 downto 0),
      DIB(1 downto 0) => O36(1 downto 0),
      DIC(1 downto 0) => O34(1 downto 0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => I44(1 downto 0),
      DOB(1 downto 0) => I56(1 downto 0),
      DOC(1 downto 0) => I52(1 downto 0),
      DOD(1 downto 0) => \NLW_not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => I2
    );
\not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRB(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRC(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => O35(1 downto 0),
      DIB(1 downto 0) => O33(1 downto 0),
      DIC(1 downto 0) => O40(1 downto 0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => I31(1 downto 0),
      DOB(1 downto 0) => I35(1 downto 0),
      DOC(1 downto 0) => I48(1 downto 0),
      DOD(1 downto 0) => \NLW_not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => I2
    );
\not_strict_mode.status_ram.RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 0) => \^addra\(4 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      ADDRC(4 downto 0) => status_ram_wr_addr_ns(4 downto 0),
      ADDRD(4 downto 0) => status_ram_wr_addr_r(4 downto 0),
      DIA(1 downto 0) => status_ram_wr_data_r(1 downto 0),
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1 downto 0) => status_ram_wr_data_r(1 downto 0),
      DID(1 downto 0) => status_ram_wr_data_r(1 downto 0),
      DOA(1) => DOA(0),
      DOA(0) => \n_1_not_strict_mode.status_ram.RAM32M0\,
      DOB(1 downto 0) => \NLW_not_strict_mode.status_ram.RAM32M0_DOB_UNCONNECTED\(1 downto 0),
      DOC(1) => \NLW_not_strict_mode.status_ram.RAM32M0_DOC_UNCONNECTED\(1),
      DOC(0) => \n_5_not_strict_mode.status_ram.RAM32M0\,
      DOD(1 downto 0) => \NLW_not_strict_mode.status_ram.RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => rd_buf_we_r1
    );
\not_strict_mode.status_ram.RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(4),
      I1 => \^o3\,
      I2 => \^addra\(4),
      O => status_ram_wr_addr_ns(4)
    );
\not_strict_mode.status_ram.RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(3),
      I1 => \^o3\,
      I2 => \^addra\(3),
      O => status_ram_wr_addr_ns(3)
    );
\not_strict_mode.status_ram.RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(2),
      I1 => \^o3\,
      I2 => \^addra\(2),
      O => status_ram_wr_addr_ns(2)
    );
\not_strict_mode.status_ram.RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(1),
      I1 => \^o3\,
      I2 => \^addra\(1),
      O => status_ram_wr_addr_ns(1)
    );
\not_strict_mode.status_ram.RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(0),
      I1 => \^o3\,
      I2 => \^addra\(0),
      O => status_ram_wr_addr_ns(0)
    );
\not_strict_mode.status_ram.rd_buf_we_r1_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I2,
      Q => rd_buf_we_r1,
      R => '0'
    );
\not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => status_ram_wr_addr_ns(0),
      Q => status_ram_wr_addr_r(0),
      R => '0'
    );
\not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => status_ram_wr_addr_ns(1),
      Q => status_ram_wr_addr_r(1),
      R => '0'
    );
\not_strict_mode.status_ram.status_ram_wr_addr_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => status_ram_wr_addr_ns(2),
      Q => status_ram_wr_addr_r(2),
      R => '0'
    );
\not_strict_mode.status_ram.status_ram_wr_addr_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => status_ram_wr_addr_ns(3),
      Q => status_ram_wr_addr_r(3),
      R => '0'
    );
\not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => status_ram_wr_addr_ns(4),
      Q => status_ram_wr_addr_r(4),
      R => '0'
    );
\not_strict_mode.status_ram.status_ram_wr_data_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \^o3\,
      I1 => \n_5_not_strict_mode.status_ram.RAM32M0\,
      I2 => Q(0),
      I3 => wr_status_r1,
      O => \n_0_not_strict_mode.status_ram.status_ram_wr_data_r[0]_i_1\
    );
\not_strict_mode.status_ram.status_ram_wr_data_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o3\,
      I1 => Q(5),
      O => status_ram_wr_data_ns(1)
    );
\not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_not_strict_mode.status_ram.status_ram_wr_data_r[0]_i_1\,
      Q => status_ram_wr_data_r(0),
      R => '0'
    );
\not_strict_mode.status_ram.status_ram_wr_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => status_ram_wr_data_ns(1),
      Q => status_ram_wr_data_r(1),
      R => '0'
    );
\not_strict_mode.status_ram.wr_status_r1_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_5_not_strict_mode.status_ram.RAM32M0\,
      Q => wr_status_r1,
      R => '0'
    );
\pointer_ram.rams[0].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I7(1),
      I1 => \^o3\,
      I2 => \^addra\(1),
      O => pointer_wr_data(1)
    );
\pointer_ram.rams[0].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I7(0),
      I1 => \^o3\,
      I2 => \^addra\(0),
      O => pointer_wr_data(0)
    );
\pointer_ram.rams[0].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I6(3),
      I1 => \^o3\,
      I2 => \^addra\(3),
      O => ADDRD(3)
    );
\pointer_ram.rams[0].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I6(2),
      I1 => \^o3\,
      I2 => \^addra\(2),
      O => ADDRD(2)
    );
\pointer_ram.rams[0].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I6(1),
      I1 => \^o3\,
      I2 => \^addra\(1),
      O => ADDRD(1)
    );
\pointer_ram.rams[0].RAM32M0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I6(0),
      I1 => \^o3\,
      I2 => \^addra\(0),
      O => ADDRD(0)
    );
\pointer_ram.rams[1].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I7(3),
      I1 => \^o3\,
      I2 => \^addra\(3),
      O => pointer_wr_data(3)
    );
\pointer_ram.rams[1].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I7(2),
      I1 => \^o3\,
      I2 => \^addra\(2),
      O => pointer_wr_data(2)
    );
\rd_buf_indx.ram_init_done_r_lcl_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \^o3\,
      I1 => \^addra\(2),
      I2 => \^addra\(4),
      I3 => \^addra\(0),
      I4 => \^addra\(1),
      I5 => \^addra\(3),
      O => \n_0_rd_buf_indx.ram_init_done_r_lcl_i_1\
    );
\rd_buf_indx.ram_init_done_r_lcl_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_buf_indx.ram_init_done_r_lcl_i_1\,
      Q => \^o3\,
      R => I3
    );
\rd_buf_indx.rd_buf_indx_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \^addra\(0),
      I1 => \n_0_rd_buf_indx.rd_buf_indx_r[3]_i_2\,
      I2 => \n_0_rd_buf_indx.rd_buf_indx_r[3]_i_3\,
      O => \n_0_rd_buf_indx.rd_buf_indx_r[0]_i_1\
    );
\rd_buf_indx.rd_buf_indx_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_rd_buf_indx.rd_buf_indx_r[5]_i_2\,
      I1 => \^addra\(1),
      O => \n_0_rd_buf_indx.rd_buf_indx_r[1]_i_1\
    );
\rd_buf_indx.rd_buf_indx_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_rd_buf_indx.rd_buf_indx_r[5]_i_2\,
      I1 => \^addra\(1),
      I2 => \^addra\(2),
      O => \n_0_rd_buf_indx.rd_buf_indx_r[2]_i_1\
    );
\rd_buf_indx.rd_buf_indx_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F7FFF88808000"
    )
    port map (
      I0 => \^addra\(1),
      I1 => \^addra\(2),
      I2 => \n_0_rd_buf_indx.rd_buf_indx_r[3]_i_2\,
      I3 => \^addra\(0),
      I4 => \n_0_rd_buf_indx.rd_buf_indx_r[3]_i_3\,
      I5 => \^addra\(3),
      O => \n_0_rd_buf_indx.rd_buf_indx_r[3]_i_1\
    );
\rd_buf_indx.rd_buf_indx_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
    port map (
      I0 => I4,
      I1 => \n_1_not_strict_mode.status_ram.RAM32M0\,
      I2 => \n_0_rd_buf_indx.rd_buf_indx_r_reg[5]\,
      I3 => \^o3\,
      O => \n_0_rd_buf_indx.rd_buf_indx_r[3]_i_2\
    );
\rd_buf_indx.rd_buf_indx_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222200200000000"
    )
    port map (
      I0 => \^o3\,
      I1 => \^addra\(0),
      I2 => \n_1_not_strict_mode.status_ram.RAM32M0\,
      I3 => \n_0_rd_buf_indx.rd_buf_indx_r_reg[5]\,
      I4 => I4,
      I5 => app_rd_data_end_ns,
      O => \n_0_rd_buf_indx.rd_buf_indx_r[3]_i_3\
    );
\rd_buf_indx.rd_buf_indx_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \^addra\(2),
      I1 => \^addra\(1),
      I2 => \^addra\(3),
      I3 => \n_0_rd_buf_indx.rd_buf_indx_r[5]_i_2\,
      I4 => \^addra\(4),
      O => \n_0_rd_buf_indx.rd_buf_indx_r[4]_i_1\
    );
\rd_buf_indx.rd_buf_indx_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \n_0_rd_buf_indx.rd_buf_indx_r[5]_i_2\,
      I1 => \^addra\(3),
      I2 => \^addra\(1),
      I3 => \^addra\(2),
      I4 => \^addra\(4),
      I5 => \n_0_rd_buf_indx.rd_buf_indx_r_reg[5]\,
      O => \n_0_rd_buf_indx.rd_buf_indx_r[5]_i_1\
    );
\rd_buf_indx.rd_buf_indx_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCFA88AFFFF0000"
    )
    port map (
      I0 => app_rd_data_end_ns,
      I1 => I4,
      I2 => \n_0_rd_buf_indx.rd_buf_indx_r_reg[5]\,
      I3 => \n_1_not_strict_mode.status_ram.RAM32M0\,
      I4 => \^addra\(0),
      I5 => \^o3\,
      O => \n_0_rd_buf_indx.rd_buf_indx_r[5]_i_2\
    );
\rd_buf_indx.rd_buf_indx_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_buf_indx.rd_buf_indx_r[0]_i_1\,
      Q => \^addra\(0),
      R => I3
    );
\rd_buf_indx.rd_buf_indx_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_buf_indx.rd_buf_indx_r[1]_i_1\,
      Q => \^addra\(1),
      R => I3
    );
\rd_buf_indx.rd_buf_indx_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_buf_indx.rd_buf_indx_r[2]_i_1\,
      Q => \^addra\(2),
      R => I3
    );
\rd_buf_indx.rd_buf_indx_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_buf_indx.rd_buf_indx_r[3]_i_1\,
      Q => \^addra\(3),
      R => I3
    );
\rd_buf_indx.rd_buf_indx_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_buf_indx.rd_buf_indx_r[4]_i_1\,
      Q => \^addra\(4),
      R => I3
    );
\rd_buf_indx.rd_buf_indx_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_buf_indx.rd_buf_indx_r[5]_i_1\,
      Q => \n_0_rd_buf_indx.rd_buf_indx_r_reg[5]\,
      R => I3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_ui_wr_data is
  port (
    wr_data_buf_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    app_rdy_ns : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 71 downto 0 );
    CLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    pointer_wr_data : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    app_wdf_end : in STD_LOGIC;
    app_wdf_wren : in STD_LOGIC;
    wr_accepted : in STD_LOGIC;
    accept_ns : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    app_wdf_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    app_wdf_mask : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_ui_wr_data : entity is "mig_7series_v2_3_ui_wr_data";
end mig_7series_0_mig_7series_v2_3_ui_wr_data;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_ui_wr_data is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal app_wdf_data_r1 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal app_wdf_end_r1 : STD_LOGIC;
  signal app_wdf_mask_r1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal app_wdf_wren_r1 : STD_LOGIC;
  signal \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal n_0_app_rdy_r_i_2 : STD_LOGIC;
  signal n_0_app_wdf_end_r1_i_1 : STD_LOGIC;
  signal n_0_app_wdf_wren_r1_i_1 : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[10]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[11]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[12]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[13]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[14]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[15]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[15]_i_2\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[3]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[4]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[5]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[6]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[7]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[8]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[9]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[10]\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[11]\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[12]\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[13]\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[15]\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[3]\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[4]\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[5]\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[6]\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[7]\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[8]\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[9]\ : STD_LOGIC;
  signal \n_0_wr_req_counter.wr_req_cnt_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_wr_req_counter.wr_req_cnt_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_wr_req_counter.wr_req_cnt_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_wr_req_counter.wr_req_cnt_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_wr_req_counter.wr_req_cnt_r[4]_i_2\ : STD_LOGIC;
  signal \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_10\ : STD_LOGIC;
  signal \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\ : STD_LOGIC;
  signal \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_7\ : STD_LOGIC;
  signal \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_8\ : STD_LOGIC;
  signal \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_9\ : STD_LOGIC;
  signal \n_0_write_buffer.wr_buffer_ram[11].RAM32M0\ : STD_LOGIC;
  signal \n_0_write_data_control.wb_wr_data_addr0_r_i_1\ : STD_LOGIC;
  signal \n_1_write_buffer.wr_buffer_ram[11].RAM32M0\ : STD_LOGIC;
  signal \n_2_write_buffer.wr_buffer_ram[11].RAM32M0\ : STD_LOGIC;
  signal \n_3_write_buffer.wr_buffer_ram[11].RAM32M0\ : STD_LOGIC;
  signal \n_4_write_buffer.wr_buffer_ram[10].RAM32M0\ : STD_LOGIC;
  signal \n_4_write_buffer.wr_buffer_ram[11].RAM32M0\ : STD_LOGIC;
  signal \n_5_write_buffer.wr_buffer_ram[10].RAM32M0\ : STD_LOGIC;
  signal \n_5_write_buffer.wr_buffer_ram[11].RAM32M0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0_0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_10_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_15_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_16_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_17_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_18_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_19_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_20_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_21_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_22_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_23_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_24_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_26_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_27_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_28_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_29_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_2_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_30_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_31_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_32_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_33_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_34_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_35_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_4_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_5_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_6_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_7_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_9_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wb_wr_data_addr0_r : STD_LOGIC;
  signal wb_wr_data_addr_r : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal wdf_rdy_ns : STD_LOGIC;
  signal wr_buf_in_data : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal wr_data_addr_le : STD_LOGIC;
  signal wr_req_cnt_r : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \write_data_control.wr_data_indx_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pointer_ram.rams[0].RAM32M0_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_pointer_ram.rams[0].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_pointer_ram.rams[1].RAM32M0_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_pointer_ram.rams[1].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[0].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[10].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[11].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[1].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[2].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[3].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[4].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[5].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[6].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[7].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[8].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[9].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of app_wdf_end_r1_i_1 : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \data_buf_address_counter.data_buf_addr_cnt_r[0]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \data_buf_address_counter.data_buf_addr_cnt_r[1]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \data_buf_address_counter.data_buf_addr_cnt_r[2]_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \data_buf_address_counter.data_buf_addr_cnt_r[3]_i_2\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \occupied_counter.app_wdf_rdy_r_i_2\ : label is "soft_lutpair563";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \occupied_counter.app_wdf_rdy_r_reg\ : label is "no";
  attribute SOFT_HLUTNM of \occupied_counter.occ_cnt[0]_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \occupied_counter.occ_cnt[13]_i_1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \occupied_counter.occ_cnt[15]_i_2\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \occupied_counter.occ_cnt[2]_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \occupied_counter.occ_cnt[8]_i_1\ : label is "soft_lutpair563";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \pointer_ram.rams[0].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \pointer_ram.rams[1].RAM32M0\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \read_data_indx.rd_data_indx_r[0]_i_1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \read_data_indx.rd_data_indx_r[1]_i_1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \read_data_indx.rd_data_indx_r[2]_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \read_data_indx.rd_data_indx_r[3]_i_1\ : label is "soft_lutpair566";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[0].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[10].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[11].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[1].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[2].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[3].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[4].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[5].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[6].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[7].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[8].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[9].RAM32M0\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \write_data_control.wb_wr_data_addr0_r_i_1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \write_data_control.wr_data_indx_r[2]_i_1\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \write_data_control.wr_data_indx_r[3]_i_1\ : label is "soft_lutpair568";
begin
  O1 <= \^o1\;
  O2(1 downto 0) <= \^o2\(1 downto 0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  p_0_in(0) <= \^p_0_in\(0);
app_rdy_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A202A2A2A200A2"
    )
    port map (
      I0 => accept_ns,
      I1 => I2,
      I2 => I3,
      I3 => \n_0_wr_req_counter.wr_req_cnt_r[4]_i_1\,
      I4 => n_0_app_rdy_r_i_2,
      I5 => \n_0_wr_req_counter.wr_req_cnt_r[3]_i_1\,
      O => app_rdy_ns
    );
app_rdy_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEFBFFE"
    )
    port map (
      I0 => \n_0_wr_req_counter.wr_req_cnt_r[2]_i_1\,
      I1 => \^o2\(1),
      I2 => wr_accepted,
      I3 => \^o2\(0),
      I4 => \^p_0_in\(0),
      I5 => I3,
      O => n_0_app_rdy_r_i_2
    );
\app_wdf_data_r1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(0),
      Q => app_wdf_data_r1(0),
      R => '0'
    );
\app_wdf_data_r1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(10),
      Q => app_wdf_data_r1(10),
      R => '0'
    );
\app_wdf_data_r1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(11),
      Q => app_wdf_data_r1(11),
      R => '0'
    );
\app_wdf_data_r1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(12),
      Q => app_wdf_data_r1(12),
      R => '0'
    );
\app_wdf_data_r1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(13),
      Q => app_wdf_data_r1(13),
      R => '0'
    );
\app_wdf_data_r1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(14),
      Q => app_wdf_data_r1(14),
      R => '0'
    );
\app_wdf_data_r1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(15),
      Q => app_wdf_data_r1(15),
      R => '0'
    );
\app_wdf_data_r1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(16),
      Q => app_wdf_data_r1(16),
      R => '0'
    );
\app_wdf_data_r1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(17),
      Q => app_wdf_data_r1(17),
      R => '0'
    );
\app_wdf_data_r1_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(18),
      Q => app_wdf_data_r1(18),
      R => '0'
    );
\app_wdf_data_r1_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(19),
      Q => app_wdf_data_r1(19),
      R => '0'
    );
\app_wdf_data_r1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(1),
      Q => app_wdf_data_r1(1),
      R => '0'
    );
\app_wdf_data_r1_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(20),
      Q => app_wdf_data_r1(20),
      R => '0'
    );
\app_wdf_data_r1_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(21),
      Q => app_wdf_data_r1(21),
      R => '0'
    );
\app_wdf_data_r1_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(22),
      Q => app_wdf_data_r1(22),
      R => '0'
    );
\app_wdf_data_r1_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(23),
      Q => app_wdf_data_r1(23),
      R => '0'
    );
\app_wdf_data_r1_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(24),
      Q => app_wdf_data_r1(24),
      R => '0'
    );
\app_wdf_data_r1_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(25),
      Q => app_wdf_data_r1(25),
      R => '0'
    );
\app_wdf_data_r1_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(26),
      Q => app_wdf_data_r1(26),
      R => '0'
    );
\app_wdf_data_r1_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(27),
      Q => app_wdf_data_r1(27),
      R => '0'
    );
\app_wdf_data_r1_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(28),
      Q => app_wdf_data_r1(28),
      R => '0'
    );
\app_wdf_data_r1_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(29),
      Q => app_wdf_data_r1(29),
      R => '0'
    );
\app_wdf_data_r1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(2),
      Q => app_wdf_data_r1(2),
      R => '0'
    );
\app_wdf_data_r1_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(30),
      Q => app_wdf_data_r1(30),
      R => '0'
    );
\app_wdf_data_r1_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(31),
      Q => app_wdf_data_r1(31),
      R => '0'
    );
\app_wdf_data_r1_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(32),
      Q => app_wdf_data_r1(32),
      R => '0'
    );
\app_wdf_data_r1_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(33),
      Q => app_wdf_data_r1(33),
      R => '0'
    );
\app_wdf_data_r1_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(34),
      Q => app_wdf_data_r1(34),
      R => '0'
    );
\app_wdf_data_r1_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(35),
      Q => app_wdf_data_r1(35),
      R => '0'
    );
\app_wdf_data_r1_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(36),
      Q => app_wdf_data_r1(36),
      R => '0'
    );
\app_wdf_data_r1_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(37),
      Q => app_wdf_data_r1(37),
      R => '0'
    );
\app_wdf_data_r1_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(38),
      Q => app_wdf_data_r1(38),
      R => '0'
    );
\app_wdf_data_r1_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(39),
      Q => app_wdf_data_r1(39),
      R => '0'
    );
\app_wdf_data_r1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(3),
      Q => app_wdf_data_r1(3),
      R => '0'
    );
\app_wdf_data_r1_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(40),
      Q => app_wdf_data_r1(40),
      R => '0'
    );
\app_wdf_data_r1_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(41),
      Q => app_wdf_data_r1(41),
      R => '0'
    );
\app_wdf_data_r1_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(42),
      Q => app_wdf_data_r1(42),
      R => '0'
    );
\app_wdf_data_r1_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(43),
      Q => app_wdf_data_r1(43),
      R => '0'
    );
\app_wdf_data_r1_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(44),
      Q => app_wdf_data_r1(44),
      R => '0'
    );
\app_wdf_data_r1_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(45),
      Q => app_wdf_data_r1(45),
      R => '0'
    );
\app_wdf_data_r1_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(46),
      Q => app_wdf_data_r1(46),
      R => '0'
    );
\app_wdf_data_r1_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(47),
      Q => app_wdf_data_r1(47),
      R => '0'
    );
\app_wdf_data_r1_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(48),
      Q => app_wdf_data_r1(48),
      R => '0'
    );
\app_wdf_data_r1_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(49),
      Q => app_wdf_data_r1(49),
      R => '0'
    );
\app_wdf_data_r1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(4),
      Q => app_wdf_data_r1(4),
      R => '0'
    );
\app_wdf_data_r1_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(50),
      Q => app_wdf_data_r1(50),
      R => '0'
    );
\app_wdf_data_r1_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(51),
      Q => app_wdf_data_r1(51),
      R => '0'
    );
\app_wdf_data_r1_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(52),
      Q => app_wdf_data_r1(52),
      R => '0'
    );
\app_wdf_data_r1_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(53),
      Q => app_wdf_data_r1(53),
      R => '0'
    );
\app_wdf_data_r1_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(54),
      Q => app_wdf_data_r1(54),
      R => '0'
    );
\app_wdf_data_r1_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(55),
      Q => app_wdf_data_r1(55),
      R => '0'
    );
\app_wdf_data_r1_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(56),
      Q => app_wdf_data_r1(56),
      R => '0'
    );
\app_wdf_data_r1_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(57),
      Q => app_wdf_data_r1(57),
      R => '0'
    );
\app_wdf_data_r1_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(58),
      Q => app_wdf_data_r1(58),
      R => '0'
    );
\app_wdf_data_r1_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(59),
      Q => app_wdf_data_r1(59),
      R => '0'
    );
\app_wdf_data_r1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(5),
      Q => app_wdf_data_r1(5),
      R => '0'
    );
\app_wdf_data_r1_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(60),
      Q => app_wdf_data_r1(60),
      R => '0'
    );
\app_wdf_data_r1_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(61),
      Q => app_wdf_data_r1(61),
      R => '0'
    );
\app_wdf_data_r1_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(62),
      Q => app_wdf_data_r1(62),
      R => '0'
    );
\app_wdf_data_r1_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(63),
      Q => app_wdf_data_r1(63),
      R => '0'
    );
\app_wdf_data_r1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(6),
      Q => app_wdf_data_r1(6),
      R => '0'
    );
\app_wdf_data_r1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(7),
      Q => app_wdf_data_r1(7),
      R => '0'
    );
\app_wdf_data_r1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(8),
      Q => app_wdf_data_r1(8),
      R => '0'
    );
\app_wdf_data_r1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_data(9),
      Q => app_wdf_data_r1(9),
      R => '0'
    );
app_wdf_end_r1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_end,
      I1 => \^o1\,
      I2 => app_wdf_end_r1,
      O => n_0_app_wdf_end_r1_i_1
    );
app_wdf_end_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_app_wdf_end_r1_i_1,
      Q => app_wdf_end_r1,
      R => I3
    );
\app_wdf_mask_r1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_mask(0),
      Q => app_wdf_mask_r1(0),
      R => '0'
    );
\app_wdf_mask_r1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_mask(1),
      Q => app_wdf_mask_r1(1),
      R => '0'
    );
\app_wdf_mask_r1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_mask(2),
      Q => app_wdf_mask_r1(2),
      R => '0'
    );
\app_wdf_mask_r1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_mask(3),
      Q => app_wdf_mask_r1(3),
      R => '0'
    );
\app_wdf_mask_r1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_mask(4),
      Q => app_wdf_mask_r1(4),
      R => '0'
    );
\app_wdf_mask_r1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_mask(5),
      Q => app_wdf_mask_r1(5),
      R => '0'
    );
\app_wdf_mask_r1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_mask(6),
      Q => app_wdf_mask_r1(6),
      R => '0'
    );
\app_wdf_mask_r1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o1\,
      D => app_wdf_mask(7),
      Q => app_wdf_mask_r1(7),
      R => '0'
    );
app_wdf_wren_r1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_wren,
      I1 => \^o1\,
      I2 => app_wdf_wren_r1,
      O => n_0_app_wdf_wren_r1_i_1
    );
app_wdf_wren_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_app_wdf_wren_r1_i_1,
      Q => app_wdf_wren_r1,
      R => I3
    );
\data_buf_address_counter.data_buf_addr_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\data_buf_address_counter.data_buf_addr_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(0),
      I1 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\data_buf_address_counter.data_buf_addr_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(0),
      I1 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(1),
      I2 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\data_buf_address_counter.data_buf_addr_cnt_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(1),
      I1 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(0),
      I2 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(2),
      I3 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\data_buf_address_counter.data_buf_addr_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_accepted,
      D => \p_0_in__0\(0),
      Q => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(0),
      R => I3
    );
\data_buf_address_counter.data_buf_addr_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_accepted,
      D => \p_0_in__0\(1),
      Q => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(1),
      R => I3
    );
\data_buf_address_counter.data_buf_addr_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_accepted,
      D => \p_0_in__0\(2),
      Q => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(2),
      R => I3
    );
\data_buf_address_counter.data_buf_addr_cnt_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_accepted,
      D => \p_0_in__0\(3),
      Q => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(3),
      R => I3
    );
\occupied_counter.app_wdf_rdy_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444400040404"
    )
    port map (
      I0 => I3,
      I1 => ram_init_done_r,
      I2 => \n_0_occupied_counter.occ_cnt_reg[15]\,
      I3 => \p_0_in__0_0\(1),
      I4 => p_4_in,
      I5 => \^p_0_in\(0),
      O => wdf_rdy_ns
    );
\occupied_counter.app_wdf_rdy_r_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => app_wdf_wren_r1,
      I1 => \^o1\,
      I2 => app_wdf_end_r1,
      O => \p_0_in__0_0\(1)
    );
\occupied_counter.app_wdf_rdy_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => wdf_rdy_ns,
      Q => \^o1\,
      R => '0'
    );
\occupied_counter.occ_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[1]\,
      I1 => app_wdf_end_r1,
      I2 => \^o1\,
      I3 => app_wdf_wren_r1,
      O => \n_0_occupied_counter.occ_cnt[0]_i_1\
    );
\occupied_counter.occ_cnt[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCCCCC"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[9]\,
      I1 => \n_0_occupied_counter.occ_cnt_reg[11]\,
      I2 => app_wdf_wren_r1,
      I3 => \^o1\,
      I4 => app_wdf_end_r1,
      O => \n_0_occupied_counter.occ_cnt[10]_i_1\
    );
\occupied_counter.occ_cnt[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCCCCC"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[10]\,
      I1 => \n_0_occupied_counter.occ_cnt_reg[12]\,
      I2 => app_wdf_wren_r1,
      I3 => \^o1\,
      I4 => app_wdf_end_r1,
      O => \n_0_occupied_counter.occ_cnt[11]_i_1\
    );
\occupied_counter.occ_cnt[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCCCCC"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[11]\,
      I1 => \n_0_occupied_counter.occ_cnt_reg[13]\,
      I2 => app_wdf_wren_r1,
      I3 => \^o1\,
      I4 => app_wdf_end_r1,
      O => \n_0_occupied_counter.occ_cnt[12]_i_1\
    );
\occupied_counter.occ_cnt[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCCCCC"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[12]\,
      I1 => p_4_in,
      I2 => app_wdf_wren_r1,
      I3 => \^o1\,
      I4 => app_wdf_end_r1,
      O => \n_0_occupied_counter.occ_cnt[13]_i_1\
    );
\occupied_counter.occ_cnt[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCCCCC"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[13]\,
      I1 => \n_0_occupied_counter.occ_cnt_reg[15]\,
      I2 => app_wdf_wren_r1,
      I3 => \^o1\,
      I4 => app_wdf_end_r1,
      O => \n_0_occupied_counter.occ_cnt[14]_i_1\
    );
\occupied_counter.occ_cnt[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \^p_0_in\(0),
      I1 => app_wdf_end_r1,
      I2 => \^o1\,
      I3 => app_wdf_wren_r1,
      O => \n_0_occupied_counter.occ_cnt[15]_i_1\
    );
\occupied_counter.occ_cnt[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => app_wdf_end_r1,
      I1 => \^o1\,
      I2 => app_wdf_wren_r1,
      I3 => p_4_in,
      O => \n_0_occupied_counter.occ_cnt[15]_i_2\
    );
\occupied_counter.occ_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCCCCC"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[0]\,
      I1 => \n_0_occupied_counter.occ_cnt_reg[2]\,
      I2 => app_wdf_wren_r1,
      I3 => \^o1\,
      I4 => app_wdf_end_r1,
      O => \n_0_occupied_counter.occ_cnt[1]_i_1\
    );
\occupied_counter.occ_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCCCCC"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[1]\,
      I1 => \n_0_occupied_counter.occ_cnt_reg[3]\,
      I2 => app_wdf_wren_r1,
      I3 => \^o1\,
      I4 => app_wdf_end_r1,
      O => \n_0_occupied_counter.occ_cnt[2]_i_1\
    );
\occupied_counter.occ_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCCCCC"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[2]\,
      I1 => \n_0_occupied_counter.occ_cnt_reg[4]\,
      I2 => app_wdf_wren_r1,
      I3 => \^o1\,
      I4 => app_wdf_end_r1,
      O => \n_0_occupied_counter.occ_cnt[3]_i_1\
    );
\occupied_counter.occ_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCCCCC"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[3]\,
      I1 => \n_0_occupied_counter.occ_cnt_reg[5]\,
      I2 => app_wdf_wren_r1,
      I3 => \^o1\,
      I4 => app_wdf_end_r1,
      O => \n_0_occupied_counter.occ_cnt[4]_i_1\
    );
\occupied_counter.occ_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCCCCC"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[4]\,
      I1 => \n_0_occupied_counter.occ_cnt_reg[6]\,
      I2 => app_wdf_wren_r1,
      I3 => \^o1\,
      I4 => app_wdf_end_r1,
      O => \n_0_occupied_counter.occ_cnt[5]_i_1\
    );
\occupied_counter.occ_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCCCCC"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[5]\,
      I1 => \n_0_occupied_counter.occ_cnt_reg[7]\,
      I2 => app_wdf_wren_r1,
      I3 => \^o1\,
      I4 => app_wdf_end_r1,
      O => \n_0_occupied_counter.occ_cnt[6]_i_1\
    );
\occupied_counter.occ_cnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCCCCC"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[6]\,
      I1 => \n_0_occupied_counter.occ_cnt_reg[8]\,
      I2 => app_wdf_wren_r1,
      I3 => \^o1\,
      I4 => app_wdf_end_r1,
      O => \n_0_occupied_counter.occ_cnt[7]_i_1\
    );
\occupied_counter.occ_cnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCCCCC"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[7]\,
      I1 => \n_0_occupied_counter.occ_cnt_reg[9]\,
      I2 => app_wdf_wren_r1,
      I3 => \^o1\,
      I4 => app_wdf_end_r1,
      O => \n_0_occupied_counter.occ_cnt[8]_i_1\
    );
\occupied_counter.occ_cnt[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCCCCC"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[8]\,
      I1 => \n_0_occupied_counter.occ_cnt_reg[10]\,
      I2 => app_wdf_wren_r1,
      I3 => \^o1\,
      I4 => app_wdf_end_r1,
      O => \n_0_occupied_counter.occ_cnt[9]_i_1\
    );
\occupied_counter.occ_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[0]_i_1\,
      Q => \n_0_occupied_counter.occ_cnt_reg[0]\,
      R => I3
    );
\occupied_counter.occ_cnt_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[10]_i_1\,
      Q => \n_0_occupied_counter.occ_cnt_reg[10]\,
      R => I3
    );
\occupied_counter.occ_cnt_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[11]_i_1\,
      Q => \n_0_occupied_counter.occ_cnt_reg[11]\,
      R => I3
    );
\occupied_counter.occ_cnt_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[12]_i_1\,
      Q => \n_0_occupied_counter.occ_cnt_reg[12]\,
      R => I3
    );
\occupied_counter.occ_cnt_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[13]_i_1\,
      Q => \n_0_occupied_counter.occ_cnt_reg[13]\,
      R => I3
    );
\occupied_counter.occ_cnt_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[14]_i_1\,
      Q => p_4_in,
      R => I3
    );
\occupied_counter.occ_cnt_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[15]_i_2\,
      Q => \n_0_occupied_counter.occ_cnt_reg[15]\,
      R => I3
    );
\occupied_counter.occ_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[1]_i_1\,
      Q => \n_0_occupied_counter.occ_cnt_reg[1]\,
      R => I3
    );
\occupied_counter.occ_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[2]_i_1\,
      Q => \n_0_occupied_counter.occ_cnt_reg[2]\,
      R => I3
    );
\occupied_counter.occ_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[3]_i_1\,
      Q => \n_0_occupied_counter.occ_cnt_reg[3]\,
      R => I3
    );
\occupied_counter.occ_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[4]_i_1\,
      Q => \n_0_occupied_counter.occ_cnt_reg[4]\,
      R => I3
    );
\occupied_counter.occ_cnt_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[5]_i_1\,
      Q => \n_0_occupied_counter.occ_cnt_reg[5]\,
      R => I3
    );
\occupied_counter.occ_cnt_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[6]_i_1\,
      Q => \n_0_occupied_counter.occ_cnt_reg[6]\,
      R => I3
    );
\occupied_counter.occ_cnt_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[7]_i_1\,
      Q => \n_0_occupied_counter.occ_cnt_reg[7]\,
      R => I3
    );
\occupied_counter.occ_cnt_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[8]_i_1\,
      Q => \n_0_occupied_counter.occ_cnt_reg[8]\,
      R => I3
    );
\occupied_counter.occ_cnt_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[9]_i_1\,
      Q => \n_0_occupied_counter.occ_cnt_reg[9]\,
      R => I3
    );
\pointer_ram.rams[0].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \write_data_control.wr_data_indx_r_reg__0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => ADDRD(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1 downto 0) => pointer_wr_data(1 downto 0),
      DIC(1 downto 0) => pointer_wr_data(1 downto 0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \NLW_pointer_ram.rams[0].RAM32M0_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => wr_data_buf_addr(1 downto 0),
      DOC(1 downto 0) => p_2_out(1 downto 0),
      DOD(1 downto 0) => \NLW_pointer_ram.rams[0].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => I1
    );
\pointer_ram.rams[1].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \write_data_control.wr_data_indx_r_reg__0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => ADDRD(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1 downto 0) => pointer_wr_data(3 downto 2),
      DIC(1 downto 0) => pointer_wr_data(3 downto 2),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \NLW_pointer_ram.rams[1].RAM32M0_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => wr_data_buf_addr(3 downto 2),
      DOC(1 downto 0) => p_0_out(1 downto 0),
      DOD(1 downto 0) => \NLW_pointer_ram.rams[1].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => I1
    );
\read_data_indx.rd_data_indx_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      O => \p_0_in__1\(0)
    );
\read_data_indx.rd_data_indx_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__1\(1)
    );
\read_data_indx.rd_data_indx_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \p_0_in__1\(2)
    );
\read_data_indx.rd_data_indx_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p_0_in__1\(3)
    );
\read_data_indx.rd_data_indx_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => \p_0_in__1\(0),
      Q => \^q\(0),
      R => I3
    );
\read_data_indx.rd_data_indx_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => \p_0_in__1\(1),
      Q => \^q\(1),
      R => I3
    );
\read_data_indx.rd_data_indx_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => \p_0_in__1\(2),
      Q => \^q\(2),
      R => I3
    );
\read_data_indx.rd_data_indx_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => \p_0_in__1\(3),
      Q => \^q\(3),
      R => I3
    );
\read_data_indx.rd_data_upd_indx_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => E(0),
      Q => \^p_0_in\(0),
      R => '0'
    );
\wr_req_counter.wr_req_cnt_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BD42"
    )
    port map (
      I0 => \^p_0_in\(0),
      I1 => \^o2\(0),
      I2 => wr_accepted,
      I3 => \^o2\(1),
      O => \n_0_wr_req_counter.wr_req_cnt_r[1]_i_1\
    );
\wr_req_counter.wr_req_cnt_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE7D4182"
    )
    port map (
      I0 => \^p_0_in\(0),
      I1 => I4,
      I2 => \^o2\(1),
      I3 => wr_accepted,
      I4 => wr_req_cnt_r(2),
      O => \n_0_wr_req_counter.wr_req_cnt_r[2]_i_1\
    );
\wr_req_counter.wr_req_cnt_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFE7FFD40018002"
    )
    port map (
      I0 => \^p_0_in\(0),
      I1 => I4,
      I2 => \^o2\(1),
      I3 => wr_req_cnt_r(2),
      I4 => wr_accepted,
      I5 => wr_req_cnt_r(3),
      O => \n_0_wr_req_counter.wr_req_cnt_r[3]_i_1\
    );
\wr_req_counter.wr_req_cnt_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFE7FFD40018002"
    )
    port map (
      I0 => \^p_0_in\(0),
      I1 => \n_0_wr_req_counter.wr_req_cnt_r[4]_i_2\,
      I2 => wr_req_cnt_r(2),
      I3 => wr_req_cnt_r(3),
      I4 => wr_accepted,
      I5 => wr_req_cnt_r(4),
      O => \n_0_wr_req_counter.wr_req_cnt_r[4]_i_1\
    );
\wr_req_counter.wr_req_cnt_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555544455554444"
    )
    port map (
      I0 => wr_req_cnt_r(2),
      I1 => \^o2\(1),
      I2 => I5,
      I3 => app_en_r2,
      I4 => \^o2\(0),
      I5 => I6,
      O => \n_0_wr_req_counter.wr_req_cnt_r[4]_i_2\
    );
\wr_req_counter.wr_req_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I7,
      Q => \^o2\(0),
      R => I3
    );
\wr_req_counter.wr_req_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_req_counter.wr_req_cnt_r[1]_i_1\,
      Q => \^o2\(1),
      R => I3
    );
\wr_req_counter.wr_req_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_req_counter.wr_req_cnt_r[2]_i_1\,
      Q => wr_req_cnt_r(2),
      R => I3
    );
\wr_req_counter.wr_req_cnt_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_req_counter.wr_req_cnt_r[3]_i_1\,
      Q => wr_req_cnt_r(3),
      R => I3
    );
\wr_req_counter.wr_req_cnt_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_req_counter.wr_req_cnt_r[4]_i_1\,
      Q => wr_req_cnt_r(4),
      R => I3
    );
\write_buffer.wr_buf_out_data_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_33_out(0),
      Q => O10(0),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_32_out(0),
      Q => O10(10),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_32_out(1),
      Q => O10(11),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_27_out(0),
      Q => O10(12),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_27_out(1),
      Q => O10(13),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_28_out(0),
      Q => O10(14),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_28_out(1),
      Q => O10(15),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_29_out(0),
      Q => O10(16),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_29_out(1),
      Q => O10(17),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_24_out(0),
      Q => O10(18),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_24_out(1),
      Q => O10(19),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_33_out(1),
      Q => O10(1),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_25_out(0),
      Q => O10(20),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_25_out(1),
      Q => O10(21),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_26_out(0),
      Q => O10(22),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_26_out(1),
      Q => O10(23),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_21_out(0),
      Q => O10(24),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_21_out(1),
      Q => O10(25),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_22_out(0),
      Q => O10(26),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_22_out(1),
      Q => O10(27),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_23_out(0),
      Q => O10(28),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_23_out(1),
      Q => O10(29),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_34_out(0),
      Q => O10(2),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_18_out(0),
      Q => O10(30),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_18_out(1),
      Q => O10(31),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_19_out(0),
      Q => O10(32),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_19_out(1),
      Q => O10(33),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_20_out(0),
      Q => O10(34),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_20_out(1),
      Q => O10(35),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_15_out(0),
      Q => O10(36),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_15_out(1),
      Q => O10(37),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_16_out(0),
      Q => O10(38),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_16_out(1),
      Q => O10(39),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_34_out(1),
      Q => O10(3),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_17_out(0),
      Q => O10(40),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_17_out(1),
      Q => O10(41),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_12_out(0),
      Q => O10(42),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_12_out(1),
      Q => O10(43),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_13_out(0),
      Q => O10(44),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_13_out(1),
      Q => O10(45),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_14_out(0),
      Q => O10(46),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_14_out(1),
      Q => O10(47),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_9_out(0),
      Q => O10(48),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_9_out(1),
      Q => O10(49),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_35_out(0),
      Q => O10(4),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_10_out(0),
      Q => O10(50),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_10_out(1),
      Q => O10(51),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_11_out(0),
      Q => O10(52),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_11_out(1),
      Q => O10(53),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_6_out(0),
      Q => O10(54),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_6_out(1),
      Q => O10(55),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_7_out(0),
      Q => O10(56),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_7_out(1),
      Q => O10(57),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_8_out(0),
      Q => O10(58),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_8_out(1),
      Q => O10(59),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_35_out(1),
      Q => O10(5),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_5_write_buffer.wr_buffer_ram[10].RAM32M0\,
      Q => O10(60),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_4_write_buffer.wr_buffer_ram[10].RAM32M0\,
      Q => O10(61),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_4_out(0),
      Q => O10(62),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_4_out(1),
      Q => O10(63),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[64]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_5_out(0),
      Q => O10(64),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[65]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_5_out(1),
      Q => O10(65),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[66]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_5_write_buffer.wr_buffer_ram[11].RAM32M0\,
      Q => O10(66),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[67]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_4_write_buffer.wr_buffer_ram[11].RAM32M0\,
      Q => O10(67),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[68]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_3_write_buffer.wr_buffer_ram[11].RAM32M0\,
      Q => O10(68),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[69]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_2_write_buffer.wr_buffer_ram[11].RAM32M0\,
      Q => O10(69),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_30_out(0),
      Q => O10(6),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[70]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_1_write_buffer.wr_buffer_ram[11].RAM32M0\,
      Q => O10(70),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[71]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_write_buffer.wr_buffer_ram[11].RAM32M0\,
      Q => O10(71),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_30_out(1),
      Q => O10(7),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_31_out(0),
      Q => O10(8),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_31_out(1),
      Q => O10(9),
      R => '0'
    );
\write_buffer.wr_buffer_ram[0].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_7\,
      ADDRD(3) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_8\,
      ADDRD(2) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_9\,
      ADDRD(1) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_10\,
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(5 downto 4),
      DIB(1 downto 0) => wr_buf_in_data(3 downto 2),
      DIC(1 downto 0) => wr_buf_in_data(1 downto 0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_35_out(1 downto 0),
      DOB(1 downto 0) => p_34_out(1 downto 0),
      DOC(1 downto 0) => p_33_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[0].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(5),
      I1 => app_wdf_data_r1(5),
      I2 => \^o1\,
      O => wr_buf_in_data(5)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => wb_wr_data_addr_r(1),
      I1 => wr_data_addr_le,
      I2 => p_2_out(0),
      I3 => I3,
      O => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_10\
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022E2"
    )
    port map (
      I0 => wb_wr_data_addr0_r,
      I1 => app_wdf_wren_r1,
      I2 => \^o1\,
      I3 => app_wdf_end_r1,
      I4 => I3,
      O => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(4),
      I1 => app_wdf_data_r1(4),
      I2 => \^o1\,
      O => wr_buf_in_data(4)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(3),
      I1 => app_wdf_data_r1(3),
      I2 => \^o1\,
      O => wr_buf_in_data(3)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(2),
      I1 => app_wdf_data_r1(2),
      I2 => \^o1\,
      O => wr_buf_in_data(2)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(1),
      I1 => app_wdf_data_r1(1),
      I2 => \^o1\,
      O => wr_buf_in_data(1)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(0),
      I1 => app_wdf_data_r1(0),
      I2 => \^o1\,
      O => wr_buf_in_data(0)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => wb_wr_data_addr_r(4),
      I1 => wr_data_addr_le,
      I2 => p_0_out(1),
      I3 => I3,
      O => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_7\
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => wb_wr_data_addr_r(3),
      I1 => wr_data_addr_le,
      I2 => p_0_out(0),
      I3 => I3,
      O => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_8\
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => wb_wr_data_addr_r(2),
      I1 => wr_data_addr_le,
      I2 => p_2_out(1),
      I3 => I3,
      O => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_9\
    );
\write_buffer.wr_buffer_ram[10].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_7\,
      ADDRD(3) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_8\,
      ADDRD(2) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_9\,
      ADDRD(1) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_10\,
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(65 downto 64),
      DIB(1 downto 0) => wr_buf_in_data(63 downto 62),
      DIC(1 downto 0) => wr_buf_in_data(61 downto 60),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_5_out(1 downto 0),
      DOB(1 downto 0) => p_4_out(1 downto 0),
      DOC(1) => \n_4_write_buffer.wr_buffer_ram[10].RAM32M0\,
      DOC(0) => \n_5_write_buffer.wr_buffer_ram[10].RAM32M0\,
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[10].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[10].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_mask(1),
      I1 => app_wdf_mask_r1(1),
      I2 => \^o1\,
      O => wr_buf_in_data(65)
    );
\write_buffer.wr_buffer_ram[10].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_mask(0),
      I1 => app_wdf_mask_r1(0),
      I2 => \^o1\,
      O => wr_buf_in_data(64)
    );
\write_buffer.wr_buffer_ram[10].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(63),
      I1 => app_wdf_data_r1(63),
      I2 => \^o1\,
      O => wr_buf_in_data(63)
    );
\write_buffer.wr_buffer_ram[10].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(62),
      I1 => app_wdf_data_r1(62),
      I2 => \^o1\,
      O => wr_buf_in_data(62)
    );
\write_buffer.wr_buffer_ram[10].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(61),
      I1 => app_wdf_data_r1(61),
      I2 => \^o1\,
      O => wr_buf_in_data(61)
    );
\write_buffer.wr_buffer_ram[10].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(60),
      I1 => app_wdf_data_r1(60),
      I2 => \^o1\,
      O => wr_buf_in_data(60)
    );
\write_buffer.wr_buffer_ram[11].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_7\,
      ADDRD(3) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_8\,
      ADDRD(2) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_9\,
      ADDRD(1) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_10\,
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(71 downto 70),
      DIB(1 downto 0) => wr_buf_in_data(69 downto 68),
      DIC(1 downto 0) => wr_buf_in_data(67 downto 66),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_write_buffer.wr_buffer_ram[11].RAM32M0\,
      DOA(0) => \n_1_write_buffer.wr_buffer_ram[11].RAM32M0\,
      DOB(1) => \n_2_write_buffer.wr_buffer_ram[11].RAM32M0\,
      DOB(0) => \n_3_write_buffer.wr_buffer_ram[11].RAM32M0\,
      DOC(1) => \n_4_write_buffer.wr_buffer_ram[11].RAM32M0\,
      DOC(0) => \n_5_write_buffer.wr_buffer_ram[11].RAM32M0\,
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[11].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[11].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_mask(7),
      I1 => app_wdf_mask_r1(7),
      I2 => \^o1\,
      O => wr_buf_in_data(71)
    );
\write_buffer.wr_buffer_ram[11].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_mask(6),
      I1 => app_wdf_mask_r1(6),
      I2 => \^o1\,
      O => wr_buf_in_data(70)
    );
\write_buffer.wr_buffer_ram[11].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_mask(5),
      I1 => app_wdf_mask_r1(5),
      I2 => \^o1\,
      O => wr_buf_in_data(69)
    );
\write_buffer.wr_buffer_ram[11].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_mask(4),
      I1 => app_wdf_mask_r1(4),
      I2 => \^o1\,
      O => wr_buf_in_data(68)
    );
\write_buffer.wr_buffer_ram[11].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_mask(3),
      I1 => app_wdf_mask_r1(3),
      I2 => \^o1\,
      O => wr_buf_in_data(67)
    );
\write_buffer.wr_buffer_ram[11].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_mask(2),
      I1 => app_wdf_mask_r1(2),
      I2 => \^o1\,
      O => wr_buf_in_data(66)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_7\,
      ADDRD(3) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_8\,
      ADDRD(2) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_9\,
      ADDRD(1) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_10\,
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(11 downto 10),
      DIB(1 downto 0) => wr_buf_in_data(9 downto 8),
      DIC(1 downto 0) => wr_buf_in_data(7 downto 6),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_32_out(1 downto 0),
      DOB(1 downto 0) => p_31_out(1 downto 0),
      DOC(1 downto 0) => p_30_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[1].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(11),
      I1 => app_wdf_data_r1(11),
      I2 => \^o1\,
      O => wr_buf_in_data(11)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(10),
      I1 => app_wdf_data_r1(10),
      I2 => \^o1\,
      O => wr_buf_in_data(10)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(9),
      I1 => app_wdf_data_r1(9),
      I2 => \^o1\,
      O => wr_buf_in_data(9)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(8),
      I1 => app_wdf_data_r1(8),
      I2 => \^o1\,
      O => wr_buf_in_data(8)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(7),
      I1 => app_wdf_data_r1(7),
      I2 => \^o1\,
      O => wr_buf_in_data(7)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(6),
      I1 => app_wdf_data_r1(6),
      I2 => \^o1\,
      O => wr_buf_in_data(6)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_7\,
      ADDRD(3) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_8\,
      ADDRD(2) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_9\,
      ADDRD(1) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_10\,
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(17 downto 16),
      DIB(1 downto 0) => wr_buf_in_data(15 downto 14),
      DIC(1 downto 0) => wr_buf_in_data(13 downto 12),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_29_out(1 downto 0),
      DOB(1 downto 0) => p_28_out(1 downto 0),
      DOC(1 downto 0) => p_27_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[2].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(17),
      I1 => app_wdf_data_r1(17),
      I2 => \^o1\,
      O => wr_buf_in_data(17)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(16),
      I1 => app_wdf_data_r1(16),
      I2 => \^o1\,
      O => wr_buf_in_data(16)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(15),
      I1 => app_wdf_data_r1(15),
      I2 => \^o1\,
      O => wr_buf_in_data(15)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(14),
      I1 => app_wdf_data_r1(14),
      I2 => \^o1\,
      O => wr_buf_in_data(14)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(13),
      I1 => app_wdf_data_r1(13),
      I2 => \^o1\,
      O => wr_buf_in_data(13)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(12),
      I1 => app_wdf_data_r1(12),
      I2 => \^o1\,
      O => wr_buf_in_data(12)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_7\,
      ADDRD(3) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_8\,
      ADDRD(2) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_9\,
      ADDRD(1) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_10\,
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(23 downto 22),
      DIB(1 downto 0) => wr_buf_in_data(21 downto 20),
      DIC(1 downto 0) => wr_buf_in_data(19 downto 18),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_26_out(1 downto 0),
      DOB(1 downto 0) => p_25_out(1 downto 0),
      DOC(1 downto 0) => p_24_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[3].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(23),
      I1 => app_wdf_data_r1(23),
      I2 => \^o1\,
      O => wr_buf_in_data(23)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(22),
      I1 => app_wdf_data_r1(22),
      I2 => \^o1\,
      O => wr_buf_in_data(22)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(21),
      I1 => app_wdf_data_r1(21),
      I2 => \^o1\,
      O => wr_buf_in_data(21)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(20),
      I1 => app_wdf_data_r1(20),
      I2 => \^o1\,
      O => wr_buf_in_data(20)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(19),
      I1 => app_wdf_data_r1(19),
      I2 => \^o1\,
      O => wr_buf_in_data(19)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(18),
      I1 => app_wdf_data_r1(18),
      I2 => \^o1\,
      O => wr_buf_in_data(18)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_7\,
      ADDRD(3) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_8\,
      ADDRD(2) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_9\,
      ADDRD(1) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_10\,
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(29 downto 28),
      DIB(1 downto 0) => wr_buf_in_data(27 downto 26),
      DIC(1 downto 0) => wr_buf_in_data(25 downto 24),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_23_out(1 downto 0),
      DOB(1 downto 0) => p_22_out(1 downto 0),
      DOC(1 downto 0) => p_21_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[4].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(29),
      I1 => app_wdf_data_r1(29),
      I2 => \^o1\,
      O => wr_buf_in_data(29)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(28),
      I1 => app_wdf_data_r1(28),
      I2 => \^o1\,
      O => wr_buf_in_data(28)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(27),
      I1 => app_wdf_data_r1(27),
      I2 => \^o1\,
      O => wr_buf_in_data(27)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(26),
      I1 => app_wdf_data_r1(26),
      I2 => \^o1\,
      O => wr_buf_in_data(26)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(25),
      I1 => app_wdf_data_r1(25),
      I2 => \^o1\,
      O => wr_buf_in_data(25)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(24),
      I1 => app_wdf_data_r1(24),
      I2 => \^o1\,
      O => wr_buf_in_data(24)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_7\,
      ADDRD(3) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_8\,
      ADDRD(2) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_9\,
      ADDRD(1) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_10\,
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(35 downto 34),
      DIB(1 downto 0) => wr_buf_in_data(33 downto 32),
      DIC(1 downto 0) => wr_buf_in_data(31 downto 30),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_20_out(1 downto 0),
      DOB(1 downto 0) => p_19_out(1 downto 0),
      DOC(1 downto 0) => p_18_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[5].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(35),
      I1 => app_wdf_data_r1(35),
      I2 => \^o1\,
      O => wr_buf_in_data(35)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(34),
      I1 => app_wdf_data_r1(34),
      I2 => \^o1\,
      O => wr_buf_in_data(34)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(33),
      I1 => app_wdf_data_r1(33),
      I2 => \^o1\,
      O => wr_buf_in_data(33)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(32),
      I1 => app_wdf_data_r1(32),
      I2 => \^o1\,
      O => wr_buf_in_data(32)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(31),
      I1 => app_wdf_data_r1(31),
      I2 => \^o1\,
      O => wr_buf_in_data(31)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(30),
      I1 => app_wdf_data_r1(30),
      I2 => \^o1\,
      O => wr_buf_in_data(30)
    );
\write_buffer.wr_buffer_ram[6].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_7\,
      ADDRD(3) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_8\,
      ADDRD(2) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_9\,
      ADDRD(1) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_10\,
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(41 downto 40),
      DIB(1 downto 0) => wr_buf_in_data(39 downto 38),
      DIC(1 downto 0) => wr_buf_in_data(37 downto 36),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_17_out(1 downto 0),
      DOB(1 downto 0) => p_16_out(1 downto 0),
      DOC(1 downto 0) => p_15_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[6].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[6].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(41),
      I1 => app_wdf_data_r1(41),
      I2 => \^o1\,
      O => wr_buf_in_data(41)
    );
\write_buffer.wr_buffer_ram[6].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(40),
      I1 => app_wdf_data_r1(40),
      I2 => \^o1\,
      O => wr_buf_in_data(40)
    );
\write_buffer.wr_buffer_ram[6].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(39),
      I1 => app_wdf_data_r1(39),
      I2 => \^o1\,
      O => wr_buf_in_data(39)
    );
\write_buffer.wr_buffer_ram[6].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(38),
      I1 => app_wdf_data_r1(38),
      I2 => \^o1\,
      O => wr_buf_in_data(38)
    );
\write_buffer.wr_buffer_ram[6].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(37),
      I1 => app_wdf_data_r1(37),
      I2 => \^o1\,
      O => wr_buf_in_data(37)
    );
\write_buffer.wr_buffer_ram[6].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(36),
      I1 => app_wdf_data_r1(36),
      I2 => \^o1\,
      O => wr_buf_in_data(36)
    );
\write_buffer.wr_buffer_ram[7].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_7\,
      ADDRD(3) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_8\,
      ADDRD(2) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_9\,
      ADDRD(1) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_10\,
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(47 downto 46),
      DIB(1 downto 0) => wr_buf_in_data(45 downto 44),
      DIC(1 downto 0) => wr_buf_in_data(43 downto 42),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_14_out(1 downto 0),
      DOB(1 downto 0) => p_13_out(1 downto 0),
      DOC(1 downto 0) => p_12_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[7].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[7].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(47),
      I1 => app_wdf_data_r1(47),
      I2 => \^o1\,
      O => wr_buf_in_data(47)
    );
\write_buffer.wr_buffer_ram[7].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(46),
      I1 => app_wdf_data_r1(46),
      I2 => \^o1\,
      O => wr_buf_in_data(46)
    );
\write_buffer.wr_buffer_ram[7].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(45),
      I1 => app_wdf_data_r1(45),
      I2 => \^o1\,
      O => wr_buf_in_data(45)
    );
\write_buffer.wr_buffer_ram[7].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(44),
      I1 => app_wdf_data_r1(44),
      I2 => \^o1\,
      O => wr_buf_in_data(44)
    );
\write_buffer.wr_buffer_ram[7].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(43),
      I1 => app_wdf_data_r1(43),
      I2 => \^o1\,
      O => wr_buf_in_data(43)
    );
\write_buffer.wr_buffer_ram[7].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(42),
      I1 => app_wdf_data_r1(42),
      I2 => \^o1\,
      O => wr_buf_in_data(42)
    );
\write_buffer.wr_buffer_ram[8].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_7\,
      ADDRD(3) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_8\,
      ADDRD(2) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_9\,
      ADDRD(1) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_10\,
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(53 downto 52),
      DIB(1 downto 0) => wr_buf_in_data(51 downto 50),
      DIC(1 downto 0) => wr_buf_in_data(49 downto 48),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_11_out(1 downto 0),
      DOB(1 downto 0) => p_10_out(1 downto 0),
      DOC(1 downto 0) => p_9_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[8].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[8].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(53),
      I1 => app_wdf_data_r1(53),
      I2 => \^o1\,
      O => wr_buf_in_data(53)
    );
\write_buffer.wr_buffer_ram[8].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(52),
      I1 => app_wdf_data_r1(52),
      I2 => \^o1\,
      O => wr_buf_in_data(52)
    );
\write_buffer.wr_buffer_ram[8].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(51),
      I1 => app_wdf_data_r1(51),
      I2 => \^o1\,
      O => wr_buf_in_data(51)
    );
\write_buffer.wr_buffer_ram[8].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(50),
      I1 => app_wdf_data_r1(50),
      I2 => \^o1\,
      O => wr_buf_in_data(50)
    );
\write_buffer.wr_buffer_ram[8].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(49),
      I1 => app_wdf_data_r1(49),
      I2 => \^o1\,
      O => wr_buf_in_data(49)
    );
\write_buffer.wr_buffer_ram[8].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(48),
      I1 => app_wdf_data_r1(48),
      I2 => \^o1\,
      O => wr_buf_in_data(48)
    );
\write_buffer.wr_buffer_ram[9].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_7\,
      ADDRD(3) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_8\,
      ADDRD(2) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_9\,
      ADDRD(1) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_10\,
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(59 downto 58),
      DIB(1 downto 0) => wr_buf_in_data(57 downto 56),
      DIC(1 downto 0) => wr_buf_in_data(55 downto 54),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_8_out(1 downto 0),
      DOB(1 downto 0) => p_7_out(1 downto 0),
      DOC(1 downto 0) => p_6_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[9].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[9].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(59),
      I1 => app_wdf_data_r1(59),
      I2 => \^o1\,
      O => wr_buf_in_data(59)
    );
\write_buffer.wr_buffer_ram[9].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(58),
      I1 => app_wdf_data_r1(58),
      I2 => \^o1\,
      O => wr_buf_in_data(58)
    );
\write_buffer.wr_buffer_ram[9].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(57),
      I1 => app_wdf_data_r1(57),
      I2 => \^o1\,
      O => wr_buf_in_data(57)
    );
\write_buffer.wr_buffer_ram[9].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(56),
      I1 => app_wdf_data_r1(56),
      I2 => \^o1\,
      O => wr_buf_in_data(56)
    );
\write_buffer.wr_buffer_ram[9].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(55),
      I1 => app_wdf_data_r1(55),
      I2 => \^o1\,
      O => wr_buf_in_data(55)
    );
\write_buffer.wr_buffer_ram[9].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => app_wdf_data(54),
      I1 => app_wdf_data_r1(54),
      I2 => \^o1\,
      O => wr_buf_in_data(54)
    );
\write_data_control.wb_wr_data_addr0_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
    port map (
      I0 => app_wdf_end_r1,
      I1 => \^o1\,
      I2 => app_wdf_wren_r1,
      I3 => wb_wr_data_addr0_r,
      O => \n_0_write_data_control.wb_wr_data_addr0_r_i_1\
    );
\write_data_control.wb_wr_data_addr0_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_write_data_control.wb_wr_data_addr0_r_i_1\,
      Q => wb_wr_data_addr0_r,
      R => I3
    );
\write_data_control.wb_wr_data_addr_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
    port map (
      I0 => app_wdf_wren_r1,
      I1 => app_wdf_end_r1,
      I2 => wdf_rdy_ns,
      I3 => \^o1\,
      I4 => \^p_0_in\(0),
      O => wr_data_addr_le
    );
\write_data_control.wb_wr_data_addr_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_data_addr_le,
      D => p_2_out(0),
      Q => wb_wr_data_addr_r(1),
      R => I3
    );
\write_data_control.wb_wr_data_addr_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_data_addr_le,
      D => p_2_out(1),
      Q => wb_wr_data_addr_r(2),
      R => I3
    );
\write_data_control.wb_wr_data_addr_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_data_addr_le,
      D => p_0_out(0),
      Q => wb_wr_data_addr_r(3),
      R => I3
    );
\write_data_control.wb_wr_data_addr_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_data_addr_le,
      D => p_0_out(1),
      Q => wb_wr_data_addr_r(4),
      R => I3
    );
\write_data_control.wr_data_indx_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \write_data_control.wr_data_indx_r_reg__0\(0),
      O => \p_0_in__0__0\(0)
    );
\write_data_control.wr_data_indx_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \write_data_control.wr_data_indx_r_reg__0\(0),
      I1 => \write_data_control.wr_data_indx_r_reg__0\(1),
      O => \p_0_in__0__0\(1)
    );
\write_data_control.wr_data_indx_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \write_data_control.wr_data_indx_r_reg__0\(0),
      I1 => \write_data_control.wr_data_indx_r_reg__0\(1),
      I2 => \write_data_control.wr_data_indx_r_reg__0\(2),
      O => \p_0_in__0__0\(2)
    );
\write_data_control.wr_data_indx_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \write_data_control.wr_data_indx_r_reg__0\(1),
      I1 => \write_data_control.wr_data_indx_r_reg__0\(0),
      I2 => \write_data_control.wr_data_indx_r_reg__0\(2),
      I3 => \write_data_control.wr_data_indx_r_reg__0\(3),
      O => \p_0_in__0__0\(3)
    );
\write_data_control.wr_data_indx_r_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => wr_data_addr_le,
      D => \p_0_in__0__0\(0),
      Q => \write_data_control.wr_data_indx_r_reg__0\(0),
      S => I3
    );
\write_data_control.wr_data_indx_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_data_addr_le,
      D => \p_0_in__0__0\(1),
      Q => \write_data_control.wr_data_indx_r_reg__0\(1),
      R => I3
    );
\write_data_control.wr_data_indx_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_data_addr_le,
      D => \p_0_in__0__0\(2),
      Q => \write_data_control.wr_data_indx_r_reg__0\(2),
      R => I3
    );
\write_data_control.wr_data_indx_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_data_addr_le,
      D => \p_0_in__0__0\(3),
      Q => \write_data_control.wr_data_indx_r_reg__0\(3),
      R => I3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_arb_row_col is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O3 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    read_this_rank : out STD_LOGIC;
    int_read_this_rank : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cmd_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    col_rd_wr : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    col_data_buf_addr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    O18 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O24 : out STD_LOGIC;
    col_size : out STD_LOGIC;
    p_2_in : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    mc_cas_n_ns : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_ras_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    act_this_rank : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    mc_cs_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    O35 : out STD_LOGIC;
    granted_row_ns : in STD_LOGIC;
    CLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    maint_ref_zq_wip : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_14_out : in STD_LOGIC;
    I6 : in STD_LOGIC;
    p_92_out : in STD_LOGIC;
    p_131_out : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    override_demand_r : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    ofs_rdy_r : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    ofs_rdy_r_0 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    p_14_in_1 : in STD_LOGIC;
    ofs_rdy_r_2 : in STD_LOGIC;
    rnk_config_r : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    ofs_rdy_r_3 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    rd_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read_this_rank_r1 : in STD_LOGIC;
    DIC : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_rd_wr_r : in STD_LOGIC;
    I21 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I22 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_71_out : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    I23 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I24 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I25 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I26 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    O19 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O20 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O21 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O22 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    col_size_r : in STD_LOGIC;
    auto_pre_r : in STD_LOGIC;
    auto_pre_r_4 : in STD_LOGIC;
    auto_pre_r_5 : in STD_LOGIC;
    auto_pre_r_6 : in STD_LOGIC;
    p_149_out : in STD_LOGIC;
    p_110_out : in STD_LOGIC;
    col_periodic_rd_r : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I34 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    maint_zq_r : in STD_LOGIC;
    p_154_out : in STD_LOGIC;
    p_115_out : in STD_LOGIC;
    inhbt_act_faw_r : in STD_LOGIC;
    p_76_out : in STD_LOGIC;
    p_37_out : in STD_LOGIC;
    I35 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I36 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    wr_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I37 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I38 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I39 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I40 : in STD_LOGIC;
    act_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    demand_act_priority_r : in STD_LOGIC;
    demand_act_priority_r_7 : in STD_LOGIC;
    demand_act_priority_r_8 : in STD_LOGIC;
    demand_act_priority_r_9 : in STD_LOGIC;
    maint_rank_r : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I43 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_arb_row_col : entity is "mig_7series_v2_3_arb_row_col";
end mig_7series_0_mig_7series_v2_3_arb_row_col;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_arb_row_col is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal granted_col_ns : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_cas_n[1]_i_2\ : STD_LOGIC;
  signal n_0_config_arb0 : STD_LOGIC;
  signal n_10_col_arb0 : STD_LOGIC;
  signal n_11_col_arb0 : STD_LOGIC;
  signal n_12_col_arb0 : STD_LOGIC;
  signal n_13_col_arb0 : STD_LOGIC;
  signal n_16_col_arb0 : STD_LOGIC;
  signal n_1_col_arb0 : STD_LOGIC;
  signal n_1_config_arb0 : STD_LOGIC;
  signal n_2_col_arb0 : STD_LOGIC;
  signal n_2_config_arb0 : STD_LOGIC;
  signal n_3_config_arb0 : STD_LOGIC;
  signal n_4_config_arb0 : STD_LOGIC;
  signal n_7_config_arb0 : STD_LOGIC;
  signal rnk_config_strobe : STD_LOGIC;
  signal rnk_config_strobe_0 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal rnk_config_strobe_ns : STD_LOGIC;
  signal rnk_config_valid_r : STD_LOGIC;
  signal sent_row : STD_LOGIC;
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O8 <= \^o8\;
\cmd_pipe_plus.mc_cas_n[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => mc_cas_n_ns(0)
    );
\cmd_pipe_plus.mc_cas_n[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o2\,
      I1 => sent_row,
      O => \n_0_cmd_pipe_plus.mc_cas_n[1]_i_2\
    );
col_arb0: entity work.\mig_7series_0_mig_7series_v2_3_round_robin_arb__parameterized1\
    port map (
      CLK => CLK,
      DIA(1 downto 0) => DIA(1 downto 0),
      DIC(0) => DIC(0),
      E(0) => E(0),
      I1 => \^o1\,
      I10 => n_7_config_arb0,
      I11 => n_3_config_arb0,
      I12 => I12,
      I13 => I13,
      I15 => I15,
      I17 => I17,
      I18 => I18,
      I2 => n_1_config_arb0,
      I21(3 downto 0) => I21(3 downto 0),
      I22(3 downto 0) => I22(3 downto 0),
      I23(9 downto 0) => I23(9 downto 0),
      I24(9 downto 0) => I24(9 downto 0),
      I25(9 downto 0) => I25(9 downto 0),
      I26(9 downto 0) => I26(9 downto 0),
      I3 => n_4_config_arb0,
      I37(3 downto 0) => I37(3 downto 0),
      I38(3 downto 0) => I38(3 downto 0),
      I39(3 downto 0) => I39(3 downto 0),
      I4 => \^o8\,
      I41 => I41,
      I42(1 downto 0) => I42(1 downto 0),
      I43(0) => I43(0),
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => n_0_config_arb0,
      O1 => n_1_col_arb0,
      O10 => n_13_col_arb0,
      O11 => n_16_col_arb0,
      O15 => O15,
      O16 => O16,
      O17(10 downto 0) => O17(10 downto 0),
      O18(2 downto 0) => O18(2 downto 0),
      O19(2 downto 0) => O19(2 downto 0),
      O2 => n_2_col_arb0,
      O20(2 downto 0) => O20(2 downto 0),
      O21(2 downto 0) => O21(2 downto 0),
      O22(2 downto 0) => O22(2 downto 0),
      O23(0) => O23(0),
      O24 => O24,
      O28 => O28,
      O29 => O29,
      O3 => O3,
      O35 => O35,
      O4 => O6,
      O5(0) => O5(0),
      O6 => n_10_col_arb0,
      O7 => O7,
      O8 => n_11_col_arb0,
      O9 => n_12_col_arb0,
      Q(3 downto 0) => Q(3 downto 0),
      auto_pre_r => auto_pre_r,
      auto_pre_r_4 => auto_pre_r_4,
      auto_pre_r_5 => auto_pre_r_5,
      auto_pre_r_6 => auto_pre_r_6,
      col_data_buf_addr(2 downto 0) => col_data_buf_addr(2 downto 0),
      col_periodic_rd_r => col_periodic_rd_r,
      col_rd_wr => col_rd_wr,
      col_rd_wr_r => col_rd_wr_r,
      col_size => col_size,
      col_size_r => col_size_r,
      int_read_this_rank => int_read_this_rank,
      mc_cmd_ns(0) => mc_cmd_ns(0),
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r_0 => ofs_rdy_r_0,
      ofs_rdy_r_2 => ofs_rdy_r_2,
      ofs_rdy_r_3 => ofs_rdy_r_3,
      p_110_out => p_110_out,
      p_131_out => p_131_out,
      p_149_out => p_149_out,
      p_14_in => p_14_in,
      p_14_in_1 => p_14_in_1,
      p_14_out => p_14_out,
      p_32_out => p_32_out,
      p_53_out => p_53_out,
      p_71_out => p_71_out,
      p_92_out => p_92_out,
      rd_this_rank_r(3 downto 0) => rd_this_rank_r(3 downto 0),
      read_this_rank => read_this_rank,
      read_this_rank_r1 => read_this_rank_r1,
      wr_this_rank_r(3 downto 0) => wr_this_rank_r(3 downto 0)
    );
config_arb0: entity work.\mig_7series_0_mig_7series_v2_3_round_robin_arb__parameterized1_3\
    port map (
      CLK => CLK,
      I1 => n_11_col_arb0,
      I11 => I11,
      I12 => I12,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I17 => I17,
      I18 => I18,
      I19 => I19,
      I2 => n_12_col_arb0,
      I20 => I20,
      I3 => n_10_col_arb0,
      I4 => n_13_col_arb0,
      I5 => n_16_col_arb0,
      I6 => n_2_col_arb0,
      I7 => n_1_col_arb0,
      O1 => n_0_config_arb0,
      O2 => n_1_config_arb0,
      O3 => n_2_config_arb0,
      O4 => n_3_config_arb0,
      O5 => n_4_config_arb0,
      O6 => \^o8\,
      O7 => n_7_config_arb0,
      granted_col_ns => granted_col_ns,
      override_demand_r => override_demand_r,
      p_131_out => p_131_out,
      p_14_in_1 => p_14_in_1,
      p_2_in => p_2_in,
      p_92_out => p_92_out,
      rnk_config_r => rnk_config_r,
      rnk_config_strobe => rnk_config_strobe,
      rnk_config_strobe_0(4 downto 0) => rnk_config_strobe_0(5 downto 1),
      rnk_config_strobe_ns => rnk_config_strobe_ns,
      rnk_config_valid_r => rnk_config_valid_r
    );
\genblk3[1].rnk_config_strobe_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rnk_config_strobe,
      Q => rnk_config_strobe_0(1),
      R => '0'
    );
\genblk3[2].rnk_config_strobe_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rnk_config_strobe_0(1),
      Q => rnk_config_strobe_0(2),
      R => '0'
    );
\genblk3[3].rnk_config_strobe_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rnk_config_strobe_0(2),
      Q => rnk_config_strobe_0(3),
      R => '0'
    );
\genblk3[4].rnk_config_strobe_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rnk_config_strobe_0(3),
      Q => rnk_config_strobe_0(4),
      R => '0'
    );
\genblk3[5].rnk_config_strobe_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rnk_config_strobe_0(4),
      Q => rnk_config_strobe_0(5),
      R => '0'
    );
granted_col_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => granted_col_ns,
      Q => \^o1\,
      R => '0'
    );
granted_row_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => granted_row_ns,
      Q => sent_row,
      R => '0'
    );
insert_maint_r1_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I1,
      Q => \^o2\,
      R => '0'
    );
maint_ref_zq_wip_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0800000808"
    )
    port map (
      I0 => \^o2\,
      I1 => I9,
      I2 => I10,
      I3 => I4,
      I4 => I13,
      I5 => maint_ref_zq_wip,
      O => O4
    );
\rnk_config_strobe_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rnk_config_strobe_ns,
      Q => rnk_config_strobe,
      R => '0'
    );
rnk_config_valid_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_2_config_arb0,
      Q => rnk_config_valid_r,
      R => SS(0)
    );
row_arb0: entity work.\mig_7series_0_mig_7series_v2_3_round_robin_arb__parameterized1_4\
    port map (
      CLK => CLK,
      I1 => \n_0_cmd_pipe_plus.mc_cas_n[1]_i_2\,
      I17 => I17,
      I18 => I18,
      I2 => \^o2\,
      I27 => I27,
      I28 => I28,
      I29 => I29,
      I3 => I1,
      I30 => I30,
      I31 => I31,
      I32 => I32,
      I33(12 downto 0) => I33(12 downto 0),
      I34(12 downto 0) => I34(12 downto 0),
      I35(12 downto 0) => I35(12 downto 0),
      I36(12 downto 0) => I36(12 downto 0),
      I40 => I40,
      O10 => O10,
      O11 => O11,
      O12 => O12,
      O13 => O13,
      O14 => O14,
      O17(12 downto 0) => O17(23 downto 11),
      O18(2 downto 0) => O18(5 downto 3),
      O19(2 downto 0) => O19(2 downto 0),
      O20(2 downto 0) => O20(2 downto 0),
      O21(2 downto 0) => O21(2 downto 0),
      O22(2 downto 0) => O22(2 downto 0),
      O25 => O25,
      O26 => O26,
      O27 => O27,
      O30 => O30,
      O31 => O31,
      O32 => O32,
      O33 => O33,
      O5(0) => O5(1),
      Q(3 downto 0) => O9(3 downto 0),
      act_this_rank => act_this_rank,
      act_this_rank_r(3 downto 0) => act_this_rank_r(3 downto 0),
      demand_act_priority_r => demand_act_priority_r,
      demand_act_priority_r_7 => demand_act_priority_r_7,
      demand_act_priority_r_8 => demand_act_priority_r_8,
      demand_act_priority_r_9 => demand_act_priority_r_9,
      inhbt_act_faw_r => inhbt_act_faw_r,
      maint_rank_r => maint_rank_r,
      maint_zq_r => maint_zq_r,
      mc_cas_n_ns(0) => mc_cas_n_ns(1),
      mc_cs_n_ns(0) => mc_cs_n_ns(0),
      mc_ras_n_ns(0) => mc_ras_n_ns(0),
      p_115_out => p_115_out,
      p_154_out => p_154_out,
      p_37_out => p_37_out,
      p_76_out => p_76_out,
      sent_row => sent_row
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_bank_cntrl is
  port (
    p_129_out : out STD_LOGIC;
    p_149_out : out STD_LOGIC;
    p_131_out : out STD_LOGIC;
    p_126_out : out STD_LOGIC;
    p_154_out : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_14_in : out STD_LOGIC;
    demand_priority_r : out STD_LOGIC;
    demanded_prior_r : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    p_128_out : out STD_LOGIC;
    auto_pre_r : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    maint_rdy : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    granted_row_ns : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O25 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O26 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    p_142_out : out STD_LOGIC;
    CLK : in STD_LOGIC;
    periodic_rd_insert : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    ofs_rdy_r0 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I13 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    I7 : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    I8 : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    accept_internal_r : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_48_out : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_87_out : in STD_LOGIC;
    p_90_out : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    I27 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I32 : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_addr : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    p_54_out : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I47 : in STD_LOGIC;
    demand_priority_r_0 : in STD_LOGIC;
    demanded_prior_r_1 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I60 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I61 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I62 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I49 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    I51 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_bank_cntrl : entity is "mig_7series_v2_3_bank_cntrl";
end mig_7series_0_mig_7series_v2_3_bank_cntrl;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_bank_cntrl is
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^auto_pre_r\ : STD_LOGIC;
  signal col_wait_r : STD_LOGIC;
  signal n_13_bank_queue0 : STD_LOGIC;
  signal n_15_bank_compare0 : STD_LOGIC;
  signal n_15_bank_state0 : STD_LOGIC;
  signal n_19_bank_queue0 : STD_LOGIC;
  signal n_5_bank_compare0 : STD_LOGIC;
  signal n_6_bank_compare0 : STD_LOGIC;
  signal n_7_bank_compare0 : STD_LOGIC;
  signal order_q_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_126_out\ : STD_LOGIC;
  signal \^p_128_out\ : STD_LOGIC;
  signal \^p_129_out\ : STD_LOGIC;
  signal p_130_out : STD_LOGIC;
  signal \^p_131_out\ : STD_LOGIC;
  signal p_132_out : STD_LOGIC;
  signal p_133_out : STD_LOGIC;
  signal \^p_14_in\ : STD_LOGIC;
  signal \^p_154_out\ : STD_LOGIC;
  signal pass_open_bank_r : STD_LOGIC;
  signal pre_bm_end_ns : STD_LOGIC;
  signal pre_bm_end_r : STD_LOGIC;
  signal pre_passing_open_bank_ns : STD_LOGIC;
  signal pre_wait_r : STD_LOGIC;
  signal q_has_rd : STD_LOGIC;
  signal ras_timer_passed_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ras_timer_zero_r : STD_LOGIC;
  signal req_priority_r : STD_LOGIC;
  signal set_order_q : STD_LOGIC;
  signal tail_r : STD_LOGIC;
  signal wr_this_rank_r0 : STD_LOGIC;
begin
  O1 <= \^o1\;
  O10 <= \^o10\;
  O2 <= \^o2\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O8 <= \^o8\;
  O9 <= \^o9\;
  auto_pre_r <= \^auto_pre_r\;
  p_126_out <= \^p_126_out\;
  p_128_out <= \^p_128_out\;
  p_129_out <= \^p_129_out\;
  p_131_out <= \^p_131_out\;
  p_14_in <= \^p_14_in\;
  p_154_out <= \^p_154_out\;
bank_compare0: entity work.mig_7series_0_mig_7series_v2_3_bank_compare_2
    port map (
      CLK => CLK,
      D(0) => D(0),
      E(0) => p_133_out,
      I1 => \^auto_pre_r\,
      I12 => I12,
      I14 => I14,
      I15 => I15,
      I18 => I18,
      I19(0) => I19(0),
      I2 => n_15_bank_state0,
      I26 => I26,
      I27(2 downto 0) => I27(2 downto 0),
      I28(0) => I28(0),
      I29 => I29,
      I3 => I3,
      I30 => I30,
      I31 => I31,
      I32(0) => I32(0),
      I4 => \^o1\,
      I5 => I2,
      I6 => \^o4\,
      I60(3 downto 0) => I60(3 downto 0),
      I61(2 downto 0) => I61(2 downto 0),
      I62(9 downto 0) => I62(9 downto 0),
      I7 => \^o5\,
      I8(0) => \^p_129_out\,
      O1 => \^p_131_out\,
      O10 => \^o10\,
      O2 => \^p_126_out\,
      O21(12 downto 0) => O21(12 downto 0),
      O24(3 downto 0) => O24(3 downto 0),
      O25(2 downto 0) => O25(2 downto 0),
      O26(9 downto 0) => O26(9 downto 0),
      O3 => n_5_bank_compare0,
      O4 => n_6_bank_compare0,
      O5 => n_7_bank_compare0,
      O6 => n_15_bank_compare0,
      O7 => O7,
      Q(1 downto 0) => Q(1 downto 0),
      S(1 downto 0) => S(1 downto 0),
      app_cmd_r2(0) => app_cmd_r2(0),
      col_wait_r => col_wait_r,
      maint_rdy => maint_rdy,
      maint_req_r => maint_req_r,
      order_q_r(1 downto 0) => order_q_r(1 downto 0),
      p_130_out => p_130_out,
      p_132_out => p_132_out,
      p_145_out => p_145_out,
      p_149_out => p_149_out,
      p_14_in => \^p_14_in\,
      p_48_out => p_48_out,
      p_53_out => p_53_out,
      p_54_out => p_54_out,
      p_87_out => p_87_out,
      p_9_out => p_9_out,
      pass_open_bank_r => pass_open_bank_r,
      periodic_rd_insert => periodic_rd_insert,
      pre_bm_end_r => pre_bm_end_r,
      pre_wait_r => pre_wait_r,
      req_priority_r => req_priority_r,
      row(12 downto 0) => row(12 downto 0),
      set_order_q => set_order_q,
      tail_r => tail_r,
      wr_this_rank_r0 => wr_this_rank_r0
    );
bank_queue0: entity work.mig_7series_0_mig_7series_v2_3_bank_queue
    port map (
      CLK => CLK,
      D(1 downto 0) => ras_timer_passed_ns(1 downto 0),
      E(0) => p_133_out,
      I1 => n_7_bank_compare0,
      I10 => I9,
      I11 => I10,
      I12 => \^p_126_out\,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => \^p_131_out\,
      I17 => I16,
      I18 => I17,
      I19 => \^o8\,
      I2 => n_5_bank_compare0,
      I20 => I20,
      I21 => I21,
      I22 => I22,
      I23 => \^o9\,
      I24 => I23,
      I25 => I24,
      I26 => I25,
      I27 => n_6_bank_compare0,
      I28 => \^o10\,
      I29 => \^p_154_out\,
      I3 => I2,
      I30 => I1,
      I33 => I33,
      I34 => I34,
      I35 => I35,
      I36 => I36,
      I37 => I37,
      I38 => I38,
      I39 => I39,
      I4 => I4,
      I40 => I40,
      I41 => I41,
      I43 => I43,
      I44 => I44,
      I45 => I45,
      I46 => I46,
      I49 => I49,
      I5 => I5,
      I50 => I50,
      I51 => I51,
      I6 => I6,
      I7 => I7,
      I8(0) => \^p_129_out\,
      I9 => I8,
      O1 => \^o1\,
      O10 => n_19_bank_queue0,
      O11 => O11,
      O12 => O12,
      O13 => O13,
      O14 => O14,
      O15 => O15,
      O16 => O16,
      O17 => O17,
      O18 => O18,
      O19 => O19,
      O2 => \^p_128_out\,
      O20 => O20,
      O3 => \^auto_pre_r\,
      O4 => \^o2\,
      O5 => O3,
      O6 => \^o4\,
      O7 => \^o5\,
      O8 => n_13_bank_queue0,
      O9 => O6,
      Q(0) => Q(0),
      SR(0) => SR(0),
      accept_internal_r => accept_internal_r,
      app_en_r2 => app_en_r2,
      app_hi_pri_r2 => app_hi_pri_r2,
      col_wait_r => col_wait_r,
      granted_row_ns => granted_row_ns,
      order_q_r(1 downto 0) => order_q_r(1 downto 0),
      p_106_out => p_106_out,
      p_12_out => p_12_out,
      p_132_out => p_132_out,
      p_142_out => p_142_out,
      p_28_out => p_28_out,
      p_48_out => p_48_out,
      p_51_out => p_51_out,
      p_67_out => p_67_out,
      p_87_out => p_87_out,
      p_90_out => p_90_out,
      p_9_out => p_9_out,
      pass_open_bank_r => pass_open_bank_r,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_bm_end_r => pre_bm_end_r,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_wait_r => pre_wait_r,
      q_has_rd => q_has_rd,
      ras_timer_zero_r => ras_timer_zero_r,
      req_priority_r => req_priority_r,
      set_order_q => set_order_q,
      tail_r => tail_r,
      use_addr => use_addr,
      was_wr => was_wr
    );
bank_state0: entity work.mig_7series_0_mig_7series_v2_3_bank_state
    port map (
      CLK => CLK,
      D(1 downto 0) => ras_timer_passed_ns(1 downto 0),
      I1 => I1,
      I11(0) => I11(0),
      I13 => I13,
      I14 => I14,
      I2 => \^p_131_out\,
      I3 => n_19_bank_queue0,
      I35 => I35,
      I4 => n_13_bank_queue0,
      I42 => I42,
      I47 => I47,
      I48 => I48,
      I5 => \^o2\,
      I6 => n_7_bank_compare0,
      I7 => \^auto_pre_r\,
      I8 => n_15_bank_compare0,
      I9 => \^o1\,
      O1 => \^p_154_out\,
      O2 => demand_priority_r,
      O22 => O22,
      O23 => O23,
      O3 => demanded_prior_r,
      O4 => \^o4\,
      O5 => n_15_bank_state0,
      O8 => \^o8\,
      O9 => \^o9\,
      Q(1 downto 0) => Q(1 downto 0),
      act_this_rank_r(0) => act_this_rank_r(0),
      col_wait_r => col_wait_r,
      demand_act_priority_r => demand_act_priority_r,
      demand_priority_r_0 => demand_priority_r_0,
      demanded_prior_r_1 => demanded_prior_r_1,
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r0 => ofs_rdy_r0,
      p_126_out => \^p_126_out\,
      p_128_out => \^p_128_out\,
      p_129_out => \^p_129_out\,
      p_130_out => p_130_out,
      p_132_out => p_132_out,
      p_14_in => \^p_14_in\,
      pass_open_bank_r => pass_open_bank_r,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_wait_r => pre_wait_r,
      q_has_rd => q_has_rd,
      ras_timer_zero_r => ras_timer_zero_r,
      rd_this_rank_r(0) => rd_this_rank_r(0),
      tail_r => tail_r,
      wr_this_rank_r(0) => wr_this_rank_r(0),
      wr_this_rank_r0 => wr_this_rank_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_0_mig_7series_v2_3_bank_cntrl__parameterized0\ is
  port (
    p_90_out : out STD_LOGIC;
    p_110_out : out STD_LOGIC;
    p_92_out : out STD_LOGIC;
    p_93_out : out STD_LOGIC;
    p_87_out : out STD_LOGIC;
    p_115_out : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    demand_priority_r : out STD_LOGIC;
    demanded_prior_r : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    p_89_out : out STD_LOGIC;
    auto_pre_r : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O22 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    p_103_out : out STD_LOGIC;
    CLK : in STD_LOGIC;
    periodic_rd_insert : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    ofs_rdy_r0 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    I10 : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    I11 : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    I14 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    override_demand_r : in STD_LOGIC;
    I16 : in STD_LOGIC;
    demand_priority_r_0 : in STD_LOGIC;
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I17 : in STD_LOGIC;
    p_14_out : in STD_LOGIC;
    p_15_out : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I23 : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I29 : in STD_LOGIC;
    use_addr : in STD_LOGIC;
    accept_internal_r : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    p_126_out : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    demanded_prior_r_1 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I60 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I61 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I62 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I46 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_0_mig_7series_v2_3_bank_cntrl__parameterized0\ : entity is "mig_7series_v2_3_bank_cntrl";
end \mig_7series_0_mig_7series_v2_3_bank_cntrl__parameterized0\;

architecture STRUCTURE of \mig_7series_0_mig_7series_v2_3_bank_cntrl__parameterized0\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^auto_pre_r\ : STD_LOGIC;
  signal col_wait_r : STD_LOGIC;
  signal n_15_bank_queue0 : STD_LOGIC;
  signal n_16_bank_state0 : STD_LOGIC;
  signal n_18_bank_queue0 : STD_LOGIC;
  signal n_5_bank_compare0 : STD_LOGIC;
  signal n_6_bank_compare0 : STD_LOGIC;
  signal n_9_bank_compare0 : STD_LOGIC;
  signal order_q_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_115_out\ : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal \^p_87_out\ : STD_LOGIC;
  signal \^p_89_out\ : STD_LOGIC;
  signal \^p_90_out\ : STD_LOGIC;
  signal p_91_out : STD_LOGIC;
  signal \^p_92_out\ : STD_LOGIC;
  signal \^p_93_out\ : STD_LOGIC;
  signal p_94_out : STD_LOGIC;
  signal pass_open_bank_r : STD_LOGIC;
  signal pre_bm_end_ns : STD_LOGIC;
  signal pre_bm_end_r : STD_LOGIC;
  signal pre_passing_open_bank_ns : STD_LOGIC;
  signal pre_wait_r : STD_LOGIC;
  signal q_has_rd : STD_LOGIC;
  signal ras_timer_passed_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ras_timer_zero_r : STD_LOGIC;
  signal req_priority_r : STD_LOGIC;
  signal tail_r : STD_LOGIC;
  signal wr_this_rank_r0 : STD_LOGIC;
begin
  O1 <= \^o1\;
  O10 <= \^o10\;
  O2 <= \^o2\;
  O5 <= \^o5\;
  O8 <= \^o8\;
  O9 <= \^o9\;
  auto_pre_r <= \^auto_pre_r\;
  p_115_out <= \^p_115_out\;
  p_87_out <= \^p_87_out\;
  p_89_out <= \^p_89_out\;
  p_90_out <= \^p_90_out\;
  p_92_out <= \^p_92_out\;
  p_93_out <= \^p_93_out\;
bank_compare0: entity work.mig_7series_0_mig_7series_v2_3_bank_compare_1
    port map (
      CLK => CLK,
      D(0) => D(0),
      E(0) => p_94_out,
      I1 => \^auto_pre_r\,
      I12 => I12,
      I14 => I14,
      I2 => n_16_bank_state0,
      I20(0) => I20(0),
      I22(0) => I22(0),
      I23 => I23,
      I24 => I24,
      I25 => I25,
      I26 => I26,
      I27 => I27,
      I28(0) => I28(0),
      I3 => I3,
      I4 => \^o1\,
      I5 => I2,
      I6 => \^o5\,
      I60(3 downto 0) => I60(3 downto 0),
      I61(2 downto 0) => I61(2 downto 0),
      I62(9 downto 0) => I62(9 downto 0),
      I7(0) => \^p_90_out\,
      I8 => I8,
      I9 => I9,
      O1 => \^p_92_out\,
      O11 => O11,
      O14(12 downto 0) => O14(12 downto 0),
      O16(3 downto 0) => O16(3 downto 0),
      O17(9 downto 0) => O17(9 downto 0),
      O2 => \^p_93_out\,
      O22(2 downto 0) => O22(2 downto 0),
      O3 => \^p_87_out\,
      O4 => n_5_bank_compare0,
      O5 => n_6_bank_compare0,
      O6 => O3,
      O7 => O4,
      O8 => n_9_bank_compare0,
      O9 => \^o9\,
      Q(1 downto 0) => Q(1 downto 0),
      app_cmd_r2(0) => app_cmd_r2(0),
      col_wait_r => col_wait_r,
      maint_req_r => maint_req_r,
      order_q_r(1 downto 0) => order_q_r(1 downto 0),
      p_106_out => p_106_out,
      p_110_out => p_110_out,
      p_14_out => p_14_out,
      p_15_out => p_15_out,
      p_91_out => p_91_out,
      pass_open_bank_r => pass_open_bank_r,
      periodic_rd_insert => periodic_rd_insert,
      pre_bm_end_r => pre_bm_end_r,
      pre_wait_r => pre_wait_r,
      req_priority_r => req_priority_r,
      row(12 downto 0) => row(12 downto 0),
      tail_r => tail_r,
      wr_this_rank_r0 => wr_this_rank_r0
    );
bank_queue0: entity work.\mig_7series_0_mig_7series_v2_3_bank_queue__parameterized0\
    port map (
      CLK => CLK,
      D(1 downto 0) => ras_timer_passed_ns(1 downto 0),
      E(0) => p_94_out,
      I1 => n_9_bank_compare0,
      I10 => I8,
      I11 => I10,
      I12 => I11,
      I13 => I13,
      I14 => \^p_93_out\,
      I15 => \^p_92_out\,
      I16 => n_6_bank_compare0,
      I17 => I17,
      I18 => I18,
      I19 => \^p_87_out\,
      I2 => I1,
      I20 => I14,
      I21 => I21,
      I22 => \^p_115_out\,
      I27 => I27,
      I29 => I29,
      I3 => n_5_bank_compare0,
      I30 => I30,
      I31 => I31,
      I32 => I32,
      I33 => I33,
      I34 => I34,
      I35 => I35,
      I36 => I36,
      I37 => I37,
      I38 => I38,
      I39 => I39,
      I4 => I4,
      I40 => I40,
      I41 => I41,
      I42 => I42,
      I43 => I43,
      I44 => I44,
      I46 => I46,
      I47 => I47,
      I48 => I48,
      I5 => I2,
      I6 => I6,
      I7(0) => \^p_90_out\,
      I8 => I5,
      I9 => I7,
      O1 => \^o1\,
      O10 => \^o10\,
      O12 => O12,
      O13 => O13,
      O2 => \^p_89_out\,
      O3 => \^auto_pre_r\,
      O4 => \^o2\,
      O5 => \^o5\,
      O6 => O6,
      O7 => n_15_bank_queue0,
      O8 => \^o8\,
      O9 => n_18_bank_queue0,
      Q(0) => Q(0),
      SR(0) => SR(0),
      accept_internal_r => accept_internal_r,
      app_en_r2 => app_en_r2,
      app_hi_pri_r2 => app_hi_pri_r2,
      col_wait_r => col_wait_r,
      order_q_r(1 downto 0) => order_q_r(1 downto 0),
      p_103_out => p_103_out,
      p_126_out => p_126_out,
      p_145_out => p_145_out,
      p_14_in => p_14_in,
      p_28_out => p_28_out,
      p_48_out => p_48_out,
      p_67_out => p_67_out,
      p_9_out => p_9_out,
      pass_open_bank_r => pass_open_bank_r,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_bm_end_r => pre_bm_end_r,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_wait_r => pre_wait_r,
      q_has_rd => q_has_rd,
      ras_timer_zero_r => ras_timer_zero_r,
      req_priority_r => req_priority_r,
      tail_r => tail_r,
      use_addr => use_addr,
      was_wr => was_wr
    );
bank_state0: entity work.\mig_7series_0_mig_7series_v2_3_bank_state__parameterized0\
    port map (
      CLK => CLK,
      D(1 downto 0) => ras_timer_passed_ns(1 downto 0),
      I1 => I1,
      I13 => I13,
      I14 => I14,
      I15(0) => I15(0),
      I16 => I16,
      I19 => I19,
      I2 => \^p_92_out\,
      I3 => n_18_bank_queue0,
      I34 => I34,
      I4 => n_15_bank_queue0,
      I45 => I45,
      I5 => \^o2\,
      I6 => n_9_bank_compare0,
      I7 => \^auto_pre_r\,
      I8 => \^o1\,
      O1 => \^p_115_out\,
      O10 => \^o10\,
      O15 => O15,
      O2 => demand_priority_r,
      O3 => demanded_prior_r,
      O4 => n_16_bank_state0,
      O5 => \^o5\,
      O7 => O7,
      O8 => \^o8\,
      O9 => \^o9\,
      Q(1 downto 0) => Q(1 downto 0),
      act_this_rank_r(0) => act_this_rank_r(0),
      col_wait_r => col_wait_r,
      demand_act_priority_r => demand_act_priority_r,
      demand_priority_r_0 => demand_priority_r_0,
      demanded_prior_r_1 => demanded_prior_r_1,
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r0 => ofs_rdy_r0,
      override_demand_r => override_demand_r,
      p_14_in => p_14_in,
      p_87_out => \^p_87_out\,
      p_89_out => \^p_89_out\,
      p_90_out => \^p_90_out\,
      p_91_out => p_91_out,
      p_93_out => \^p_93_out\,
      pass_open_bank_r => pass_open_bank_r,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_wait_r => pre_wait_r,
      q_has_rd => q_has_rd,
      ras_timer_zero_r => ras_timer_zero_r,
      rd_this_rank_r(0) => rd_this_rank_r(0),
      tail_r => tail_r,
      wr_this_rank_r(0) => wr_this_rank_r(0),
      wr_this_rank_r0 => wr_this_rank_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_0_mig_7series_v2_3_bank_cntrl__parameterized1\ is
  port (
    p_51_out : out STD_LOGIC;
    p_71_out : out STD_LOGIC;
    p_53_out : out STD_LOGIC;
    p_54_out : out STD_LOGIC;
    p_48_out : out STD_LOGIC;
    p_76_out : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_14_in : out STD_LOGIC;
    demand_priority_r : out STD_LOGIC;
    demanded_prior_r : out STD_LOGIC;
    override_demand_r : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    p_50_out : out STD_LOGIC;
    auto_pre_r : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    p_7_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    ofs_rdy_r0 : out STD_LOGIC;
    ofs_rdy_r0_0 : out STD_LOGIC;
    ofs_rdy_r0_1 : out STD_LOGIC;
    O18 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O20 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O19 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    p_64_out : out STD_LOGIC;
    CLK : in STD_LOGIC;
    periodic_rd_insert : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    override_demand_ns : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_mc_ctl_full : in STD_LOGIC;
    I1 : in STD_LOGIC;
    phy_mc_cmd_full : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    I9 : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    I11 : in STD_LOGIC;
    accept_internal_r : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    demanded_prior_r_2 : in STD_LOGIC;
    demand_priority_r_3 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I31 : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I35 : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_addr : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    p_126_out : in STD_LOGIC;
    p_87_out : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    I51 : in STD_LOGIC;
    I52 : in STD_LOGIC;
    I53 : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_131_out : in STD_LOGIC;
    phy_mc_data_full : in STD_LOGIC;
    p_14_out : in STD_LOGIC;
    p_92_out : in STD_LOGIC;
    I54 : in STD_LOGIC;
    I60 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I61 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I62 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I55 : in STD_LOGIC;
    I56 : in STD_LOGIC;
    I57 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_0_mig_7series_v2_3_bank_cntrl__parameterized1\ : entity is "mig_7series_v2_3_bank_cntrl";
end \mig_7series_0_mig_7series_v2_3_bank_cntrl__parameterized1\;

architecture STRUCTURE of \mig_7series_0_mig_7series_v2_3_bank_cntrl__parameterized1\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^auto_pre_r\ : STD_LOGIC;
  signal col_wait_r : STD_LOGIC;
  signal n_10_bank_compare0 : STD_LOGIC;
  signal n_11_bank_compare0 : STD_LOGIC;
  signal n_12_bank_queue0 : STD_LOGIC;
  signal n_13_bank_compare0 : STD_LOGIC;
  signal n_17_bank_queue0 : STD_LOGIC;
  signal n_17_bank_state0 : STD_LOGIC;
  signal n_19_bank_queue0 : STD_LOGIC;
  signal n_23_bank_queue0 : STD_LOGIC;
  signal n_5_bank_compare0 : STD_LOGIC;
  signal n_6_bank_compare0 : STD_LOGIC;
  signal n_7_bank_compare0 : STD_LOGIC;
  signal \^p_14_in\ : STD_LOGIC;
  signal \^p_48_out\ : STD_LOGIC;
  signal \^p_50_out\ : STD_LOGIC;
  signal \^p_51_out\ : STD_LOGIC;
  signal p_52_out : STD_LOGIC;
  signal \^p_53_out\ : STD_LOGIC;
  signal \^p_54_out\ : STD_LOGIC;
  signal p_55_out : STD_LOGIC;
  signal \^p_76_out\ : STD_LOGIC;
  signal pass_open_bank_r : STD_LOGIC;
  signal pre_bm_end_ns : STD_LOGIC;
  signal pre_bm_end_r : STD_LOGIC;
  signal pre_passing_open_bank_ns : STD_LOGIC;
  signal pre_wait_r : STD_LOGIC;
  signal q_has_rd : STD_LOGIC;
  signal ras_timer_passed_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ras_timer_zero_r : STD_LOGIC;
  signal req_priority_r : STD_LOGIC;
  signal set_order_q : STD_LOGIC;
  signal tail_r : STD_LOGIC;
  signal wr_this_rank_r0 : STD_LOGIC;
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  O9 <= \^o9\;
  auto_pre_r <= \^auto_pre_r\;
  p_14_in <= \^p_14_in\;
  p_48_out <= \^p_48_out\;
  p_50_out <= \^p_50_out\;
  p_51_out <= \^p_51_out\;
  p_53_out <= \^p_53_out\;
  p_54_out <= \^p_54_out\;
  p_76_out <= \^p_76_out\;
bank_compare0: entity work.mig_7series_0_mig_7series_v2_3_bank_compare_0
    port map (
      CLK => CLK,
      D(0) => D(0),
      E(0) => p_55_out,
      I1 => \^auto_pre_r\,
      I12 => I12,
      I14 => I14,
      I15 => I15,
      I2 => n_17_bank_state0,
      I21(0) => I21(0),
      I3 => I3,
      I30(0) => I30(0),
      I31 => I31,
      I32 => I32,
      I33 => I33,
      I34 => I34,
      I35(0) => I35(0),
      I4 => \^o1\,
      I5 => I5,
      I6 => \^o3\,
      I60(3 downto 0) => I60(3 downto 0),
      I61(2 downto 0) => I61(2 downto 0),
      I62(9 downto 0) => I62(9 downto 0),
      I7 => \^o4\,
      I8 => n_19_bank_queue0,
      I9(0) => \^p_51_out\,
      O1 => \^p_53_out\,
      O10 => \^o9\,
      O15(12 downto 0) => O15(12 downto 0),
      O18(3 downto 0) => O18(3 downto 0),
      O19(9 downto 0) => O19(9 downto 0),
      O2 => \^p_54_out\,
      O20(2 downto 0) => O20(2 downto 0),
      O3 => \^p_48_out\,
      O4 => n_5_bank_compare0,
      O5 => n_6_bank_compare0,
      O6 => n_7_bank_compare0,
      O7 => n_10_bank_compare0,
      O8 => n_11_bank_compare0,
      O9 => n_13_bank_compare0,
      Q(0) => Q(1),
      app_cmd_r2(0) => app_cmd_r2(0),
      maint_req_r => maint_req_r,
      p_126_out => p_126_out,
      p_52_out => p_52_out,
      p_67_out => p_67_out,
      p_71_out => p_71_out,
      p_87_out => p_87_out,
      p_9_out => p_9_out,
      pass_open_bank_r => pass_open_bank_r,
      periodic_rd_insert => periodic_rd_insert,
      pre_bm_end_r => pre_bm_end_r,
      pre_wait_r => pre_wait_r,
      req_priority_r => req_priority_r,
      row(12 downto 0) => row(12 downto 0),
      set_order_q => set_order_q,
      tail_r => tail_r,
      wr_this_rank_r0 => wr_this_rank_r0
    );
bank_queue0: entity work.\mig_7series_0_mig_7series_v2_3_bank_queue__parameterized1\
    port map (
      CLK => CLK,
      D(1 downto 0) => ras_timer_passed_ns(1 downto 0),
      E(0) => p_55_out,
      I1 => n_7_bank_compare0,
      I10 => I8,
      I11 => I9,
      I12 => I10,
      I13 => I13,
      I14 => I14,
      I15 => I11,
      I16 => I15,
      I17 => I16,
      I18 => \^p_53_out\,
      I19 => I19,
      I2 => I1,
      I20 => I20,
      I21 => \^o7\,
      I22 => I22,
      I23 => I23,
      I24 => I24,
      I25 => \^o8\,
      I26 => I25,
      I27 => I26,
      I28 => I27,
      I29 => I28,
      I3 => n_5_bank_compare0,
      I30 => I29,
      I31 => n_6_bank_compare0,
      I32 => \^o9\,
      I33 => n_10_bank_compare0,
      I34 => \^p_54_out\,
      I35 => \^p_76_out\,
      I36 => I36,
      I37 => I37,
      I38 => I38,
      I39 => I39,
      I4 => I4,
      I40 => I40,
      I41 => I41,
      I42 => I42,
      I43 => I43,
      I44 => n_11_bank_compare0,
      I45 => I45,
      I46 => I46,
      I47 => I47,
      I48 => I48,
      I5 => I2,
      I55 => I55,
      I56 => I56,
      I57 => I57,
      I6 => I5,
      I7 => I7,
      I8 => I6,
      I9(0) => \^p_51_out\,
      O1 => \^o1\,
      O10 => n_19_bank_queue0,
      O11 => O10,
      O12 => O11,
      O13 => O12,
      O14 => n_23_bank_queue0,
      O2 => \^p_50_out\,
      O3 => \^auto_pre_r\,
      O4 => \^o2\,
      O5 => \^o3\,
      O6 => \^o4\,
      O7 => n_12_bank_queue0,
      O8 => O6,
      O9 => n_17_bank_queue0,
      Q(0) => Q(1),
      accept_internal_r => accept_internal_r,
      app_en_r2 => app_en_r2,
      app_hi_pri_r2 => app_hi_pri_r2,
      col_wait_r => col_wait_r,
      p_106_out => p_106_out,
      p_145_out => p_145_out,
      p_14_in => \^p_14_in\,
      p_28_out => p_28_out,
      p_48_out => \^p_48_out\,
      p_64_out => p_64_out,
      p_7_in => p_7_in,
      pass_open_bank_r => pass_open_bank_r,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_bm_end_r => pre_bm_end_r,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      q_has_rd => q_has_rd,
      ras_timer_zero_r => ras_timer_zero_r,
      req_priority_r => req_priority_r,
      set_order_q => set_order_q,
      tail_r => tail_r,
      use_addr => use_addr,
      was_wr => was_wr
    );
bank_state0: entity work.\mig_7series_0_mig_7series_v2_3_bank_state__parameterized1\
    port map (
      CLK => CLK,
      D(1 downto 0) => ras_timer_passed_ns(1 downto 0),
      I1 => I1,
      I10 => n_23_bank_queue0,
      I11 => \^o1\,
      I13 => I13,
      I14 => I14,
      I17(0) => I17(0),
      I18 => I18,
      I2 => \^p_53_out\,
      I3 => n_17_bank_queue0,
      I38 => I38,
      I4 => \^o3\,
      I44 => I44,
      I49 => I49,
      I5 => n_12_bank_queue0,
      I50 => I50,
      I51 => I51,
      I52 => I52,
      I53 => I53,
      I54 => I54,
      I6 => \^o2\,
      I7 => n_7_bank_compare0,
      I8 => \^auto_pre_r\,
      I9 => n_13_bank_compare0,
      O1 => \^p_76_out\,
      O13 => O13,
      O14 => O14,
      O16 => O16,
      O17 => O17,
      O2 => demand_priority_r,
      O3 => demanded_prior_r,
      O4 => n_17_bank_state0,
      O5 => O5,
      O7 => \^o7\,
      O8 => \^o8\,
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      act_this_rank_r(0) => act_this_rank_r(0),
      col_wait_r => col_wait_r,
      demand_act_priority_r => demand_act_priority_r,
      demand_priority_r_3 => demand_priority_r_3,
      demanded_prior_r_2 => demanded_prior_r_2,
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r0 => ofs_rdy_r0,
      ofs_rdy_r0_0 => ofs_rdy_r0_0,
      ofs_rdy_r0_1 => ofs_rdy_r0_1,
      override_demand_ns => override_demand_ns,
      override_demand_r => override_demand_r,
      p_131_out => p_131_out,
      p_14_in => \^p_14_in\,
      p_14_out => p_14_out,
      p_48_out => \^p_48_out\,
      p_50_out => \^p_50_out\,
      p_51_out => \^p_51_out\,
      p_52_out => p_52_out,
      p_54_out => \^p_54_out\,
      p_92_out => p_92_out,
      pass_open_bank_r => pass_open_bank_r,
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_mc_data_full => phy_mc_data_full,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_wait_r => pre_wait_r,
      q_has_rd => q_has_rd,
      ras_timer_zero_r => ras_timer_zero_r,
      rd_this_rank_r(0) => rd_this_rank_r(0),
      tail_r => tail_r,
      wr_this_rank_r(0) => wr_this_rank_r(0),
      wr_this_rank_r0 => wr_this_rank_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_0_mig_7series_v2_3_bank_cntrl__parameterized2\ is
  port (
    p_12_out : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    p_14_out : out STD_LOGIC;
    p_15_out : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    p_37_out : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    demand_priority_r : out STD_LOGIC;
    demanded_prior_r : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    p_11_out : out STD_LOGIC;
    auto_pre_r : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O22 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O23 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    CLK : in STD_LOGIC;
    periodic_rd_insert : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    ofs_rdy_r0 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    I10 : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    override_demand_r : in STD_LOGIC;
    I18 : in STD_LOGIC;
    demand_priority_r_0 : in STD_LOGIC;
    I22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_64_out : in STD_LOGIC;
    p_103_out : in STD_LOGIC;
    p_142_out : in STD_LOGIC;
    I19 : in STD_LOGIC;
    p_93_out : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I29 : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I35 : in STD_LOGIC;
    use_addr : in STD_LOGIC;
    accept_internal_r : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    p_126_out : in STD_LOGIC;
    p_87_out : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    demanded_prior_r_1 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I60 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I61 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I62 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I50 : in STD_LOGIC;
    I51 : in STD_LOGIC;
    I52 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_0_mig_7series_v2_3_bank_cntrl__parameterized2\ : entity is "mig_7series_v2_3_bank_cntrl";
end \mig_7series_0_mig_7series_v2_3_bank_cntrl__parameterized2\;

architecture STRUCTURE of \mig_7series_0_mig_7series_v2_3_bank_cntrl__parameterized2\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^auto_pre_r\ : STD_LOGIC;
  signal col_wait_r : STD_LOGIC;
  signal n_11_bank_compare0 : STD_LOGIC;
  signal n_16_bank_state0 : STD_LOGIC;
  signal n_17_bank_compare0 : STD_LOGIC;
  signal n_18_bank_compare0 : STD_LOGIC;
  signal n_19_bank_queue0 : STD_LOGIC;
  signal n_20_bank_queue0 : STD_LOGIC;
  signal n_24_bank_queue0 : STD_LOGIC;
  signal n_4_bank_compare0 : STD_LOGIC;
  signal n_5_bank_compare0 : STD_LOGIC;
  signal n_7_bank_compare0 : STD_LOGIC;
  signal order_q_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_11_out\ : STD_LOGIC;
  signal \^p_12_out\ : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal \^p_14_out\ : STD_LOGIC;
  signal \^p_15_out\ : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal \^p_37_out\ : STD_LOGIC;
  signal \^p_9_out\ : STD_LOGIC;
  signal pass_open_bank_r : STD_LOGIC;
  signal pre_bm_end_ns : STD_LOGIC;
  signal pre_bm_end_r : STD_LOGIC;
  signal pre_passing_open_bank_ns : STD_LOGIC;
  signal pre_wait_r : STD_LOGIC;
  signal q_has_priority : STD_LOGIC;
  signal q_has_rd : STD_LOGIC;
  signal ras_timer_passed_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ras_timer_zero_r : STD_LOGIC;
  signal set_order_q : STD_LOGIC;
  signal tail_r : STD_LOGIC;
  signal wr_this_rank_r0 : STD_LOGIC;
begin
  O1 <= \^o1\;
  O10 <= \^o10\;
  O11 <= \^o11\;
  O12 <= \^o12\;
  O2 <= \^o2\;
  O4 <= \^o4\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  auto_pre_r <= \^auto_pre_r\;
  p_11_out <= \^p_11_out\;
  p_12_out <= \^p_12_out\;
  p_14_out <= \^p_14_out\;
  p_15_out <= \^p_15_out\;
  p_37_out <= \^p_37_out\;
  p_9_out <= \^p_9_out\;
bank_compare0: entity work.mig_7series_0_mig_7series_v2_3_bank_compare
    port map (
      CLK => CLK,
      D(0) => D(0),
      E(0) => p_16_out,
      I1 => \^auto_pre_r\,
      I10(0) => \^p_12_out\,
      I12 => I12,
      I14 => I14,
      I16 => I16,
      I19 => I19,
      I2 => n_16_bank_state0,
      I22(0) => I22(0),
      I23(0) => I23(0),
      I28(0) => I28(0),
      I29 => I29,
      I3 => I3,
      I30 => I30,
      I31 => I31,
      I32 => I32,
      I33 => I33,
      I34(0) => I34(0),
      I39 => I39,
      I4 => \^o1\,
      I5 => I2,
      I6 => \^o4\,
      I60(3 downto 0) => I60(3 downto 0),
      I61(2 downto 0) => I61(2 downto 0),
      I62(9 downto 0) => I62(9 downto 0),
      I7 => I7,
      I8 => \^o12\,
      I9 => n_20_bank_queue0,
      O1 => \^p_14_out\,
      O10 => n_11_bank_compare0,
      O11 => n_17_bank_compare0,
      O12 => n_18_bank_compare0,
      O14 => O14,
      O15 => O15,
      O18(12 downto 0) => O18(12 downto 0),
      O2 => \^p_15_out\,
      O21(3 downto 0) => O21(3 downto 0),
      O22(2 downto 0) => O22(2 downto 0),
      O23(9 downto 0) => O23(9 downto 0),
      O3 => \^p_9_out\,
      O4 => n_4_bank_compare0,
      O5 => n_5_bank_compare0,
      O6 => O5,
      O7 => n_7_bank_compare0,
      O8 => \^o7\,
      O9 => \^o8\,
      Q(0) => Q(1),
      app_cmd_r2(0) => app_cmd_r2(0),
      col_wait_r => col_wait_r,
      maint_req_r => maint_req_r,
      order_q_r(1 downto 0) => order_q_r(1 downto 0),
      p_103_out => p_103_out,
      p_126_out => p_126_out,
      p_13_out => p_13_out,
      p_142_out => p_142_out,
      p_14_in => p_14_in,
      p_25_out => p_25_out,
      p_28_out => p_28_out,
      p_32_out => p_32_out,
      p_48_out => p_48_out,
      p_64_out => p_64_out,
      p_87_out => p_87_out,
      p_93_out => p_93_out,
      pass_open_bank_r => pass_open_bank_r,
      periodic_rd_insert => periodic_rd_insert,
      pre_bm_end_r => pre_bm_end_r,
      pre_wait_r => pre_wait_r,
      q_has_priority => q_has_priority,
      row(12 downto 0) => row(12 downto 0),
      set_order_q => set_order_q,
      tail_r => tail_r,
      wr_this_rank_r0 => wr_this_rank_r0
    );
bank_queue0: entity work.\mig_7series_0_mig_7series_v2_3_bank_queue__parameterized2\
    port map (
      CLK => CLK,
      D(1 downto 0) => ras_timer_passed_ns(1 downto 0),
      E(0) => p_16_out,
      I1 => n_7_bank_compare0,
      I10(0) => \^p_12_out\,
      I11 => I7,
      I12 => I9,
      I13 => I13,
      I14 => I10,
      I15 => I14,
      I16 => I11,
      I17 => I15,
      I18 => \^o8\,
      I19 => n_5_bank_compare0,
      I2 => I1,
      I20 => I20,
      I21 => I21,
      I22 => I16,
      I23 => \^p_15_out\,
      I24 => I24,
      I25 => I25,
      I26 => I26,
      I27 => I27,
      I28 => \^p_9_out\,
      I29 => \^p_37_out\,
      I3 => n_4_bank_compare0,
      I30 => n_17_bank_compare0,
      I31 => \^o7\,
      I33 => I33,
      I35 => I35,
      I36 => I36,
      I37 => I37,
      I38 => I38,
      I4 => I4,
      I40 => I40,
      I41 => I41,
      I42 => I42,
      I43 => I43,
      I5 => I2,
      I50 => I50,
      I51 => I51,
      I52 => I52,
      I6 => I5,
      I7 => I6,
      I8 => I8,
      I9 => \^p_14_out\,
      O1 => \^o1\,
      O10 => \^o10\,
      O11 => \^o11\,
      O12 => \^o12\,
      O13 => O13,
      O14 => n_24_bank_queue0,
      O16 => O16,
      O2 => \^p_11_out\,
      O3 => \^auto_pre_r\,
      O4 => \^o2\,
      O5 => O3,
      O6 => \^o4\,
      O7 => n_19_bank_queue0,
      O8 => n_20_bank_queue0,
      O9 => O9,
      Q(0) => Q(1),
      SR(0) => SR(0),
      accept_internal_r => accept_internal_r,
      app_en_r2 => app_en_r2,
      app_hi_pri_r2 => app_hi_pri_r2,
      col_wait_r => col_wait_r,
      order_q_r(1 downto 0) => order_q_r(1 downto 0),
      p_103_out => p_103_out,
      p_106_out => p_106_out,
      p_126_out => p_126_out,
      p_142_out => p_142_out,
      p_145_out => p_145_out,
      p_25_out => p_25_out,
      p_48_out => p_48_out,
      p_64_out => p_64_out,
      p_67_out => p_67_out,
      p_87_out => p_87_out,
      pass_open_bank_r => pass_open_bank_r,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_bm_end_r => pre_bm_end_r,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      q_has_priority => q_has_priority,
      q_has_rd => q_has_rd,
      ras_timer_zero_r => ras_timer_zero_r,
      set_order_q => set_order_q,
      tail_r => tail_r,
      use_addr => use_addr,
      was_wr => was_wr
    );
bank_state0: entity work.\mig_7series_0_mig_7series_v2_3_bank_state__parameterized2\
    port map (
      CLK => CLK,
      D(1 downto 0) => ras_timer_passed_ns(1 downto 0),
      I1 => I1,
      I10 => \^o1\,
      I13 => I13,
      I14 => I14,
      I16 => I16,
      I17(0) => I17(0),
      I18 => I18,
      I2 => \^p_14_out\,
      I3 => n_19_bank_queue0,
      I4 => n_11_bank_compare0,
      I44 => I44,
      I45 => I45,
      I46 => I46,
      I47 => I47,
      I48 => I48,
      I49 => I49,
      I5 => n_7_bank_compare0,
      I6 => \^auto_pre_r\,
      I7 => \^o2\,
      I8 => n_18_bank_compare0,
      I9 => n_24_bank_queue0,
      O1 => \^p_37_out\,
      O10 => \^o10\,
      O11 => \^o11\,
      O17 => O17,
      O19 => O19,
      O2 => demand_priority_r,
      O20 => O20,
      O3 => demanded_prior_r,
      O4 => \^o4\,
      O5 => n_16_bank_state0,
      O6 => O6,
      Q(1 downto 0) => Q(1 downto 0),
      act_this_rank_r(0) => act_this_rank_r(0),
      col_wait_r => col_wait_r,
      demand_act_priority_r => demand_act_priority_r,
      demand_priority_r_0 => demand_priority_r_0,
      demanded_prior_r_1 => demanded_prior_r_1,
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r0 => ofs_rdy_r0,
      override_demand_r => override_demand_r,
      p_11_out => \^p_11_out\,
      p_12_out => \^p_12_out\,
      p_13_out => p_13_out,
      p_14_in => p_14_in,
      p_15_out => \^p_15_out\,
      p_9_out => \^p_9_out\,
      pass_open_bank_r => pass_open_bank_r,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_wait_r => pre_wait_r,
      q_has_rd => q_has_rd,
      ras_timer_zero_r => ras_timer_zero_r,
      rd_this_rank_r(0) => rd_this_rank_r(0),
      tail_r => tail_r,
      wr_this_rank_r(0) => wr_this_rank_r(0),
      wr_this_rank_r0 => wr_this_rank_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_ddr_byte_lane is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pi_dqs_found_lanes : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    COUNTERREADVAL : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_54_in : out STD_LOGIC;
    p_53_in : out STD_LOGIC;
    O5 : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    p_62_in : out STD_LOGIC;
    p_61_in : out STD_LOGIC;
    p_38_in : out STD_LOGIC;
    p_37_in : out STD_LOGIC;
    p_50_in : out STD_LOGIC;
    p_49_in : out STD_LOGIC;
    p_58_in : out STD_LOGIC;
    p_57_in : out STD_LOGIC;
    p_46_in : out STD_LOGIC;
    p_45_in : out STD_LOGIC;
    p_34_in : out STD_LOGIC;
    p_33_in : out STD_LOGIC;
    p_42_in : out STD_LOGIC;
    p_41_in : out STD_LOGIC;
    if_empty_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    idelay_ld_rst : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O52 : out STD_LOGIC;
    O54 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O119 : out STD_LOGIC_VECTOR ( 59 downto 0 );
    O120 : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O78 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O110 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O94 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O62 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O82 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O114 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O98 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O66 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O70 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O102 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O86 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIC : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O74 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O106 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O90 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O58 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    if_empty_v : out STD_LOGIC;
    O133 : out STD_LOGIC;
    O11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O125 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    INBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    A_pi_counter_load_en146_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    A_pi_fine_enable142_out : in STD_LOGIC;
    A_pi_fine_inc144_out : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    A_rst_primitives : in STD_LOGIC;
    A_pi_rst_dqs_find140_out : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    PCENABLECALIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INRANKA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    COUNTERLOADVAL : in STD_LOGIC_VECTOR ( 5 downto 0 );
    OUTBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    A_po_coarse_enable128_out : in STD_LOGIC;
    A_po_fine_enable126_out : in STD_LOGIC;
    A_po_fine_inc130_out : in STD_LOGIC;
    of_wren_pre : in STD_LOGIC;
    D1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC;
    p_55_out : in STD_LOGIC;
    A_idelay_ce17_out : in STD_LOGIC;
    idelay_inc : in STD_LOGIC;
    I4 : in STD_LOGIC;
    p_63_out : in STD_LOGIC;
    p_39_out : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    p_47_out : in STD_LOGIC;
    p_35_out : in STD_LOGIC;
    p_43_out : in STD_LOGIC;
    ififo_rst0 : in STD_LOGIC;
    mux_wrdata_en : in STD_LOGIC;
    if_empty_r_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    my_empty : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_init_done_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I20 : in STD_LOGIC;
    rst_r4 : in STD_LOGIC;
    tail_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    I43 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I44 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bypass : in STD_LOGIC;
    I45 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I46 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I47 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I48 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I49 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I50 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I52 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I53 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I54 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I55 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I56 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I57 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I58 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I59 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I5 : in STD_LOGIC;
    calib_wrdata_en : in STD_LOGIC;
    I25 : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    I70 : in STD_LOGIC_VECTOR ( 41 downto 0 );
    I6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_ddr_byte_lane : entity is "mig_7series_v2_3_ddr_byte_lane";
end mig_7series_0_mig_7series_v2_3_ddr_byte_lane;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_ddr_byte_lane is
  signal A_if_a_empty : STD_LOGIC;
  signal A_of_data_a_full : STD_LOGIC;
  signal A_pi_dqs_out_of_range : STD_LOGIC;
  signal A_pi_fine_overflow : STD_LOGIC;
  signal A_po_coarse_overflow : STD_LOGIC;
  signal A_po_counter_read_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal A_po_fine_overflow : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o119\ : STD_LOGIC_VECTOR ( 59 downto 0 );
  signal \^o2\ : STD_LOGIC;
  signal if_d1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d5 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d6 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d9 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \if_empty_\ : STD_LOGIC;
  signal \^if_empty_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal if_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q8 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ififo_rst : STD_LOGIC;
  signal ififo_wr_enable : STD_LOGIC;
  signal iserdes_clkdiv : STD_LOGIC;
  signal n_0_out_fifo : STD_LOGIC;
  signal \n_1_in_fifo_gen.in_fifo\ : STD_LOGIC;
  signal n_2_out_fifo : STD_LOGIC;
  signal \n_3_in_fifo_gen.in_fifo\ : STD_LOGIC;
  signal n_40_out_fifo : STD_LOGIC;
  signal \n_41_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal n_41_out_fifo : STD_LOGIC;
  signal \n_42_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal n_42_out_fifo : STD_LOGIC;
  signal \n_43_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal n_43_out_fifo : STD_LOGIC;
  signal \n_44_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_45_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_46_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal n_48_out_fifo : STD_LOGIC;
  signal n_49_out_fifo : STD_LOGIC;
  signal n_50_out_fifo : STD_LOGIC;
  signal n_51_out_fifo : STD_LOGIC;
  signal \n_5_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_5_phaser_in_gen.phaser_in\ : STD_LOGIC;
  signal \n_6_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_6_phaser_in_gen.phaser_in\ : STD_LOGIC;
  signal \n_7_phaser_in_gen.phaser_in\ : STD_LOGIC;
  signal of_d1 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d2 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d3 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d4 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d5 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d6 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d7 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d8 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d9 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal of_q0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q9 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ofifo_rst : STD_LOGIC;
  signal oserdes_clk : STD_LOGIC;
  signal oserdes_clk_delayed : STD_LOGIC;
  signal oserdes_clkdiv : STD_LOGIC;
  signal oserdes_dq_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal po_oserdes_rst : STD_LOGIC;
  signal po_rd_enable : STD_LOGIC;
  signal \NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_out_fifo_Q5_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_out_fifo_Q6_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_phaser_out_PHASEREFCLK_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \in_fifo_gen.in_fifo\ : label is "PRIMITIVE";
  attribute BOX_TYPE of out_fifo : label is "PRIMITIVE";
  attribute BOX_TYPE of \phaser_in_gen.phaser_in\ : label is "PRIMITIVE";
  attribute BOX_TYPE of phaser_out : label is "PRIMITIVE";
begin
  O1 <= \^o1\;
  O119(59 downto 0) <= \^o119\(59 downto 0);
  O2 <= \^o2\;
  if_empty_r(0) <= \^if_empty_r\(0);
ddr_byte_group_io: entity work.mig_7series_0_mig_7series_v2_3_ddr_byte_group_io
    port map (
      A_idelay_ce17_out => A_idelay_ce17_out,
      A_rst_primitives => A_rst_primitives,
      CLK => CLK,
      CTSBUS(0) => oserdes_dqs_ts(0),
      D1(3 downto 0) => if_d1(3 downto 0),
      D3(3 downto 0) => if_d3(3 downto 0),
      D4(3 downto 0) => if_d4(3 downto 0),
      D5(3 downto 0) => if_d5(3 downto 0),
      D6(3 downto 0) => if_d6(3 downto 0),
      D7(3 downto 0) => if_d7(3 downto 0),
      D8(3 downto 0) => if_d8(3 downto 0),
      D9(3 downto 0) => if_d9(3 downto 0),
      DQSBUS(1 downto 0) => oserdes_dqs(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dq_ts(1 downto 0),
      I1 => \^o1\,
      I3 => I3,
      I4 => I4,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      Q1(3 downto 0) => of_q1(3 downto 0),
      Q2(3 downto 0) => of_q2(3 downto 0),
      Q3(3 downto 0) => of_q3(3 downto 0),
      Q4(3 downto 0) => of_q4(3 downto 0),
      Q5(3) => n_40_out_fifo,
      Q5(2) => n_41_out_fifo,
      Q5(1) => n_42_out_fifo,
      Q5(0) => n_43_out_fifo,
      Q6(3) => n_48_out_fifo,
      Q6(2) => n_49_out_fifo,
      Q6(1) => n_50_out_fifo,
      Q6(0) => n_51_out_fifo,
      Q7(3 downto 0) => of_q7(3 downto 0),
      Q8(3 downto 0) => of_q8(3 downto 0),
      Q9(3 downto 0) => of_q9(3 downto 0),
      idelay_inc => idelay_inc,
      idelay_ld_rst => idelay_ld_rst,
      iserdes_clkdiv => iserdes_clkdiv,
      oserdes_clk => oserdes_clk,
      oserdes_clk_delayed => oserdes_clk_delayed,
      oserdes_clkdiv => oserdes_clkdiv,
      p_33_in => p_33_in,
      p_34_in => p_34_in,
      p_35_out => p_35_out,
      p_37_in => p_37_in,
      p_38_in => p_38_in,
      p_39_out => p_39_out,
      p_3_in => p_3_in,
      p_41_in => p_41_in,
      p_42_in => p_42_in,
      p_43_out => p_43_out,
      p_45_in => p_45_in,
      p_46_in => p_46_in,
      p_47_out => p_47_out,
      p_49_in => p_49_in,
      p_50_in => p_50_in,
      p_51_out => p_51_out,
      p_53_in => p_53_in,
      p_54_in => p_54_in,
      p_55_out => p_55_out,
      p_57_in => p_57_in,
      p_58_in => p_58_in,
      p_59_out => p_59_out,
      p_61_in => p_61_in,
      p_62_in => p_62_in,
      p_63_out => p_63_out,
      po_oserdes_rst => po_oserdes_rst,
      rst_r4 => rst_r4
    );
\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \if_empty_\,
      Q => \^if_empty_r\(0),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q1(2),
      Q => \^o119\(4),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q1(3),
      Q => \^o119\(5),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q3(0),
      Q => \^o119\(6),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q3(1),
      Q => \^o119\(7),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q3(2),
      Q => \^o119\(8),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q3(3),
      Q => \^o119\(9),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q3(4),
      Q => \^o119\(10),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q3(5),
      Q => \^o119\(11),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q3(6),
      Q => \^o119\(12),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q3(7),
      Q => \^o119\(13),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(0),
      Q => \^o119\(14),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(1),
      Q => \^o119\(15),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(2),
      Q => \^o119\(16),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(3),
      Q => \^o119\(17),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(4),
      Q => \^o119\(18),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(5),
      Q => \^o119\(19),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(6),
      Q => \^o119\(20),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(7),
      Q => \^o119\(21),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(0),
      Q => \^o119\(22),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(1),
      Q => \^o119\(23),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(2),
      Q => \^o119\(24),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(3),
      Q => \^o119\(25),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(4),
      Q => \^o119\(26),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(5),
      Q => \^o119\(27),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(6),
      Q => \^o119\(28),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(7),
      Q => \^o119\(29),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(0),
      Q => \^o119\(30),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(1),
      Q => \^o119\(31),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(2),
      Q => \^o119\(32),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(3),
      Q => \^o119\(33),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(4),
      Q => \^o119\(34),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(5),
      Q => \^o119\(35),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(6),
      Q => \^o119\(36),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(7),
      Q => \^o119\(37),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(0),
      Q => \^o119\(38),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(1),
      Q => \^o119\(39),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(2),
      Q => \^o119\(40),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(3),
      Q => \^o119\(41),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(4),
      Q => \^o119\(42),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(5),
      Q => \^o119\(43),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(6),
      Q => \^o119\(44),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(7),
      Q => \^o119\(45),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(0),
      Q => \^o119\(46),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(1),
      Q => \^o119\(47),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(2),
      Q => \^o119\(48),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(3),
      Q => \^o119\(49),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(4),
      Q => \^o119\(50),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(5),
      Q => \^o119\(51),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q0(6),
      Q => \^o119\(0),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(6),
      Q => \^o119\(52),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(7),
      Q => \^o119\(53),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[72]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q9(0),
      Q => \^o119\(54),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q9(1),
      Q => \^o119\(55),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[74]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q9(2),
      Q => \^o119\(56),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q9(3),
      Q => \^o119\(57),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[76]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q9(4),
      Q => \^o119\(58),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q9(5),
      Q => \^o119\(59),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q0(7),
      Q => \^o119\(1),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q1(0),
      Q => \^o119\(2),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q1(1),
      Q => \^o119\(3),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\: entity work.mig_7series_0_mig_7series_v2_3_ddr_if_post_fifo_8
    port map (
      CLK => CLK,
      D(31 downto 0) => D(31 downto 0),
      DIC(1 downto 0) => DIC(1 downto 0),
      I1 => \^if_empty_r\(0),
      I20 => I20,
      I43(31 downto 0) => I43(31 downto 0),
      I44(1 downto 0) => I44(1 downto 0),
      I45(1 downto 0) => I45(1 downto 0),
      I46(1 downto 0) => I46(1 downto 0),
      I47(1 downto 0) => I47(1 downto 0),
      I48(1 downto 0) => I48(1 downto 0),
      I49(1 downto 0) => I49(1 downto 0),
      I50(1 downto 0) => I50(1 downto 0),
      I51(1 downto 0) => I51(1 downto 0),
      I52(1 downto 0) => I52(1 downto 0),
      I53(1 downto 0) => I53(1 downto 0),
      I54(1 downto 0) => I54(1 downto 0),
      I55(1 downto 0) => I55(1 downto 0),
      I56(1 downto 0) => I56(1 downto 0),
      I57(1 downto 0) => I57(1 downto 0),
      I58(1 downto 0) => I58(1 downto 0),
      I59(1 downto 0) => I59(1 downto 0),
      I6 => I6,
      O1 => O9,
      O102(1 downto 0) => O102(1 downto 0),
      O106(1 downto 0) => O106(1 downto 0),
      O110(1 downto 0) => O110(1 downto 0),
      O114(1 downto 0) => O114(1 downto 0),
      O119(31 downto 28) => \^o119\(57 downto 54),
      O119(27 downto 24) => \^o119\(49 downto 46),
      O119(23 downto 20) => \^o119\(41 downto 38),
      O119(19 downto 16) => \^o119\(33 downto 30),
      O119(15 downto 12) => \^o119\(25 downto 22),
      O119(11 downto 8) => \^o119\(17 downto 14),
      O119(7 downto 0) => \^o119\(9 downto 2),
      O133 => O133,
      O2 => O10,
      O22 => O22,
      O23 => O23,
      O52 => O52,
      O54 => O54,
      O58(1 downto 0) => O58(1 downto 0),
      O6(1 downto 0) => O6(1 downto 0),
      O62(1 downto 0) => O62(1 downto 0),
      O66(1 downto 0) => O66(1 downto 0),
      O70(1 downto 0) => O70(1 downto 0),
      O74(1 downto 0) => O74(1 downto 0),
      O78(1 downto 0) => O78(1 downto 0),
      O82(1 downto 0) => O82(1 downto 0),
      O86(1 downto 0) => O86(1 downto 0),
      O90(1 downto 0) => O90(1 downto 0),
      O94(1 downto 0) => O94(1 downto 0),
      O98(1 downto 0) => O98(1 downto 0),
      Q(0) => Q(0),
      SR(0) => ififo_rst,
      bypass => bypass,
      if_empty_r_0(0) => if_empty_r_0(0),
      if_empty_v => if_empty_v,
      my_empty(1 downto 0) => my_empty(1 downto 0),
      \out\(1 downto 0) => \out\(1 downto 0),
      ram_init_done_r => ram_init_done_r,
      tail_r(0) => tail_r(0)
    );
ififo_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => ififo_rst0,
      Q => ififo_rst,
      R => '0'
    );
\in_fifo_gen.in_fifo\: unisim.vcomponents.IN_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      SYNCHRONOUS_MODE => "FALSE"
    )
    port map (
      ALMOSTEMPTY => A_if_a_empty,
      ALMOSTFULL => \n_1_in_fifo_gen.in_fifo\,
      D0(3) => '0',
      D0(2) => '0',
      D0(1) => '0',
      D0(0) => '0',
      D1(3 downto 0) => if_d1(3 downto 0),
      D2(3) => '0',
      D2(2) => '0',
      D2(1) => '0',
      D2(0) => '0',
      D3(3 downto 0) => if_d3(3 downto 0),
      D4(3 downto 0) => if_d4(3 downto 0),
      D5(7 downto 4) => \NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED\(7 downto 4),
      D5(3 downto 0) => if_d5(3 downto 0),
      D6(7 downto 4) => \NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED\(7 downto 4),
      D6(3 downto 0) => if_d6(3 downto 0),
      D7(3 downto 0) => if_d7(3 downto 0),
      D8(3 downto 0) => if_d8(3 downto 0),
      D9(3 downto 0) => if_d9(3 downto 0),
      EMPTY => \if_empty_\,
      FULL => \n_3_in_fifo_gen.in_fifo\,
      Q0(7 downto 0) => if_q0(7 downto 0),
      Q1(7 downto 0) => if_q1(7 downto 0),
      Q2(7 downto 0) => if_q2(7 downto 0),
      Q3(7 downto 0) => if_q3(7 downto 0),
      Q4(7 downto 0) => if_q4(7 downto 0),
      Q5(7 downto 0) => if_q5(7 downto 0),
      Q6(7 downto 0) => if_q6(7 downto 0),
      Q7(7 downto 0) => if_q7(7 downto 0),
      Q8(7 downto 0) => if_q8(7 downto 0),
      Q9(7 downto 0) => if_q9(7 downto 0),
      RDCLK => CLK,
      RDEN => '1',
      RESET => ififo_rst,
      WRCLK => iserdes_clkdiv,
      WREN => ififo_wr_enable
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo\: entity work.\mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1_9\
    port map (
      CLK => CLK,
      D0(5) => \n_41_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(4) => \n_42_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(3) => \n_43_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(2) => \n_44_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(1) => \n_45_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(0) => \n_46_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D1(3 downto 0) => of_d1(7 downto 4),
      D2(3 downto 0) => of_d2(7 downto 4),
      D3(3 downto 0) => of_d3(7 downto 4),
      D4(3 downto 0) => of_d4(7 downto 4),
      D5(3 downto 0) => of_d5(7 downto 4),
      D6(3 downto 0) => of_d6(7 downto 4),
      D7(3 downto 0) => of_d7(7 downto 4),
      D8(3 downto 0) => of_d8(7 downto 4),
      D9(3) => \n_5_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D9(2) => \n_6_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D9(1 downto 0) => of_d9(5 downto 4),
      I1 => \^o2\,
      I25 => I25,
      I70(41 downto 0) => I70(41 downto 0),
      O1 => O7,
      O125(3 downto 0) => O125(3 downto 0),
      O8(2 downto 0) => O8(2 downto 0),
      Q(3 downto 0) => O11(3 downto 0),
      calib_wrdata_en => calib_wrdata_en,
      mc_wrdata_en => mc_wrdata_en,
      mux_wrdata_en => mux_wrdata_en,
      ofifo_rst => ofifo_rst,
      wr_en => wr_en
    );
ofifo_rst_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => A_pi_rst_dqs_find140_out,
      Q => ofifo_rst,
      S => A_rst_primitives
    );
out_fifo: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      OUTPUT_DISABLE => "FALSE",
      SYNCHRONOUS_MODE => "FALSE"
    )
    port map (
      ALMOSTEMPTY => n_0_out_fifo,
      ALMOSTFULL => A_of_data_a_full,
      D0(7) => \n_41_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(6) => \n_42_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(5) => \n_43_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(4) => \n_44_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(3) => \n_45_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(2) => \n_46_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(1) => \n_5_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(0) => \n_6_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D1(7 downto 4) => of_d1(7 downto 4),
      D1(3 downto 0) => D1(3 downto 0),
      D2(7 downto 4) => of_d2(7 downto 4),
      D2(3 downto 0) => D2(3 downto 0),
      D3(7 downto 4) => of_d3(7 downto 4),
      D3(3 downto 0) => D3(3 downto 0),
      D4(7 downto 4) => of_d4(7 downto 4),
      D4(3 downto 0) => D4(3 downto 0),
      D5(7 downto 4) => of_d5(7 downto 4),
      D5(3 downto 0) => D5(3 downto 0),
      D6(7 downto 4) => of_d6(7 downto 4),
      D6(3 downto 0) => D6(3 downto 0),
      D7(7 downto 4) => of_d7(7 downto 4),
      D7(3 downto 0) => D7(3 downto 0),
      D8(7 downto 4) => of_d8(7 downto 4),
      D8(3 downto 0) => D8(3 downto 0),
      D9(7) => \n_5_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D9(6) => \n_6_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D9(5 downto 4) => of_d9(5 downto 4),
      D9(3 downto 0) => D9(3 downto 0),
      EMPTY => n_2_out_fifo,
      FULL => \^o2\,
      Q0(3 downto 0) => of_q0(3 downto 0),
      Q1(3 downto 0) => of_q1(3 downto 0),
      Q2(3 downto 0) => of_q2(3 downto 0),
      Q3(3 downto 0) => of_q3(3 downto 0),
      Q4(3 downto 0) => of_q4(3 downto 0),
      Q5(7 downto 4) => NLW_out_fifo_Q5_UNCONNECTED(7 downto 4),
      Q5(3) => n_40_out_fifo,
      Q5(2) => n_41_out_fifo,
      Q5(1) => n_42_out_fifo,
      Q5(0) => n_43_out_fifo,
      Q6(7 downto 4) => NLW_out_fifo_Q6_UNCONNECTED(7 downto 4),
      Q6(3) => n_48_out_fifo,
      Q6(2) => n_49_out_fifo,
      Q6(1) => n_50_out_fifo,
      Q6(0) => n_51_out_fifo,
      Q7(3 downto 0) => of_q7(3 downto 0),
      Q8(3 downto 0) => of_q8(3 downto 0),
      Q9(3 downto 0) => of_q9(3 downto 0),
      RDCLK => oserdes_clkdiv,
      RDEN => po_rd_enable,
      RESET => ofifo_rst,
      WRCLK => CLK,
      WREN => of_wren_pre
    );
\phaser_in_gen.phaser_in\: unisim.vcomponents.PHASER_IN_PHY
    generic map(
      BURST_MODE => "TRUE",
      CLKOUT_DIV => 2,
      DQS_AUTO_RECAL => '1',
      DQS_BIAS_MODE => "FALSE",
      DQS_FIND_PATTERN => B"000",
      FINE_DELAY => 33,
      FREQ_REF_DIV => "DIV2",
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 5.000000,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 5.000000,
      REFCLK_PERIOD => 2.500000,
      SEL_CLK_OFFSET => 6,
      SYNC_IN_DIV_RST => "TRUE",
      WR_CYCLES => "FALSE"
    )
    port map (
      BURSTPENDINGPHY => INBURSTPENDING(0),
      COUNTERLOADEN => A_pi_counter_load_en146_out,
      COUNTERLOADVAL(5 downto 0) => COUNTERLOADVAL(5 downto 0),
      COUNTERREADEN => I1,
      COUNTERREADVAL(5 downto 0) => COUNTERREADVAL(5 downto 0),
      DQSFOUND => pi_dqs_found_lanes(0),
      DQSOUTOFRANGE => A_pi_dqs_out_of_range,
      ENCALIBPHY(1 downto 0) => PCENABLECALIB(1 downto 0),
      FINEENABLE => A_pi_fine_enable142_out,
      FINEINC => A_pi_fine_inc144_out,
      FINEOVERFLOW => A_pi_fine_overflow,
      FREQREFCLK => freq_refclk,
      ICLK => \^o1\,
      ICLKDIV => iserdes_clkdiv,
      ISERDESRST => \n_5_phaser_in_gen.phaser_in\,
      MEMREFCLK => mem_refclk,
      PHASELOCKED => \n_6_phaser_in_gen.phaser_in\,
      PHASEREFCLK => I2,
      RANKSELPHY(1 downto 0) => INRANKA(1 downto 0),
      RCLK => \n_7_phaser_in_gen.phaser_in\,
      RST => A_rst_primitives,
      RSTDQSFIND => A_pi_rst_dqs_find140_out,
      SYNCIN => sync_pulse,
      SYSCLK => CLK,
      WRENABLE => ififo_wr_enable
    );
phaser_out: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 2,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "TRUE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 5.000000,
      OCLKDELAY_INV => "FALSE",
      OCLK_DELAY => 8,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 1.000000,
      PO => B"111",
      REFCLK_PERIOD => 2.500000,
      SYNC_IN_DIV_RST => "TRUE"
    )
    port map (
      BURSTPENDINGPHY => OUTBURSTPENDING(0),
      COARSEENABLE => A_po_coarse_enable128_out,
      COARSEINC => I1,
      COARSEOVERFLOW => A_po_coarse_overflow,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8) => '0',
      COUNTERLOADVAL(7) => '0',
      COUNTERLOADVAL(6) => '0',
      COUNTERLOADVAL(5) => '0',
      COUNTERLOADVAL(4) => '0',
      COUNTERLOADVAL(3) => '0',
      COUNTERLOADVAL(2) => '0',
      COUNTERLOADVAL(1) => '0',
      COUNTERLOADVAL(0) => '0',
      COUNTERREADEN => I1,
      COUNTERREADVAL(8 downto 0) => A_po_counter_read_val(8 downto 0),
      CTSBUS(1 downto 0) => oserdes_dqs_ts(1 downto 0),
      DQSBUS(1 downto 0) => oserdes_dqs(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dq_ts(1 downto 0),
      ENCALIBPHY(1 downto 0) => PCENABLECALIB(1 downto 0),
      FINEENABLE => A_po_fine_enable126_out,
      FINEINC => A_po_fine_inc130_out,
      FINEOVERFLOW => A_po_fine_overflow,
      FREQREFCLK => freq_refclk,
      MEMREFCLK => mem_refclk,
      OCLK => oserdes_clk,
      OCLKDELAYED => oserdes_clk_delayed,
      OCLKDIV => oserdes_clkdiv,
      OSERDESRST => po_oserdes_rst,
      PHASEREFCLK => NLW_phaser_out_PHASEREFCLK_UNCONNECTED,
      RDENABLE => po_rd_enable,
      RST => A_rst_primitives,
      SELFINEOCLKDELAY => '0',
      SYNCIN => sync_pulse,
      SYSCLK => CLK
    );
pi_phase_locked_all_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_6_phaser_in_gen.phaser_in\,
      I1 => I5,
      O => O120
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_0_mig_7series_v2_3_ddr_byte_lane__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    ofifo_rst : out STD_LOGIC;
    O2 : out STD_LOGIC;
    phy_mc_cmd_full : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O127 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_dq_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    OUTBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    D_po_coarse_enable90_out : in STD_LOGIC;
    I5 : in STD_LOGIC;
    D_po_fine_enable87_out : in STD_LOGIC;
    D_po_fine_inc93_out : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    A_rst_primitives : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    PCENABLECALIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_wren_pre_1 : in STD_LOGIC;
    D0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O33 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O32 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O31 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O30 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O29 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O28 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O26 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O25 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O24 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mux_cmd_wren : in STD_LOGIC;
    I21 : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    D_of_ctl_full : in STD_LOGIC;
    I71 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I25 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_0_mig_7series_v2_3_ddr_byte_lane__parameterized0\ : entity is "mig_7series_v2_3_ddr_byte_lane";
end \mig_7series_0_mig_7series_v2_3_ddr_byte_lane__parameterized0\;

architecture STRUCTURE of \mig_7series_0_mig_7series_v2_3_ddr_byte_lane__parameterized0\ is
  signal B_of_ctl_a_full : STD_LOGIC;
  signal B_po_coarse_overflow : STD_LOGIC;
  signal B_po_counter_read_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal B_po_fine_overflow : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal n_0_out_fifo : STD_LOGIC;
  signal n_2_out_fifo : STD_LOGIC;
  signal \n_30_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_31_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_32_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_33_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal of_d1 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d2 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d3 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d4 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d7 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d8 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d9 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_q0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q9 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ofifo_rst\ : STD_LOGIC;
  signal oserdes_clk : STD_LOGIC;
  signal oserdes_clk_delayed : STD_LOGIC;
  signal oserdes_clkdiv : STD_LOGIC;
  signal oserdes_dq_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal po_oserdes_rst : STD_LOGIC;
  signal po_rd_enable : STD_LOGIC;
  signal NLW_phaser_out_PHASEREFCLK_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of out_fifo : label is "PRIMITIVE";
  attribute BOX_TYPE of phaser_out : label is "PRIMITIVE";
begin
  O1 <= \^o1\;
  ofifo_rst <= \^ofifo_rst\;
ddr_byte_group_io: entity work.\mig_7series_0_mig_7series_v2_3_ddr_byte_group_io__parameterized0\
    port map (
      mem_dq_out(11 downto 0) => mem_dq_out(11 downto 0),
      oserdes_clk => oserdes_clk,
      oserdes_clkdiv => oserdes_clkdiv,
      oserdes_dq(47 downto 44) => of_q6(7 downto 4),
      oserdes_dq(43 downto 40) => of_q5(7 downto 4),
      oserdes_dq(39 downto 36) => of_q9(3 downto 0),
      oserdes_dq(35 downto 32) => of_q8(3 downto 0),
      oserdes_dq(31 downto 28) => of_q7(3 downto 0),
      oserdes_dq(27 downto 24) => of_q6(3 downto 0),
      oserdes_dq(23 downto 20) => of_q5(3 downto 0),
      oserdes_dq(19 downto 16) => of_q4(3 downto 0),
      oserdes_dq(15 downto 12) => of_q3(3 downto 0),
      oserdes_dq(11 downto 8) => of_q2(3 downto 0),
      oserdes_dq(7 downto 4) => of_q1(3 downto 0),
      oserdes_dq(3 downto 0) => of_q0(3 downto 0),
      po_oserdes_rst => po_oserdes_rst
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo\: entity work.\mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1_7\
    port map (
      CLK => CLK,
      D0(3) => \n_30_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(2) => \n_31_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(1) => \n_32_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(0) => \n_33_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D1(3 downto 0) => of_d1(7 downto 4),
      D2(3 downto 0) => of_d2(7 downto 4),
      D3(3 downto 0) => of_d3(7 downto 4),
      D4(3 downto 0) => of_d4(7 downto 4),
      D7(3 downto 0) => of_d7(7 downto 4),
      D8(3 downto 0) => of_d8(7 downto 4),
      D9(3 downto 0) => of_d9(7 downto 4),
      I1 => \^o1\,
      I21 => I21,
      I25 => I25,
      I71(31 downto 0) => I71(31 downto 0),
      O1 => O2,
      O127(3 downto 0) => O127(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => \^ofifo_rst\,
      calib_cmd_wren => calib_cmd_wren,
      mux_cmd_wren => mux_cmd_wren,
      wr_en_3 => wr_en_3
    );
ofifo_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => A_rst_primitives,
      Q => \^ofifo_rst\,
      R => '0'
    );
out_fifo: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      OUTPUT_DISABLE => "FALSE",
      SYNCHRONOUS_MODE => "FALSE"
    )
    port map (
      ALMOSTEMPTY => n_0_out_fifo,
      ALMOSTFULL => B_of_ctl_a_full,
      D0(7) => \n_30_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(6) => \n_31_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(5) => \n_32_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(4) => \n_33_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(3 downto 0) => D0(3 downto 0),
      D1(7 downto 4) => of_d1(7 downto 4),
      D1(3 downto 0) => O33(3 downto 0),
      D2(7 downto 4) => of_d2(7 downto 4),
      D2(3 downto 0) => O32(3 downto 0),
      D3(7 downto 4) => of_d3(7 downto 4),
      D3(3 downto 0) => O31(3 downto 0),
      D4(7 downto 4) => of_d4(7 downto 4),
      D4(3 downto 0) => O30(3 downto 0),
      D5(7 downto 0) => O29(7 downto 0),
      D6(7 downto 0) => O28(7 downto 0),
      D7(7 downto 4) => of_d7(7 downto 4),
      D7(3 downto 0) => O26(3 downto 0),
      D8(7 downto 4) => of_d8(7 downto 4),
      D8(3 downto 0) => O25(3 downto 0),
      D9(7 downto 4) => of_d9(7 downto 4),
      D9(3 downto 0) => O24(3 downto 0),
      EMPTY => n_2_out_fifo,
      FULL => \^o1\,
      Q0(3 downto 0) => of_q0(3 downto 0),
      Q1(3 downto 0) => of_q1(3 downto 0),
      Q2(3 downto 0) => of_q2(3 downto 0),
      Q3(3 downto 0) => of_q3(3 downto 0),
      Q4(3 downto 0) => of_q4(3 downto 0),
      Q5(7 downto 0) => of_q5(7 downto 0),
      Q6(7 downto 0) => of_q6(7 downto 0),
      Q7(3 downto 0) => of_q7(3 downto 0),
      Q8(3 downto 0) => of_q8(3 downto 0),
      Q9(3 downto 0) => of_q9(3 downto 0),
      RDCLK => oserdes_clkdiv,
      RDEN => po_rd_enable,
      RESET => \^ofifo_rst\,
      WRCLK => CLK,
      WREN => of_wren_pre_1
    );
phaser_out: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 2,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "FALSE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 5.000000,
      OCLKDELAY_INV => "FALSE",
      OCLK_DELAY => 8,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 1.000000,
      PO => B"111",
      REFCLK_PERIOD => 2.500000,
      SYNC_IN_DIV_RST => "TRUE"
    )
    port map (
      BURSTPENDINGPHY => OUTBURSTPENDING(0),
      COARSEENABLE => D_po_coarse_enable90_out,
      COARSEINC => I5,
      COARSEOVERFLOW => B_po_coarse_overflow,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8) => '0',
      COUNTERLOADVAL(7) => '0',
      COUNTERLOADVAL(6) => '0',
      COUNTERLOADVAL(5) => '0',
      COUNTERLOADVAL(4) => '0',
      COUNTERLOADVAL(3) => '0',
      COUNTERLOADVAL(2) => '0',
      COUNTERLOADVAL(1) => '0',
      COUNTERLOADVAL(0) => '0',
      COUNTERREADEN => I5,
      COUNTERREADVAL(8 downto 0) => B_po_counter_read_val(8 downto 0),
      CTSBUS(1 downto 0) => oserdes_dqs_ts(1 downto 0),
      DQSBUS(1 downto 0) => oserdes_dqs(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dq_ts(1 downto 0),
      ENCALIBPHY(1 downto 0) => PCENABLECALIB(1 downto 0),
      FINEENABLE => D_po_fine_enable87_out,
      FINEINC => D_po_fine_inc93_out,
      FINEOVERFLOW => B_po_fine_overflow,
      FREQREFCLK => freq_refclk,
      MEMREFCLK => mem_refclk,
      OCLK => oserdes_clk,
      OCLKDELAYED => oserdes_clk_delayed,
      OCLKDIV => oserdes_clkdiv,
      OSERDESRST => po_oserdes_rst,
      PHASEREFCLK => NLW_phaser_out_PHASEREFCLK_UNCONNECTED,
      RDENABLE => po_rd_enable,
      RST => A_rst_primitives,
      SELFINEOCLKDELAY => '0',
      SYNCIN => sync_pulse,
      SYSCLK => CLK
    );
phy_mc_cmd_full_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => D_of_ctl_full,
      O => phy_mc_cmd_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_0_mig_7series_v2_3_ddr_byte_lane__parameterized1\ is
  port (
    O7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pi_dqs_found_lanes : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_30_in : out STD_LOGIC;
    p_29_in : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    p_13_in : out STD_LOGIC;
    O16 : out STD_LOGIC;
    p_21_in : out STD_LOGIC;
    p_26_in : out STD_LOGIC;
    p_25_in : out STD_LOGIC;
    O17 : out STD_LOGIC;
    p_17_in : out STD_LOGIC;
    O18 : out STD_LOGIC;
    p_5_in : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    O19 : out STD_LOGIC;
    if_empty_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    idelay_ld_rst_0 : out STD_LOGIC;
    rst_r4 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_rddata_en : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O55 : out STD_LOGIC;
    DIB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O56 : out STD_LOGIC;
    O57 : out STD_LOGIC;
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O59 : out STD_LOGIC;
    O60 : out STD_LOGIC;
    O61 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O63 : out STD_LOGIC;
    O64 : out STD_LOGIC;
    O65 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O67 : out STD_LOGIC;
    O68 : out STD_LOGIC;
    O69 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O71 : out STD_LOGIC;
    O72 : out STD_LOGIC;
    O73 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O75 : out STD_LOGIC;
    O76 : out STD_LOGIC;
    O77 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O79 : out STD_LOGIC;
    O80 : out STD_LOGIC;
    O81 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O83 : out STD_LOGIC;
    O84 : out STD_LOGIC;
    O85 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O87 : out STD_LOGIC;
    O88 : out STD_LOGIC;
    O89 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O91 : out STD_LOGIC;
    O92 : out STD_LOGIC;
    O93 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O95 : out STD_LOGIC;
    O96 : out STD_LOGIC;
    O97 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O99 : out STD_LOGIC;
    O100 : out STD_LOGIC;
    O101 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O103 : out STD_LOGIC;
    O104 : out STD_LOGIC;
    O105 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O107 : out STD_LOGIC;
    O108 : out STD_LOGIC;
    O109 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O111 : out STD_LOGIC;
    O112 : out STD_LOGIC;
    O113 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O115 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 65 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    phy_mc_data_full : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    p_0_in1_in : out STD_LOGIC;
    O22 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O131 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O134 : out STD_LOGIC;
    O135 : out STD_LOGIC;
    O136 : out STD_LOGIC;
    O137 : out STD_LOGIC;
    O138 : out STD_LOGIC;
    O139 : out STD_LOGIC;
    O140 : out STD_LOGIC;
    O141 : out STD_LOGIC;
    O142 : out STD_LOGIC;
    O143 : out STD_LOGIC;
    O144 : out STD_LOGIC;
    O145 : out STD_LOGIC;
    O146 : out STD_LOGIC;
    O147 : out STD_LOGIC;
    O148 : out STD_LOGIC;
    O149 : out STD_LOGIC;
    O150 : out STD_LOGIC;
    O151 : out STD_LOGIC;
    O152 : out STD_LOGIC;
    O153 : out STD_LOGIC;
    O154 : out STD_LOGIC;
    O155 : out STD_LOGIC;
    O156 : out STD_LOGIC;
    O157 : out STD_LOGIC;
    O158 : out STD_LOGIC;
    O159 : out STD_LOGIC;
    O160 : out STD_LOGIC;
    O161 : out STD_LOGIC;
    O162 : out STD_LOGIC;
    O163 : out STD_LOGIC;
    O164 : out STD_LOGIC;
    O165 : out STD_LOGIC;
    INBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    C_pi_counter_load_en81_out : in STD_LOGIC;
    I6 : in STD_LOGIC;
    C_pi_fine_enable77_out : in STD_LOGIC;
    C_pi_fine_inc79_out : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    I7 : in STD_LOGIC;
    A_rst_primitives : in STD_LOGIC;
    C_pi_rst_dqs_find75_out : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    PCENABLECALIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INRANKC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O53 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    OUTBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    C_po_coarse_enable63_out : in STD_LOGIC;
    C_po_fine_enable61_out : in STD_LOGIC;
    C_po_fine_inc65_out : in STD_LOGIC;
    of_wren_pre_2 : in STD_LOGIC;
    O42 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O41 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O40 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O39 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O38 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O37 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O36 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O35 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O34 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    C_idelay_ce7_out : in STD_LOGIC;
    idelay_inc : in STD_LOGIC;
    I10 : in STD_LOGIC;
    p_31_out : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    ififo_rst0_3 : in STD_LOGIC;
    mux_wrdata_en : in STD_LOGIC;
    O6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    if_empty_r_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I23 : in STD_LOGIC;
    DIC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O58 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O62 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O66 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O70 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O74 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O78 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O82 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O86 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O90 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O94 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O98 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O102 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O106 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O110 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O114 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I24 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bypass : in STD_LOGIC;
    I29 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I30 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I31 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I32 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I33 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I34 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I35 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I36 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I37 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I38 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I39 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I40 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I41 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I42 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    calib_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    COUNTERREADVAL : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    calib_wrdata_en : in STD_LOGIC;
    I25 : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    I72 : in STD_LOGIC_VECTOR ( 41 downto 0 );
    I60 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_0_mig_7series_v2_3_ddr_byte_lane__parameterized1\ : entity is "mig_7series_v2_3_ddr_byte_lane";
end \mig_7series_0_mig_7series_v2_3_ddr_byte_lane__parameterized1\;

architecture STRUCTURE of \mig_7series_0_mig_7series_v2_3_ddr_byte_lane__parameterized1\ is
  signal C_if_a_empty : STD_LOGIC;
  signal C_of_data_a_full : STD_LOGIC;
  signal C_pi_counter_read_val : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal C_pi_dqs_out_of_range : STD_LOGIC;
  signal C_pi_fine_overflow : STD_LOGIC;
  signal C_po_coarse_overflow : STD_LOGIC;
  signal C_po_counter_read_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal C_po_fine_overflow : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal if_d1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d5 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d6 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \if_empty_\ : STD_LOGIC;
  signal \^if_empty_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal if_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q8 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ififo_rst : STD_LOGIC;
  signal ififo_wr_enable : STD_LOGIC;
  signal iserdes_clkdiv : STD_LOGIC;
  signal n_0_out_fifo : STD_LOGIC;
  signal \n_1_in_fifo_gen.in_fifo\ : STD_LOGIC;
  signal n_2_ddr_byte_group_io : STD_LOGIC;
  signal n_2_out_fifo : STD_LOGIC;
  signal n_3_ddr_byte_group_io : STD_LOGIC;
  signal \n_3_in_fifo_gen.in_fifo\ : STD_LOGIC;
  signal n_40_out_fifo : STD_LOGIC;
  signal \n_41_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal n_41_out_fifo : STD_LOGIC;
  signal \n_42_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal n_42_out_fifo : STD_LOGIC;
  signal \n_43_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal n_43_out_fifo : STD_LOGIC;
  signal \n_44_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal n_48_out_fifo : STD_LOGIC;
  signal n_49_out_fifo : STD_LOGIC;
  signal n_4_ddr_byte_group_io : STD_LOGIC;
  signal n_50_out_fifo : STD_LOGIC;
  signal n_51_out_fifo : STD_LOGIC;
  signal n_5_ddr_byte_group_io : STD_LOGIC;
  signal \n_5_phaser_in_gen.phaser_in\ : STD_LOGIC;
  signal \n_7_phaser_in_gen.phaser_in\ : STD_LOGIC;
  signal of_d1 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d2 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_d4 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d5 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d6 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d7 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d8 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d9 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal of_q0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q9 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ofifo_rst : STD_LOGIC;
  signal oserdes_clk : STD_LOGIC;
  signal oserdes_clk_delayed : STD_LOGIC;
  signal oserdes_clkdiv : STD_LOGIC;
  signal oserdes_dq_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal po_oserdes_rst : STD_LOGIC;
  signal po_rd_enable : STD_LOGIC;
  signal \NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_out_fifo_Q5_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_out_fifo_Q6_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_phaser_out_PHASEREFCLK_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \in_fifo_gen.in_fifo\ : label is "PRIMITIVE";
  attribute BOX_TYPE of out_fifo : label is "PRIMITIVE";
  attribute BOX_TYPE of \phaser_in_gen.phaser_in\ : label is "PRIMITIVE";
  attribute BOX_TYPE of phaser_out : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pi_counter_read_val[0]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \pi_counter_read_val[1]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \pi_counter_read_val[2]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \pi_counter_read_val[3]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \pi_counter_read_val[4]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \pi_counter_read_val[5]_i_1\ : label is "soft_lutpair426";
begin
  O1 <= \^o1\;
  O3 <= \^o3\;
  Q(65 downto 0) <= \^q\(65 downto 0);
  if_empty_r(0) <= \^if_empty_r\(0);
ddr_byte_group_io: entity work.\mig_7series_0_mig_7series_v2_3_ddr_byte_group_io__parameterized1\
    port map (
      A_rst_primitives => A_rst_primitives,
      CLK => CLK,
      CTSBUS(0) => oserdes_dqs_ts(0),
      C_idelay_ce7_out => C_idelay_ce7_out,
      D0(3) => n_2_ddr_byte_group_io,
      D0(2) => n_3_ddr_byte_group_io,
      D0(1) => n_4_ddr_byte_group_io,
      D0(0) => n_5_ddr_byte_group_io,
      D1(3 downto 0) => if_d1(3 downto 0),
      D2(3 downto 0) => if_d2(3 downto 0),
      D4(3 downto 0) => if_d4(3 downto 0),
      D5(3 downto 0) => if_d5(3 downto 0),
      D6(3 downto 0) => if_d6(3 downto 0),
      D7(3 downto 0) => if_d7(3 downto 0),
      D8(3 downto 0) => if_d8(3 downto 0),
      DQSBUS(1 downto 0) => oserdes_dqs(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dq_ts(1 downto 0),
      I1 => \^o1\,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I8 => I8,
      I9 => I9,
      O10 => O10,
      O11 => O11,
      O12 => O12,
      O13 => O13,
      O14 => O14,
      O15 => O15,
      O16 => O16,
      O17 => O17,
      O18 => O18,
      O19 => O19,
      Q0(3 downto 0) => of_q0(3 downto 0),
      Q1(3 downto 0) => of_q1(3 downto 0),
      Q2(3 downto 0) => of_q2(3 downto 0),
      Q4(3 downto 0) => of_q4(3 downto 0),
      Q5(3) => n_40_out_fifo,
      Q5(2) => n_41_out_fifo,
      Q5(1) => n_42_out_fifo,
      Q5(0) => n_43_out_fifo,
      Q6(3) => n_48_out_fifo,
      Q6(2) => n_49_out_fifo,
      Q6(1) => n_50_out_fifo,
      Q6(0) => n_51_out_fifo,
      Q7(3 downto 0) => of_q7(3 downto 0),
      Q8(3 downto 0) => of_q8(3 downto 0),
      Q9(3 downto 0) => of_q9(3 downto 0),
      idelay_inc => idelay_inc,
      idelay_ld_rst_0 => idelay_ld_rst_0,
      iserdes_clkdiv => iserdes_clkdiv,
      oserdes_clk => oserdes_clk,
      oserdes_clk_delayed => oserdes_clk_delayed,
      oserdes_clkdiv => oserdes_clkdiv,
      p_13_in => p_13_in,
      p_17_in => p_17_in,
      p_1_in => p_1_in,
      p_21_in => p_21_in,
      p_25_in => p_25_in,
      p_26_in => p_26_in,
      p_27_out => p_27_out,
      p_29_in => p_29_in,
      p_30_in => p_30_in,
      p_31_out => p_31_out,
      p_5_in => p_5_in,
      p_9_in => p_9_in,
      po_oserdes_rst => po_oserdes_rst,
      rst_r4 => rst_r4
    );
\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \if_empty_\,
      Q => \^if_empty_r\(0),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q0(0),
      Q => \^q\(0),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q1(2),
      Q => \^q\(10),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q1(3),
      Q => \^q\(11),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q1(4),
      Q => \^q\(12),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q1(5),
      Q => \^q\(13),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q1(6),
      Q => \^q\(14),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q1(7),
      Q => \^q\(15),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q2(0),
      Q => \^q\(16),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q2(1),
      Q => \^q\(17),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q2(2),
      Q => \^q\(18),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q2(3),
      Q => \^q\(19),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q0(1),
      Q => \^q\(1),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q2(4),
      Q => \^q\(20),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q2(5),
      Q => \^q\(21),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q2(6),
      Q => \^q\(22),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q2(7),
      Q => \^q\(23),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q0(2),
      Q => \^q\(2),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q3(6),
      Q => \^q\(24),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q3(7),
      Q => \^q\(25),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(0),
      Q => \^q\(26),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(1),
      Q => \^q\(27),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(2),
      Q => \^q\(28),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(3),
      Q => \^q\(29),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(4),
      Q => \^q\(30),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(5),
      Q => \^q\(31),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(6),
      Q => \^q\(32),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(7),
      Q => \^q\(33),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q0(3),
      Q => \^q\(3),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(0),
      Q => \^q\(34),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(1),
      Q => \^q\(35),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(2),
      Q => \^q\(36),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(3),
      Q => \^q\(37),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(4),
      Q => \^q\(38),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(5),
      Q => \^q\(39),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(6),
      Q => \^q\(40),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(7),
      Q => \^q\(41),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(0),
      Q => \^q\(42),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(1),
      Q => \^q\(43),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q0(4),
      Q => \^q\(4),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(2),
      Q => \^q\(44),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(3),
      Q => \^q\(45),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(4),
      Q => \^q\(46),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(5),
      Q => \^q\(47),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(6),
      Q => \^q\(48),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(7),
      Q => \^q\(49),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(0),
      Q => \^q\(50),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(1),
      Q => \^q\(51),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(2),
      Q => \^q\(52),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(3),
      Q => \^q\(53),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q0(5),
      Q => \^q\(5),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(4),
      Q => \^q\(54),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(5),
      Q => \^q\(55),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(6),
      Q => \^q\(56),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(7),
      Q => \^q\(57),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(0),
      Q => \^q\(58),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(1),
      Q => \^q\(59),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(2),
      Q => \^q\(60),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(3),
      Q => \^q\(61),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(4),
      Q => \^q\(62),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(5),
      Q => \^q\(63),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q0(6),
      Q => \^q\(6),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(6),
      Q => \^q\(64),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(7),
      Q => \^q\(65),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q0(7),
      Q => \^q\(7),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q1(0),
      Q => \^q\(8),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q1(1),
      Q => \^q\(9),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\: entity work.mig_7series_0_mig_7series_v2_3_ddr_if_post_fifo
    port map (
      CLK => CLK,
      D(31 downto 0) => D(31 downto 0),
      DIA(1 downto 0) => DIA(1 downto 0),
      DIB(1 downto 0) => DIB(1 downto 0),
      DIC(1 downto 0) => DIC(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      DOC(1 downto 0) => DOC(1 downto 0),
      I1 => \^if_empty_r\(0),
      I23 => I23,
      I24(31 downto 0) => I24(31 downto 0),
      I29(1 downto 0) => I29(1 downto 0),
      I30(1 downto 0) => I30(1 downto 0),
      I31(1 downto 0) => I31(1 downto 0),
      I32(1 downto 0) => I32(1 downto 0),
      I33(1 downto 0) => I33(1 downto 0),
      I34(1 downto 0) => I34(1 downto 0),
      I35(1 downto 0) => I35(1 downto 0),
      I36(1 downto 0) => I36(1 downto 0),
      I37(1 downto 0) => I37(1 downto 0),
      I38(1 downto 0) => I38(1 downto 0),
      I39(1 downto 0) => I39(1 downto 0),
      I40(1 downto 0) => I40(1 downto 0),
      I41(1 downto 0) => I41(1 downto 0),
      I42(1 downto 0) => I42(1 downto 0),
      I60(0) => I60(0),
      O1 => O4(1),
      O100 => O100,
      O101(1 downto 0) => O101(1 downto 0),
      O102(1 downto 0) => O102(1 downto 0),
      O103 => O103,
      O104 => O104,
      O105(1 downto 0) => O105(1 downto 0),
      O106(1 downto 0) => O106(1 downto 0),
      O107 => O107,
      O108 => O108,
      O109(1 downto 0) => O109(1 downto 0),
      O110(1 downto 0) => O110(1 downto 0),
      O111 => O111,
      O112 => O112,
      O113(1 downto 0) => O113(1 downto 0),
      O114(1 downto 0) => O114(1 downto 0),
      O115 => O115,
      O134 => O134,
      O135 => O135,
      O136 => O136,
      O137 => O137,
      O138 => O138,
      O139 => O139,
      O140 => O140,
      O141 => O141,
      O142 => O142,
      O143 => O143,
      O144 => O144,
      O145 => O145,
      O146 => O146,
      O147 => O147,
      O148 => O148,
      O149 => O149,
      O150 => O150,
      O151 => O151,
      O152 => O152,
      O153 => O153,
      O154 => O154,
      O155 => O155,
      O156 => O156,
      O157 => O157,
      O158 => O158,
      O159 => O159,
      O160 => O160,
      O161 => O161,
      O162 => O162,
      O163 => O163,
      O164 => O164,
      O165 => O165,
      O2 => O9,
      O3 => O20,
      O4(0) => O4(0),
      O5 => O21,
      O55 => O55,
      O56 => O56,
      O57 => O57,
      O58(1 downto 0) => O58(1 downto 0),
      O59 => O59,
      O6(1 downto 0) => O6(1 downto 0),
      O60 => O60,
      O61(1 downto 0) => O61(1 downto 0),
      O62(1 downto 0) => O62(1 downto 0),
      O63 => O63,
      O64 => O64,
      O65(1 downto 0) => O65(1 downto 0),
      O66(1 downto 0) => O66(1 downto 0),
      O67 => O67,
      O68 => O68,
      O69(1 downto 0) => O69(1 downto 0),
      O7(1 downto 0) => O7(1 downto 0),
      O70(1 downto 0) => O70(1 downto 0),
      O71 => O71,
      O72 => O72,
      O73(1 downto 0) => O73(1 downto 0),
      O74(1 downto 0) => O74(1 downto 0),
      O75 => O75,
      O76 => O76,
      O77(1 downto 0) => O77(1 downto 0),
      O78(1 downto 0) => O78(1 downto 0),
      O79 => O79,
      O80 => O80,
      O81(1 downto 0) => O81(1 downto 0),
      O82(1 downto 0) => O82(1 downto 0),
      O83 => O83,
      O84 => O84,
      O85(1 downto 0) => O85(1 downto 0),
      O86(1 downto 0) => O86(1 downto 0),
      O87 => O87,
      O88 => O88,
      O89(1 downto 0) => O89(1 downto 0),
      O90(1 downto 0) => O90(1 downto 0),
      O91 => O91,
      O92 => O92,
      O93(1 downto 0) => O93(1 downto 0),
      O94(1 downto 0) => O94(1 downto 0),
      O95 => O95,
      O96 => O96,
      O97(1 downto 0) => O97(1 downto 0),
      O98(1 downto 0) => O98(1 downto 0),
      O99 => O99,
      Q(31 downto 28) => \^q\(61 downto 58),
      Q(27 downto 24) => \^q\(53 downto 50),
      Q(23 downto 20) => \^q\(45 downto 42),
      Q(19 downto 16) => \^q\(37 downto 34),
      Q(15 downto 12) => \^q\(29 downto 26),
      Q(11 downto 8) => \^q\(19 downto 16),
      Q(7 downto 4) => \^q\(11 downto 8),
      Q(3 downto 0) => \^q\(3 downto 0),
      bypass => bypass,
      if_empty_r_0(0) => if_empty_r_0(0),
      ififo_rst => ififo_rst,
      p_0_in1_in => p_0_in1_in,
      phy_rddata_en => phy_rddata_en
    );
ififo_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => ififo_rst0_3,
      Q => ififo_rst,
      R => '0'
    );
\in_fifo_gen.in_fifo\: unisim.vcomponents.IN_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      SYNCHRONOUS_MODE => "FALSE"
    )
    port map (
      ALMOSTEMPTY => C_if_a_empty,
      ALMOSTFULL => \n_1_in_fifo_gen.in_fifo\,
      D0(3) => n_2_ddr_byte_group_io,
      D0(2) => n_3_ddr_byte_group_io,
      D0(1) => n_4_ddr_byte_group_io,
      D0(0) => n_5_ddr_byte_group_io,
      D1(3 downto 0) => if_d1(3 downto 0),
      D2(3 downto 0) => if_d2(3 downto 0),
      D3(3) => '0',
      D3(2) => '0',
      D3(1) => '0',
      D3(0) => '0',
      D4(3 downto 0) => if_d4(3 downto 0),
      D5(7 downto 4) => \NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED\(7 downto 4),
      D5(3 downto 0) => if_d5(3 downto 0),
      D6(7 downto 4) => \NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED\(7 downto 4),
      D6(3 downto 0) => if_d6(3 downto 0),
      D7(3 downto 0) => if_d7(3 downto 0),
      D8(3 downto 0) => if_d8(3 downto 0),
      D9(3) => '0',
      D9(2) => '0',
      D9(1) => '0',
      D9(0) => '0',
      EMPTY => \if_empty_\,
      FULL => \n_3_in_fifo_gen.in_fifo\,
      Q0(7 downto 0) => if_q0(7 downto 0),
      Q1(7 downto 0) => if_q1(7 downto 0),
      Q2(7 downto 0) => if_q2(7 downto 0),
      Q3(7 downto 0) => if_q3(7 downto 0),
      Q4(7 downto 0) => if_q4(7 downto 0),
      Q5(7 downto 0) => if_q5(7 downto 0),
      Q6(7 downto 0) => if_q6(7 downto 0),
      Q7(7 downto 0) => if_q7(7 downto 0),
      Q8(7 downto 0) => if_q8(7 downto 0),
      Q9(7 downto 0) => if_q9(7 downto 0),
      RDCLK => CLK,
      RDEN => '1',
      RESET => ififo_rst,
      WRCLK => iserdes_clkdiv,
      WREN => ififo_wr_enable
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo\: entity work.\mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1_6\
    port map (
      CLK => CLK,
      D0(3) => \n_41_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(2) => \n_42_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(1) => \n_43_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(0) => \n_44_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D1(3 downto 0) => of_d1(7 downto 4),
      D2(3 downto 0) => of_d2(7 downto 4),
      D3(5 downto 0) => of_d3(7 downto 2),
      D4(3 downto 0) => of_d4(7 downto 4),
      D5(3 downto 0) => of_d5(7 downto 4),
      D6(3 downto 0) => of_d6(7 downto 4),
      D7(3 downto 0) => of_d7(7 downto 4),
      D8(3 downto 0) => of_d8(7 downto 4),
      D9(3 downto 2) => of_d3(1 downto 0),
      D9(1 downto 0) => of_d9(5 downto 4),
      I1 => \^o3\,
      I2(2 downto 0) => I1(2 downto 0),
      I25 => I25,
      I72(41 downto 0) => I72(41 downto 0),
      O1 => O5,
      O131(3 downto 0) => O131(3 downto 0),
      Q(3 downto 0) => O22(3 downto 0),
      calib_wrdata_en => calib_wrdata_en,
      mc_wrdata_en => mc_wrdata_en,
      mux_wrdata_en => mux_wrdata_en,
      ofifo_rst => ofifo_rst,
      phy_mc_data_full => phy_mc_data_full,
      wr_en_2 => wr_en_2
    );
ofifo_rst_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => C_pi_rst_dqs_find75_out,
      Q => ofifo_rst,
      S => A_rst_primitives
    );
out_fifo: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      OUTPUT_DISABLE => "FALSE",
      SYNCHRONOUS_MODE => "FALSE"
    )
    port map (
      ALMOSTEMPTY => n_0_out_fifo,
      ALMOSTFULL => C_of_data_a_full,
      D0(7) => \n_41_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(6) => \n_42_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(5) => \n_43_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(4) => \n_44_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(3 downto 0) => O42(3 downto 0),
      D1(7 downto 4) => of_d1(7 downto 4),
      D1(3 downto 0) => O41(3 downto 0),
      D2(7 downto 4) => of_d2(7 downto 4),
      D2(3 downto 0) => O40(3 downto 0),
      D3(7 downto 0) => of_d3(7 downto 0),
      D4(7 downto 4) => of_d4(7 downto 4),
      D4(3 downto 0) => O39(3 downto 0),
      D5(7 downto 4) => of_d5(7 downto 4),
      D5(3 downto 0) => O38(3 downto 0),
      D6(7 downto 4) => of_d6(7 downto 4),
      D6(3 downto 0) => O37(3 downto 0),
      D7(7 downto 4) => of_d7(7 downto 4),
      D7(3 downto 0) => O36(3 downto 0),
      D8(7 downto 4) => of_d8(7 downto 4),
      D8(3 downto 0) => O35(3 downto 0),
      D9(7 downto 6) => of_d3(1 downto 0),
      D9(5 downto 4) => of_d9(5 downto 4),
      D9(3 downto 0) => O34(3 downto 0),
      EMPTY => n_2_out_fifo,
      FULL => \^o3\,
      Q0(3 downto 0) => of_q0(3 downto 0),
      Q1(3 downto 0) => of_q1(3 downto 0),
      Q2(3 downto 0) => of_q2(3 downto 0),
      Q3(3 downto 0) => of_q3(3 downto 0),
      Q4(3 downto 0) => of_q4(3 downto 0),
      Q5(7 downto 4) => NLW_out_fifo_Q5_UNCONNECTED(7 downto 4),
      Q5(3) => n_40_out_fifo,
      Q5(2) => n_41_out_fifo,
      Q5(1) => n_42_out_fifo,
      Q5(0) => n_43_out_fifo,
      Q6(7 downto 4) => NLW_out_fifo_Q6_UNCONNECTED(7 downto 4),
      Q6(3) => n_48_out_fifo,
      Q6(2) => n_49_out_fifo,
      Q6(1) => n_50_out_fifo,
      Q6(0) => n_51_out_fifo,
      Q7(3 downto 0) => of_q7(3 downto 0),
      Q8(3 downto 0) => of_q8(3 downto 0),
      Q9(3 downto 0) => of_q9(3 downto 0),
      RDCLK => oserdes_clkdiv,
      RDEN => po_rd_enable,
      RESET => ofifo_rst,
      WRCLK => CLK,
      WREN => of_wren_pre_2
    );
\phaser_in_gen.phaser_in\: unisim.vcomponents.PHASER_IN_PHY
    generic map(
      BURST_MODE => "TRUE",
      CLKOUT_DIV => 2,
      DQS_AUTO_RECAL => '1',
      DQS_BIAS_MODE => "FALSE",
      DQS_FIND_PATTERN => B"000",
      FINE_DELAY => 33,
      FREQ_REF_DIV => "DIV2",
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 5.000000,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 5.000000,
      REFCLK_PERIOD => 2.500000,
      SEL_CLK_OFFSET => 6,
      SYNC_IN_DIV_RST => "TRUE",
      WR_CYCLES => "FALSE"
    )
    port map (
      BURSTPENDINGPHY => INBURSTPENDING(0),
      COUNTERLOADEN => C_pi_counter_load_en81_out,
      COUNTERLOADVAL(5 downto 0) => O53(5 downto 0),
      COUNTERREADEN => I6,
      COUNTERREADVAL(5 downto 0) => C_pi_counter_read_val(5 downto 0),
      DQSFOUND => pi_dqs_found_lanes(0),
      DQSOUTOFRANGE => C_pi_dqs_out_of_range,
      ENCALIBPHY(1 downto 0) => PCENABLECALIB(1 downto 0),
      FINEENABLE => C_pi_fine_enable77_out,
      FINEINC => C_pi_fine_inc79_out,
      FINEOVERFLOW => C_pi_fine_overflow,
      FREQREFCLK => freq_refclk,
      ICLK => \^o1\,
      ICLKDIV => iserdes_clkdiv,
      ISERDESRST => \n_5_phaser_in_gen.phaser_in\,
      MEMREFCLK => mem_refclk,
      PHASELOCKED => O2,
      PHASEREFCLK => I7,
      RANKSELPHY(1 downto 0) => INRANKC(1 downto 0),
      RCLK => \n_7_phaser_in_gen.phaser_in\,
      RST => A_rst_primitives,
      RSTDQSFIND => C_pi_rst_dqs_find75_out,
      SYNCIN => sync_pulse,
      SYSCLK => CLK,
      WRENABLE => ififo_wr_enable
    );
phaser_out: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 2,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "TRUE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 5.000000,
      OCLKDELAY_INV => "FALSE",
      OCLK_DELAY => 8,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 1.000000,
      PO => B"111",
      REFCLK_PERIOD => 2.500000,
      SYNC_IN_DIV_RST => "TRUE"
    )
    port map (
      BURSTPENDINGPHY => OUTBURSTPENDING(0),
      COARSEENABLE => C_po_coarse_enable63_out,
      COARSEINC => I6,
      COARSEOVERFLOW => C_po_coarse_overflow,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8) => '0',
      COUNTERLOADVAL(7) => '0',
      COUNTERLOADVAL(6) => '0',
      COUNTERLOADVAL(5) => '0',
      COUNTERLOADVAL(4) => '0',
      COUNTERLOADVAL(3) => '0',
      COUNTERLOADVAL(2) => '0',
      COUNTERLOADVAL(1) => '0',
      COUNTERLOADVAL(0) => '0',
      COUNTERREADEN => I6,
      COUNTERREADVAL(8 downto 0) => C_po_counter_read_val(8 downto 0),
      CTSBUS(1 downto 0) => oserdes_dqs_ts(1 downto 0),
      DQSBUS(1 downto 0) => oserdes_dqs(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dq_ts(1 downto 0),
      ENCALIBPHY(1 downto 0) => PCENABLECALIB(1 downto 0),
      FINEENABLE => C_po_fine_enable61_out,
      FINEINC => C_po_fine_inc65_out,
      FINEOVERFLOW => C_po_fine_overflow,
      FREQREFCLK => freq_refclk,
      MEMREFCLK => mem_refclk,
      OCLK => oserdes_clk,
      OCLKDELAYED => oserdes_clk_delayed,
      OCLKDIV => oserdes_clkdiv,
      OSERDESRST => po_oserdes_rst,
      PHASEREFCLK => NLW_phaser_out_PHASEREFCLK_UNCONNECTED,
      RDENABLE => po_rd_enable,
      RST => A_rst_primitives,
      SELFINEOCLKDELAY => '0',
      SYNCIN => sync_pulse,
      SYSCLK => CLK
    );
\pi_counter_read_val[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => C_pi_counter_read_val(0),
      I1 => calib_sel(0),
      I2 => COUNTERREADVAL(0),
      O => O8(0)
    );
\pi_counter_read_val[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => C_pi_counter_read_val(1),
      I1 => calib_sel(0),
      I2 => COUNTERREADVAL(1),
      O => O8(1)
    );
\pi_counter_read_val[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => C_pi_counter_read_val(2),
      I1 => calib_sel(0),
      I2 => COUNTERREADVAL(2),
      O => O8(2)
    );
\pi_counter_read_val[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => C_pi_counter_read_val(3),
      I1 => calib_sel(0),
      I2 => COUNTERREADVAL(3),
      O => O8(3)
    );
\pi_counter_read_val[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => C_pi_counter_read_val(4),
      I1 => calib_sel(0),
      I2 => COUNTERREADVAL(4),
      O => O8(4)
    );
\pi_counter_read_val[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => C_pi_counter_read_val(5),
      I1 => calib_sel(0),
      I2 => COUNTERREADVAL(5),
      O => O8(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mig_7series_0_mig_7series_v2_3_ddr_byte_lane__parameterized2\ is
  port (
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D_of_ctl_full : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O132 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    mem_out : out STD_LOGIC_VECTOR ( 29 downto 0 );
    OUTBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    D_po_coarse_enable90_out : in STD_LOGIC;
    I5 : in STD_LOGIC;
    D_po_fine_enable87_out : in STD_LOGIC;
    D_po_fine_inc93_out : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    A_rst_primitives : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    PCENABLECALIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    O43 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O44 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O45 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O46 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    O47 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O48 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O49 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I19 : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    I22 : in STD_LOGIC;
    mux_cmd_wren : in STD_LOGIC;
    mc_cas_n : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I25 : in STD_LOGIC;
    mc_cs_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_dout : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mig_7series_0_mig_7series_v2_3_ddr_byte_lane__parameterized2\ : entity is "mig_7series_v2_3_ddr_byte_lane";
end \mig_7series_0_mig_7series_v2_3_ddr_byte_lane__parameterized2\;

architecture STRUCTURE of \mig_7series_0_mig_7series_v2_3_ddr_byte_lane__parameterized2\ is
  signal \^d_of_ctl_full\ : STD_LOGIC;
  signal \n_0_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck\ : STD_LOGIC;
  signal \n_0_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal n_0_out_fifo : STD_LOGIC;
  signal n_0_phaser_out : STD_LOGIC;
  signal \n_11_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_12_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_13_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal n_13_phaser_out : STD_LOGIC;
  signal \n_14_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal n_14_phaser_out : STD_LOGIC;
  signal n_15_phaser_out : STD_LOGIC;
  signal n_16_phaser_out : STD_LOGIC;
  signal \n_17_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal n_17_phaser_out : STD_LOGIC;
  signal \n_18_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal n_18_phaser_out : STD_LOGIC;
  signal \n_19_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal n_19_phaser_out : STD_LOGIC;
  signal \n_1_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal n_1_out_fifo : STD_LOGIC;
  signal n_1_phaser_out : STD_LOGIC;
  signal \n_20_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal n_20_phaser_out : STD_LOGIC;
  signal n_21_phaser_out : STD_LOGIC;
  signal \n_23_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_24_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_25_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_26_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_27_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_28_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_29_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_2_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal n_2_out_fifo : STD_LOGIC;
  signal \n_30_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_31_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_32_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_33_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_34_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_35_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_36_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_37_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_38_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_39_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_3_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_40_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_41_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_42_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_43_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal of_d3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_d6 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal of_d7 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal of_d9 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal of_q0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q9 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal oserdes_clk : STD_LOGIC;
  signal oserdes_clk_delayed : STD_LOGIC;
  signal oserdes_clkdiv : STD_LOGIC;
  signal oserdes_dq_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal po_oserdes_rst : STD_LOGIC;
  signal po_rd_enable : STD_LOGIC;
  signal \NLW_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_S_UNCONNECTED\ : STD_LOGIC;
  signal NLW_phaser_out_PHASEREFCLK_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck\ : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf\ : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf\ : label is "OBUFDS";
  attribute BOX_TYPE of out_fifo : label is "PRIMITIVE";
  attribute BOX_TYPE of phaser_out : label is "PRIMITIVE";
begin
  D_of_ctl_full <= \^d_of_ctl_full\;
ddr_byte_group_io: entity work.\mig_7series_0_mig_7series_v2_3_ddr_byte_group_io__parameterized2\
    port map (
      O132(9 downto 0) => O132(9 downto 0),
      oserdes_clk => oserdes_clk,
      oserdes_clkdiv => oserdes_clkdiv,
      oserdes_dq(39 downto 36) => of_q6(7 downto 4),
      oserdes_dq(35 downto 32) => of_q5(7 downto 4),
      oserdes_dq(31 downto 28) => of_q9(3 downto 0),
      oserdes_dq(27 downto 24) => of_q8(3 downto 0),
      oserdes_dq(23 downto 20) => of_q7(3 downto 0),
      oserdes_dq(19 downto 16) => of_q6(3 downto 0),
      oserdes_dq(15 downto 12) => of_q5(3 downto 0),
      oserdes_dq(11 downto 8) => of_q4(3 downto 0),
      oserdes_dq(7 downto 4) => of_q3(3 downto 0),
      oserdes_dq(3 downto 0) => of_q2(3 downto 0),
      po_oserdes_rst => po_oserdes_rst
    );
\ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
    port map (
      C => oserdes_clk,
      CE => '1',
      D1 => '0',
      D2 => '1',
      Q => \n_0_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck\,
      R => '0',
      S => \NLW_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_S_UNCONNECTED\
    );
\ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf\: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => \n_0_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck\,
      O => ddr_ck_out(0),
      OB => ddr_ck_out(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo\: entity work.\mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1\
    port map (
      CLK => CLK,
      D1(7) => \n_24_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D1(6) => \n_25_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D1(5) => \n_26_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D1(4) => \n_27_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D1(3) => \n_28_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D1(2) => \n_29_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D1(1) => \n_30_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D1(0) => \n_31_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D2(3) => \n_32_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D2(2) => \n_33_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D2(1) => \n_34_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D2(0) => \n_35_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D3(7) => \n_0_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D3(6) => \n_1_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D3(5) => \n_2_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D3(4) => \n_3_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D3(3 downto 0) => of_d3(3 downto 0),
      D4(3) => \n_36_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D4(2) => \n_37_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D4(1) => \n_38_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D4(0) => \n_39_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D6(1 downto 0) => of_d6(7 downto 6),
      D7(5) => \n_11_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D7(4) => \n_12_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D7(3) => \n_13_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D7(2) => \n_14_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D7(1 downto 0) => of_d7(3 downto 2),
      D8(3) => \n_40_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D8(2) => \n_41_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D8(1) => \n_42_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D8(0) => \n_43_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D9(5) => \n_17_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D9(4) => \n_18_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D9(3) => \n_19_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D9(2) => \n_20_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D9(1 downto 0) => of_d9(3 downto 2),
      I1 => \^d_of_ctl_full\,
      I19 => I19,
      I22 => I22,
      I25 => I25,
      I27(0) => I27(0),
      I28(0) => I28(0),
      O1 => O1,
      O2 => \n_23_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      SR(0) => SR(0),
      calib_cmd_wren => calib_cmd_wren,
      mc_cas_n(1 downto 0) => mc_cas_n(1 downto 0),
      mc_cs_n(0) => mc_cs_n(0),
      mem_out(29 downto 0) => mem_out(29 downto 0),
      mux_cmd_wren => mux_cmd_wren,
      phy_dout(18 downto 0) => phy_dout(18 downto 0)
    );
out_fifo: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      OUTPUT_DISABLE => "FALSE",
      SYNCHRONOUS_MODE => "FALSE"
    )
    port map (
      ALMOSTEMPTY => n_0_out_fifo,
      ALMOSTFULL => n_1_out_fifo,
      D0(7) => \n_17_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(6) => \n_18_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(5) => \n_28_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(4) => \n_29_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(3) => \n_30_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(2) => \n_31_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(1) => \n_17_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(0) => \n_18_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D1(7) => \n_24_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D1(6) => \n_25_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D1(5) => \n_26_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D1(4) => \n_27_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D1(3) => \n_28_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D1(2) => \n_29_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D1(1) => \n_30_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D1(0) => \n_31_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D2(7) => \n_32_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D2(6) => \n_33_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D2(5) => \n_34_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D2(4) => \n_35_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D2(3 downto 0) => O43(3 downto 0),
      D3(7) => \n_0_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D3(6) => \n_1_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D3(5) => \n_2_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D3(4) => \n_3_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D3(3 downto 0) => of_d3(3 downto 0),
      D4(7) => \n_36_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D4(6) => \n_37_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D4(5) => \n_38_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D4(4) => \n_39_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D4(3 downto 0) => O44(3 downto 0),
      D5(7 downto 0) => O45(7 downto 0),
      D6(7 downto 6) => of_d6(7 downto 6),
      D6(5 downto 0) => O46(5 downto 0),
      D7(7) => \n_11_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D7(6) => \n_12_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D7(5) => \n_13_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D7(4) => \n_14_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D7(3 downto 2) => of_d7(3 downto 2),
      D7(1 downto 0) => O47(1 downto 0),
      D8(7) => \n_40_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D8(6) => \n_41_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D8(5) => \n_42_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D8(4) => \n_43_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D8(3 downto 0) => O48(3 downto 0),
      D9(7) => \n_17_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D9(6) => \n_18_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D9(5) => \n_19_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D9(4) => \n_20_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D9(3 downto 2) => of_d9(3 downto 2),
      D9(1 downto 0) => O49(1 downto 0),
      EMPTY => n_2_out_fifo,
      FULL => \^d_of_ctl_full\,
      Q0(3 downto 0) => of_q0(3 downto 0),
      Q1(3 downto 0) => of_q1(3 downto 0),
      Q2(3 downto 0) => of_q2(3 downto 0),
      Q3(3 downto 0) => of_q3(3 downto 0),
      Q4(3 downto 0) => of_q4(3 downto 0),
      Q5(7 downto 0) => of_q5(7 downto 0),
      Q6(7 downto 0) => of_q6(7 downto 0),
      Q7(3 downto 0) => of_q7(3 downto 0),
      Q8(3 downto 0) => of_q8(3 downto 0),
      Q9(3 downto 0) => of_q9(3 downto 0),
      RDCLK => oserdes_clkdiv,
      RDEN => po_rd_enable,
      RESET => SR(0),
      WRCLK => CLK,
      WREN => \n_23_of_pre_fifo_gen.u_ddr_of_pre_fifo\
    );
phaser_out: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 2,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "FALSE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 5.000000,
      OCLKDELAY_INV => "FALSE",
      OCLK_DELAY => 8,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 1.000000,
      PO => B"111",
      REFCLK_PERIOD => 2.500000,
      SYNC_IN_DIV_RST => "TRUE"
    )
    port map (
      BURSTPENDINGPHY => OUTBURSTPENDING(0),
      COARSEENABLE => D_po_coarse_enable90_out,
      COARSEINC => I5,
      COARSEOVERFLOW => n_0_phaser_out,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8) => '0',
      COUNTERLOADVAL(7) => '0',
      COUNTERLOADVAL(6) => '0',
      COUNTERLOADVAL(5) => '0',
      COUNTERLOADVAL(4) => '0',
      COUNTERLOADVAL(3) => '0',
      COUNTERLOADVAL(2) => '0',
      COUNTERLOADVAL(1) => '0',
      COUNTERLOADVAL(0) => '0',
      COUNTERREADEN => I5,
      COUNTERREADVAL(8) => n_13_phaser_out,
      COUNTERREADVAL(7) => n_14_phaser_out,
      COUNTERREADVAL(6) => n_15_phaser_out,
      COUNTERREADVAL(5) => n_16_phaser_out,
      COUNTERREADVAL(4) => n_17_phaser_out,
      COUNTERREADVAL(3) => n_18_phaser_out,
      COUNTERREADVAL(2) => n_19_phaser_out,
      COUNTERREADVAL(1) => n_20_phaser_out,
      COUNTERREADVAL(0) => n_21_phaser_out,
      CTSBUS(1 downto 0) => oserdes_dqs_ts(1 downto 0),
      DQSBUS(1 downto 0) => oserdes_dqs(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dq_ts(1 downto 0),
      ENCALIBPHY(1 downto 0) => PCENABLECALIB(1 downto 0),
      FINEENABLE => D_po_fine_enable87_out,
      FINEINC => D_po_fine_inc93_out,
      FINEOVERFLOW => n_1_phaser_out,
      FREQREFCLK => freq_refclk,
      MEMREFCLK => mem_refclk,
      OCLK => oserdes_clk,
      OCLKDELAYED => oserdes_clk_delayed,
      OCLKDIV => oserdes_clkdiv,
      OSERDESRST => po_oserdes_rst,
      PHASEREFCLK => NLW_phaser_out_PHASEREFCLK_UNCONNECTED,
      RDENABLE => po_rd_enable,
      RST => A_rst_primitives,
      SELFINEOCLKDELAY => '0',
      SYNCIN => sync_pulse,
      SYSCLK => CLK
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_ddr_calib_top is
  port (
    init_complete_r_timing : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    calib_complete : out STD_LOGIC;
    calib_cmd_wren : out STD_LOGIC;
    calib_wrdata_en : out STD_LOGIC;
    O4 : out STD_LOGIC;
    init_calib_complete : out STD_LOGIC;
    tempmon_pi_f_inc : out STD_LOGIC;
    idelay_inc : out STD_LOGIC;
    rdlvl_stg1_done_r1 : out STD_LOGIC;
    calib_sel : out STD_LOGIC_VECTOR ( 0 to 0 );
    calib_in_common : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    po_ck_addr_cmd_delay_done : out STD_LOGIC;
    dqs_po_dec_done : out STD_LOGIC;
    reset_if : out STD_LOGIC;
    O10 : out STD_LOGIC;
    samp_edge_cnt0_en_r : out STD_LOGIC;
    O11 : out STD_LOGIC;
    pi_fine_dly_dec_done : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O12 : out STD_LOGIC;
    tempmon_pi_f_dec : out STD_LOGIC;
    phy_if_reset_w : out STD_LOGIC;
    O13 : out STD_LOGIC;
    rd_data_offset_cal_done : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en_0 : out STD_LOGIC;
    O14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    COUNTERLOADVAL : out STD_LOGIC_VECTOR ( 5 downto 0 );
    fine_adjust_done : out STD_LOGIC;
    O17 : out STD_LOGIC_VECTOR ( 35 downto 0 );
    O18 : out STD_LOGIC_VECTOR ( 35 downto 0 );
    O19 : out STD_LOGIC;
    app_zq_ns : out STD_LOGIC;
    ADDRC : out STD_LOGIC_VECTOR ( 0 to 0 );
    O27 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O22 : out STD_LOGIC;
    ififo_rst0 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    ififo_rst0_1 : out STD_LOGIC;
    C_idelay_ce7_out : out STD_LOGIC;
    C_po_fine_inc65_out : out STD_LOGIC;
    C_po_fine_enable61_out : out STD_LOGIC;
    C_po_coarse_enable63_out : out STD_LOGIC;
    C_pi_rst_dqs_find75_out : out STD_LOGIC;
    C_pi_fine_inc79_out : out STD_LOGIC;
    C_pi_fine_enable77_out : out STD_LOGIC;
    C_pi_counter_load_en81_out : out STD_LOGIC;
    D_po_coarse_enable90_out : out STD_LOGIC;
    D_po_fine_enable87_out : out STD_LOGIC;
    D_po_fine_inc93_out : out STD_LOGIC;
    A_idelay_ce17_out : out STD_LOGIC;
    A_po_fine_enable126_out : out STD_LOGIC;
    A_po_coarse_enable128_out : out STD_LOGIC;
    A_po_fine_inc130_out : out STD_LOGIC;
    A_pi_rst_dqs_find140_out : out STD_LOGIC;
    A_pi_fine_enable142_out : out STD_LOGIC;
    A_pi_fine_inc144_out : out STD_LOGIC;
    A_pi_counter_load_en146_out : out STD_LOGIC;
    of_wren_pre : out STD_LOGIC;
    D9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    of_wren_pre_2 : out STD_LOGIC;
    O24 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O26 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O28 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O29 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O30 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O31 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O32 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O33 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    of_wren_pre_3 : out STD_LOGIC;
    O34 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O35 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O36 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O37 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O38 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O39 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O40 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O41 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O42 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O43 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O44 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O45 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O46 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O47 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O48 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O49 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wrlvl_final_if_rst : out STD_LOGIC;
    PHYCTLWD : out STD_LOGIC_VECTOR ( 10 downto 0 );
    phy_read_calib : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O52 : out STD_LOGIC;
    O53 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    calib_sel0 : out STD_LOGIC;
    phy_dout : out STD_LOGIC_VECTOR ( 22 downto 0 );
    O54 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mux_wrdata_en : out STD_LOGIC;
    mux_cmd_wren : out STD_LOGIC;
    O55 : out STD_LOGIC;
    O57 : out STD_LOGIC;
    O59 : out STD_LOGIC;
    O60 : out STD_LOGIC;
    O61 : out STD_LOGIC;
    O62 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    prbs_rdlvl_done_pulse0 : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC;
    phy_if_reset0 : in STD_LOGIC;
    tempmon_sel_pi_incdec : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    phy_mc_go : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    if_empty_v : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tempmon_sample_en : in STD_LOGIC;
    phy_rddata_en : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    I51 : in STD_LOGIC;
    I52 : in STD_LOGIC;
    I53 : in STD_LOGIC;
    I54 : in STD_LOGIC;
    I55 : in STD_LOGIC;
    I56 : in STD_LOGIC;
    I57 : in STD_LOGIC;
    I58 : in STD_LOGIC;
    I59 : in STD_LOGIC;
    I60 : in STD_LOGIC;
    I61 : in STD_LOGIC;
    I62 : in STD_LOGIC;
    I63 : in STD_LOGIC;
    I64 : in STD_LOGIC;
    I65 : in STD_LOGIC;
    I66 : in STD_LOGIC;
    I67 : in STD_LOGIC;
    I68 : in STD_LOGIC;
    I69 : in STD_LOGIC;
    I70 : in STD_LOGIC;
    I71 : in STD_LOGIC;
    I72 : in STD_LOGIC;
    I73 : in STD_LOGIC;
    I74 : in STD_LOGIC;
    I75 : in STD_LOGIC;
    I76 : in STD_LOGIC;
    I77 : in STD_LOGIC;
    I78 : in STD_LOGIC;
    I79 : in STD_LOGIC;
    I80 : in STD_LOGIC;
    I81 : in STD_LOGIC;
    I82 : in STD_LOGIC;
    I83 : in STD_LOGIC_VECTOR ( 71 downto 0 );
    refresh_bank_r : in STD_LOGIC;
    app_zq_req : in STD_LOGIC;
    tail_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    I84 : in STD_LOGIC;
    I85 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    idelay_ld_rst : in STD_LOGIC;
    idelay_ld_rst_4 : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    I86 : in STD_LOGIC;
    A_of_data_full : in STD_LOGIC;
    I87 : in STD_LOGIC_VECTOR ( 35 downto 0 );
    I88 : in STD_LOGIC;
    B_of_ctl_full : in STD_LOGIC;
    I89 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    I90 : in STD_LOGIC_VECTOR ( 47 downto 0 );
    I91 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mc_ras_n : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I92 : in STD_LOGIC;
    C_of_data_full : in STD_LOGIC;
    I93 : in STD_LOGIC_VECTOR ( 35 downto 0 );
    I94 : in STD_LOGIC;
    mem_out : in STD_LOGIC_VECTOR ( 29 downto 0 );
    I95 : in STD_LOGIC;
    mc_odt : in STD_LOGIC_VECTOR ( 0 to 0 );
    I96 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cas_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    I97 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I98 : in STD_LOGIC;
    I99 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I100 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I101 : in STD_LOGIC;
    I102 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I103 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I104 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    mc_cmd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I105 : in STD_LOGIC;
    I106 : in STD_LOGIC;
    I107 : in STD_LOGIC;
    I108 : in STD_LOGIC;
    I109 : in STD_LOGIC;
    I110 : in STD_LOGIC;
    pi_dqs_found_lanes : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_ddr_calib_top : entity is "mig_7series_v2_3_ddr_calib_top";
end mig_7series_0_mig_7series_v2_3_ddr_calib_top;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_ddr_calib_top is
  signal \^o20\ : STD_LOGIC;
  signal \^o21\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o50\ : STD_LOGIC;
  signal \^o51\ : STD_LOGIC;
  signal \^o52\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal cal1_dq_idel_inc : STD_LOGIC;
  signal cal1_wait_cnt_en_r : STD_LOGIC;
  signal cal1_wait_cnt_en_r0 : STD_LOGIC;
  signal \cal1_wait_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cal1_wait_r : STD_LOGIC;
  signal \^calib_complete\ : STD_LOGIC;
  signal \^calib_in_common\ : STD_LOGIC;
  signal \^calib_sel\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal calib_zero_ctrl : STD_LOGIC;
  signal calib_zero_inputs : STD_LOGIC;
  signal ck_addr_cmd_delay_done : STD_LOGIC;
  signal cmd_po_en_stg2_f : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal detect_edge_done_r : STD_LOGIC;
  signal detect_pi_found_dqs : STD_LOGIC;
  signal dqs_found_prech_req : STD_LOGIC;
  signal \^dqs_po_dec_done\ : STD_LOGIC;
  signal dqs_po_dec_done_r2 : STD_LOGIC;
  signal fine_adj_state_r142_out : STD_LOGIC;
  signal found_stable_eye_last_r : STD_LOGIC;
  signal idel_pat0_data_match_r0 : STD_LOGIC;
  signal idel_pat0_match_fall0_and_r : STD_LOGIC;
  signal idel_pat0_match_fall0_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat0_match_fall1_and_r : STD_LOGIC;
  signal idel_pat0_match_fall1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat0_match_rise0_and_r : STD_LOGIC;
  signal idel_pat0_match_rise0_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat0_match_rise1_and_r : STD_LOGIC;
  signal idel_pat0_match_rise1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat1_data_match_r0 : STD_LOGIC;
  signal idel_pat1_match_fall0_and_r : STD_LOGIC;
  signal idel_pat1_match_fall0_r : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal idel_pat1_match_fall1_and_r : STD_LOGIC;
  signal idel_pat1_match_fall1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat1_match_rise0_and_r : STD_LOGIC;
  signal idel_pat1_match_rise0_r : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal idel_pat1_match_rise1_and_r : STD_LOGIC;
  signal idel_pat1_match_rise1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idelay_ce : STD_LOGIC;
  signal idelay_ce_int : STD_LOGIC;
  signal idelay_ce_r1 : STD_LOGIC;
  signal idelay_inc_int : STD_LOGIC;
  signal idelay_inc_r1 : STD_LOGIC;
  signal idelay_tap_cnt_slice_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mpr_rdlvl_start_r : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[24]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[25]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[33]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[33]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[33]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[33]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_cal1_state_r[33]_i_8\ : STD_LOGIC;
  signal \n_0_cal1_cnt_cpt_r[0]_i_1\ : STD_LOGIC;
  signal n_0_cal1_dlyinc_cpt_r_i_1 : STD_LOGIC;
  signal \n_0_cal1_state_r1[1]_i_3\ : STD_LOGIC;
  signal n_0_cal1_wait_cnt_en_r_i_2 : STD_LOGIC;
  signal n_0_cal1_wait_cnt_en_r_i_3 : STD_LOGIC;
  signal \n_0_cal1_wait_cnt_r[4]_i_1\ : STD_LOGIC;
  signal n_0_cal1_wait_r_i_1 : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[1]_i_10\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[1]_i_12\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[1]_i_13\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[1]_i_14\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[1]_i_15\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[1]_i_16\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[1]_i_17\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[1]_i_5\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[1]_i_7\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[2]_i_10\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[2]_i_11\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[2]_i_12\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[2]_i_9\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[3]_i_10\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[3]_i_5\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[3]_i_9\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[4]_i_10\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[4]_i_13\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[4]_i_14\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[4]_i_15\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[4]_i_16\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[4]_i_5\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[4]_i_6\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_13\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_14\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_15\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_16\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_20\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_21\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_23\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_27\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_28\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_35\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_37\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_38\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_5\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_6\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_9\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r_reg[1]_i_9\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r_reg[5]_i_30\ : STD_LOGIC;
  signal n_0_detect_edge_done_r_i_1 : STD_LOGIC;
  signal n_0_detect_edge_done_r_i_2 : STD_LOGIC;
  signal \n_0_done_cnt[3]_i_2\ : STD_LOGIC;
  signal \n_0_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\ : STD_LOGIC;
  signal \n_0_first_edge_taps_r[5]_i_1\ : STD_LOGIC;
  signal n_0_found_edge_r_i_1 : STD_LOGIC;
  signal n_0_found_edge_r_i_2 : STD_LOGIC;
  signal n_0_found_first_edge_r_i_1 : STD_LOGIC;
  signal n_0_found_second_edge_r_i_1 : STD_LOGIC;
  signal n_0_found_stable_eye_last_r_i_1 : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.idel_pat_data_match_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.pat0_match_fall0_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.pat0_match_fall0_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.pat0_match_fall1_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.pat0_match_fall1_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.pat0_match_rise0_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.pat0_match_rise0_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.pat0_match_rise1_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.pat0_match_rise1_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.pat1_match_fall0_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.pat1_match_fall0_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.pat1_match_fall1_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.pat1_match_fall1_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.pat1_match_rise0_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.pat1_match_rise0_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.pat1_match_rise1_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div2.pat1_match_rise1_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[0].pb_found_edge_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[1].pb_found_edge_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[2].pb_found_edge_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[3].pb_found_edge_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[4].pb_found_edge_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[5].pb_found_edge_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[6].pb_found_edge_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[7].pb_found_edge_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_4\ : STD_LOGIC;
  signal n_0_idel_adj_inc_i_1 : STD_LOGIC;
  signal \n_0_idel_dec_cnt[3]_i_2\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt[4]_i_5\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt[4]_i_6\ : STD_LOGIC;
  signal n_0_idel_pat_detect_valid_r_i_1 : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r[0][0][1]_i_1\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r[0][0][2]_i_1\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r[0][0][3]_i_2\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r[0][0][4]_i_2\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r[0][1][4]_i_2\ : STD_LOGIC;
  signal \n_0_init_calib_complete_reg_rep__2\ : STD_LOGIC;
  signal \n_0_init_calib_complete_reg_rep__4\ : STD_LOGIC;
  signal \n_0_init_calib_complete_reg_rep__5\ : STD_LOGIC;
  signal n_0_mpr_dec_cpt_r_i_1 : STD_LOGIC;
  signal n_0_mux_rd_valid_r_i_1 : STD_LOGIC;
  signal n_0_pi_cnt_dec_i_1 : STD_LOGIC;
  signal n_0_pi_cnt_dec_i_2 : STD_LOGIC;
  signal n_0_pi_stg2_load_timing_i_1 : STD_LOGIC;
  signal \n_0_pi_stg2_reg_l_timing[5]_i_1\ : STD_LOGIC;
  signal n_0_rdlvl_last_byte_done_i_1 : STD_LOGIC;
  signal n_0_rdlvl_rank_done_r_i_1 : STD_LOGIC;
  signal n_0_rdlvl_stg1_done_i_1 : STD_LOGIC;
  signal \n_0_regl_dqs_cnt[1]_i_2\ : STD_LOGIC;
  signal n_0_reset_if_r8_reg_srl8 : STD_LOGIC;
  signal n_0_samp_cnt_done_r_i_2 : STD_LOGIC;
  signal n_0_samp_cnt_done_r_i_3 : STD_LOGIC;
  signal n_0_samp_edge_cnt1_en_r_i_2 : STD_LOGIC;
  signal n_0_samp_edge_cnt1_en_r_i_3 : STD_LOGIC;
  signal \n_0_second_edge_taps_r[5]_i_1\ : STD_LOGIC;
  signal n_0_store_sr_r_i_1 : STD_LOGIC;
  signal \n_0_tap_cnt_cpt_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_wait_cnt_r[1]_i_1\ : STD_LOGIC;
  signal \n_10_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\ : STD_LOGIC;
  signal n_10_u_ddr_phy_rdlvl : STD_LOGIC;
  signal \n_11_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\ : STD_LOGIC;
  signal n_11_u_ddr_phy_init : STD_LOGIC;
  signal n_11_u_ddr_phy_wrcal : STD_LOGIC;
  signal n_125_u_ddr_phy_rdlvl : STD_LOGIC;
  signal \n_12_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\ : STD_LOGIC;
  signal n_132_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_133_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_134_u_ddr_phy_rdlvl : STD_LOGIC;
  signal \n_13_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\ : STD_LOGIC;
  signal n_141_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_156_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_165_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_166_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_167_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_168_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_169_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_16_u_ddr_phy_init : STD_LOGIC;
  signal n_170_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_171_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_172_u_ddr_phy_init : STD_LOGIC;
  signal n_172_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_173_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_199_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_1_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_200_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_205_u_ddr_phy_init : STD_LOGIC;
  signal n_206_u_ddr_phy_init : STD_LOGIC;
  signal n_207_u_ddr_phy_init : STD_LOGIC;
  signal n_219_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_227_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_235_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_243_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_251_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_259_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_25_u_ddr_phy_init : STD_LOGIC;
  signal n_267_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_275_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_282_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_284_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_289_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_290_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_291_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_298_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_299_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_2_ddr_phy_tempmon_0 : STD_LOGIC;
  signal n_2_u_ddr_phy_init : STD_LOGIC;
  signal n_2_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_300_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_301_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_302_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_303_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_304_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_305_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_306_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_307_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_308_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_309_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_315_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_316_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_322_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_323_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_324_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_325_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_326_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_327_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_328_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_329_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_330_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_331_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_332_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_333_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_334_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_335_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_336_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_337_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_338_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_339_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_340_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_341_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_342_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_343_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_344_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_345_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_346_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_347_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_348_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_349_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_351_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_352_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_353_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_354_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_355_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_356_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_357_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_358_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_359_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_361_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_363_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_365_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_367_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_369_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_370_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_372_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_373_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_374_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_375_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_376_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_384_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_385_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_386_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_387_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_388_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_389_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_390_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_391_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_392_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_394_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_395_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_396_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_397_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_398_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_399_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_3_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_400_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_415_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_428_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_429_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_430_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_431_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_450_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_451_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_452_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_455_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_457_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_458_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_459_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_460_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_461_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_462_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_463_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_464_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_465_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_466_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_467_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_468_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_4_ddr_phy_tempmon_0 : STD_LOGIC;
  signal \n_4_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\ : STD_LOGIC;
  signal n_4_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_4_u_ddr_phy_wrcal : STD_LOGIC;
  signal n_59_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_60_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_61_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_64_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_65_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_66_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_67_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_6_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_6_u_ddr_phy_wrcal : STD_LOGIC;
  signal n_71_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_73_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_76_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_77_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_78_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_79_u_ddr_phy_rdlvl : STD_LOGIC;
  signal \n_7_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\ : STD_LOGIC;
  signal n_7_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_82_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_83_u_ddr_phy_rdlvl : STD_LOGIC;
  signal \n_8_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\ : STD_LOGIC;
  signal \n_9_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\ : STD_LOGIC;
  signal n_9_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_9_u_ddr_phy_wrcal : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in100_in : STD_LOGIC;
  signal p_0_in103_in : STD_LOGIC;
  signal p_0_in106_in : STD_LOGIC;
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in139_in : STD_LOGIC;
  signal p_0_in13_in : STD_LOGIC;
  signal p_0_in151_in : STD_LOGIC;
  signal p_0_in164_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in177_in : STD_LOGIC;
  signal p_0_in190_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in203_in : STD_LOGIC;
  signal p_0_in216_in : STD_LOGIC;
  signal p_0_in229_in : STD_LOGIC;
  signal p_0_in242_in : STD_LOGIC;
  signal p_0_in255_in : STD_LOGIC;
  signal p_0_in268_in : STD_LOGIC;
  signal p_0_in281_in : STD_LOGIC;
  signal p_0_in294_in : STD_LOGIC;
  signal p_0_in307_in : STD_LOGIC;
  signal p_0_in359_in : STD_LOGIC;
  signal p_0_in368_in : STD_LOGIC;
  signal p_0_in38_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_0_in91_in : STD_LOGIC;
  signal p_0_in94_in : STD_LOGIC;
  signal p_0_in97_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_142_out : STD_LOGIC;
  signal p_155_out : STD_LOGIC;
  signal p_168_out : STD_LOGIC;
  signal p_181_out : STD_LOGIC;
  signal p_194_out : STD_LOGIC;
  signal p_1_in11_in : STD_LOGIC;
  signal p_1_in141_in : STD_LOGIC;
  signal p_1_in14_in : STD_LOGIC;
  signal p_1_in154_in : STD_LOGIC;
  signal p_1_in167_in : STD_LOGIC;
  signal p_1_in17_in : STD_LOGIC;
  signal p_1_in180_in : STD_LOGIC;
  signal p_1_in193_in : STD_LOGIC;
  signal p_1_in206_in : STD_LOGIC;
  signal p_1_in219_in : STD_LOGIC;
  signal p_1_in232_in : STD_LOGIC;
  signal p_1_in245_in : STD_LOGIC;
  signal p_1_in258_in : STD_LOGIC;
  signal p_1_in25_in : STD_LOGIC;
  signal p_1_in271_in : STD_LOGIC;
  signal p_1_in284_in : STD_LOGIC;
  signal p_1_in297_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in310_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_1_in8_in : STD_LOGIC;
  signal p_207_out : STD_LOGIC;
  signal p_220_out : STD_LOGIC;
  signal p_233_out : STD_LOGIC;
  signal p_246_out : STD_LOGIC;
  signal p_259_out : STD_LOGIC;
  signal p_272_out : STD_LOGIC;
  signal p_285_out : STD_LOGIC;
  signal p_298_out : STD_LOGIC;
  signal p_2_in152_in : STD_LOGIC;
  signal p_2_in165_in : STD_LOGIC;
  signal p_2_in178_in : STD_LOGIC;
  signal p_2_in191_in : STD_LOGIC;
  signal p_2_in204_in : STD_LOGIC;
  signal p_2_in217_in : STD_LOGIC;
  signal p_2_in230_in : STD_LOGIC;
  signal p_2_in243_in : STD_LOGIC;
  signal p_2_in256_in : STD_LOGIC;
  signal p_2_in269_in : STD_LOGIC;
  signal p_2_in282_in : STD_LOGIC;
  signal p_2_in295_in : STD_LOGIC;
  signal p_2_in308_in : STD_LOGIC;
  signal p_2_in40_in : STD_LOGIC;
  signal p_311_out : STD_LOGIC;
  signal p_324_out : STD_LOGIC;
  signal p_337_out : STD_LOGIC;
  signal p_3_in140_in : STD_LOGIC;
  signal p_3_in153_in : STD_LOGIC;
  signal p_3_in166_in : STD_LOGIC;
  signal p_3_in179_in : STD_LOGIC;
  signal p_3_in192_in : STD_LOGIC;
  signal p_3_in205_in : STD_LOGIC;
  signal p_3_in218_in : STD_LOGIC;
  signal p_3_in231_in : STD_LOGIC;
  signal p_3_in244_in : STD_LOGIC;
  signal p_3_in257_in : STD_LOGIC;
  signal p_3_in270_in : STD_LOGIC;
  signal p_3_in283_in : STD_LOGIC;
  signal p_3_in296_in : STD_LOGIC;
  signal p_3_in309_in : STD_LOGIC;
  signal p_41_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal pat0_data_match_r0 : STD_LOGIC;
  signal pat0_match_fall0_and_r : STD_LOGIC;
  signal pat0_match_fall0_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat0_match_fall1_and_r : STD_LOGIC;
  signal pat0_match_fall1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat0_match_rise0_and_r : STD_LOGIC;
  signal pat0_match_rise0_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat0_match_rise1_and_r : STD_LOGIC;
  signal pat0_match_rise1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat1_data_match_r0 : STD_LOGIC;
  signal pat1_match_fall0_and_r : STD_LOGIC;
  signal pat1_match_fall0_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat1_match_fall1_and_r : STD_LOGIC;
  signal pat1_match_fall1_r : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal pat1_match_rise0_and_r : STD_LOGIC;
  signal pat1_match_rise0_r : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal pat1_match_rise1_and_r : STD_LOGIC;
  signal pat1_match_rise1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pb_detect_edge_done_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pb_found_stable_eye_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pb_found_stable_eye_r55_out : STD_LOGIC;
  signal pb_found_stable_eye_r59_out : STD_LOGIC;
  signal pb_found_stable_eye_r63_out : STD_LOGIC;
  signal pb_found_stable_eye_r67_out : STD_LOGIC;
  signal pb_found_stable_eye_r71_out : STD_LOGIC;
  signal pb_found_stable_eye_r75_out : STD_LOGIC;
  signal pb_found_stable_eye_r79_out : STD_LOGIC;
  signal phy_if_reset : STD_LOGIC;
  signal pi_calib_done : STD_LOGIC;
  signal pi_dqs_found_done_r1 : STD_LOGIC;
  signal pi_dqs_found_rank_done : STD_LOGIC;
  signal \^pi_fine_dly_dec_done\ : STD_LOGIC;
  signal pi_stg2_load_timing0 : STD_LOGIC;
  signal pi_stg2_rdlvl_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^po_ck_addr_cmd_delay_done\ : STD_LOGIC;
  signal prech_done : STD_LOGIC;
  signal prech_req : STD_LOGIC;
  signal rdlvl_last_byte_done : STD_LOGIC;
  signal rdlvl_prech_req : STD_LOGIC;
  signal \^rdlvl_stg1_done_r1\ : STD_LOGIC;
  signal rdlvl_stg1_rank_done : STD_LOGIC;
  signal rdlvl_stg1_start_r : STD_LOGIC;
  signal \^reset_if\ : STD_LOGIC;
  signal reset_if_r9 : STD_LOGIC;
  signal right_edge_taps_r : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal samp_edge_cnt0_r_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal samp_edge_cnt1_en_r0 : STD_LOGIC;
  signal samp_edge_cnt1_r_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sr_valid_r112_out : STD_LOGIC;
  signal sr_valid_r2 : STD_LOGIC;
  signal stg1_wr_done : STD_LOGIC;
  signal tap_limit_cpt_r : STD_LOGIC;
  signal tempmon_pi_f_en_r : STD_LOGIC;
  signal \^tempmon_pi_f_inc\ : STD_LOGIC;
  signal tempmon_pi_f_inc_r : STD_LOGIC;
  signal \wait_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrcal_pat_cnt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wrcal_prech_req : STD_LOGIC;
  signal wrcal_rd_wait : STD_LOGIC;
  signal wrlvl_byte_redo : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_cal1_state_r[25]_i_2\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of app_zq_r_i_1 : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of cal1_wait_cnt_en_r_i_3 : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \first_edge_taps_r[5]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \grant_r[0]_i_2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \idel_dec_cnt[3]_i_2\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \idel_dec_cnt[4]_i_5\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of idel_pat_detect_valid_r_i_1 : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_r[0][0][1]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_r[0][0][3]_i_2\ : label is "soft_lutpair311";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of init_calib_complete_reg : label is "init_calib_complete_reg";
  attribute ORIG_CELL_NAME of init_calib_complete_reg_rep : label is "init_calib_complete_reg";
  attribute ORIG_CELL_NAME of \init_calib_complete_reg_rep__0\ : label is "init_calib_complete_reg";
  attribute ORIG_CELL_NAME of \init_calib_complete_reg_rep__1\ : label is "init_calib_complete_reg";
  attribute ORIG_CELL_NAME of \init_calib_complete_reg_rep__2\ : label is "init_calib_complete_reg";
  attribute ORIG_CELL_NAME of \init_calib_complete_reg_rep__3\ : label is "init_calib_complete_reg";
  attribute ORIG_CELL_NAME of \init_calib_complete_reg_rep__4\ : label is "init_calib_complete_reg";
  attribute ORIG_CELL_NAME of \init_calib_complete_reg_rep__5\ : label is "init_calib_complete_reg";
  attribute ORIG_CELL_NAME of \init_calib_complete_reg_rep__6\ : label is "init_calib_complete_reg";
  attribute SOFT_HLUTNM of \input_[0].iserdes_dq_.idelay_dq.idelaye2_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \input_[1].iserdes_dq_.idelay_dq.idelaye2_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \out_fifo_i_30__0\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \out_fifo_i_31__0\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \out_fifo_i_32__0\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \out_fifo_i_33__0\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \out_fifo_i_38__0\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \out_fifo_i_39__0\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_2\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_2__0\ : label is "soft_lutpair318";
  attribute srl_name : string;
  attribute srl_name of reset_if_r8_reg_srl8 : label is "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r8_reg_srl8 ";
begin
  O20 <= \^o20\;
  O21(0) <= \^o21\(0);
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O50 <= \^o50\;
  O51 <= \^o51\;
  O52 <= \^o52\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  O9 <= \^o9\;
  calib_complete <= \^calib_complete\;
  calib_in_common <= \^calib_in_common\;
  calib_sel(0) <= \^calib_sel\(0);
  dqs_po_dec_done <= \^dqs_po_dec_done\;
  \out\(0) <= \^out\(0);
  pi_fine_dly_dec_done <= \^pi_fine_dly_dec_done\;
  po_ck_addr_cmd_delay_done <= \^po_ck_addr_cmd_delay_done\;
  rdlvl_stg1_done_r1 <= \^rdlvl_stg1_done_r1\;
  reset_if <= \^reset_if\;
  tempmon_pi_f_inc <= \^tempmon_pi_f_inc\;
\FSM_onehot_cal1_state_r[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFEA"
    )
    port map (
      I0 => n_355_u_ddr_phy_rdlvl,
      I1 => n_352_u_ddr_phy_rdlvl,
      I2 => n_6_u_ddr_phy_rdlvl,
      I3 => n_353_u_ddr_phy_rdlvl,
      I4 => n_354_u_ddr_phy_rdlvl,
      O => \n_0_FSM_onehot_cal1_state_r[24]_i_4\
    );
\FSM_onehot_cal1_state_r[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => n_78_u_ddr_phy_rdlvl,
      I1 => \^out\(0),
      I2 => n_83_u_ddr_phy_rdlvl,
      I3 => n_82_u_ddr_phy_rdlvl,
      I4 => n_71_u_ddr_phy_rdlvl,
      O => \n_0_FSM_onehot_cal1_state_r[25]_i_2\
    );
\FSM_onehot_cal1_state_r[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_cal1_state_r[33]_i_3\,
      I1 => p_0_in38_in,
      I2 => p_41_in,
      I3 => detect_edge_done_r,
      I4 => \n_0_FSM_onehot_cal1_state_r[33]_i_4\,
      I5 => \n_0_FSM_onehot_cal1_state_r[33]_i_5\,
      O => \n_0_FSM_onehot_cal1_state_r[33]_i_1\
    );
\FSM_onehot_cal1_state_r[33]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => cal1_dq_idel_inc,
      I1 => n_67_u_ddr_phy_rdlvl,
      I2 => p_0_in359_in,
      I3 => n_65_u_ddr_phy_rdlvl,
      I4 => \n_0_FSM_onehot_cal1_state_r[33]_i_8\,
      O => \n_0_FSM_onehot_cal1_state_r[33]_i_3\
    );
\FSM_onehot_cal1_state_r[33]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F20000"
    )
    port map (
      I0 => \^o4\,
      I1 => rdlvl_stg1_start_r,
      I2 => n_207_u_ddr_phy_init,
      I3 => mpr_rdlvl_start_r,
      I4 => n_83_u_ddr_phy_rdlvl,
      O => \n_0_FSM_onehot_cal1_state_r[33]_i_4\
    );
\FSM_onehot_cal1_state_r[33]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFF0000FDFD"
    )
    port map (
      I0 => \n_0_cal1_state_r1[1]_i_3\,
      I1 => n_341_u_ddr_phy_rdlvl,
      I2 => n_60_u_ddr_phy_rdlvl,
      I3 => I41,
      I4 => cal1_wait_r,
      I5 => \^out\(0),
      O => \n_0_FSM_onehot_cal1_state_r[33]_i_5\
    );
\FSM_onehot_cal1_state_r[33]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
    port map (
      I0 => prech_done,
      I1 => n_61_u_ddr_phy_rdlvl,
      I2 => p_0_in368_in,
      I3 => n_64_u_ddr_phy_rdlvl,
      I4 => n_79_u_ddr_phy_rdlvl,
      O => \n_0_FSM_onehot_cal1_state_r[33]_i_8\
    );
app_zq_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o5\,
      I1 => app_zq_req,
      O => app_zq_ns
    );
\cal1_cnt_cpt_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E1E1E5E50505050"
    )
    port map (
      I0 => p_0_in359_in,
      I1 => prech_done,
      I2 => n_6_u_ddr_phy_rdlvl,
      I3 => n_395_u_ddr_phy_rdlvl,
      I4 => n_394_u_ddr_phy_rdlvl,
      I5 => n_61_u_ddr_phy_rdlvl,
      O => \n_0_cal1_cnt_cpt_r[0]_i_1\
    );
cal1_dlyinc_cpt_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_64_u_ddr_phy_rdlvl,
      I1 => tap_limit_cpt_r,
      O => n_0_cal1_dlyinc_cpt_r_i_1
    );
\cal1_state_r1[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => n_78_u_ddr_phy_rdlvl,
      I1 => p_8_in,
      I2 => n_71_u_ddr_phy_rdlvl,
      O => \n_0_cal1_state_r1[1]_i_3\
    );
cal1_wait_cnt_en_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      I0 => n_0_cal1_wait_cnt_en_r_i_2,
      I1 => n_76_u_ddr_phy_rdlvl,
      I2 => n_0_cal1_wait_cnt_en_r_i_3,
      I3 => p_6_in,
      I4 => n_73_u_ddr_phy_rdlvl,
      I5 => n_359_u_ddr_phy_rdlvl,
      O => cal1_wait_cnt_en_r0
    );
cal1_wait_cnt_en_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => n_60_u_ddr_phy_rdlvl,
      I1 => p_8_in,
      I2 => n_66_u_ddr_phy_rdlvl,
      I3 => \^out\(0),
      I4 => p_9_in,
      I5 => p_11_in,
      O => n_0_cal1_wait_cnt_en_r_i_2
    );
cal1_wait_cnt_en_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => n_82_u_ddr_phy_rdlvl,
      I1 => n_71_u_ddr_phy_rdlvl,
      O => n_0_cal1_wait_cnt_en_r_i_3
    );
\cal1_wait_cnt_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000200FFFFFFFF"
    )
    port map (
      I0 => \cal1_wait_cnt_r_reg__0\(4),
      I1 => \cal1_wait_cnt_r_reg__0\(3),
      I2 => \cal1_wait_cnt_r_reg__0\(2),
      I3 => \cal1_wait_cnt_r_reg__0\(0),
      I4 => \cal1_wait_cnt_r_reg__0\(1),
      I5 => cal1_wait_cnt_en_r,
      O => \n_0_cal1_wait_cnt_r[4]_i_1\
    );
cal1_wait_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
    port map (
      I0 => \cal1_wait_cnt_r_reg__0\(4),
      I1 => \cal1_wait_cnt_r_reg__0\(3),
      I2 => \cal1_wait_cnt_r_reg__0\(2),
      I3 => \cal1_wait_cnt_r_reg__0\(0),
      I4 => \cal1_wait_cnt_r_reg__0\(1),
      I5 => cal1_wait_cnt_en_r,
      O => n_0_cal1_wait_r_i_1
    );
\calib_sel_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I2,
      Q => \^calib_sel\(0),
      R => '0'
    );
\calib_zero_ctrl_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I4,
      Q => calib_zero_ctrl,
      R => '0'
    );
\calib_zero_inputs_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => n_4_ddr_phy_tempmon_0,
      Q => calib_zero_inputs,
      S => SS(0)
    );
\cnt_idel_dec_cpt_r[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => right_edge_taps_r(1),
      I1 => n_340_u_ddr_phy_rdlvl,
      I2 => n_339_u_ddr_phy_rdlvl,
      I3 => n_338_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[1]_i_10\
    );
\cnt_idel_dec_cpt_r[1]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => n_465_u_ddr_phy_rdlvl,
      I1 => n_459_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[1]_i_12\
    );
\cnt_idel_dec_cpt_r[1]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => n_466_u_ddr_phy_rdlvl,
      I1 => n_460_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[1]_i_13\
    );
\cnt_idel_dec_cpt_r[1]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => n_467_u_ddr_phy_rdlvl,
      I1 => n_461_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[1]_i_14\
    );
\cnt_idel_dec_cpt_r[1]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => n_468_u_ddr_phy_rdlvl,
      I1 => n_462_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[1]_i_15\
    );
\cnt_idel_dec_cpt_r[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F22222220222222"
    )
    port map (
      I0 => n_315_u_ddr_phy_rdlvl,
      I1 => n_290_u_ddr_phy_rdlvl,
      I2 => n_340_u_ddr_phy_rdlvl,
      I3 => n_344_u_ddr_phy_rdlvl,
      I4 => \n_0_cal1_state_r1[1]_i_3\,
      I5 => n_327_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[1]_i_16\
    );
\cnt_idel_dec_cpt_r[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEEEE0EEEEEE"
    )
    port map (
      I0 => n_290_u_ddr_phy_rdlvl,
      I1 => n_315_u_ddr_phy_rdlvl,
      I2 => n_340_u_ddr_phy_rdlvl,
      I3 => n_344_u_ddr_phy_rdlvl,
      I4 => \n_0_cal1_state_r1[1]_i_3\,
      I5 => n_327_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[1]_i_17\
    );
\cnt_idel_dec_cpt_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101100001011000"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[1]_i_10\,
      I1 => n_333_u_ddr_phy_rdlvl,
      I2 => n_334_u_ddr_phy_rdlvl,
      I3 => n_306_u_ddr_phy_rdlvl,
      I4 => n_316_u_ddr_phy_rdlvl,
      I5 => n_290_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[1]_i_5\
    );
\cnt_idel_dec_cpt_r[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => n_431_u_ddr_phy_rdlvl,
      I1 => p_0_in359_in,
      I2 => n_332_u_ddr_phy_rdlvl,
      I3 => n_290_u_ddr_phy_rdlvl,
      I4 => n_330_u_ddr_phy_rdlvl,
      I5 => n_331_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[1]_i_7\
    );
\cnt_idel_dec_cpt_r[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => right_edge_taps_r(2),
      I1 => n_460_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[2]_i_10\
    );
\cnt_idel_dec_cpt_r[2]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => right_edge_taps_r(1),
      I1 => n_461_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[2]_i_11\
    );
\cnt_idel_dec_cpt_r[2]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => n_315_u_ddr_phy_rdlvl,
      I1 => n_462_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[2]_i_12\
    );
\cnt_idel_dec_cpt_r[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => right_edge_taps_r(3),
      I1 => n_459_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[2]_i_9\
    );
\cnt_idel_dec_cpt_r[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => n_464_u_ddr_phy_rdlvl,
      I1 => n_458_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[3]_i_10\
    );
\cnt_idel_dec_cpt_r[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111DD1DDEEE22E22"
    )
    port map (
      I0 => n_324_u_ddr_phy_rdlvl,
      I1 => n_316_u_ddr_phy_rdlvl,
      I2 => n_290_u_ddr_phy_rdlvl,
      I3 => right_edge_taps_r(3),
      I4 => data1(3),
      I5 => \n_0_cnt_idel_dec_cpt_r[5]_i_21\,
      O => \n_0_cnt_idel_dec_cpt_r[3]_i_5\
    );
\cnt_idel_dec_cpt_r[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => n_463_u_ddr_phy_rdlvl,
      I1 => n_457_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[3]_i_9\
    );
\cnt_idel_dec_cpt_r[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5202A202ADFD5"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[5]_i_21\,
      I1 => \n_0_cnt_idel_dec_cpt_r[4]_i_15\,
      I2 => data1(3),
      I3 => \n_0_cnt_idel_dec_cpt_r[4]_i_16\,
      I4 => \n_0_cnt_idel_dec_cpt_r[5]_i_20\,
      I5 => n_343_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[4]_i_10\
    );
\cnt_idel_dec_cpt_r[4]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => right_edge_taps_r(5),
      I1 => n_457_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[4]_i_13\
    );
\cnt_idel_dec_cpt_r[4]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => right_edge_taps_r(4),
      I1 => n_458_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[4]_i_14\
    );
\cnt_idel_dec_cpt_r[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEEEE0EEEEEE"
    )
    port map (
      I0 => n_290_u_ddr_phy_rdlvl,
      I1 => right_edge_taps_r(3),
      I2 => n_340_u_ddr_phy_rdlvl,
      I3 => n_344_u_ddr_phy_rdlvl,
      I4 => \n_0_cal1_state_r1[1]_i_3\,
      I5 => n_324_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[4]_i_15\
    );
\cnt_idel_dec_cpt_r[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F22222220222222"
    )
    port map (
      I0 => right_edge_taps_r(3),
      I1 => n_290_u_ddr_phy_rdlvl,
      I2 => n_340_u_ddr_phy_rdlvl,
      I3 => n_344_u_ddr_phy_rdlvl,
      I4 => \n_0_cal1_state_r1[1]_i_3\,
      I5 => n_324_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[4]_i_16\
    );
\cnt_idel_dec_cpt_r[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"405454D5BFABAB2A"
    )
    port map (
      I0 => n_328_u_ddr_phy_rdlvl,
      I1 => n_309_u_ddr_phy_rdlvl,
      I2 => n_307_u_ddr_phy_rdlvl,
      I3 => \n_0_cnt_idel_dec_cpt_r[5]_i_23\,
      I4 => n_308_u_ddr_phy_rdlvl,
      I5 => \n_0_cnt_idel_dec_cpt_r[4]_i_10\,
      O => \n_0_cnt_idel_dec_cpt_r[4]_i_5\
    );
\cnt_idel_dec_cpt_r[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => n_316_u_ddr_phy_rdlvl,
      I1 => n_334_u_ddr_phy_rdlvl,
      I2 => n_304_u_ddr_phy_rdlvl,
      I3 => n_290_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[4]_i_6\
    );
\cnt_idel_dec_cpt_r[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000111DDD1D"
    )
    port map (
      I0 => n_323_u_ddr_phy_rdlvl,
      I1 => n_316_u_ddr_phy_rdlvl,
      I2 => right_edge_taps_r(4),
      I3 => n_290_u_ddr_phy_rdlvl,
      I4 => data1(4),
      I5 => \n_0_cnt_idel_dec_cpt_r[5]_i_20\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_13\
    );
\cnt_idel_dec_cpt_r[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111DDD1DEEE222E2"
    )
    port map (
      I0 => n_322_u_ddr_phy_rdlvl,
      I1 => n_316_u_ddr_phy_rdlvl,
      I2 => right_edge_taps_r(5),
      I3 => n_290_u_ddr_phy_rdlvl,
      I4 => data1(5),
      I5 => n_329_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_14\
    );
\cnt_idel_dec_cpt_r[5]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FEFC"
    )
    port map (
      I0 => n_430_u_ddr_phy_rdlvl,
      I1 => n_335_u_ddr_phy_rdlvl,
      I2 => \n_0_cnt_idel_dec_cpt_r[5]_i_27\,
      I3 => n_429_u_ddr_phy_rdlvl,
      I4 => n_308_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_15\
    );
\cnt_idel_dec_cpt_r[5]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => data1(3),
      I1 => right_edge_taps_r(3),
      I2 => n_290_u_ddr_phy_rdlvl,
      I3 => n_316_u_ddr_phy_rdlvl,
      I4 => n_324_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_16\
    );
\cnt_idel_dec_cpt_r[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => n_428_u_ddr_phy_rdlvl,
      I1 => p_0_in359_in,
      I2 => n_332_u_ddr_phy_rdlvl,
      I3 => n_290_u_ddr_phy_rdlvl,
      I4 => n_330_u_ddr_phy_rdlvl,
      I5 => n_331_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_20\
    );
\cnt_idel_dec_cpt_r[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => n_429_u_ddr_phy_rdlvl,
      I1 => p_0_in359_in,
      I2 => n_332_u_ddr_phy_rdlvl,
      I3 => n_290_u_ddr_phy_rdlvl,
      I4 => n_330_u_ddr_phy_rdlvl,
      I5 => n_331_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_21\
    );
\cnt_idel_dec_cpt_r[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => n_430_u_ddr_phy_rdlvl,
      I1 => p_0_in359_in,
      I2 => n_332_u_ddr_phy_rdlvl,
      I3 => n_290_u_ddr_phy_rdlvl,
      I4 => n_330_u_ddr_phy_rdlvl,
      I5 => n_331_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_23\
    );
\cnt_idel_dec_cpt_r[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => n_331_u_ddr_phy_rdlvl,
      I1 => n_59_u_ddr_phy_rdlvl,
      I2 => n_61_u_ddr_phy_rdlvl,
      I3 => p_9_in,
      I4 => n_79_u_ddr_phy_rdlvl,
      I5 => \n_0_cnt_idel_dec_cpt_r[5]_i_35\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_27\
    );
\cnt_idel_dec_cpt_r[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => n_326_u_ddr_phy_rdlvl,
      I1 => n_340_u_ddr_phy_rdlvl,
      I2 => n_78_u_ddr_phy_rdlvl,
      I3 => p_8_in,
      I4 => n_71_u_ddr_phy_rdlvl,
      I5 => n_344_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_28\
    );
\cnt_idel_dec_cpt_r[5]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => p_11_in,
      I1 => cal1_dq_idel_inc,
      I2 => n_67_u_ddr_phy_rdlvl,
      I3 => n_66_u_ddr_phy_rdlvl,
      I4 => n_290_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_35\
    );
\cnt_idel_dec_cpt_r[5]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202222222F222222"
    )
    port map (
      I0 => right_edge_taps_r(1),
      I1 => n_290_u_ddr_phy_rdlvl,
      I2 => n_340_u_ddr_phy_rdlvl,
      I3 => n_344_u_ddr_phy_rdlvl,
      I4 => \n_0_cal1_state_r1[1]_i_3\,
      I5 => n_326_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_37\
    );
\cnt_idel_dec_cpt_r[5]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEEEEEEFEEEEEE"
    )
    port map (
      I0 => n_290_u_ddr_phy_rdlvl,
      I1 => right_edge_taps_r(1),
      I2 => n_340_u_ddr_phy_rdlvl,
      I3 => n_344_u_ddr_phy_rdlvl,
      I4 => \n_0_cal1_state_r1[1]_i_3\,
      I5 => n_326_u_ddr_phy_rdlvl,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_38\
    );
\cnt_idel_dec_cpt_r[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888BBB8BBB8B88"
    )
    port map (
      I0 => n_337_u_ddr_phy_rdlvl,
      I1 => n_305_u_ddr_phy_rdlvl,
      I2 => right_edge_taps_r(5),
      I3 => n_336_u_ddr_phy_rdlvl,
      I4 => \n_0_cnt_idel_dec_cpt_r[5]_i_13\,
      I5 => \n_0_cnt_idel_dec_cpt_r[5]_i_14\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_5\
    );
\cnt_idel_dec_cpt_r[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF00000000DFFF"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[5]_i_15\,
      I1 => \n_0_cnt_idel_dec_cpt_r[5]_i_16\,
      I2 => n_309_u_ddr_phy_rdlvl,
      I3 => n_307_u_ddr_phy_rdlvl,
      I4 => n_343_u_ddr_phy_rdlvl,
      I5 => \n_0_cnt_idel_dec_cpt_r[5]_i_20\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_6\
    );
\cnt_idel_dec_cpt_r[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBB8B888B888BBB"
    )
    port map (
      I0 => n_337_u_ddr_phy_rdlvl,
      I1 => n_305_u_ddr_phy_rdlvl,
      I2 => right_edge_taps_r(5),
      I3 => n_336_u_ddr_phy_rdlvl,
      I4 => \n_0_cnt_idel_dec_cpt_r[5]_i_13\,
      I5 => \n_0_cnt_idel_dec_cpt_r[5]_i_14\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_9\
    );
\cnt_idel_dec_cpt_r_reg[1]_i_9\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[1]_i_16\,
      I1 => \n_0_cnt_idel_dec_cpt_r[1]_i_17\,
      O => \n_0_cnt_idel_dec_cpt_r_reg[1]_i_9\,
      S => data1(0)
    );
\cnt_idel_dec_cpt_r_reg[5]_i_30\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[5]_i_37\,
      I1 => \n_0_cnt_idel_dec_cpt_r[5]_i_38\,
      O => \n_0_cnt_idel_dec_cpt_r_reg[5]_i_30\,
      S => data1(1)
    );
ddr_phy_tempmon_0: entity work.mig_7series_0_mig_7series_v2_3_ddr_phy_tempmon
    port map (
      CLK => CLK,
      I1 => \^calib_complete\,
      I103(2 downto 0) => I103(2 downto 0),
      I104(11 downto 0) => I104(11 downto 0),
      I2 => \^o20\,
      I3 => \^o3\,
      I4 => \^po_ck_addr_cmd_delay_done\,
      I42 => I42,
      I8(2 downto 0) => I8(2 downto 0),
      O1 => \^tempmon_pi_f_inc\,
      O2 => tempmon_pi_f_dec,
      O3 => n_2_ddr_phy_tempmon_0,
      O4 => n_4_ddr_phy_tempmon_0,
      calib_sel0 => calib_sel0,
      pi_fine_dly_dec_done => \^pi_fine_dly_dec_done\,
      tempmon_sample_en => tempmon_sample_en
    );
detect_edge_done_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => pb_detect_edge_done_r(1),
      I1 => pb_detect_edge_done_r(0),
      I2 => n_0_detect_edge_done_r_i_2,
      O => n_0_detect_edge_done_r_i_1
    );
detect_edge_done_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => pb_detect_edge_done_r(3),
      I1 => pb_detect_edge_done_r(2),
      I2 => pb_detect_edge_done_r(6),
      I3 => pb_detect_edge_done_r(7),
      I4 => pb_detect_edge_done_r(4),
      I5 => pb_detect_edge_done_r(5),
      O => n_0_detect_edge_done_r_i_2
    );
\done_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAAAAAAAAAAAAA"
    )
    port map (
      I0 => n_351_u_ddr_phy_rdlvl,
      I1 => n_335_u_ddr_phy_rdlvl,
      I2 => n_60_u_ddr_phy_rdlvl,
      I3 => n_450_u_ddr_phy_rdlvl,
      I4 => n_333_u_ddr_phy_rdlvl,
      I5 => n_342_u_ddr_phy_rdlvl,
      O => \n_0_done_cnt[3]_i_2\
    );
\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\: entity work.mig_7series_0_mig_7series_v2_3_ddr_phy_dqs_found_cal_hr
    port map (
      A_pi_rst_dqs_find140_out => A_pi_rst_dqs_find140_out,
      A_po_fine_enable126_out => A_po_fine_enable126_out,
      A_po_fine_inc130_out => A_po_fine_inc130_out,
      CLK => CLK,
      C_pi_rst_dqs_find75_out => C_pi_rst_dqs_find75_out,
      C_po_fine_enable61_out => C_po_fine_enable61_out,
      C_po_fine_inc65_out => C_po_fine_inc65_out,
      D_po_fine_enable87_out => D_po_fine_enable87_out,
      D_po_fine_inc93_out => D_po_fine_inc93_out,
      I1 => n_206_u_ddr_phy_init,
      I2 => n_2_u_ddr_phy_init,
      I3 => \^calib_in_common\,
      I4 => \^calib_sel\(0),
      I5 => \^po_ck_addr_cmd_delay_done\,
      I6 => n_172_u_ddr_phy_init,
      I76 => I76,
      I77 => I77,
      I8(0) => I8(1),
      I98 => I98,
      O1 => rd_data_offset_cal_done,
      O2 => \n_4_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      O3 => \n_7_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      O4 => \n_8_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      O5 => \n_9_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      O50 => \^o50\,
      O55 => O55,
      O57 => O57,
      O59 => O59,
      O6 => \n_10_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      O60 => O60,
      O61 => O61,
      O62 => O62,
      O7 => \n_11_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      O8 => \n_12_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      O9 => \n_13_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      SS(0) => SS(0),
      calib_zero_ctrl => calib_zero_ctrl,
      calib_zero_inputs => calib_zero_inputs,
      detect_pi_found_dqs => detect_pi_found_dqs,
      dqs_found_prech_req => dqs_found_prech_req,
      dqs_po_dec_done => \^dqs_po_dec_done\,
      fine_adj_state_r142_out => fine_adj_state_r142_out,
      fine_adjust_done => fine_adjust_done,
      ififo_rst0 => ififo_rst0,
      ififo_rst0_1 => ififo_rst0_1,
      \out\(0) => \n_0_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      p_1_in25_in => p_1_in25_in,
      phy_if_reset => phy_if_reset,
      pi_calib_done => pi_calib_done,
      pi_dqs_found_done_r1 => pi_dqs_found_done_r1,
      pi_dqs_found_lanes(1 downto 0) => pi_dqs_found_lanes(1 downto 0),
      pi_dqs_found_rank_done => pi_dqs_found_rank_done,
      pi_fine_dly_dec_done => \^pi_fine_dly_dec_done\,
      po_en_s2_f => cmd_po_en_stg2_f,
      prech_done => prech_done
    );
\first_edge_taps_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_61_u_ddr_phy_rdlvl,
      I1 => p_0_in38_in,
      O => \n_0_first_edge_taps_r[5]_i_1\
    );
found_edge_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => n_171_u_ddr_phy_rdlvl,
      I1 => n_172_u_ddr_phy_rdlvl,
      I2 => n_0_found_edge_r_i_2,
      O => n_0_found_edge_r_i_1
    );
found_edge_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => n_169_u_ddr_phy_rdlvl,
      I1 => n_170_u_ddr_phy_rdlvl,
      I2 => n_166_u_ddr_phy_rdlvl,
      I3 => n_165_u_ddr_phy_rdlvl,
      I4 => n_168_u_ddr_phy_rdlvl,
      I5 => n_167_u_ddr_phy_rdlvl,
      O => n_0_found_edge_r_i_2
    );
found_first_edge_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD555588C80000"
    )
    port map (
      I0 => n_61_u_ddr_phy_rdlvl,
      I1 => n_7_u_ddr_phy_rdlvl,
      I2 => detect_edge_done_r,
      I3 => tap_limit_cpt_r,
      I4 => p_0_in38_in,
      I5 => n_173_u_ddr_phy_rdlvl,
      O => n_0_found_first_edge_r_i_1
    );
found_second_edge_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D55555C0800000"
    )
    port map (
      I0 => n_61_u_ddr_phy_rdlvl,
      I1 => found_stable_eye_last_r,
      I2 => n_173_u_ddr_phy_rdlvl,
      I3 => n_392_u_ddr_phy_rdlvl,
      I4 => p_0_in38_in,
      I5 => n_290_u_ddr_phy_rdlvl,
      O => n_0_found_second_edge_r_i_1
    );
found_stable_eye_last_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_4_u_ddr_phy_rdlvl,
      I1 => detect_edge_done_r,
      I2 => found_stable_eye_last_r,
      O => n_0_found_stable_eye_last_r_i_1
    );
\gen_byte_sel_div2.byte_sel_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_11_u_ddr_phy_wrcal,
      Q => \^o52\,
      R => '0'
    );
\gen_byte_sel_div2.byte_sel_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_9_u_ddr_phy_wrcal,
      Q => \^o51\,
      R => '0'
    );
\gen_byte_sel_div2.calib_in_common_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I3,
      Q => \^calib_in_common\,
      R => '0'
    );
\gen_pat_match_div2.idel_pat0_data_match_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => idel_pat0_match_rise0_and_r,
      I1 => idel_pat0_match_fall0_and_r,
      I2 => idel_pat0_match_fall1_and_r,
      I3 => idel_pat0_match_rise1_and_r,
      O => idel_pat0_data_match_r0
    );
\gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => idel_pat0_match_fall0_r(7),
      I1 => idel_pat0_match_fall0_r(5),
      I2 => \n_0_gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2\,
      O => \n_0_gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1\
    );
\gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => idel_pat0_match_fall0_r(1),
      I1 => idel_pat0_match_fall0_r(6),
      I2 => idel_pat0_match_fall0_r(4),
      I3 => idel_pat0_match_fall0_r(0),
      I4 => idel_pat0_match_fall0_r(2),
      I5 => idel_pat0_match_fall0_r(3),
      O => \n_0_gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2\
    );
\gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => idel_pat0_match_fall1_r(5),
      I1 => idel_pat0_match_fall1_r(4),
      I2 => \n_0_gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2\,
      O => \n_0_gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1\
    );
\gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => idel_pat0_match_fall1_r(0),
      I1 => idel_pat0_match_fall1_r(7),
      I2 => idel_pat0_match_fall1_r(6),
      I3 => idel_pat0_match_fall1_r(2),
      I4 => idel_pat0_match_fall1_r(1),
      I5 => idel_pat0_match_fall1_r(3),
      O => \n_0_gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2\
    );
\gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => pat1_match_rise0_r(5),
      I1 => idel_pat0_match_rise0_r(4),
      I2 => \n_0_gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2\,
      O => \n_0_gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1\
    );
\gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => idel_pat0_match_rise0_r(0),
      I1 => idel_pat0_match_rise0_r(6),
      I2 => idel_pat0_match_rise0_r(7),
      I3 => idel_pat0_match_rise0_r(3),
      I4 => pat1_match_rise0_r(1),
      I5 => idel_pat0_match_rise0_r(2),
      O => \n_0_gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2\
    );
\gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => idel_pat0_match_rise1_r(7),
      I1 => idel_pat0_match_rise1_r(4),
      I2 => \n_0_gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2\,
      O => \n_0_gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1\
    );
\gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => idel_pat0_match_rise1_r(0),
      I1 => idel_pat0_match_rise1_r(6),
      I2 => idel_pat0_match_rise1_r(5),
      I3 => idel_pat0_match_rise1_r(1),
      I4 => idel_pat0_match_rise1_r(2),
      I5 => idel_pat0_match_rise1_r(3),
      O => \n_0_gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2\
    );
\gen_pat_match_div2.idel_pat1_data_match_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => idel_pat1_match_rise0_and_r,
      I1 => idel_pat1_match_fall1_and_r,
      I2 => idel_pat1_match_rise1_and_r,
      I3 => idel_pat1_match_fall0_and_r,
      O => idel_pat1_data_match_r0
    );
\gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => idel_pat1_match_fall0_r(5),
      I1 => idel_pat0_match_fall0_r(4),
      I2 => \n_0_gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2\,
      O => \n_0_gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1\
    );
\gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => idel_pat1_match_fall0_r(6),
      I1 => idel_pat1_match_fall0_r(7),
      I2 => idel_pat1_match_fall0_r(2),
      I3 => idel_pat1_match_fall0_r(3),
      I4 => idel_pat0_match_fall0_r(0),
      I5 => idel_pat1_match_fall0_r(1),
      O => \n_0_gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2\
    );
\gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => idel_pat1_match_fall1_r(5),
      I1 => idel_pat1_match_fall1_r(4),
      I2 => \n_0_gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2\,
      O => \n_0_gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1\
    );
\gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => idel_pat0_match_fall1_r(6),
      I1 => idel_pat1_match_fall1_r(7),
      I2 => idel_pat0_match_fall1_r(2),
      I3 => idel_pat1_match_fall1_r(3),
      I4 => idel_pat1_match_fall1_r(0),
      I5 => idel_pat1_match_fall1_r(1),
      O => \n_0_gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2\
    );
\gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => idel_pat1_match_rise0_r(5),
      I1 => idel_pat1_match_rise0_r(4),
      I2 => \n_0_gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2\,
      O => \n_0_gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1\
    );
\gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => idel_pat1_match_rise0_r(6),
      I1 => idel_pat0_match_rise0_r(7),
      I2 => idel_pat1_match_rise0_r(2),
      I3 => idel_pat0_match_rise0_r(3),
      I4 => idel_pat1_match_rise0_r(0),
      I5 => idel_pat1_match_rise0_r(1),
      O => \n_0_gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2\
    );
\gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => idel_pat0_match_rise1_r(5),
      I1 => idel_pat1_match_rise1_r(4),
      I2 => \n_0_gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2\,
      O => \n_0_gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1\
    );
\gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => idel_pat1_match_rise1_r(6),
      I1 => idel_pat1_match_rise1_r(7),
      I2 => idel_pat1_match_rise1_r(2),
      I3 => idel_pat1_match_rise1_r(3),
      I4 => idel_pat1_match_rise1_r(0),
      I5 => idel_pat0_match_rise1_r(1),
      O => \n_0_gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2\
    );
\gen_pat_match_div2.idel_pat_data_match_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => n_9_u_ddr_phy_rdlvl,
      I1 => n_10_u_ddr_phy_rdlvl,
      I2 => sr_valid_r2,
      I3 => n_289_u_ddr_phy_rdlvl,
      O => \n_0_gen_pat_match_div2.idel_pat_data_match_i_1\
    );
\gen_pat_match_div2.pat0_data_match_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => pat0_match_rise0_and_r,
      I1 => pat0_match_fall1_and_r,
      I2 => pat0_match_rise1_and_r,
      I3 => pat0_match_fall0_and_r,
      O => pat0_data_match_r0
    );
\gen_pat_match_div2.pat0_match_fall0_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => pat0_match_fall0_r(7),
      I1 => pat0_match_fall0_r(4),
      I2 => \n_0_gen_pat_match_div2.pat0_match_fall0_and_r_i_2\,
      O => \n_0_gen_pat_match_div2.pat0_match_fall0_and_r_i_1\
    );
\gen_pat_match_div2.pat0_match_fall0_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => pat0_match_fall0_r(0),
      I1 => pat0_match_fall0_r(6),
      I2 => pat0_match_fall0_r(5),
      I3 => pat0_match_fall0_r(1),
      I4 => pat0_match_fall0_r(2),
      I5 => pat0_match_fall0_r(3),
      O => \n_0_gen_pat_match_div2.pat0_match_fall0_and_r_i_2\
    );
\gen_pat_match_div2.pat0_match_fall1_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => pat0_match_fall1_r(5),
      I1 => pat0_match_fall1_r(4),
      I2 => \n_0_gen_pat_match_div2.pat0_match_fall1_and_r_i_2\,
      O => \n_0_gen_pat_match_div2.pat0_match_fall1_and_r_i_1\
    );
\gen_pat_match_div2.pat0_match_fall1_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => pat0_match_fall1_r(0),
      I1 => pat0_match_fall1_r(6),
      I2 => pat0_match_fall1_r(7),
      I3 => pat0_match_fall1_r(3),
      I4 => pat0_match_fall1_r(1),
      I5 => pat0_match_fall1_r(2),
      O => \n_0_gen_pat_match_div2.pat0_match_fall1_and_r_i_2\
    );
\gen_pat_match_div2.pat0_match_rise0_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => pat0_match_rise0_r(7),
      I1 => pat0_match_rise0_r(5),
      I2 => \n_0_gen_pat_match_div2.pat0_match_rise0_and_r_i_2\,
      O => \n_0_gen_pat_match_div2.pat0_match_rise0_and_r_i_1\
    );
\gen_pat_match_div2.pat0_match_rise0_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => pat0_match_rise0_r(1),
      I1 => pat0_match_rise0_r(6),
      I2 => pat0_match_rise0_r(4),
      I3 => pat0_match_rise0_r(0),
      I4 => pat0_match_rise0_r(2),
      I5 => pat0_match_rise0_r(3),
      O => \n_0_gen_pat_match_div2.pat0_match_rise0_and_r_i_2\
    );
\gen_pat_match_div2.pat0_match_rise1_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => pat0_match_rise1_r(5),
      I1 => pat0_match_rise1_r(4),
      I2 => \n_0_gen_pat_match_div2.pat0_match_rise1_and_r_i_2\,
      O => \n_0_gen_pat_match_div2.pat0_match_rise1_and_r_i_1\
    );
\gen_pat_match_div2.pat0_match_rise1_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => pat0_match_rise1_r(0),
      I1 => pat0_match_rise1_r(7),
      I2 => pat0_match_rise1_r(6),
      I3 => pat0_match_rise1_r(2),
      I4 => pat0_match_rise1_r(1),
      I5 => pat0_match_rise1_r(3),
      O => \n_0_gen_pat_match_div2.pat0_match_rise1_and_r_i_2\
    );
\gen_pat_match_div2.pat1_data_match_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => pat1_match_rise0_and_r,
      I1 => pat1_match_fall1_and_r,
      I2 => pat1_match_rise1_and_r,
      I3 => pat1_match_fall0_and_r,
      O => pat1_data_match_r0
    );
\gen_pat_match_div2.pat1_match_fall0_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => pat0_match_fall0_r(5),
      I1 => pat1_match_fall0_r(4),
      I2 => \n_0_gen_pat_match_div2.pat1_match_fall0_and_r_i_2\,
      O => \n_0_gen_pat_match_div2.pat1_match_fall0_and_r_i_1\
    );
\gen_pat_match_div2.pat1_match_fall0_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => pat1_match_fall0_r(6),
      I1 => pat1_match_fall0_r(7),
      I2 => pat1_match_fall0_r(2),
      I3 => pat1_match_fall0_r(3),
      I4 => pat1_match_fall0_r(0),
      I5 => pat0_match_fall0_r(1),
      O => \n_0_gen_pat_match_div2.pat1_match_fall0_and_r_i_2\
    );
\gen_pat_match_div2.pat1_match_fall1_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => pat1_match_fall1_r(5),
      I1 => pat1_match_fall1_r(4),
      I2 => \n_0_gen_pat_match_div2.pat1_match_fall1_and_r_i_2\,
      O => \n_0_gen_pat_match_div2.pat1_match_fall1_and_r_i_1\
    );
\gen_pat_match_div2.pat1_match_fall1_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => pat1_match_fall1_r(6),
      I1 => pat0_match_fall1_r(7),
      I2 => pat1_match_fall1_r(2),
      I3 => pat0_match_fall1_r(3),
      I4 => pat1_match_fall1_r(0),
      I5 => pat1_match_fall1_r(1),
      O => \n_0_gen_pat_match_div2.pat1_match_fall1_and_r_i_2\
    );
\gen_pat_match_div2.pat1_match_rise0_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => pat1_match_rise0_r(7),
      I1 => pat0_match_rise0_r(4),
      I2 => \n_0_gen_pat_match_div2.pat1_match_rise0_and_r_i_2\,
      O => \n_0_gen_pat_match_div2.pat1_match_rise0_and_r_i_1\
    );
\gen_pat_match_div2.pat1_match_rise0_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => pat0_match_rise0_r(0),
      I1 => pat1_match_rise0_r(6),
      I2 => pat1_match_rise0_r(5),
      I3 => pat1_match_rise0_r(1),
      I4 => pat1_match_rise0_r(2),
      I5 => pat1_match_rise0_r(3),
      O => \n_0_gen_pat_match_div2.pat1_match_rise0_and_r_i_2\
    );
\gen_pat_match_div2.pat1_match_rise1_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => pat1_match_rise1_r(5),
      I1 => pat1_match_rise1_r(4),
      I2 => \n_0_gen_pat_match_div2.pat1_match_rise1_and_r_i_2\,
      O => \n_0_gen_pat_match_div2.pat1_match_rise1_and_r_i_1\
    );
\gen_pat_match_div2.pat1_match_rise1_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => pat0_match_rise1_r(6),
      I1 => pat1_match_rise1_r(7),
      I2 => pat0_match_rise1_r(2),
      I3 => pat1_match_rise1_r(3),
      I4 => pat1_match_rise1_r(0),
      I5 => pat1_match_rise1_r(1),
      O => \n_0_gen_pat_match_div2.pat1_match_rise1_and_r_i_2\
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r[0]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => n_251_u_ddr_phy_rdlvl,
      I1 => n_259_u_ddr_phy_rdlvl,
      I2 => n_275_u_ddr_phy_rdlvl,
      I3 => n_267_u_ddr_phy_rdlvl,
      O => p_324_out
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r[0]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => n_219_u_ddr_phy_rdlvl,
      I1 => n_227_u_ddr_phy_rdlvl,
      I2 => n_243_u_ddr_phy_rdlvl,
      I3 => n_235_u_ddr_phy_rdlvl,
      O => p_337_out
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r[1]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => p_3_in296_in,
      I1 => p_0_in294_in,
      I2 => p_2_in295_in,
      I3 => p_1_in297_in,
      O => p_298_out
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r[1]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => p_2_in308_in,
      I1 => p_0_in307_in,
      I2 => p_3_in309_in,
      I3 => p_1_in310_in,
      O => p_311_out
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r[2]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => p_0_in268_in,
      I1 => p_3_in270_in,
      I2 => p_2_in269_in,
      I3 => p_1_in271_in,
      O => p_272_out
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r[2]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => p_0_in281_in,
      I1 => p_3_in283_in,
      I2 => p_2_in282_in,
      I3 => p_1_in284_in,
      O => p_285_out
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r[3]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => p_0_in242_in,
      I1 => p_2_in243_in,
      I2 => p_3_in244_in,
      I3 => p_1_in245_in,
      O => p_246_out
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r[3]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => p_0_in255_in,
      I1 => p_3_in257_in,
      I2 => p_2_in256_in,
      I3 => p_1_in258_in,
      O => p_259_out
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r[4]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => p_2_in217_in,
      I1 => p_3_in218_in,
      I2 => p_0_in216_in,
      I3 => p_1_in219_in,
      O => p_220_out
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r[4]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => p_0_in229_in,
      I1 => p_2_in230_in,
      I2 => p_3_in231_in,
      I3 => p_1_in232_in,
      O => p_233_out
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r[5]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => p_2_in191_in,
      I1 => p_3_in192_in,
      I2 => p_0_in190_in,
      I3 => p_1_in193_in,
      O => p_194_out
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r[5]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => p_0_in203_in,
      I1 => p_3_in205_in,
      I2 => p_2_in204_in,
      I3 => p_1_in206_in,
      O => p_207_out
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r[6]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => p_2_in165_in,
      I1 => p_3_in166_in,
      I2 => p_0_in164_in,
      I3 => p_1_in167_in,
      O => p_168_out
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r[6]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => p_2_in178_in,
      I1 => p_3_in179_in,
      I2 => p_0_in177_in,
      I3 => p_1_in180_in,
      O => p_181_out
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r[7]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => n_282_u_ddr_phy_rdlvl,
      I1 => p_3_in140_in,
      I2 => p_0_in139_in,
      I3 => p_1_in141_in,
      O => p_142_out
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r[7]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => p_2_in152_in,
      I1 => p_3_in153_in,
      I2 => p_0_in151_in,
      I3 => p_1_in154_in,
      O => p_155_out
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
    port map (
      I0 => pb_detect_edge_done_r(0),
      I1 => p_0_in38_in,
      I2 => n_77_u_ddr_phy_rdlvl,
      I3 => p_2_in40_in,
      I4 => p_41_in,
      O => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4\
    );
\gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => n_375_u_ddr_phy_rdlvl,
      I1 => n_125_u_ddr_phy_rdlvl,
      I2 => n_356_u_ddr_phy_rdlvl,
      I3 => pb_detect_edge_done_r(0),
      O => \n_0_gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1\
    );
\gen_track_left_edge[0].pb_found_edge_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCDDCD00000000"
    )
    port map (
      I0 => n_373_u_ddr_phy_rdlvl,
      I1 => n_165_u_ddr_phy_rdlvl,
      I2 => n_356_u_ddr_phy_rdlvl,
      I3 => n_372_u_ddr_phy_rdlvl,
      I4 => pb_detect_edge_done_r(0),
      I5 => n_374_u_ddr_phy_rdlvl,
      O => \n_0_gen_track_left_edge[0].pb_found_edge_r[0]_i_1\
    );
\gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FA08"
    )
    port map (
      I0 => pb_found_stable_eye_r79_out,
      I1 => n_384_u_ddr_phy_rdlvl,
      I2 => \n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_4\,
      I3 => pb_found_stable_eye_r(0),
      O => \n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1\
    );
\gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002AAAAAAAA"
    )
    port map (
      I0 => n_359_u_ddr_phy_rdlvl,
      I1 => n_356_u_ddr_phy_rdlvl,
      I2 => n_125_u_ddr_phy_rdlvl,
      I3 => n_372_u_ddr_phy_rdlvl,
      I4 => n_134_u_ddr_phy_rdlvl,
      I5 => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4\,
      O => \n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_4\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
    port map (
      I0 => pb_detect_edge_done_r(1),
      I1 => p_0_in38_in,
      I2 => n_77_u_ddr_phy_rdlvl,
      I3 => p_2_in40_in,
      I4 => p_41_in,
      O => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4\
    );
\gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => n_375_u_ddr_phy_rdlvl,
      I1 => n_356_u_ddr_phy_rdlvl,
      I2 => p_0_in106_in,
      I3 => pb_detect_edge_done_r(1),
      O => \n_0_gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1\
    );
\gen_track_left_edge[1].pb_found_edge_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1F0F100000000"
    )
    port map (
      I0 => n_370_u_ddr_phy_rdlvl,
      I1 => pb_detect_edge_done_r(1),
      I2 => n_166_u_ddr_phy_rdlvl,
      I3 => n_356_u_ddr_phy_rdlvl,
      I4 => p_0_in16_in,
      I5 => n_374_u_ddr_phy_rdlvl,
      O => \n_0_gen_track_left_edge[1].pb_found_edge_r[1]_i_1\
    );
\gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F580"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_2\,
      I1 => n_385_u_ddr_phy_rdlvl,
      I2 => pb_found_stable_eye_r75_out,
      I3 => pb_found_stable_eye_r(1),
      O => \n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1\
    );
\gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFFFFFF"
    )
    port map (
      I0 => p_0_in106_in,
      I1 => n_356_u_ddr_phy_rdlvl,
      I2 => p_0_in16_in,
      I3 => p_1_in17_in,
      I4 => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4\,
      I5 => n_359_u_ddr_phy_rdlvl,
      O => \n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_2\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
    port map (
      I0 => pb_detect_edge_done_r(2),
      I1 => p_0_in38_in,
      I2 => n_77_u_ddr_phy_rdlvl,
      I3 => p_2_in40_in,
      I4 => p_41_in,
      O => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4\
    );
\gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => n_375_u_ddr_phy_rdlvl,
      I1 => n_356_u_ddr_phy_rdlvl,
      I2 => p_0_in103_in,
      I3 => pb_detect_edge_done_r(2),
      O => \n_0_gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1\
    );
\gen_track_left_edge[2].pb_found_edge_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCDDCD00000000"
    )
    port map (
      I0 => n_369_u_ddr_phy_rdlvl,
      I1 => n_167_u_ddr_phy_rdlvl,
      I2 => n_356_u_ddr_phy_rdlvl,
      I3 => p_0_in13_in,
      I4 => pb_detect_edge_done_r(2),
      I5 => n_374_u_ddr_phy_rdlvl,
      O => \n_0_gen_track_left_edge[2].pb_found_edge_r[2]_i_1\
    );
\gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FA08"
    )
    port map (
      I0 => pb_found_stable_eye_r71_out,
      I1 => n_386_u_ddr_phy_rdlvl,
      I2 => \n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_4\,
      I3 => pb_found_stable_eye_r(2),
      O => \n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1\
    );
\gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002AAAAAAAA"
    )
    port map (
      I0 => n_359_u_ddr_phy_rdlvl,
      I1 => p_0_in103_in,
      I2 => n_356_u_ddr_phy_rdlvl,
      I3 => p_0_in13_in,
      I4 => p_1_in14_in,
      I5 => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4\,
      O => \n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_4\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
    port map (
      I0 => pb_detect_edge_done_r(3),
      I1 => p_0_in38_in,
      I2 => n_77_u_ddr_phy_rdlvl,
      I3 => p_2_in40_in,
      I4 => p_41_in,
      O => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4\
    );
\gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => n_375_u_ddr_phy_rdlvl,
      I1 => n_356_u_ddr_phy_rdlvl,
      I2 => p_0_in100_in,
      I3 => pb_detect_edge_done_r(3),
      O => \n_0_gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1\
    );
\gen_track_left_edge[3].pb_found_edge_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCDDCD00000000"
    )
    port map (
      I0 => n_367_u_ddr_phy_rdlvl,
      I1 => n_168_u_ddr_phy_rdlvl,
      I2 => n_356_u_ddr_phy_rdlvl,
      I3 => p_0_in10_in,
      I4 => pb_detect_edge_done_r(3),
      I5 => n_374_u_ddr_phy_rdlvl,
      O => \n_0_gen_track_left_edge[3].pb_found_edge_r[3]_i_1\
    );
\gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FA08"
    )
    port map (
      I0 => pb_found_stable_eye_r67_out,
      I1 => n_387_u_ddr_phy_rdlvl,
      I2 => \n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_4\,
      I3 => pb_found_stable_eye_r(3),
      O => \n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1\
    );
\gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002AAAAAAAA"
    )
    port map (
      I0 => n_359_u_ddr_phy_rdlvl,
      I1 => p_0_in100_in,
      I2 => n_356_u_ddr_phy_rdlvl,
      I3 => p_0_in10_in,
      I4 => p_1_in11_in,
      I5 => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4\,
      O => \n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_4\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
    port map (
      I0 => pb_detect_edge_done_r(4),
      I1 => p_0_in38_in,
      I2 => n_77_u_ddr_phy_rdlvl,
      I3 => p_2_in40_in,
      I4 => p_41_in,
      O => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4\
    );
\gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => n_375_u_ddr_phy_rdlvl,
      I1 => n_356_u_ddr_phy_rdlvl,
      I2 => p_0_in97_in,
      I3 => pb_detect_edge_done_r(4),
      O => \n_0_gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1\
    );
\gen_track_left_edge[4].pb_found_edge_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCDDCD00000000"
    )
    port map (
      I0 => n_365_u_ddr_phy_rdlvl,
      I1 => n_169_u_ddr_phy_rdlvl,
      I2 => n_356_u_ddr_phy_rdlvl,
      I3 => p_0_in7_in,
      I4 => pb_detect_edge_done_r(4),
      I5 => n_374_u_ddr_phy_rdlvl,
      O => \n_0_gen_track_left_edge[4].pb_found_edge_r[4]_i_1\
    );
\gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FA08"
    )
    port map (
      I0 => pb_found_stable_eye_r63_out,
      I1 => n_388_u_ddr_phy_rdlvl,
      I2 => \n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_4\,
      I3 => pb_found_stable_eye_r(4),
      O => \n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1\
    );
\gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002AAAAAAAA"
    )
    port map (
      I0 => n_359_u_ddr_phy_rdlvl,
      I1 => p_0_in97_in,
      I2 => n_356_u_ddr_phy_rdlvl,
      I3 => p_0_in7_in,
      I4 => p_1_in8_in,
      I5 => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4\,
      O => \n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_4\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
    port map (
      I0 => pb_detect_edge_done_r(5),
      I1 => p_0_in38_in,
      I2 => n_77_u_ddr_phy_rdlvl,
      I3 => p_2_in40_in,
      I4 => p_41_in,
      O => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4\
    );
\gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => n_375_u_ddr_phy_rdlvl,
      I1 => n_356_u_ddr_phy_rdlvl,
      I2 => p_0_in94_in,
      I3 => pb_detect_edge_done_r(5),
      O => \n_0_gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1\
    );
\gen_track_left_edge[5].pb_found_edge_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCDDCD00000000"
    )
    port map (
      I0 => n_363_u_ddr_phy_rdlvl,
      I1 => n_170_u_ddr_phy_rdlvl,
      I2 => n_356_u_ddr_phy_rdlvl,
      I3 => p_0_in4_in,
      I4 => pb_detect_edge_done_r(5),
      I5 => n_374_u_ddr_phy_rdlvl,
      O => \n_0_gen_track_left_edge[5].pb_found_edge_r[5]_i_1\
    );
\gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FA08"
    )
    port map (
      I0 => pb_found_stable_eye_r59_out,
      I1 => n_389_u_ddr_phy_rdlvl,
      I2 => \n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_4\,
      I3 => pb_found_stable_eye_r(5),
      O => \n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1\
    );
\gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002AAAAAAAA"
    )
    port map (
      I0 => n_359_u_ddr_phy_rdlvl,
      I1 => p_0_in94_in,
      I2 => n_356_u_ddr_phy_rdlvl,
      I3 => p_0_in4_in,
      I4 => p_1_in5_in,
      I5 => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4\,
      O => \n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_4\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
    port map (
      I0 => pb_detect_edge_done_r(6),
      I1 => p_0_in38_in,
      I2 => n_77_u_ddr_phy_rdlvl,
      I3 => p_2_in40_in,
      I4 => p_41_in,
      O => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4\
    );
\gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => n_375_u_ddr_phy_rdlvl,
      I1 => n_356_u_ddr_phy_rdlvl,
      I2 => p_0_in91_in,
      I3 => pb_detect_edge_done_r(6),
      O => \n_0_gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1\
    );
\gen_track_left_edge[6].pb_found_edge_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCDDCD00000000"
    )
    port map (
      I0 => n_361_u_ddr_phy_rdlvl,
      I1 => n_171_u_ddr_phy_rdlvl,
      I2 => n_356_u_ddr_phy_rdlvl,
      I3 => p_0_in1_in,
      I4 => pb_detect_edge_done_r(6),
      I5 => n_374_u_ddr_phy_rdlvl,
      O => \n_0_gen_track_left_edge[6].pb_found_edge_r[6]_i_1\
    );
\gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FA08"
    )
    port map (
      I0 => pb_found_stable_eye_r55_out,
      I1 => n_390_u_ddr_phy_rdlvl,
      I2 => \n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_4\,
      I3 => pb_found_stable_eye_r(6),
      O => \n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1\
    );
\gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002AAAAAAAA"
    )
    port map (
      I0 => n_359_u_ddr_phy_rdlvl,
      I1 => p_0_in91_in,
      I2 => n_356_u_ddr_phy_rdlvl,
      I3 => p_0_in1_in,
      I4 => p_1_in2_in,
      I5 => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4\,
      O => \n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_4\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
    port map (
      I0 => pb_detect_edge_done_r(7),
      I1 => p_0_in38_in,
      I2 => n_77_u_ddr_phy_rdlvl,
      I3 => p_2_in40_in,
      I4 => p_41_in,
      O => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4\
    );
\gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => n_375_u_ddr_phy_rdlvl,
      I1 => n_356_u_ddr_phy_rdlvl,
      I2 => n_132_u_ddr_phy_rdlvl,
      I3 => pb_detect_edge_done_r(7),
      O => \n_0_gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2\
    );
\gen_track_left_edge[7].pb_found_edge_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCDDCD00000000"
    )
    port map (
      I0 => n_358_u_ddr_phy_rdlvl,
      I1 => n_172_u_ddr_phy_rdlvl,
      I2 => n_356_u_ddr_phy_rdlvl,
      I3 => n_357_u_ddr_phy_rdlvl,
      I4 => pb_detect_edge_done_r(7),
      I5 => n_374_u_ddr_phy_rdlvl,
      O => \n_0_gen_track_left_edge[7].pb_found_edge_r[7]_i_1\
    );
\gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FA08"
    )
    port map (
      I0 => n_376_u_ddr_phy_rdlvl,
      I1 => n_391_u_ddr_phy_rdlvl,
      I2 => \n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_4\,
      I3 => pb_found_stable_eye_r(7),
      O => \n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1\
    );
\gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002AAAAAAAA"
    )
    port map (
      I0 => n_359_u_ddr_phy_rdlvl,
      I1 => n_132_u_ddr_phy_rdlvl,
      I2 => n_356_u_ddr_phy_rdlvl,
      I3 => n_357_u_ddr_phy_rdlvl,
      I4 => n_141_u_ddr_phy_rdlvl,
      I5 => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4\,
      O => \n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_4\
    );
\grant_r[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o5\,
      I1 => refresh_bank_r,
      O => O19
    );
idel_adj_inc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF007F7F80000000"
    )
    port map (
      I0 => n_289_u_ddr_phy_rdlvl,
      I1 => detect_edge_done_r,
      I2 => p_41_in,
      I3 => cal1_wait_r,
      I4 => p_11_in,
      I5 => n_284_u_ddr_phy_rdlvl,
      O => n_0_idel_adj_inc_i_1
    );
\idel_dec_cnt[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => n_399_u_ddr_phy_rdlvl,
      I1 => n_400_u_ddr_phy_rdlvl,
      O => \n_0_idel_dec_cnt[3]_i_2\
    );
\idel_dec_cnt[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => n_397_u_ddr_phy_rdlvl,
      I1 => n_398_u_ddr_phy_rdlvl,
      I2 => n_400_u_ddr_phy_rdlvl,
      I3 => n_399_u_ddr_phy_rdlvl,
      O => \n_0_idel_dec_cnt[4]_i_5\
    );
\idel_dec_cnt[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
    port map (
      I0 => n_323_u_ddr_phy_rdlvl,
      I1 => n_326_u_ddr_phy_rdlvl,
      I2 => n_327_u_ddr_phy_rdlvl,
      I3 => n_79_u_ddr_phy_rdlvl,
      I4 => n_325_u_ddr_phy_rdlvl,
      I5 => n_324_u_ddr_phy_rdlvl,
      O => \n_0_idel_dec_cnt[4]_i_6\
    );
idel_pat_detect_valid_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCE"
    )
    port map (
      I0 => n_199_u_ddr_phy_rdlvl,
      I1 => p_0_in368_in,
      I2 => cal1_dq_idel_inc,
      I3 => p_0_in38_in,
      O => n_0_idel_pat_detect_valid_r_i_1
    );
idelay_ce_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => idelay_ce_int,
      Q => idelay_ce_r1,
      R => I7
    );
idelay_ce_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => idelay_ce_r1,
      Q => idelay_ce,
      R => I7
    );
idelay_inc_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => idelay_inc_int,
      Q => idelay_inc_r1,
      R => I7
    );
idelay_inc_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => idelay_inc_r1,
      Q => idelay_inc,
      R => I7
    );
\idelay_tap_cnt_r[0][0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04404004"
    )
    port map (
      I0 => I42,
      I1 => idelay_ce_int,
      I2 => idelay_tap_cnt_slice_r(0),
      I3 => idelay_tap_cnt_slice_r(1),
      I4 => idelay_inc_int,
      O => \n_0_idelay_tap_cnt_r[0][0][1]_i_1\
    );
\idelay_tap_cnt_r[0][0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444400044400004"
    )
    port map (
      I0 => I42,
      I1 => idelay_ce_int,
      I2 => idelay_inc_int,
      I3 => idelay_tap_cnt_slice_r(0),
      I4 => idelay_tap_cnt_slice_r(2),
      I5 => idelay_tap_cnt_slice_r(1),
      O => \n_0_idelay_tap_cnt_r[0][0][2]_i_1\
    );
\idelay_tap_cnt_r[0][0][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => idelay_ce_int,
      I1 => I42,
      O => \n_0_idelay_tap_cnt_r[0][0][3]_i_2\
    );
\idelay_tap_cnt_r[0][0][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004404040400440"
    )
    port map (
      I0 => I42,
      I1 => idelay_ce_int,
      I2 => idelay_tap_cnt_slice_r(4),
      I3 => n_415_u_ddr_phy_rdlvl,
      I4 => idelay_tap_cnt_slice_r(2),
      I5 => idelay_tap_cnt_slice_r(3),
      O => \n_0_idelay_tap_cnt_r[0][0][4]_i_2\
    );
\idelay_tap_cnt_r[0][1][4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => n_394_u_ddr_phy_rdlvl,
      I1 => n_395_u_ddr_phy_rdlvl,
      I2 => n_6_u_ddr_phy_rdlvl,
      O => \n_0_idelay_tap_cnt_r[0][1][4]_i_2\
    );
init_calib_complete_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => init_calib_complete,
      R => '0'
    );
init_calib_complete_reg_rep: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => \^o5\,
      R => '0'
    );
\init_calib_complete_reg_rep__0\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => \^o6\,
      R => '0'
    );
\init_calib_complete_reg_rep__1\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => \^o7\,
      R => '0'
    );
\init_calib_complete_reg_rep__2\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => \n_0_init_calib_complete_reg_rep__2\,
      R => '0'
    );
\init_calib_complete_reg_rep__3\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => \^o8\,
      R => '0'
    );
\init_calib_complete_reg_rep__4\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => \n_0_init_calib_complete_reg_rep__4\,
      R => '0'
    );
\init_calib_complete_reg_rep__5\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => \n_0_init_calib_complete_reg_rep__5\,
      R => '0'
    );
\init_calib_complete_reg_rep__6\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => \^o9\,
      R => '0'
    );
\input_[0].iserdes_dq_.idelay_dq.idelaye2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => idelay_ce,
      I2 => \^calib_sel\(0),
      I3 => \^calib_in_common\,
      O => C_idelay_ce7_out
    );
\input_[1].iserdes_dq_.idelay_dq.idelaye2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => idelay_ce,
      I2 => \^calib_sel\(0),
      I3 => \^calib_in_common\,
      O => A_idelay_ce17_out
    );
\mb_wrlvl_off.u_phy_wrlvl_off_delay\: entity work.mig_7series_0_mig_7series_v2_3_ddr_phy_wrlvl_off_delay
    port map (
      A_po_coarse_enable128_out => A_po_coarse_enable128_out,
      CLK => CLK,
      C_po_coarse_enable63_out => C_po_coarse_enable63_out,
      D_po_coarse_enable90_out => D_po_coarse_enable90_out,
      I1 => \^calib_sel\(0),
      I2 => \^calib_in_common\,
      I77 => I77,
      I8(0) => I8(2),
      O1 => \^po_ck_addr_cmd_delay_done\,
      calib_zero_ctrl => calib_zero_ctrl,
      calib_zero_inputs => calib_zero_inputs,
      dqs_po_dec_done => \^dqs_po_dec_done\,
      phy_mc_go => phy_mc_go,
      pi_fine_dly_dec_done => \^pi_fine_dly_dec_done\,
      po_en_s2_f => cmd_po_en_stg2_f
    );
\mem_reg_0_15_12_17_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o9\,
      I1 => I83(66),
      O => O17(5)
    );
\mem_reg_0_15_12_17_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o9\,
      I1 => I83(64),
      O => O17(4)
    );
\mem_reg_0_15_18_23_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o9\,
      I1 => I83(70),
      O => O17(7)
    );
\mem_reg_0_15_18_23_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o9\,
      I1 => I83(68),
      O => O17(6)
    );
mem_reg_0_15_24_29_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_init_calib_complete_reg_rep__4\,
      I1 => I91(2),
      O => phy_dout(6)
    );
\mem_reg_0_15_24_29_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_init_calib_complete_reg_rep__4\,
      I1 => mc_cas_n(0),
      O => O54(2)
    );
mem_reg_0_15_24_29_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_init_calib_complete_reg_rep__4\,
      I1 => I91(5),
      O => phy_dout(7)
    );
\mem_reg_0_15_24_29_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_init_calib_complete_reg_rep__5\,
      I1 => I89(22),
      O => O54(3)
    );
\mem_reg_0_15_72_77_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o9\,
      I1 => I83(67),
      O => O18(33)
    );
\mem_reg_0_15_72_77_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o9\,
      I1 => I83(65),
      O => O18(32)
    );
\mem_reg_0_15_72_77_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o9\,
      I1 => I83(71),
      O => O18(35)
    );
\mem_reg_0_15_72_77_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o9\,
      I1 => I83(69),
      O => O18(34)
    );
mpr_dec_cpt_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
    port map (
      I0 => n_78_u_ddr_phy_rdlvl,
      I1 => \^out\(0),
      I2 => I41,
      I3 => n_200_u_ddr_phy_rdlvl,
      O => n_0_mpr_dec_cpt_r_i_1
    );
mux_rd_valid_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => if_empty_v,
      O => n_0_mux_rd_valid_r_i_1
    );
out_fifo_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o7\,
      I1 => I83(70),
      I2 => I86,
      I3 => I87(7),
      O => D2(3)
    );
out_fifo_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o7\,
      I1 => I83(68),
      I2 => I86,
      I3 => I87(6),
      O => D2(2)
    );
out_fifo_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o7\,
      I1 => I83(66),
      I2 => I86,
      I3 => I87(5),
      O => D2(1)
    );
out_fifo_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o7\,
      I1 => I83(64),
      I2 => I86,
      I3 => I87(4),
      O => D2(0)
    );
\out_fifo_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \n_0_init_calib_complete_reg_rep__2\,
      I1 => I91(5),
      I2 => I88,
      I3 => I90(15),
      O => O31(3)
    );
\out_fifo_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \n_0_init_calib_complete_reg_rep__2\,
      I1 => I91(5),
      I2 => I88,
      I3 => I90(14),
      O => O31(2)
    );
\out_fifo_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \n_0_init_calib_complete_reg_rep__2\,
      I1 => I91(2),
      I2 => I88,
      I3 => I90(13),
      O => O31(1)
    );
\out_fifo_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \n_0_init_calib_complete_reg_rep__2\,
      I1 => I91(2),
      I2 => I88,
      I3 => I90(12),
      O => O31(0)
    );
\out_fifo_i_38__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => mc_ras_n(1),
      I1 => \n_0_init_calib_complete_reg_rep__2\,
      I2 => I88,
      I3 => I90(19),
      O => O30(3)
    );
\out_fifo_i_39__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => mc_ras_n(1),
      I1 => \n_0_init_calib_complete_reg_rep__2\,
      I2 => I88,
      I3 => I90(18),
      O => O30(2)
    );
\out_fifo_i_76__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \n_0_init_calib_complete_reg_rep__2\,
      I1 => I83(71),
      I2 => I92,
      I3 => I93(35),
      O => O34(3)
    );
\out_fifo_i_77__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \n_0_init_calib_complete_reg_rep__2\,
      I1 => I83(69),
      I2 => I92,
      I3 => I93(34),
      O => O34(2)
    );
\out_fifo_i_78__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \n_0_init_calib_complete_reg_rep__2\,
      I1 => I83(67),
      I2 => I92,
      I3 => I93(33),
      O => O34(1)
    );
\out_fifo_i_79__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \n_0_init_calib_complete_reg_rep__2\,
      I1 => I83(65),
      I2 => I92,
      I3 => I93(32),
      O => O34(0)
    );
\phaser_in_gen.phaser_in_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \^calib_sel\(0),
      I1 => \^calib_in_common\,
      I2 => calib_zero_inputs,
      O => O13
    );
\phaser_in_gen.phaser_in_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
    port map (
      I0 => \^calib_sel\(0),
      I1 => \^calib_in_common\,
      I2 => calib_zero_inputs,
      O => O16
    );
\phaser_out_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => calib_zero_ctrl,
      I1 => \^calib_in_common\,
      I2 => calib_zero_inputs,
      O => O15
    );
phy_if_reset_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => phy_if_reset0,
      Q => phy_if_reset,
      R => '0'
    );
pi_cnt_dec_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_0_pi_cnt_dec_i_2,
      I1 => n_396_u_ddr_phy_rdlvl,
      O => n_0_pi_cnt_dec_i_1
    );
pi_cnt_dec_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
    port map (
      I0 => \wait_cnt_r_reg__0\(3),
      I1 => \wait_cnt_r_reg__0\(1),
      I2 => \wait_cnt_r_reg__0\(0),
      I3 => I42,
      I4 => dqs_po_dec_done_r2,
      I5 => \wait_cnt_r_reg__0\(2),
      O => n_0_pi_cnt_dec_i_2
    );
pi_stg2_load_timing_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
    port map (
      I0 => n_346_u_ddr_phy_rdlvl,
      I1 => n_347_u_ddr_phy_rdlvl,
      I2 => n_349_u_ddr_phy_rdlvl,
      I3 => n_348_u_ddr_phy_rdlvl,
      I4 => I42,
      I5 => pi_stg2_load_timing0,
      O => n_0_pi_stg2_load_timing_i_1
    );
\pi_stg2_reg_l_timing[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDDDDDF"
    )
    port map (
      I0 => pi_stg2_load_timing0,
      I1 => I42,
      I2 => n_348_u_ddr_phy_rdlvl,
      I3 => n_349_u_ddr_phy_rdlvl,
      I4 => n_347_u_ddr_phy_rdlvl,
      I5 => n_346_u_ddr_phy_rdlvl,
      O => \n_0_pi_stg2_reg_l_timing[5]_i_1\
    );
rdlvl_last_byte_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0101FFFE0000"
    )
    port map (
      I0 => n_83_u_ddr_phy_rdlvl,
      I1 => \^out\(0),
      I2 => n_451_u_ddr_phy_rdlvl,
      I3 => n_6_u_ddr_phy_rdlvl,
      I4 => n_61_u_ddr_phy_rdlvl,
      I5 => rdlvl_last_byte_done,
      O => n_0_rdlvl_last_byte_done_i_1
    );
rdlvl_rank_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0FFA0A0A080"
    )
    port map (
      I0 => n_6_u_ddr_phy_rdlvl,
      I1 => prech_done,
      I2 => n_61_u_ddr_phy_rdlvl,
      I3 => n_452_u_ddr_phy_rdlvl,
      I4 => p_0_in359_in,
      I5 => rdlvl_stg1_rank_done,
      O => n_0_rdlvl_rank_done_r_i_1
    );
rdlvl_stg1_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \^o3\,
      I1 => n_59_u_ddr_phy_rdlvl,
      I2 => I42,
      O => n_0_rdlvl_stg1_done_i_1
    );
\regl_dqs_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
    port map (
      I0 => I42,
      I1 => n_348_u_ddr_phy_rdlvl,
      I2 => n_349_u_ddr_phy_rdlvl,
      I3 => n_347_u_ddr_phy_rdlvl,
      I4 => n_346_u_ddr_phy_rdlvl,
      O => \n_0_regl_dqs_cnt[1]_i_2\
    );
reset_if_r8_reg_srl8: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => \^reset_if\,
      Q => n_0_reset_if_r8_reg_srl8
    );
reset_if_r9_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_reset_if_r8_reg_srl8,
      Q => reset_if_r9,
      R => '0'
    );
reset_if_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_455_u_ddr_phy_rdlvl,
      Q => \^reset_if\,
      R => '0'
    );
samp_cnt_done_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => samp_edge_cnt1_r_reg(5),
      I1 => samp_edge_cnt1_r_reg(0),
      I2 => samp_edge_cnt1_r_reg(10),
      I3 => samp_edge_cnt1_r_reg(9),
      I4 => samp_edge_cnt1_r_reg(4),
      I5 => samp_edge_cnt1_r_reg(8),
      O => n_0_samp_cnt_done_r_i_2
    );
samp_cnt_done_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => samp_edge_cnt1_r_reg(6),
      I1 => samp_edge_cnt1_r_reg(2),
      I2 => samp_edge_cnt1_r_reg(3),
      I3 => samp_edge_cnt1_r_reg(1),
      I4 => samp_edge_cnt1_r_reg(7),
      I5 => samp_edge_cnt1_r_reg(11),
      O => n_0_samp_cnt_done_r_i_3
    );
samp_edge_cnt1_en_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => n_0_samp_edge_cnt1_en_r_i_2,
      I1 => samp_edge_cnt0_r_reg(3),
      I2 => n_0_samp_edge_cnt1_en_r_i_3,
      O => samp_edge_cnt1_en_r0
    );
samp_edge_cnt1_en_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => samp_edge_cnt0_r_reg(8),
      I1 => samp_edge_cnt0_r_reg(0),
      I2 => samp_edge_cnt0_r_reg(2),
      I3 => samp_edge_cnt0_r_reg(5),
      I4 => samp_edge_cnt0_r_reg(6),
      I5 => samp_edge_cnt0_r_reg(11),
      O => n_0_samp_edge_cnt1_en_r_i_2
    );
samp_edge_cnt1_en_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => samp_edge_cnt0_r_reg(10),
      I1 => samp_edge_cnt0_r_reg(9),
      I2 => sr_valid_r2,
      I3 => samp_edge_cnt0_r_reg(1),
      I4 => samp_edge_cnt0_r_reg(7),
      I5 => samp_edge_cnt0_r_reg(4),
      O => n_0_samp_edge_cnt1_en_r_i_3
    );
\second_edge_taps_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_61_u_ddr_phy_rdlvl,
      I1 => p_0_in38_in,
      O => \n_0_second_edge_taps_r[5]_i_1\
    );
store_sr_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F4"
    )
    port map (
      I0 => n_3_u_ddr_phy_rdlvl,
      I1 => n_156_u_ddr_phy_rdlvl,
      I2 => n_133_u_ddr_phy_rdlvl,
      I3 => I42,
      O => n_0_store_sr_r_i_1
    );
\tap_cnt_cpt_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => n_2_u_ddr_phy_rdlvl,
      I1 => right_edge_taps_r(1),
      I2 => n_315_u_ddr_phy_rdlvl,
      O => \n_0_tap_cnt_cpt_r[1]_i_1\
    );
tempmon_pi_f_en_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => tempmon_sel_pi_incdec,
      Q => tempmon_pi_f_en_r,
      R => I7
    );
tempmon_pi_f_inc_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^tempmon_pi_f_inc\,
      Q => tempmon_pi_f_inc_r,
      R => I7
    );
u_ddr_phy_init: entity work.mig_7series_0_mig_7series_v2_3_ddr_phy_init
    port map (
      ADDRC(0) => ADDRC(0),
      A_of_data_full => A_of_data_full,
      B_of_ctl_full => B_of_ctl_full,
      CLK => CLK,
      C_of_data_full => C_of_data_full,
      D0(3 downto 0) => D0(3 downto 0),
      D1(3 downto 0) => D1(3 downto 0),
      D3(3 downto 0) => D3(3 downto 0),
      D4(3 downto 0) => D4(3 downto 0),
      D5(3 downto 0) => D5(3 downto 0),
      D6(3 downto 0) => D6(3 downto 0),
      D7(3 downto 0) => D7(3 downto 0),
      D8(3 downto 0) => D8(3 downto 0),
      D9(3 downto 0) => D9(3 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10 => \^o20\,
      I105 => I105,
      I106 => I106,
      I107 => I107,
      I108 => I108,
      I109 => I109,
      I11 => n_298_u_ddr_phy_rdlvl,
      I110 => I110,
      I12 => \n_13_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      I13 => n_299_u_ddr_phy_rdlvl,
      I14 => n_302_u_ddr_phy_rdlvl,
      I15 => n_345_u_ddr_phy_rdlvl,
      I16 => n_1_u_ddr_phy_rdlvl,
      I17 => \^o6\,
      I18 => \^o7\,
      I19 => \n_0_init_calib_complete_reg_rep__2\,
      I2 => \^o3\,
      I20 => \n_0_init_calib_complete_reg_rep__4\,
      I21 => \n_0_init_calib_complete_reg_rep__5\,
      I22 => \^o5\,
      I23 => \n_7_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      I24 => \n_8_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      I25 => \n_9_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      I26 => \n_10_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      I27 => \n_11_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      I28 => \n_12_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      I29 => n_300_u_ddr_phy_rdlvl,
      I3 => \n_4_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      I30 => n_303_u_ddr_phy_rdlvl,
      I31 => \^o9\,
      I4 => n_291_u_ddr_phy_rdlvl,
      I42 => I42,
      I5 => n_301_u_ddr_phy_rdlvl,
      I6 => \^o8\,
      I7 => I7,
      I77 => I77,
      I78 => I78,
      I79 => I79,
      I8(0) => I8(2),
      I80 => I80,
      I81 => I81,
      I82 => I82,
      I83(63 downto 0) => I83(63 downto 0),
      I84 => I84,
      I85 => I85,
      I86 => I86,
      I87(31 downto 4) => I87(35 downto 8),
      I87(3 downto 0) => I87(3 downto 0),
      I88 => I88,
      I89(22) => I89(23),
      I89(21 downto 0) => I89(21 downto 0),
      I9 => I9,
      I90(41 downto 14) => I90(47 downto 20),
      I90(13 downto 12) => I90(17 downto 16),
      I90(11 downto 0) => I90(11 downto 0),
      I91(3 downto 2) => I91(4 downto 3),
      I91(1 downto 0) => I91(1 downto 0),
      I92 => I92,
      I93(31 downto 0) => I93(31 downto 0),
      I95 => I95,
      I96(0) => I96(0),
      I97(1 downto 0) => I97(1 downto 0),
      I98 => I98,
      O1 => O1,
      O10 => n_16_u_ddr_phy_init,
      O11(0) => wrcal_pat_cnt(0),
      O12(0) => n_25_u_ddr_phy_init,
      O13 => n_172_u_ddr_phy_init,
      O14(0) => O14(0),
      O15 => n_205_u_ddr_phy_init,
      O16 => n_206_u_ddr_phy_init,
      O17 => n_207_u_ddr_phy_init,
      O18(31 downto 4) => O17(35 downto 8),
      O18(3 downto 0) => O17(3 downto 0),
      O19(31 downto 0) => O18(31 downto 0),
      O2 => n_2_u_ddr_phy_init,
      O24(3 downto 0) => O24(3 downto 0),
      O25(3 downto 0) => O25(3 downto 0),
      O26(3 downto 0) => O26(3 downto 0),
      O27 => O27,
      O28(7 downto 0) => O28(7 downto 0),
      O29(7 downto 0) => O29(7 downto 0),
      O3 => O2,
      O30(1 downto 0) => O30(1 downto 0),
      O32(3 downto 0) => O32(3 downto 0),
      O33(3 downto 0) => O33(3 downto 0),
      O35(3 downto 0) => O35(3 downto 0),
      O36(3 downto 0) => O36(3 downto 0),
      O37(3 downto 0) => O37(3 downto 0),
      O38(3 downto 0) => O38(3 downto 0),
      O39(3 downto 0) => O39(3 downto 0),
      O4 => \^calib_complete\,
      O40(3 downto 0) => O40(3 downto 0),
      O41(3 downto 0) => O41(3 downto 0),
      O42(3 downto 0) => O42(3 downto 0),
      O43(3 downto 0) => O43(3 downto 0),
      O44(3 downto 0) => O44(3 downto 0),
      O45(7 downto 0) => O45(7 downto 0),
      O46(5 downto 0) => O46(5 downto 0),
      O47(1 downto 0) => O47(1 downto 0),
      O48(3 downto 0) => O48(3 downto 0),
      O49(1 downto 0) => O49(1 downto 0),
      O5 => calib_cmd_wren,
      O54(13 downto 2) => O54(15 downto 4),
      O54(1 downto 0) => O54(1 downto 0),
      O6 => calib_wrdata_en,
      O7 => n_11_u_ddr_phy_init,
      O8 => \^o4\,
      O9 => \^rdlvl_stg1_done_r1\,
      PHYCTLWD(10 downto 0) => PHYCTLWD(10 downto 0),
      SS(0) => SS(0),
      ck_addr_cmd_delay_done => ck_addr_cmd_delay_done,
      detect_pi_found_dqs => detect_pi_found_dqs,
      dqs_found_prech_req => dqs_found_prech_req,
      fine_adj_state_r142_out => fine_adj_state_r142_out,
      if_empty_v => if_empty_v,
      init_complete_r_timing => init_complete_r_timing,
      mc_cas_n(0) => mc_cas_n(0),
      mc_cmd(1 downto 0) => mc_cmd(1 downto 0),
      mc_odt(0) => mc_odt(0),
      mc_ras_n(0) => mc_ras_n(0),
      mc_wrdata_en => mc_wrdata_en,
      mem_out(29 downto 0) => mem_out(29 downto 0),
      mux_cmd_wren => mux_cmd_wren,
      mux_wrdata_en => mux_wrdata_en,
      of_wren_pre => of_wren_pre,
      of_wren_pre_2 => of_wren_pre_2,
      of_wren_pre_3 => of_wren_pre_3,
      \out\(0) => \n_0_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      p_1_in25_in => p_1_in25_in,
      phy_dout(20 downto 6) => phy_dout(22 downto 8),
      phy_dout(5 downto 0) => phy_dout(5 downto 0),
      phy_mc_go => phy_mc_go,
      phy_read_calib => phy_read_calib,
      pi_calib_done => pi_calib_done,
      pi_dqs_found_done_r1 => pi_dqs_found_done_r1,
      pi_dqs_found_rank_done => pi_dqs_found_rank_done,
      prbs_rdlvl_done_pulse0 => prbs_rdlvl_done_pulse0,
      prech_done => prech_done,
      prech_req => prech_req,
      rdlvl_last_byte_done => rdlvl_last_byte_done,
      rdlvl_prech_req => rdlvl_prech_req,
      rdlvl_stg1_rank_done => rdlvl_stg1_rank_done,
      sr_valid_r112_out => sr_valid_r112_out,
      stg1_wr_done => stg1_wr_done,
      tail_r(0) => tail_r(0),
      wr_en => wr_en,
      wr_en_0 => wr_en_0,
      wrcal_prech_req => wrcal_prech_req,
      wrcal_rd_wait => wrcal_rd_wait,
      wrlvl_byte_redo => wrlvl_byte_redo,
      wrlvl_final_if_rst => wrlvl_final_if_rst
    );
u_ddr_phy_rdlvl: entity work.mig_7series_0_mig_7series_v2_3_ddr_phy_rdlvl
    port map (
      A_pi_counter_load_en146_out => A_pi_counter_load_en146_out,
      A_pi_fine_enable142_out => A_pi_fine_enable142_out,
      A_pi_fine_inc144_out => A_pi_fine_inc144_out,
      CLK => CLK,
      COUNTERLOADVAL(5 downto 0) => COUNTERLOADVAL(5 downto 0),
      C_pi_counter_load_en81_out => C_pi_counter_load_en81_out,
      C_pi_fine_enable77_out => C_pi_fine_enable77_out,
      C_pi_fine_inc79_out => C_pi_fine_inc79_out,
      D(0) => n_450_u_ddr_phy_rdlvl,
      E(0) => n_4_u_ddr_phy_wrcal,
      I1 => n_0_detect_edge_done_r_i_1,
      I10 => I10,
      I100 => \n_4_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      I101 => \^o20\,
      I102(0) => wrcal_pat_cnt(0),
      I103 => \n_0_cnt_idel_dec_cpt_r[1]_i_5\,
      I104 => \n_0_cnt_idel_dec_cpt_r[1]_i_10\,
      I105 => n_0_cal1_wait_cnt_en_r_i_3,
      I106 => \n_0_cnt_idel_dec_cpt_r[4]_i_5\,
      I107 => \n_0_cnt_idel_dec_cpt_r[4]_i_6\,
      I108 => \n_0_cnt_idel_dec_cpt_r[5]_i_23\,
      I109 => \n_0_cnt_idel_dec_cpt_r[3]_i_5\,
      I11 => I11,
      I110 => \n_0_cnt_idel_dec_cpt_r[5]_i_5\,
      I111 => \n_0_cnt_idel_dec_cpt_r[5]_i_6\,
      I112 => \n_0_cnt_idel_dec_cpt_r[5]_i_9\,
      I113 => \n_0_cnt_idel_dec_cpt_r[5]_i_16\,
      I114 => \n_0_cnt_idel_dec_cpt_r[5]_i_21\,
      I115 => \n_0_cnt_idel_dec_cpt_r[5]_i_28\,
      I116 => \n_0_cnt_idel_dec_cpt_r[1]_i_7\,
      I117 => \n_0_cnt_idel_dec_cpt_r_reg[1]_i_9\,
      I118 => \n_0_cnt_idel_dec_cpt_r_reg[5]_i_30\,
      I119 => \n_0_cal1_state_r1[1]_i_3\,
      I12 => I12,
      I120 => I42,
      I121 => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4\,
      I122 => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4\,
      I123 => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4\,
      I124 => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4\,
      I125 => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4\,
      I126 => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4\,
      I127 => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4\,
      I128 => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4\,
      I129 => n_6_u_ddr_phy_wrcal,
      I13 => I13,
      I130(0) => \^o21\(0),
      I131 => \n_0_idelay_tap_cnt_r[0][0][3]_i_2\,
      I132 => I41,
      I133 => I94,
      I134 => \n_0_FSM_onehot_cal1_state_r[24]_i_4\,
      I135 => \n_0_FSM_onehot_cal1_state_r[25]_i_2\,
      I136 => \n_0_idel_dec_cnt[4]_i_6\,
      I137 => \n_0_idel_dec_cnt[4]_i_5\,
      I138 => \n_0_idel_dec_cnt[3]_i_2\,
      I139 => \^po_ck_addr_cmd_delay_done\,
      I14 => I14,
      I140 => \n_0_first_edge_taps_r[5]_i_1\,
      I141 => \n_0_second_edge_taps_r[5]_i_1\,
      I142(2) => \n_0_idelay_tap_cnt_r[0][0][4]_i_2\,
      I142(1) => \n_0_idelay_tap_cnt_r[0][0][2]_i_1\,
      I142(0) => \n_0_idelay_tap_cnt_r[0][0][1]_i_1\,
      I143(0) => I99(0),
      I144(0) => n_25_u_ddr_phy_init,
      I145 => \n_0_done_cnt[3]_i_2\,
      I146 => \n_0_regl_dqs_cnt[1]_i_2\,
      I147 => n_0_samp_cnt_done_r_i_2,
      I148 => n_0_samp_cnt_done_r_i_3,
      I149(0) => I100(0),
      I15 => I15,
      I150(0) => \n_0_tap_cnt_cpt_r[1]_i_1\,
      I151(0) => \n_0_cal1_wait_cnt_r[4]_i_1\,
      I152 => I101,
      I153(0) => I102(0),
      I154(0) => \n_0_wait_cnt_r[1]_i_1\,
      I155(0) => \n_0_FSM_onehot_cal1_state_r[33]_i_1\,
      I156(1) => \n_0_cnt_idel_dec_cpt_r[3]_i_9\,
      I156(0) => \n_0_cnt_idel_dec_cpt_r[3]_i_10\,
      I157(3) => \n_0_cnt_idel_dec_cpt_r[2]_i_9\,
      I157(2) => \n_0_cnt_idel_dec_cpt_r[2]_i_10\,
      I157(1) => \n_0_cnt_idel_dec_cpt_r[2]_i_11\,
      I157(0) => \n_0_cnt_idel_dec_cpt_r[2]_i_12\,
      I158(1) => \n_0_cnt_idel_dec_cpt_r[4]_i_13\,
      I158(0) => \n_0_cnt_idel_dec_cpt_r[4]_i_14\,
      I16 => I16,
      I17 => I17,
      I18 => I18,
      I19 => I19,
      I2 => n_0_mux_rd_valid_r_i_1,
      I20 => I20,
      I21 => I21,
      I22 => I22,
      I23 => I23,
      I24 => I24,
      I25 => I25,
      I26 => I26,
      I27 => I27,
      I28 => I28,
      I29 => I29,
      I3 => n_0_cal1_dlyinc_cpt_r_i_1,
      I30 => I30,
      I31 => I31,
      I32 => I32,
      I33 => I33,
      I34 => I34,
      I35 => I35,
      I36 => I36,
      I37 => I37,
      I38 => I38,
      I39 => I39,
      I4 => n_0_found_edge_r_i_1,
      I40 => I40,
      I41 => \n_0_gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1\,
      I42 => \n_0_gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1\,
      I43 => \n_0_gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1\,
      I44 => \n_0_gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1\,
      I45 => \n_0_gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1\,
      I46 => \n_0_gen_pat_match_div2.pat1_match_rise0_and_r_i_1\,
      I47 => \n_0_gen_pat_match_div2.pat1_match_fall1_and_r_i_1\,
      I48 => \n_0_gen_pat_match_div2.pat1_match_fall0_and_r_i_1\,
      I49 => \n_0_gen_pat_match_div2.pat1_match_rise1_and_r_i_1\,
      I5(0) => I5(0),
      I50 => \n_0_gen_pat_match_div2.pat0_match_rise0_and_r_i_1\,
      I51 => \n_0_gen_pat_match_div2.pat0_match_fall1_and_r_i_1\,
      I52 => \n_0_gen_pat_match_div2.pat0_match_fall0_and_r_i_1\,
      I53 => \n_0_gen_pat_match_div2.pat0_match_rise1_and_r_i_1\,
      I54 => n_207_u_ddr_phy_init,
      I55 => \^o4\,
      I56 => \n_0_gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2\,
      I57 => \n_0_gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1\,
      I58 => \n_0_gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1\,
      I59 => \n_0_gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1\,
      I6 => I6,
      I60 => \n_0_gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1\,
      I61 => \n_0_gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1\,
      I62 => \n_0_gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1\,
      I63 => \n_0_gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1\,
      I64 => n_0_store_sr_r_i_1,
      I65 => \n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1\,
      I66 => \n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1\,
      I67 => \n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1\,
      I68 => \n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1\,
      I69 => \n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1\,
      I7 => \n_0_gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1\,
      I70 => \n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1\,
      I71 => \n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1\,
      I72 => \n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1\,
      I73 => \n_0_cal1_cnt_cpt_r[0]_i_1\,
      I74 => \n_0_gen_track_left_edge[0].pb_found_edge_r[0]_i_1\,
      I75 => \n_0_gen_track_left_edge[1].pb_found_edge_r[1]_i_1\,
      I76 => \n_0_gen_track_left_edge[2].pb_found_edge_r[2]_i_1\,
      I77 => \n_0_gen_track_left_edge[3].pb_found_edge_r[3]_i_1\,
      I78 => \n_0_gen_track_left_edge[4].pb_found_edge_r[4]_i_1\,
      I79 => \n_0_gen_track_left_edge[5].pb_found_edge_r[5]_i_1\,
      I8 => \n_0_gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1\,
      I80 => \n_0_gen_track_left_edge[6].pb_found_edge_r[6]_i_1\,
      I81 => \n_0_gen_track_left_edge[7].pb_found_edge_r[7]_i_1\,
      I82 => n_0_found_first_edge_r_i_1,
      I83 => n_0_cal1_wait_r_i_1,
      I84 => n_0_idel_pat_detect_valid_r_i_1,
      I85 => n_0_mpr_dec_cpt_r_i_1,
      I86 => n_0_found_stable_eye_last_r_i_1,
      I87 => n_0_idel_adj_inc_i_1,
      I88 => n_0_pi_cnt_dec_i_1,
      I89 => n_0_rdlvl_stg1_done_i_1,
      I9 => \n_0_gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1\,
      I90 => n_0_rdlvl_rank_done_r_i_1,
      I91 => n_0_rdlvl_last_byte_done_i_1,
      I92 => n_0_pi_stg2_load_timing_i_1,
      I93 => \n_0_gen_pat_match_div2.idel_pat_data_match_i_1\,
      I94(0) => I43(0),
      I95 => n_0_found_second_edge_r_i_1,
      I96 => I77,
      I97 => \^calib_in_common\,
      I98 => \^calib_sel\(0),
      I99 => n_11_u_ddr_phy_init,
      O1 => n_1_u_ddr_phy_rdlvl,
      O10 => O10,
      O100 => n_376_u_ddr_phy_rdlvl,
      O101 => n_384_u_ddr_phy_rdlvl,
      O102 => n_385_u_ddr_phy_rdlvl,
      O103 => n_386_u_ddr_phy_rdlvl,
      O104 => n_387_u_ddr_phy_rdlvl,
      O105 => n_388_u_ddr_phy_rdlvl,
      O106 => n_389_u_ddr_phy_rdlvl,
      O107 => n_390_u_ddr_phy_rdlvl,
      O108 => n_391_u_ddr_phy_rdlvl,
      O109 => n_392_u_ddr_phy_rdlvl,
      O11 => n_132_u_ddr_phy_rdlvl,
      O110 => n_394_u_ddr_phy_rdlvl,
      O111 => n_395_u_ddr_phy_rdlvl,
      O112 => n_396_u_ddr_phy_rdlvl,
      O113(3) => n_397_u_ddr_phy_rdlvl,
      O113(2) => n_398_u_ddr_phy_rdlvl,
      O113(1) => n_399_u_ddr_phy_rdlvl,
      O113(0) => n_400_u_ddr_phy_rdlvl,
      O114(4 downto 0) => \cal1_wait_cnt_r_reg__0\(4 downto 0),
      O115(3 downto 0) => \wait_cnt_r_reg__0\(3 downto 0),
      O116(4 downto 0) => idelay_tap_cnt_slice_r(4 downto 0),
      O117 => n_415_u_ddr_phy_rdlvl,
      O118(11 downto 0) => samp_edge_cnt0_r_reg(11 downto 0),
      O119(3) => n_428_u_ddr_phy_rdlvl,
      O119(2) => n_429_u_ddr_phy_rdlvl,
      O119(1) => n_430_u_ddr_phy_rdlvl,
      O119(0) => n_431_u_ddr_phy_rdlvl,
      O12 => n_133_u_ddr_phy_rdlvl,
      O120(11 downto 0) => samp_edge_cnt1_r_reg(11 downto 0),
      O121 => n_451_u_ddr_phy_rdlvl,
      O122 => n_452_u_ddr_phy_rdlvl,
      O123 => n_455_u_ddr_phy_rdlvl,
      O124 => n_457_u_ddr_phy_rdlvl,
      O125 => n_458_u_ddr_phy_rdlvl,
      O126 => n_459_u_ddr_phy_rdlvl,
      O127 => n_460_u_ddr_phy_rdlvl,
      O128 => n_461_u_ddr_phy_rdlvl,
      O129 => n_462_u_ddr_phy_rdlvl,
      O13 => n_134_u_ddr_phy_rdlvl,
      O130(5 downto 0) => O53(5 downto 0),
      O14 => n_141_u_ddr_phy_rdlvl,
      O15 => O11,
      O16 => \^pi_fine_dly_dec_done\,
      O17 => n_156_u_ddr_phy_rdlvl,
      O18 => n_165_u_ddr_phy_rdlvl,
      O19 => n_166_u_ddr_phy_rdlvl,
      O2 => n_2_u_ddr_phy_rdlvl,
      O20 => n_167_u_ddr_phy_rdlvl,
      O21 => n_168_u_ddr_phy_rdlvl,
      O22 => n_169_u_ddr_phy_rdlvl,
      O23 => n_170_u_ddr_phy_rdlvl,
      O24 => n_171_u_ddr_phy_rdlvl,
      O25 => n_172_u_ddr_phy_rdlvl,
      O26 => n_173_u_ddr_phy_rdlvl,
      O27 => n_199_u_ddr_phy_rdlvl,
      O28 => n_200_u_ddr_phy_rdlvl,
      O29 => n_219_u_ddr_phy_rdlvl,
      O3 => n_3_u_ddr_phy_rdlvl,
      O30 => n_227_u_ddr_phy_rdlvl,
      O31 => n_235_u_ddr_phy_rdlvl,
      O32 => n_243_u_ddr_phy_rdlvl,
      O33 => n_251_u_ddr_phy_rdlvl,
      O34 => n_259_u_ddr_phy_rdlvl,
      O35 => n_267_u_ddr_phy_rdlvl,
      O36 => n_275_u_ddr_phy_rdlvl,
      O37 => n_282_u_ddr_phy_rdlvl,
      O38 => n_284_u_ddr_phy_rdlvl,
      O39 => O12,
      O4 => n_4_u_ddr_phy_rdlvl,
      O40 => \^o3\,
      O41 => n_289_u_ddr_phy_rdlvl,
      O42 => n_290_u_ddr_phy_rdlvl,
      O43 => n_291_u_ddr_phy_rdlvl,
      O44 => n_298_u_ddr_phy_rdlvl,
      O45 => n_299_u_ddr_phy_rdlvl,
      O46 => n_300_u_ddr_phy_rdlvl,
      O47 => n_301_u_ddr_phy_rdlvl,
      O48 => n_302_u_ddr_phy_rdlvl,
      O49 => n_303_u_ddr_phy_rdlvl,
      O5 => n_6_u_ddr_phy_rdlvl,
      O50 => n_304_u_ddr_phy_rdlvl,
      O51 => n_305_u_ddr_phy_rdlvl,
      O52 => n_306_u_ddr_phy_rdlvl,
      O53 => n_307_u_ddr_phy_rdlvl,
      O54 => n_308_u_ddr_phy_rdlvl,
      O55 => n_309_u_ddr_phy_rdlvl,
      O56(5 downto 1) => right_edge_taps_r(5 downto 1),
      O56(0) => n_315_u_ddr_phy_rdlvl,
      O57 => n_316_u_ddr_phy_rdlvl,
      O58(5) => n_322_u_ddr_phy_rdlvl,
      O58(4) => n_323_u_ddr_phy_rdlvl,
      O58(3) => n_324_u_ddr_phy_rdlvl,
      O58(2) => n_325_u_ddr_phy_rdlvl,
      O58(1) => n_326_u_ddr_phy_rdlvl,
      O58(0) => n_327_u_ddr_phy_rdlvl,
      O59 => n_328_u_ddr_phy_rdlvl,
      O6 => n_7_u_ddr_phy_rdlvl,
      O60 => n_329_u_ddr_phy_rdlvl,
      O61 => n_330_u_ddr_phy_rdlvl,
      O62 => n_331_u_ddr_phy_rdlvl,
      O63 => n_332_u_ddr_phy_rdlvl,
      O64 => n_333_u_ddr_phy_rdlvl,
      O65 => n_334_u_ddr_phy_rdlvl,
      O66 => n_335_u_ddr_phy_rdlvl,
      O67 => n_336_u_ddr_phy_rdlvl,
      O68 => n_337_u_ddr_phy_rdlvl,
      O69 => n_338_u_ddr_phy_rdlvl,
      O7 => n_9_u_ddr_phy_rdlvl,
      O70 => n_339_u_ddr_phy_rdlvl,
      O71 => n_340_u_ddr_phy_rdlvl,
      O72 => n_341_u_ddr_phy_rdlvl,
      O73 => n_342_u_ddr_phy_rdlvl,
      O74 => n_343_u_ddr_phy_rdlvl,
      O75 => n_344_u_ddr_phy_rdlvl,
      O76 => n_345_u_ddr_phy_rdlvl,
      O77 => n_346_u_ddr_phy_rdlvl,
      O78 => n_347_u_ddr_phy_rdlvl,
      O79 => n_348_u_ddr_phy_rdlvl,
      O8 => n_10_u_ddr_phy_rdlvl,
      O80 => n_349_u_ddr_phy_rdlvl,
      O81 => n_351_u_ddr_phy_rdlvl,
      O82(0) => n_352_u_ddr_phy_rdlvl,
      O83(0) => n_353_u_ddr_phy_rdlvl,
      O84 => n_354_u_ddr_phy_rdlvl,
      O85 => n_355_u_ddr_phy_rdlvl,
      O86 => n_356_u_ddr_phy_rdlvl,
      O87 => n_357_u_ddr_phy_rdlvl,
      O88 => n_358_u_ddr_phy_rdlvl,
      O89 => n_359_u_ddr_phy_rdlvl,
      O9 => n_125_u_ddr_phy_rdlvl,
      O90 => n_361_u_ddr_phy_rdlvl,
      O91 => n_363_u_ddr_phy_rdlvl,
      O92 => n_365_u_ddr_phy_rdlvl,
      O93 => n_367_u_ddr_phy_rdlvl,
      O94 => n_369_u_ddr_phy_rdlvl,
      O95 => n_370_u_ddr_phy_rdlvl,
      O96 => n_372_u_ddr_phy_rdlvl,
      O97 => n_373_u_ddr_phy_rdlvl,
      O98 => n_374_u_ddr_phy_rdlvl,
      O99 => n_375_u_ddr_phy_rdlvl,
      Q(5 downto 0) => Q(5 downto 0),
      S(3) => \n_0_cnt_idel_dec_cpt_r[1]_i_12\,
      S(2) => \n_0_cnt_idel_dec_cpt_r[1]_i_13\,
      S(1) => \n_0_cnt_idel_dec_cpt_r[1]_i_14\,
      S(0) => \n_0_cnt_idel_dec_cpt_r[1]_i_15\,
      SR(0) => \n_0_pi_stg2_reg_l_timing[5]_i_1\,
      cal1_wait_cnt_en_r => cal1_wait_cnt_en_r,
      cal1_wait_cnt_en_r0 => cal1_wait_cnt_en_r0,
      cal1_wait_r => cal1_wait_r,
      calib_zero_inputs => calib_zero_inputs,
      ck_addr_cmd_delay_done => ck_addr_cmd_delay_done,
      cnt_idel_dec_cpt_r2(4 downto 2) => data1(5 downto 3),
      cnt_idel_dec_cpt_r2(1 downto 0) => data1(1 downto 0),
      detect_edge_done_r => detect_edge_done_r,
      dqs_po_dec_done => \^dqs_po_dec_done\,
      dqs_po_dec_done_r2 => dqs_po_dec_done_r2,
      found_stable_eye_last_r => found_stable_eye_last_r,
      idel_pat0_data_match_r0 => idel_pat0_data_match_r0,
      idel_pat0_match_fall0_and_r => idel_pat0_match_fall0_and_r,
      idel_pat0_match_fall0_r(7 downto 0) => idel_pat0_match_fall0_r(7 downto 0),
      idel_pat0_match_fall1_and_r => idel_pat0_match_fall1_and_r,
      idel_pat0_match_fall1_r(7 downto 0) => idel_pat0_match_fall1_r(7 downto 0),
      idel_pat0_match_rise0_and_r => idel_pat0_match_rise0_and_r,
      idel_pat0_match_rise0_r(5 downto 4) => idel_pat0_match_rise0_r(7 downto 6),
      idel_pat0_match_rise0_r(3 downto 1) => idel_pat0_match_rise0_r(4 downto 2),
      idel_pat0_match_rise0_r(0) => idel_pat0_match_rise0_r(0),
      idel_pat0_match_rise1_and_r => idel_pat0_match_rise1_and_r,
      idel_pat0_match_rise1_r(7 downto 0) => idel_pat0_match_rise1_r(7 downto 0),
      idel_pat1_data_match_r0 => idel_pat1_data_match_r0,
      idel_pat1_match_fall0_and_r => idel_pat1_match_fall0_and_r,
      idel_pat1_match_fall0_r(5 downto 3) => idel_pat1_match_fall0_r(7 downto 5),
      idel_pat1_match_fall0_r(2 downto 0) => idel_pat1_match_fall0_r(3 downto 1),
      idel_pat1_match_fall1_and_r => idel_pat1_match_fall1_and_r,
      idel_pat1_match_fall1_r(5) => idel_pat1_match_fall1_r(7),
      idel_pat1_match_fall1_r(4 downto 2) => idel_pat1_match_fall1_r(5 downto 3),
      idel_pat1_match_fall1_r(1 downto 0) => idel_pat1_match_fall1_r(1 downto 0),
      idel_pat1_match_rise0_and_r => idel_pat1_match_rise0_and_r,
      idel_pat1_match_rise0_r(5 downto 3) => idel_pat1_match_rise0_r(6 downto 4),
      idel_pat1_match_rise0_r(2 downto 0) => idel_pat1_match_rise0_r(2 downto 0),
      idel_pat1_match_rise1_and_r => idel_pat1_match_rise1_and_r,
      idel_pat1_match_rise1_r(5 downto 4) => idel_pat1_match_rise1_r(7 downto 6),
      idel_pat1_match_rise1_r(3 downto 1) => idel_pat1_match_rise1_r(4 downto 2),
      idel_pat1_match_rise1_r(0) => idel_pat1_match_rise1_r(0),
      idelay_ce_int => idelay_ce_int,
      idelay_inc_int => idelay_inc_int,
      mpr_rdlvl_start_r => mpr_rdlvl_start_r,
      \out\(25) => p_0_in359_in,
      \out\(24) => n_59_u_ddr_phy_rdlvl,
      \out\(23) => n_60_u_ddr_phy_rdlvl,
      \out\(22) => n_61_u_ddr_phy_rdlvl,
      \out\(21) => p_9_in,
      \out\(20) => p_8_in,
      \out\(19) => n_64_u_ddr_phy_rdlvl,
      \out\(18) => n_65_u_ddr_phy_rdlvl,
      \out\(17) => n_66_u_ddr_phy_rdlvl,
      \out\(16) => n_67_u_ddr_phy_rdlvl,
      \out\(15) => p_11_in,
      \out\(14) => cal1_dq_idel_inc,
      \out\(13) => p_0_in38_in,
      \out\(12) => n_71_u_ddr_phy_rdlvl,
      \out\(11) => p_41_in,
      \out\(10) => n_73_u_ddr_phy_rdlvl,
      \out\(9) => p_6_in,
      \out\(8) => p_2_in40_in,
      \out\(7) => n_76_u_ddr_phy_rdlvl,
      \out\(6) => n_77_u_ddr_phy_rdlvl,
      \out\(5) => n_78_u_ddr_phy_rdlvl,
      \out\(4) => n_79_u_ddr_phy_rdlvl,
      \out\(3) => p_0_in368_in,
      \out\(2) => \^out\(0),
      \out\(1) => n_82_u_ddr_phy_rdlvl,
      \out\(0) => n_83_u_ddr_phy_rdlvl,
      p_0_in100_in => p_0_in100_in,
      p_0_in103_in => p_0_in103_in,
      p_0_in106_in => p_0_in106_in,
      p_0_in10_in => p_0_in10_in,
      p_0_in139_in => p_0_in139_in,
      p_0_in13_in => p_0_in13_in,
      p_0_in151_in => p_0_in151_in,
      p_0_in164_in => p_0_in164_in,
      p_0_in16_in => p_0_in16_in,
      p_0_in177_in => p_0_in177_in,
      p_0_in190_in => p_0_in190_in,
      p_0_in1_in => p_0_in1_in,
      p_0_in203_in => p_0_in203_in,
      p_0_in216_in => p_0_in216_in,
      p_0_in229_in => p_0_in229_in,
      p_0_in242_in => p_0_in242_in,
      p_0_in255_in => p_0_in255_in,
      p_0_in268_in => p_0_in268_in,
      p_0_in281_in => p_0_in281_in,
      p_0_in294_in => p_0_in294_in,
      p_0_in307_in => p_0_in307_in,
      p_0_in4_in => p_0_in4_in,
      p_0_in7_in => p_0_in7_in,
      p_0_in91_in => p_0_in91_in,
      p_0_in94_in => p_0_in94_in,
      p_0_in97_in => p_0_in97_in,
      p_142_out => p_142_out,
      p_155_out => p_155_out,
      p_168_out => p_168_out,
      p_181_out => p_181_out,
      p_194_out => p_194_out,
      p_1_in11_in => p_1_in11_in,
      p_1_in141_in => p_1_in141_in,
      p_1_in14_in => p_1_in14_in,
      p_1_in154_in => p_1_in154_in,
      p_1_in167_in => p_1_in167_in,
      p_1_in17_in => p_1_in17_in,
      p_1_in180_in => p_1_in180_in,
      p_1_in193_in => p_1_in193_in,
      p_1_in206_in => p_1_in206_in,
      p_1_in219_in => p_1_in219_in,
      p_1_in232_in => p_1_in232_in,
      p_1_in245_in => p_1_in245_in,
      p_1_in258_in => p_1_in258_in,
      p_1_in271_in => p_1_in271_in,
      p_1_in284_in => p_1_in284_in,
      p_1_in297_in => p_1_in297_in,
      p_1_in2_in => p_1_in2_in,
      p_1_in310_in => p_1_in310_in,
      p_1_in5_in => p_1_in5_in,
      p_1_in8_in => p_1_in8_in,
      p_207_out => p_207_out,
      p_220_out => p_220_out,
      p_233_out => p_233_out,
      p_246_out => p_246_out,
      p_259_out => p_259_out,
      p_272_out => p_272_out,
      p_285_out => p_285_out,
      p_298_out => p_298_out,
      p_2_in152_in => p_2_in152_in,
      p_2_in165_in => p_2_in165_in,
      p_2_in178_in => p_2_in178_in,
      p_2_in191_in => p_2_in191_in,
      p_2_in204_in => p_2_in204_in,
      p_2_in217_in => p_2_in217_in,
      p_2_in230_in => p_2_in230_in,
      p_2_in243_in => p_2_in243_in,
      p_2_in256_in => p_2_in256_in,
      p_2_in269_in => p_2_in269_in,
      p_2_in282_in => p_2_in282_in,
      p_2_in295_in => p_2_in295_in,
      p_2_in308_in => p_2_in308_in,
      p_311_out => p_311_out,
      p_324_out => p_324_out,
      p_337_out => p_337_out,
      p_3_in140_in => p_3_in140_in,
      p_3_in153_in => p_3_in153_in,
      p_3_in166_in => p_3_in166_in,
      p_3_in179_in => p_3_in179_in,
      p_3_in192_in => p_3_in192_in,
      p_3_in205_in => p_3_in205_in,
      p_3_in218_in => p_3_in218_in,
      p_3_in231_in => p_3_in231_in,
      p_3_in244_in => p_3_in244_in,
      p_3_in257_in => p_3_in257_in,
      p_3_in270_in => p_3_in270_in,
      p_3_in283_in => p_3_in283_in,
      p_3_in296_in => p_3_in296_in,
      p_3_in309_in => p_3_in309_in,
      pat0_data_match_r0 => pat0_data_match_r0,
      pat0_match_fall0_and_r => pat0_match_fall0_and_r,
      pat0_match_fall0_r(7 downto 0) => pat0_match_fall0_r(7 downto 0),
      pat0_match_fall1_and_r => pat0_match_fall1_and_r,
      pat0_match_fall1_r(7 downto 0) => pat0_match_fall1_r(7 downto 0),
      pat0_match_rise0_and_r => pat0_match_rise0_and_r,
      pat0_match_rise0_r(7 downto 0) => pat0_match_rise0_r(7 downto 0),
      pat0_match_rise1_and_r => pat0_match_rise1_and_r,
      pat0_match_rise1_r(7 downto 0) => pat0_match_rise1_r(7 downto 0),
      pat1_data_match_r0 => pat1_data_match_r0,
      pat1_match_fall0_and_r => pat1_match_fall0_and_r,
      pat1_match_fall0_r(5 downto 4) => pat1_match_fall0_r(7 downto 6),
      pat1_match_fall0_r(3 downto 1) => pat1_match_fall0_r(4 downto 2),
      pat1_match_fall0_r(0) => pat1_match_fall0_r(0),
      pat1_match_fall1_and_r => pat1_match_fall1_and_r,
      pat1_match_fall1_r(5 downto 3) => pat1_match_fall1_r(6 downto 4),
      pat1_match_fall1_r(2 downto 0) => pat1_match_fall1_r(2 downto 0),
      pat1_match_rise0_and_r => pat1_match_rise0_and_r,
      pat1_match_rise0_r(5 downto 3) => pat1_match_rise0_r(7 downto 5),
      pat1_match_rise0_r(2 downto 0) => pat1_match_rise0_r(3 downto 1),
      pat1_match_rise1_and_r => pat1_match_rise1_and_r,
      pat1_match_rise1_r(5) => pat1_match_rise1_r(7),
      pat1_match_rise1_r(4 downto 2) => pat1_match_rise1_r(5 downto 3),
      pat1_match_rise1_r(1 downto 0) => pat1_match_rise1_r(1 downto 0),
      pb_detect_edge_done_r(7 downto 0) => pb_detect_edge_done_r(7 downto 0),
      pb_found_stable_eye_r(7 downto 0) => pb_found_stable_eye_r(7 downto 0),
      pb_found_stable_eye_r55_out => pb_found_stable_eye_r55_out,
      pb_found_stable_eye_r59_out => pb_found_stable_eye_r59_out,
      pb_found_stable_eye_r63_out => pb_found_stable_eye_r63_out,
      pb_found_stable_eye_r67_out => pb_found_stable_eye_r67_out,
      pb_found_stable_eye_r71_out => pb_found_stable_eye_r71_out,
      pb_found_stable_eye_r75_out => pb_found_stable_eye_r75_out,
      pb_found_stable_eye_r79_out => pb_found_stable_eye_r79_out,
      pi_calib_done => pi_calib_done,
      pi_stg2_load_timing0 => pi_stg2_load_timing0,
      pi_stg2_rdlvl_cnt(1 downto 0) => pi_stg2_rdlvl_cnt(1 downto 0),
      prech_done => prech_done,
      rdlvl_last_byte_done => rdlvl_last_byte_done,
      rdlvl_prech_req => rdlvl_prech_req,
      rdlvl_stg1_done_r1 => \^rdlvl_stg1_done_r1\,
      rdlvl_stg1_rank_done => rdlvl_stg1_rank_done,
      rdlvl_stg1_start_r => rdlvl_stg1_start_r,
      reset_if => \^reset_if\,
      reset_if_r9 => reset_if_r9,
      samp_edge_cnt0_en_r => samp_edge_cnt0_en_r,
      samp_edge_cnt1_en_r0 => samp_edge_cnt1_en_r0,
      second_edge_taps_r(5) => n_463_u_ddr_phy_rdlvl,
      second_edge_taps_r(4) => n_464_u_ddr_phy_rdlvl,
      second_edge_taps_r(3) => n_465_u_ddr_phy_rdlvl,
      second_edge_taps_r(2) => n_466_u_ddr_phy_rdlvl,
      second_edge_taps_r(1) => n_467_u_ddr_phy_rdlvl,
      second_edge_taps_r(0) => n_468_u_ddr_phy_rdlvl,
      sr_valid_r112_out => sr_valid_r112_out,
      sr_valid_r2 => sr_valid_r2,
      stg1_wr_done => stg1_wr_done,
      tap_limit_cpt_r => tap_limit_cpt_r,
      tempmon_pi_f_en_r => tempmon_pi_f_en_r,
      tempmon_pi_f_inc_r => tempmon_pi_f_inc_r
    );
u_ddr_phy_wrcal: entity work.mig_7series_0_mig_7series_v2_3_ddr_phy_wrcal
    port map (
      CLK => CLK,
      E(0) => n_4_u_ddr_phy_wrcal,
      I1 => n_16_u_ddr_phy_init,
      I2 => \n_0_idelay_tap_cnt_r[0][1][4]_i_2\,
      I3 => \^calib_in_common\,
      I4 => \^calib_sel\(0),
      I42 => I42,
      I44 => I44,
      I45 => I45,
      I46 => I46,
      I47 => I47,
      I48 => I48,
      I49 => I49,
      I5 => \^o3\,
      I50 => I50,
      I51 => I51,
      I52 => I52,
      I53 => I53,
      I54 => I54,
      I55 => I55,
      I56 => I56,
      I57 => I57,
      I58 => I58,
      I59 => I59,
      I6 => n_2_ddr_phy_tempmon_0,
      I60 => I60,
      I61 => I61,
      I62 => I62,
      I63 => I63,
      I64 => I64,
      I65 => I65,
      I66 => I66,
      I67 => I67,
      I68 => I68,
      I69 => I69,
      I7 => I7,
      I70 => I70,
      I71 => I71,
      I72 => I72,
      I73 => I73,
      I74 => I74,
      I75 => I75,
      I76 => I76,
      I77 => I77,
      I8 => n_205_u_ddr_phy_init,
      O1 => n_6_u_ddr_phy_wrcal,
      O2 => n_9_u_ddr_phy_wrcal,
      O22 => O22,
      O23 => O23,
      O3 => \^o20\,
      O4 => n_11_u_ddr_phy_wrcal,
      O50 => \^o50\,
      O51 => \^o51\,
      O52 => \^o52\,
      Q(0) => \^o21\(0),
      SS(0) => SS(0),
      calib_zero_inputs => calib_zero_inputs,
      dqs_found_prech_req => dqs_found_prech_req,
      idelay_ce_int => idelay_ce_int,
      idelay_ld_rst => idelay_ld_rst,
      idelay_ld_rst_4 => idelay_ld_rst_4,
      phy_if_reset_w => phy_if_reset_w,
      phy_rddata_en => phy_rddata_en,
      pi_stg2_rdlvl_cnt(1 downto 0) => pi_stg2_rdlvl_cnt(1 downto 0),
      prech_done => prech_done,
      prech_req => prech_req,
      rdlvl_prech_req => rdlvl_prech_req,
      wrcal_prech_req => wrcal_prech_req,
      wrcal_rd_wait => wrcal_rd_wait,
      wrlvl_byte_redo => wrlvl_byte_redo
    );
\wait_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \wait_cnt_r_reg__0\(1),
      I1 => \wait_cnt_r_reg__0\(0),
      O => \n_0_wait_cnt_r[1]_i_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_rank_common is
  port (
    maint_prescaler_tick_r : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    periodic_rd_grant_r : out STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    maint_ref_zq_wip : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    I29 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    app_zq_ns : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    periodic_rd_request_r : in STD_LOGIC;
    I3 : in STD_LOGIC;
    insert_maint_r1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    periodic_rd_cntr1_r : in STD_LOGIC;
    I4 : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    wait_for_maint_r : in STD_LOGIC;
    I8 : in STD_LOGIC;
    wait_for_maint_r_0 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    wait_for_maint_r_1 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    wait_for_maint_r_2 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    maint_wip_r : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_rank_common : entity is "mig_7series_v2_3_rank_common";
end mig_7series_0_mig_7series_v2_3_rank_common;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_rank_common is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal app_ref_ack_ns : STD_LOGIC;
  signal app_ref_ns : STD_LOGIC;
  signal app_ref_r : STD_LOGIC;
  signal \^app_sr_active\ : STD_LOGIC;
  signal app_zq_r : STD_LOGIC;
  signal ckesr_timer_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal inhbt_srx : STD_LOGIC;
  signal \maint_prescaler.maint_prescaler_r_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal maint_prescaler_r0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal maint_prescaler_tick_ns : STD_LOGIC;
  signal \^maint_prescaler_tick_r\ : STD_LOGIC;
  signal maint_sre_r : STD_LOGIC;
  signal maint_zq_ns : STD_LOGIC;
  signal n_0_app_sr_active_r_i_1 : STD_LOGIC;
  signal \n_0_maint_prescaler.maint_prescaler_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_maint_prescaler.maint_prescaler_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_maintenance_request.maint_arb0\ : STD_LOGIC;
  signal \n_0_periodic_read_request.periodic_rd_grant_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_periodic_read_request.periodic_rd_r_cnt_i_1\ : STD_LOGIC;
  signal \n_0_periodic_read_request.upd_last_master_r_reg\ : STD_LOGIC;
  signal \n_0_refresh_generation.refresh_bank_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_refresh_generation.refresh_bank_r[0]_i_3\ : STD_LOGIC;
  signal \n_0_refresh_timer.refresh_timer_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_refresh_timer.refresh_timer_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_refresh_timer.refresh_timer_r[5]_i_4\ : STD_LOGIC;
  signal \n_0_refresh_timer.refresh_timer_r[5]_i_5\ : STD_LOGIC;
  signal \n_0_sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_sr_cntrl.sre_request_logic.sre_request_r_i_1\ : STD_LOGIC;
  signal \n_1_maintenance_request.maint_arb0\ : STD_LOGIC;
  signal \n_2_maintenance_request.maint_arb0\ : STD_LOGIC;
  signal new_maint_rank_r : STD_LOGIC;
  signal \^periodic_rd_grant_r\ : STD_LOGIC;
  signal periodic_rd_ns : STD_LOGIC;
  signal periodic_rd_r_cnt : STD_LOGIC;
  signal \refresh_timer.refresh_timer_r_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal refresh_timer_r0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal refresh_timer_r0_0 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sre_request_r : STD_LOGIC;
  signal upd_last_master_ns : STD_LOGIC;
  signal upd_last_master_ns7_out : STD_LOGIC;
  signal upd_last_master_r : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of app_ref_ack_r_i_1 : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of app_ref_r_i_1 : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of app_sr_active_r_i_1 : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of auto_pre_r_lcl_i_3 : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of cke_r_i_1 : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \maint_controller.maint_hit_busies_r[3]_i_3\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \maint_prescaler.maint_prescaler_r[1]_i_1\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \maint_prescaler.maint_prescaler_r[2]_i_1\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \maint_prescaler.maint_prescaler_r[3]_i_1\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \maint_prescaler.maint_prescaler_r[4]_i_3\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \periodic_rd_generation.periodic_rd_cntr1_r_i_1\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \periodic_read_request.periodic_rd_grant_r[0]_i_1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \periodic_read_request.periodic_rd_r_cnt_i_1\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \periodic_read_request.upd_last_master_r_i_1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of q_has_rd_r_i_2 : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \refresh_generation.refresh_bank_r[0]_i_2\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \refresh_timer.refresh_timer_r[1]_i_1\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \refresh_timer.refresh_timer_r[2]_i_1\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \refresh_timer.refresh_timer_r[3]_i_1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \refresh_timer.refresh_timer_r[4]_i_1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \refresh_timer.refresh_timer_r[5]_i_5\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of wait_for_maint_r_lcl_i_1 : label is "soft_lutpair529";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  app_sr_active <= \^app_sr_active\;
  maint_prescaler_tick_r <= \^maint_prescaler_tick_r\;
  periodic_rd_grant_r <= \^periodic_rd_grant_r\;
app_ref_ack_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => app_ref_r,
      I1 => I4,
      I2 => I3,
      O => app_ref_ack_ns
    );
app_ref_ack_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => app_ref_ack_ns,
      Q => app_ref_ack,
      R => '0'
    );
app_ref_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => I3,
      I1 => app_ref_r,
      I2 => I4,
      I3 => app_ref_req,
      O => app_ref_ns
    );
app_ref_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => app_ref_ns,
      Q => app_ref_r,
      R => '0'
    );
app_sr_active_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
    port map (
      I0 => maint_sre_r,
      I1 => \^o4\,
      I2 => insert_maint_r1,
      I3 => \^app_sr_active\,
      O => n_0_app_sr_active_r_i_1
    );
app_sr_active_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_app_sr_active_r_i_1,
      Q => \^app_sr_active\,
      R => '0'
    );
app_zq_ack_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => app_zq_r,
      Q => app_zq_ack,
      R => '0'
    );
app_zq_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => app_zq_ns,
      Q => app_zq_r,
      R => '0'
    );
auto_pre_r_lcl_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111F1111"
    )
    port map (
      I0 => \^o1\,
      I1 => maint_wip_r,
      I2 => maint_sre_r,
      I3 => \^o2\,
      I4 => \^o5\,
      O => O14
    );
cke_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CEC"
    )
    port map (
      I0 => \^o4\,
      I1 => I20(0),
      I2 => insert_maint_r1,
      I3 => maint_sre_r,
      O => D(0)
    );
\cmd_pipe_plus.mc_ras_n[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o4\,
      I2 => insert_maint_r1,
      I3 => I16,
      I4 => I21(0),
      O => O16
    );
\maint_controller.maint_hit_busies_r[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \^o5\,
      I1 => \^o2\,
      I2 => maint_sre_r,
      O => O15
    );
\maint_controller.maint_wip_r_lcl_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => I14,
      I1 => \^o1\,
      I2 => maint_wip_r,
      O => O12
    );
\maint_prescaler.maint_prescaler_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      O => maint_prescaler_r0(0)
    );
\maint_prescaler.maint_prescaler_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      I1 => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      O => \n_0_maint_prescaler.maint_prescaler_r[1]_i_1\
    );
\maint_prescaler.maint_prescaler_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(2),
      I1 => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      I2 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      O => maint_prescaler_r0(2)
    );
\maint_prescaler.maint_prescaler_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(3),
      I1 => \maint_prescaler.maint_prescaler_r_reg__0\(2),
      I2 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      I3 => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      O => maint_prescaler_r0(3)
    );
\maint_prescaler.maint_prescaler_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000004FFFFFFFF"
    )
    port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(2),
      I1 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      I2 => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      I3 => \maint_prescaler.maint_prescaler_r_reg__0\(4),
      I4 => \maint_prescaler.maint_prescaler_r_reg__0\(3),
      I5 => I3,
      O => \n_0_maint_prescaler.maint_prescaler_r[4]_i_1\
    );
\maint_prescaler.maint_prescaler_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(3),
      I1 => \maint_prescaler.maint_prescaler_r_reg__0\(4),
      I2 => \maint_prescaler.maint_prescaler_r_reg__0\(2),
      I3 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      I4 => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      O => sel
    );
\maint_prescaler.maint_prescaler_r[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(4),
      I1 => \maint_prescaler.maint_prescaler_r_reg__0\(3),
      I2 => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      I3 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      I4 => \maint_prescaler.maint_prescaler_r_reg__0\(2),
      O => maint_prescaler_r0(4)
    );
\maint_prescaler.maint_prescaler_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => sel,
      D => maint_prescaler_r0(0),
      Q => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      R => \n_0_maint_prescaler.maint_prescaler_r[4]_i_1\
    );
\maint_prescaler.maint_prescaler_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => sel,
      D => \n_0_maint_prescaler.maint_prescaler_r[1]_i_1\,
      Q => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      R => \n_0_maint_prescaler.maint_prescaler_r[4]_i_1\
    );
\maint_prescaler.maint_prescaler_r_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => sel,
      D => maint_prescaler_r0(2),
      Q => \maint_prescaler.maint_prescaler_r_reg__0\(2),
      S => \n_0_maint_prescaler.maint_prescaler_r[4]_i_1\
    );
\maint_prescaler.maint_prescaler_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => sel,
      D => maint_prescaler_r0(3),
      Q => \maint_prescaler.maint_prescaler_r_reg__0\(3),
      R => \n_0_maint_prescaler.maint_prescaler_r[4]_i_1\
    );
\maint_prescaler.maint_prescaler_r_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => sel,
      D => maint_prescaler_r0(4),
      Q => \maint_prescaler.maint_prescaler_r_reg__0\(4),
      S => \n_0_maint_prescaler.maint_prescaler_r[4]_i_1\
    );
\maint_prescaler.maint_prescaler_tick_r_lcl_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
    port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(3),
      I1 => \maint_prescaler.maint_prescaler_r_reg__0\(4),
      I2 => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      I3 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      I4 => \maint_prescaler.maint_prescaler_r_reg__0\(2),
      O => maint_prescaler_tick_ns
    );
\maint_prescaler.maint_prescaler_tick_r_lcl_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => maint_prescaler_tick_ns,
      Q => \^maint_prescaler_tick_r\,
      R => '0'
    );
maint_ref_zq_wip_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => I1,
      Q => maint_ref_zq_wip,
      R => '0'
    );
\maintenance_request.maint_arb0\: entity work.mig_7series_0_mig_7series_v2_3_round_robin_arb
    port map (
      CLK => CLK,
      I1 => \^o5\,
      I13 => I13,
      I16 => I16,
      I18 => I18,
      I2 => \^o4\,
      I3 => \^o2\,
      I4 => I3,
      I5 => I4,
      O1 => \n_0_maintenance_request.maint_arb0\,
      O2 => \n_1_maintenance_request.maint_arb0\,
      O3 => \n_2_maintenance_request.maint_arb0\,
      app_sr_req => app_sr_req,
      ckesr_timer_r(1 downto 0) => ckesr_timer_r(1 downto 0),
      inhbt_srx => inhbt_srx,
      maint_sre_r => maint_sre_r,
      sre_request_r => sre_request_r,
      upd_last_master_r => upd_last_master_r
    );
\maintenance_request.maint_rank_r_lcl_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_maintenance_request.maint_arb0\,
      Q => \^o5\,
      R => '0'
    );
\maintenance_request.maint_req_r_lcl_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => new_maint_rank_r,
      Q => \^o1\,
      R => '0'
    );
\maintenance_request.maint_sre_r_lcl_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_1_maintenance_request.maint_arb0\,
      Q => maint_sre_r,
      R => SS(0)
    );
\maintenance_request.maint_srx_r_lcl_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => ckesr_timer_r(1),
      I1 => ckesr_timer_r(0),
      O => inhbt_srx
    );
\maintenance_request.maint_srx_r_lcl_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_2_maintenance_request.maint_arb0\,
      Q => \^o4\,
      R => SS(0)
    );
\maintenance_request.maint_zq_r_lcl_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \^o2\,
      I1 => I13,
      I2 => upd_last_master_r,
      O => maint_zq_ns
    );
\maintenance_request.maint_zq_r_lcl_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => maint_zq_ns,
      Q => \^o2\,
      R => '0'
    );
\maintenance_request.new_maint_rank_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => upd_last_master_r,
      Q => new_maint_rank_r,
      R => '0'
    );
\maintenance_request.upd_last_master_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008A00000000"
    )
    port map (
      I0 => I3,
      I1 => sre_request_r,
      I2 => I4,
      I3 => upd_last_master_r,
      I4 => new_maint_rank_r,
      I5 => I19,
      O => upd_last_master_ns7_out
    );
\maintenance_request.upd_last_master_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => upd_last_master_ns7_out,
      Q => upd_last_master_r,
      R => '0'
    );
\periodic_rd_generation.periodic_rd_cntr1_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => I2,
      I1 => \^periodic_rd_grant_r\,
      I2 => periodic_rd_cntr1_r,
      O => O6
    );
\periodic_read_request.periodic_rd_grant_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
    port map (
      I0 => periodic_rd_request_r,
      I1 => I3,
      I2 => \n_0_periodic_read_request.upd_last_master_r_reg\,
      I3 => \^o3\,
      I4 => \^periodic_rd_grant_r\,
      O => \n_0_periodic_read_request.periodic_rd_grant_r[0]_i_1\
    );
\periodic_read_request.periodic_rd_grant_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_periodic_read_request.periodic_rd_grant_r[0]_i_1\,
      Q => \^periodic_rd_grant_r\,
      R => '0'
    );
\periodic_read_request.periodic_rd_r_cnt_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \^o3\,
      I1 => I2,
      I2 => periodic_rd_r_cnt,
      O => \n_0_periodic_read_request.periodic_rd_r_cnt_i_1\
    );
\periodic_read_request.periodic_rd_r_cnt_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_periodic_read_request.periodic_rd_r_cnt_i_1\,
      Q => periodic_rd_r_cnt,
      R => SR(0)
    );
\periodic_read_request.periodic_rd_r_lcl_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF700000"
    )
    port map (
      I0 => periodic_rd_r_cnt,
      I1 => I2,
      I2 => \^o3\,
      I3 => \n_0_periodic_read_request.upd_last_master_r_reg\,
      I4 => I3,
      O => periodic_rd_ns
    );
\periodic_read_request.periodic_rd_r_lcl_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => periodic_rd_ns,
      Q => \^o3\,
      R => '0'
    );
\periodic_read_request.upd_last_master_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => periodic_rd_request_r,
      I1 => I3,
      I2 => \n_0_periodic_read_request.upd_last_master_r_reg\,
      I3 => \^o3\,
      O => upd_last_master_ns
    );
\periodic_read_request.upd_last_master_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => upd_last_master_ns,
      Q => \n_0_periodic_read_request.upd_last_master_r_reg\,
      R => '0'
    );
q_has_rd_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
    port map (
      I0 => maint_sre_r,
      I1 => \^o2\,
      I2 => \^o5\,
      I3 => \^o1\,
      O => O13
    );
\refresh_generation.refresh_bank_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88820008"
    )
    port map (
      I0 => I3,
      I1 => I4,
      I2 => app_ref_req,
      I3 => \n_0_refresh_generation.refresh_bank_r[0]_i_2\,
      I4 => \n_0_refresh_generation.refresh_bank_r[0]_i_3\,
      O => O7
    );
\refresh_generation.refresh_bank_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => \n_0_refresh_timer.refresh_timer_r[5]_i_4\,
      I1 => \refresh_timer.refresh_timer_r_reg__0\(1),
      I2 => \refresh_timer.refresh_timer_r_reg__0\(0),
      I3 => \refresh_timer.refresh_timer_r_reg__0\(2),
      I4 => \^maint_prescaler_tick_r\,
      O => \n_0_refresh_generation.refresh_bank_r[0]_i_2\
    );
\refresh_generation.refresh_bank_r[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
    port map (
      I0 => maint_sre_r,
      I1 => \^o4\,
      I2 => \^o2\,
      I3 => insert_maint_r1,
      I4 => \^o5\,
      O => \n_0_refresh_generation.refresh_bank_r[0]_i_3\
    );
\refresh_timer.refresh_timer_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(0),
      O => refresh_timer_r0(0)
    );
\refresh_timer.refresh_timer_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(1),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(0),
      O => \n_0_refresh_timer.refresh_timer_r[1]_i_1\
    );
\refresh_timer.refresh_timer_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(2),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(0),
      I2 => \refresh_timer.refresh_timer_r_reg__0\(1),
      O => refresh_timer_r0(2)
    );
\refresh_timer.refresh_timer_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(3),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(2),
      I2 => \refresh_timer.refresh_timer_r_reg__0\(1),
      I3 => \refresh_timer.refresh_timer_r_reg__0\(0),
      O => refresh_timer_r0(3)
    );
\refresh_timer.refresh_timer_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(4),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(3),
      I2 => \refresh_timer.refresh_timer_r_reg__0\(0),
      I3 => \refresh_timer.refresh_timer_r_reg__0\(1),
      I4 => \refresh_timer.refresh_timer_r_reg__0\(2),
      O => refresh_timer_r0(4)
    );
\refresh_timer.refresh_timer_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200000FFFFFFFF"
    )
    port map (
      I0 => \^maint_prescaler_tick_r\,
      I1 => \refresh_timer.refresh_timer_r_reg__0\(2),
      I2 => \refresh_timer.refresh_timer_r_reg__0\(0),
      I3 => \refresh_timer.refresh_timer_r_reg__0\(1),
      I4 => \n_0_refresh_timer.refresh_timer_r[5]_i_4\,
      I5 => I3,
      O => \n_0_refresh_timer.refresh_timer_r[5]_i_1\
    );
\refresh_timer.refresh_timer_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
    port map (
      I0 => \^maint_prescaler_tick_r\,
      I1 => \refresh_timer.refresh_timer_r_reg__0\(4),
      I2 => \refresh_timer.refresh_timer_r_reg__0\(5),
      I3 => \refresh_timer.refresh_timer_r_reg__0\(3),
      I4 => \n_0_refresh_timer.refresh_timer_r[5]_i_5\,
      O => refresh_timer_r0_0
    );
\refresh_timer.refresh_timer_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(5),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(4),
      I2 => \refresh_timer.refresh_timer_r_reg__0\(2),
      I3 => \refresh_timer.refresh_timer_r_reg__0\(1),
      I4 => \refresh_timer.refresh_timer_r_reg__0\(0),
      I5 => \refresh_timer.refresh_timer_r_reg__0\(3),
      O => refresh_timer_r0(5)
    );
\refresh_timer.refresh_timer_r[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(4),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(5),
      I2 => \refresh_timer.refresh_timer_r_reg__0\(3),
      O => \n_0_refresh_timer.refresh_timer_r[5]_i_4\
    );
\refresh_timer.refresh_timer_r[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(0),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(1),
      I2 => \refresh_timer.refresh_timer_r_reg__0\(2),
      O => \n_0_refresh_timer.refresh_timer_r[5]_i_5\
    );
\refresh_timer.refresh_timer_r_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => refresh_timer_r0_0,
      D => refresh_timer_r0(0),
      Q => \refresh_timer.refresh_timer_r_reg__0\(0),
      S => \n_0_refresh_timer.refresh_timer_r[5]_i_1\
    );
\refresh_timer.refresh_timer_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => refresh_timer_r0_0,
      D => \n_0_refresh_timer.refresh_timer_r[1]_i_1\,
      Q => \refresh_timer.refresh_timer_r_reg__0\(1),
      R => \n_0_refresh_timer.refresh_timer_r[5]_i_1\
    );
\refresh_timer.refresh_timer_r_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => refresh_timer_r0_0,
      D => refresh_timer_r0(2),
      Q => \refresh_timer.refresh_timer_r_reg__0\(2),
      S => \n_0_refresh_timer.refresh_timer_r[5]_i_1\
    );
\refresh_timer.refresh_timer_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => refresh_timer_r0_0,
      D => refresh_timer_r0(3),
      Q => \refresh_timer.refresh_timer_r_reg__0\(3),
      R => \n_0_refresh_timer.refresh_timer_r[5]_i_1\
    );
\refresh_timer.refresh_timer_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => refresh_timer_r0_0,
      D => refresh_timer_r0(4),
      Q => \refresh_timer.refresh_timer_r_reg__0\(4),
      R => \n_0_refresh_timer.refresh_timer_r[5]_i_1\
    );
\refresh_timer.refresh_timer_r_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => refresh_timer_r0_0,
      D => refresh_timer_r0(5),
      Q => \refresh_timer.refresh_timer_r_reg__0\(5),
      S => \n_0_refresh_timer.refresh_timer_r[5]_i_1\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000101000000FF"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o4\,
      I2 => maint_sre_r,
      I3 => I7(0),
      I4 => I16,
      I5 => I5,
      O => I29(0)
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
    port map (
      I0 => maint_sre_r,
      I1 => \^o4\,
      I2 => \^o2\,
      I3 => I5,
      I4 => I16,
      O => O17
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000055555555"
    )
    port map (
      I0 => I13,
      I1 => maint_sre_r,
      I2 => \^o4\,
      I3 => \^o2\,
      I4 => I5,
      I5 => I6,
      O => I29(1)
    );
\sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
    port map (
      I0 => ckesr_timer_r(0),
      I1 => ckesr_timer_r(1),
      I2 => insert_maint_r1,
      I3 => maint_sre_r,
      O => \n_0_sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1\
    );
\sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ckesr_timer_r(0),
      I1 => ckesr_timer_r(1),
      I2 => insert_maint_r1,
      I3 => maint_sre_r,
      O => \n_0_sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1\
    );
\sr_cntrl.ckesr_timer.ckesr_timer_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1\,
      Q => ckesr_timer_r(0),
      R => '0'
    );
\sr_cntrl.ckesr_timer.ckesr_timer_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1\,
      Q => ckesr_timer_r(1),
      R => '0'
    );
\sr_cntrl.sre_request_logic.sre_request_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F8F0F8"
    )
    port map (
      I0 => I3,
      I1 => app_sr_req,
      I2 => sre_request_r,
      I3 => maint_sre_r,
      I4 => insert_maint_r1,
      O => \n_0_sr_cntrl.sre_request_logic.sre_request_r_i_1\
    );
\sr_cntrl.sre_request_logic.sre_request_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_sr_cntrl.sre_request_logic.sre_request_r_i_1\,
      Q => sre_request_r,
      R => SS(0)
    );
wait_for_maint_r_lcl_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
    port map (
      I0 => wait_for_maint_r,
      I1 => \^o5\,
      I2 => \^o2\,
      I3 => maint_sre_r,
      I4 => I8,
      O => O8
    );
\wait_for_maint_r_lcl_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFFFB"
    )
    port map (
      I0 => wait_for_maint_r_0,
      I1 => \^o5\,
      I2 => \^o2\,
      I3 => maint_sre_r,
      I4 => I9,
      O => O9
    );
\wait_for_maint_r_lcl_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFFFB"
    )
    port map (
      I0 => wait_for_maint_r_1,
      I1 => \^o5\,
      I2 => \^o2\,
      I3 => maint_sre_r,
      I4 => I10,
      O => O10
    );
\wait_for_maint_r_lcl_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
    port map (
      I0 => wait_for_maint_r_2,
      I1 => \^o5\,
      I2 => \^o2\,
      I3 => maint_sre_r,
      I4 => I11,
      O => O11
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_ui_top is
  port (
    DOA : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_buf_indx_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I47 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I59 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I55 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I34 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I38 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I51 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I54 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I30 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I42 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I50 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I46 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I58 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I41 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I33 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I37 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I57 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I53 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOC : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I36 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I49 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I45 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I29 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I40 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I32 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I44 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I56 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I52 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I31 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I35 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I48 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I39 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    app_hi_pri_r2 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    ram_init_done_r : out STD_LOGIC;
    app_en_r2 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_106_out : out STD_LOGIC;
    p_145_out : out STD_LOGIC;
    p_67_out : out STD_LOGIC;
    p_28_out : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O9 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    row : out STD_LOGIC_VECTOR ( 12 downto 0 );
    I22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    was_wr0 : out STD_LOGIC;
    I61 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    use_addr : out STD_LOGIC;
    I60 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I62 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 71 downto 0 );
    app_rd_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    CLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I2 : in STD_LOGIC;
    O30 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O28 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DIC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O32 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O42 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O31 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O29 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O48 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O46 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O44 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O45 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O43 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O41 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O52 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O50 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O47 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O49 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O56 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O54 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O55 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O53 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O38 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O36 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O34 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O35 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O33 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O40 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O39 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O37 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    app_rd_data_end_ns : in STD_LOGIC;
    I3 : in STD_LOGIC;
    app_en : in STD_LOGIC;
    app_wdf_end : in STD_LOGIC;
    app_wdf_wren : in STD_LOGIC;
    I4 : in STD_LOGIC;
    rd_data_en : in STD_LOGIC;
    I5 : in STD_LOGIC;
    O26 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O23 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    O25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC;
    O22 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I7 : in STD_LOGIC;
    O21 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I8 : in STD_LOGIC;
    O20 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I9 : in STD_LOGIC;
    O19 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    periodic_rd_ack_r : in STD_LOGIC;
    periodic_rd_cntr_r : in STD_LOGIC;
    periodic_rd_r : in STD_LOGIC;
    accept_ns : in STD_LOGIC;
    app_wdf_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    app_wdf_mask : in STD_LOGIC_VECTOR ( 7 downto 0 );
    app_addr : in STD_LOGIC_VECTOR ( 25 downto 0 );
    app_cmd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_ui_top : entity is "mig_7series_v2_3_ui_top";
end mig_7series_0_mig_7series_v2_3_ui_top;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_ui_top is
  signal \^o1\ : STD_LOGIC;
  signal \^app_en_r2\ : STD_LOGIC;
  signal app_rdy_ns : STD_LOGIC;
  signal n_10_ui_cmd0 : STD_LOGIC;
  signal n_38_ui_cmd0 : STD_LOGIC;
  signal n_39_ui_cmd0 : STD_LOGIC;
  signal n_40_ui_cmd0 : STD_LOGIC;
  signal n_73_ui_rd_data0 : STD_LOGIC;
  signal occ_cnt_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pointer_wr_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pointer_wr_data : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ram_init_done_r\ : STD_LOGIC;
  signal rd_accepted : STD_LOGIC;
  signal rd_data_buf_addr_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \read_data_indx.rd_data_indx_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_accepted : STD_LOGIC;
  signal wr_data_buf_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_req_cnt_r : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  O1 <= \^o1\;
  app_en_r2 <= \^app_en_r2\;
  ram_init_done_r <= \^ram_init_done_r\;
ui_cmd0: entity work.mig_7series_0_mig_7series_v2_3_ui_cmd
    port map (
      CLK => CLK,
      E(0) => \^o1\,
      I19(0) => I19(0),
      I20(0) => I20(0),
      I21(0) => I21(0),
      I22(0) => I22(0),
      I23(0) => I23(0),
      I3 => I3,
      I6 => I6,
      I60(3 downto 0) => I60(3 downto 0),
      I61(1) => I61(2),
      I61(0) => I61(0),
      I62(9 downto 0) => I62(9 downto 0),
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => \^app_en_r2\,
      O10 => n_39_ui_cmd0,
      O11 => n_40_ui_cmd0,
      O19(2 downto 0) => O19(2 downto 0),
      O2 => O2,
      O20(2 downto 0) => O20(2 downto 0),
      O21(2 downto 0) => O21(2 downto 0),
      O22(2 downto 0) => O22(2 downto 0),
      O23(6 downto 0) => O23(6 downto 0),
      O24(0) => O24(0),
      O25(0) => O25(0),
      O26(3 downto 0) => O26(3 downto 0),
      O3 => O6(0),
      O4 => n_10_ui_cmd0,
      O5 => I61(1),
      O6 => n_38_ui_cmd0,
      O7 => O7,
      O8(0) => O8(0),
      O9 => O9,
      Q(3 downto 0) => rd_data_buf_addr_r(3 downto 0),
      S(1 downto 0) => S(1 downto 0),
      app_addr(25 downto 0) => app_addr(25 downto 0),
      app_cmd(1 downto 0) => app_cmd(1 downto 0),
      app_en => app_en,
      app_hi_pri_r2 => app_hi_pri_r2,
      app_rdy_ns => app_rdy_ns,
      occ_cnt_r(1 downto 0) => occ_cnt_r(1 downto 0),
      p_0_in(0) => p_0_in(0),
      p_106_out => p_106_out,
      p_145_out => p_145_out,
      p_28_out => p_28_out,
      p_67_out => p_67_out,
      periodic_rd_ack_r => periodic_rd_ack_r,
      periodic_rd_cntr_r => periodic_rd_cntr_r,
      periodic_rd_r => periodic_rd_r,
      rd_accepted => rd_accepted,
      row(12 downto 0) => row(12 downto 0),
      use_addr => use_addr,
      was_wr0 => was_wr0,
      wr_accepted => wr_accepted,
      wr_data_buf_addr(3 downto 0) => wr_data_buf_addr(3 downto 0),
      wr_req_cnt_r(1 downto 0) => wr_req_cnt_r(1 downto 0)
    );
ui_rd_data0: entity work.mig_7series_0_mig_7series_v2_3_ui_rd_data
    port map (
      ADDRA(4) => rd_buf_indx_r(0),
      ADDRA(3 downto 0) => ram_init_addr(3 downto 0),
      ADDRD(3 downto 0) => pointer_wr_addr(3 downto 0),
      CLK => CLK,
      D(63 downto 0) => D(63 downto 0),
      DIA(1 downto 0) => DIA(1 downto 0),
      DIB(1 downto 0) => DIB(1 downto 0),
      DIC(1 downto 0) => DIC(1 downto 0),
      DOA(0) => DOA(0),
      DOB(1 downto 0) => DOB(1 downto 0),
      DOC(1 downto 0) => DOC(1 downto 0),
      I1 => n_38_ui_cmd0,
      I2 => I2,
      I29(1 downto 0) => I29(1 downto 0),
      I3 => I3,
      I30(1 downto 0) => I30(1 downto 0),
      I31(1 downto 0) => I31(1 downto 0),
      I32(1 downto 0) => I32(1 downto 0),
      I33(1 downto 0) => I33(1 downto 0),
      I34(1 downto 0) => I34(1 downto 0),
      I35(1 downto 0) => I35(1 downto 0),
      I36(1 downto 0) => I36(1 downto 0),
      I37(1 downto 0) => I37(1 downto 0),
      I38(1 downto 0) => I38(1 downto 0),
      I39(1 downto 0) => I39(1 downto 0),
      I4 => I4,
      I40(1 downto 0) => I40(1 downto 0),
      I41(1 downto 0) => I41(1 downto 0),
      I42(1 downto 0) => I42(1 downto 0),
      I44(1 downto 0) => I44(1 downto 0),
      I45(1 downto 0) => I45(1 downto 0),
      I46(1 downto 0) => I46(1 downto 0),
      I47(1 downto 0) => I47(1 downto 0),
      I48(1 downto 0) => I48(1 downto 0),
      I49(1 downto 0) => I49(1 downto 0),
      I5 => I5,
      I50(1 downto 0) => I50(1 downto 0),
      I51(1 downto 0) => I51(1 downto 0),
      I52(1 downto 0) => I52(1 downto 0),
      I53(1 downto 0) => I53(1 downto 0),
      I54(1 downto 0) => I54(1 downto 0),
      I55(1 downto 0) => I55(1 downto 0),
      I56(1 downto 0) => I56(1 downto 0),
      I57(1 downto 0) => I57(1 downto 0),
      I58(1 downto 0) => I58(1 downto 0),
      I59(1 downto 0) => I59(1 downto 0),
      I6(3 downto 0) => \read_data_indx.rd_data_indx_r_reg__0\(3 downto 0),
      I7(3 downto 0) => ADDRA(4 downto 1),
      O1 => O4,
      O2 => O5,
      O28(1 downto 0) => O28(1 downto 0),
      O29(1 downto 0) => O29(1 downto 0),
      O3 => \^ram_init_done_r\,
      O30(1 downto 0) => O30(1 downto 0),
      O31(1 downto 0) => O31(1 downto 0),
      O32(1 downto 0) => O32(1 downto 0),
      O33(1 downto 0) => O33(1 downto 0),
      O34(1 downto 0) => O34(1 downto 0),
      O35(1 downto 0) => O35(1 downto 0),
      O36(1 downto 0) => O36(1 downto 0),
      O37(1 downto 0) => O37(1 downto 0),
      O38(1 downto 0) => O38(1 downto 0),
      O39(1 downto 0) => O39(1 downto 0),
      O4 => n_73_ui_rd_data0,
      O40(1 downto 0) => O40(1 downto 0),
      O41(1 downto 0) => O41(1 downto 0),
      O42(1 downto 0) => O42(1 downto 0),
      O43(1 downto 0) => O43(1 downto 0),
      O44(1 downto 0) => O44(1 downto 0),
      O45(1 downto 0) => O45(1 downto 0),
      O46(1 downto 0) => O46(1 downto 0),
      O47(1 downto 0) => O47(1 downto 0),
      O48(1 downto 0) => O48(1 downto 0),
      O49(1 downto 0) => O49(1 downto 0),
      O5(1 downto 0) => occ_cnt_r(1 downto 0),
      O50(1 downto 0) => O50(1 downto 0),
      O51(1 downto 0) => O51(1 downto 0),
      O52(1 downto 0) => O52(1 downto 0),
      O53(1 downto 0) => O53(1 downto 0),
      O54(1 downto 0) => O54(1 downto 0),
      O55(1 downto 0) => O55(1 downto 0),
      O56(1 downto 0) => O56(1 downto 0),
      O6(3 downto 0) => rd_data_buf_addr_r(3 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      app_rd_data(63 downto 0) => app_rd_data(63 downto 0),
      app_rd_data_end_ns => app_rd_data_end_ns,
      pointer_wr_data(3 downto 0) => pointer_wr_data(3 downto 0),
      rd_accepted => rd_accepted,
      rd_data_en => rd_data_en
    );
ui_wr_data0: entity work.mig_7series_0_mig_7series_v2_3_ui_wr_data
    port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(3 downto 0) => pointer_wr_addr(3 downto 0),
      CLK => CLK,
      E(0) => E(0),
      I1 => I1,
      I2 => n_73_ui_rd_data0,
      I3 => I3,
      I4 => n_39_ui_cmd0,
      I5 => \^o1\,
      I6 => n_10_ui_cmd0,
      I7 => n_40_ui_cmd0,
      O1 => O3,
      O10(71 downto 0) => O10(71 downto 0),
      O2(1 downto 0) => wr_req_cnt_r(1 downto 0),
      Q(3 downto 0) => \read_data_indx.rd_data_indx_r_reg__0\(3 downto 0),
      accept_ns => accept_ns,
      app_en_r2 => \^app_en_r2\,
      app_rdy_ns => app_rdy_ns,
      app_wdf_data(63 downto 0) => app_wdf_data(63 downto 0),
      app_wdf_end => app_wdf_end,
      app_wdf_mask(7 downto 0) => app_wdf_mask(7 downto 0),
      app_wdf_wren => app_wdf_wren,
      p_0_in(0) => p_0_in(0),
      pointer_wr_data(3 downto 0) => pointer_wr_data(3 downto 0),
      ram_init_done_r => \^ram_init_done_r\,
      wr_accepted => wr_accepted,
      wr_data_buf_addr(3 downto 0) => wr_data_buf_addr(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_arb_mux is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    col_rd_wr_r : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_data_en_ns : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O6 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    override_demand_ns : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    read_this_rank : out STD_LOGIC;
    int_read_this_rank : out STD_LOGIC;
    mc_odt_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cmd_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    col_data_buf_addr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    O18 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O24 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    mc_cas_n_ns : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_ras_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    act_this_rank : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    mc_cs_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    O35 : out STD_LOGIC;
    granted_row_ns : in STD_LOGIC;
    CLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_data_offset_ns : in STD_LOGIC;
    mc_cmd : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    maint_ref_zq_wip : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_14_out : in STD_LOGIC;
    I6 : in STD_LOGIC;
    p_92_out : in STD_LOGIC;
    p_131_out : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    override_demand_r : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    ofs_rdy_r : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    ofs_rdy_r_0 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    p_14_in_1 : in STD_LOGIC;
    ofs_rdy_r_2 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    ofs_rdy_r_3 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    rd_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read_this_rank_r1 : in STD_LOGIC;
    DIC : in STD_LOGIC_VECTOR ( 0 to 0 );
    I21 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I22 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_71_out : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    I23 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I24 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I25 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I26 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    O19 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O20 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O21 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O22 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    auto_pre_r : in STD_LOGIC;
    auto_pre_r_4 : in STD_LOGIC;
    auto_pre_r_5 : in STD_LOGIC;
    auto_pre_r_6 : in STD_LOGIC;
    p_149_out : in STD_LOGIC;
    p_110_out : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I34 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    maint_zq_r : in STD_LOGIC;
    p_154_out : in STD_LOGIC;
    p_115_out : in STD_LOGIC;
    inhbt_act_faw_r : in STD_LOGIC;
    p_76_out : in STD_LOGIC;
    p_37_out : in STD_LOGIC;
    I35 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I36 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    wr_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I37 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I38 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I39 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I40 : in STD_LOGIC;
    act_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    demand_act_priority_r : in STD_LOGIC;
    demand_act_priority_r_7 : in STD_LOGIC;
    demand_act_priority_r_8 : in STD_LOGIC;
    demand_act_priority_r_9 : in STD_LOGIC;
    maint_rank_r : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I43 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_arb_mux : entity is "mig_7series_v2_3_arb_mux";
end mig_7series_0_mig_7series_v2_3_arb_mux;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_arb_mux is
  signal \^dia\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal col_periodic_rd_r : STD_LOGIC;
  signal col_rd_wr : STD_LOGIC;
  signal \^col_rd_wr_r\ : STD_LOGIC;
  signal col_size : STD_LOGIC;
  signal col_size_r : STD_LOGIC;
  signal n_5_arb_row_col0 : STD_LOGIC;
  signal n_6_arb_row_col0 : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal rnk_config_r : STD_LOGIC;
begin
  DIA(1 downto 0) <= \^dia\(1 downto 0);
  O1 <= \^o1\;
  col_rd_wr_r <= \^col_rd_wr_r\;
arb_row_col0: entity work.mig_7series_0_mig_7series_v2_3_arb_row_col
    port map (
      CLK => CLK,
      DIA(1 downto 0) => \^dia\(1 downto 0),
      DIC(0) => DIC(0),
      E(0) => E(0),
      I1 => I1,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I17 => I17,
      I18 => I18,
      I19 => I19,
      I20 => I20,
      I21(3 downto 0) => I21(3 downto 0),
      I22(3 downto 0) => I22(3 downto 0),
      I23(9 downto 0) => I23(9 downto 0),
      I24(9 downto 0) => I24(9 downto 0),
      I25(9 downto 0) => I25(9 downto 0),
      I26(9 downto 0) => I26(9 downto 0),
      I27 => I27,
      I28 => I28,
      I29 => I29,
      I30 => I30,
      I31 => I31,
      I32 => I32,
      I33(12 downto 0) => I33(12 downto 0),
      I34(12 downto 0) => I34(12 downto 0),
      I35(12 downto 0) => I35(12 downto 0),
      I36(12 downto 0) => I36(12 downto 0),
      I37(3 downto 0) => I37(3 downto 0),
      I38(3 downto 0) => I38(3 downto 0),
      I39(3 downto 0) => I39(3 downto 0),
      I4 => I4,
      I40 => I40,
      I41 => I41,
      I42(1 downto 0) => I42(1 downto 0),
      I43(0) => I43(0),
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => \^o1\,
      O10 => O7,
      O11 => O8,
      O12 => O9,
      O13 => O10,
      O14 => O11,
      O15 => O15,
      O16 => O16,
      O17(23 downto 0) => O17(23 downto 0),
      O18(5 downto 0) => O18(5 downto 0),
      O19(2 downto 0) => O19(2 downto 0),
      O2 => O2,
      O20(2 downto 0) => O20(2 downto 0),
      O21(2 downto 0) => O21(2 downto 0),
      O22(2 downto 0) => O22(2 downto 0),
      O23(0) => O23(0),
      O24 => O24,
      O25 => O12,
      O26 => O13,
      O27 => O14,
      O28 => O28,
      O29 => O29,
      O3 => n_5_arb_row_col0,
      O30 => O30,
      O31 => O25,
      O32 => O26,
      O33 => O27,
      O35 => O35,
      O4 => O4,
      O5(1 downto 0) => O5(1 downto 0),
      O6 => n_6_arb_row_col0,
      O7 => O6,
      O8 => override_demand_ns,
      O9(3 downto 0) => O3(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      SS(0) => SS(0),
      act_this_rank => act_this_rank,
      act_this_rank_r(3 downto 0) => act_this_rank_r(3 downto 0),
      auto_pre_r => auto_pre_r,
      auto_pre_r_4 => auto_pre_r_4,
      auto_pre_r_5 => auto_pre_r_5,
      auto_pre_r_6 => auto_pre_r_6,
      col_data_buf_addr(2 downto 0) => col_data_buf_addr(2 downto 0),
      col_periodic_rd_r => col_periodic_rd_r,
      col_rd_wr => col_rd_wr,
      col_rd_wr_r => \^col_rd_wr_r\,
      col_size => col_size,
      col_size_r => col_size_r,
      demand_act_priority_r => demand_act_priority_r,
      demand_act_priority_r_7 => demand_act_priority_r_7,
      demand_act_priority_r_8 => demand_act_priority_r_8,
      demand_act_priority_r_9 => demand_act_priority_r_9,
      granted_row_ns => granted_row_ns,
      inhbt_act_faw_r => inhbt_act_faw_r,
      int_read_this_rank => int_read_this_rank,
      maint_rank_r => maint_rank_r,
      maint_ref_zq_wip => maint_ref_zq_wip,
      maint_zq_r => maint_zq_r,
      mc_cas_n_ns(1 downto 0) => mc_cas_n_ns(1 downto 0),
      mc_cmd_ns(0) => mc_cmd_ns(0),
      mc_cs_n_ns(0) => mc_cs_n_ns(0),
      mc_ras_n_ns(0) => mc_ras_n_ns(0),
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r_0 => ofs_rdy_r_0,
      ofs_rdy_r_2 => ofs_rdy_r_2,
      ofs_rdy_r_3 => ofs_rdy_r_3,
      override_demand_r => override_demand_r,
      p_110_out => p_110_out,
      p_115_out => p_115_out,
      p_131_out => p_131_out,
      p_149_out => p_149_out,
      p_14_in => p_14_in,
      p_14_in_1 => p_14_in_1,
      p_14_out => p_14_out,
      p_154_out => p_154_out,
      p_2_in => p_2_in,
      p_32_out => p_32_out,
      p_37_out => p_37_out,
      p_53_out => p_53_out,
      p_71_out => p_71_out,
      p_76_out => p_76_out,
      p_92_out => p_92_out,
      rd_this_rank_r(3 downto 0) => rd_this_rank_r(3 downto 0),
      read_this_rank => read_this_rank,
      read_this_rank_r1 => read_this_rank_r1,
      rnk_config_r => rnk_config_r,
      wr_this_rank_r(3 downto 0) => wr_this_rank_r(3 downto 0)
    );
arb_select0: entity work.mig_7series_0_mig_7series_v2_3_arb_select
    port map (
      CLK => CLK,
      D(0) => D(0),
      DIA(0) => \^dia\(1),
      I1 => n_5_arb_row_col0,
      I2 => I2,
      I3(0) => I3(0),
      I4 => n_6_arb_row_col0,
      O1 => \^o1\,
      col_periodic_rd_r => col_periodic_rd_r,
      col_rd_wr => col_rd_wr,
      col_rd_wr_r => \^col_rd_wr_r\,
      col_size => col_size,
      col_size_r => col_size_r,
      mc_cmd(0) => mc_cmd(0),
      mc_odt_ns(0) => mc_odt_ns(0),
      p_2_in => p_2_in,
      rnk_config_r => rnk_config_r,
      wr_data_en_ns => wr_data_en_ns,
      wr_data_offset_ns => wr_data_offset_ns
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_ddr_phy_4lanes is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pi_dqs_found_lanes : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_54_in : out STD_LOGIC;
    p_53_in : out STD_LOGIC;
    O5 : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    p_62_in : out STD_LOGIC;
    p_61_in : out STD_LOGIC;
    p_38_in : out STD_LOGIC;
    p_37_in : out STD_LOGIC;
    p_50_in : out STD_LOGIC;
    p_49_in : out STD_LOGIC;
    p_58_in : out STD_LOGIC;
    p_57_in : out STD_LOGIC;
    p_46_in : out STD_LOGIC;
    p_45_in : out STD_LOGIC;
    p_34_in : out STD_LOGIC;
    p_33_in : out STD_LOGIC;
    p_42_in : out STD_LOGIC;
    p_41_in : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_30_in : out STD_LOGIC;
    p_29_in : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    p_13_in : out STD_LOGIC;
    O16 : out STD_LOGIC;
    p_21_in : out STD_LOGIC;
    p_26_in : out STD_LOGIC;
    p_25_in : out STD_LOGIC;
    O17 : out STD_LOGIC;
    p_17_in : out STD_LOGIC;
    O18 : out STD_LOGIC;
    p_5_in : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    O19 : out STD_LOGIC;
    phy_mc_ctl_full : out STD_LOGIC;
    ref_dll_lock : out STD_LOGIC;
    O20 : out STD_LOGIC;
    idelay_ld_rst : out STD_LOGIC;
    idelay_ld_rst_0 : out STD_LOGIC;
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_rddata_en : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O52 : out STD_LOGIC;
    O54 : out STD_LOGIC;
    O55 : out STD_LOGIC;
    DIB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIC : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O56 : out STD_LOGIC;
    O57 : out STD_LOGIC;
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O58 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O59 : out STD_LOGIC;
    O60 : out STD_LOGIC;
    O61 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O62 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O63 : out STD_LOGIC;
    O64 : out STD_LOGIC;
    O65 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O66 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O67 : out STD_LOGIC;
    O68 : out STD_LOGIC;
    O69 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O70 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O71 : out STD_LOGIC;
    O72 : out STD_LOGIC;
    O73 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O74 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O75 : out STD_LOGIC;
    O76 : out STD_LOGIC;
    O77 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O78 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O79 : out STD_LOGIC;
    O80 : out STD_LOGIC;
    O81 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O82 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O83 : out STD_LOGIC;
    O84 : out STD_LOGIC;
    O85 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O86 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O87 : out STD_LOGIC;
    O88 : out STD_LOGIC;
    O89 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O90 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O91 : out STD_LOGIC;
    O92 : out STD_LOGIC;
    O93 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O94 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O95 : out STD_LOGIC;
    O96 : out STD_LOGIC;
    O97 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O98 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O99 : out STD_LOGIC;
    O100 : out STD_LOGIC;
    O101 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O102 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O103 : out STD_LOGIC;
    O104 : out STD_LOGIC;
    O105 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O106 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O107 : out STD_LOGIC;
    O108 : out STD_LOGIC;
    O109 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O110 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O111 : out STD_LOGIC;
    O112 : out STD_LOGIC;
    O113 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O114 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O115 : out STD_LOGIC;
    O116 : out STD_LOGIC;
    O117 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    O118 : out STD_LOGIC_VECTOR ( 65 downto 0 );
    O119 : out STD_LOGIC_VECTOR ( 59 downto 0 );
    O120 : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    phy_mc_data_full : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    phy_mc_cmd_full : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    O121 : out STD_LOGIC;
    O122 : out STD_LOGIC;
    O123 : out STD_LOGIC;
    O124 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O125 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O126 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O127 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_dq_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    O128 : out STD_LOGIC;
    O129 : out STD_LOGIC;
    O130 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O131 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O132 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    mem_out : out STD_LOGIC_VECTOR ( 29 downto 0 );
    if_empty_v : out STD_LOGIC;
    p_0_in1_in : out STD_LOGIC;
    O133 : out STD_LOGIC;
    O134 : out STD_LOGIC;
    O135 : out STD_LOGIC;
    O136 : out STD_LOGIC;
    O137 : out STD_LOGIC;
    O138 : out STD_LOGIC;
    O139 : out STD_LOGIC;
    O140 : out STD_LOGIC;
    O141 : out STD_LOGIC;
    O142 : out STD_LOGIC;
    O143 : out STD_LOGIC;
    O144 : out STD_LOGIC;
    O145 : out STD_LOGIC;
    O146 : out STD_LOGIC;
    O147 : out STD_LOGIC;
    O148 : out STD_LOGIC;
    O149 : out STD_LOGIC;
    O150 : out STD_LOGIC;
    O151 : out STD_LOGIC;
    O152 : out STD_LOGIC;
    O153 : out STD_LOGIC;
    O154 : out STD_LOGIC;
    O155 : out STD_LOGIC;
    O156 : out STD_LOGIC;
    O157 : out STD_LOGIC;
    O158 : out STD_LOGIC;
    O159 : out STD_LOGIC;
    O160 : out STD_LOGIC;
    O161 : out STD_LOGIC;
    O162 : out STD_LOGIC;
    O163 : out STD_LOGIC;
    O164 : out STD_LOGIC;
    O165 : out STD_LOGIC;
    A_pi_counter_load_en146_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    A_pi_fine_enable142_out : in STD_LOGIC;
    A_pi_fine_inc144_out : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    A_pi_rst_dqs_find140_out : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    COUNTERLOADVAL : in STD_LOGIC_VECTOR ( 5 downto 0 );
    A_po_coarse_enable128_out : in STD_LOGIC;
    A_po_fine_enable126_out : in STD_LOGIC;
    A_po_fine_inc130_out : in STD_LOGIC;
    of_wren_pre : in STD_LOGIC;
    D1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC;
    p_55_out : in STD_LOGIC;
    A_idelay_ce17_out : in STD_LOGIC;
    idelay_inc : in STD_LOGIC;
    I4 : in STD_LOGIC;
    p_63_out : in STD_LOGIC;
    p_39_out : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    p_47_out : in STD_LOGIC;
    p_35_out : in STD_LOGIC;
    p_43_out : in STD_LOGIC;
    ififo_rst0 : in STD_LOGIC;
    D_po_coarse_enable90_out : in STD_LOGIC;
    I5 : in STD_LOGIC;
    D_po_fine_enable87_out : in STD_LOGIC;
    D_po_fine_inc93_out : in STD_LOGIC;
    of_wren_pre_1 : in STD_LOGIC;
    D0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O33 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O32 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O31 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O30 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O29 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O28 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O26 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O25 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O24 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    C_pi_counter_load_en81_out : in STD_LOGIC;
    I6 : in STD_LOGIC;
    C_pi_fine_enable77_out : in STD_LOGIC;
    C_pi_fine_inc79_out : in STD_LOGIC;
    I7 : in STD_LOGIC;
    C_pi_rst_dqs_find75_out : in STD_LOGIC;
    O53 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    C_po_coarse_enable63_out : in STD_LOGIC;
    C_po_fine_enable61_out : in STD_LOGIC;
    C_po_fine_inc65_out : in STD_LOGIC;
    of_wren_pre_2 : in STD_LOGIC;
    O42 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O41 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O40 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O39 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O38 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O37 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O36 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O35 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O34 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    C_idelay_ce7_out : in STD_LOGIC;
    I10 : in STD_LOGIC;
    p_31_out : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    ififo_rst0_3 : in STD_LOGIC;
    mux_cmd_wren : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    phy_read_calib : in STD_LOGIC;
    I16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHYCTLWD : in STD_LOGIC_VECTOR ( 10 downto 0 );
    I17 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    O43 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O44 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O45 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O46 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    O47 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O48 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O49 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mux_wrdata_en : in STD_LOGIC;
    I19 : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    tail_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bypass : in STD_LOGIC;
    I29 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I30 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I31 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I32 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I33 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I34 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I35 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I36 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I37 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I38 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I39 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I40 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I41 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I42 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I43 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I44 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I45 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I46 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I47 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I48 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I49 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I50 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I52 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I53 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I54 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I55 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I56 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I57 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I58 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I59 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    calib_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    calib_wrdata_en : in STD_LOGIC;
    I25 : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    I70 : in STD_LOGIC_VECTOR ( 41 downto 0 );
    I71 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I72 : in STD_LOGIC_VECTOR ( 41 downto 0 );
    I26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cas_n : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cs_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_dout : in STD_LOGIC_VECTOR ( 18 downto 0 );
    I60 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_ddr_phy_4lanes : entity is "mig_7series_v2_3_ddr_phy_4lanes";
end mig_7series_0_mig_7series_v2_3_ddr_phy_4lanes;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_ddr_phy_4lanes is
  signal A_pi_counter_read_val : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal A_rst_primitives : STD_LOGIC;
  signal \^dic\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal D_of_ctl_full : STD_LOGIC;
  signal \^o102\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o106\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o110\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o114\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o116\ : STD_LOGIC;
  signal \^o117\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^o58\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o62\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o66\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o70\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o74\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o78\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o82\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o86\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o90\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o94\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o98\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_empty_r : STD_LOGIC_VECTOR ( 0 to 0 );
  signal if_empty_r_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_0_phy_control_i : STD_LOGIC;
  signal \n_0_rclk_delay_reg[10]_srl11\ : STD_LOGIC;
  signal \n_0_rclk_delay_reg[10]_srl11_i_1\ : STD_LOGIC;
  signal n_0_rst_out_i_1 : STD_LOGIC;
  signal n_0_rst_out_reg : STD_LOGIC;
  signal n_10_phy_control_i : STD_LOGIC;
  signal n_11_phy_control_i : STD_LOGIC;
  signal n_14_phy_control_i : STD_LOGIC;
  signal n_15_phy_control_i : STD_LOGIC;
  signal n_16_phy_control_i : STD_LOGIC;
  signal n_17_phy_control_i : STD_LOGIC;
  signal n_18_phy_control_i : STD_LOGIC;
  signal \n_195_ddr_byte_lane_C.ddr_byte_lane_C\ : STD_LOGIC;
  signal \n_196_ddr_byte_lane_C.ddr_byte_lane_C\ : STD_LOGIC;
  signal \n_197_ddr_byte_lane_C.ddr_byte_lane_C\ : STD_LOGIC;
  signal \n_198_ddr_byte_lane_C.ddr_byte_lane_C\ : STD_LOGIC;
  signal \n_199_ddr_byte_lane_C.ddr_byte_lane_C\ : STD_LOGIC;
  signal n_19_phy_control_i : STD_LOGIC;
  signal n_1_phy_control_i : STD_LOGIC;
  signal \n_200_ddr_byte_lane_C.ddr_byte_lane_C\ : STD_LOGIC;
  signal \n_203_ddr_byte_lane_C.ddr_byte_lane_C\ : STD_LOGIC;
  signal n_20_phy_control_i : STD_LOGIC;
  signal n_21_phy_control_i : STD_LOGIC;
  signal n_23_phy_control_i : STD_LOGIC;
  signal n_24_phy_control_i : STD_LOGIC;
  signal n_25_phy_control_i : STD_LOGIC;
  signal n_3_phy_control_i : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C\ : STD_LOGIC;
  signal n_4_phy_control_i : STD_LOGIC;
  signal n_5_phy_control_i : STD_LOGIC;
  signal n_6_phy_control_i : STD_LOGIC;
  signal n_7_phy_control_i : STD_LOGIC;
  signal n_8_phy_control_i : STD_LOGIC;
  signal n_9_phy_control_i : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg\ : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal ofifo_rst : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal phaser_ctl_bus : STD_LOGIC_VECTOR ( 3 to 3 );
  signal phy_encalib : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rclk_delay_11 : STD_LOGIC;
  signal \^ref_dll_lock\ : STD_LOGIC;
  signal rst_primitives : STD_LOGIC;
  signal rst_r4 : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of phaser_ref_i : label is "PRIMITIVE";
  attribute BOX_TYPE of phy_control_i : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \rclk_delay_reg[10]_srl11\ : label is "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg ";
  attribute srl_name : string;
  attribute srl_name of \rclk_delay_reg[10]_srl11\ : label is "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[10]_srl11 ";
begin
  DIC(1 downto 0) <= \^dic\(1 downto 0);
  O102(1 downto 0) <= \^o102\(1 downto 0);
  O106(1 downto 0) <= \^o106\(1 downto 0);
  O110(1 downto 0) <= \^o110\(1 downto 0);
  O114(1 downto 0) <= \^o114\(1 downto 0);
  O116 <= \^o116\;
  O117(5 downto 0) <= \^o117\(5 downto 0);
  O58(1 downto 0) <= \^o58\(1 downto 0);
  O62(1 downto 0) <= \^o62\(1 downto 0);
  O66(1 downto 0) <= \^o66\(1 downto 0);
  O70(1 downto 0) <= \^o70\(1 downto 0);
  O74(1 downto 0) <= \^o74\(1 downto 0);
  O78(1 downto 0) <= \^o78\(1 downto 0);
  O82(1 downto 0) <= \^o82\(1 downto 0);
  O86(1 downto 0) <= \^o86\(1 downto 0);
  O90(1 downto 0) <= \^o90\(1 downto 0);
  O94(1 downto 0) <= \^o94\(1 downto 0);
  O98(1 downto 0) <= \^o98\(1 downto 0);
  ref_dll_lock <= \^ref_dll_lock\;
A_rst_primitives_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => rst_primitives,
      Q => A_rst_primitives,
      R => '0'
    );
\FSM_onehot_cal1_state_r[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o116\,
      I1 => I26(0),
      O => O121
    );
\cnt_idel_dec_cpt_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^o117\(0),
      I1 => \^o117\(1),
      I2 => \^o117\(2),
      I3 => \^o117\(4),
      I4 => \^o117\(3),
      I5 => \^o117\(5),
      O => \^o116\
    );
\ddr_byte_lane_A.ddr_byte_lane_A\: entity work.mig_7series_0_mig_7series_v2_3_ddr_byte_lane
    port map (
      A_idelay_ce17_out => A_idelay_ce17_out,
      A_pi_counter_load_en146_out => A_pi_counter_load_en146_out,
      A_pi_fine_enable142_out => A_pi_fine_enable142_out,
      A_pi_fine_inc144_out => A_pi_fine_inc144_out,
      A_pi_rst_dqs_find140_out => A_pi_rst_dqs_find140_out,
      A_po_coarse_enable128_out => A_po_coarse_enable128_out,
      A_po_fine_enable126_out => A_po_fine_enable126_out,
      A_po_fine_inc130_out => A_po_fine_inc130_out,
      A_rst_primitives => A_rst_primitives,
      CLK => CLK,
      COUNTERLOADVAL(5 downto 0) => COUNTERLOADVAL(5 downto 0),
      COUNTERREADVAL(5 downto 0) => A_pi_counter_read_val(5 downto 0),
      D(31 downto 24) => D(55 downto 48),
      D(23 downto 16) => D(39 downto 32),
      D(15 downto 8) => D(23 downto 16),
      D(7 downto 0) => D(7 downto 0),
      D1(3 downto 0) => D1(3 downto 0),
      D2(3 downto 0) => D2(3 downto 0),
      D3(3 downto 0) => D3(3 downto 0),
      D4(3 downto 0) => D4(3 downto 0),
      D5(3 downto 0) => D5(3 downto 0),
      D6(3 downto 0) => D6(3 downto 0),
      D7(3 downto 0) => D7(3 downto 0),
      D8(3 downto 0) => D8(3 downto 0),
      D9(3 downto 0) => D9(3 downto 0),
      DIC(1 downto 0) => \^dic\(1 downto 0),
      I1 => I1,
      I2 => I2,
      I20 => I20,
      I25 => I25,
      I3 => I3,
      I4 => I4,
      I43(31 downto 0) => I43(31 downto 0),
      I44(1 downto 0) => I44(1 downto 0),
      I45(1 downto 0) => I45(1 downto 0),
      I46(1 downto 0) => I46(1 downto 0),
      I47(1 downto 0) => I47(1 downto 0),
      I48(1 downto 0) => I48(1 downto 0),
      I49(1 downto 0) => I49(1 downto 0),
      I5 => \n_4_ddr_byte_lane_C.ddr_byte_lane_C\,
      I50(1 downto 0) => I50(1 downto 0),
      I51(1 downto 0) => I51(1 downto 0),
      I52(1 downto 0) => I52(1 downto 0),
      I53(1 downto 0) => I53(1 downto 0),
      I54(1 downto 0) => I54(1 downto 0),
      I55(1 downto 0) => I55(1 downto 0),
      I56(1 downto 0) => I56(1 downto 0),
      I57(1 downto 0) => I57(1 downto 0),
      I58(1 downto 0) => I58(1 downto 0),
      I59(1 downto 0) => I59(1 downto 0),
      I6 => \n_203_ddr_byte_lane_C.ddr_byte_lane_C\,
      I70(41 downto 0) => I70(41 downto 0),
      INBURSTPENDING(0) => n_21_phy_control_i,
      INRANKA(1) => n_4_phy_control_i,
      INRANKA(0) => n_5_phy_control_i,
      O1 => O1,
      O10 => O123,
      O102(1 downto 0) => \^o102\(1 downto 0),
      O106(1 downto 0) => \^o106\(1 downto 0),
      O11(3 downto 0) => O124(3 downto 0),
      O110(1 downto 0) => \^o110\(1 downto 0),
      O114(1 downto 0) => \^o114\(1 downto 0),
      O119(59 downto 0) => O119(59 downto 0),
      O120 => O120,
      O125(3 downto 0) => O125(3 downto 0),
      O133 => O133,
      O2 => O2,
      O22 => O22,
      O23 => O23,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O52 => O52,
      O54 => O54,
      O58(1 downto 0) => \^o58\(1 downto 0),
      O6(1) => \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty\(3),
      O6(0) => \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty\(0),
      O62(1 downto 0) => \^o62\(1 downto 0),
      O66(1 downto 0) => \^o66\(1 downto 0),
      O7 => O27,
      O70(1 downto 0) => \^o70\(1 downto 0),
      O74(1 downto 0) => \^o74\(1 downto 0),
      O78(1 downto 0) => \^o78\(1 downto 0),
      O8(2 downto 0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg\(4 downto 2),
      O82(1 downto 0) => \^o82\(1 downto 0),
      O86(1 downto 0) => \^o86\(1 downto 0),
      O9 => O122,
      O90(1 downto 0) => \^o90\(1 downto 0),
      O94(1 downto 0) => \^o94\(1 downto 0),
      O98(1 downto 0) => \^o98\(1 downto 0),
      OUTBURSTPENDING(0) => n_25_phy_control_i,
      PCENABLECALIB(1 downto 0) => phy_encalib(1 downto 0),
      Q(0) => Q(0),
      bypass => bypass,
      calib_wrdata_en => calib_wrdata_en,
      freq_refclk => freq_refclk,
      idelay_inc => idelay_inc,
      idelay_ld_rst => idelay_ld_rst,
      if_empty_r(0) => if_empty_r(0),
      if_empty_r_0(0) => if_empty_r_1(0),
      if_empty_v => if_empty_v,
      ififo_rst0 => ififo_rst0,
      mc_wrdata_en => mc_wrdata_en,
      mem_refclk => mem_refclk,
      mux_wrdata_en => mux_wrdata_en,
      my_empty(1) => \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0\(3),
      my_empty(0) => \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0\(0),
      of_wren_pre => of_wren_pre,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_33_in => p_33_in,
      p_34_in => p_34_in,
      p_35_out => p_35_out,
      p_37_in => p_37_in,
      p_38_in => p_38_in,
      p_39_out => p_39_out,
      p_3_in => p_3_in,
      p_41_in => p_41_in,
      p_42_in => p_42_in,
      p_43_out => p_43_out,
      p_45_in => p_45_in,
      p_46_in => p_46_in,
      p_47_out => p_47_out,
      p_49_in => p_49_in,
      p_50_in => p_50_in,
      p_51_out => p_51_out,
      p_53_in => p_53_in,
      p_54_in => p_54_in,
      p_55_out => p_55_out,
      p_57_in => p_57_in,
      p_58_in => p_58_in,
      p_59_out => p_59_out,
      p_61_in => p_61_in,
      p_62_in => p_62_in,
      p_63_out => p_63_out,
      pi_dqs_found_lanes(0) => pi_dqs_found_lanes(0),
      ram_init_done_r => ram_init_done_r,
      rst_r4 => rst_r4,
      sync_pulse => sync_pulse,
      tail_r(0) => tail_r(0),
      wr_en => wr_en
    );
\ddr_byte_lane_B.ddr_byte_lane_B\: entity work.\mig_7series_0_mig_7series_v2_3_ddr_byte_lane__parameterized0\
    port map (
      A_rst_primitives => A_rst_primitives,
      CLK => CLK,
      D0(3 downto 0) => D0(3 downto 0),
      D_of_ctl_full => D_of_ctl_full,
      D_po_coarse_enable90_out => D_po_coarse_enable90_out,
      D_po_fine_enable87_out => D_po_fine_enable87_out,
      D_po_fine_inc93_out => D_po_fine_inc93_out,
      I21 => I21,
      I25 => I25,
      I5 => I5,
      I71(31 downto 0) => I71(31 downto 0),
      O1 => O6,
      O127(3 downto 0) => O127(3 downto 0),
      O2 => O51,
      O24(3 downto 0) => O24(3 downto 0),
      O25(3 downto 0) => O25(3 downto 0),
      O26(3 downto 0) => O26(3 downto 0),
      O28(7 downto 0) => O28(7 downto 0),
      O29(7 downto 0) => O29(7 downto 0),
      O30(3 downto 0) => O30(3 downto 0),
      O31(3 downto 0) => O31(3 downto 0),
      O32(3 downto 0) => O32(3 downto 0),
      O33(3 downto 0) => O33(3 downto 0),
      OUTBURSTPENDING(0) => n_24_phy_control_i,
      PCENABLECALIB(1 downto 0) => phy_encalib(1 downto 0),
      Q(3 downto 0) => O126(3 downto 0),
      calib_cmd_wren => calib_cmd_wren,
      freq_refclk => freq_refclk,
      mem_dq_out(11 downto 0) => mem_dq_out(11 downto 0),
      mem_refclk => mem_refclk,
      mux_cmd_wren => mux_cmd_wren,
      of_wren_pre_1 => of_wren_pre_1,
      ofifo_rst => ofifo_rst,
      phy_mc_cmd_full => phy_mc_cmd_full,
      sync_pulse => sync_pulse,
      wr_en_3 => wr_en_3
    );
\ddr_byte_lane_C.ddr_byte_lane_C\: entity work.\mig_7series_0_mig_7series_v2_3_ddr_byte_lane__parameterized1\
    port map (
      A_rst_primitives => A_rst_primitives,
      CLK => CLK,
      COUNTERREADVAL(5 downto 0) => A_pi_counter_read_val(5 downto 0),
      C_idelay_ce7_out => C_idelay_ce7_out,
      C_pi_counter_load_en81_out => C_pi_counter_load_en81_out,
      C_pi_fine_enable77_out => C_pi_fine_enable77_out,
      C_pi_fine_inc79_out => C_pi_fine_inc79_out,
      C_pi_rst_dqs_find75_out => C_pi_rst_dqs_find75_out,
      C_po_coarse_enable63_out => C_po_coarse_enable63_out,
      C_po_fine_enable61_out => C_po_fine_enable61_out,
      C_po_fine_inc65_out => C_po_fine_inc65_out,
      D(31 downto 24) => D(63 downto 56),
      D(23 downto 16) => D(47 downto 40),
      D(15 downto 8) => D(31 downto 24),
      D(7 downto 0) => D(15 downto 8),
      DIA(1 downto 0) => DIA(1 downto 0),
      DIB(1 downto 0) => DIB(1 downto 0),
      DIC(1 downto 0) => \^dic\(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      DOC(1 downto 0) => DOC(1 downto 0),
      I1(2 downto 0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg\(4 downto 2),
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I23 => I23,
      I24(31 downto 0) => I24(31 downto 0),
      I25 => I25,
      I29(1 downto 0) => I29(1 downto 0),
      I30(1 downto 0) => I30(1 downto 0),
      I31(1 downto 0) => I31(1 downto 0),
      I32(1 downto 0) => I32(1 downto 0),
      I33(1 downto 0) => I33(1 downto 0),
      I34(1 downto 0) => I34(1 downto 0),
      I35(1 downto 0) => I35(1 downto 0),
      I36(1 downto 0) => I36(1 downto 0),
      I37(1 downto 0) => I37(1 downto 0),
      I38(1 downto 0) => I38(1 downto 0),
      I39(1 downto 0) => I39(1 downto 0),
      I40(1 downto 0) => I40(1 downto 0),
      I41(1 downto 0) => I41(1 downto 0),
      I42(1 downto 0) => I42(1 downto 0),
      I6 => I6,
      I60(0) => I60(0),
      I7 => I7,
      I72(41 downto 0) => I72(41 downto 0),
      I8 => I8,
      I9 => I9,
      INBURSTPENDING(0) => n_19_phy_control_i,
      INRANKC(1) => n_8_phy_control_i,
      INRANKC(0) => n_9_phy_control_i,
      O1 => O8,
      O10 => O10,
      O100 => O100,
      O101(1 downto 0) => O101(1 downto 0),
      O102(1 downto 0) => \^o102\(1 downto 0),
      O103 => O103,
      O104 => O104,
      O105(1 downto 0) => O105(1 downto 0),
      O106(1 downto 0) => \^o106\(1 downto 0),
      O107 => O107,
      O108 => O108,
      O109(1 downto 0) => O109(1 downto 0),
      O11 => O11,
      O110(1 downto 0) => \^o110\(1 downto 0),
      O111 => O111,
      O112 => O112,
      O113(1 downto 0) => O113(1 downto 0),
      O114(1 downto 0) => \^o114\(1 downto 0),
      O115 => O115,
      O12 => O12,
      O13 => O13,
      O131(3 downto 0) => O131(3 downto 0),
      O134 => O134,
      O135 => O135,
      O136 => O136,
      O137 => O137,
      O138 => O138,
      O139 => O139,
      O14 => O14,
      O140 => O140,
      O141 => O141,
      O142 => O142,
      O143 => O143,
      O144 => O144,
      O145 => O145,
      O146 => O146,
      O147 => O147,
      O148 => O148,
      O149 => O149,
      O15 => O15,
      O150 => O150,
      O151 => O151,
      O152 => O152,
      O153 => O153,
      O154 => O154,
      O155 => O155,
      O156 => O156,
      O157 => O157,
      O158 => O158,
      O159 => O159,
      O16 => O16,
      O160 => O160,
      O161 => O161,
      O162 => O162,
      O163 => O163,
      O164 => O164,
      O165 => O165,
      O17 => O17,
      O18 => O18,
      O19 => O19,
      O2 => \n_4_ddr_byte_lane_C.ddr_byte_lane_C\,
      O20 => O128,
      O21 => O129,
      O22(3 downto 0) => O130(3 downto 0),
      O3 => O9,
      O34(3 downto 0) => O34(3 downto 0),
      O35(3 downto 0) => O35(3 downto 0),
      O36(3 downto 0) => O36(3 downto 0),
      O37(3 downto 0) => O37(3 downto 0),
      O38(3 downto 0) => O38(3 downto 0),
      O39(3 downto 0) => O39(3 downto 0),
      O4(1) => \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0\(3),
      O4(0) => \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0\(0),
      O40(3 downto 0) => O40(3 downto 0),
      O41(3 downto 0) => O41(3 downto 0),
      O42(3 downto 0) => O42(3 downto 0),
      O5 => O50,
      O53(5 downto 0) => O53(5 downto 0),
      O55 => O55,
      O56 => O56,
      O57 => O57,
      O58(1 downto 0) => \^o58\(1 downto 0),
      O59 => O59,
      O6(1) => \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty\(3),
      O6(0) => \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty\(0),
      O60 => O60,
      O61(1 downto 0) => O61(1 downto 0),
      O62(1 downto 0) => \^o62\(1 downto 0),
      O63 => O63,
      O64 => O64,
      O65(1 downto 0) => O65(1 downto 0),
      O66(1 downto 0) => \^o66\(1 downto 0),
      O67 => O67,
      O68 => O68,
      O69(1 downto 0) => O69(1 downto 0),
      O7(1 downto 0) => O7(1 downto 0),
      O70(1 downto 0) => \^o70\(1 downto 0),
      O71 => O71,
      O72 => O72,
      O73(1 downto 0) => O73(1 downto 0),
      O74(1 downto 0) => \^o74\(1 downto 0),
      O75 => O75,
      O76 => O76,
      O77(1 downto 0) => O77(1 downto 0),
      O78(1 downto 0) => \^o78\(1 downto 0),
      O79 => O79,
      O8(5) => \n_195_ddr_byte_lane_C.ddr_byte_lane_C\,
      O8(4) => \n_196_ddr_byte_lane_C.ddr_byte_lane_C\,
      O8(3) => \n_197_ddr_byte_lane_C.ddr_byte_lane_C\,
      O8(2) => \n_198_ddr_byte_lane_C.ddr_byte_lane_C\,
      O8(1) => \n_199_ddr_byte_lane_C.ddr_byte_lane_C\,
      O8(0) => \n_200_ddr_byte_lane_C.ddr_byte_lane_C\,
      O80 => O80,
      O81(1 downto 0) => O81(1 downto 0),
      O82(1 downto 0) => \^o82\(1 downto 0),
      O83 => O83,
      O84 => O84,
      O85(1 downto 0) => O85(1 downto 0),
      O86(1 downto 0) => \^o86\(1 downto 0),
      O87 => O87,
      O88 => O88,
      O89(1 downto 0) => O89(1 downto 0),
      O9 => \n_203_ddr_byte_lane_C.ddr_byte_lane_C\,
      O90(1 downto 0) => \^o90\(1 downto 0),
      O91 => O91,
      O92 => O92,
      O93(1 downto 0) => O93(1 downto 0),
      O94(1 downto 0) => \^o94\(1 downto 0),
      O95 => O95,
      O96 => O96,
      O97(1 downto 0) => O97(1 downto 0),
      O98(1 downto 0) => \^o98\(1 downto 0),
      O99 => O99,
      OUTBURSTPENDING(0) => n_23_phy_control_i,
      PCENABLECALIB(1 downto 0) => phy_encalib(1 downto 0),
      Q(65 downto 0) => O118(65 downto 0),
      bypass => bypass,
      calib_sel(0) => calib_sel(0),
      calib_wrdata_en => calib_wrdata_en,
      freq_refclk => freq_refclk,
      idelay_inc => idelay_inc,
      idelay_ld_rst_0 => idelay_ld_rst_0,
      if_empty_r(0) => if_empty_r_1(0),
      if_empty_r_0(0) => if_empty_r(0),
      ififo_rst0_3 => ififo_rst0_3,
      mc_wrdata_en => mc_wrdata_en,
      mem_refclk => mem_refclk,
      mux_wrdata_en => mux_wrdata_en,
      of_wren_pre_2 => of_wren_pre_2,
      p_0_in1_in => p_0_in1_in,
      p_13_in => p_13_in,
      p_17_in => p_17_in,
      p_1_in => p_1_in,
      p_21_in => p_21_in,
      p_25_in => p_25_in,
      p_26_in => p_26_in,
      p_27_out => p_27_out,
      p_29_in => p_29_in,
      p_30_in => p_30_in,
      p_31_out => p_31_out,
      p_5_in => p_5_in,
      p_9_in => p_9_in,
      phy_mc_data_full => phy_mc_data_full,
      phy_rddata_en => phy_rddata_en,
      pi_dqs_found_lanes(0) => pi_dqs_found_lanes(1),
      rst_r4 => rst_r4,
      sync_pulse => sync_pulse,
      wr_en_2 => wr_en_2
    );
\ddr_byte_lane_D.ddr_byte_lane_D\: entity work.\mig_7series_0_mig_7series_v2_3_ddr_byte_lane__parameterized2\
    port map (
      A_rst_primitives => A_rst_primitives,
      CLK => CLK,
      D_of_ctl_full => D_of_ctl_full,
      D_po_coarse_enable90_out => D_po_coarse_enable90_out,
      D_po_fine_enable87_out => D_po_fine_enable87_out,
      D_po_fine_inc93_out => D_po_fine_inc93_out,
      I19 => I19,
      I22 => I22,
      I25 => I25,
      I27(0) => I27(0),
      I28(0) => I28(0),
      I5 => I5,
      O1 => O21,
      O132(9 downto 0) => O132(9 downto 0),
      O43(3 downto 0) => O43(3 downto 0),
      O44(3 downto 0) => O44(3 downto 0),
      O45(7 downto 0) => O45(7 downto 0),
      O46(5 downto 0) => O46(5 downto 0),
      O47(1 downto 0) => O47(1 downto 0),
      O48(3 downto 0) => O48(3 downto 0),
      O49(1 downto 0) => O49(1 downto 0),
      OUTBURSTPENDING(0) => phaser_ctl_bus(3),
      PCENABLECALIB(1 downto 0) => phy_encalib(1 downto 0),
      SR(0) => ofifo_rst,
      calib_cmd_wren => calib_cmd_wren,
      ddr_ck_out(1 downto 0) => ddr_ck_out(1 downto 0),
      freq_refclk => freq_refclk,
      mc_cas_n(1 downto 0) => mc_cas_n(1 downto 0),
      mc_cs_n(0) => mc_cs_n(0),
      mem_out(29 downto 0) => mem_out(29 downto 0),
      mem_refclk => mem_refclk,
      mux_cmd_wren => mux_cmd_wren,
      phy_dout(18 downto 0) => phy_dout(18 downto 0),
      sync_pulse => sync_pulse
    );
mcGo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => n_0_rst_out_reg,
      Q => O20,
      R => '0'
    );
phaser_ref_i: unisim.vcomponents.PHASER_REF
    generic map(
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0'
    )
    port map (
      CLKIN => freq_refclk,
      LOCKED => \^ref_dll_lock\,
      PWRDWN => '0',
      RST => I17
    );
phy_control_i: unisim.vcomponents.PHY_CONTROL
    generic map(
      AO_TOGGLE => 1,
      AO_WRLVL_EN => B"0000",
      BURST_MODE => "TRUE",
      CLK_RATIO => 2,
      CMD_OFFSET => 5,
      CO_DURATION => 1,
      DATA_CTL_A_N => "TRUE",
      DATA_CTL_B_N => "FALSE",
      DATA_CTL_C_N => "TRUE",
      DATA_CTL_D_N => "FALSE",
      DISABLE_SEQ_MATCH => "TRUE",
      DI_DURATION => 1,
      DO_DURATION => 1,
      EVENTS_DELAY => 18,
      FOUR_WINDOW_CLOCKS => 63,
      MULTI_REGION => "FALSE",
      PHY_COUNT_ENABLE => "FALSE",
      RD_CMD_OFFSET_0 => 10,
      RD_CMD_OFFSET_1 => 10,
      RD_CMD_OFFSET_2 => 10,
      RD_CMD_OFFSET_3 => 10,
      RD_DURATION_0 => 6,
      RD_DURATION_1 => 6,
      RD_DURATION_2 => 6,
      RD_DURATION_3 => 6,
      SYNC_MODE => "FALSE",
      WR_CMD_OFFSET_0 => 4,
      WR_CMD_OFFSET_1 => 4,
      WR_CMD_OFFSET_2 => 4,
      WR_CMD_OFFSET_3 => 4,
      WR_DURATION_0 => 7,
      WR_DURATION_1 => 7,
      WR_DURATION_2 => 7,
      WR_DURATION_3 => 7
    )
    port map (
      AUXOUTPUT(3) => n_14_phy_control_i,
      AUXOUTPUT(2) => n_15_phy_control_i,
      AUXOUTPUT(1) => n_16_phy_control_i,
      AUXOUTPUT(0) => n_17_phy_control_i,
      INBURSTPENDING(3) => n_18_phy_control_i,
      INBURSTPENDING(2) => n_19_phy_control_i,
      INBURSTPENDING(1) => n_20_phy_control_i,
      INBURSTPENDING(0) => n_21_phy_control_i,
      INRANKA(1) => n_4_phy_control_i,
      INRANKA(0) => n_5_phy_control_i,
      INRANKB(1) => n_6_phy_control_i,
      INRANKB(0) => n_7_phy_control_i,
      INRANKC(1) => n_8_phy_control_i,
      INRANKC(0) => n_9_phy_control_i,
      INRANKD(1) => n_10_phy_control_i,
      INRANKD(0) => n_11_phy_control_i,
      MEMREFCLK => mem_refclk,
      OUTBURSTPENDING(3) => phaser_ctl_bus(3),
      OUTBURSTPENDING(2) => n_23_phy_control_i,
      OUTBURSTPENDING(1) => n_24_phy_control_i,
      OUTBURSTPENDING(0) => n_25_phy_control_i,
      PCENABLECALIB(1 downto 0) => phy_encalib(1 downto 0),
      PHYCLK => CLK,
      PHYCTLALMOSTFULL => n_0_phy_control_i,
      PHYCTLEMPTY => n_1_phy_control_i,
      PHYCTLFULL => phy_mc_ctl_full,
      PHYCTLMSTREMPTY => n_1_phy_control_i,
      PHYCTLREADY => n_3_phy_control_i,
      PHYCTLWD(31) => '0',
      PHYCTLWD(30) => '0',
      PHYCTLWD(29) => '0',
      PHYCTLWD(28) => '0',
      PHYCTLWD(27) => '0',
      PHYCTLWD(26) => '0',
      PHYCTLWD(25) => '0',
      PHYCTLWD(24 downto 17) => PHYCTLWD(10 downto 3),
      PHYCTLWD(16) => '0',
      PHYCTLWD(15) => '0',
      PHYCTLWD(14) => '0',
      PHYCTLWD(13) => '0',
      PHYCTLWD(12) => '0',
      PHYCTLWD(11) => '0',
      PHYCTLWD(10) => '0',
      PHYCTLWD(9) => '0',
      PHYCTLWD(8) => '0',
      PHYCTLWD(7) => '0',
      PHYCTLWD(6) => '0',
      PHYCTLWD(5) => '0',
      PHYCTLWD(4) => '0',
      PHYCTLWD(3) => '0',
      PHYCTLWD(2 downto 0) => PHYCTLWD(2 downto 0),
      PHYCTLWRENABLE => mux_cmd_wren,
      PLLLOCK => pll_locked,
      READCALIBENABLE => phy_read_calib,
      REFDLLLOCK => \^ref_dll_lock\,
      RESET => I16(0),
      SYNCIN => sync_pulse,
      WRITECALIBENABLE => '0'
    );
\pi_counter_read_val_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_200_ddr_byte_lane_C.ddr_byte_lane_C\,
      Q => \^o117\(0),
      R => '0'
    );
\pi_counter_read_val_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_199_ddr_byte_lane_C.ddr_byte_lane_C\,
      Q => \^o117\(1),
      R => '0'
    );
\pi_counter_read_val_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_198_ddr_byte_lane_C.ddr_byte_lane_C\,
      Q => \^o117\(2),
      R => '0'
    );
\pi_counter_read_val_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_197_ddr_byte_lane_C.ddr_byte_lane_C\,
      Q => \^o117\(3),
      R => '0'
    );
\pi_counter_read_val_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_196_ddr_byte_lane_C.ddr_byte_lane_C\,
      Q => \^o117\(4),
      R => '0'
    );
\pi_counter_read_val_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_195_ddr_byte_lane_C.ddr_byte_lane_C\,
      Q => \^o117\(5),
      R => '0'
    );
\rclk_delay_reg[10]_srl11\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => CLK,
      D => \n_0_rclk_delay_reg[10]_srl11_i_1\,
      Q => \n_0_rclk_delay_reg[10]_srl11\
    );
\rclk_delay_reg[10]_srl11_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => rst_primitives,
      O => \n_0_rclk_delay_reg[10]_srl11_i_1\
    );
\rclk_delay_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rclk_delay_reg[10]_srl11\,
      Q => rclk_delay_11,
      R => '0'
    );
rst_out_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rclk_delay_11,
      I1 => n_0_rst_out_reg,
      O => n_0_rst_out_i_1
    );
rst_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      CLR => SR(0),
      D => n_0_rst_out_i_1,
      Q => n_0_rst_out_reg
    );
rst_primitives_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_3_phy_control_i,
      O => p_0_in
    );
rst_primitives_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => p_0_in,
      Q => rst_primitives,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_rank_mach is
  port (
    maint_req_r : out STD_LOGIC;
    maint_zq_r : out STD_LOGIC;
    O1 : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    read_this_rank_r1 : out STD_LOGIC;
    inhbt_act_faw_r : out STD_LOGIC;
    maint_srx_r : out STD_LOGIC;
    maint_rank_r : out STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    maint_ref_zq_wip : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I29 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    act_this_rank : in STD_LOGIC;
    CLK : in STD_LOGIC;
    app_zq_ns : in STD_LOGIC;
    read_this_rank : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    insert_maint_r1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    int_read_this_rank : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    wait_for_maint_r : in STD_LOGIC;
    I8 : in STD_LOGIC;
    wait_for_maint_r_0 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    wait_for_maint_r_1 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    wait_for_maint_r_2 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    maint_wip_r : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O14 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_rank_mach : entity is "mig_7series_v2_3_rank_mach";
end mig_7series_0_mig_7series_v2_3_rank_mach;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_rank_mach is
  signal \^o2\ : STD_LOGIC;
  signal maint_prescaler_tick_r : STD_LOGIC;
  signal n_11_rank_common0 : STD_LOGIC;
  signal n_12_rank_common0 : STD_LOGIC;
  signal periodic_rd_cntr1_r : STD_LOGIC;
  signal periodic_rd_grant_r : STD_LOGIC;
  signal periodic_rd_request_r : STD_LOGIC;
begin
  O2 <= \^o2\;
\rank_cntrl[0].rank_cntrl0\: entity work.mig_7series_0_mig_7series_v2_3_rank_cntrl
    port map (
      CLK => CLK,
      I1 => n_11_rank_common0,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I17 => I17,
      I2 => n_12_rank_common0,
      I3 => I2,
      I4 => I3,
      I6 => I6,
      I7 => I7,
      O1 => \^o2\,
      O8(0) => O8(0),
      Q(1 downto 0) => Q(1 downto 0),
      SS(0) => SS(0),
      act_this_rank => act_this_rank,
      inhbt_act_faw_r => inhbt_act_faw_r,
      int_read_this_rank => int_read_this_rank,
      maint_prescaler_tick_r => maint_prescaler_tick_r,
      periodic_rd_cntr1_r => periodic_rd_cntr1_r,
      periodic_rd_grant_r => periodic_rd_grant_r,
      periodic_rd_request_r => periodic_rd_request_r,
      read_this_rank => read_this_rank,
      read_this_rank_r1 => read_this_rank_r1
    );
rank_common0: entity work.mig_7series_0_mig_7series_v2_3_rank_common
    port map (
      CLK => CLK,
      D(0) => D(0),
      I1 => I1,
      I10 => I10,
      I11 => I11,
      I13 => I13,
      I14 => I14,
      I16 => I16,
      I18 => I18,
      I19 => I19,
      I2 => I2,
      I20(0) => I20(0),
      I21(0) => I21(0),
      I29(1 downto 0) => I29(1 downto 0),
      I3 => I3,
      I4 => \^o2\,
      I5 => I4,
      I6 => I5,
      I7(0) => O14(0),
      I8 => I8,
      I9 => I9,
      O1 => maint_req_r,
      O10 => O5,
      O11 => O6,
      O12 => O7,
      O13 => O9,
      O14 => O10,
      O15 => O11,
      O16 => O12,
      O17 => O13,
      O2 => maint_zq_r,
      O3 => O1,
      O4 => maint_srx_r,
      O5 => maint_rank_r,
      O6 => n_11_rank_common0,
      O7 => n_12_rank_common0,
      O8 => O3,
      O9 => O4,
      SR(0) => SR(0),
      SS(0) => SS(0),
      app_ref_ack => app_ref_ack,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_zq_ack => app_zq_ack,
      app_zq_ns => app_zq_ns,
      insert_maint_r1 => insert_maint_r1,
      maint_prescaler_tick_r => maint_prescaler_tick_r,
      maint_ref_zq_wip => maint_ref_zq_wip,
      maint_wip_r => maint_wip_r,
      periodic_rd_cntr1_r => periodic_rd_cntr1_r,
      periodic_rd_grant_r => periodic_rd_grant_r,
      periodic_rd_request_r => periodic_rd_request_r,
      wait_for_maint_r => wait_for_maint_r,
      wait_for_maint_r_0 => wait_for_maint_r_0,
      wait_for_maint_r_1 => wait_for_maint_r_1,
      wait_for_maint_r_2 => wait_for_maint_r_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_bank_mach is
  port (
    O1 : out STD_LOGIC;
    accept_ns : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sent_col : out STD_LOGIC;
    insert_maint_r1 : out STD_LOGIC;
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    col_rd_wr_r : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    maint_wip_r : out STD_LOGIC;
    wait_for_maint_r : out STD_LOGIC;
    wait_for_maint_r_0 : out STD_LOGIC;
    wait_for_maint_r_1 : out STD_LOGIC;
    wait_for_maint_r_2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    wr_data_en_ns : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_this_rank : out STD_LOGIC;
    int_read_this_rank : out STD_LOGIC;
    mc_odt_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cmd_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    col_data_buf_addr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    O18 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O19 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O20 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O21 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O22 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    mc_cas_n_ns : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_ras_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    act_this_rank : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    mc_cs_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    O32 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O33 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O35 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    was_wr0 : in STD_LOGIC;
    maint_srx_r : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_mc_ctl_full : in STD_LOGIC;
    phy_mc_cmd_full : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_data_offset_ns : in STD_LOGIC;
    mc_cmd : in STD_LOGIC_VECTOR ( 0 to 0 );
    I13 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    maint_ref_zq_wip : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_this_rank_r1 : in STD_LOGIC;
    DIC : in STD_LOGIC_VECTOR ( 0 to 0 );
    maint_req_r : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_addr : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    maint_zq_r : in STD_LOGIC;
    inhbt_act_faw_r : in STD_LOGIC;
    I27 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    maint_rank_r : in STD_LOGIC;
    phy_mc_data_full : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I60 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I61 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I62 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_bank_mach : entity is "mig_7series_v2_3_bank_mach";
end mig_7series_0_mig_7series_v2_3_bank_mach;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_bank_mach is
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o19\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^o2\ : STD_LOGIC;
  signal \^o20\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^o21\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^o22\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^o27\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o32\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^o33\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o34\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal accept_internal_r : STD_LOGIC;
  signal act_this_rank_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pre_r : STD_LOGIC;
  signal auto_pre_r_1 : STD_LOGIC;
  signal auto_pre_r_16 : STD_LOGIC;
  signal auto_pre_r_9 : STD_LOGIC;
  signal \bank_compare0/req_col_r\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \bank_compare0/req_col_r_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \bank_compare0/req_col_r_15\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \bank_compare0/req_col_r_6\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \bank_state0/demand_act_priority_r\ : STD_LOGIC;
  signal \bank_state0/demand_act_priority_r_14\ : STD_LOGIC;
  signal \bank_state0/demand_act_priority_r_20\ : STD_LOGIC;
  signal \bank_state0/demand_act_priority_r_5\ : STD_LOGIC;
  signal \bank_state0/demand_priority_r\ : STD_LOGIC;
  signal \bank_state0/demand_priority_r_12\ : STD_LOGIC;
  signal \bank_state0/demand_priority_r_19\ : STD_LOGIC;
  signal \bank_state0/demand_priority_r_4\ : STD_LOGIC;
  signal \bank_state0/demanded_prior_r\ : STD_LOGIC;
  signal \bank_state0/demanded_prior_r_11\ : STD_LOGIC;
  signal \bank_state0/demanded_prior_r_18\ : STD_LOGIC;
  signal \bank_state0/demanded_prior_r_3\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r0\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r0_7\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r0_8\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r_10\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r_17\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r_2\ : STD_LOGIC;
  signal \bank_state0/override_demand_ns\ : STD_LOGIC;
  signal \bank_state0/override_demand_r\ : STD_LOGIC;
  signal \bank_state0/p_14_in\ : STD_LOGIC;
  signal \bank_state0/p_14_in_13\ : STD_LOGIC;
  signal granted_row_ns : STD_LOGIC;
  signal maint_hit_busies_ns : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal maint_hit_busies_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal maint_rdy : STD_LOGIC;
  signal \^maint_wip_r\ : STD_LOGIC;
  signal n_10_bank_common0 : STD_LOGIC;
  signal n_11_bank_common0 : STD_LOGIC;
  signal n_12_bank_common0 : STD_LOGIC;
  signal n_13_bank_common0 : STD_LOGIC;
  signal \n_16_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_16_bank_cntrl[1].bank0\ : STD_LOGIC;
  signal \n_16_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal n_16_bank_common0 : STD_LOGIC;
  signal \n_17_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_17_bank_cntrl[1].bank0\ : STD_LOGIC;
  signal \n_17_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal n_17_bank_common0 : STD_LOGIC;
  signal \n_18_bank_cntrl[1].bank0\ : STD_LOGIC;
  signal \n_18_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal n_18_bank_common0 : STD_LOGIC;
  signal \n_19_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal n_19_bank_common0 : STD_LOGIC;
  signal \n_20_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_20_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal \n_21_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_21_bank_cntrl[1].bank0\ : STD_LOGIC;
  signal \n_21_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_21_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal \n_22_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_22_bank_cntrl[1].bank0\ : STD_LOGIC;
  signal \n_22_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_22_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal \n_23_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_23_bank_cntrl[1].bank0\ : STD_LOGIC;
  signal \n_23_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_23_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal \n_24_bank_cntrl[1].bank0\ : STD_LOGIC;
  signal \n_24_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_24_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal \n_25_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal \n_26_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_26_bank_cntrl[1].bank0\ : STD_LOGIC;
  signal \n_27_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_27_bank_cntrl[1].bank0\ : STD_LOGIC;
  signal \n_27_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_28_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_28_bank_cntrl[1].bank0\ : STD_LOGIC;
  signal \n_28_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_28_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal \n_29_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_29_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_29_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal \n_30_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_30_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_30_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal \n_31_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_31_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_31_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal \n_32_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_32_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_32_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal \n_33_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_34_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_36_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_37_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_42_bank_cntrl[1].bank0\ : STD_LOGIC;
  signal \n_46_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_46_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal \n_47_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_47_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal \n_51_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_52_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal n_62_arb_mux0 : STD_LOGIC;
  signal n_63_arb_mux0 : STD_LOGIC;
  signal n_64_arb_mux0 : STD_LOGIC;
  signal n_65_arb_mux0 : STD_LOGIC;
  signal n_66_arb_mux0 : STD_LOGIC;
  signal n_67_arb_mux0 : STD_LOGIC;
  signal n_68_arb_mux0 : STD_LOGIC;
  signal n_76_arb_mux0 : STD_LOGIC;
  signal n_77_arb_mux0 : STD_LOGIC;
  signal n_78_arb_mux0 : STD_LOGIC;
  signal n_79_arb_mux0 : STD_LOGIC;
  signal n_7_bank_common0 : STD_LOGIC;
  signal n_8_bank_common0 : STD_LOGIC;
  signal p_103_out : STD_LOGIC;
  signal p_110_out : STD_LOGIC;
  signal p_112_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_115_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_123_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_126_out : STD_LOGIC;
  signal p_128_out : STD_LOGIC;
  signal p_129_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_131_out : STD_LOGIC;
  signal p_142_out : STD_LOGIC;
  signal p_149_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_151_out : STD_LOGIC_VECTOR ( 11 downto 6 );
  signal p_154_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_34_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_37_out : STD_LOGIC;
  signal p_45_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_48_out : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal p_64_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_71_out : STD_LOGIC;
  signal p_73_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_76_out : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_84_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_87_out : STD_LOGIC;
  signal p_89_out : STD_LOGIC;
  signal p_90_out : STD_LOGIC;
  signal p_92_out : STD_LOGIC;
  signal p_93_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal periodic_rd_insert : STD_LOGIC;
  signal rd_this_rank_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sending_col : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sending_row : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^sent_col\ : STD_LOGIC;
  signal was_wr : STD_LOGIC;
  signal wr_this_rank_r : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  O1 <= \^o1\;
  O10 <= \^o10\;
  O19(2 downto 0) <= \^o19\(2 downto 0);
  O2 <= \^o2\;
  O20(2 downto 0) <= \^o20\(2 downto 0);
  O21(2 downto 0) <= \^o21\(2 downto 0);
  O22(2 downto 0) <= \^o22\(2 downto 0);
  O27(3 downto 0) <= \^o27\(3 downto 0);
  O32(6 downto 0) <= \^o32\(6 downto 0);
  O33(0) <= \^o33\(0);
  O34(0) <= \^o34\(0);
  O7 <= \^o7\;
  O8 <= \^o8\;
  Q(0) <= \^q\(0);
  maint_wip_r <= \^maint_wip_r\;
  sent_col <= \^sent_col\;
arb_mux0: entity work.mig_7series_0_mig_7series_v2_3_arb_mux
    port map (
      CLK => CLK,
      D(0) => D(0),
      DIA(1 downto 0) => DIA(1 downto 0),
      DIC(0) => DIC(0),
      E(0) => E(0),
      I1 => \^o2\,
      I10 => I10,
      I11 => \n_42_bank_cntrl[1].bank0\,
      I12 => \n_17_bank_cntrl[3].bank0\,
      I13 => I13,
      I14 => \n_47_bank_cntrl[3].bank0\,
      I15 => \n_17_bank_cntrl[1].bank0\,
      I16 => \n_47_bank_cntrl[2].bank0\,
      I17 => I14,
      I18 => I16,
      I19 => \n_20_bank_cntrl[0].bank0\,
      I2 => I1,
      I20 => \n_22_bank_cntrl[2].bank0\,
      I21(3 downto 0) => p_45_out(3 downto 0),
      I22(3 downto 0) => p_6_out(3 downto 0),
      I23(9 downto 0) => \bank_compare0/req_col_r_15\(9 downto 0),
      I24(9 downto 0) => \bank_compare0/req_col_r_6\(9 downto 0),
      I25(9 downto 0) => \bank_compare0/req_col_r\(9 downto 0),
      I26(9 downto 0) => \bank_compare0/req_col_r_0\(9 downto 0),
      I27 => \n_31_bank_cntrl[2].bank0\,
      I28 => \n_37_bank_cntrl[0].bank0\,
      I29 => \n_28_bank_cntrl[1].bank0\,
      I3(0) => I2(0),
      I30 => \n_36_bank_cntrl[0].bank0\,
      I31 => \n_32_bank_cntrl[2].bank0\,
      I32 => \n_32_bank_cntrl[3].bank0\,
      I33(12) => \^o32\(6),
      I33(11 downto 6) => p_151_out(11 downto 6),
      I33(5 downto 0) => \^o32\(5 downto 0),
      I34(12) => \^o33\(0),
      I34(11 downto 0) => p_112_out(11 downto 0),
      I35(12 downto 9) => \^o27\(3 downto 0),
      I35(8 downto 0) => p_34_out(8 downto 0),
      I36(12) => \^o34\(0),
      I36(11 downto 0) => p_73_out(11 downto 0),
      I37(3 downto 0) => p_84_out(3 downto 0),
      I38(3 downto 0) => p_123_out(3 downto 0),
      I39(3 downto 0) => I27(3 downto 0),
      I4 => \^maint_wip_r\,
      I40 => I28,
      I41 => I32,
      I42(1 downto 0) => I33(1 downto 0),
      I43(0) => I34(0),
      I5 => \n_21_bank_cntrl[1].bank0\,
      I6 => \n_20_bank_cntrl[3].bank0\,
      I7 => \n_46_bank_cntrl[2].bank0\,
      I8 => \n_21_bank_cntrl[2].bank0\,
      I9 => I9,
      O1 => \^sent_col\,
      O10 => n_65_arb_mux0,
      O11 => n_66_arb_mux0,
      O12 => n_67_arb_mux0,
      O13 => n_68_arb_mux0,
      O14 => n_76_arb_mux0,
      O15 => O15,
      O16 => O16,
      O17(23 downto 0) => O17(23 downto 0),
      O18(5 downto 0) => O18(5 downto 0),
      O19(2 downto 0) => \^o19\(2 downto 0),
      O2 => insert_maint_r1,
      O20(2 downto 0) => \^o20\(2 downto 0),
      O21(2 downto 0) => \^o21\(2 downto 0),
      O22(2 downto 0) => \^o22\(2 downto 0),
      O23(0) => O23(0),
      O24 => O24,
      O25 => n_77_arb_mux0,
      O26 => n_78_arb_mux0,
      O27 => n_79_arb_mux0,
      O28 => O28,
      O29 => O29,
      O3(3 downto 1) => sending_row(3 downto 1),
      O3(0) => \^q\(0),
      O30 => O30,
      O35 => O35,
      O4 => O4,
      O5(1 downto 0) => O5(1 downto 0),
      O6 => O6,
      O7 => n_62_arb_mux0,
      O8 => n_63_arb_mux0,
      O9 => n_64_arb_mux0,
      Q(3 downto 0) => sending_col(3 downto 0),
      SS(0) => SS(0),
      act_this_rank => act_this_rank,
      act_this_rank_r(3 downto 0) => act_this_rank_r(3 downto 0),
      auto_pre_r => auto_pre_r_16,
      auto_pre_r_4 => auto_pre_r_9,
      auto_pre_r_5 => auto_pre_r,
      auto_pre_r_6 => auto_pre_r_1,
      col_data_buf_addr(2 downto 0) => col_data_buf_addr(2 downto 0),
      col_rd_wr_r => col_rd_wr_r,
      demand_act_priority_r => \bank_state0/demand_act_priority_r_5\,
      demand_act_priority_r_7 => \bank_state0/demand_act_priority_r_20\,
      demand_act_priority_r_8 => \bank_state0/demand_act_priority_r\,
      demand_act_priority_r_9 => \bank_state0/demand_act_priority_r_14\,
      granted_row_ns => granted_row_ns,
      inhbt_act_faw_r => inhbt_act_faw_r,
      int_read_this_rank => int_read_this_rank,
      maint_rank_r => maint_rank_r,
      maint_ref_zq_wip => maint_ref_zq_wip,
      maint_zq_r => maint_zq_r,
      mc_cas_n_ns(1 downto 0) => mc_cas_n_ns(1 downto 0),
      mc_cmd(0) => mc_cmd(0),
      mc_cmd_ns(0) => mc_cmd_ns(0),
      mc_cs_n_ns(0) => mc_cs_n_ns(0),
      mc_odt_ns(0) => mc_odt_ns(0),
      mc_ras_n_ns(0) => mc_ras_n_ns(0),
      ofs_rdy_r => \bank_state0/ofs_rdy_r_17\,
      ofs_rdy_r_0 => \bank_state0/ofs_rdy_r_2\,
      ofs_rdy_r_2 => \bank_state0/ofs_rdy_r\,
      ofs_rdy_r_3 => \bank_state0/ofs_rdy_r_10\,
      override_demand_ns => \bank_state0/override_demand_ns\,
      override_demand_r => \bank_state0/override_demand_r\,
      p_110_out => p_110_out,
      p_115_out => p_115_out,
      p_131_out => p_131_out,
      p_149_out => p_149_out,
      p_14_in => \bank_state0/p_14_in_13\,
      p_14_in_1 => \bank_state0/p_14_in\,
      p_14_out => p_14_out,
      p_154_out => p_154_out,
      p_32_out => p_32_out,
      p_37_out => p_37_out,
      p_53_out => p_53_out,
      p_71_out => p_71_out,
      p_76_out => p_76_out,
      p_92_out => p_92_out,
      rd_this_rank_r(3 downto 0) => rd_this_rank_r(3 downto 0),
      read_this_rank => read_this_rank,
      read_this_rank_r1 => read_this_rank_r1,
      wr_data_en_ns => wr_data_en_ns,
      wr_data_offset_ns => wr_data_offset_ns,
      wr_this_rank_r(3 downto 0) => wr_this_rank_r(3 downto 0)
    );
\bank_cntrl[0].bank0\: entity work.mig_7series_0_mig_7series_v2_3_bank_cntrl
    port map (
      CLK => CLK,
      D(0) => maint_hit_busies_ns(0),
      I1 => I1,
      I10 => \^o1\,
      I11(0) => \^q\(0),
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => \n_22_bank_cntrl[3].bank0\,
      I17 => \n_47_bank_cntrl[2].bank0\,
      I18 => \n_18_bank_cntrl[1].bank0\,
      I19(0) => I19(0),
      I2 => n_19_bank_common0,
      I20 => \n_24_bank_cntrl[3].bank0\,
      I21 => \n_22_bank_cntrl[1].bank0\,
      I22 => \n_23_bank_cntrl[2].bank0\,
      I23 => \n_25_bank_cntrl[3].bank0\,
      I24 => \n_24_bank_cntrl[1].bank0\,
      I25 => \n_24_bank_cntrl[2].bank0\,
      I26 => \^maint_wip_r\,
      I27(2 downto 0) => maint_hit_busies_ns(3 downto 1),
      I28(0) => maint_hit_busies_r(0),
      I29 => I17,
      I3 => I3,
      I30 => I24,
      I31 => I18,
      I32(0) => I26(0),
      I33 => n_11_bank_common0,
      I34 => \n_27_bank_cntrl[2].bank0\,
      I35 => n_8_bank_common0,
      I36 => \n_27_bank_cntrl[1].bank0\,
      I37 => \n_28_bank_cntrl[3].bank0\,
      I38 => \n_29_bank_cntrl[2].bank0\,
      I39 => \n_19_bank_cntrl[3].bank0\,
      I4 => I4,
      I40 => \n_29_bank_cntrl[3].bank0\,
      I41 => I25,
      I42 => n_62_arb_mux0,
      I43 => \n_31_bank_cntrl[2].bank0\,
      I44 => \n_28_bank_cntrl[1].bank0\,
      I45 => n_67_arb_mux0,
      I46 => n_77_arb_mux0,
      I47 => \n_46_bank_cntrl[3].bank0\,
      I48 => \^sent_col\,
      I49 => n_7_bank_common0,
      I5 => I5,
      I50 => \n_23_bank_cntrl[3].bank0\,
      I51 => \n_21_bank_cntrl[3].bank0\,
      I6 => \n_31_bank_cntrl[3].bank0\,
      I60(3 downto 0) => I60(3 downto 0),
      I61(2 downto 0) => I61(2 downto 0),
      I62(9 downto 0) => I62(9 downto 0),
      I7 => \n_16_bank_cntrl[1].bank0\,
      I8 => \n_18_bank_cntrl[2].bank0\,
      I9 => \n_16_bank_cntrl[3].bank0\,
      O1 => wait_for_maint_r,
      O10 => \n_26_bank_cntrl[0].bank0\,
      O11 => \n_27_bank_cntrl[0].bank0\,
      O12 => \n_28_bank_cntrl[0].bank0\,
      O13 => \n_29_bank_cntrl[0].bank0\,
      O14 => \n_30_bank_cntrl[0].bank0\,
      O15 => \n_31_bank_cntrl[0].bank0\,
      O16 => \n_32_bank_cntrl[0].bank0\,
      O17 => \n_33_bank_cntrl[0].bank0\,
      O18 => \n_34_bank_cntrl[0].bank0\,
      O19 => \n_36_bank_cntrl[0].bank0\,
      O2 => \n_16_bank_cntrl[0].bank0\,
      O20 => \n_37_bank_cntrl[0].bank0\,
      O21(12) => \^o32\(6),
      O21(11 downto 6) => p_151_out(11 downto 6),
      O21(5 downto 0) => \^o32\(5 downto 0),
      O22 => \n_51_bank_cntrl[0].bank0\,
      O23 => \n_52_bank_cntrl[0].bank0\,
      O24(3 downto 0) => p_123_out(3 downto 0),
      O25(2 downto 0) => \^o21\(2 downto 0),
      O26(9 downto 0) => \bank_compare0/req_col_r\(9 downto 0),
      O3 => \n_17_bank_cntrl[0].bank0\,
      O4 => \^o8\,
      O5 => O12,
      O6 => \n_20_bank_cntrl[0].bank0\,
      O7 => \n_21_bank_cntrl[0].bank0\,
      O8 => \n_22_bank_cntrl[0].bank0\,
      O9 => \n_23_bank_cntrl[0].bank0\,
      Q(1) => sending_col(2),
      Q(0) => sending_col(0),
      S(1 downto 0) => S(1 downto 0),
      SR(0) => SR(0),
      accept_internal_r => accept_internal_r,
      act_this_rank_r(0) => act_this_rank_r(0),
      app_cmd_r2(0) => app_cmd_r2(0),
      app_en_r2 => app_en_r2,
      app_hi_pri_r2 => app_hi_pri_r2,
      auto_pre_r => auto_pre_r,
      demand_act_priority_r => \bank_state0/demand_act_priority_r\,
      demand_priority_r => \bank_state0/demand_priority_r\,
      demand_priority_r_0 => \bank_state0/demand_priority_r_12\,
      demanded_prior_r => \bank_state0/demanded_prior_r\,
      demanded_prior_r_1 => \bank_state0/demanded_prior_r_11\,
      granted_row_ns => granted_row_ns,
      maint_rdy => maint_rdy,
      maint_req_r => maint_req_r,
      ofs_rdy_r => \bank_state0/ofs_rdy_r\,
      ofs_rdy_r0 => \bank_state0/ofs_rdy_r0_8\,
      p_106_out => p_106_out,
      p_126_out => p_126_out,
      p_128_out => p_128_out,
      p_129_out => p_129_out,
      p_12_out => p_12_out,
      p_131_out => p_131_out,
      p_142_out => p_142_out,
      p_145_out => p_145_out,
      p_149_out => p_149_out,
      p_14_in => \bank_state0/p_14_in\,
      p_154_out => p_154_out,
      p_28_out => p_28_out,
      p_48_out => p_48_out,
      p_51_out => p_51_out,
      p_53_out => p_53_out,
      p_54_out => p_54_out,
      p_67_out => p_67_out,
      p_87_out => p_87_out,
      p_90_out => p_90_out,
      p_9_out => p_9_out,
      periodic_rd_insert => periodic_rd_insert,
      rd_this_rank_r(0) => rd_this_rank_r(0),
      row(12 downto 0) => row(12 downto 0),
      use_addr => use_addr,
      was_wr => was_wr,
      wr_this_rank_r(0) => wr_this_rank_r(0)
    );
\bank_cntrl[1].bank0\: entity work.\mig_7series_0_mig_7series_v2_3_bank_cntrl__parameterized0\
    port map (
      CLK => CLK,
      D(0) => maint_hit_busies_ns(1),
      I1 => I1,
      I10 => \n_18_bank_cntrl[2].bank0\,
      I11 => \n_16_bank_cntrl[3].bank0\,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15(0) => sending_row(1),
      I16 => \n_52_bank_cntrl[0].bank0\,
      I17 => \n_22_bank_cntrl[3].bank0\,
      I18 => \n_22_bank_cntrl[0].bank0\,
      I19 => n_66_arb_mux0,
      I2 => n_18_bank_common0,
      I20(0) => I20(0),
      I21 => \n_23_bank_cntrl[0].bank0\,
      I22(0) => maint_hit_busies_r(1),
      I23 => \^maint_wip_r\,
      I24 => I17,
      I25 => I24,
      I26 => I18,
      I27 => I15,
      I28(0) => I26(0),
      I29 => \^o1\,
      I3 => I3,
      I30 => n_10_bank_common0,
      I31 => \n_27_bank_cntrl[2].bank0\,
      I32 => \n_26_bank_cntrl[0].bank0\,
      I33 => \n_34_bank_cntrl[0].bank0\,
      I34 => n_8_bank_common0,
      I35 => \n_31_bank_cntrl[0].bank0\,
      I36 => \n_29_bank_cntrl[2].bank0\,
      I37 => \n_28_bank_cntrl[3].bank0\,
      I38 => I25,
      I39 => \n_23_bank_cntrl[2].bank0\,
      I4 => I4,
      I40 => \n_24_bank_cntrl[3].bank0\,
      I41 => \n_24_bank_cntrl[2].bank0\,
      I42 => \n_25_bank_cntrl[3].bank0\,
      I43 => n_64_arb_mux0,
      I44 => n_76_arb_mux0,
      I45 => \^sent_col\,
      I46 => \n_33_bank_cntrl[0].bank0\,
      I47 => \n_23_bank_cntrl[3].bank0\,
      I48 => \n_21_bank_cntrl[3].bank0\,
      I5 => \n_28_bank_cntrl[2].bank0\,
      I6 => I6,
      I60(3 downto 0) => I60(3 downto 0),
      I61(2 downto 0) => I61(2 downto 0),
      I62(9 downto 0) => I62(9 downto 0),
      I7 => \n_17_bank_cntrl[0].bank0\,
      I8 => \n_16_bank_cntrl[0].bank0\,
      I9 => \n_21_bank_cntrl[0].bank0\,
      O1 => wait_for_maint_r_0,
      O10 => \n_24_bank_cntrl[1].bank0\,
      O11 => \n_26_bank_cntrl[1].bank0\,
      O12 => \n_27_bank_cntrl[1].bank0\,
      O13 => \n_28_bank_cntrl[1].bank0\,
      O14(12) => \^o33\(0),
      O14(11 downto 0) => p_112_out(11 downto 0),
      O15 => \n_42_bank_cntrl[1].bank0\,
      O16(3 downto 0) => p_84_out(3 downto 0),
      O17(9 downto 0) => \bank_compare0/req_col_r_0\(9 downto 0),
      O2 => \n_16_bank_cntrl[1].bank0\,
      O22(2 downto 0) => \^o22\(2 downto 0),
      O3 => \n_17_bank_cntrl[1].bank0\,
      O4 => \n_18_bank_cntrl[1].bank0\,
      O5 => \^o7\,
      O6 => O11,
      O7 => \n_21_bank_cntrl[1].bank0\,
      O8 => \n_22_bank_cntrl[1].bank0\,
      O9 => \n_23_bank_cntrl[1].bank0\,
      Q(1) => sending_col(3),
      Q(0) => sending_col(1),
      SR(0) => SR(0),
      accept_internal_r => accept_internal_r,
      act_this_rank_r(0) => act_this_rank_r(1),
      app_cmd_r2(0) => app_cmd_r2(0),
      app_en_r2 => app_en_r2,
      app_hi_pri_r2 => app_hi_pri_r2,
      auto_pre_r => auto_pre_r_1,
      demand_act_priority_r => \bank_state0/demand_act_priority_r_5\,
      demand_priority_r => \bank_state0/demand_priority_r_4\,
      demand_priority_r_0 => \bank_state0/demand_priority_r_19\,
      demanded_prior_r => \bank_state0/demanded_prior_r_3\,
      demanded_prior_r_1 => \bank_state0/demanded_prior_r_18\,
      maint_req_r => maint_req_r,
      ofs_rdy_r => \bank_state0/ofs_rdy_r_2\,
      ofs_rdy_r0 => \bank_state0/ofs_rdy_r0\,
      override_demand_r => \bank_state0/override_demand_r\,
      p_103_out => p_103_out,
      p_106_out => p_106_out,
      p_110_out => p_110_out,
      p_115_out => p_115_out,
      p_126_out => p_126_out,
      p_145_out => p_145_out,
      p_14_out => p_14_out,
      p_15_out => p_15_out,
      p_28_out => p_28_out,
      p_48_out => p_48_out,
      p_67_out => p_67_out,
      p_87_out => p_87_out,
      p_89_out => p_89_out,
      p_90_out => p_90_out,
      p_92_out => p_92_out,
      p_93_out => p_93_out,
      p_9_out => p_9_out,
      periodic_rd_insert => periodic_rd_insert,
      rd_this_rank_r(0) => rd_this_rank_r(1),
      row(12 downto 0) => row(12 downto 0),
      use_addr => use_addr,
      was_wr => was_wr,
      wr_this_rank_r(0) => wr_this_rank_r(1)
    );
\bank_cntrl[2].bank0\: entity work.\mig_7series_0_mig_7series_v2_3_bank_cntrl__parameterized1\
    port map (
      CLK => CLK,
      D(0) => maint_hit_busies_ns(2),
      I1 => I1,
      I10 => \n_16_bank_cntrl[0].bank0\,
      I11 => \n_16_bank_cntrl[3].bank0\,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => \^o1\,
      I17(0) => sending_row(2),
      I18 => \n_46_bank_cntrl[3].bank0\,
      I19 => \n_22_bank_cntrl[3].bank0\,
      I2 => \n_30_bank_cntrl[3].bank0\,
      I20 => \n_51_bank_cntrl[0].bank0\,
      I21(0) => I21(0),
      I22 => \n_21_bank_cntrl[0].bank0\,
      I23 => \n_18_bank_cntrl[1].bank0\,
      I24 => \n_22_bank_cntrl[1].bank0\,
      I25 => \n_24_bank_cntrl[1].bank0\,
      I26 => I9,
      I27 => \^o10\,
      I28 => \^o7\,
      I29 => \^o8\,
      I3 => I3,
      I30(0) => maint_hit_busies_r(2),
      I31 => \^maint_wip_r\,
      I32 => I17,
      I33 => I24,
      I34 => I18,
      I35(0) => I26(0),
      I36 => n_12_bank_common0,
      I37 => \n_26_bank_cntrl[0].bank0\,
      I38 => n_8_bank_common0,
      I39 => \n_30_bank_cntrl[0].bank0\,
      I4 => I4,
      I40 => \n_27_bank_cntrl[1].bank0\,
      I41 => \n_28_bank_cntrl[3].bank0\,
      I42 => \n_31_bank_cntrl[0].bank0\,
      I43 => I25,
      I44 => n_68_arb_mux0,
      I45 => \n_24_bank_cntrl[3].bank0\,
      I46 => \n_22_bank_cntrl[0].bank0\,
      I47 => \n_25_bank_cntrl[3].bank0\,
      I48 => \n_23_bank_cntrl[0].bank0\,
      I49 => \n_32_bank_cntrl[3].bank0\,
      I5 => n_17_bank_common0,
      I50 => \^o2\,
      I51 => n_79_arb_mux0,
      I52 => n_65_arb_mux0,
      I53 => n_63_arb_mux0,
      I54 => \^sent_col\,
      I55 => \n_32_bank_cntrl[0].bank0\,
      I56 => \n_23_bank_cntrl[3].bank0\,
      I57 => \n_21_bank_cntrl[3].bank0\,
      I6 => \n_17_bank_cntrl[0].bank0\,
      I60(3 downto 0) => I60(3 downto 0),
      I61(2 downto 0) => I61(2 downto 0),
      I62(9 downto 0) => I62(9 downto 0),
      I7 => I7,
      I8 => \n_26_bank_cntrl[1].bank0\,
      I9 => \n_16_bank_cntrl[1].bank0\,
      O1 => wait_for_maint_r_1,
      O10 => \n_28_bank_cntrl[2].bank0\,
      O11 => \n_29_bank_cntrl[2].bank0\,
      O12 => \n_30_bank_cntrl[2].bank0\,
      O13 => \n_31_bank_cntrl[2].bank0\,
      O14 => \n_32_bank_cntrl[2].bank0\,
      O15(12) => \^o34\(0),
      O15(11 downto 0) => p_73_out(11 downto 0),
      O16 => \n_46_bank_cntrl[2].bank0\,
      O17 => \n_47_bank_cntrl[2].bank0\,
      O18(3 downto 0) => p_45_out(3 downto 0),
      O19(9 downto 0) => \bank_compare0/req_col_r_6\(9 downto 0),
      O2 => \n_18_bank_cntrl[2].bank0\,
      O20(2 downto 0) => \^o20\(2 downto 0),
      O3 => O9,
      O4 => O13,
      O5 => \n_21_bank_cntrl[2].bank0\,
      O6 => \n_22_bank_cntrl[2].bank0\,
      O7 => \n_23_bank_cntrl[2].bank0\,
      O8 => \n_24_bank_cntrl[2].bank0\,
      O9 => \n_27_bank_cntrl[2].bank0\,
      Q(1) => sending_col(2),
      Q(0) => sending_col(0),
      SR(0) => SR(0),
      accept_internal_r => accept_internal_r,
      act_this_rank_r(0) => act_this_rank_r(2),
      app_cmd_r2(0) => app_cmd_r2(0),
      app_en_r2 => app_en_r2,
      app_hi_pri_r2 => app_hi_pri_r2,
      auto_pre_r => auto_pre_r_9,
      demand_act_priority_r => \bank_state0/demand_act_priority_r_14\,
      demand_priority_r => \bank_state0/demand_priority_r_12\,
      demand_priority_r_3 => \bank_state0/demand_priority_r\,
      demanded_prior_r => \bank_state0/demanded_prior_r_11\,
      demanded_prior_r_2 => \bank_state0/demanded_prior_r\,
      maint_req_r => maint_req_r,
      ofs_rdy_r => \bank_state0/ofs_rdy_r_10\,
      ofs_rdy_r0 => \bank_state0/ofs_rdy_r0_8\,
      ofs_rdy_r0_0 => \bank_state0/ofs_rdy_r0_7\,
      ofs_rdy_r0_1 => \bank_state0/ofs_rdy_r0\,
      override_demand_ns => \bank_state0/override_demand_ns\,
      override_demand_r => \bank_state0/override_demand_r\,
      p_106_out => p_106_out,
      p_126_out => p_126_out,
      p_131_out => p_131_out,
      p_145_out => p_145_out,
      p_14_in => \bank_state0/p_14_in_13\,
      p_14_out => p_14_out,
      p_28_out => p_28_out,
      p_48_out => p_48_out,
      p_50_out => p_50_out,
      p_51_out => p_51_out,
      p_53_out => p_53_out,
      p_54_out => p_54_out,
      p_64_out => p_64_out,
      p_67_out => p_67_out,
      p_71_out => p_71_out,
      p_76_out => p_76_out,
      p_7_in => p_7_in,
      p_87_out => p_87_out,
      p_92_out => p_92_out,
      p_9_out => p_9_out,
      periodic_rd_insert => periodic_rd_insert,
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_mc_data_full => phy_mc_data_full,
      rd_this_rank_r(0) => rd_this_rank_r(2),
      row(12 downto 0) => row(12 downto 0),
      use_addr => use_addr,
      was_wr => was_wr,
      wr_this_rank_r(0) => wr_this_rank_r(2)
    );
\bank_cntrl[3].bank0\: entity work.\mig_7series_0_mig_7series_v2_3_bank_cntrl__parameterized2\
    port map (
      CLK => CLK,
      D(0) => maint_hit_busies_ns(3),
      I1 => I1,
      I10 => \n_16_bank_cntrl[1].bank0\,
      I11 => \n_16_bank_cntrl[0].bank0\,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => \n_18_bank_cntrl[2].bank0\,
      I16 => n_8_bank_common0,
      I17(0) => sending_row(3),
      I18 => \n_52_bank_cntrl[0].bank0\,
      I19 => \n_23_bank_cntrl[1].bank0\,
      I2 => n_16_bank_common0,
      I20 => \n_23_bank_cntrl[2].bank0\,
      I21 => \n_22_bank_cntrl[0].bank0\,
      I22(0) => I22(0),
      I23(0) => I23(0),
      I24 => \n_22_bank_cntrl[1].bank0\,
      I25 => \n_24_bank_cntrl[2].bank0\,
      I26 => \n_23_bank_cntrl[0].bank0\,
      I27 => \n_24_bank_cntrl[1].bank0\,
      I28(0) => maint_hit_busies_r(3),
      I29 => \^maint_wip_r\,
      I3 => I3,
      I30 => I17,
      I31 => I24,
      I32 => I18,
      I33 => I15,
      I34(0) => I26(0),
      I35 => \^o1\,
      I36 => n_13_bank_common0,
      I37 => \n_27_bank_cntrl[2].bank0\,
      I38 => \n_26_bank_cntrl[0].bank0\,
      I39 => \n_26_bank_cntrl[1].bank0\,
      I4 => I4,
      I40 => I25,
      I41 => \n_31_bank_cntrl[0].bank0\,
      I42 => \n_27_bank_cntrl[1].bank0\,
      I43 => \n_29_bank_cntrl[2].bank0\,
      I44 => n_65_arb_mux0,
      I45 => \^o2\,
      I46 => n_78_arb_mux0,
      I47 => n_68_arb_mux0,
      I48 => n_63_arb_mux0,
      I49 => \^sent_col\,
      I5 => \n_30_bank_cntrl[2].bank0\,
      I50 => \n_29_bank_cntrl[0].bank0\,
      I51 => \n_27_bank_cntrl[0].bank0\,
      I52 => \n_28_bank_cntrl[0].bank0\,
      I6 => \n_17_bank_cntrl[0].bank0\,
      I60(3 downto 0) => I60(3 downto 0),
      I61(2 downto 0) => I61(2 downto 0),
      I62(9 downto 0) => I62(9 downto 0),
      I7 => \n_21_bank_cntrl[0].bank0\,
      I8 => I8,
      I9 => \n_18_bank_cntrl[1].bank0\,
      O1 => wait_for_maint_r_2,
      O10 => \n_24_bank_cntrl[3].bank0\,
      O11 => \n_25_bank_cntrl[3].bank0\,
      O12 => O25,
      O13 => \n_28_bank_cntrl[3].bank0\,
      O14 => \n_29_bank_cntrl[3].bank0\,
      O15 => \n_30_bank_cntrl[3].bank0\,
      O16 => \n_31_bank_cntrl[3].bank0\,
      O17 => \n_32_bank_cntrl[3].bank0\,
      O18(12 downto 9) => \^o27\(3 downto 0),
      O18(8 downto 0) => p_34_out(8 downto 0),
      O19 => \n_46_bank_cntrl[3].bank0\,
      O2 => \n_16_bank_cntrl[3].bank0\,
      O20 => \n_47_bank_cntrl[3].bank0\,
      O21(3 downto 0) => p_6_out(3 downto 0),
      O22(2 downto 0) => \^o19\(2 downto 0),
      O23(9 downto 0) => \bank_compare0/req_col_r_15\(9 downto 0),
      O3 => \n_17_bank_cntrl[3].bank0\,
      O4 => \^o10\,
      O5 => \n_19_bank_cntrl[3].bank0\,
      O6 => \n_20_bank_cntrl[3].bank0\,
      O7 => \n_21_bank_cntrl[3].bank0\,
      O8 => \n_22_bank_cntrl[3].bank0\,
      O9 => \n_23_bank_cntrl[3].bank0\,
      Q(1) => sending_col(3),
      Q(0) => sending_col(1),
      SR(0) => SR(0),
      accept_internal_r => accept_internal_r,
      act_this_rank_r(0) => act_this_rank_r(3),
      app_cmd_r2(0) => app_cmd_r2(0),
      app_en_r2 => app_en_r2,
      app_hi_pri_r2 => app_hi_pri_r2,
      auto_pre_r => auto_pre_r_16,
      demand_act_priority_r => \bank_state0/demand_act_priority_r_20\,
      demand_priority_r => \bank_state0/demand_priority_r_19\,
      demand_priority_r_0 => \bank_state0/demand_priority_r_4\,
      demanded_prior_r => \bank_state0/demanded_prior_r_18\,
      demanded_prior_r_1 => \bank_state0/demanded_prior_r_3\,
      maint_req_r => maint_req_r,
      ofs_rdy_r => \bank_state0/ofs_rdy_r_17\,
      ofs_rdy_r0 => \bank_state0/ofs_rdy_r0_7\,
      override_demand_r => \bank_state0/override_demand_r\,
      p_103_out => p_103_out,
      p_106_out => p_106_out,
      p_11_out => p_11_out,
      p_126_out => p_126_out,
      p_12_out => p_12_out,
      p_142_out => p_142_out,
      p_145_out => p_145_out,
      p_14_out => p_14_out,
      p_15_out => p_15_out,
      p_28_out => p_28_out,
      p_32_out => p_32_out,
      p_37_out => p_37_out,
      p_48_out => p_48_out,
      p_64_out => p_64_out,
      p_67_out => p_67_out,
      p_87_out => p_87_out,
      p_93_out => p_93_out,
      p_9_out => p_9_out,
      periodic_rd_insert => periodic_rd_insert,
      rd_this_rank_r(0) => rd_this_rank_r(3),
      row(12 downto 0) => row(12 downto 0),
      use_addr => use_addr,
      was_wr => was_wr,
      wr_this_rank_r(0) => wr_this_rank_r(3)
    );
bank_common0: entity work.mig_7series_0_mig_7series_v2_3_bank_common
    port map (
      CLK => CLK,
      D(3 downto 0) => maint_hit_busies_ns(3 downto 0),
      I11 => I11,
      I15 => I15,
      I16 => I16,
      I29(1 downto 0) => I29(1 downto 0),
      I30 => I30,
      I31 => I31,
      I4 => I4,
      O1 => \^o1\,
      O10 => n_13_bank_common0,
      O11 => n_16_bank_common0,
      O12 => n_17_bank_common0,
      O13 => n_18_bank_common0,
      O14 => n_19_bank_common0,
      O15(3 downto 0) => maint_hit_busies_r(3 downto 0),
      O2 => \^o2\,
      O26 => O26,
      O3 => \^maint_wip_r\,
      O31 => O31,
      O4 => O3,
      O5 => n_7_bank_common0,
      O6 => n_8_bank_common0,
      O7 => n_10_bank_common0,
      O8 => n_11_bank_common0,
      O9 => n_12_bank_common0,
      Q(0) => O14(0),
      SR(0) => SR(0),
      accept_internal_r => accept_internal_r,
      accept_ns => accept_ns,
      app_en_r2 => app_en_r2,
      maint_rdy => maint_rdy,
      maint_req_r => maint_req_r,
      maint_srx_r => maint_srx_r,
      maint_zq_r => maint_zq_r,
      p_11_out => p_11_out,
      p_126_out => p_126_out,
      p_128_out => p_128_out,
      p_129_out => p_129_out,
      p_12_out => p_12_out,
      p_48_out => p_48_out,
      p_50_out => p_50_out,
      p_51_out => p_51_out,
      p_7_in => p_7_in,
      p_87_out => p_87_out,
      p_89_out => p_89_out,
      p_90_out => p_90_out,
      p_9_out => p_9_out,
      periodic_rd_insert => periodic_rd_insert,
      use_addr => use_addr,
      was_wr => was_wr,
      was_wr0 => was_wr0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_ddr_mc_phy is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pi_dqs_found_lanes : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_54_in : out STD_LOGIC;
    p_53_in : out STD_LOGIC;
    O5 : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    p_62_in : out STD_LOGIC;
    p_61_in : out STD_LOGIC;
    p_38_in : out STD_LOGIC;
    p_37_in : out STD_LOGIC;
    p_50_in : out STD_LOGIC;
    p_49_in : out STD_LOGIC;
    p_58_in : out STD_LOGIC;
    p_57_in : out STD_LOGIC;
    p_46_in : out STD_LOGIC;
    p_45_in : out STD_LOGIC;
    p_34_in : out STD_LOGIC;
    p_33_in : out STD_LOGIC;
    p_42_in : out STD_LOGIC;
    p_41_in : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_30_in : out STD_LOGIC;
    p_29_in : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    p_13_in : out STD_LOGIC;
    O16 : out STD_LOGIC;
    p_21_in : out STD_LOGIC;
    p_26_in : out STD_LOGIC;
    p_25_in : out STD_LOGIC;
    O17 : out STD_LOGIC;
    p_17_in : out STD_LOGIC;
    O18 : out STD_LOGIC;
    p_5_in : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    O19 : out STD_LOGIC;
    phy_mc_ctl_full : out STD_LOGIC;
    ref_dll_lock : out STD_LOGIC;
    idelay_ld_rst : out STD_LOGIC;
    idelay_ld_rst_0 : out STD_LOGIC;
    phy_mc_go : out STD_LOGIC;
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_rddata_en : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O52 : out STD_LOGIC;
    O54 : out STD_LOGIC;
    DIB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIC : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O55 : out STD_LOGIC;
    O56 : out STD_LOGIC;
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O57 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O58 : out STD_LOGIC;
    O59 : out STD_LOGIC;
    O60 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O61 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O62 : out STD_LOGIC;
    O63 : out STD_LOGIC;
    O64 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O65 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O66 : out STD_LOGIC;
    O67 : out STD_LOGIC;
    O68 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O69 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O70 : out STD_LOGIC;
    O71 : out STD_LOGIC;
    O72 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O73 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O74 : out STD_LOGIC;
    O75 : out STD_LOGIC;
    O76 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O77 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O78 : out STD_LOGIC;
    O79 : out STD_LOGIC;
    O80 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O81 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O82 : out STD_LOGIC;
    O83 : out STD_LOGIC;
    O84 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O85 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O86 : out STD_LOGIC;
    O87 : out STD_LOGIC;
    O88 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O89 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O90 : out STD_LOGIC;
    O91 : out STD_LOGIC;
    O92 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O93 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O94 : out STD_LOGIC;
    O95 : out STD_LOGIC;
    O96 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O97 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O98 : out STD_LOGIC;
    O99 : out STD_LOGIC;
    O100 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O101 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O102 : out STD_LOGIC;
    O103 : out STD_LOGIC;
    O104 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O105 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O106 : out STD_LOGIC;
    O107 : out STD_LOGIC;
    O108 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O109 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O110 : out STD_LOGIC;
    O111 : out STD_LOGIC;
    O112 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O113 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O114 : out STD_LOGIC;
    O115 : out STD_LOGIC;
    O116 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    O117 : out STD_LOGIC_VECTOR ( 65 downto 0 );
    O118 : out STD_LOGIC_VECTOR ( 59 downto 0 );
    O119 : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    phy_mc_data_full : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    phy_mc_cmd_full : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    O120 : out STD_LOGIC;
    O121 : out STD_LOGIC;
    O122 : out STD_LOGIC;
    O123 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O124 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O125 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O126 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_dq_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    O127 : out STD_LOGIC;
    O128 : out STD_LOGIC;
    O129 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O130 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O131 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    mem_out : out STD_LOGIC_VECTOR ( 29 downto 0 );
    if_empty_v : out STD_LOGIC;
    p_0_in1_in : out STD_LOGIC;
    O132 : out STD_LOGIC;
    O133 : out STD_LOGIC;
    O134 : out STD_LOGIC;
    O135 : out STD_LOGIC;
    O136 : out STD_LOGIC;
    O137 : out STD_LOGIC;
    O138 : out STD_LOGIC;
    O139 : out STD_LOGIC;
    O140 : out STD_LOGIC;
    O141 : out STD_LOGIC;
    O142 : out STD_LOGIC;
    O143 : out STD_LOGIC;
    O144 : out STD_LOGIC;
    O145 : out STD_LOGIC;
    O146 : out STD_LOGIC;
    O147 : out STD_LOGIC;
    O148 : out STD_LOGIC;
    O149 : out STD_LOGIC;
    O150 : out STD_LOGIC;
    O151 : out STD_LOGIC;
    O152 : out STD_LOGIC;
    O153 : out STD_LOGIC;
    O154 : out STD_LOGIC;
    O155 : out STD_LOGIC;
    O156 : out STD_LOGIC;
    O157 : out STD_LOGIC;
    O158 : out STD_LOGIC;
    O159 : out STD_LOGIC;
    O160 : out STD_LOGIC;
    O161 : out STD_LOGIC;
    O162 : out STD_LOGIC;
    O163 : out STD_LOGIC;
    O164 : out STD_LOGIC;
    A_pi_counter_load_en146_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    A_pi_fine_enable142_out : in STD_LOGIC;
    A_pi_fine_inc144_out : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    A_pi_rst_dqs_find140_out : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    COUNTERLOADVAL : in STD_LOGIC_VECTOR ( 5 downto 0 );
    A_po_coarse_enable128_out : in STD_LOGIC;
    A_po_fine_enable126_out : in STD_LOGIC;
    A_po_fine_inc130_out : in STD_LOGIC;
    of_wren_pre : in STD_LOGIC;
    D1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC;
    p_55_out : in STD_LOGIC;
    A_idelay_ce17_out : in STD_LOGIC;
    idelay_inc : in STD_LOGIC;
    I4 : in STD_LOGIC;
    p_63_out : in STD_LOGIC;
    p_39_out : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    p_47_out : in STD_LOGIC;
    p_35_out : in STD_LOGIC;
    p_43_out : in STD_LOGIC;
    ififo_rst0 : in STD_LOGIC;
    D_po_coarse_enable90_out : in STD_LOGIC;
    I5 : in STD_LOGIC;
    D_po_fine_enable87_out : in STD_LOGIC;
    D_po_fine_inc93_out : in STD_LOGIC;
    of_wren_pre_1 : in STD_LOGIC;
    D0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O33 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O32 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O31 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O30 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O29 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O28 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O26 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O25 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O24 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    C_pi_counter_load_en81_out : in STD_LOGIC;
    I6 : in STD_LOGIC;
    C_pi_fine_enable77_out : in STD_LOGIC;
    C_pi_fine_inc79_out : in STD_LOGIC;
    I7 : in STD_LOGIC;
    C_pi_rst_dqs_find75_out : in STD_LOGIC;
    O53 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    C_po_coarse_enable63_out : in STD_LOGIC;
    C_po_fine_enable61_out : in STD_LOGIC;
    C_po_fine_inc65_out : in STD_LOGIC;
    of_wren_pre_2 : in STD_LOGIC;
    O42 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O41 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O40 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O39 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O38 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O37 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O36 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O35 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O34 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    C_idelay_ce7_out : in STD_LOGIC;
    I10 : in STD_LOGIC;
    p_31_out : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    ififo_rst0_3 : in STD_LOGIC;
    mux_cmd_wren : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    phy_read_calib : in STD_LOGIC;
    I16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHYCTLWD : in STD_LOGIC_VECTOR ( 10 downto 0 );
    I17 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O43 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O44 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O45 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O46 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    O47 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O48 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O49 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mux_wrdata_en : in STD_LOGIC;
    I19 : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    tail_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bypass : in STD_LOGIC;
    I29 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I30 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I31 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I32 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I33 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I34 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I35 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I36 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I37 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I38 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I39 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I40 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I41 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I42 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I43 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I44 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I45 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I46 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I47 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I48 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I49 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I50 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I52 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I53 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I54 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I55 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I56 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I57 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I58 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I59 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    calib_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    calib_wrdata_en : in STD_LOGIC;
    I25 : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    I70 : in STD_LOGIC_VECTOR ( 41 downto 0 );
    I71 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I72 : in STD_LOGIC_VECTOR ( 41 downto 0 );
    I26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cas_n : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cs_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_dout : in STD_LOGIC_VECTOR ( 18 downto 0 );
    I60 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_ddr_mc_phy : entity is "mig_7series_v2_3_ddr_mc_phy";
end mig_7series_0_mig_7series_v2_3_ddr_mc_phy;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_ddr_mc_phy is
  signal \n_0_mcGo_r_reg[13]_srl14___u_mig_7series_0_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12\ : STD_LOGIC;
  signal \n_0_mcGo_r_reg[14]_u_mig_7series_0_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13\ : STD_LOGIC;
  signal n_0_mcGo_r_reg_gate : STD_LOGIC;
  signal n_0_mcGo_r_reg_r : STD_LOGIC;
  signal n_0_mcGo_r_reg_r_0 : STD_LOGIC;
  signal n_0_mcGo_r_reg_r_1 : STD_LOGIC;
  signal n_0_mcGo_r_reg_r_10 : STD_LOGIC;
  signal n_0_mcGo_r_reg_r_11 : STD_LOGIC;
  signal n_0_mcGo_r_reg_r_12 : STD_LOGIC;
  signal n_0_mcGo_r_reg_r_13 : STD_LOGIC;
  signal n_0_mcGo_r_reg_r_2 : STD_LOGIC;
  signal n_0_mcGo_r_reg_r_3 : STD_LOGIC;
  signal n_0_mcGo_r_reg_r_4 : STD_LOGIC;
  signal n_0_mcGo_r_reg_r_5 : STD_LOGIC;
  signal n_0_mcGo_r_reg_r_6 : STD_LOGIC;
  signal n_0_mcGo_r_reg_r_7 : STD_LOGIC;
  signal n_0_mcGo_r_reg_r_8 : STD_LOGIC;
  signal n_0_mcGo_r_reg_r_9 : STD_LOGIC;
  signal \n_53_ddr_phy_4lanes_0.u_ddr_phy_4lanes\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mcGo_r_reg[13]_srl14___u_mig_7series_0_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12\ : label is "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \mcGo_r_reg[13]_srl14___u_mig_7series_0_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12\ : label is "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[13]_srl14___u_mig_7series_0_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12 ";
begin
\ddr_phy_4lanes_0.u_ddr_phy_4lanes\: entity work.mig_7series_0_mig_7series_v2_3_ddr_phy_4lanes
    port map (
      A_idelay_ce17_out => A_idelay_ce17_out,
      A_pi_counter_load_en146_out => A_pi_counter_load_en146_out,
      A_pi_fine_enable142_out => A_pi_fine_enable142_out,
      A_pi_fine_inc144_out => A_pi_fine_inc144_out,
      A_pi_rst_dqs_find140_out => A_pi_rst_dqs_find140_out,
      A_po_coarse_enable128_out => A_po_coarse_enable128_out,
      A_po_fine_enable126_out => A_po_fine_enable126_out,
      A_po_fine_inc130_out => A_po_fine_inc130_out,
      CLK => CLK,
      COUNTERLOADVAL(5 downto 0) => COUNTERLOADVAL(5 downto 0),
      C_idelay_ce7_out => C_idelay_ce7_out,
      C_pi_counter_load_en81_out => C_pi_counter_load_en81_out,
      C_pi_fine_enable77_out => C_pi_fine_enable77_out,
      C_pi_fine_inc79_out => C_pi_fine_inc79_out,
      C_pi_rst_dqs_find75_out => C_pi_rst_dqs_find75_out,
      C_po_coarse_enable63_out => C_po_coarse_enable63_out,
      C_po_fine_enable61_out => C_po_fine_enable61_out,
      C_po_fine_inc65_out => C_po_fine_inc65_out,
      D(63 downto 0) => D(63 downto 0),
      D0(3 downto 0) => D0(3 downto 0),
      D1(3 downto 0) => D1(3 downto 0),
      D2(3 downto 0) => D2(3 downto 0),
      D3(3 downto 0) => D3(3 downto 0),
      D4(3 downto 0) => D4(3 downto 0),
      D5(3 downto 0) => D5(3 downto 0),
      D6(3 downto 0) => D6(3 downto 0),
      D7(3 downto 0) => D7(3 downto 0),
      D8(3 downto 0) => D8(3 downto 0),
      D9(3 downto 0) => D9(3 downto 0),
      DIA(1 downto 0) => DIA(1 downto 0),
      DIB(1 downto 0) => DIB(1 downto 0),
      DIC(1 downto 0) => DIC(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      DOC(1 downto 0) => DOC(1 downto 0),
      D_po_coarse_enable90_out => D_po_coarse_enable90_out,
      D_po_fine_enable87_out => D_po_fine_enable87_out,
      D_po_fine_inc93_out => D_po_fine_inc93_out,
      I1 => I1,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16(0) => I16(0),
      I17 => I17,
      I19 => I19,
      I2 => I2,
      I20 => I20,
      I21 => I21,
      I22 => I22,
      I23 => I23,
      I24(31 downto 0) => I24(31 downto 0),
      I25 => I25,
      I26(0) => I26(0),
      I27(0) => I27(0),
      I28(0) => I28(0),
      I29(1 downto 0) => I29(1 downto 0),
      I3 => I3,
      I30(1 downto 0) => I30(1 downto 0),
      I31(1 downto 0) => I31(1 downto 0),
      I32(1 downto 0) => I32(1 downto 0),
      I33(1 downto 0) => I33(1 downto 0),
      I34(1 downto 0) => I34(1 downto 0),
      I35(1 downto 0) => I35(1 downto 0),
      I36(1 downto 0) => I36(1 downto 0),
      I37(1 downto 0) => I37(1 downto 0),
      I38(1 downto 0) => I38(1 downto 0),
      I39(1 downto 0) => I39(1 downto 0),
      I4 => I4,
      I40(1 downto 0) => I40(1 downto 0),
      I41(1 downto 0) => I41(1 downto 0),
      I42(1 downto 0) => I42(1 downto 0),
      I43(31 downto 0) => I43(31 downto 0),
      I44(1 downto 0) => I44(1 downto 0),
      I45(1 downto 0) => I45(1 downto 0),
      I46(1 downto 0) => I46(1 downto 0),
      I47(1 downto 0) => I47(1 downto 0),
      I48(1 downto 0) => I48(1 downto 0),
      I49(1 downto 0) => I49(1 downto 0),
      I5 => I5,
      I50(1 downto 0) => I50(1 downto 0),
      I51(1 downto 0) => I51(1 downto 0),
      I52(1 downto 0) => I52(1 downto 0),
      I53(1 downto 0) => I53(1 downto 0),
      I54(1 downto 0) => I54(1 downto 0),
      I55(1 downto 0) => I55(1 downto 0),
      I56(1 downto 0) => I56(1 downto 0),
      I57(1 downto 0) => I57(1 downto 0),
      I58(1 downto 0) => I58(1 downto 0),
      I59(1 downto 0) => I59(1 downto 0),
      I6 => I6,
      I60(0) => I60(0),
      I7 => I7,
      I70(41 downto 0) => I70(41 downto 0),
      I71(31 downto 0) => I71(31 downto 0),
      I72(41 downto 0) => I72(41 downto 0),
      I8 => I8,
      I9 => I9,
      O1 => O1,
      O10 => O10,
      O100 => O99,
      O101(1 downto 0) => O100(1 downto 0),
      O102(1 downto 0) => O101(1 downto 0),
      O103 => O102,
      O104 => O103,
      O105(1 downto 0) => O104(1 downto 0),
      O106(1 downto 0) => O105(1 downto 0),
      O107 => O106,
      O108 => O107,
      O109(1 downto 0) => O108(1 downto 0),
      O11 => O11,
      O110(1 downto 0) => O109(1 downto 0),
      O111 => O110,
      O112 => O111,
      O113(1 downto 0) => O112(1 downto 0),
      O114(1 downto 0) => O113(1 downto 0),
      O115 => O114,
      O116 => O115,
      O117(5 downto 0) => O116(5 downto 0),
      O118(65 downto 0) => O117(65 downto 0),
      O119(59 downto 0) => O118(59 downto 0),
      O12 => O12,
      O120 => O119,
      O121 => O120,
      O122 => O121,
      O123 => O122,
      O124(3 downto 0) => O123(3 downto 0),
      O125(3 downto 0) => O124(3 downto 0),
      O126(3 downto 0) => O125(3 downto 0),
      O127(3 downto 0) => O126(3 downto 0),
      O128 => O127,
      O129 => O128,
      O13 => O13,
      O130(3 downto 0) => O129(3 downto 0),
      O131(3 downto 0) => O130(3 downto 0),
      O132(9 downto 0) => O131(9 downto 0),
      O133 => O132,
      O134 => O133,
      O135 => O134,
      O136 => O135,
      O137 => O136,
      O138 => O137,
      O139 => O138,
      O14 => O14,
      O140 => O139,
      O141 => O140,
      O142 => O141,
      O143 => O142,
      O144 => O143,
      O145 => O144,
      O146 => O145,
      O147 => O146,
      O148 => O147,
      O149 => O148,
      O15 => O15,
      O150 => O149,
      O151 => O150,
      O152 => O151,
      O153 => O152,
      O154 => O153,
      O155 => O154,
      O156 => O155,
      O157 => O156,
      O158 => O157,
      O159 => O158,
      O16 => O16,
      O160 => O159,
      O161 => O160,
      O162 => O161,
      O163 => O162,
      O164 => O163,
      O165 => O164,
      O17 => O17,
      O18 => O18,
      O19 => O19,
      O2 => O2,
      O20 => \n_53_ddr_phy_4lanes_0.u_ddr_phy_4lanes\,
      O21 => O20,
      O22 => O21,
      O23 => O22,
      O24(3 downto 0) => O24(3 downto 0),
      O25(3 downto 0) => O25(3 downto 0),
      O26(3 downto 0) => O26(3 downto 0),
      O27 => O23,
      O28(7 downto 0) => O28(7 downto 0),
      O29(7 downto 0) => O29(7 downto 0),
      O3 => O3,
      O30(3 downto 0) => O30(3 downto 0),
      O31(3 downto 0) => O31(3 downto 0),
      O32(3 downto 0) => O32(3 downto 0),
      O33(3 downto 0) => O33(3 downto 0),
      O34(3 downto 0) => O34(3 downto 0),
      O35(3 downto 0) => O35(3 downto 0),
      O36(3 downto 0) => O36(3 downto 0),
      O37(3 downto 0) => O37(3 downto 0),
      O38(3 downto 0) => O38(3 downto 0),
      O39(3 downto 0) => O39(3 downto 0),
      O4 => O4,
      O40(3 downto 0) => O40(3 downto 0),
      O41(3 downto 0) => O41(3 downto 0),
      O42(3 downto 0) => O42(3 downto 0),
      O43(3 downto 0) => O43(3 downto 0),
      O44(3 downto 0) => O44(3 downto 0),
      O45(7 downto 0) => O45(7 downto 0),
      O46(5 downto 0) => O46(5 downto 0),
      O47(1 downto 0) => O47(1 downto 0),
      O48(3 downto 0) => O48(3 downto 0),
      O49(1 downto 0) => O49(1 downto 0),
      O5 => O5,
      O50 => O27,
      O51 => O50,
      O52 => O51,
      O53(5 downto 0) => O53(5 downto 0),
      O54 => O52,
      O55 => O54,
      O56 => O55,
      O57 => O56,
      O58(1 downto 0) => O57(1 downto 0),
      O59 => O58,
      O6 => O6,
      O60 => O59,
      O61(1 downto 0) => O60(1 downto 0),
      O62(1 downto 0) => O61(1 downto 0),
      O63 => O62,
      O64 => O63,
      O65(1 downto 0) => O64(1 downto 0),
      O66(1 downto 0) => O65(1 downto 0),
      O67 => O66,
      O68 => O67,
      O69(1 downto 0) => O68(1 downto 0),
      O7(1 downto 0) => O7(1 downto 0),
      O70(1 downto 0) => O69(1 downto 0),
      O71 => O70,
      O72 => O71,
      O73(1 downto 0) => O72(1 downto 0),
      O74(1 downto 0) => O73(1 downto 0),
      O75 => O74,
      O76 => O75,
      O77(1 downto 0) => O76(1 downto 0),
      O78(1 downto 0) => O77(1 downto 0),
      O79 => O78,
      O8 => O8,
      O80 => O79,
      O81(1 downto 0) => O80(1 downto 0),
      O82(1 downto 0) => O81(1 downto 0),
      O83 => O82,
      O84 => O83,
      O85(1 downto 0) => O84(1 downto 0),
      O86(1 downto 0) => O85(1 downto 0),
      O87 => O86,
      O88 => O87,
      O89(1 downto 0) => O88(1 downto 0),
      O9 => O9,
      O90(1 downto 0) => O89(1 downto 0),
      O91 => O90,
      O92 => O91,
      O93(1 downto 0) => O92(1 downto 0),
      O94(1 downto 0) => O93(1 downto 0),
      O95 => O94,
      O96 => O95,
      O97(1 downto 0) => O96(1 downto 0),
      O98(1 downto 0) => O97(1 downto 0),
      O99 => O98,
      PHYCTLWD(10 downto 0) => PHYCTLWD(10 downto 0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      bypass => bypass,
      calib_cmd_wren => calib_cmd_wren,
      calib_sel(0) => calib_sel(0),
      calib_wrdata_en => calib_wrdata_en,
      ddr_ck_out(1 downto 0) => ddr_ck_out(1 downto 0),
      freq_refclk => freq_refclk,
      idelay_inc => idelay_inc,
      idelay_ld_rst => idelay_ld_rst,
      idelay_ld_rst_0 => idelay_ld_rst_0,
      if_empty_v => if_empty_v,
      ififo_rst0 => ififo_rst0,
      ififo_rst0_3 => ififo_rst0_3,
      mc_cas_n(1 downto 0) => mc_cas_n(1 downto 0),
      mc_cs_n(0) => mc_cs_n(0),
      mc_wrdata_en => mc_wrdata_en,
      mem_dq_out(11 downto 0) => mem_dq_out(11 downto 0),
      mem_out(29 downto 0) => mem_out(29 downto 0),
      mem_refclk => mem_refclk,
      mux_cmd_wren => mux_cmd_wren,
      mux_wrdata_en => mux_wrdata_en,
      of_wren_pre => of_wren_pre,
      of_wren_pre_1 => of_wren_pre_1,
      of_wren_pre_2 => of_wren_pre_2,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_0_in1_in => p_0_in1_in,
      p_13_in => p_13_in,
      p_17_in => p_17_in,
      p_1_in => p_1_in,
      p_21_in => p_21_in,
      p_25_in => p_25_in,
      p_26_in => p_26_in,
      p_27_out => p_27_out,
      p_29_in => p_29_in,
      p_30_in => p_30_in,
      p_31_out => p_31_out,
      p_33_in => p_33_in,
      p_34_in => p_34_in,
      p_35_out => p_35_out,
      p_37_in => p_37_in,
      p_38_in => p_38_in,
      p_39_out => p_39_out,
      p_3_in => p_3_in,
      p_41_in => p_41_in,
      p_42_in => p_42_in,
      p_43_out => p_43_out,
      p_45_in => p_45_in,
      p_46_in => p_46_in,
      p_47_out => p_47_out,
      p_49_in => p_49_in,
      p_50_in => p_50_in,
      p_51_out => p_51_out,
      p_53_in => p_53_in,
      p_54_in => p_54_in,
      p_55_out => p_55_out,
      p_57_in => p_57_in,
      p_58_in => p_58_in,
      p_59_out => p_59_out,
      p_5_in => p_5_in,
      p_61_in => p_61_in,
      p_62_in => p_62_in,
      p_63_out => p_63_out,
      p_9_in => p_9_in,
      phy_dout(18 downto 0) => phy_dout(18 downto 0),
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_mc_data_full => phy_mc_data_full,
      phy_rddata_en => phy_rddata_en,
      phy_read_calib => phy_read_calib,
      pi_dqs_found_lanes(1 downto 0) => pi_dqs_found_lanes(1 downto 0),
      pll_locked => pll_locked,
      ram_init_done_r => ram_init_done_r,
      ref_dll_lock => ref_dll_lock,
      sync_pulse => sync_pulse,
      tail_r(0) => tail_r(0),
      wr_en => wr_en,
      wr_en_2 => wr_en_2,
      wr_en_3 => wr_en_3
    );
\mcGo_r_reg[13]_srl14___u_mig_7series_0_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12\: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => CLK,
      D => \n_53_ddr_phy_4lanes_0.u_ddr_phy_4lanes\,
      Q => \n_0_mcGo_r_reg[13]_srl14___u_mig_7series_0_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12\
    );
\mcGo_r_reg[14]_u_mig_7series_0_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_mcGo_r_reg[13]_srl14___u_mig_7series_0_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12\,
      Q => \n_0_mcGo_r_reg[14]_u_mig_7series_0_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13\,
      R => '0'
    );
\mcGo_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_gate,
      Q => phy_mc_go,
      R => I18(0)
    );
mcGo_r_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_mcGo_r_reg[14]_u_mig_7series_0_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13\,
      I1 => n_0_mcGo_r_reg_r_13,
      O => n_0_mcGo_r_reg_gate
    );
mcGo_r_reg_r: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => '1',
      Q => n_0_mcGo_r_reg_r,
      R => SS(0)
    );
mcGo_r_reg_r_0: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_r,
      Q => n_0_mcGo_r_reg_r_0,
      R => SS(0)
    );
mcGo_r_reg_r_1: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_r_0,
      Q => n_0_mcGo_r_reg_r_1,
      R => SS(0)
    );
mcGo_r_reg_r_10: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_r_9,
      Q => n_0_mcGo_r_reg_r_10,
      R => SS(0)
    );
mcGo_r_reg_r_11: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_r_10,
      Q => n_0_mcGo_r_reg_r_11,
      R => SS(0)
    );
mcGo_r_reg_r_12: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_r_11,
      Q => n_0_mcGo_r_reg_r_12,
      R => SS(0)
    );
mcGo_r_reg_r_13: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_r_12,
      Q => n_0_mcGo_r_reg_r_13,
      R => SS(0)
    );
mcGo_r_reg_r_2: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_r_1,
      Q => n_0_mcGo_r_reg_r_2,
      R => SS(0)
    );
mcGo_r_reg_r_3: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_r_2,
      Q => n_0_mcGo_r_reg_r_3,
      R => SS(0)
    );
mcGo_r_reg_r_4: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_r_3,
      Q => n_0_mcGo_r_reg_r_4,
      R => SS(0)
    );
mcGo_r_reg_r_5: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_r_4,
      Q => n_0_mcGo_r_reg_r_5,
      R => SS(0)
    );
mcGo_r_reg_r_6: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_r_5,
      Q => n_0_mcGo_r_reg_r_6,
      R => SS(0)
    );
mcGo_r_reg_r_7: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_r_6,
      Q => n_0_mcGo_r_reg_r_7,
      R => SS(0)
    );
mcGo_r_reg_r_8: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_r_7,
      Q => n_0_mcGo_r_reg_r_8,
      R => SS(0)
    );
mcGo_r_reg_r_9: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_r_8,
      Q => n_0_mcGo_r_reg_r_9,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_ddr_mc_phy_wrapper is
  port (
    ddr2_cas_n : out STD_LOGIC;
    ddr2_ras_n : out STD_LOGIC;
    ddr2_we_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pi_dqs_found_lanes : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    A_of_data_full : out STD_LOGIC;
    B_of_ctl_full : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC;
    C_of_data_full : out STD_LOGIC;
    phy_mc_ctl_full : out STD_LOGIC;
    ref_dll_lock : out STD_LOGIC;
    idelay_ld_rst : out STD_LOGIC;
    idelay_ld_rst_0 : out STD_LOGIC;
    ddr2_addr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ddr2_ba : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ddr2_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_mc_go : out STD_LOGIC;
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_rddata_en : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    mem_out : out STD_LOGIC_VECTOR ( 29 downto 0 );
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    DIB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIC : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O12 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O19 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O23 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O27 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O52 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O54 : out STD_LOGIC;
    O55 : out STD_LOGIC;
    O56 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O57 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O58 : out STD_LOGIC;
    O59 : out STD_LOGIC;
    O60 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O61 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O62 : out STD_LOGIC;
    O63 : out STD_LOGIC;
    O64 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O65 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O66 : out STD_LOGIC;
    O67 : out STD_LOGIC;
    O68 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O69 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O70 : out STD_LOGIC;
    O71 : out STD_LOGIC;
    O72 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O73 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O74 : out STD_LOGIC;
    O75 : out STD_LOGIC;
    O76 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O77 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O78 : out STD_LOGIC;
    O79 : out STD_LOGIC;
    O80 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O81 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O82 : out STD_LOGIC;
    O83 : out STD_LOGIC;
    O84 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O85 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O86 : out STD_LOGIC;
    O87 : out STD_LOGIC;
    O88 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O89 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O90 : out STD_LOGIC;
    O91 : out STD_LOGIC;
    O92 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O93 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O94 : out STD_LOGIC;
    O95 : out STD_LOGIC;
    O96 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O97 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O98 : out STD_LOGIC;
    O99 : out STD_LOGIC;
    O100 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    O101 : out STD_LOGIC_VECTOR ( 65 downto 0 );
    O102 : out STD_LOGIC_VECTOR ( 59 downto 0 );
    O103 : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    phy_mc_data_full : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    phy_mc_cmd_full : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    O104 : out STD_LOGIC;
    O105 : out STD_LOGIC;
    O106 : out STD_LOGIC;
    O107 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O108 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O109 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O110 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O111 : out STD_LOGIC;
    O112 : out STD_LOGIC;
    O113 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O114 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O115 : out STD_LOGIC;
    O116 : out STD_LOGIC;
    O117 : out STD_LOGIC;
    O118 : out STD_LOGIC;
    if_empty_v : out STD_LOGIC;
    p_0_in1_in : out STD_LOGIC;
    O119 : out STD_LOGIC;
    O120 : out STD_LOGIC;
    O121 : out STD_LOGIC;
    O122 : out STD_LOGIC;
    O123 : out STD_LOGIC;
    O124 : out STD_LOGIC;
    O125 : out STD_LOGIC;
    O126 : out STD_LOGIC;
    O127 : out STD_LOGIC;
    O128 : out STD_LOGIC;
    O129 : out STD_LOGIC;
    O130 : out STD_LOGIC;
    O131 : out STD_LOGIC;
    O132 : out STD_LOGIC;
    O133 : out STD_LOGIC;
    O134 : out STD_LOGIC;
    O135 : out STD_LOGIC;
    O136 : out STD_LOGIC;
    O137 : out STD_LOGIC;
    O138 : out STD_LOGIC;
    O139 : out STD_LOGIC;
    O140 : out STD_LOGIC;
    O141 : out STD_LOGIC;
    O142 : out STD_LOGIC;
    O143 : out STD_LOGIC;
    O144 : out STD_LOGIC;
    O145 : out STD_LOGIC;
    O146 : out STD_LOGIC;
    O147 : out STD_LOGIC;
    O148 : out STD_LOGIC;
    O149 : out STD_LOGIC;
    O150 : out STD_LOGIC;
    O151 : out STD_LOGIC;
    ddr2_dq : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ddr2_dqs_p : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    A_pi_counter_load_en146_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    A_pi_fine_enable142_out : in STD_LOGIC;
    A_pi_fine_inc144_out : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    A_pi_rst_dqs_find140_out : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    COUNTERLOADVAL : in STD_LOGIC_VECTOR ( 5 downto 0 );
    A_po_coarse_enable128_out : in STD_LOGIC;
    A_po_fine_enable126_out : in STD_LOGIC;
    A_po_fine_inc130_out : in STD_LOGIC;
    of_wren_pre : in STD_LOGIC;
    D1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC;
    A_idelay_ce17_out : in STD_LOGIC;
    idelay_inc : in STD_LOGIC;
    I2 : in STD_LOGIC;
    ififo_rst0 : in STD_LOGIC;
    D_po_coarse_enable90_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    D_po_fine_enable87_out : in STD_LOGIC;
    D_po_fine_inc93_out : in STD_LOGIC;
    of_wren_pre_1 : in STD_LOGIC;
    D0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O33 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O32 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O31 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O30 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O29 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O28 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O26 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O25 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O24 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    C_pi_counter_load_en81_out : in STD_LOGIC;
    I5 : in STD_LOGIC;
    C_pi_fine_enable77_out : in STD_LOGIC;
    C_pi_fine_inc79_out : in STD_LOGIC;
    C_pi_rst_dqs_find75_out : in STD_LOGIC;
    O53 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    C_po_coarse_enable63_out : in STD_LOGIC;
    C_po_fine_enable61_out : in STD_LOGIC;
    C_po_fine_inc65_out : in STD_LOGIC;
    of_wren_pre_2 : in STD_LOGIC;
    O42 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O41 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O40 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O39 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O38 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O37 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O36 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O35 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O34 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I6 : in STD_LOGIC;
    C_idelay_ce7_out : in STD_LOGIC;
    I7 : in STD_LOGIC;
    ififo_rst0_3 : in STD_LOGIC;
    mux_cmd_wren : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    phy_read_calib : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHYCTLWD : in STD_LOGIC_VECTOR ( 10 downto 0 );
    I9 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en_4 : in STD_LOGIC;
    wr_en_5 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O43 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O44 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O45 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O46 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    O47 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O48 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O49 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mux_wrdata_en : in STD_LOGIC;
    I10 : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    tail_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bypass : in STD_LOGIC;
    I29 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I30 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I31 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I32 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I33 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I34 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I35 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I36 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I37 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I38 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I39 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I40 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I41 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I42 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I43 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I44 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I45 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I46 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I47 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I48 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I49 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I50 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I52 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I53 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I54 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I55 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I56 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I57 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I58 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I59 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    calib_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    calib_wrdata_en : in STD_LOGIC;
    I19 : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    I70 : in STD_LOGIC_VECTOR ( 41 downto 0 );
    I71 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I72 : in STD_LOGIC_VECTOR ( 41 downto 0 );
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cas_n : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cs_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I63 : in STD_LOGIC;
    phy_dout : in STD_LOGIC_VECTOR ( 18 downto 0 );
    I22 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_ddr_mc_phy_wrapper : entity is "mig_7series_v2_3_ddr_mc_phy_wrapper";
end mig_7series_0_mig_7series_v2_3_ddr_mc_phy_wrapper;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_ddr_mc_phy_wrapper is
  signal \n_0_gen_dq_iobuf_default.gen_dq_iobuf[10].u_iobuf_dq\ : STD_LOGIC;
  signal \n_0_gen_dq_iobuf_default.gen_dq_iobuf[11].u_iobuf_dq\ : STD_LOGIC;
  signal \n_0_gen_dq_iobuf_default.gen_dq_iobuf[12].u_iobuf_dq\ : STD_LOGIC;
  signal \n_0_gen_dq_iobuf_default.gen_dq_iobuf[13].u_iobuf_dq\ : STD_LOGIC;
  signal \n_0_gen_dq_iobuf_default.gen_dq_iobuf[14].u_iobuf_dq\ : STD_LOGIC;
  signal \n_0_gen_dq_iobuf_default.gen_dq_iobuf[15].u_iobuf_dq\ : STD_LOGIC;
  signal \n_0_gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs\ : STD_LOGIC;
  signal \n_0_gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs\ : STD_LOGIC;
  signal n_10_u_ddr_mc_phy : STD_LOGIC;
  signal n_31_u_ddr_mc_phy : STD_LOGIC;
  signal n_32_u_ddr_mc_phy : STD_LOGIC;
  signal n_33_u_ddr_mc_phy : STD_LOGIC;
  signal n_37_u_ddr_mc_phy : STD_LOGIC;
  signal n_385_u_ddr_mc_phy : STD_LOGIC;
  signal n_38_u_ddr_mc_phy : STD_LOGIC;
  signal n_390_u_ddr_mc_phy : STD_LOGIC;
  signal n_393_u_ddr_mc_phy : STD_LOGIC;
  signal n_39_u_ddr_mc_phy : STD_LOGIC;
  signal n_41_u_ddr_mc_phy : STD_LOGIC;
  signal n_45_u_ddr_mc_phy : STD_LOGIC;
  signal n_47_u_ddr_mc_phy : STD_LOGIC;
  signal n_50_u_ddr_mc_phy : STD_LOGIC;
  signal n_6_u_ddr_mc_phy : STD_LOGIC;
  signal n_7_u_ddr_mc_phy : STD_LOGIC;
  signal out_cas_n : STD_LOGIC;
  signal out_cke : STD_LOGIC;
  signal out_cs_n : STD_LOGIC;
  signal out_odt : STD_LOGIC;
  signal out_ras_n : STD_LOGIC;
  signal out_we_n : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_24_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_26_in : STD_LOGIC;
  signal p_27_out : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_30_in : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_33_in : STD_LOGIC;
  signal p_34_in : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_37_in : STD_LOGIC;
  signal p_38_in : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_41_in : STD_LOGIC;
  signal p_42_in : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_45_in : STD_LOGIC;
  signal p_46_in : STD_LOGIC;
  signal p_47_out : STD_LOGIC;
  signal p_49_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_50_in : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  signal p_53_in : STD_LOGIC;
  signal p_54_in : STD_LOGIC;
  signal p_55_out : STD_LOGIC;
  signal p_57_in : STD_LOGIC;
  signal p_58_in : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_61_in : STD_LOGIC;
  signal p_62_in : STD_LOGIC;
  signal p_63_out : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \cke_odt_thru_outfifo.gen_cke_obuf[0].u_cs_n_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \cke_odt_thru_outfifo.gen_cke_obuf[0].u_cs_n_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \cke_odt_thru_outfifo.gen_odt_obuf.gen_odt_obuf[0].u_cs_n_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \cke_odt_thru_outfifo.gen_odt_obuf.gen_odt_obuf[0].u_cs_n_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[0].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[0].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[10].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[10].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[11].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[11].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[12].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[12].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[1].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[1].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[2].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[2].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[3].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[3].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[4].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[4].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[5].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[5].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[6].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[6].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[7].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[7].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[8].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[8].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[9].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[9].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_bank_obuf[0].u_bank_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_bank_obuf[0].u_bank_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_bank_obuf[1].u_bank_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_bank_obuf[1].u_bank_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_bank_obuf[2].u_bank_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_bank_obuf[2].u_bank_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_cs_n_obuf.gen_cs_obuf[0].u_cs_n_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_cs_n_obuf.gen_cs_obuf[0].u_cs_n_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_dm_obuf.loop_dm[0].u_dm_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_dm_obuf.loop_dm[0].u_dm_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_dm_obuf.loop_dm[1].u_dm_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_dm_obuf.loop_dm[1].u_dm_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_dq_iobuf_default.gen_dq_iobuf[0].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_default.gen_dq_iobuf[10].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_default.gen_dq_iobuf[11].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_default.gen_dq_iobuf[12].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_default.gen_dq_iobuf[13].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_default.gen_dq_iobuf[14].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_default.gen_dq_iobuf[15].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_default.gen_dq_iobuf[1].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_default.gen_dq_iobuf[2].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_default.gen_dq_iobuf[3].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_default.gen_dq_iobuf[4].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_default.gen_dq_iobuf[5].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_default.gen_dq_iobuf[6].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_default.gen_dq_iobuf[7].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_default.gen_dq_iobuf[8].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_default.gen_dq_iobuf[9].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs\ : label is "PRIMITIVE";
  attribute BOX_TYPE of u_cas_n_obuf : label is "PRIMITIVE";
  attribute CAPACITANCE of u_cas_n_obuf : label is "DONT_CARE";
  attribute BOX_TYPE of u_ras_n_obuf : label is "PRIMITIVE";
  attribute CAPACITANCE of u_ras_n_obuf : label is "DONT_CARE";
  attribute BOX_TYPE of u_we_n_obuf : label is "PRIMITIVE";
  attribute CAPACITANCE of u_we_n_obuf : label is "DONT_CARE";
begin
\cke_odt_thru_outfifo.gen_cke_obuf[0].u_cs_n_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => out_cke,
      O => ddr2_cke(0)
    );
\cke_odt_thru_outfifo.gen_odt_obuf.gen_odt_obuf[0].u_cs_n_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => out_odt,
      O => ddr2_odt(0)
    );
\gen_addr_obuf[0].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_24_in,
      O => ddr2_addr(0)
    );
\gen_addr_obuf[10].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_4_in,
      O => ddr2_addr(10)
    );
\gen_addr_obuf[11].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_2_in,
      O => ddr2_addr(11)
    );
\gen_addr_obuf[12].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_0_in,
      O => ddr2_addr(12)
    );
\gen_addr_obuf[1].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_22_in,
      O => ddr2_addr(1)
    );
\gen_addr_obuf[2].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_20_in,
      O => ddr2_addr(2)
    );
\gen_addr_obuf[3].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_18_in,
      O => ddr2_addr(3)
    );
\gen_addr_obuf[4].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_16_in,
      O => ddr2_addr(4)
    );
\gen_addr_obuf[5].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_14_in,
      O => ddr2_addr(5)
    );
\gen_addr_obuf[6].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_12_in,
      O => ddr2_addr(6)
    );
\gen_addr_obuf[7].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_10_in,
      O => ddr2_addr(7)
    );
\gen_addr_obuf[8].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_8_in,
      O => ddr2_addr(8)
    );
\gen_addr_obuf[9].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_6_in,
      O => ddr2_addr(9)
    );
\gen_bank_obuf[0].u_bank_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => n_385_u_ddr_mc_phy,
      O => ddr2_ba(0)
    );
\gen_bank_obuf[1].u_bank_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => n_390_u_ddr_mc_phy,
      O => ddr2_ba(1)
    );
\gen_bank_obuf[2].u_bank_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => n_393_u_ddr_mc_phy,
      O => ddr2_ba(2)
    );
\gen_cs_n_obuf.gen_cs_obuf[0].u_cs_n_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => out_cs_n,
      O => ddr2_cs_n(0)
    );
\gen_dm_obuf.loop_dm[0].u_dm_obuf\: unisim.vcomponents.OBUFT
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => n_10_u_ddr_mc_phy,
      O => ddr2_dm(0),
      T => p_3_in
    );
\gen_dm_obuf.loop_dm[1].u_dm_obuf\: unisim.vcomponents.OBUFT
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_1_in,
      O => ddr2_dm(1),
      T => n_50_u_ddr_mc_phy
    );
\gen_dq_iobuf_default.gen_dq_iobuf[0].u_iobuf_dq\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_62_in,
      IO => ddr2_dq(0),
      O => p_63_out,
      T => p_61_in
    );
\gen_dq_iobuf_default.gen_dq_iobuf[10].u_iobuf_dq\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => n_41_u_ddr_mc_phy,
      IO => ddr2_dq(10),
      O => \n_0_gen_dq_iobuf_default.gen_dq_iobuf[10].u_iobuf_dq\,
      T => p_21_in
    );
\gen_dq_iobuf_default.gen_dq_iobuf[11].u_iobuf_dq\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => n_45_u_ddr_mc_phy,
      IO => ddr2_dq(11),
      O => \n_0_gen_dq_iobuf_default.gen_dq_iobuf[11].u_iobuf_dq\,
      T => p_17_in
    );
\gen_dq_iobuf_default.gen_dq_iobuf[12].u_iobuf_dq\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => n_39_u_ddr_mc_phy,
      IO => ddr2_dq(12),
      O => \n_0_gen_dq_iobuf_default.gen_dq_iobuf[12].u_iobuf_dq\,
      T => p_13_in
    );
\gen_dq_iobuf_default.gen_dq_iobuf[13].u_iobuf_dq\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => n_33_u_ddr_mc_phy,
      IO => ddr2_dq(13),
      O => \n_0_gen_dq_iobuf_default.gen_dq_iobuf[13].u_iobuf_dq\,
      T => p_9_in
    );
\gen_dq_iobuf_default.gen_dq_iobuf[14].u_iobuf_dq\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => n_47_u_ddr_mc_phy,
      IO => ddr2_dq(14),
      O => \n_0_gen_dq_iobuf_default.gen_dq_iobuf[14].u_iobuf_dq\,
      T => p_5_in
    );
\gen_dq_iobuf_default.gen_dq_iobuf[15].u_iobuf_dq\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => n_37_u_ddr_mc_phy,
      IO => ddr2_dq(15),
      O => \n_0_gen_dq_iobuf_default.gen_dq_iobuf[15].u_iobuf_dq\,
      T => n_38_u_ddr_mc_phy
    );
\gen_dq_iobuf_default.gen_dq_iobuf[1].u_iobuf_dq\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_58_in,
      IO => ddr2_dq(1),
      O => p_59_out,
      T => p_57_in
    );
\gen_dq_iobuf_default.gen_dq_iobuf[2].u_iobuf_dq\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_54_in,
      IO => ddr2_dq(2),
      O => p_55_out,
      T => p_53_in
    );
\gen_dq_iobuf_default.gen_dq_iobuf[3].u_iobuf_dq\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_50_in,
      IO => ddr2_dq(3),
      O => p_51_out,
      T => p_49_in
    );
\gen_dq_iobuf_default.gen_dq_iobuf[4].u_iobuf_dq\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_46_in,
      IO => ddr2_dq(4),
      O => p_47_out,
      T => p_45_in
    );
\gen_dq_iobuf_default.gen_dq_iobuf[5].u_iobuf_dq\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_42_in,
      IO => ddr2_dq(5),
      O => p_43_out,
      T => p_41_in
    );
\gen_dq_iobuf_default.gen_dq_iobuf[6].u_iobuf_dq\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_38_in,
      IO => ddr2_dq(6),
      O => p_39_out,
      T => p_37_in
    );
\gen_dq_iobuf_default.gen_dq_iobuf[7].u_iobuf_dq\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_34_in,
      IO => ddr2_dq(7),
      O => p_35_out,
      T => p_33_in
    );
\gen_dq_iobuf_default.gen_dq_iobuf[8].u_iobuf_dq\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_30_in,
      IO => ddr2_dq(8),
      O => p_31_out,
      T => p_29_in
    );
\gen_dq_iobuf_default.gen_dq_iobuf[9].u_iobuf_dq\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_26_in,
      IO => ddr2_dq(9),
      O => p_27_out,
      T => p_25_in
    );
\gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs\: unisim.vcomponents.IOBUFDS_INTERMDISABLE
    generic map(
      DQS_BIAS => "TRUE",
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
    port map (
      I => n_6_u_ddr_mc_phy,
      IBUFDISABLE => '0',
      INTERMDISABLE => '0',
      IO => ddr2_dqs_p(0),
      IOB => ddr2_dqs_n(0),
      O => \n_0_gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs\,
      T => n_7_u_ddr_mc_phy
    );
\gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs\: unisim.vcomponents.IOBUFDS_INTERMDISABLE
    generic map(
      DQS_BIAS => "TRUE",
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
    port map (
      I => n_31_u_ddr_mc_phy,
      IBUFDISABLE => '0',
      INTERMDISABLE => '0',
      IO => ddr2_dqs_p(1),
      IOB => ddr2_dqs_n(1),
      O => \n_0_gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs\,
      T => n_32_u_ddr_mc_phy
    );
\genblk24.phy_ctl_pre_fifo_0\: entity work.mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo
    port map (
      CLK => CLK,
      SR(0) => SR(0)
    );
\genblk24.phy_ctl_pre_fifo_1\: entity work.\mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized0\
    port map (
      CLK => CLK,
      E(0) => E(0),
      I14 => I14,
      I15 => I15,
      I16 => I16,
      O115 => O115,
      O116 => O116,
      SR(0) => SR(0),
      calib_cmd_wren => calib_cmd_wren,
      wr_en_4 => wr_en_4
    );
\genblk24.phy_ctl_pre_fifo_2\: entity work.\mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized0_5\
    port map (
      CLK => CLK,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I21(0) => I21(0),
      I63 => I63,
      O117 => O117,
      O118 => O118,
      SR(0) => SR(0),
      calib_cmd_wren => calib_cmd_wren,
      wr_en_5 => wr_en_5
    );
u_cas_n_obuf: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => out_cas_n,
      O => ddr2_cas_n
    );
u_ddr_mc_phy: entity work.mig_7series_0_mig_7series_v2_3_ddr_mc_phy
    port map (
      A_idelay_ce17_out => A_idelay_ce17_out,
      A_pi_counter_load_en146_out => A_pi_counter_load_en146_out,
      A_pi_fine_enable142_out => A_pi_fine_enable142_out,
      A_pi_fine_inc144_out => A_pi_fine_inc144_out,
      A_pi_rst_dqs_find140_out => A_pi_rst_dqs_find140_out,
      A_po_coarse_enable128_out => A_po_coarse_enable128_out,
      A_po_fine_enable126_out => A_po_fine_enable126_out,
      A_po_fine_inc130_out => A_po_fine_inc130_out,
      CLK => CLK,
      COUNTERLOADVAL(5 downto 0) => COUNTERLOADVAL(5 downto 0),
      C_idelay_ce7_out => C_idelay_ce7_out,
      C_pi_counter_load_en81_out => C_pi_counter_load_en81_out,
      C_pi_fine_enable77_out => C_pi_fine_enable77_out,
      C_pi_fine_inc79_out => C_pi_fine_inc79_out,
      C_pi_rst_dqs_find75_out => C_pi_rst_dqs_find75_out,
      C_po_coarse_enable63_out => C_po_coarse_enable63_out,
      C_po_fine_enable61_out => C_po_fine_enable61_out,
      C_po_fine_inc65_out => C_po_fine_inc65_out,
      D(63 downto 0) => D(63 downto 0),
      D0(3 downto 0) => D0(3 downto 0),
      D1(3 downto 0) => D1(3 downto 0),
      D2(3 downto 0) => D2(3 downto 0),
      D3(3 downto 0) => D3(3 downto 0),
      D4(3 downto 0) => D4(3 downto 0),
      D5(3 downto 0) => D5(3 downto 0),
      D6(3 downto 0) => D6(3 downto 0),
      D7(3 downto 0) => D7(3 downto 0),
      D8(3 downto 0) => D8(3 downto 0),
      D9(3 downto 0) => D9(3 downto 0),
      DIA(1 downto 0) => DIA(1 downto 0),
      DIB(1 downto 0) => DIB(1 downto 0),
      DIC(1 downto 0) => DIC(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      DOC(1 downto 0) => DOC(1 downto 0),
      D_po_coarse_enable90_out => D_po_coarse_enable90_out,
      D_po_fine_enable87_out => D_po_fine_enable87_out,
      D_po_fine_inc93_out => D_po_fine_inc93_out,
      I1 => I1,
      I10 => I7,
      I11 => \n_0_gen_dq_iobuf_default.gen_dq_iobuf[15].u_iobuf_dq\,
      I12 => \n_0_gen_dq_iobuf_default.gen_dq_iobuf[12].u_iobuf_dq\,
      I13 => \n_0_gen_dq_iobuf_default.gen_dq_iobuf[10].u_iobuf_dq\,
      I14 => \n_0_gen_dq_iobuf_default.gen_dq_iobuf[11].u_iobuf_dq\,
      I15 => \n_0_gen_dq_iobuf_default.gen_dq_iobuf[14].u_iobuf_dq\,
      I16(0) => I8(0),
      I17 => I9,
      I18(0) => I11(0),
      I19 => I10,
      I2 => \n_0_gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs\,
      I20 => I12,
      I21 => I13,
      I22 => I14,
      I23 => I17,
      I24(31 downto 0) => I18(31 downto 0),
      I25 => I19,
      I26(0) => I20(0),
      I27(0) => I23(0),
      I28(0) => I24(0),
      I29(1 downto 0) => I29(1 downto 0),
      I3 => I3,
      I30(1 downto 0) => I30(1 downto 0),
      I31(1 downto 0) => I31(1 downto 0),
      I32(1 downto 0) => I32(1 downto 0),
      I33(1 downto 0) => I33(1 downto 0),
      I34(1 downto 0) => I34(1 downto 0),
      I35(1 downto 0) => I35(1 downto 0),
      I36(1 downto 0) => I36(1 downto 0),
      I37(1 downto 0) => I37(1 downto 0),
      I38(1 downto 0) => I38(1 downto 0),
      I39(1 downto 0) => I39(1 downto 0),
      I4 => I2,
      I40(1 downto 0) => I40(1 downto 0),
      I41(1 downto 0) => I41(1 downto 0),
      I42(1 downto 0) => I42(1 downto 0),
      I43(31 downto 0) => I43(31 downto 0),
      I44(1 downto 0) => I44(1 downto 0),
      I45(1 downto 0) => I45(1 downto 0),
      I46(1 downto 0) => I46(1 downto 0),
      I47(1 downto 0) => I47(1 downto 0),
      I48(1 downto 0) => I48(1 downto 0),
      I49(1 downto 0) => I49(1 downto 0),
      I5 => I4,
      I50(1 downto 0) => I50(1 downto 0),
      I51(1 downto 0) => I51(1 downto 0),
      I52(1 downto 0) => I52(1 downto 0),
      I53(1 downto 0) => I53(1 downto 0),
      I54(1 downto 0) => I54(1 downto 0),
      I55(1 downto 0) => I55(1 downto 0),
      I56(1 downto 0) => I56(1 downto 0),
      I57(1 downto 0) => I57(1 downto 0),
      I58(1 downto 0) => I58(1 downto 0),
      I59(1 downto 0) => I59(1 downto 0),
      I6 => I5,
      I60(0) => I22(0),
      I7 => \n_0_gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs\,
      I70(41 downto 0) => I70(41 downto 0),
      I71(31 downto 0) => I71(31 downto 0),
      I72(41 downto 0) => I72(41 downto 0),
      I8 => I6,
      I9 => \n_0_gen_dq_iobuf_default.gen_dq_iobuf[13].u_iobuf_dq\,
      O1 => O1,
      O10 => n_31_u_ddr_mc_phy,
      O100(1 downto 0) => O84(1 downto 0),
      O101(1 downto 0) => O85(1 downto 0),
      O102 => O86,
      O103 => O87,
      O104(1 downto 0) => O88(1 downto 0),
      O105(1 downto 0) => O89(1 downto 0),
      O106 => O90,
      O107 => O91,
      O108(1 downto 0) => O92(1 downto 0),
      O109(1 downto 0) => O93(1 downto 0),
      O11 => n_32_u_ddr_mc_phy,
      O110 => O94,
      O111 => O95,
      O112(1 downto 0) => O96(1 downto 0),
      O113(1 downto 0) => O97(1 downto 0),
      O114 => O98,
      O115 => O99,
      O116(5 downto 0) => O100(5 downto 0),
      O117(65 downto 0) => O101(65 downto 0),
      O118(59 downto 0) => O102(59 downto 0),
      O119 => O103,
      O12 => n_33_u_ddr_mc_phy,
      O120 => O104,
      O121 => O105,
      O122 => O106,
      O123(3 downto 0) => O107(3 downto 0),
      O124(3 downto 0) => O108(3 downto 0),
      O125(3 downto 0) => O109(3 downto 0),
      O126(3 downto 0) => O110(3 downto 0),
      O127 => O111,
      O128 => O112,
      O129(3 downto 0) => O113(3 downto 0),
      O13 => n_37_u_ddr_mc_phy,
      O130(3 downto 0) => O114(3 downto 0),
      O131(9) => out_we_n,
      O131(8) => p_10_in,
      O131(7) => out_cas_n,
      O131(6) => out_cke,
      O131(5) => out_cs_n,
      O131(4) => p_16_in,
      O131(3) => out_odt,
      O131(2) => p_12_in,
      O131(1) => p_2_in,
      O131(0) => p_8_in,
      O132 => O119,
      O133 => O120,
      O134 => O121,
      O135 => O122,
      O136 => O123,
      O137 => O124,
      O138 => O125,
      O139 => O126,
      O14 => n_38_u_ddr_mc_phy,
      O140 => O127,
      O141 => O128,
      O142 => O129,
      O143 => O130,
      O144 => O131,
      O145 => O132,
      O146 => O133,
      O147 => O134,
      O148 => O135,
      O149 => O136,
      O15 => n_39_u_ddr_mc_phy,
      O150 => O137,
      O151 => O138,
      O152 => O139,
      O153 => O140,
      O154 => O141,
      O155 => O142,
      O156 => O143,
      O157 => O144,
      O158 => O145,
      O159 => O146,
      O16 => n_41_u_ddr_mc_phy,
      O160 => O147,
      O161 => O148,
      O162 => O149,
      O163 => O150,
      O164 => O151,
      O17 => n_45_u_ddr_mc_phy,
      O18 => n_47_u_ddr_mc_phy,
      O19 => n_50_u_ddr_mc_phy,
      O2 => A_of_data_full,
      O20 => O4,
      O21 => O15,
      O22 => O11,
      O23 => O5,
      O24(3 downto 0) => O24(3 downto 0),
      O25(3 downto 0) => O25(3 downto 0),
      O26(3 downto 0) => O26(3 downto 0),
      O27 => O6,
      O28(7 downto 0) => O28(7 downto 0),
      O29(7 downto 0) => O29(7 downto 0),
      O3 => n_6_u_ddr_mc_phy,
      O30(3 downto 0) => O30(3 downto 0),
      O31(3 downto 0) => O31(3 downto 0),
      O32(3 downto 0) => O32(3 downto 0),
      O33(3 downto 0) => O33(3 downto 0),
      O34(3 downto 0) => O34(3 downto 0),
      O35(3 downto 0) => O35(3 downto 0),
      O36(3 downto 0) => O36(3 downto 0),
      O37(3 downto 0) => O37(3 downto 0),
      O38(3 downto 0) => O38(3 downto 0),
      O39(3 downto 0) => O39(3 downto 0),
      O4 => n_7_u_ddr_mc_phy,
      O40(3 downto 0) => O40(3 downto 0),
      O41(3 downto 0) => O41(3 downto 0),
      O42(3 downto 0) => O42(3 downto 0),
      O43(3 downto 0) => O43(3 downto 0),
      O44(3 downto 0) => O44(3 downto 0),
      O45(7 downto 0) => O45(7 downto 0),
      O46(5 downto 0) => O46(5 downto 0),
      O47(1 downto 0) => O47(1 downto 0),
      O48(3 downto 0) => O48(3 downto 0),
      O49(1 downto 0) => O49(1 downto 0),
      O5 => n_10_u_ddr_mc_phy,
      O50 => O7,
      O51 => O13,
      O52 => O14,
      O53(5 downto 0) => O53(5 downto 0),
      O54 => O8,
      O55 => O9,
      O56 => O10,
      O57(1 downto 0) => O12(1 downto 0),
      O58 => O16,
      O59 => O17,
      O6 => B_of_ctl_full,
      O60(1 downto 0) => O18(1 downto 0),
      O61(1 downto 0) => O19(1 downto 0),
      O62 => O20,
      O63 => O21,
      O64(1 downto 0) => O22(1 downto 0),
      O65(1 downto 0) => O23(1 downto 0),
      O66 => O27,
      O67 => O50,
      O68(1 downto 0) => O51(1 downto 0),
      O69(1 downto 0) => O52(1 downto 0),
      O7(1 downto 0) => O3(1 downto 0),
      O70 => O54,
      O71 => O55,
      O72(1 downto 0) => O56(1 downto 0),
      O73(1 downto 0) => O57(1 downto 0),
      O74 => O58,
      O75 => O59,
      O76(1 downto 0) => O60(1 downto 0),
      O77(1 downto 0) => O61(1 downto 0),
      O78 => O62,
      O79 => O63,
      O8 => O2,
      O80(1 downto 0) => O64(1 downto 0),
      O81(1 downto 0) => O65(1 downto 0),
      O82 => O66,
      O83 => O67,
      O84(1 downto 0) => O68(1 downto 0),
      O85(1 downto 0) => O69(1 downto 0),
      O86 => O70,
      O87 => O71,
      O88(1 downto 0) => O72(1 downto 0),
      O89(1 downto 0) => O73(1 downto 0),
      O9 => C_of_data_full,
      O90 => O74,
      O91 => O75,
      O92(1 downto 0) => O76(1 downto 0),
      O93(1 downto 0) => O77(1 downto 0),
      O94 => O78,
      O95 => O79,
      O96(1 downto 0) => O80(1 downto 0),
      O97(1 downto 0) => O81(1 downto 0),
      O98 => O82,
      O99 => O83,
      PHYCTLWD(10 downto 0) => PHYCTLWD(10 downto 0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      SS(0) => SS(0),
      bypass => bypass,
      calib_cmd_wren => calib_cmd_wren,
      calib_sel(0) => calib_sel(0),
      calib_wrdata_en => calib_wrdata_en,
      ddr_ck_out(1 downto 0) => ddr_ck_out(1 downto 0),
      freq_refclk => freq_refclk,
      idelay_inc => idelay_inc,
      idelay_ld_rst => idelay_ld_rst,
      idelay_ld_rst_0 => idelay_ld_rst_0,
      if_empty_v => if_empty_v,
      ififo_rst0 => ififo_rst0,
      ififo_rst0_3 => ififo_rst0_3,
      mc_cas_n(1 downto 0) => mc_cas_n(1 downto 0),
      mc_cs_n(0) => mc_cs_n(0),
      mc_wrdata_en => mc_wrdata_en,
      mem_dq_out(11) => n_385_u_ddr_mc_phy,
      mem_dq_out(10) => p_4_in,
      mem_dq_out(9) => p_6_in,
      mem_dq_out(8) => p_14_in,
      mem_dq_out(7) => p_22_in,
      mem_dq_out(6) => n_390_u_ddr_mc_phy,
      mem_dq_out(5) => p_24_in,
      mem_dq_out(4) => out_ras_n,
      mem_dq_out(3) => n_393_u_ddr_mc_phy,
      mem_dq_out(2) => p_18_in,
      mem_dq_out(1) => p_20_in,
      mem_dq_out(0) => p_0_in,
      mem_out(29 downto 0) => mem_out(29 downto 0),
      mem_refclk => mem_refclk,
      mux_cmd_wren => mux_cmd_wren,
      mux_wrdata_en => mux_wrdata_en,
      of_wren_pre => of_wren_pre,
      of_wren_pre_1 => of_wren_pre_1,
      of_wren_pre_2 => of_wren_pre_2,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_0_in1_in => p_0_in1_in,
      p_13_in => p_13_in,
      p_17_in => p_17_in,
      p_1_in => p_1_in,
      p_21_in => p_21_in,
      p_25_in => p_25_in,
      p_26_in => p_26_in,
      p_27_out => p_27_out,
      p_29_in => p_29_in,
      p_30_in => p_30_in,
      p_31_out => p_31_out,
      p_33_in => p_33_in,
      p_34_in => p_34_in,
      p_35_out => p_35_out,
      p_37_in => p_37_in,
      p_38_in => p_38_in,
      p_39_out => p_39_out,
      p_3_in => p_3_in,
      p_41_in => p_41_in,
      p_42_in => p_42_in,
      p_43_out => p_43_out,
      p_45_in => p_45_in,
      p_46_in => p_46_in,
      p_47_out => p_47_out,
      p_49_in => p_49_in,
      p_50_in => p_50_in,
      p_51_out => p_51_out,
      p_53_in => p_53_in,
      p_54_in => p_54_in,
      p_55_out => p_55_out,
      p_57_in => p_57_in,
      p_58_in => p_58_in,
      p_59_out => p_59_out,
      p_5_in => p_5_in,
      p_61_in => p_61_in,
      p_62_in => p_62_in,
      p_63_out => p_63_out,
      p_9_in => p_9_in,
      phy_dout(18 downto 0) => phy_dout(18 downto 0),
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_mc_data_full => phy_mc_data_full,
      phy_mc_go => phy_mc_go,
      phy_rddata_en => phy_rddata_en,
      phy_read_calib => phy_read_calib,
      pi_dqs_found_lanes(1 downto 0) => pi_dqs_found_lanes(1 downto 0),
      pll_locked => pll_locked,
      ram_init_done_r => ram_init_done_r,
      ref_dll_lock => ref_dll_lock,
      sync_pulse => sync_pulse,
      tail_r(0) => tail_r(0),
      wr_en => wr_en,
      wr_en_2 => wr_en_2,
      wr_en_3 => wr_en_3
    );
u_ras_n_obuf: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => out_ras_n,
      O => ddr2_ras_n
    );
u_we_n_obuf: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => out_we_n,
      O => ddr2_we_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_mc is
  port (
    O1 : out STD_LOGIC;
    accept_ns : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    O4 : out STD_LOGIC;
    mc_cmd : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tempmon_sample_en : out STD_LOGIC;
    mc_ras_n : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_cas_n : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_wrdata_en : out STD_LOGIC;
    O5 : out STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    refresh_bank_r : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O13 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    app_rd_data_end_ns : out STD_LOGIC;
    I25 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    phy_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    O12 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O18 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O19 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O20 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O21 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O22 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O26 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O23 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    bypass : out STD_LOGIC;
    O59 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O14 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    O15 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O16 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O17 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    was_wr0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_mc_ctl_full : in STD_LOGIC;
    phy_mc_cmd_full : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    ADDRC : in STD_LOGIC_VECTOR ( 0 to 0 );
    app_zq_ns : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I13 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    I14 : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    if_empty_v : in STD_LOGIC;
    I5 : in STD_LOGIC;
    ram_init_addr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I6 : in STD_LOGIC;
    DOA : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_buf_indx_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_addr : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I27 : in STD_LOGIC;
    phy_mc_data_full : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I60 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I61 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I62 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_mc : entity is "mig_7series_v2_3_mc";
end mig_7series_0_mig_7series_v2_3_mc;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_mc is
  signal \^o1\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \arb_mux0/arb_select0/cke_r\ : STD_LOGIC;
  signal \arb_mux0/arb_select0/col_rd_wr_r\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0/wait_for_maint_r\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0/wait_for_maint_r\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0/wait_for_maint_r\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0/wait_for_maint_r\ : STD_LOGIC;
  signal \bank_common0/rfc_zq_xsdll_timer_ns\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bank_common0/rfc_zq_xsdll_timer_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal col_data_buf_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal col_periodic_rd : STD_LOGIC;
  signal col_wr_data_buf_addr_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data_end : STD_LOGIC;
  signal inhbt_act_faw_r : STD_LOGIC;
  signal insert_maint_r1 : STD_LOGIC;
  signal maint_rank_r : STD_LOGIC;
  signal maint_ref_zq_wip : STD_LOGIC;
  signal maint_req_r : STD_LOGIC;
  signal maint_srx_r : STD_LOGIC;
  signal maint_wip_r : STD_LOGIC;
  signal maint_zq_r : STD_LOGIC;
  signal mc_address_ns : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal mc_bank_ns : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^mc_cas_n\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_cas_n_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_cke_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^mc_cmd\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_cmd_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^mc_cs_n\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mc_cs_n_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal mc_odt_ns : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mc_ras_n\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_ras_n_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal mc_ref_zq_wip_ns : STD_LOGIC;
  signal mc_we_n_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal mc_wrdata_en_ns : STD_LOGIC;
  signal n_107_bank_mach0 : STD_LOGIC;
  signal n_12_rank_mach0 : STD_LOGIC;
  signal n_16_bank_mach0 : STD_LOGIC;
  signal n_16_rank_mach0 : STD_LOGIC;
  signal n_17_rank_mach0 : STD_LOGIC;
  signal n_18_bank_mach0 : STD_LOGIC;
  signal n_18_rank_mach0 : STD_LOGIC;
  signal n_19_bank_mach0 : STD_LOGIC;
  signal n_19_rank_mach0 : STD_LOGIC;
  signal n_20_rank_mach0 : STD_LOGIC;
  signal n_22_rank_mach0 : STD_LOGIC;
  signal n_23_rank_mach0 : STD_LOGIC;
  signal n_24_bank_mach0 : STD_LOGIC;
  signal n_24_rank_mach0 : STD_LOGIC;
  signal n_25_bank_mach0 : STD_LOGIC;
  signal n_26_bank_mach0 : STD_LOGIC;
  signal n_26_rank_mach0 : STD_LOGIC;
  signal n_27_rank_mach0 : STD_LOGIC;
  signal n_34_bank_mach0 : STD_LOGIC;
  signal n_35_bank_mach0 : STD_LOGIC;
  signal n_82_bank_mach0 : STD_LOGIC;
  signal n_83_bank_mach0 : STD_LOGIC;
  signal n_84_bank_mach0 : STD_LOGIC;
  signal n_89_bank_mach0 : STD_LOGIC;
  signal n_90_bank_mach0 : STD_LOGIC;
  signal n_95_bank_mach0 : STD_LOGIC;
  signal n_96_bank_mach0 : STD_LOGIC;
  signal \rank_cntrl[0].rank_cntrl0/act_this_rank\ : STD_LOGIC;
  signal \rank_cntrl[0].rank_cntrl0/int_read_this_rank\ : STD_LOGIC;
  signal \rank_cntrl[0].rank_cntrl0/read_this_rank\ : STD_LOGIC;
  signal \rank_cntrl[0].rank_cntrl0/read_this_rank_r1\ : STD_LOGIC;
  signal read_data_valid : STD_LOGIC;
  signal read_data_valid1 : STD_LOGIC;
  signal \^refresh_bank_r\ : STD_LOGIC;
  signal rtw_cnt_r : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sending_row : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sent_col : STD_LOGIC;
  signal wr_data_en : STD_LOGIC;
  signal wr_data_en_ns : STD_LOGIC;
  signal wr_data_offset_ns : STD_LOGIC;
  signal wtr_cnt_r : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  O1 <= \^o1\;
  O12(1 downto 0) <= \^o12\(1 downto 0);
  O2 <= \^o2\;
  O3 <= \^o3\;
  mc_cas_n(1 downto 0) <= \^mc_cas_n\(1 downto 0);
  mc_cmd(1 downto 0) <= \^mc_cmd\(1 downto 0);
  mc_cs_n(0) <= \^mc_cs_n\(0);
  mc_ras_n(1 downto 0) <= \^mc_ras_n\(1 downto 0);
  refresh_bank_r <= \^refresh_bank_r\;
bank_mach0: entity work.mig_7series_0_mig_7series_v2_3_bank_mach
    port map (
      CLK => CLK,
      D(0) => \arb_mux0/arb_select0/cke_r\,
      DIA(1) => col_periodic_rd,
      DIA(0) => col_data_buf_addr(3),
      DIC(0) => read_data_valid1,
      E(0) => read_data_valid,
      I1 => I1,
      I10 => \^refresh_bank_r\,
      I11 => \^o3\,
      I12 => n_23_rank_mach0,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I17 => n_24_rank_mach0,
      I18 => I9,
      I19(0) => I19(0),
      I2(0) => mc_cke_ns(1),
      I20(0) => I20(0),
      I21(0) => I21(0),
      I22(0) => I22(0),
      I23(0) => I23(0),
      I24 => I24,
      I25 => n_22_rank_mach0,
      I26(0) => I26(0),
      I27(3 downto 0) => col_wr_data_buf_addr_r(3 downto 0),
      I28 => n_26_rank_mach0,
      I29(1) => n_12_rank_mach0,
      I29(0) => \bank_common0/rfc_zq_xsdll_timer_ns\(0),
      I3 => I2,
      I30 => n_27_rank_mach0,
      I31 => I27,
      I32 => I10,
      I33(1 downto 0) => rtw_cnt_r(2 downto 1),
      I34(0) => wtr_cnt_r(1),
      I4 => n_20_rank_mach0,
      I5 => n_17_rank_mach0,
      I6 => n_16_rank_mach0,
      I60(3 downto 0) => I60(3 downto 0),
      I61(2 downto 0) => I61(2 downto 0),
      I62(9 downto 0) => I62(9 downto 0),
      I7 => n_18_rank_mach0,
      I8 => n_19_rank_mach0,
      I9 => I3,
      O1 => \^o1\,
      O10 => O9,
      O11 => n_24_bank_mach0,
      O12 => n_25_bank_mach0,
      O13 => n_26_bank_mach0,
      O14(0) => \bank_common0/rfc_zq_xsdll_timer_r\(0),
      O15 => n_34_bank_mach0,
      O16 => n_35_bank_mach0,
      O17(23 downto 11) => mc_address_ns(25 downto 13),
      O17(10 downto 0) => mc_address_ns(10 downto 0),
      O18(5 downto 0) => mc_bank_ns(5 downto 0),
      O19(2 downto 0) => O19(2 downto 0),
      O2 => \^o2\,
      O20(2 downto 0) => O20(2 downto 0),
      O21(2 downto 0) => O21(2 downto 0),
      O22(2 downto 0) => O22(2 downto 0),
      O23(0) => data_end,
      O24 => n_82_bank_mach0,
      O25 => n_83_bank_mach0,
      O26 => n_84_bank_mach0,
      O27(3 downto 0) => O26(3 downto 0),
      O28 => n_89_bank_mach0,
      O29 => n_90_bank_mach0,
      O3 => O5,
      O30 => n_95_bank_mach0,
      O31 => n_96_bank_mach0,
      O32(6 downto 0) => O23(6 downto 0),
      O33(0) => O24(0),
      O34(0) => O25(0),
      O35 => n_107_bank_mach0,
      O4 => n_16_bank_mach0,
      O5(1) => mc_we_n_ns(1),
      O5(0) => n_18_bank_mach0,
      O6 => n_19_bank_mach0,
      O7 => O6,
      O8 => O7,
      O9 => O8,
      Q(0) => sending_row(0),
      S(1 downto 0) => S(1 downto 0),
      SR(0) => SR(0),
      SS(0) => SS(0),
      accept_ns => accept_ns,
      act_this_rank => \rank_cntrl[0].rank_cntrl0/act_this_rank\,
      app_cmd_r2(0) => app_cmd_r2(0),
      app_en_r2 => app_en_r2,
      app_hi_pri_r2 => app_hi_pri_r2,
      col_data_buf_addr(2 downto 0) => col_data_buf_addr(2 downto 0),
      col_rd_wr_r => \arb_mux0/arb_select0/col_rd_wr_r\,
      inhbt_act_faw_r => inhbt_act_faw_r,
      insert_maint_r1 => insert_maint_r1,
      int_read_this_rank => \rank_cntrl[0].rank_cntrl0/int_read_this_rank\,
      maint_rank_r => maint_rank_r,
      maint_ref_zq_wip => maint_ref_zq_wip,
      maint_req_r => maint_req_r,
      maint_srx_r => maint_srx_r,
      maint_wip_r => maint_wip_r,
      maint_zq_r => maint_zq_r,
      mc_cas_n_ns(1 downto 0) => mc_cas_n_ns(1 downto 0),
      mc_cmd(0) => \^mc_cmd\(0),
      mc_cmd_ns(0) => mc_cmd_ns(1),
      mc_cs_n_ns(0) => mc_cs_n_ns(1),
      mc_odt_ns(0) => mc_odt_ns(0),
      mc_ras_n_ns(0) => mc_ras_n_ns(1),
      p_106_out => p_106_out,
      p_145_out => p_145_out,
      p_28_out => p_28_out,
      p_67_out => p_67_out,
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_mc_data_full => phy_mc_data_full,
      read_this_rank => \rank_cntrl[0].rank_cntrl0/read_this_rank\,
      read_this_rank_r1 => \rank_cntrl[0].rank_cntrl0/read_this_rank_r1\,
      row(12 downto 0) => row(12 downto 0),
      sent_col => sent_col,
      use_addr => use_addr,
      wait_for_maint_r => \bank_cntrl[0].bank0/wait_for_maint_r\,
      wait_for_maint_r_0 => \bank_cntrl[1].bank0/wait_for_maint_r\,
      wait_for_maint_r_1 => \bank_cntrl[2].bank0/wait_for_maint_r\,
      wait_for_maint_r_2 => \bank_cntrl[3].bank0/wait_for_maint_r\,
      was_wr0 => was_wr0,
      wr_data_en_ns => wr_data_en_ns,
      wr_data_offset_ns => wr_data_offset_ns
    );
\cmd_pipe_plus.mc_address_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(0),
      Q => O14(0),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(10),
      Q => O14(10),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(13),
      Q => O14(11),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(14),
      Q => O14(12),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(15),
      Q => O14(13),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(16),
      Q => O14(14),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(17),
      Q => O14(15),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(18),
      Q => O14(16),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(19),
      Q => O14(17),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(1),
      Q => O14(1),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(20),
      Q => O14(18),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(21),
      Q => O14(19),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(22),
      Q => O14(20),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(23),
      Q => O14(21),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(24),
      Q => O14(22),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(25),
      Q => O14(23),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(2),
      Q => O14(2),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(3),
      Q => O14(3),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(4),
      Q => O14(4),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(5),
      Q => O14(5),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(6),
      Q => O14(6),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(7),
      Q => O14(7),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(8),
      Q => O14(8),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(9),
      Q => O14(9),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_bank_ns(0),
      Q => O15(0),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_bank_ns(1),
      Q => O15(1),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_bank_ns(2),
      Q => O15(2),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_bank_ns(3),
      Q => O15(3),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_bank_ns(4),
      Q => O15(4),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_bank_ns(5),
      Q => O15(5),
      R => '0'
    );
\cmd_pipe_plus.mc_cas_n_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_cas_n_ns(0),
      Q => \^mc_cas_n\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_cas_n_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_cas_n_ns(1),
      Q => \^mc_cas_n\(1),
      R => '0'
    );
\cmd_pipe_plus.mc_cke_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \arb_mux0/arb_select0/cke_r\,
      Q => O16(0),
      R => '0'
    );
\cmd_pipe_plus.mc_cke_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_cke_ns(1),
      Q => O16(1),
      R => '0'
    );
\cmd_pipe_plus.mc_cmd_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => sent_col,
      Q => \^mc_cmd\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_cmd_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_cmd_ns(1),
      Q => \^mc_cmd\(1),
      R => '0'
    );
\cmd_pipe_plus.mc_cs_n_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_cs_n_ns(1),
      Q => \^mc_cs_n\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_data_offset_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I30,
      Q => O31,
      R => n_107_bank_mach0
    );
\cmd_pipe_plus.mc_data_offset_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I29,
      Q => O30,
      R => n_107_bank_mach0
    );
\cmd_pipe_plus.mc_data_offset_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I28,
      Q => O29,
      R => n_107_bank_mach0
    );
\cmd_pipe_plus.mc_data_offset_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I18,
      Q => O28,
      R => n_107_bank_mach0
    );
\cmd_pipe_plus.mc_data_offset_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I17,
      Q => O27,
      R => n_107_bank_mach0
    );
\cmd_pipe_plus.mc_data_offset_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I12,
      Q => O17,
      R => n_107_bank_mach0
    );
\cmd_pipe_plus.mc_odt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_odt_ns(0),
      Q => mc_odt(0),
      R => '0'
    );
\cmd_pipe_plus.mc_ras_n_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_19_bank_mach0,
      Q => \^mc_ras_n\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_ras_n_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_ras_n_ns(1),
      Q => \^mc_ras_n\(1),
      R => '0'
    );
\cmd_pipe_plus.mc_we_n_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_18_bank_mach0,
      Q => \^o12\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_we_n_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_we_n_ns(1),
      Q => \^o12\(1),
      R => '0'
    );
\cmd_pipe_plus.mc_wrdata_en_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_wrdata_en_ns,
      Q => mc_wrdata_en,
      R => '0'
    );
\cmd_pipe_plus.wr_data_addr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => col_wr_data_buf_addr_r(0),
      Q => O59(0),
      R => '0'
    );
\cmd_pipe_plus.wr_data_addr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => col_wr_data_buf_addr_r(1),
      Q => O59(1),
      R => '0'
    );
\cmd_pipe_plus.wr_data_addr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => col_wr_data_buf_addr_r(2),
      Q => O59(2),
      R => '0'
    );
\cmd_pipe_plus.wr_data_addr_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => col_wr_data_buf_addr_r(3),
      Q => O59(3),
      R => '0'
    );
\cmd_pipe_plus.wr_data_en_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => wr_data_en_ns,
      Q => wr_data_en,
      R => '0'
    );
col_mach0: entity work.mig_7series_0_mig_7series_v2_3_col_mach
    port map (
      ADDRC(0) => ADDRC(0),
      CLK => CLK,
      D(3 downto 0) => col_wr_data_buf_addr_r(3 downto 0),
      DIA(1) => col_periodic_rd,
      DIA(0) => col_data_buf_addr(3),
      DIC(0) => read_data_valid1,
      DOA(0) => DOA(0),
      E(0) => E(0),
      I1 => n_82_bank_mach0,
      I11 => I11,
      I16 => I16,
      I2 => I1,
      I3(0) => read_data_valid,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      O1 => O4,
      O13 => O13,
      O18 => O18,
      O2 => O10(0),
      O23(0) => data_end,
      O3 => O11,
      Q(6 downto 0) => Q(6 downto 0),
      SS(0) => SS(0),
      app_rd_data_end_ns => app_rd_data_end_ns,
      bypass => bypass,
      col_data_buf_addr(2 downto 0) => col_data_buf_addr(2 downto 0),
      col_rd_wr_r => \arb_mux0/arb_select0/col_rd_wr_r\,
      if_empty_v => if_empty_v,
      maint_ref_zq_wip => maint_ref_zq_wip,
      mc_cmd(0) => \^mc_cmd\(0),
      mc_ref_zq_wip_ns => mc_ref_zq_wip_ns,
      mc_wrdata_en_ns => mc_wrdata_en_ns,
      ram_init_addr(3 downto 0) => ram_init_addr(3 downto 0),
      ram_init_done_r => ram_init_done_r,
      rd_buf_indx_r(0) => rd_buf_indx_r(0),
      wr_data_en => wr_data_en,
      wr_data_offset_ns => wr_data_offset_ns
    );
mc_ref_zq_wip_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_ref_zq_wip_ns,
      Q => tempmon_sample_en,
      R => '0'
    );
\mem_reg_0_15_30_35_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^mc_ras_n\(1),
      I1 => I7,
      O => phy_dout(0)
    );
\mem_reg_0_15_54_59_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o12\(1),
      I1 => I7,
      O => I25(0)
    );
\mem_reg_0_15_54_59_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^mc_cs_n\(0),
      I1 => I7,
      O => I25(1)
    );
\mem_reg_0_15_72_77_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^mc_cas_n\(1),
      I1 => I7,
      O => I25(2)
    );
rank_mach0: entity work.mig_7series_0_mig_7series_v2_3_rank_mach
    port map (
      CLK => CLK,
      D(0) => mc_cke_ns(1),
      I1 => n_16_bank_mach0,
      I10 => n_26_bank_mach0,
      I11 => n_83_bank_mach0,
      I12 => n_90_bank_mach0,
      I13 => I13,
      I14 => I14,
      I15 => n_89_bank_mach0,
      I16 => I16,
      I17 => n_95_bank_mach0,
      I18 => I8,
      I19 => n_84_bank_mach0,
      I2 => \^o1\,
      I20(0) => \arb_mux0/arb_select0/cke_r\,
      I21(0) => sending_row(0),
      I29(1) => n_12_rank_mach0,
      I29(0) => \bank_common0/rfc_zq_xsdll_timer_ns\(0),
      I3 => I3,
      I4 => \^o2\,
      I5 => n_96_bank_mach0,
      I6 => n_34_bank_mach0,
      I7 => n_35_bank_mach0,
      I8 => n_24_bank_mach0,
      I9 => n_25_bank_mach0,
      O1 => \^o3\,
      O10 => n_23_rank_mach0,
      O11 => n_24_rank_mach0,
      O12 => n_26_rank_mach0,
      O13 => n_27_rank_mach0,
      O14(0) => \bank_common0/rfc_zq_xsdll_timer_r\(0),
      O2 => \^refresh_bank_r\,
      O3 => n_16_rank_mach0,
      O4 => n_17_rank_mach0,
      O5 => n_18_rank_mach0,
      O6 => n_19_rank_mach0,
      O7 => n_20_rank_mach0,
      O8(0) => wtr_cnt_r(1),
      O9 => n_22_rank_mach0,
      Q(1 downto 0) => rtw_cnt_r(2 downto 1),
      SR(0) => SR(0),
      SS(0) => SS(0),
      act_this_rank => \rank_cntrl[0].rank_cntrl0/act_this_rank\,
      app_ref_ack => app_ref_ack,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_zq_ack => app_zq_ack,
      app_zq_ns => app_zq_ns,
      inhbt_act_faw_r => inhbt_act_faw_r,
      insert_maint_r1 => insert_maint_r1,
      int_read_this_rank => \rank_cntrl[0].rank_cntrl0/int_read_this_rank\,
      maint_rank_r => maint_rank_r,
      maint_ref_zq_wip => maint_ref_zq_wip,
      maint_req_r => maint_req_r,
      maint_srx_r => maint_srx_r,
      maint_wip_r => maint_wip_r,
      maint_zq_r => maint_zq_r,
      read_this_rank => \rank_cntrl[0].rank_cntrl0/read_this_rank\,
      read_this_rank_r1 => \rank_cntrl[0].rank_cntrl0/read_this_rank_r1\,
      wait_for_maint_r => \bank_cntrl[1].bank0/wait_for_maint_r\,
      wait_for_maint_r_0 => \bank_cntrl[0].bank0/wait_for_maint_r\,
      wait_for_maint_r_1 => \bank_cntrl[2].bank0/wait_for_maint_r\,
      wait_for_maint_r_2 => \bank_cntrl[3].bank0/wait_for_maint_r\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_ddr_phy_top is
  port (
    ddr2_cas_n : out STD_LOGIC;
    ddr2_ras_n : out STD_LOGIC;
    ddr2_we_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC;
    phy_mc_ctl_full : out STD_LOGIC;
    ref_dll_lock : out STD_LOGIC;
    ddr2_addr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ddr2_ba : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ddr2_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    init_complete_r_timing : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    init_calib_complete : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    samp_edge_cnt0_en_r : out STD_LOGIC;
    O9 : out STD_LOGIC;
    if_empty_v : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O16 : out STD_LOGIC_VECTOR ( 35 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 35 downto 0 );
    O12 : out STD_LOGIC;
    app_zq_ns : out STD_LOGIC;
    O13 : out STD_LOGIC;
    ADDRC : out STD_LOGIC_VECTOR ( 0 to 0 );
    O14 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    DIB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIC : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O28 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O29 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O30 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O31 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O32 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O33 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O34 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O35 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O36 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O37 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O38 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O39 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O40 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O41 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O42 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O43 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O44 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O45 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O46 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O47 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O48 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O49 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O50 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O51 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O52 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O53 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O54 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O55 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O56 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    O18 : out STD_LOGIC_VECTOR ( 65 downto 0 );
    O58 : out STD_LOGIC_VECTOR ( 59 downto 0 );
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O63 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O22 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O65 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O69 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in1_in : out STD_LOGIC;
    O70 : out STD_LOGIC;
    phy_dout : out STD_LOGIC_VECTOR ( 22 downto 0 );
    wr_en : out STD_LOGIC;
    phy_mc_data_full : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    phy_mc_cmd_full : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O57 : out STD_LOGIC;
    O59 : out STD_LOGIC;
    O60 : out STD_LOGIC;
    O61 : out STD_LOGIC;
    O62 : out STD_LOGIC;
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dq : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ddr2_dqs_p : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tempmon_sample_en : in STD_LOGIC;
    I12 : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC_VECTOR ( 71 downto 0 );
    refresh_bank_r : in STD_LOGIC;
    app_zq_req : in STD_LOGIC;
    tail_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    I16 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    mem_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bypass : in STD_LOGIC;
    I29 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I30 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I31 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I32 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I33 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I34 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I35 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I36 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I37 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I38 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I39 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I40 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I41 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I42 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I43 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I44 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I45 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I46 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I47 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I48 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I49 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I50 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I52 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I53 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I54 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I55 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I56 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I57 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I58 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I59 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_wrdata_en : in STD_LOGIC;
    I63 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I64 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I65 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I66 : in STD_LOGIC;
    I67 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I68 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I69 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I13 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_cas_n : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_cmd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    mc_ras_n : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_odt : in STD_LOGIC_VECTOR ( 0 to 0 );
    I24 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I70 : in STD_LOGIC_VECTOR ( 77 downto 0 );
    I71 : in STD_LOGIC_VECTOR ( 79 downto 0 );
    I72 : in STD_LOGIC_VECTOR ( 77 downto 0 );
    I25 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mc_cs_n : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_ddr_phy_top : entity is "mig_7series_v2_3_ddr_phy_top";
end mig_7series_0_mig_7series_v2_3_ddr_phy_top;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_ddr_phy_top is
  signal \^o4\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal calib_cmd_wren : STD_LOGIC;
  signal calib_complete : STD_LOGIC;
  signal calib_in_common : STD_LOGIC;
  signal calib_sel : STD_LOGIC_VECTOR ( 1 to 1 );
  signal calib_sel0 : STD_LOGIC;
  signal calib_wrdata_en : STD_LOGIC;
  signal dqs_po_dec_done : STD_LOGIC;
  signal fine_adjust_done : STD_LOGIC;
  signal \genblk24.phy_ctl_pre_fifo_1/wr_en\ : STD_LOGIC;
  signal \genblk24.phy_ctl_pre_fifo_2/wr_en\ : STD_LOGIC;
  signal idelay_inc : STD_LOGIC;
  signal \^if_empty_v\ : STD_LOGIC;
  signal mux_address : STD_LOGIC_VECTOR ( 24 downto 4 );
  signal mux_cas_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mux_cke : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mux_cmd_wren : STD_LOGIC;
  signal mux_cs_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mux_odt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mux_we_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mux_wrdata_en : STD_LOGIC;
  signal \n_0_calib_sel[1]_i_1\ : STD_LOGIC;
  signal \n_0_calib_zero_ctrl[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_byte_sel_div2.calib_in_common_i_1\ : STD_LOGIC;
  signal n_104_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_105_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_110_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_111_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_116_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_117_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_121_u_ddr_calib_top : STD_LOGIC;
  signal n_122_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_123_u_ddr_calib_top : STD_LOGIC;
  signal n_123_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_125_u_ddr_calib_top : STD_LOGIC;
  signal n_128_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_129_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_134_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_135_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_140_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_141_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_146_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_147_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_152_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_153_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_158_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_159_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_15_u_ddr_calib_top : STD_LOGIC;
  signal n_164_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_165_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_16_u_ddr_calib_top : STD_LOGIC;
  signal n_170_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_171_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_176_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_177_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_17_u_ddr_calib_top : STD_LOGIC;
  signal n_228_u_ddr_calib_top : STD_LOGIC;
  signal n_229_u_ddr_calib_top : STD_LOGIC;
  signal n_22_u_ddr_calib_top : STD_LOGIC;
  signal n_230_u_ddr_calib_top : STD_LOGIC;
  signal n_231_u_ddr_calib_top : STD_LOGIC;
  signal n_265_u_ddr_calib_top : STD_LOGIC;
  signal n_266_u_ddr_calib_top : STD_LOGIC;
  signal n_267_u_ddr_calib_top : STD_LOGIC;
  signal n_268_u_ddr_calib_top : STD_LOGIC;
  signal n_26_u_ddr_calib_top : STD_LOGIC;
  signal n_300_u_ddr_calib_top : STD_LOGIC;
  signal n_301_u_ddr_calib_top : STD_LOGIC;
  signal n_302_u_ddr_calib_top : STD_LOGIC;
  signal n_303_u_ddr_calib_top : STD_LOGIC;
  signal n_304_u_ddr_calib_top : STD_LOGIC;
  signal n_305_u_ddr_calib_top : STD_LOGIC;
  signal n_306_u_ddr_calib_top : STD_LOGIC;
  signal n_307_u_ddr_calib_top : STD_LOGIC;
  signal n_308_u_ddr_calib_top : STD_LOGIC;
  signal n_309_u_ddr_calib_top : STD_LOGIC;
  signal n_30_u_ddr_calib_top : STD_LOGIC;
  signal n_310_u_ddr_calib_top : STD_LOGIC;
  signal n_312_u_ddr_calib_top : STD_LOGIC;
  signal n_313_u_ddr_calib_top : STD_LOGIC;
  signal n_314_u_ddr_calib_top : STD_LOGIC;
  signal n_33_u_ddr_calib_top : STD_LOGIC;
  signal n_35_u_ddr_calib_top : STD_LOGIC;
  signal n_36_u_ddr_calib_top : STD_LOGIC;
  signal n_374_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_37_u_ddr_calib_top : STD_LOGIC;
  signal n_380_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_38_u_ddr_calib_top : STD_LOGIC;
  signal n_39_u_ddr_calib_top : STD_LOGIC;
  signal n_3_u_ddr_calib_top : STD_LOGIC;
  signal n_409_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_40_u_ddr_calib_top : STD_LOGIC;
  signal n_410_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_411_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_412_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_416_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_417_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_418_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_419_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_41_u_ddr_calib_top : STD_LOGIC;
  signal n_420_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_421_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_422_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_423_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_424_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_425_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_426_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_427_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_428_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_429_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_42_u_ddr_calib_top : STD_LOGIC;
  signal n_430_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_431_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_432_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_433_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_434_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_435_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_436_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_437_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_438_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_439_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_43_u_ddr_calib_top : STD_LOGIC;
  signal n_43_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_440_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_441_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_442_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_443_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_444_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_445_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_446_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_447_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_46_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_47_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_48_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_5_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_6_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_81_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_86_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_87_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_92_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_93_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_98_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_99_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal phy_if_reset0 : STD_LOGIC;
  signal phy_if_reset_w : STD_LOGIC;
  signal phy_mc_go : STD_LOGIC;
  signal phy_rddata_en : STD_LOGIC;
  signal phy_read_calib : STD_LOGIC;
  signal pi_fine_dly_dec_done : STD_LOGIC;
  signal po_ck_addr_cmd_delay_done : STD_LOGIC;
  signal po_stg2_wrcal_cnt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rd_data_offset_cal_done : STD_LOGIC;
  signal reset_if : STD_LOGIC;
  signal tempmon_pi_f_dec : STD_LOGIC;
  signal tempmon_pi_f_inc : STD_LOGIC;
  signal tempmon_sel_pi_incdec : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_idelay_ce17_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_of_data_full\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_en146_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_enable142_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_inc144_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_rst_dqs_find140_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_coarse_enable128_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_enable126_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_inc130_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_of_ctl_full\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_idelay_ce7_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_of_data_full\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_en81_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_enable77_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_inc79_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_rst_dqs_find75_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_coarse_enable63_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_enable61_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_inc65_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_coarse_enable90_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable87_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_inc93_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst0\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_wren_pre\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_wren_pre\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst0\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_wren_pre\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\ : STD_LOGIC_VECTOR ( 73 downto 16 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_ddr_mc_phy/pi_counter_read_val_w[0]_1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_ddr_phy_init/prbs_rdlvl_done_pulse0\ : STD_LOGIC;
  signal \u_ddr_phy_init/rdlvl_stg1_done_r1\ : STD_LOGIC;
  signal wrlvl_final_if_rst : STD_LOGIC;
begin
  O4 <= \^o4\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  if_empty_v <= \^if_empty_v\;
\calib_sel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404040004"
    )
    port map (
      I0 => n_313_u_ddr_calib_top,
      I1 => n_314_u_ddr_calib_top,
      I2 => I10,
      I3 => calib_complete,
      I4 => tempmon_pi_f_dec,
      I5 => tempmon_pi_f_inc,
      O => \n_0_calib_sel[1]_i_1\
    );
\calib_zero_ctrl[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA2AAAAAA"
    )
    port map (
      I0 => dqs_po_dec_done,
      I1 => pi_fine_dly_dec_done,
      I2 => fine_adjust_done,
      I3 => rd_data_offset_cal_done,
      I4 => po_ck_addr_cmd_delay_done,
      I5 => calib_sel0,
      O => \n_0_calib_zero_ctrl[0]_i_1\
    );
\gen_byte_sel_div2.calib_in_common_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5550505054505050"
    )
    port map (
      I0 => I10,
      I1 => tempmon_sel_pi_incdec,
      I2 => n_312_u_ddr_calib_top,
      I3 => n_121_u_ddr_calib_top,
      I4 => n_3_u_ddr_calib_top,
      I5 => calib_in_common,
      O => \n_0_gen_byte_sel_div2.calib_in_common_i_1\
    );
phy_if_reset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => reset_if,
      I1 => phy_if_reset_w,
      I2 => wrlvl_final_if_rst,
      O => phy_if_reset0
    );
prbs_rdlvl_done_pulse_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_3_u_ddr_calib_top,
      I1 => \u_ddr_phy_init/rdlvl_stg1_done_r1\,
      O => \u_ddr_phy_init/prbs_rdlvl_done_pulse0\
    );
tempmon_pi_f_en_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => tempmon_pi_f_inc,
      I1 => tempmon_pi_f_dec,
      O => tempmon_sel_pi_incdec
    );
u_ddr_calib_top: entity work.mig_7series_0_mig_7series_v2_3_ddr_calib_top
    port map (
      ADDRC(0) => ADDRC(0),
      A_idelay_ce17_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_idelay_ce17_out\,
      A_of_data_full => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_of_data_full\,
      A_pi_counter_load_en146_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_en146_out\,
      A_pi_fine_enable142_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_enable142_out\,
      A_pi_fine_inc144_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_inc144_out\,
      A_pi_rst_dqs_find140_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_rst_dqs_find140_out\,
      A_po_coarse_enable128_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_coarse_enable128_out\,
      A_po_fine_enable126_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_enable126_out\,
      A_po_fine_inc130_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_inc130_out\,
      B_of_ctl_full => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_of_ctl_full\,
      CLK => CLK,
      COUNTERLOADVAL(5) => n_38_u_ddr_calib_top,
      COUNTERLOADVAL(4) => n_39_u_ddr_calib_top,
      COUNTERLOADVAL(3) => n_40_u_ddr_calib_top,
      COUNTERLOADVAL(2) => n_41_u_ddr_calib_top,
      COUNTERLOADVAL(1) => n_42_u_ddr_calib_top,
      COUNTERLOADVAL(0) => n_43_u_ddr_calib_top,
      C_idelay_ce7_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_idelay_ce7_out\,
      C_of_data_full => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_of_data_full\,
      C_pi_counter_load_en81_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_en81_out\,
      C_pi_fine_enable77_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_enable77_out\,
      C_pi_fine_inc79_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_inc79_out\,
      C_pi_rst_dqs_find75_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_rst_dqs_find75_out\,
      C_po_coarse_enable63_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_coarse_enable63_out\,
      C_po_fine_enable61_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_enable61_out\,
      C_po_fine_inc65_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_inc65_out\,
      D0(3) => n_228_u_ddr_calib_top,
      D0(2) => n_229_u_ddr_calib_top,
      D0(1) => n_230_u_ddr_calib_top,
      D0(0) => n_231_u_ddr_calib_top,
      D1(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1\(3 downto 0),
      D2(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2\(3 downto 0),
      D3(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3\(3 downto 0),
      D4(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4\(3 downto 0),
      D5(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5\(3 downto 0),
      D6(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6\(3 downto 0),
      D7(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7\(3 downto 0),
      D8(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8\(3 downto 0),
      D9(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9\(3 downto 0),
      D_po_coarse_enable90_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_coarse_enable90_out\,
      D_po_fine_enable87_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable87_out\,
      D_po_fine_inc93_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_inc93_out\,
      E(0) => n_33_u_ddr_calib_top,
      I1 => n_374_u_ddr_mc_phy_wrapper,
      I10 => n_86_u_ddr_mc_phy_wrapper,
      I100(0) => I65(0),
      I101 => I66,
      I102(0) => I67(0),
      I103(2 downto 0) => I68(2 downto 0),
      I104(11 downto 0) => I69(11 downto 0),
      I105 => I14,
      I106 => I15,
      I107 => I19,
      I108 => I20,
      I109 => I21,
      I11 => n_87_u_ddr_mc_phy_wrapper,
      I110 => I22,
      I12 => n_92_u_ddr_mc_phy_wrapper,
      I13 => n_93_u_ddr_mc_phy_wrapper,
      I14 => n_98_u_ddr_mc_phy_wrapper,
      I15 => n_99_u_ddr_mc_phy_wrapper,
      I16 => n_104_u_ddr_mc_phy_wrapper,
      I17 => n_129_u_ddr_mc_phy_wrapper,
      I18 => n_134_u_ddr_mc_phy_wrapper,
      I19 => n_135_u_ddr_mc_phy_wrapper,
      I2 => \n_0_calib_sel[1]_i_1\,
      I20 => n_140_u_ddr_mc_phy_wrapper,
      I21 => n_141_u_ddr_mc_phy_wrapper,
      I22 => n_146_u_ddr_mc_phy_wrapper,
      I23 => n_147_u_ddr_mc_phy_wrapper,
      I24 => n_152_u_ddr_mc_phy_wrapper,
      I25 => n_153_u_ddr_mc_phy_wrapper,
      I26 => n_158_u_ddr_mc_phy_wrapper,
      I27 => n_159_u_ddr_mc_phy_wrapper,
      I28 => n_164_u_ddr_mc_phy_wrapper,
      I29 => n_165_u_ddr_mc_phy_wrapper,
      I3 => \n_0_gen_byte_sel_div2.calib_in_common_i_1\,
      I30 => n_170_u_ddr_mc_phy_wrapper,
      I31 => n_171_u_ddr_mc_phy_wrapper,
      I32 => n_176_u_ddr_mc_phy_wrapper,
      I33 => n_105_u_ddr_mc_phy_wrapper,
      I34 => n_110_u_ddr_mc_phy_wrapper,
      I35 => n_111_u_ddr_mc_phy_wrapper,
      I36 => n_116_u_ddr_mc_phy_wrapper,
      I37 => n_117_u_ddr_mc_phy_wrapper,
      I38 => n_122_u_ddr_mc_phy_wrapper,
      I39 => n_123_u_ddr_mc_phy_wrapper,
      I4 => \n_0_calib_zero_ctrl[0]_i_1\,
      I40 => n_128_u_ddr_mc_phy_wrapper,
      I41 => n_177_u_ddr_mc_phy_wrapper,
      I42 => I10,
      I43(0) => I11(0),
      I44 => n_441_u_ddr_mc_phy_wrapper,
      I45 => n_425_u_ddr_mc_phy_wrapper,
      I46 => n_429_u_ddr_mc_phy_wrapper,
      I47 => n_421_u_ddr_mc_phy_wrapper,
      I48 => n_433_u_ddr_mc_phy_wrapper,
      I49 => n_445_u_ddr_mc_phy_wrapper,
      I5(0) => I5(0),
      I50 => n_417_u_ddr_mc_phy_wrapper,
      I51 => n_437_u_ddr_mc_phy_wrapper,
      I52 => n_440_u_ddr_mc_phy_wrapper,
      I53 => n_424_u_ddr_mc_phy_wrapper,
      I54 => n_428_u_ddr_mc_phy_wrapper,
      I55 => n_420_u_ddr_mc_phy_wrapper,
      I56 => n_432_u_ddr_mc_phy_wrapper,
      I57 => n_444_u_ddr_mc_phy_wrapper,
      I58 => n_416_u_ddr_mc_phy_wrapper,
      I59 => n_436_u_ddr_mc_phy_wrapper,
      I6 => n_81_u_ddr_mc_phy_wrapper,
      I60 => n_443_u_ddr_mc_phy_wrapper,
      I61 => n_427_u_ddr_mc_phy_wrapper,
      I62 => n_431_u_ddr_mc_phy_wrapper,
      I63 => n_423_u_ddr_mc_phy_wrapper,
      I64 => n_435_u_ddr_mc_phy_wrapper,
      I65 => n_447_u_ddr_mc_phy_wrapper,
      I66 => n_419_u_ddr_mc_phy_wrapper,
      I67 => n_439_u_ddr_mc_phy_wrapper,
      I68 => n_442_u_ddr_mc_phy_wrapper,
      I69 => n_426_u_ddr_mc_phy_wrapper,
      I7 => I7,
      I70 => n_430_u_ddr_mc_phy_wrapper,
      I71 => n_422_u_ddr_mc_phy_wrapper,
      I72 => n_434_u_ddr_mc_phy_wrapper,
      I73 => n_446_u_ddr_mc_phy_wrapper,
      I74 => n_418_u_ddr_mc_phy_wrapper,
      I75 => n_438_u_ddr_mc_phy_wrapper,
      I76 => I63,
      I77 => I12,
      I78 => I17,
      I79 => n_412_u_ddr_mc_phy_wrapper,
      I8(2 downto 0) => I8(2 downto 0),
      I80 => n_411_u_ddr_mc_phy_wrapper,
      I81 => n_410_u_ddr_mc_phy_wrapper,
      I82 => n_409_u_ddr_mc_phy_wrapper,
      I83(71 downto 0) => I18(71 downto 0),
      I84 => I16,
      I85 => I28,
      I86 => n_46_u_ddr_mc_phy_wrapper,
      I87(35 downto 32) => I70(75 downto 72),
      I87(31 downto 28) => I70(67 downto 64),
      I87(27 downto 24) => I70(59 downto 56),
      I87(23 downto 20) => I70(51 downto 48),
      I87(19 downto 16) => I70(43 downto 40),
      I87(15 downto 12) => I70(35 downto 32),
      I87(11 downto 8) => I70(27 downto 24),
      I87(7 downto 4) => I70(19 downto 16),
      I87(3 downto 0) => I70(11 downto 8),
      I88 => n_48_u_ddr_mc_phy_wrapper,
      I89(23 downto 0) => I23(23 downto 0),
      I9 => I9,
      I90(47 downto 44) => I71(75 downto 72),
      I90(43 downto 40) => I71(67 downto 64),
      I90(39 downto 20) => I71(59 downto 40),
      I90(19 downto 16) => I71(35 downto 32),
      I90(15 downto 12) => I71(27 downto 24),
      I90(11 downto 8) => I71(19 downto 16),
      I90(7 downto 4) => I71(11 downto 8),
      I90(3 downto 0) => I71(3 downto 0),
      I91(5 downto 0) => I2(5 downto 0),
      I92 => n_47_u_ddr_mc_phy_wrapper,
      I93(35 downto 32) => I72(75 downto 72),
      I93(31 downto 28) => I72(67 downto 64),
      I93(27 downto 24) => I72(59 downto 56),
      I93(23 downto 20) => I72(51 downto 48),
      I93(19 downto 16) => I72(43 downto 40),
      I93(15 downto 12) => I72(35 downto 32),
      I93(11 downto 8) => I72(19 downto 16),
      I93(7 downto 4) => I72(11 downto 8),
      I93(3 downto 0) => I72(3 downto 0),
      I94 => n_380_u_ddr_mc_phy_wrapper,
      I95 => n_43_u_ddr_mc_phy_wrapper,
      I96(0) => I24(0),
      I97(1 downto 0) => I13(1 downto 0),
      I98 => I1,
      I99(0) => I64(0),
      O1 => \^o4\,
      O10 => n_22_u_ddr_calib_top,
      O11 => O9,
      O12 => O10,
      O13 => n_30_u_ddr_calib_top,
      O14(0) => n_35_u_ddr_calib_top,
      O15 => n_36_u_ddr_calib_top,
      O16 => n_37_u_ddr_calib_top,
      O17(35 downto 0) => O16(35 downto 0),
      O18(35 downto 0) => O17(35 downto 0),
      O19 => O12,
      O2 => O5,
      O20 => n_121_u_ddr_calib_top,
      O21(0) => po_stg2_wrcal_cnt(0),
      O22 => n_123_u_ddr_calib_top,
      O23 => n_125_u_ddr_calib_top,
      O24(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d9\(3 downto 0),
      O25(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d8\(3 downto 0),
      O26(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d7\(3 downto 0),
      O27 => O27,
      O28(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6\(7 downto 0),
      O29(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5\(7 downto 0),
      O3 => n_3_u_ddr_calib_top,
      O30(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4\(3 downto 0),
      O31(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d3\(3 downto 0),
      O32(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d2\(3 downto 0),
      O33(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d1\(3 downto 0),
      O34(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9\(3 downto 0),
      O35(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8\(3 downto 0),
      O36(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7\(3 downto 0),
      O37(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6\(3 downto 0),
      O38(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5\(3 downto 0),
      O39(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4\(3 downto 0),
      O4 => O6,
      O40(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2\(3 downto 0),
      O41(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1\(3 downto 0),
      O42(3) => n_265_u_ddr_calib_top,
      O42(2) => n_266_u_ddr_calib_top,
      O42(1) => n_267_u_ddr_calib_top,
      O42(0) => n_268_u_ddr_calib_top,
      O43(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2\(3 downto 0),
      O44(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4\(3 downto 0),
      O45(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5\(7 downto 0),
      O46(5 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6\(5 downto 0),
      O47(1 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7\(1 downto 0),
      O48(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d8\(3 downto 0),
      O49(1 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9\(1 downto 0),
      O5 => \^o7\,
      O50 => n_312_u_ddr_calib_top,
      O51 => n_313_u_ddr_calib_top,
      O52 => n_314_u_ddr_calib_top,
      O53(5 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val\(5 downto 0),
      O54(15) => mux_cas_n(0),
      O54(14 downto 13) => mux_cke(1 downto 0),
      O54(12) => mux_cs_n(0),
      O54(11) => mux_we_n(0),
      O54(10) => mux_address(17),
      O54(9) => mux_address(4),
      O54(8) => mux_address(20),
      O54(7) => mux_address(7),
      O54(6) => mux_odt(0),
      O54(5) => mux_address(19),
      O54(4) => mux_address(6),
      O54(3) => mux_address(24),
      O54(2) => mux_address(11),
      O54(1) => mux_address(21),
      O54(0) => mux_address(8),
      O55 => O26,
      O57 => O57,
      O59 => O59,
      O6 => n_15_u_ddr_calib_top,
      O60 => O60,
      O61 => O61,
      O62 => O62,
      O7 => n_16_u_ddr_calib_top,
      O8 => n_17_u_ddr_calib_top,
      O9 => \^o8\,
      PHYCTLWD(10) => n_300_u_ddr_calib_top,
      PHYCTLWD(9) => n_301_u_ddr_calib_top,
      PHYCTLWD(8) => n_302_u_ddr_calib_top,
      PHYCTLWD(7) => n_303_u_ddr_calib_top,
      PHYCTLWD(6) => n_304_u_ddr_calib_top,
      PHYCTLWD(5) => n_305_u_ddr_calib_top,
      PHYCTLWD(4) => n_306_u_ddr_calib_top,
      PHYCTLWD(3) => n_307_u_ddr_calib_top,
      PHYCTLWD(2) => n_308_u_ddr_calib_top,
      PHYCTLWD(1) => n_309_u_ddr_calib_top,
      PHYCTLWD(0) => n_310_u_ddr_calib_top,
      Q(5 downto 0) => \u_ddr_mc_phy/pi_counter_read_val_w[0]_1\(5 downto 0),
      SS(0) => SS(0),
      app_zq_ns => app_zq_ns,
      app_zq_req => app_zq_req,
      calib_cmd_wren => calib_cmd_wren,
      calib_complete => calib_complete,
      calib_in_common => calib_in_common,
      calib_sel(0) => calib_sel(1),
      calib_sel0 => calib_sel0,
      calib_wrdata_en => calib_wrdata_en,
      dqs_po_dec_done => dqs_po_dec_done,
      fine_adjust_done => fine_adjust_done,
      idelay_inc => idelay_inc,
      idelay_ld_rst => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst\,
      idelay_ld_rst_4 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst\,
      if_empty_v => \^if_empty_v\,
      ififo_rst0 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst0\,
      ififo_rst0_1 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst0\,
      init_calib_complete => init_calib_complete,
      init_complete_r_timing => init_complete_r_timing,
      mc_cas_n(0) => mc_cas_n(0),
      mc_cmd(1 downto 0) => mc_cmd(1 downto 0),
      mc_odt(0) => mc_odt(0),
      mc_ras_n(1 downto 0) => mc_ras_n(1 downto 0),
      mc_wrdata_en => mc_wrdata_en,
      mem_out(29 downto 28) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(73 downto 72),
      mem_out(27 downto 24) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(67 downto 64),
      mem_out(23 downto 22) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(57 downto 56),
      mem_out(21 downto 8) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(53 downto 40),
      mem_out(7 downto 4) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(35 downto 32),
      mem_out(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(19 downto 16),
      mux_cmd_wren => mux_cmd_wren,
      mux_wrdata_en => mux_wrdata_en,
      of_wren_pre => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_wren_pre\,
      of_wren_pre_2 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_wren_pre\,
      of_wren_pre_3 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_wren_pre\,
      \out\(0) => n_26_u_ddr_calib_top,
      phy_dout(22 downto 0) => phy_dout(22 downto 0),
      phy_if_reset0 => phy_if_reset0,
      phy_if_reset_w => phy_if_reset_w,
      phy_mc_go => phy_mc_go,
      phy_rddata_en => phy_rddata_en,
      phy_read_calib => phy_read_calib,
      pi_dqs_found_lanes(1) => n_5_u_ddr_mc_phy_wrapper,
      pi_dqs_found_lanes(0) => n_6_u_ddr_mc_phy_wrapper,
      pi_fine_dly_dec_done => pi_fine_dly_dec_done,
      po_ck_addr_cmd_delay_done => po_ck_addr_cmd_delay_done,
      prbs_rdlvl_done_pulse0 => \u_ddr_phy_init/prbs_rdlvl_done_pulse0\,
      rd_data_offset_cal_done => rd_data_offset_cal_done,
      rdlvl_stg1_done_r1 => \u_ddr_phy_init/rdlvl_stg1_done_r1\,
      refresh_bank_r => refresh_bank_r,
      reset_if => reset_if,
      samp_edge_cnt0_en_r => samp_edge_cnt0_en_r,
      tail_r(0) => tail_r(0),
      tempmon_pi_f_dec => tempmon_pi_f_dec,
      tempmon_pi_f_inc => tempmon_pi_f_inc,
      tempmon_sample_en => tempmon_sample_en,
      tempmon_sel_pi_incdec => tempmon_sel_pi_incdec,
      wr_en => \genblk24.phy_ctl_pre_fifo_2/wr_en\,
      wr_en_0 => \genblk24.phy_ctl_pre_fifo_1/wr_en\,
      wrlvl_final_if_rst => wrlvl_final_if_rst
    );
u_ddr_mc_phy_wrapper: entity work.mig_7series_0_mig_7series_v2_3_ddr_mc_phy_wrapper
    port map (
      A_idelay_ce17_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_idelay_ce17_out\,
      A_of_data_full => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_of_data_full\,
      A_pi_counter_load_en146_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_en146_out\,
      A_pi_fine_enable142_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_enable142_out\,
      A_pi_fine_inc144_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_inc144_out\,
      A_pi_rst_dqs_find140_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_rst_dqs_find140_out\,
      A_po_coarse_enable128_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_coarse_enable128_out\,
      A_po_fine_enable126_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_enable126_out\,
      A_po_fine_inc130_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_inc130_out\,
      B_of_ctl_full => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_of_ctl_full\,
      CLK => CLK,
      COUNTERLOADVAL(5) => n_38_u_ddr_calib_top,
      COUNTERLOADVAL(4) => n_39_u_ddr_calib_top,
      COUNTERLOADVAL(3) => n_40_u_ddr_calib_top,
      COUNTERLOADVAL(2) => n_41_u_ddr_calib_top,
      COUNTERLOADVAL(1) => n_42_u_ddr_calib_top,
      COUNTERLOADVAL(0) => n_43_u_ddr_calib_top,
      C_idelay_ce7_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_idelay_ce7_out\,
      C_of_data_full => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_of_data_full\,
      C_pi_counter_load_en81_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_en81_out\,
      C_pi_fine_enable77_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_enable77_out\,
      C_pi_fine_inc79_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_inc79_out\,
      C_pi_rst_dqs_find75_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_rst_dqs_find75_out\,
      C_po_coarse_enable63_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_coarse_enable63_out\,
      C_po_fine_enable61_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_enable61_out\,
      C_po_fine_inc65_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_inc65_out\,
      D(63 downto 0) => D(63 downto 0),
      D0(3) => n_228_u_ddr_calib_top,
      D0(2) => n_229_u_ddr_calib_top,
      D0(1) => n_230_u_ddr_calib_top,
      D0(0) => n_231_u_ddr_calib_top,
      D1(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1\(3 downto 0),
      D2(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2\(3 downto 0),
      D3(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3\(3 downto 0),
      D4(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4\(3 downto 0),
      D5(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5\(3 downto 0),
      D6(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6\(3 downto 0),
      D7(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7\(3 downto 0),
      D8(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8\(3 downto 0),
      D9(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9\(3 downto 0),
      DIA(1 downto 0) => DIA(1 downto 0),
      DIB(1 downto 0) => DIB(1 downto 0),
      DIC(1 downto 0) => DIC(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      DOC(1 downto 0) => DOC(1 downto 0),
      D_po_coarse_enable90_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_coarse_enable90_out\,
      D_po_fine_enable87_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable87_out\,
      D_po_fine_inc93_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_inc93_out\,
      E(0) => n_35_u_ddr_calib_top,
      I1 => n_37_u_ddr_calib_top,
      I10 => \^o7\,
      I11(0) => I11(0),
      I12 => \^o4\,
      I13 => n_16_u_ddr_calib_top,
      I14 => n_17_u_ddr_calib_top,
      I15 => \^o8\,
      I16 => I10,
      I17 => n_22_u_ddr_calib_top,
      I18(31 downto 0) => mem_out(31 downto 0),
      I19 => n_15_u_ddr_calib_top,
      I2 => n_123_u_ddr_calib_top,
      I20(0) => n_26_u_ddr_calib_top,
      I21(0) => n_33_u_ddr_calib_top,
      I22(0) => po_stg2_wrcal_cnt(0),
      I23(0) => I23(22),
      I24(0) => I24(1),
      I29(1 downto 0) => I29(1 downto 0),
      I3 => I3,
      I30(1 downto 0) => I30(1 downto 0),
      I31(1 downto 0) => I31(1 downto 0),
      I32(1 downto 0) => I32(1 downto 0),
      I33(1 downto 0) => I33(1 downto 0),
      I34(1 downto 0) => I34(1 downto 0),
      I35(1 downto 0) => I35(1 downto 0),
      I36(1 downto 0) => I36(1 downto 0),
      I37(1 downto 0) => I37(1 downto 0),
      I38(1 downto 0) => I38(1 downto 0),
      I39(1 downto 0) => I39(1 downto 0),
      I4 => n_36_u_ddr_calib_top,
      I40(1 downto 0) => I40(1 downto 0),
      I41(1 downto 0) => I41(1 downto 0),
      I42(1 downto 0) => I42(1 downto 0),
      I43(31 downto 0) => I43(31 downto 0),
      I44(1 downto 0) => I44(1 downto 0),
      I45(1 downto 0) => I45(1 downto 0),
      I46(1 downto 0) => I46(1 downto 0),
      I47(1 downto 0) => I47(1 downto 0),
      I48(1 downto 0) => I48(1 downto 0),
      I49(1 downto 0) => I49(1 downto 0),
      I5 => n_30_u_ddr_calib_top,
      I50(1 downto 0) => I50(1 downto 0),
      I51(1 downto 0) => I51(1 downto 0),
      I52(1 downto 0) => I52(1 downto 0),
      I53(1 downto 0) => I53(1 downto 0),
      I54(1 downto 0) => I54(1 downto 0),
      I55(1 downto 0) => I55(1 downto 0),
      I56(1 downto 0) => I56(1 downto 0),
      I57(1 downto 0) => I57(1 downto 0),
      I58(1 downto 0) => I58(1 downto 0),
      I59(1 downto 0) => I59(1 downto 0),
      I6 => I4,
      I63 => I63,
      I7 => n_125_u_ddr_calib_top,
      I70(41 downto 40) => I70(77 downto 76),
      I70(39 downto 36) => I70(71 downto 68),
      I70(35 downto 32) => I70(63 downto 60),
      I70(31 downto 28) => I70(55 downto 52),
      I70(27 downto 24) => I70(47 downto 44),
      I70(23 downto 20) => I70(39 downto 36),
      I70(19 downto 16) => I70(31 downto 28),
      I70(15 downto 12) => I70(23 downto 20),
      I70(11 downto 8) => I70(15 downto 12),
      I70(7 downto 0) => I70(7 downto 0),
      I71(31 downto 28) => I71(79 downto 76),
      I71(27 downto 24) => I71(71 downto 68),
      I71(23 downto 20) => I71(63 downto 60),
      I71(19 downto 16) => I71(39 downto 36),
      I71(15 downto 12) => I71(31 downto 28),
      I71(11 downto 8) => I71(23 downto 20),
      I71(7 downto 4) => I71(15 downto 12),
      I71(3 downto 0) => I71(7 downto 4),
      I72(41 downto 40) => I72(77 downto 76),
      I72(39 downto 36) => I72(71 downto 68),
      I72(35 downto 32) => I72(63 downto 60),
      I72(31 downto 28) => I72(55 downto 52),
      I72(27 downto 24) => I72(47 downto 44),
      I72(23 downto 20) => I72(39 downto 36),
      I72(19 downto 8) => I72(31 downto 20),
      I72(7 downto 4) => I72(15 downto 12),
      I72(3 downto 0) => I72(7 downto 4),
      I8(0) => I5(0),
      I9 => I6,
      O1 => O1,
      O10 => n_87_u_ddr_mc_phy_wrapper,
      O100(5 downto 0) => \u_ddr_mc_phy/pi_counter_read_val_w[0]_1\(5 downto 0),
      O101(65 downto 0) => O18(65 downto 0),
      O102(59 downto 0) => O58(59 downto 0),
      O103 => n_374_u_ddr_mc_phy_wrapper,
      O104 => n_380_u_ddr_mc_phy_wrapper,
      O105 => O19,
      O106 => O20,
      O107(3 downto 0) => O21(3 downto 0),
      O108(3 downto 0) => O63(3 downto 0),
      O109(3 downto 0) => O22(3 downto 0),
      O11 => O11,
      O110(3 downto 0) => O65(3 downto 0),
      O111 => O23,
      O112 => O24,
      O113(3 downto 0) => O25(3 downto 0),
      O114(3 downto 0) => O69(3 downto 0),
      O115 => n_409_u_ddr_mc_phy_wrapper,
      O116 => n_410_u_ddr_mc_phy_wrapper,
      O117 => n_411_u_ddr_mc_phy_wrapper,
      O118 => n_412_u_ddr_mc_phy_wrapper,
      O119 => O70,
      O12(1 downto 0) => O28(1 downto 0),
      O120 => n_416_u_ddr_mc_phy_wrapper,
      O121 => n_417_u_ddr_mc_phy_wrapper,
      O122 => n_418_u_ddr_mc_phy_wrapper,
      O123 => n_419_u_ddr_mc_phy_wrapper,
      O124 => n_420_u_ddr_mc_phy_wrapper,
      O125 => n_421_u_ddr_mc_phy_wrapper,
      O126 => n_422_u_ddr_mc_phy_wrapper,
      O127 => n_423_u_ddr_mc_phy_wrapper,
      O128 => n_424_u_ddr_mc_phy_wrapper,
      O129 => n_425_u_ddr_mc_phy_wrapper,
      O13 => O13,
      O130 => n_426_u_ddr_mc_phy_wrapper,
      O131 => n_427_u_ddr_mc_phy_wrapper,
      O132 => n_428_u_ddr_mc_phy_wrapper,
      O133 => n_429_u_ddr_mc_phy_wrapper,
      O134 => n_430_u_ddr_mc_phy_wrapper,
      O135 => n_431_u_ddr_mc_phy_wrapper,
      O136 => n_432_u_ddr_mc_phy_wrapper,
      O137 => n_433_u_ddr_mc_phy_wrapper,
      O138 => n_434_u_ddr_mc_phy_wrapper,
      O139 => n_435_u_ddr_mc_phy_wrapper,
      O14 => O14,
      O140 => n_436_u_ddr_mc_phy_wrapper,
      O141 => n_437_u_ddr_mc_phy_wrapper,
      O142 => n_438_u_ddr_mc_phy_wrapper,
      O143 => n_439_u_ddr_mc_phy_wrapper,
      O144 => n_440_u_ddr_mc_phy_wrapper,
      O145 => n_441_u_ddr_mc_phy_wrapper,
      O146 => n_442_u_ddr_mc_phy_wrapper,
      O147 => n_443_u_ddr_mc_phy_wrapper,
      O148 => n_444_u_ddr_mc_phy_wrapper,
      O149 => n_445_u_ddr_mc_phy_wrapper,
      O15 => O15,
      O150 => n_446_u_ddr_mc_phy_wrapper,
      O151 => n_447_u_ddr_mc_phy_wrapper,
      O16 => n_92_u_ddr_mc_phy_wrapper,
      O17 => n_93_u_ddr_mc_phy_wrapper,
      O18(1 downto 0) => O29(1 downto 0),
      O19(1 downto 0) => O30(1 downto 0),
      O2 => O2,
      O20 => n_98_u_ddr_mc_phy_wrapper,
      O21 => n_99_u_ddr_mc_phy_wrapper,
      O22(1 downto 0) => O31(1 downto 0),
      O23(1 downto 0) => O32(1 downto 0),
      O24(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d9\(3 downto 0),
      O25(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d8\(3 downto 0),
      O26(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d7\(3 downto 0),
      O27 => n_104_u_ddr_mc_phy_wrapper,
      O28(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6\(7 downto 0),
      O29(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5\(7 downto 0),
      O3(1 downto 0) => O3(1 downto 0),
      O30(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4\(3 downto 0),
      O31(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d3\(3 downto 0),
      O32(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d2\(3 downto 0),
      O33(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d1\(3 downto 0),
      O34(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9\(3 downto 0),
      O35(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8\(3 downto 0),
      O36(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7\(3 downto 0),
      O37(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6\(3 downto 0),
      O38(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5\(3 downto 0),
      O39(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4\(3 downto 0),
      O4 => n_43_u_ddr_mc_phy_wrapper,
      O40(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2\(3 downto 0),
      O41(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1\(3 downto 0),
      O42(3) => n_265_u_ddr_calib_top,
      O42(2) => n_266_u_ddr_calib_top,
      O42(1) => n_267_u_ddr_calib_top,
      O42(0) => n_268_u_ddr_calib_top,
      O43(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2\(3 downto 0),
      O44(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4\(3 downto 0),
      O45(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5\(7 downto 0),
      O46(5 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6\(5 downto 0),
      O47(1 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7\(1 downto 0),
      O48(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d8\(3 downto 0),
      O49(1 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9\(1 downto 0),
      O5 => n_46_u_ddr_mc_phy_wrapper,
      O50 => n_105_u_ddr_mc_phy_wrapper,
      O51(1 downto 0) => O33(1 downto 0),
      O52(1 downto 0) => O34(1 downto 0),
      O53(5 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val\(5 downto 0),
      O54 => n_110_u_ddr_mc_phy_wrapper,
      O55 => n_111_u_ddr_mc_phy_wrapper,
      O56(1 downto 0) => O35(1 downto 0),
      O57(1 downto 0) => O36(1 downto 0),
      O58 => n_116_u_ddr_mc_phy_wrapper,
      O59 => n_117_u_ddr_mc_phy_wrapper,
      O6 => n_47_u_ddr_mc_phy_wrapper,
      O60(1 downto 0) => O37(1 downto 0),
      O61(1 downto 0) => O38(1 downto 0),
      O62 => n_122_u_ddr_mc_phy_wrapper,
      O63 => n_123_u_ddr_mc_phy_wrapper,
      O64(1 downto 0) => O39(1 downto 0),
      O65(1 downto 0) => O40(1 downto 0),
      O66 => n_128_u_ddr_mc_phy_wrapper,
      O67 => n_129_u_ddr_mc_phy_wrapper,
      O68(1 downto 0) => O41(1 downto 0),
      O69(1 downto 0) => O42(1 downto 0),
      O7 => n_48_u_ddr_mc_phy_wrapper,
      O70 => n_134_u_ddr_mc_phy_wrapper,
      O71 => n_135_u_ddr_mc_phy_wrapper,
      O72(1 downto 0) => O43(1 downto 0),
      O73(1 downto 0) => O44(1 downto 0),
      O74 => n_140_u_ddr_mc_phy_wrapper,
      O75 => n_141_u_ddr_mc_phy_wrapper,
      O76(1 downto 0) => O45(1 downto 0),
      O77(1 downto 0) => O46(1 downto 0),
      O78 => n_146_u_ddr_mc_phy_wrapper,
      O79 => n_147_u_ddr_mc_phy_wrapper,
      O8 => n_81_u_ddr_mc_phy_wrapper,
      O80(1 downto 0) => O47(1 downto 0),
      O81(1 downto 0) => O48(1 downto 0),
      O82 => n_152_u_ddr_mc_phy_wrapper,
      O83 => n_153_u_ddr_mc_phy_wrapper,
      O84(1 downto 0) => O49(1 downto 0),
      O85(1 downto 0) => O50(1 downto 0),
      O86 => n_158_u_ddr_mc_phy_wrapper,
      O87 => n_159_u_ddr_mc_phy_wrapper,
      O88(1 downto 0) => O51(1 downto 0),
      O89(1 downto 0) => O52(1 downto 0),
      O9 => n_86_u_ddr_mc_phy_wrapper,
      O90 => n_164_u_ddr_mc_phy_wrapper,
      O91 => n_165_u_ddr_mc_phy_wrapper,
      O92(1 downto 0) => O53(1 downto 0),
      O93(1 downto 0) => O54(1 downto 0),
      O94 => n_170_u_ddr_mc_phy_wrapper,
      O95 => n_171_u_ddr_mc_phy_wrapper,
      O96(1 downto 0) => O55(1 downto 0),
      O97(1 downto 0) => O56(1 downto 0),
      O98 => n_176_u_ddr_mc_phy_wrapper,
      O99 => n_177_u_ddr_mc_phy_wrapper,
      PHYCTLWD(10) => n_300_u_ddr_calib_top,
      PHYCTLWD(9) => n_301_u_ddr_calib_top,
      PHYCTLWD(8) => n_302_u_ddr_calib_top,
      PHYCTLWD(7) => n_303_u_ddr_calib_top,
      PHYCTLWD(6) => n_304_u_ddr_calib_top,
      PHYCTLWD(5) => n_305_u_ddr_calib_top,
      PHYCTLWD(4) => n_306_u_ddr_calib_top,
      PHYCTLWD(3) => n_307_u_ddr_calib_top,
      PHYCTLWD(2) => n_308_u_ddr_calib_top,
      PHYCTLWD(1) => n_309_u_ddr_calib_top,
      PHYCTLWD(0) => n_310_u_ddr_calib_top,
      Q(0) => Q(0),
      SR(0) => SR(0),
      SS(0) => SS(0),
      bypass => bypass,
      calib_cmd_wren => calib_cmd_wren,
      calib_sel(0) => calib_sel(1),
      calib_wrdata_en => calib_wrdata_en,
      ddr2_addr(12 downto 0) => ddr2_addr(12 downto 0),
      ddr2_ba(2 downto 0) => ddr2_ba(2 downto 0),
      ddr2_cas_n => ddr2_cas_n,
      ddr2_cke(0) => ddr2_cke(0),
      ddr2_cs_n(0) => ddr2_cs_n(0),
      ddr2_dm(1 downto 0) => ddr2_dm(1 downto 0),
      ddr2_dq(15 downto 0) => ddr2_dq(15 downto 0),
      ddr2_dqs_n(1 downto 0) => ddr2_dqs_n(1 downto 0),
      ddr2_dqs_p(1 downto 0) => ddr2_dqs_p(1 downto 0),
      ddr2_odt(0) => ddr2_odt(0),
      ddr2_ras_n => ddr2_ras_n,
      ddr2_we_n => ddr2_we_n,
      ddr_ck_out(1 downto 0) => ddr_ck_out(1 downto 0),
      freq_refclk => freq_refclk,
      idelay_inc => idelay_inc,
      idelay_ld_rst => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst\,
      idelay_ld_rst_0 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst\,
      if_empty_v => \^if_empty_v\,
      ififo_rst0 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst0\,
      ififo_rst0_3 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst0\,
      mc_cas_n(1 downto 0) => mc_cas_n(1 downto 0),
      mc_cs_n(0) => mc_cs_n(0),
      mc_wrdata_en => mc_wrdata_en,
      mem_out(29 downto 28) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(73 downto 72),
      mem_out(27 downto 24) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(67 downto 64),
      mem_out(23 downto 22) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(57 downto 56),
      mem_out(21 downto 8) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(53 downto 40),
      mem_out(7 downto 4) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(35 downto 32),
      mem_out(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(19 downto 16),
      mem_refclk => mem_refclk,
      mux_cmd_wren => mux_cmd_wren,
      mux_wrdata_en => mux_wrdata_en,
      of_wren_pre => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_wren_pre\,
      of_wren_pre_1 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_wren_pre\,
      of_wren_pre_2 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_wren_pre\,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_0_in1_in => p_0_in1_in,
      phy_dout(18) => I25(2),
      phy_dout(17) => mux_cas_n(0),
      phy_dout(16 downto 15) => mux_cke(1 downto 0),
      phy_dout(14) => I25(1),
      phy_dout(13) => mux_cs_n(0),
      phy_dout(12) => I25(0),
      phy_dout(11) => mux_we_n(0),
      phy_dout(10) => mux_address(17),
      phy_dout(9) => mux_address(4),
      phy_dout(8) => mux_address(20),
      phy_dout(7) => mux_address(7),
      phy_dout(6) => mux_odt(0),
      phy_dout(5) => mux_address(19),
      phy_dout(4) => mux_address(6),
      phy_dout(3) => mux_address(24),
      phy_dout(2) => mux_address(11),
      phy_dout(1) => mux_address(21),
      phy_dout(0) => mux_address(8),
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_mc_data_full => phy_mc_data_full,
      phy_mc_go => phy_mc_go,
      phy_rddata_en => phy_rddata_en,
      phy_read_calib => phy_read_calib,
      pi_dqs_found_lanes(1) => n_5_u_ddr_mc_phy_wrapper,
      pi_dqs_found_lanes(0) => n_6_u_ddr_mc_phy_wrapper,
      pll_locked => pll_locked,
      ram_init_done_r => ram_init_done_r,
      ref_dll_lock => ref_dll_lock,
      sync_pulse => sync_pulse,
      tail_r(0) => tail_r(0),
      wr_en => wr_en,
      wr_en_2 => wr_en_2,
      wr_en_3 => wr_en_3,
      wr_en_4 => \genblk24.phy_ctl_pre_fifo_1/wr_en\,
      wr_en_5 => \genblk24.phy_ctl_pre_fifo_2/wr_en\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_mem_intfc is
  port (
    periodic_rd_ack_r : out STD_LOGIC;
    accept_ns : out STD_LOGIC;
    O1 : out STD_LOGIC;
    periodic_rd_r : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    wr_data_offset : out STD_LOGIC;
    ddr2_cas_n : out STD_LOGIC;
    ddr2_ras_n : out STD_LOGIC;
    ddr2_we_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O4 : out STD_LOGIC;
    ref_dll_lock : out STD_LOGIC;
    ddr2_addr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ddr2_ba : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ddr2_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    init_complete_r_timing : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    init_calib_complete : out STD_LOGIC;
    periodic_rd_cntr_r : out STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    samp_edge_cnt0_en_r : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rd_data_en : out STD_LOGIC;
    app_rd_data_end_ns : out STD_LOGIC;
    O15 : out STD_LOGIC;
    phy_dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    O16 : out STD_LOGIC_VECTOR ( 35 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 35 downto 0 );
    O18 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O19 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O20 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O21 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O22 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O23 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O26 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O27 : out STD_LOGIC;
    DIB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIC : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O28 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O29 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O30 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O31 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O32 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O33 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O34 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O35 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O36 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O37 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O38 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O39 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O40 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O41 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O42 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O43 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O44 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O45 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O46 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O47 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O48 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O49 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O50 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O51 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O52 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O53 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O54 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O55 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O56 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    O57 : out STD_LOGIC_VECTOR ( 65 downto 0 );
    O58 : out STD_LOGIC_VECTOR ( 59 downto 0 );
    O59 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O60 : out STD_LOGIC;
    O61 : out STD_LOGIC;
    O62 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O63 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O64 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O65 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O66 : out STD_LOGIC;
    O67 : out STD_LOGIC;
    O68 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O69 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in1_in : out STD_LOGIC;
    O70 : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dq : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ddr2_dqs_p : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC;
    was_wr0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_28_out : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    I14 : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    I16 : in STD_LOGIC;
    ram_init_addr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_r : in STD_LOGIC;
    I17 : in STD_LOGIC;
    rd_buf_indx_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    I18 : in STD_LOGIC_VECTOR ( 71 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    app_zq_req : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_addr : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    mem_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I29 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I30 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I31 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I32 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I33 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I34 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I35 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I36 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I37 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I38 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I39 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I40 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I41 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I42 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I43 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I44 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I45 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I46 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I47 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I48 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I49 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I50 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I51 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I52 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I53 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I54 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I55 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I56 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I57 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I58 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I59 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I60 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I61 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I62 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I63 : in STD_LOGIC;
    I64 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I65 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I66 : in STD_LOGIC;
    I67 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I68 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I69 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    I70 : in STD_LOGIC_VECTOR ( 77 downto 0 );
    I71 : in STD_LOGIC_VECTOR ( 79 downto 0 );
    I72 : in STD_LOGIC_VECTOR ( 77 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_mem_intfc : entity is "mig_7series_v2_3_mem_intfc";
end mig_7series_0_mig_7series_v2_3_mem_intfc;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_mem_intfc is
  signal \col_mach0/tail_ns\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mc_address : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal mc_bank : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal mc_cas_n : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_cke : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_cmd : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_cs_n : STD_LOGIC_VECTOR ( 1 to 1 );
  signal mc_odt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mc_ras_n : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_we_n : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_wrdata_en : STD_LOGIC;
  signal n_105_mc0 : STD_LOGIC;
  signal n_106_mc0 : STD_LOGIC;
  signal n_107_mc0 : STD_LOGIC;
  signal n_108_mc0 : STD_LOGIC;
  signal n_109_mc0 : STD_LOGIC;
  signal n_110_mc0 : STD_LOGIC;
  signal n_117_ddr_phy_top0 : STD_LOGIC;
  signal n_119_ddr_phy_top0 : STD_LOGIC;
  signal n_121_ddr_phy_top0 : STD_LOGIC;
  signal n_28_mc0 : STD_LOGIC;
  signal n_33_ddr_phy_top0 : STD_LOGIC;
  signal n_35_mc0 : STD_LOGIC;
  signal n_36_mc0 : STD_LOGIC;
  signal n_37_ddr_phy_top0 : STD_LOGIC;
  signal n_37_mc0 : STD_LOGIC;
  signal n_38_ddr_phy_top0 : STD_LOGIC;
  signal n_435_ddr_phy_top0 : STD_LOGIC;
  signal n_436_ddr_phy_top0 : STD_LOGIC;
  signal n_437_ddr_phy_top0 : STD_LOGIC;
  signal n_438_ddr_phy_top0 : STD_LOGIC;
  signal n_439_ddr_phy_top0 : STD_LOGIC;
  signal n_440_ddr_phy_top0 : STD_LOGIC;
  signal phy_mc_cmd_full : STD_LOGIC;
  signal phy_mc_ctl_full : STD_LOGIC;
  signal phy_mc_data_full : STD_LOGIC;
  signal \rank_mach0/rank_cntrl[0].rank_cntrl0/refresh_bank_r\ : STD_LOGIC;
  signal \rank_mach0/rank_common0/app_zq_ns\ : STD_LOGIC;
  signal \^rd_data_en\ : STD_LOGIC;
  signal tail_r : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tempmon_sample_en : STD_LOGIC;
  signal \u_ddr_mc_phy_wrapper/u_ddr_mc_phy/if_empty_v\ : STD_LOGIC;
  signal \u_ui_top/ui_rd_data0/bypass\ : STD_LOGIC;
begin
  rd_data_en <= \^rd_data_en\;
ddr_phy_top0: entity work.mig_7series_0_mig_7series_v2_3_ddr_phy_top
    port map (
      ADDRC(0) => \col_mach0/tail_ns\(0),
      CLK => CLK,
      D(63 downto 0) => D(63 downto 0),
      DIA(1 downto 0) => DIA(1 downto 0),
      DIB(1 downto 0) => DIB(1 downto 0),
      DIC(1 downto 0) => DIC(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      DOC(1 downto 0) => DOC(1 downto 0),
      I1 => I1,
      I10 => I10,
      I11(0) => I11(0),
      I12 => I12,
      I13(1 downto 0) => mc_cke(1 downto 0),
      I14 => n_110_mc0,
      I15 => n_109_mc0,
      I16 => I16,
      I17 => I17,
      I18(71 downto 0) => I18(71 downto 0),
      I19 => n_108_mc0,
      I2(5 downto 0) => mc_bank(5 downto 0),
      I20 => n_107_mc0,
      I21 => n_106_mc0,
      I22 => n_105_mc0,
      I23(23 downto 11) => mc_address(25 downto 13),
      I23(10 downto 0) => mc_address(10 downto 0),
      I24(1 downto 0) => mc_we_n(1 downto 0),
      I25(2) => n_35_mc0,
      I25(1) => n_36_mc0,
      I25(0) => n_37_mc0,
      I28 => I28,
      I29(1 downto 0) => I29(1 downto 0),
      I3 => I3,
      I30(1 downto 0) => I30(1 downto 0),
      I31(1 downto 0) => I31(1 downto 0),
      I32(1 downto 0) => I32(1 downto 0),
      I33(1 downto 0) => I33(1 downto 0),
      I34(1 downto 0) => I34(1 downto 0),
      I35(1 downto 0) => I35(1 downto 0),
      I36(1 downto 0) => I36(1 downto 0),
      I37(1 downto 0) => I37(1 downto 0),
      I38(1 downto 0) => I38(1 downto 0),
      I39(1 downto 0) => I39(1 downto 0),
      I4 => I4,
      I40(1 downto 0) => I40(1 downto 0),
      I41(1 downto 0) => I41(1 downto 0),
      I42(1 downto 0) => I42(1 downto 0),
      I43(31 downto 0) => I43(31 downto 0),
      I44(1 downto 0) => I44(1 downto 0),
      I45(1 downto 0) => I45(1 downto 0),
      I46(1 downto 0) => I46(1 downto 0),
      I47(1 downto 0) => I47(1 downto 0),
      I48(1 downto 0) => I48(1 downto 0),
      I49(1 downto 0) => I49(1 downto 0),
      I5(0) => I5(0),
      I50(1 downto 0) => I50(1 downto 0),
      I51(1 downto 0) => I51(1 downto 0),
      I52(1 downto 0) => I52(1 downto 0),
      I53(1 downto 0) => I53(1 downto 0),
      I54(1 downto 0) => I54(1 downto 0),
      I55(1 downto 0) => I55(1 downto 0),
      I56(1 downto 0) => I56(1 downto 0),
      I57(1 downto 0) => I57(1 downto 0),
      I58(1 downto 0) => I58(1 downto 0),
      I59(1 downto 0) => I59(1 downto 0),
      I6 => I6,
      I63 => I63,
      I64(0) => I64(0),
      I65(0) => I65(0),
      I66 => I66,
      I67(0) => I67(0),
      I68(2 downto 0) => I68(2 downto 0),
      I69(11 downto 0) => I69(11 downto 0),
      I7 => I7,
      I70(77 downto 0) => I70(77 downto 0),
      I71(79 downto 0) => I71(79 downto 0),
      I72(77 downto 0) => I72(77 downto 0),
      I8(2 downto 0) => I8(2 downto 0),
      I9 => I9,
      O1 => O2,
      O10 => O7,
      O11 => \^rd_data_en\,
      O12 => n_117_ddr_phy_top0,
      O13 => n_119_ddr_phy_top0,
      O14 => n_121_ddr_phy_top0,
      O15 => O15,
      O16(35 downto 0) => O16(35 downto 0),
      O17(35 downto 0) => O17(35 downto 0),
      O18(65 downto 0) => O57(65 downto 0),
      O19 => O60,
      O2 => O4,
      O20 => O61,
      O21(3 downto 0) => O62(3 downto 0),
      O22(3 downto 0) => O64(3 downto 0),
      O23 => O66,
      O24 => O67,
      O25(3 downto 0) => O68(3 downto 0),
      O26 => n_435_ddr_phy_top0,
      O27 => O27,
      O28(1 downto 0) => O28(1 downto 0),
      O29(1 downto 0) => O29(1 downto 0),
      O3(1 downto 0) => O3(1 downto 0),
      O30(1 downto 0) => O30(1 downto 0),
      O31(1 downto 0) => O31(1 downto 0),
      O32(1 downto 0) => O32(1 downto 0),
      O33(1 downto 0) => O33(1 downto 0),
      O34(1 downto 0) => O34(1 downto 0),
      O35(1 downto 0) => O35(1 downto 0),
      O36(1 downto 0) => O36(1 downto 0),
      O37(1 downto 0) => O37(1 downto 0),
      O38(1 downto 0) => O38(1 downto 0),
      O39(1 downto 0) => O39(1 downto 0),
      O4 => n_33_ddr_phy_top0,
      O40(1 downto 0) => O40(1 downto 0),
      O41(1 downto 0) => O41(1 downto 0),
      O42(1 downto 0) => O42(1 downto 0),
      O43(1 downto 0) => O43(1 downto 0),
      O44(1 downto 0) => O44(1 downto 0),
      O45(1 downto 0) => O45(1 downto 0),
      O46(1 downto 0) => O46(1 downto 0),
      O47(1 downto 0) => O47(1 downto 0),
      O48(1 downto 0) => O48(1 downto 0),
      O49(1 downto 0) => O49(1 downto 0),
      O5 => O5,
      O50(1 downto 0) => O50(1 downto 0),
      O51(1 downto 0) => O51(1 downto 0),
      O52(1 downto 0) => O52(1 downto 0),
      O53(1 downto 0) => O53(1 downto 0),
      O54(1 downto 0) => O54(1 downto 0),
      O55(1 downto 0) => O55(1 downto 0),
      O56(1 downto 0) => O56(1 downto 0),
      O57 => n_436_ddr_phy_top0,
      O58(59 downto 0) => O58(59 downto 0),
      O59 => n_437_ddr_phy_top0,
      O6 => O6,
      O60 => n_438_ddr_phy_top0,
      O61 => n_439_ddr_phy_top0,
      O62 => n_440_ddr_phy_top0,
      O63(3 downto 0) => O63(3 downto 0),
      O65(3 downto 0) => O65(3 downto 0),
      O69(3 downto 0) => O69(3 downto 0),
      O7 => n_37_ddr_phy_top0,
      O70 => O70,
      O8 => n_38_ddr_phy_top0,
      O9 => O8,
      Q(0) => n_28_mc0,
      SR(0) => SR(0),
      SS(0) => SS(0),
      app_zq_ns => \rank_mach0/rank_common0/app_zq_ns\,
      app_zq_req => app_zq_req,
      bypass => \u_ui_top/ui_rd_data0/bypass\,
      ddr2_addr(12 downto 0) => ddr2_addr(12 downto 0),
      ddr2_ba(2 downto 0) => ddr2_ba(2 downto 0),
      ddr2_cas_n => ddr2_cas_n,
      ddr2_cke(0) => ddr2_cke(0),
      ddr2_cs_n(0) => ddr2_cs_n(0),
      ddr2_dm(1 downto 0) => ddr2_dm(1 downto 0),
      ddr2_dq(15 downto 0) => ddr2_dq(15 downto 0),
      ddr2_dqs_n(1 downto 0) => ddr2_dqs_n(1 downto 0),
      ddr2_dqs_p(1 downto 0) => ddr2_dqs_p(1 downto 0),
      ddr2_odt(0) => ddr2_odt(0),
      ddr2_ras_n => ddr2_ras_n,
      ddr2_we_n => ddr2_we_n,
      ddr_ck_out(1 downto 0) => ddr_ck_out(1 downto 0),
      freq_refclk => freq_refclk,
      if_empty_v => \u_ddr_mc_phy_wrapper/u_ddr_mc_phy/if_empty_v\,
      init_calib_complete => init_calib_complete,
      init_complete_r_timing => init_complete_r_timing,
      mc_cas_n(1 downto 0) => mc_cas_n(1 downto 0),
      mc_cmd(1 downto 0) => mc_cmd(1 downto 0),
      mc_cs_n(0) => mc_cs_n(1),
      mc_odt(0) => mc_odt(0),
      mc_ras_n(1 downto 0) => mc_ras_n(1 downto 0),
      mc_wrdata_en => mc_wrdata_en,
      mem_out(31 downto 0) => mem_out(31 downto 0),
      mem_refclk => mem_refclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_0_in1_in => p_0_in1_in,
      phy_dout(22 downto 9) => phy_dout(23 downto 10),
      phy_dout(8 downto 0) => phy_dout(8 downto 0),
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_mc_data_full => phy_mc_data_full,
      pll_locked => pll_locked,
      ram_init_done_r => ram_init_done_r,
      ref_dll_lock => ref_dll_lock,
      refresh_bank_r => \rank_mach0/rank_cntrl[0].rank_cntrl0/refresh_bank_r\,
      samp_edge_cnt0_en_r => samp_edge_cnt0_en_r,
      sync_pulse => sync_pulse,
      tail_r(0) => tail_r(0),
      tempmon_sample_en => tempmon_sample_en,
      wr_en => wr_en,
      wr_en_2 => wr_en_2,
      wr_en_3 => wr_en_3
    );
mc0: entity work.mig_7series_0_mig_7series_v2_3_mc
    port map (
      ADDRC(0) => \col_mach0/tail_ns\(0),
      CLK => CLK,
      DOA(0) => DOA(0),
      E(0) => E(0),
      I1 => I1,
      I10 => I10,
      I11 => n_121_ddr_phy_top0,
      I12 => n_435_ddr_phy_top0,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I17 => n_436_ddr_phy_top0,
      I18 => n_437_ddr_phy_top0,
      I19(0) => I19(0),
      I2 => I2,
      I20(0) => I20(0),
      I21(0) => I21(0),
      I22(0) => I22(0),
      I23(0) => I23(0),
      I24 => I24,
      I25(2) => n_35_mc0,
      I25(1) => n_36_mc0,
      I25(0) => n_37_mc0,
      I26(0) => I26(0),
      I27 => I27,
      I28 => n_438_ddr_phy_top0,
      I29 => n_439_ddr_phy_top0,
      I3 => n_37_ddr_phy_top0,
      I30 => n_440_ddr_phy_top0,
      I4 => n_33_ddr_phy_top0,
      I5 => n_119_ddr_phy_top0,
      I6 => \^rd_data_en\,
      I60(3 downto 0) => I60(3 downto 0),
      I61(2 downto 0) => I61(2 downto 0),
      I62(9 downto 0) => I62(9 downto 0),
      I7 => n_38_ddr_phy_top0,
      I8 => n_117_ddr_phy_top0,
      I9 => I25,
      O1 => periodic_rd_ack_r,
      O10(0) => tail_r(0),
      O11 => O14,
      O12(1 downto 0) => mc_we_n(1 downto 0),
      O13 => O13,
      O14(23 downto 11) => mc_address(25 downto 13),
      O14(10 downto 0) => mc_address(10 downto 0),
      O15(5 downto 0) => mc_bank(5 downto 0),
      O16(1 downto 0) => mc_cke(1 downto 0),
      O17 => n_105_mc0,
      O18 => O18,
      O19(2 downto 0) => O19(2 downto 0),
      O2 => O1,
      O20(2 downto 0) => O20(2 downto 0),
      O21(2 downto 0) => O21(2 downto 0),
      O22(2 downto 0) => O22(2 downto 0),
      O23(6 downto 0) => O23(6 downto 0),
      O24(0) => O24(0),
      O25(0) => O25(0),
      O26(3 downto 0) => O26(3 downto 0),
      O27 => n_106_mc0,
      O28 => n_107_mc0,
      O29 => n_108_mc0,
      O3 => periodic_rd_r,
      O30 => n_109_mc0,
      O31 => n_110_mc0,
      O4 => wr_data_offset,
      O5 => periodic_rd_cntr_r,
      O59(3 downto 0) => O59(3 downto 0),
      O6 => O9,
      O7 => O10,
      O8 => O11,
      O9 => O12,
      Q(6) => Q(5),
      Q(5) => n_28_mc0,
      Q(4 downto 0) => Q(4 downto 0),
      S(1 downto 0) => S(1 downto 0),
      SR(0) => SR(0),
      SS(0) => SS(0),
      accept_ns => accept_ns,
      app_cmd_r2(0) => app_cmd_r2(0),
      app_en_r2 => app_en_r2,
      app_hi_pri_r2 => app_hi_pri_r2,
      app_rd_data_end_ns => app_rd_data_end_ns,
      app_ref_ack => app_ref_ack,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_zq_ack => app_zq_ack,
      app_zq_ns => \rank_mach0/rank_common0/app_zq_ns\,
      bypass => \u_ui_top/ui_rd_data0/bypass\,
      if_empty_v => \u_ddr_mc_phy_wrapper/u_ddr_mc_phy/if_empty_v\,
      mc_cas_n(1 downto 0) => mc_cas_n(1 downto 0),
      mc_cmd(1 downto 0) => mc_cmd(1 downto 0),
      mc_cs_n(0) => mc_cs_n(1),
      mc_odt(0) => mc_odt(0),
      mc_ras_n(1 downto 0) => mc_ras_n(1 downto 0),
      mc_wrdata_en => mc_wrdata_en,
      p_106_out => p_106_out,
      p_145_out => p_145_out,
      p_28_out => p_28_out,
      p_67_out => p_67_out,
      phy_dout(0) => phy_dout(9),
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_mc_data_full => phy_mc_data_full,
      ram_init_addr(3 downto 0) => ram_init_addr(3 downto 0),
      ram_init_done_r => ram_init_done_r,
      rd_buf_indx_r(0) => rd_buf_indx_r(0),
      refresh_bank_r => \rank_mach0/rank_cntrl[0].rank_cntrl0/refresh_bank_r\,
      row(12 downto 0) => row(12 downto 0),
      tempmon_sample_en => tempmon_sample_en,
      use_addr => use_addr,
      was_wr0 => was_wr0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_v2_3_memc_ui_top_std is
  port (
    insert_maint_r : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    ddr2_cas_n : out STD_LOGIC;
    ddr2_ras_n : out STD_LOGIC;
    ddr2_we_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O3 : out STD_LOGIC;
    ref_dll_lock : out STD_LOGIC;
    ddr2_addr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ddr2_ba : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ddr2_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    init_complete_r_timing : out STD_LOGIC;
    prbs_rdlvl_done_pulse : out STD_LOGIC;
    O4 : out STD_LOGIC;
    init_calib_complete : out STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    samp_edge_cnt0_en_r : out STD_LOGIC;
    O8 : out STD_LOGIC;
    pi_cnt_dec : out STD_LOGIC;
    phy_dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 35 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 35 downto 0 );
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O14 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O15 : out STD_LOGIC_VECTOR ( 59 downto 0 );
    O16 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O21 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O22 : out STD_LOGIC_VECTOR ( 65 downto 0 );
    app_rd_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    p_0_in1_in : out STD_LOGIC;
    O23 : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dq : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ddr2_dqs_p : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    app_en : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I12 : in STD_LOGIC;
    app_wdf_end : in STD_LOGIC;
    app_wdf_wren : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    I13 : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    app_zq_req : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    app_addr : in STD_LOGIC_VECTOR ( 25 downto 0 );
    app_cmd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    app_wdf_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    app_wdf_mask : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I23 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    mem_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I24 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I25 : in STD_LOGIC_VECTOR ( 77 downto 0 );
    I26 : in STD_LOGIC_VECTOR ( 79 downto 0 );
    I27 : in STD_LOGIC_VECTOR ( 77 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_v2_3_memc_ui_top_std : entity is "mig_7series_v2_3_memc_ui_top_std";
end mig_7series_0_mig_7series_v2_3_memc_ui_top_std;

architecture STRUCTURE of mig_7series_0_mig_7series_v2_3_memc_ui_top_std is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal accept_ns : STD_LOGIC;
  signal app_rd_data_ns : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal bank : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal col : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal data_buf_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mc0/bank_mach0/bank_common0/periodic_rd_cntr_r\ : STD_LOGIC;
  signal \mc0/bank_mach0/bank_common0/was_wr0\ : STD_LOGIC;
  signal \mc0/bank_mach0/p_106_out\ : STD_LOGIC;
  signal \mc0/bank_mach0/p_108_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mc0/bank_mach0/p_112_out\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \mc0/bank_mach0/p_145_out\ : STD_LOGIC;
  signal \mc0/bank_mach0/p_147_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mc0/bank_mach0/p_151_out\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \mc0/bank_mach0/p_28_out\ : STD_LOGIC;
  signal \mc0/bank_mach0/p_30_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mc0/bank_mach0/p_34_out\ : STD_LOGIC_VECTOR ( 12 downto 9 );
  signal \mc0/bank_mach0/p_67_out\ : STD_LOGIC;
  signal \mc0/bank_mach0/p_69_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mc0/bank_mach0/p_73_out\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \mc0/periodic_rd_ack_r\ : STD_LOGIC;
  signal \mc0/periodic_rd_r\ : STD_LOGIC;
  signal n_0_reset_reg : STD_LOGIC;
  signal n_0_u_ui_top : STD_LOGIC;
  signal n_105_u_ui_top : STD_LOGIC;
  signal n_158_mem_intfc0 : STD_LOGIC;
  signal n_159_mem_intfc0 : STD_LOGIC;
  signal n_186_mem_intfc0 : STD_LOGIC;
  signal n_187_mem_intfc0 : STD_LOGIC;
  signal n_188_mem_intfc0 : STD_LOGIC;
  signal n_189_mem_intfc0 : STD_LOGIC;
  signal n_190_mem_intfc0 : STD_LOGIC;
  signal n_191_mem_intfc0 : STD_LOGIC;
  signal n_192_mem_intfc0 : STD_LOGIC;
  signal n_193_mem_intfc0 : STD_LOGIC;
  signal n_194_mem_intfc0 : STD_LOGIC;
  signal n_195_mem_intfc0 : STD_LOGIC;
  signal n_196_mem_intfc0 : STD_LOGIC;
  signal n_197_mem_intfc0 : STD_LOGIC;
  signal n_198_mem_intfc0 : STD_LOGIC;
  signal n_199_mem_intfc0 : STD_LOGIC;
  signal n_200_mem_intfc0 : STD_LOGIC;
  signal n_201_mem_intfc0 : STD_LOGIC;
  signal n_202_mem_intfc0 : STD_LOGIC;
  signal n_203_mem_intfc0 : STD_LOGIC;
  signal n_204_mem_intfc0 : STD_LOGIC;
  signal n_205_mem_intfc0 : STD_LOGIC;
  signal n_206_mem_intfc0 : STD_LOGIC;
  signal n_207_mem_intfc0 : STD_LOGIC;
  signal n_208_mem_intfc0 : STD_LOGIC;
  signal n_209_mem_intfc0 : STD_LOGIC;
  signal n_210_mem_intfc0 : STD_LOGIC;
  signal n_211_mem_intfc0 : STD_LOGIC;
  signal n_212_mem_intfc0 : STD_LOGIC;
  signal n_213_mem_intfc0 : STD_LOGIC;
  signal n_214_mem_intfc0 : STD_LOGIC;
  signal n_215_mem_intfc0 : STD_LOGIC;
  signal n_216_mem_intfc0 : STD_LOGIC;
  signal n_217_mem_intfc0 : STD_LOGIC;
  signal n_218_mem_intfc0 : STD_LOGIC;
  signal n_219_mem_intfc0 : STD_LOGIC;
  signal n_220_mem_intfc0 : STD_LOGIC;
  signal n_221_mem_intfc0 : STD_LOGIC;
  signal n_222_mem_intfc0 : STD_LOGIC;
  signal n_223_mem_intfc0 : STD_LOGIC;
  signal n_224_mem_intfc0 : STD_LOGIC;
  signal n_225_mem_intfc0 : STD_LOGIC;
  signal n_226_mem_intfc0 : STD_LOGIC;
  signal n_227_mem_intfc0 : STD_LOGIC;
  signal n_228_mem_intfc0 : STD_LOGIC;
  signal n_229_mem_intfc0 : STD_LOGIC;
  signal n_230_mem_intfc0 : STD_LOGIC;
  signal n_231_mem_intfc0 : STD_LOGIC;
  signal n_232_mem_intfc0 : STD_LOGIC;
  signal n_233_mem_intfc0 : STD_LOGIC;
  signal n_234_mem_intfc0 : STD_LOGIC;
  signal n_235_mem_intfc0 : STD_LOGIC;
  signal n_236_mem_intfc0 : STD_LOGIC;
  signal n_237_mem_intfc0 : STD_LOGIC;
  signal n_238_mem_intfc0 : STD_LOGIC;
  signal n_239_mem_intfc0 : STD_LOGIC;
  signal n_240_mem_intfc0 : STD_LOGIC;
  signal n_241_mem_intfc0 : STD_LOGIC;
  signal n_242_mem_intfc0 : STD_LOGIC;
  signal n_243_mem_intfc0 : STD_LOGIC;
  signal n_244_mem_intfc0 : STD_LOGIC;
  signal n_245_mem_intfc0 : STD_LOGIC;
  signal n_246_mem_intfc0 : STD_LOGIC;
  signal n_247_mem_intfc0 : STD_LOGIC;
  signal n_248_mem_intfc0 : STD_LOGIC;
  signal n_249_mem_intfc0 : STD_LOGIC;
  signal n_47_mem_intfc0 : STD_LOGIC;
  signal n_48_mem_intfc0 : STD_LOGIC;
  signal n_49_mem_intfc0 : STD_LOGIC;
  signal n_50_mem_intfc0 : STD_LOGIC;
  signal n_51_mem_intfc0 : STD_LOGIC;
  signal n_52_mem_intfc0 : STD_LOGIC;
  signal n_61_mem_intfc0 : STD_LOGIC;
  signal n_72_u_ui_top : STD_LOGIC;
  signal n_79_u_ui_top : STD_LOGIC;
  signal n_80_u_ui_top : STD_LOGIC;
  signal n_81_u_ui_top : STD_LOGIC;
  signal n_82_u_ui_top : STD_LOGIC;
  signal n_87_u_ui_top : STD_LOGIC;
  signal n_89_u_ui_top : STD_LOGIC;
  signal n_90_u_ui_top : STD_LOGIC;
  signal n_91_u_ui_top : STD_LOGIC;
  signal ram_init_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_init_done_r : STD_LOGIC;
  signal rd_data_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_data_en : STD_LOGIC;
  signal rd_data_end : STD_LOGIC;
  signal rd_data_offset : STD_LOGIC;
  signal row : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \ui_cmd0/app_cmd_r1\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \ui_cmd0/app_cmd_r2\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \ui_cmd0/app_en_r2\ : STD_LOGIC;
  signal \ui_cmd0/app_hi_pri_r2\ : STD_LOGIC;
  signal \ui_rd_data0/app_rd_data_end_ns\ : STD_LOGIC;
  signal \ui_rd_data0/p_0_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_10_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_11_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_12_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_13_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_14_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_15_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_16_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_17_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_18_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_19_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_1_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_20_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_21_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_22_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_23_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_24_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_25_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_26_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_27_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_28_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_29_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_31_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_32_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_33_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_3_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_4_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_5_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_6_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_7_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_8_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_9_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/rd_buf_indx_r\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal use_addr : STD_LOGIC;
  signal wr_data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal wr_data_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_data_mask : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_data_offset : STD_LOGIC;
begin
  E(0) <= \^e\(0);
mem_intfc0: entity work.mig_7series_0_mig_7series_v2_3_mem_intfc
    port map (
      CLK => CLK,
      D(63 downto 0) => app_rd_data_ns(63 downto 0),
      DIA(1) => n_190_mem_intfc0,
      DIA(0) => n_191_mem_intfc0,
      DIB(1) => n_186_mem_intfc0,
      DIB(0) => n_187_mem_intfc0,
      DIC(1) => n_188_mem_intfc0,
      DIC(0) => n_189_mem_intfc0,
      DOA(0) => n_0_u_ui_top,
      DOB(1 downto 0) => \ui_rd_data0/p_1_out\(1 downto 0),
      DOC(1 downto 0) => \ui_rd_data0/p_15_out\(1 downto 0),
      E(0) => n_159_mem_intfc0,
      I1 => I1,
      I10 => I9,
      I11(0) => I11(0),
      I12 => I12,
      I13 => I10,
      I14 => I13,
      I15 => \^e\(0),
      I16 => I14,
      I17 => I15,
      I18(71 downto 64) => wr_data_mask(7 downto 0),
      I18(63 downto 0) => wr_data(63 downto 0),
      I19(0) => n_81_u_ui_top,
      I2 => n_72_u_ui_top,
      I20(0) => n_80_u_ui_top,
      I21(0) => n_82_u_ui_top,
      I22(0) => n_105_u_ui_top,
      I23(0) => n_79_u_ui_top,
      I24 => n_89_u_ui_top,
      I25 => n_87_u_ui_top,
      I26(0) => \ui_cmd0/app_cmd_r1\(1),
      I27 => I16,
      I28 => I17,
      I29(1 downto 0) => \ui_rd_data0/p_11_out\(1 downto 0),
      I3 => I2,
      I30(1 downto 0) => \ui_rd_data0/p_25_out\(1 downto 0),
      I31(1 downto 0) => \ui_rd_data0/p_5_out\(1 downto 0),
      I32(1 downto 0) => \ui_rd_data0/p_9_out\(1 downto 0),
      I33(1 downto 0) => \ui_rd_data0/p_19_out\(1 downto 0),
      I34(1 downto 0) => \ui_rd_data0/p_29_out\(1 downto 0),
      I35(1 downto 0) => \ui_rd_data0/p_4_out\(1 downto 0),
      I36(1 downto 0) => \ui_rd_data0/p_14_out\(1 downto 0),
      I37(1 downto 0) => \ui_rd_data0/p_18_out\(1 downto 0),
      I38(1 downto 0) => \ui_rd_data0/p_28_out\(1 downto 0),
      I39(1 downto 0) => \ui_rd_data0/p_0_out\(1 downto 0),
      I4 => I3,
      I40(1 downto 0) => \ui_rd_data0/p_10_out\(1 downto 0),
      I41(1 downto 0) => \ui_rd_data0/p_20_out\(1 downto 0),
      I42(1 downto 0) => \ui_rd_data0/p_24_out\(1 downto 0),
      I43(31 downto 0) => I24(31 downto 0),
      I44(1 downto 0) => \ui_rd_data0/p_8_out\(1 downto 0),
      I45(1 downto 0) => \ui_rd_data0/p_12_out\(1 downto 0),
      I46(1 downto 0) => \ui_rd_data0/p_22_out\(1 downto 0),
      I47(1 downto 0) => \ui_rd_data0/p_33_out\(1 downto 0),
      I48(1 downto 0) => \ui_rd_data0/p_3_out\(1 downto 0),
      I49(1 downto 0) => \ui_rd_data0/p_13_out\(1 downto 0),
      I5(0) => I4(0),
      I50(1 downto 0) => \ui_rd_data0/p_23_out\(1 downto 0),
      I51(1 downto 0) => \ui_rd_data0/p_27_out\(1 downto 0),
      I52(1 downto 0) => \ui_rd_data0/p_6_out\(1 downto 0),
      I53(1 downto 0) => \ui_rd_data0/p_16_out\(1 downto 0),
      I54(1 downto 0) => \ui_rd_data0/p_26_out\(1 downto 0),
      I55(1 downto 0) => \ui_rd_data0/p_31_out\(1 downto 0),
      I56(1 downto 0) => \ui_rd_data0/p_7_out\(1 downto 0),
      I57(1 downto 0) => \ui_rd_data0/p_17_out\(1 downto 0),
      I58(1 downto 0) => \ui_rd_data0/p_21_out\(1 downto 0),
      I59(1 downto 0) => \ui_rd_data0/p_32_out\(1 downto 0),
      I6 => I5,
      I60(3 downto 0) => data_buf_addr(3 downto 0),
      I61(2 downto 0) => bank(2 downto 0),
      I62(9 downto 0) => col(9 downto 0),
      I63 => I18,
      I64(0) => I19(0),
      I65(0) => I20(0),
      I66 => I21,
      I67(0) => I22(0),
      I68(2 downto 0) => I23(2 downto 0),
      I69(11 downto 0) => D(11 downto 0),
      I7 => I6,
      I70(77 downto 0) => I25(77 downto 0),
      I71(79 downto 0) => I26(79 downto 0),
      I72(77 downto 0) => I27(77 downto 0),
      I8(2 downto 0) => I7(2 downto 0),
      I9 => I8,
      O1 => insert_maint_r,
      O10 => n_48_mem_intfc0,
      O11 => n_49_mem_intfc0,
      O12 => n_50_mem_intfc0,
      O13 => n_51_mem_intfc0,
      O14 => n_52_mem_intfc0,
      O15 => n_61_mem_intfc0,
      O16(35 downto 0) => O9(35 downto 0),
      O17(35 downto 0) => O10(35 downto 0),
      O18 => n_158_mem_intfc0,
      O19(2 downto 0) => \mc0/bank_mach0/p_30_out\(2 downto 0),
      O2 => O1,
      O20(2 downto 0) => \mc0/bank_mach0/p_69_out\(2 downto 0),
      O21(2 downto 0) => \mc0/bank_mach0/p_147_out\(2 downto 0),
      O22(2 downto 0) => \mc0/bank_mach0/p_108_out\(2 downto 0),
      O23(6) => \mc0/bank_mach0/p_151_out\(12),
      O23(5 downto 0) => \mc0/bank_mach0/p_151_out\(5 downto 0),
      O24(0) => \mc0/bank_mach0/p_112_out\(12),
      O25(0) => \mc0/bank_mach0/p_73_out\(12),
      O26(3 downto 0) => \mc0/bank_mach0/p_34_out\(12 downto 9),
      O27 => O11,
      O28(1) => n_192_mem_intfc0,
      O28(0) => n_193_mem_intfc0,
      O29(1) => n_194_mem_intfc0,
      O29(0) => n_195_mem_intfc0,
      O3(1 downto 0) => O2(1 downto 0),
      O30(1) => n_196_mem_intfc0,
      O30(0) => n_197_mem_intfc0,
      O31(1) => n_198_mem_intfc0,
      O31(0) => n_199_mem_intfc0,
      O32(1) => n_200_mem_intfc0,
      O32(0) => n_201_mem_intfc0,
      O33(1) => n_202_mem_intfc0,
      O33(0) => n_203_mem_intfc0,
      O34(1) => n_204_mem_intfc0,
      O34(0) => n_205_mem_intfc0,
      O35(1) => n_206_mem_intfc0,
      O35(0) => n_207_mem_intfc0,
      O36(1) => n_208_mem_intfc0,
      O36(0) => n_209_mem_intfc0,
      O37(1) => n_210_mem_intfc0,
      O37(0) => n_211_mem_intfc0,
      O38(1) => n_212_mem_intfc0,
      O38(0) => n_213_mem_intfc0,
      O39(1) => n_214_mem_intfc0,
      O39(0) => n_215_mem_intfc0,
      O4 => O3,
      O40(1) => n_216_mem_intfc0,
      O40(0) => n_217_mem_intfc0,
      O41(1) => n_218_mem_intfc0,
      O41(0) => n_219_mem_intfc0,
      O42(1) => n_220_mem_intfc0,
      O42(0) => n_221_mem_intfc0,
      O43(1) => n_222_mem_intfc0,
      O43(0) => n_223_mem_intfc0,
      O44(1) => n_224_mem_intfc0,
      O44(0) => n_225_mem_intfc0,
      O45(1) => n_226_mem_intfc0,
      O45(0) => n_227_mem_intfc0,
      O46(1) => n_228_mem_intfc0,
      O46(0) => n_229_mem_intfc0,
      O47(1) => n_230_mem_intfc0,
      O47(0) => n_231_mem_intfc0,
      O48(1) => n_232_mem_intfc0,
      O48(0) => n_233_mem_intfc0,
      O49(1) => n_234_mem_intfc0,
      O49(0) => n_235_mem_intfc0,
      O5 => prbs_rdlvl_done_pulse,
      O50(1) => n_236_mem_intfc0,
      O50(0) => n_237_mem_intfc0,
      O51(1) => n_238_mem_intfc0,
      O51(0) => n_239_mem_intfc0,
      O52(1) => n_240_mem_intfc0,
      O52(0) => n_241_mem_intfc0,
      O53(1) => n_242_mem_intfc0,
      O53(0) => n_243_mem_intfc0,
      O54(1) => n_244_mem_intfc0,
      O54(0) => n_245_mem_intfc0,
      O55(1) => n_246_mem_intfc0,
      O55(0) => n_247_mem_intfc0,
      O56(1) => n_248_mem_intfc0,
      O56(0) => n_249_mem_intfc0,
      O57(65 downto 0) => O22(65 downto 0),
      O58(59 downto 0) => O15(59 downto 0),
      O59(3 downto 0) => wr_data_addr(3 downto 0),
      O6 => O4,
      O60 => O12,
      O61 => O13,
      O62(3 downto 0) => Q(3 downto 0),
      O63(3 downto 0) => O14(3 downto 0),
      O64(3 downto 0) => O16(3 downto 0),
      O65(3 downto 0) => O17(3 downto 0),
      O66 => O18,
      O67 => O19,
      O68(3 downto 0) => O20(3 downto 0),
      O69(3 downto 0) => O21(3 downto 0),
      O7 => pi_cnt_dec,
      O70 => O23,
      O8 => O8,
      O9 => n_47_mem_intfc0,
      Q(5) => rd_data_end,
      Q(4 downto 1) => rd_data_addr(3 downto 0),
      Q(0) => rd_data_offset,
      S(1) => n_90_u_ui_top,
      S(0) => n_91_u_ui_top,
      SR(0) => SR(0),
      SS(0) => SS(0),
      accept_ns => accept_ns,
      app_cmd_r2(0) => \ui_cmd0/app_cmd_r2\(1),
      app_en_r2 => \ui_cmd0/app_en_r2\,
      app_hi_pri_r2 => \ui_cmd0/app_hi_pri_r2\,
      app_rd_data_end_ns => \ui_rd_data0/app_rd_data_end_ns\,
      app_ref_ack => app_ref_ack,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_zq_ack => app_zq_ack,
      app_zq_req => app_zq_req,
      ddr2_addr(12 downto 0) => ddr2_addr(12 downto 0),
      ddr2_ba(2 downto 0) => ddr2_ba(2 downto 0),
      ddr2_cas_n => ddr2_cas_n,
      ddr2_cke(0) => ddr2_cke(0),
      ddr2_cs_n(0) => ddr2_cs_n(0),
      ddr2_dm(1 downto 0) => ddr2_dm(1 downto 0),
      ddr2_dq(15 downto 0) => ddr2_dq(15 downto 0),
      ddr2_dqs_n(1 downto 0) => ddr2_dqs_n(1 downto 0),
      ddr2_dqs_p(1 downto 0) => ddr2_dqs_p(1 downto 0),
      ddr2_odt(0) => ddr2_odt(0),
      ddr2_ras_n => ddr2_ras_n,
      ddr2_we_n => ddr2_we_n,
      ddr_ck_out(1 downto 0) => ddr_ck_out(1 downto 0),
      freq_refclk => freq_refclk,
      init_calib_complete => init_calib_complete,
      init_complete_r_timing => init_complete_r_timing,
      mem_out(31 downto 0) => mem_out(31 downto 0),
      mem_refclk => mem_refclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_0_in1_in => p_0_in1_in,
      p_106_out => \mc0/bank_mach0/p_106_out\,
      p_145_out => \mc0/bank_mach0/p_145_out\,
      p_28_out => \mc0/bank_mach0/p_28_out\,
      p_67_out => \mc0/bank_mach0/p_67_out\,
      periodic_rd_ack_r => \mc0/periodic_rd_ack_r\,
      periodic_rd_cntr_r => \mc0/bank_mach0/bank_common0/periodic_rd_cntr_r\,
      periodic_rd_r => \mc0/periodic_rd_r\,
      phy_dout(23 downto 0) => phy_dout(23 downto 0),
      pll_locked => pll_locked,
      ram_init_addr(3 downto 0) => ram_init_addr(3 downto 0),
      ram_init_done_r => ram_init_done_r,
      rd_buf_indx_r(0) => \ui_rd_data0/rd_buf_indx_r\(4),
      rd_data_en => rd_data_en,
      ref_dll_lock => ref_dll_lock,
      row(12 downto 0) => row(12 downto 0),
      samp_edge_cnt0_en_r => samp_edge_cnt0_en_r,
      sync_pulse => sync_pulse,
      use_addr => use_addr,
      was_wr0 => \mc0/bank_mach0/bank_common0/was_wr0\,
      wr_data_offset => wr_data_offset,
      wr_en => wr_en,
      wr_en_2 => wr_en_2,
      wr_en_3 => wr_en_3
    );
reset_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I10,
      Q => n_0_reset_reg,
      R => '0'
    );
u_ui_top: entity work.mig_7series_0_mig_7series_v2_3_ui_top
    port map (
      ADDRA(4 downto 1) => wr_data_addr(3 downto 0),
      ADDRA(0) => wr_data_offset,
      CLK => CLK,
      D(63 downto 0) => app_rd_data_ns(63 downto 0),
      DIA(1) => n_190_mem_intfc0,
      DIA(0) => n_191_mem_intfc0,
      DIB(1) => n_186_mem_intfc0,
      DIB(0) => n_187_mem_intfc0,
      DIC(1) => n_188_mem_intfc0,
      DIC(0) => n_189_mem_intfc0,
      DOA(0) => n_0_u_ui_top,
      DOB(1 downto 0) => \ui_rd_data0/p_1_out\(1 downto 0),
      DOC(1 downto 0) => \ui_rd_data0/p_15_out\(1 downto 0),
      E(0) => n_159_mem_intfc0,
      I1 => n_158_mem_intfc0,
      I19(0) => n_81_u_ui_top,
      I2 => n_61_mem_intfc0,
      I20(0) => n_80_u_ui_top,
      I21(0) => n_82_u_ui_top,
      I22(0) => n_105_u_ui_top,
      I23(0) => n_79_u_ui_top,
      I29(1 downto 0) => \ui_rd_data0/p_11_out\(1 downto 0),
      I3 => n_0_reset_reg,
      I30(1 downto 0) => \ui_rd_data0/p_25_out\(1 downto 0),
      I31(1 downto 0) => \ui_rd_data0/p_5_out\(1 downto 0),
      I32(1 downto 0) => \ui_rd_data0/p_9_out\(1 downto 0),
      I33(1 downto 0) => \ui_rd_data0/p_19_out\(1 downto 0),
      I34(1 downto 0) => \ui_rd_data0/p_29_out\(1 downto 0),
      I35(1 downto 0) => \ui_rd_data0/p_4_out\(1 downto 0),
      I36(1 downto 0) => \ui_rd_data0/p_14_out\(1 downto 0),
      I37(1 downto 0) => \ui_rd_data0/p_18_out\(1 downto 0),
      I38(1 downto 0) => \ui_rd_data0/p_28_out\(1 downto 0),
      I39(1 downto 0) => \ui_rd_data0/p_0_out\(1 downto 0),
      I4 => n_51_mem_intfc0,
      I40(1 downto 0) => \ui_rd_data0/p_10_out\(1 downto 0),
      I41(1 downto 0) => \ui_rd_data0/p_20_out\(1 downto 0),
      I42(1 downto 0) => \ui_rd_data0/p_24_out\(1 downto 0),
      I44(1 downto 0) => \ui_rd_data0/p_8_out\(1 downto 0),
      I45(1 downto 0) => \ui_rd_data0/p_12_out\(1 downto 0),
      I46(1 downto 0) => \ui_rd_data0/p_22_out\(1 downto 0),
      I47(1 downto 0) => \ui_rd_data0/p_33_out\(1 downto 0),
      I48(1 downto 0) => \ui_rd_data0/p_3_out\(1 downto 0),
      I49(1 downto 0) => \ui_rd_data0/p_13_out\(1 downto 0),
      I5 => n_52_mem_intfc0,
      I50(1 downto 0) => \ui_rd_data0/p_23_out\(1 downto 0),
      I51(1 downto 0) => \ui_rd_data0/p_27_out\(1 downto 0),
      I52(1 downto 0) => \ui_rd_data0/p_6_out\(1 downto 0),
      I53(1 downto 0) => \ui_rd_data0/p_16_out\(1 downto 0),
      I54(1 downto 0) => \ui_rd_data0/p_26_out\(1 downto 0),
      I55(1 downto 0) => \ui_rd_data0/p_31_out\(1 downto 0),
      I56(1 downto 0) => \ui_rd_data0/p_7_out\(1 downto 0),
      I57(1 downto 0) => \ui_rd_data0/p_17_out\(1 downto 0),
      I58(1 downto 0) => \ui_rd_data0/p_21_out\(1 downto 0),
      I59(1 downto 0) => \ui_rd_data0/p_32_out\(1 downto 0),
      I6 => n_47_mem_intfc0,
      I60(3 downto 0) => data_buf_addr(3 downto 0),
      I61(2 downto 0) => bank(2 downto 0),
      I62(9 downto 0) => col(9 downto 0),
      I7 => n_48_mem_intfc0,
      I8 => n_49_mem_intfc0,
      I9 => n_50_mem_intfc0,
      O1 => \^e\(0),
      O10(71 downto 64) => wr_data_mask(7 downto 0),
      O10(63 downto 0) => wr_data(63 downto 0),
      O19(2 downto 0) => \mc0/bank_mach0/p_30_out\(2 downto 0),
      O2 => n_72_u_ui_top,
      O20(2 downto 0) => \mc0/bank_mach0/p_69_out\(2 downto 0),
      O21(2 downto 0) => \mc0/bank_mach0/p_147_out\(2 downto 0),
      O22(2 downto 0) => \mc0/bank_mach0/p_108_out\(2 downto 0),
      O23(6) => \mc0/bank_mach0/p_151_out\(12),
      O23(5 downto 0) => \mc0/bank_mach0/p_151_out\(5 downto 0),
      O24(0) => \mc0/bank_mach0/p_112_out\(12),
      O25(0) => \mc0/bank_mach0/p_73_out\(12),
      O26(3 downto 0) => \mc0/bank_mach0/p_34_out\(12 downto 9),
      O28(1) => n_192_mem_intfc0,
      O28(0) => n_193_mem_intfc0,
      O29(1) => n_194_mem_intfc0,
      O29(0) => n_195_mem_intfc0,
      O3 => O5,
      O30(1) => n_196_mem_intfc0,
      O30(0) => n_197_mem_intfc0,
      O31(1) => n_198_mem_intfc0,
      O31(0) => n_199_mem_intfc0,
      O32(1) => n_200_mem_intfc0,
      O32(0) => n_201_mem_intfc0,
      O33(1) => n_202_mem_intfc0,
      O33(0) => n_203_mem_intfc0,
      O34(1) => n_204_mem_intfc0,
      O34(0) => n_205_mem_intfc0,
      O35(1) => n_206_mem_intfc0,
      O35(0) => n_207_mem_intfc0,
      O36(1) => n_208_mem_intfc0,
      O36(0) => n_209_mem_intfc0,
      O37(1) => n_210_mem_intfc0,
      O37(0) => n_211_mem_intfc0,
      O38(1) => n_212_mem_intfc0,
      O38(0) => n_213_mem_intfc0,
      O39(1) => n_214_mem_intfc0,
      O39(0) => n_215_mem_intfc0,
      O4 => O6,
      O40(1) => n_216_mem_intfc0,
      O40(0) => n_217_mem_intfc0,
      O41(1) => n_218_mem_intfc0,
      O41(0) => n_219_mem_intfc0,
      O42(1) => n_220_mem_intfc0,
      O42(0) => n_221_mem_intfc0,
      O43(1) => n_222_mem_intfc0,
      O43(0) => n_223_mem_intfc0,
      O44(1) => n_224_mem_intfc0,
      O44(0) => n_225_mem_intfc0,
      O45(1) => n_226_mem_intfc0,
      O45(0) => n_227_mem_intfc0,
      O46(1) => n_228_mem_intfc0,
      O46(0) => n_229_mem_intfc0,
      O47(1) => n_230_mem_intfc0,
      O47(0) => n_231_mem_intfc0,
      O48(1) => n_232_mem_intfc0,
      O48(0) => n_233_mem_intfc0,
      O49(1) => n_234_mem_intfc0,
      O49(0) => n_235_mem_intfc0,
      O5 => O7,
      O50(1) => n_236_mem_intfc0,
      O50(0) => n_237_mem_intfc0,
      O51(1) => n_238_mem_intfc0,
      O51(0) => n_239_mem_intfc0,
      O52(1) => n_240_mem_intfc0,
      O52(0) => n_241_mem_intfc0,
      O53(1) => n_242_mem_intfc0,
      O53(0) => n_243_mem_intfc0,
      O54(1) => n_244_mem_intfc0,
      O54(0) => n_245_mem_intfc0,
      O55(1) => n_246_mem_intfc0,
      O55(0) => n_247_mem_intfc0,
      O56(1) => n_248_mem_intfc0,
      O56(0) => n_249_mem_intfc0,
      O6(0) => \ui_cmd0/app_cmd_r2\(1),
      O7 => n_87_u_ui_top,
      O8(0) => \ui_cmd0/app_cmd_r1\(1),
      O9 => n_89_u_ui_top,
      Q(5) => rd_data_end,
      Q(4 downto 1) => rd_data_addr(3 downto 0),
      Q(0) => rd_data_offset,
      S(1) => n_90_u_ui_top,
      S(0) => n_91_u_ui_top,
      accept_ns => accept_ns,
      app_addr(25 downto 0) => app_addr(25 downto 0),
      app_cmd(1 downto 0) => app_cmd(1 downto 0),
      app_en => app_en,
      app_en_r2 => \ui_cmd0/app_en_r2\,
      app_hi_pri_r2 => \ui_cmd0/app_hi_pri_r2\,
      app_rd_data(63 downto 0) => app_rd_data(63 downto 0),
      app_rd_data_end_ns => \ui_rd_data0/app_rd_data_end_ns\,
      app_wdf_data(63 downto 0) => app_wdf_data(63 downto 0),
      app_wdf_end => app_wdf_end,
      app_wdf_mask(7 downto 0) => app_wdf_mask(7 downto 0),
      app_wdf_wren => app_wdf_wren,
      p_106_out => \mc0/bank_mach0/p_106_out\,
      p_145_out => \mc0/bank_mach0/p_145_out\,
      p_28_out => \mc0/bank_mach0/p_28_out\,
      p_67_out => \mc0/bank_mach0/p_67_out\,
      periodic_rd_ack_r => \mc0/periodic_rd_ack_r\,
      periodic_rd_cntr_r => \mc0/bank_mach0/bank_common0/periodic_rd_cntr_r\,
      periodic_rd_r => \mc0/periodic_rd_r\,
      ram_init_addr(3 downto 0) => ram_init_addr(3 downto 0),
      ram_init_done_r => ram_init_done_r,
      rd_buf_indx_r(0) => \ui_rd_data0/rd_buf_indx_r\(4),
      rd_data_en => rd_data_en,
      row(12 downto 0) => row(12 downto 0),
      use_addr => use_addr,
      was_wr0 => \mc0/bank_mach0/bank_common0/was_wr0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0_mig_7series_0_mig is
  port (
    O1 : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    ddr2_cas_n : out STD_LOGIC;
    ddr2_ras_n : out STD_LOGIC;
    ddr2_we_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    iserdes_clk : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    iserdes_clk_0 : out STD_LOGIC;
    ddr2_addr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ddr2_ba : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ddr2_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    init_complete_r_timing : out STD_LOGIC;
    init_calib_complete : out STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    ui_clk_sync_rst : out STD_LOGIC;
    phy_dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 35 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 35 downto 0 );
    wr_ptr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 59 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_ptr_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O14 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O15 : out STD_LOGIC_VECTOR ( 65 downto 0 );
    app_rd_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    p_0_in1_in : out STD_LOGIC;
    O16 : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dq : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ddr2_dqs_p : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    app_en : in STD_LOGIC;
    app_wdf_end : in STD_LOGIC;
    app_wdf_wren : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    app_addr : in STD_LOGIC_VECTOR ( 25 downto 0 );
    app_cmd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    app_wdf_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    app_wdf_mask : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sys_clk_i : in STD_LOGIC;
    mem_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 77 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 79 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 77 downto 0 );
    app_zq_req : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mig_7series_0_mig_7series_0_mig : entity is "mig_7series_0_mig";
end mig_7series_0_mig_7series_0_mig;

architecture STRUCTURE of mig_7series_0_mig_7series_0_mig is
  signal \^o1\ : STD_LOGIC;
  signal freq_refclk : STD_LOGIC;
  signal \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse\ : STD_LOGIC;
  signal \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_shift_r0\ : STD_LOGIC;
  signal \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_limit_r0\ : STD_LOGIC;
  signal \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_cnt_dec\ : STD_LOGIC;
  signal \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_en_r\ : STD_LOGIC;
  signal \mem_intfc0/mc0/bank_mach0/insert_maint_r\ : STD_LOGIC;
  signal mem_refclk : STD_LOGIC;
  signal n_0_u_ddr2_clk_ibuf : STD_LOGIC;
  signal n_0_u_iodelay_ctrl : STD_LOGIC;
  signal n_10_u_ddr2_infrastructure : STD_LOGIC;
  signal n_11_u_ddr2_infrastructure : STD_LOGIC;
  signal n_12_u_ddr2_infrastructure : STD_LOGIC;
  signal n_13_u_ddr2_infrastructure : STD_LOGIC;
  signal n_142_u_memc_ui_top_std : STD_LOGIC;
  signal n_14_u_ddr2_infrastructure : STD_LOGIC;
  signal n_15_u_ddr2_infrastructure : STD_LOGIC;
  signal n_16_u_ddr2_infrastructure : STD_LOGIC;
  signal n_17_u_ddr2_infrastructure : STD_LOGIC;
  signal n_18_u_ddr2_infrastructure : STD_LOGIC;
  signal n_19_u_ddr2_infrastructure : STD_LOGIC;
  signal n_20_u_ddr2_infrastructure : STD_LOGIC;
  signal n_21_u_ddr2_infrastructure : STD_LOGIC;
  signal n_22_u_ddr2_infrastructure : STD_LOGIC;
  signal n_23_u_ddr2_infrastructure : STD_LOGIC;
  signal n_24_u_ddr2_infrastructure : STD_LOGIC;
  signal n_26_u_ddr2_infrastructure : STD_LOGIC;
  signal n_27_u_ddr2_infrastructure : STD_LOGIC;
  signal n_28_u_ddr2_infrastructure : STD_LOGIC;
  signal n_29_u_ddr2_infrastructure : STD_LOGIC;
  signal n_31_u_ddr2_infrastructure : STD_LOGIC;
  signal n_36_u_memc_ui_top_std : STD_LOGIC;
  signal n_44_u_memc_ui_top_std : STD_LOGIC;
  signal n_4_u_ddr2_infrastructure : STD_LOGIC;
  signal n_7_u_ddr2_infrastructure : STD_LOGIC;
  signal n_8_u_ddr2_infrastructure : STD_LOGIC;
  signal n_9_u_ddr2_infrastructure : STD_LOGIC;
  signal pll_locked : STD_LOGIC;
  signal ref_dll_lock : STD_LOGIC;
  signal rstdiv0_sync_r1 : STD_LOGIC;
  signal sync_pulse : STD_LOGIC;
  signal sys_rst_act_hi : STD_LOGIC;
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of u_memc_ui_top_std : label is "ddr2_7Series,mig_7series_v2_3,{LANGUAGE=Verilog, SYNTHESIS_TOOL=Vivado, LEVEL=CONTROLLER, AXI_ENABLE=0, NO_OF_CONTROLLERS=1, INTERFACE_TYPE=DDR2, AXI_ENABLE=0, CLK_PERIOD=5000, PHY_RATIO=2, CLKIN_PERIOD=5000, VCCAUX_IO=1.8V, MEMORY_TYPE=COMP, MEMORY_PART=mt47h64m16hr-25e, DQ_WIDTH=16, ECC=OFF, DATA_MASK=1, ORDERING=NORM, BURST_MODE=8, BURST_TYPE=SEQ, OUTPUT_DRV=HIGH, USE_CS_PORT=1, USE_ODT_PORT=1, RTT_NOM=50, MEMORY_ADDRESS_MAP=BANK_ROW_COLUMN, REFCLK_FREQ=200, DEBUG_PORT=OFF, INTERNAL_VREF=1, SYSCLK_TYPE=NO_BUFFER, REFCLK_TYPE=USE_SYSTEM_CLOCK}";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of u_memc_ui_top_std : label is "mig_7series_v2_3_ddr2_7Series, 2013.4";
begin
  O1 <= \^o1\;
\temp_mon_enabled.u_tempmon\: entity work.mig_7series_0_mig_7series_v2_3_tempmon
    port map (
      CLK => \^o1\,
      D(11 downto 0) => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100\(11 downto 0),
      SR(0) => rstdiv0_sync_r1,
      mmcm_clk => n_0_u_ddr2_clk_ibuf
    );
u_ddr2_clk_ibuf: entity work.mig_7series_0_mig_7series_v2_3_clk_ibuf
    port map (
      mmcm_clk => n_0_u_ddr2_clk_ibuf,
      sys_clk_i => sys_clk_i
    );
u_ddr2_infrastructure: entity work.mig_7series_0_mig_7series_v2_3_infrastructure
    port map (
      AS(0) => sys_rst_act_hi,
      CLK => \^o1\,
      I1 => n_0_u_ddr2_clk_ibuf,
      I2 => n_0_u_iodelay_ctrl,
      I3 => n_142_u_memc_ui_top_std,
      I4 => n_44_u_memc_ui_top_std,
      I5 => n_36_u_memc_ui_top_std,
      O1 => n_4_u_ddr2_infrastructure,
      O10 => n_20_u_ddr2_infrastructure,
      O11 => n_21_u_ddr2_infrastructure,
      O12 => n_22_u_ddr2_infrastructure,
      O13 => n_23_u_ddr2_infrastructure,
      O14 => n_24_u_ddr2_infrastructure,
      O15 => n_26_u_ddr2_infrastructure,
      O16 => n_27_u_ddr2_infrastructure,
      O17 => n_28_u_ddr2_infrastructure,
      O18 => n_29_u_ddr2_infrastructure,
      O19(0) => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_limit_r0\,
      O2(0) => n_7_u_ddr2_infrastructure,
      O20(0) => n_31_u_ddr2_infrastructure,
      O21(0) => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_shift_r0\,
      O3 => n_9_u_ddr2_infrastructure,
      O4(0) => n_10_u_ddr2_infrastructure,
      O5 => n_11_u_ddr2_infrastructure,
      O6 => n_12_u_ddr2_infrastructure,
      O7(2) => n_13_u_ddr2_infrastructure,
      O7(1) => n_14_u_ddr2_infrastructure,
      O7(0) => n_15_u_ddr2_infrastructure,
      O8(2) => n_16_u_ddr2_infrastructure,
      O8(1) => n_17_u_ddr2_infrastructure,
      O8(0) => n_18_u_ddr2_infrastructure,
      O9 => n_19_u_ddr2_infrastructure,
      SR(0) => rstdiv0_sync_r1,
      SS(0) => n_8_u_ddr2_infrastructure,
      freq_refclk => freq_refclk,
      insert_maint_r => \mem_intfc0/mc0/bank_mach0/insert_maint_r\,
      mem_refclk => mem_refclk,
      pi_cnt_dec => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_cnt_dec\,
      pll_locked => pll_locked,
      prbs_rdlvl_done_pulse => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse\,
      samp_edge_cnt0_en_r => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_en_r\,
      sync_pulse => sync_pulse,
      ui_clk_sync_rst => ui_clk_sync_rst
    );
u_iodelay_ctrl: entity work.mig_7series_0_mig_7series_v2_3_iodelay_ctrl
    port map (
      AS(0) => sys_rst_act_hi,
      I1 => n_0_u_ddr2_clk_ibuf,
      I2 => n_4_u_ddr2_infrastructure,
      O1 => n_0_u_iodelay_ctrl,
      ref_dll_lock => ref_dll_lock,
      sys_rst => sys_rst
    );
u_memc_ui_top_std: entity work.mig_7series_0_mig_7series_v2_3_memc_ui_top_std
    port map (
      CLK => \^o1\,
      D(11 downto 0) => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100\(11 downto 0),
      E(0) => O3,
      I1 => n_9_u_ddr2_infrastructure,
      I10 => n_23_u_ddr2_infrastructure,
      I11(0) => n_7_u_ddr2_infrastructure,
      I12 => n_20_u_ddr2_infrastructure,
      I13 => n_22_u_ddr2_infrastructure,
      I14 => n_21_u_ddr2_infrastructure,
      I15 => n_28_u_ddr2_infrastructure,
      I16 => n_26_u_ddr2_infrastructure,
      I17 => n_27_u_ddr2_infrastructure,
      I18 => n_11_u_ddr2_infrastructure,
      I19(0) => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_shift_r0\,
      I2 => I1,
      I20(0) => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_limit_r0\,
      I21 => n_29_u_ddr2_infrastructure,
      I22(0) => n_31_u_ddr2_infrastructure,
      I23(2) => n_16_u_ddr2_infrastructure,
      I23(1) => n_17_u_ddr2_infrastructure,
      I23(0) => n_18_u_ddr2_infrastructure,
      I24(31 downto 0) => I4(31 downto 0),
      I25(77 downto 0) => I5(77 downto 0),
      I26(79 downto 0) => I6(79 downto 0),
      I27(77 downto 0) => I7(77 downto 0),
      I3 => I2,
      I4(0) => rstdiv0_sync_r1,
      I5 => n_24_u_ddr2_infrastructure,
      I6 => n_12_u_ddr2_infrastructure,
      I7(2) => n_13_u_ddr2_infrastructure,
      I7(1) => n_14_u_ddr2_infrastructure,
      I7(0) => n_15_u_ddr2_infrastructure,
      I8 => I3,
      I9 => n_19_u_ddr2_infrastructure,
      O1 => iserdes_clk,
      O10(35 downto 0) => O8(35 downto 0),
      O11 => n_142_u_memc_ui_top_std,
      O12 => wr_ptr(0),
      O13 => wr_ptr(1),
      O14(3 downto 0) => O9(3 downto 0),
      O15(59 downto 0) => O10(59 downto 0),
      O16(3 downto 0) => O11(3 downto 0),
      O17(3 downto 0) => O12(3 downto 0),
      O18 => wr_ptr_1(0),
      O19 => wr_ptr_1(1),
      O2(1 downto 0) => O2(1 downto 0),
      O20(3 downto 0) => O13(3 downto 0),
      O21(3 downto 0) => O14(3 downto 0),
      O22(65 downto 0) => O15(65 downto 0),
      O23 => O16,
      O3 => iserdes_clk_0,
      O4 => n_36_u_memc_ui_top_std,
      O5 => O4,
      O6 => O5,
      O7 => O6,
      O8 => n_44_u_memc_ui_top_std,
      O9(35 downto 0) => O7(35 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => n_10_u_ddr2_infrastructure,
      SS(0) => n_8_u_ddr2_infrastructure,
      app_addr(25 downto 0) => app_addr(25 downto 0),
      app_cmd(1 downto 0) => app_cmd(1 downto 0),
      app_en => app_en,
      app_rd_data(63 downto 0) => app_rd_data(63 downto 0),
      app_ref_ack => app_ref_ack,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_wdf_data(63 downto 0) => app_wdf_data(63 downto 0),
      app_wdf_end => app_wdf_end,
      app_wdf_mask(7 downto 0) => app_wdf_mask(7 downto 0),
      app_wdf_wren => app_wdf_wren,
      app_zq_ack => app_zq_ack,
      app_zq_req => app_zq_req,
      ddr2_addr(12 downto 0) => ddr2_addr(12 downto 0),
      ddr2_ba(2 downto 0) => ddr2_ba(2 downto 0),
      ddr2_cas_n => ddr2_cas_n,
      ddr2_cke(0) => ddr2_cke(0),
      ddr2_cs_n(0) => ddr2_cs_n(0),
      ddr2_dm(1 downto 0) => ddr2_dm(1 downto 0),
      ddr2_dq(15 downto 0) => ddr2_dq(15 downto 0),
      ddr2_dqs_n(1 downto 0) => ddr2_dqs_n(1 downto 0),
      ddr2_dqs_p(1 downto 0) => ddr2_dqs_p(1 downto 0),
      ddr2_odt(0) => ddr2_odt(0),
      ddr2_ras_n => ddr2_ras_n,
      ddr2_we_n => ddr2_we_n,
      ddr_ck_out(1 downto 0) => ddr_ck_out(1 downto 0),
      freq_refclk => freq_refclk,
      init_calib_complete => init_calib_complete,
      init_complete_r_timing => init_complete_r_timing,
      insert_maint_r => \mem_intfc0/mc0/bank_mach0/insert_maint_r\,
      mem_out(31 downto 0) => mem_out(31 downto 0),
      mem_refclk => mem_refclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_0_in1_in => p_0_in1_in,
      phy_dout(23 downto 0) => phy_dout(23 downto 0),
      pi_cnt_dec => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_cnt_dec\,
      pll_locked => pll_locked,
      prbs_rdlvl_done_pulse => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse\,
      ref_dll_lock => ref_dll_lock,
      samp_edge_cnt0_en_r => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_en_r\,
      sync_pulse => sync_pulse,
      wr_en => wr_en,
      wr_en_2 => wr_en_2,
      wr_en_3 => wr_en_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig_7series_0 is
  port (
    ddr2_dq : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dqs_p : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_addr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ddr2_ba : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ddr2_ras_n : out STD_LOGIC;
    ddr2_cas_n : out STD_LOGIC;
    ddr2_we_n : out STD_LOGIC;
    ddr2_ck_p : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_ck_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    sys_clk_i : in STD_LOGIC;
    app_addr : in STD_LOGIC_VECTOR ( 26 downto 0 );
    app_cmd : in STD_LOGIC_VECTOR ( 2 downto 0 );
    app_en : in STD_LOGIC;
    app_wdf_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    app_wdf_end : in STD_LOGIC;
    app_wdf_mask : in STD_LOGIC_VECTOR ( 7 downto 0 );
    app_wdf_wren : in STD_LOGIC;
    app_rd_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    app_rd_data_end : out STD_LOGIC;
    app_rd_data_valid : out STD_LOGIC;
    app_rdy : out STD_LOGIC;
    app_wdf_rdy : out STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    app_zq_req : in STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    ui_clk : out STD_LOGIC;
    ui_clk_sync_rst : out STD_LOGIC;
    init_calib_complete : out STD_LOGIC;
    sys_rst : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of mig_7series_0 : entity is true;
end mig_7series_0;

architecture STRUCTURE of mig_7series_0 is
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : STD_LOGIC;
  signal n_101_u_mig_7series_0_mig : STD_LOGIC;
  signal n_102_u_mig_7series_0_mig : STD_LOGIC;
  signal n_103_u_mig_7series_0_mig : STD_LOGIC;
  signal n_104_u_mig_7series_0_mig : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : STD_LOGIC;
  signal n_55_u_mig_7series_0_mig : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : STD_LOGIC;
  signal n_93_u_mig_7series_0_mig : STD_LOGIC;
  signal n_94_u_mig_7series_0_mig : STD_LOGIC;
  signal n_95_u_mig_7series_0_mig : STD_LOGIC;
  signal n_96_u_mig_7series_0_mig : STD_LOGIC;
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_complete_r_timing\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_complete_r_timing\ : signal is "true";
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\ : STD_LOGIC;
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk\ : STD_LOGIC;
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\ : STD_LOGIC_VECTOR ( 75 downto 8 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\ : STD_LOGIC;
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\ : STD_LOGIC_VECTOR ( 77 downto 6 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\ : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\ : STD_LOGIC;
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\ : STD_LOGIC;
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk\ : STD_LOGIC;
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\ : STD_LOGIC;
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\ : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal \^ui_clk\ : STD_LOGIC;
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  ui_clk <= \^ui_clk\;
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(25 downto 24),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(27 downto 26),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(29 downto 28),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(25 downto 24),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(27 downto 26),
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(31 downto 30),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(33 downto 32),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(35 downto 34),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\,
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(33 downto 32),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(35 downto 34),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(37 downto 36),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(39 downto 38),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(41 downto 40),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\,
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\,
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(41 downto 40),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(43 downto 42),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(45 downto 44),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(47 downto 46),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(43 downto 42),
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\,
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(49 downto 48),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(51 downto 50),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(53 downto 52),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(49 downto 48),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(51 downto 50),
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(55 downto 54),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(57 downto 56),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(59 downto 58),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59\,
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(57 downto 56),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(59 downto 58),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(61 downto 60),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(63 downto 62),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(65 downto 64),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65\,
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65\,
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(65 downto 64),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(67 downto 66),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(69 downto 68),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(71 downto 70),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(67 downto 66),
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71\,
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(7 downto 6),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(9 downto 8),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(11 downto 10),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\,
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(9 downto 8),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(11 downto 10),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(73 downto 72),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(75 downto 74),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(77 downto 76),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(73 downto 72),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(75 downto 74),
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => n_95_u_mig_7series_0_mig,
      DIC(0) => n_96_u_mig_7series_0_mig,
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => n_93_u_mig_7series_0_mig,
      DIA(0) => n_94_u_mig_7series_0_mig,
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(16),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(0),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(48),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(32),
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(22),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(6),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(54),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(38),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(19),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(3),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(51),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(35),
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(17),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(1),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(49),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(33),
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(20),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(4),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(52),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(36),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(23),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(7),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(55),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(39),
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(18),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(2),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(50),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(34),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(21),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(5),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(53),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(37),
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(12),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(12),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(25),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(25),
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(1 downto 0),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(3 downto 2),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(5 downto 4),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(3),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(3),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(13 downto 12),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(15 downto 14),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(17 downto 16),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(16),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(16),
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(19 downto 18),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(21 downto 20),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(23 downto 22),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(2),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(2),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(5),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(5),
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(25 downto 24),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(27 downto 26),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(29 downto 28),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n\(0),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n\(0),
      DIC(1) => n_55_u_mig_7series_0_mig,
      DIC(0) => n_55_u_mig_7series_0_mig,
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(31 downto 30),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(33 downto 32),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(35 downto 34),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(0),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(37 downto 36),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(39 downto 38),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(41 downto 40),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(13),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(13),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(10),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(10),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(23),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(23),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(43 downto 42),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(45 downto 44),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(47 downto 46),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(1),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(1),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(4),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(4),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(0),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(49 downto 48),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(51 downto 50),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(53 downto 52),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(3),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(3),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(1),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(1),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(14),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(14),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(55 downto 54),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(57 downto 56),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(59 downto 58),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(5),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(5),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(61 downto 60),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(63 downto 62),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(65 downto 64),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(18),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(18),
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(67 downto 66),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(69 downto 68),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(71 downto 70),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(2),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(2),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(15),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(15),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(7 downto 6),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(9 downto 8),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(11 downto 10),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(9),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(9),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(22),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(22),
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(73 downto 72),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(75 downto 74),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(77 downto 76),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(79 downto 78),
      DOB(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(1 downto 0),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(3 downto 2),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(5 downto 4),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(1 downto 0),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(3 downto 2),
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(13 downto 12),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(15 downto 14),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(17 downto 16),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17\,
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(17 downto 16),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(19 downto 18),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(21 downto 20),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(23 downto 22),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(19 downto 18),
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(31 downto 30),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(33 downto 32),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(35 downto 34),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\,
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(33 downto 32),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(35 downto 34),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(37 downto 36),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(39 downto 38),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(41 downto 40),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\,
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(41 downto 40),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(43 downto 42),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(45 downto 44),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(47 downto 46),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(43 downto 42),
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(49 downto 48),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(51 downto 50),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(53 downto 52),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(49 downto 48),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(51 downto 50),
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(55 downto 54),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(57 downto 56),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(59 downto 58),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59\,
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(57 downto 56),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(59 downto 58),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(61 downto 60),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(63 downto 62),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(65 downto 64),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65\,
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(65 downto 64),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(67 downto 66),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(69 downto 68),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(71 downto 70),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(67 downto 66),
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(7 downto 6),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(9 downto 8),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(11 downto 10),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\,
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(9 downto 8),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(11 downto 10),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(29),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(13),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(61),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(45),
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(31),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(15),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(63),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(47),
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(28),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(12),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(60),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(44),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(26),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(10),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(58),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(42),
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(25),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(9),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(57),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(41),
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(27),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(11),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(59),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(43),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(30),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(14),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(62),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(46),
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(24),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(8),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(56),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(40),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => n_103_u_mig_7series_0_mig,
      DIA(0) => n_104_u_mig_7series_0_mig,
      DIB(1) => n_101_u_mig_7series_0_mig,
      DIB(0) => n_102_u_mig_7series_0_mig,
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
u_mig_7series_0_mig: entity work.mig_7series_0_mig_7series_0_mig
    port map (
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk\,
      I2 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk\,
      I3 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_complete_r_timing\,
      I4(31 downto 28) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(75 downto 72),
      I4(27 downto 24) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(67 downto 64),
      I4(23 downto 20) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(59 downto 56),
      I4(19 downto 16) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(51 downto 48),
      I4(15 downto 12) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(43 downto 40),
      I4(11 downto 8) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(35 downto 32),
      I4(7 downto 4) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(27 downto 24),
      I4(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(11 downto 8),
      I5(77) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      I5(76) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      I5(75) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      I5(74) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      I5(73) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      I5(72) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      I5(71) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      I5(70) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      I5(69) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      I5(68) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      I5(67) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      I5(66) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      I5(65) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      I5(64) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      I5(63) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      I5(62) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      I5(61) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      I5(60) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      I5(59) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      I5(58) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      I5(57) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      I5(56) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      I5(55) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      I5(54) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      I5(53) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      I5(52) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      I5(51) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      I5(50) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      I5(49) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      I5(48) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      I5(47) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      I5(46) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      I5(45) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      I5(44) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      I5(43) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      I5(42) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      I5(41) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      I5(40) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      I5(39) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      I5(38) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      I5(37) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      I5(36) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      I5(35) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      I5(34) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      I5(33) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      I5(32) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      I5(31) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      I5(30) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      I5(29) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      I5(28) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      I5(27) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      I5(26) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      I5(25) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      I5(24) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      I5(23) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      I5(22) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      I5(21) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      I5(20) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      I5(19) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      I5(18) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      I5(17) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      I5(16) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      I5(15) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      I5(14) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      I5(13) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      I5(12) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      I5(11) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      I5(10) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      I5(9) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      I5(8) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      I5(7) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      I5(6) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      I5(5) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      I5(4) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      I5(3) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      I5(2) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      I5(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      I5(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      I6(79 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(79 downto 0),
      I7(77) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      I7(76) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      I7(75) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      I7(74) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      I7(73) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      I7(72) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      I7(71) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      I7(70) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      I7(69) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      I7(68) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      I7(67) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      I7(66) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      I7(65) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      I7(64) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      I7(63) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      I7(62) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      I7(61) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      I7(60) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      I7(59) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      I7(58) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      I7(57) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      I7(56) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      I7(55) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      I7(54) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      I7(53) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      I7(52) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      I7(51) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      I7(50) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      I7(49) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      I7(48) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      I7(47) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      I7(46) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      I7(45) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      I7(44) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      I7(43) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      I7(42) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      I7(41) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      I7(40) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      I7(39) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      I7(38) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      I7(37) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      I7(36) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      I7(35) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      I7(34) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      I7(33) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      I7(32) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      I7(31) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      I7(30) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      I7(29) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      I7(28) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      I7(27) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      I7(26) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      I7(25) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      I7(24) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      I7(23) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      I7(22) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      I7(21) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      I7(20) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      I7(19) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      I7(18) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      I7(17) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      I7(16) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      I7(15) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      I7(14) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      I7(13) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      I7(12) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      I7(11) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      I7(10) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      I7(9) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      I7(8) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      I7(7) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      I7(6) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      I7(5) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      I7(4) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      I7(3) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      I7(2) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      I7(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      I7(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      O1 => \^ui_clk\,
      O10(59 downto 6) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(77 downto 24),
      O10(5 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(11 downto 6),
      O11(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      O12(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      O13(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      O14(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      O15(65 downto 24) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(71 downto 30),
      O15(23 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(23 downto 0),
      O16 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\,
      O2(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      O3 => app_rdy,
      O4 => app_wdf_rdy,
      O5 => app_rd_data_valid,
      O6 => app_rd_data_end,
      O7(35) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(53),
      O7(34) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(37),
      O7(33) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(21),
      O7(32) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(5),
      O7(31) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(55),
      O7(30) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(39),
      O7(29) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(23),
      O7(28) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(7),
      O7(27) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(52),
      O7(26) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(36),
      O7(25) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(20),
      O7(24) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(4),
      O7(23) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(49),
      O7(22) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(33),
      O7(21) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(17),
      O7(20) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(1),
      O7(19) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(51),
      O7(18) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(35),
      O7(17) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(19),
      O7(16) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(3),
      O7(15) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(54),
      O7(14) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(38),
      O7(13) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(22),
      O7(12) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(6),
      O7(11) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(48),
      O7(10) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(32),
      O7(9) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(16),
      O7(8) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(0),
      O7(7) => n_93_u_mig_7series_0_mig,
      O7(6) => n_94_u_mig_7series_0_mig,
      O7(5) => n_95_u_mig_7series_0_mig,
      O7(4) => n_96_u_mig_7series_0_mig,
      O7(3) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(50),
      O7(2) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(34),
      O7(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(18),
      O7(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(2),
      O8(35) => n_101_u_mig_7series_0_mig,
      O8(34) => n_102_u_mig_7series_0_mig,
      O8(33) => n_103_u_mig_7series_0_mig,
      O8(32) => n_104_u_mig_7series_0_mig,
      O8(31) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(62),
      O8(30) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(46),
      O8(29) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(30),
      O8(28) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(14),
      O8(27) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(59),
      O8(26) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(43),
      O8(25) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(27),
      O8(24) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(11),
      O8(23) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(57),
      O8(22) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(41),
      O8(21) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(25),
      O8(20) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(9),
      O8(19) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(58),
      O8(18) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(42),
      O8(17) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(26),
      O8(16) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(10),
      O8(15) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(60),
      O8(14) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(44),
      O8(13) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(28),
      O8(12) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(12),
      O8(11) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(63),
      O8(10) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(47),
      O8(9) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(31),
      O8(8) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(15),
      O8(7) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(56),
      O8(6) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(40),
      O8(5) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(24),
      O8(4) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(8),
      O8(3) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(61),
      O8(2) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(45),
      O8(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(29),
      O8(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(13),
      O9(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      Q(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      app_addr(25 downto 0) => app_addr(25 downto 0),
      app_cmd(1 downto 0) => app_cmd(1 downto 0),
      app_en => app_en,
      app_rd_data(63 downto 0) => app_rd_data(63 downto 0),
      app_ref_ack => app_ref_ack,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_wdf_data(63 downto 0) => app_wdf_data(63 downto 0),
      app_wdf_end => app_wdf_end,
      app_wdf_mask(7 downto 0) => app_wdf_mask(7 downto 0),
      app_wdf_wren => app_wdf_wren,
      app_zq_ack => app_zq_ack,
      app_zq_req => app_zq_req,
      ddr2_addr(12 downto 0) => ddr2_addr(12 downto 0),
      ddr2_ba(2 downto 0) => ddr2_ba(2 downto 0),
      ddr2_cas_n => ddr2_cas_n,
      ddr2_cke(0) => ddr2_cke(0),
      ddr2_cs_n(0) => ddr2_cs_n(0),
      ddr2_dm(1 downto 0) => ddr2_dm(1 downto 0),
      ddr2_dq(15 downto 0) => ddr2_dq(15 downto 0),
      ddr2_dqs_n(1 downto 0) => ddr2_dqs_n(1 downto 0),
      ddr2_dqs_p(1 downto 0) => ddr2_dqs_p(1 downto 0),
      ddr2_odt(0) => ddr2_odt(0),
      ddr2_ras_n => ddr2_ras_n,
      ddr2_we_n => ddr2_we_n,
      ddr_ck_out(1) => ddr2_ck_n(0),
      ddr_ck_out(0) => ddr2_ck_p(0),
      init_calib_complete => init_calib_complete,
      init_complete_r_timing => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_complete_r_timing\,
      iserdes_clk => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk\,
      iserdes_clk_0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk\,
      mem_out(31 downto 28) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(67 downto 64),
      mem_out(27 downto 24) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(59 downto 56),
      mem_out(23 downto 20) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(51 downto 48),
      mem_out(19 downto 16) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(43 downto 40),
      mem_out(15 downto 12) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(35 downto 32),
      mem_out(11 downto 8) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(19 downto 16),
      mem_out(7 downto 4) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(11 downto 8),
      mem_out(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(3 downto 0),
      \out\(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      p_0_in1_in => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\,
      phy_dout(23) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(22),
      phy_dout(22) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(9),
      phy_dout(21) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(18),
      phy_dout(20) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(5),
      phy_dout(19) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(14),
      phy_dout(18) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(1),
      phy_dout(17) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(3),
      phy_dout(16) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(0),
      phy_dout(15) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(4),
      phy_dout(14) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(1),
      phy_dout(13) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(23),
      phy_dout(12) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(10),
      phy_dout(11) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(13),
      phy_dout(10) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(0),
      phy_dout(9) => n_55_u_mig_7series_0_mig,
      phy_dout(8) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n\(0),
      phy_dout(7) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(5),
      phy_dout(6) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(2),
      phy_dout(5) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(16),
      phy_dout(4) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(3),
      phy_dout(3) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(15),
      phy_dout(2) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(2),
      phy_dout(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(25),
      phy_dout(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(12),
      sys_clk_i => sys_clk_i,
      sys_rst => sys_rst,
      ui_clk_sync_rst => ui_clk_sync_rst,
      wr_en => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\,
      wr_en_2 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\,
      wr_en_3 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\,
      wr_ptr(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      wr_ptr_1(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0)
    );
end STRUCTURE;
