#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Oct 29 23:04:50 2019
# Process ID: 13986
# Current directory: /home/douglas/FPGA/Arty/adder/adder.runs/synth_1
# Command line: vivado -log adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source adder.tcl
# Log file: /home/douglas/FPGA/Arty/adder/adder.runs/synth_1/adder.vds
# Journal file: /home/douglas/FPGA/Arty/adder/adder.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source adder.tcl -notrace
