Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun Feb 24 20:58:01 2019
| Host         : tayler-arch running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file board_control_sets_placed.rpt
| Design       : board
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            5 |
| No           | No                    | Yes                    |              23 |            8 |
| No           | Yes                   | No                     |              40 |           10 |
| Yes          | No                    | No                     |              39 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              22 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+----------------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal           |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+------------------------------------+----------------------------------+------------------+----------------+
| ~clk_IBUF_BUFG |                                    |                                  |                2 |              2 |
|  clk_IBUF_BUFG | RESET_DB/reset_db_n                |                                  |                3 |              4 |
|  clk_IBUF_BUFG |                                    |                                  |                3 |              5 |
|  clk_IBUF_BUFG | CORDIC/CONTROLLER/i_rep[3]_i_2_n_0 | START_DB/SR[0]                   |                2 |              9 |
|  clk_IBUF_BUFG | RESET_DB/z_out_reg[3]              | CORDIC/REGFILE/x_out[15]_i_1_n_0 |                8 |             13 |
| ~clk_IBUF_BUFG |                                    | RESET_DB/DFF1/counter_reg[0]     |                5 |             20 |
| ~clk_IBUF_BUFG |                                    | START_DB/DFF1/counter_reg[0]     |                5 |             20 |
|  clk_IBUF_BUFG |                                    | RESET_DB/AS[0]                   |                8 |             23 |
|  clk_IBUF_BUFG | RESET_DB/z_out_reg[3]              |                                  |               14 |             35 |
+----------------+------------------------------------+----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     1 |
| 5      |                     1 |
| 9      |                     1 |
| 13     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


