<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Xinu: /u/riker/u88/kreiderj/os/xinu-x86/include/sdmc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">My Xinu
   &#160;<span id="projectnumber">Release</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('sdmc_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">sdmc.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#define INTEL_QUARK_SDIO_PCI_DID    0x08A7  </span><span class="comment">/* Intel Quark SDIO PCI Device ID   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#define INTEL_QUARK_SDIO_PCI_VID    0x8086  </span><span class="comment">/* Intel Quark SDIO MAC PCI Vendor ID   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;</div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="preprocessor">#ifndef Nsdmc</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="preprocessor">#define Nsdmc       1       </span><span class="comment">/* number of SD Memory Cards        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno"><a class="line" href="structsdmcblk.html">    8</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structsdmcblk.html">sdmcblk</a> {</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;    sid32   cmd_sem;        <span class="comment">/* command semaphore            */</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;    sid32   tx_sem;         <span class="comment">/* transfer semaphore           */</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;    uint32  rca;            <span class="comment">/* relative card address        */</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;    <span class="keywordtype">char</span>    cid[16];        <span class="comment">/* Card identifier          */</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;    uint8   cmd8    :1;     <span class="comment">/* Card supports CMD8           */</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;    uint8   sdio    :1;     <span class="comment">/* Card is an SDIO card         */</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;    uint8   rsvd    :6;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;};</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="keyword">extern</span>  <span class="keyword">struct  </span><a class="code" href="structsdmcblk.html">sdmcblk</a> sdmctab[];</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="structsdmc__csreg.html">   20</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structsdmc__csreg.html">sdmc_csreg</a> {</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;    uint32  sys_adr;        <span class="comment">/* sdma system address register     */</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;    uint16  blk_size;       <span class="comment">/* block size register          */</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;    uint16  blk_count;      <span class="comment">/* block count register         */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;    uint32  argument;       <span class="comment">/* argument register            */</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;    uint16  tx_mode;        <span class="comment">/* transfer mode register       */</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;    uint16  cmd;            <span class="comment">/* command register             */</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;    uint32  response0;      <span class="comment">/* response register 0          */</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;    uint32  response2;      <span class="comment">/* response register 2          */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    uint32  response4;      <span class="comment">/* response register 4          */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;    uint32  response6;      <span class="comment">/* response register 6          */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    uint32  buf_data_port;      <span class="comment">/* buffer data port register        */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    uint32  pre_state;      <span class="comment">/* present state register       */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    uint8   host_ctl;       <span class="comment">/* host control register        */</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    uint8   pwr_ctl;        <span class="comment">/* power control register       */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    uint8   blk_gap_ctl;        <span class="comment">/* block gap control register       */</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    uint8   wakeup_ctl;     <span class="comment">/* wakeup control register      */</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    uint16  clk_ctl;        <span class="comment">/* clock control register       */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    uint8   timeout_ctl;        <span class="comment">/* timeout control register         */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    uint8   sw_rst;         <span class="comment">/* software reset register      */</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    uint16  nml_int_status;     <span class="comment">/* normal interrupt status register     */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    uint16  err_int_status;     <span class="comment">/* error interrupt status register  */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    uint16  nrm_int_status_en;  <span class="comment">/* normal interrupt status enable   */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    uint16  err_int_stat_en;    <span class="comment">/* error interrupt status enable register */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    uint16  nrm_int_sig_en;     <span class="comment">/* normal interrupt signal enable register */</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    uint16  err_int_sig_en;     <span class="comment">/* error interrupt signal enable register */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    uint16  cmd12_err_stat;     <span class="comment">/* auto cmd12 error status register     */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    uint16  host_ctrl_2;        <span class="comment">/* host control 2 register      */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    uint32  capabilities;       <span class="comment">/* capabilities register        */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    uint32  capabilities_2;     <span class="comment">/* capabilities register 2      */</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    uint32  max_cur_cap;        <span class="comment">/* maximum current capabilities register */</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    byte    rsvd1[4];</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    uint16  force_event_cmd12_err_stat; <span class="comment">/* force event register for auto cmd12 error status */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    uint16  force_event_err_int_stat;   <span class="comment">/* force event register for error interrupt status */</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    uint8   adma_err_stat;      <span class="comment">/* adma error status register       */</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    byte    rsvd2[3];</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    uint32  adma_sys_addr;      <span class="comment">/* adma system address register */</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    byte    rsvd3[4];</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    uint16  preset_value_0;     <span class="comment">/* initialization preset values register */</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    uint16  preset_value_1;     <span class="comment">/* default speed preset values register */</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    uint16  preset_value_2;     <span class="comment">/* high speed preset values register */</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    uint16  preset_value_3;     <span class="comment">/* sdr12 preset values register */</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    uint16  preset_value_4;     <span class="comment">/* sdr25 preset values register */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    uint16  preset_value_5;     <span class="comment">/* sdr50 preset values register */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    uint16  preset_value_6;     <span class="comment">/* sdr104 preset values register */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    uint16  preset_value_7;     <span class="comment">/* ddr50 preset values register */</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    uint32  boot_timeout_ctrl;  <span class="comment">/* boot time-out control register */</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    uint8   debug_sel;      <span class="comment">/* debug selection register */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    byte    rsvd4[107];</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    uint32  shared_bus;     <span class="comment">/* shared bus control register */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    byte    rsvd5[12];</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    uint8   spi_int_sup;        <span class="comment">/* spi interrupt support register */</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    byte    rsvd6[11];</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    uint16  slot_int_stat;      <span class="comment">/* slot interrupt status register */</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    uint16  host_ctrl_ver;      <span class="comment">/* host controller version register */</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;};</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="structsdmc__cmd.html">   78</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structsdmc__cmd.html">sdmc_cmd</a> {</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    uint16  resp_type_sel   :2;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    uint16  cmd_crc_chk_en  :1;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    uint16  cmd_index_chk_en:1;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    uint16  dat_pr_sel  :2;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    uint16  cmd_type    :2;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    uint16  cmd_index   :6;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    uint16  rsvd        :2;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;};</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="structsdmc__capabilities.html">   88</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structsdmc__capabilities.html">sdmc_capabilities</a> {</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    uint32  timeout_clock_frequency :6; <span class="comment">/* Timeout Clock Frequency      */</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    uint32  rsvd6           :1; <span class="comment">/* RSVD6                */</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    uint32  timeout_clock_unit  :1; <span class="comment">/* Timeout Clock Unit           */</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    uint32  base_clock_frequency_sd_clk:8;  <span class="comment">/* Base Clock Frequency for SD Clock    */</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    uint32  max_block_length    :2; <span class="comment">/* Max Block Length         */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    uint32  extended_media_bus_support:1;   <span class="comment">/* Extended Media Bus Support       */</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    uint32  adma2_support       :1; <span class="comment">/* ADMA2 Support            */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    uint32  rsvd5           :1; <span class="comment">/* RSVD5                */</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    uint32  high_speed_support  :1; <span class="comment">/* High Speed Support           */</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    uint32  sdma_support        :1; <span class="comment">/* SDMA Support             */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    uint32  suspend_resume_support  :1; <span class="comment">/* Suspend / Resume Support     */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    uint32  volt_support_3p3v   :1; <span class="comment">/* Voltage Support 3.3V         */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    uint32  volt_support_3p0v   :1; <span class="comment">/* Voltage Support 3.0V         */</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    uint32  volt_support_1p8v   :1; <span class="comment">/* Voltage Support 1.8V         */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    uint32  rsvd4           :1; <span class="comment">/* RSVD4                */</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    uint32  sys_bus_support_64b :1; <span class="comment">/* 64-bit System Bus Support        */</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    uint32  async_int_support   :1; <span class="comment">/* Asynchronous Interrupt Support   */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    uint32  slot_type       :2; <span class="comment">/* Slot Type                */</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;};</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/* Individual Bits in Control and Status Registers  */</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">/* Normal Interrupt Status Enable */</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define SDMC_CMD_COMP_STAT_EN       0x0001  </span><span class="comment">/* Command Complete Status Enable   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define SDMC_TX_COMP_STAT_EN        0x0002  </span><span class="comment">/* Transfer Complete Status Enable  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define SDMC_BLK_GAP_EVENT_STAT_EN  0x0004  </span><span class="comment">/* Block Gap Event Status Enable    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define SDMC_DMA_INT_STAT_EN        0x0008  </span><span class="comment">/* DMA Interrupt Status Enable      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define SDMC_BUF_WR_RDY_STAT_EN     0x0010  </span><span class="comment">/* Buffer Write Ready Status Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define SDMC_BUF_RD_RDY_STAT_EN     0x0020  </span><span class="comment">/* Buffer Read Ready Status Enable  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define SDMC_CRD_INS_STAT_EN        0x0040  </span><span class="comment">/* Card Insertion Status Enable     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define SDMC_CRD_RMV_STAT_EN        0x0080  </span><span class="comment">/* Card Removal Status Enable       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define SDMC_CRD_INT_STAT_EN        0x0100  </span><span class="comment">/* Card Interrupt Status Enable     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define SDMC_INT_A_STAT_EN      0x0200  </span><span class="comment">/* INT_A Status Enable          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define SDMC_INT_B_STAT_EN      0x0400  </span><span class="comment">/* INT_A Status Enable          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define SDMC_INT_C_STAT_EN      0x0800  </span><span class="comment">/* INT_A Status Enable          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define SDMC_RE_TUNE_STAT_EN        0x1000  </span><span class="comment">/* Re-Tuning Event Status Enable    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/* Normal Interrupt Signal Enable */</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define SDMC_CMD_COMP_SIG_EN        0x0001  </span><span class="comment">/* Command Complete Signal Enable   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define SDMC_TX_COMP_SIG_EN     0x0002  </span><span class="comment">/* Transfer Complete Signal Enable  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define SDMC_BLK_GAP_EVENT_SIG_EN   0x0004  </span><span class="comment">/* Block Gap Event Signal Enable    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define SDMC_DMA_INT_SIG_EN     0x0008  </span><span class="comment">/* DMA Interrupt Signal Enable      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define SDMC_BUF_WR_RDY_SIG_EN      0x0010  </span><span class="comment">/* Buffer Write Ready Signal Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define SDMC_BUF_RD_RDY_SIG_EN      0x0020  </span><span class="comment">/* Buffer Read Ready Signal Enable  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define SDMC_CRD_INS_SIG_EN     0x0040  </span><span class="comment">/* Card Insertion Signal Enable     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define SDMC_CRD_RMV_SIG_EN     0x0080  </span><span class="comment">/* Card Removal Signal Enable       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define SDMC_CRD_INT_SIG_EN     0x0100  </span><span class="comment">/* Card Interrupt Signal Enable     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define SDMC_INT_A_SIG_EN       0x0200  </span><span class="comment">/* INT_A Signal Enable          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define SDMC_INT_B_SIG_EN       0x0400  </span><span class="comment">/* INT_A Signal Enable          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define SDMC_INT_C_SIG_EN       0x0800  </span><span class="comment">/* INT_A Signal Enable          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define SDMC_RE_TUNE_SIG_EN     0x1000  </span><span class="comment">/* Re-Tuning Event Signal Enable    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">/* Normal Interrupt Status Register */</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define SDMC_NML_INT_CMD_COMP       0x0001  </span><span class="comment">/* Command Complete         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define SDMC_NML_INT_TX_COMP        0x0002  </span><span class="comment">/* Transfer Complete            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define SDMC_NML_INT_BLK_GAP_EVENT  0x0004  </span><span class="comment">/* Block Gap Event          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define SDMC_NML_INT_DMA_INT        0x0008  </span><span class="comment">/* DMA Interrupt            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define SDMC_NML_INT_BUF_WR_RDY     0x0010  </span><span class="comment">/* Buffer Write Ready           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define SDMC_NML_INT_BUF_RD_RDY     0x0020  </span><span class="comment">/* Buffer Read Ready            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define SDMC_NML_INT_CRD_INS        0x0040  </span><span class="comment">/* Card Insertion           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define SDMC_NML_INT_CRD_RM     0x0080  </span><span class="comment">/* Card Removal             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define SDMC_NML_INT_CRD_INT        0x0100  </span><span class="comment">/* Card Interrupt           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define SDMC_NML_INT_INT_A      0x0200  </span><span class="comment">/* INT_A                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define SDMC_NML_INT_INT_B      0x0400  </span><span class="comment">/* INT_B                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define SDMC_NML_INT_INT_C      0x0800  </span><span class="comment">/* INT_C                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define SDMC_NML_INT_RE_TUNE        0x1000  </span><span class="comment">/* Re-Tuning Event          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define SDMC_NML_INT_BOOT_CK_RCV    0x2000  </span><span class="comment">/* Boot Acknowledge Received        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define SDMC_NML_INT_BOOT_TER_INT   0x4000  </span><span class="comment">/* Boot Terminate Interrupt     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define SDMC_NML_INT_ERR_INT        0x8000  </span><span class="comment">/* Error Interrupt          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">/* Error Interrupt Status Enable */</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_CMD_TIMEOUT_ERR_STAT_EN    0x0001  </span><span class="comment">/* Command Timeout Error Status Enable  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_CMD_CRC_ERR_STAT_EN    0x0002  </span><span class="comment">/* Command CRC Error Status Enable  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_CMD_END_BIT_ERR_STAT_EN    0x0004  </span><span class="comment">/* Command End Bit Error Status Enable  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_CMD_IND_ERR_STAT_EN    0x0008  </span><span class="comment">/* Command Index Error Status Enable    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_DATA_TIMEOUT_ERR_STAT_EN   0x0010  </span><span class="comment">/* Data Timeout Error Status Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_DATA_CRC_ERR_STAT_EN   0x0020  </span><span class="comment">/* Data CRC Error Status Enable     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_DATA_END_BIT_ERR_STAT_EN   0x0040  </span><span class="comment">/* Data End Bit Error Status Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_CUR_LIMIT_ERR_STAT_EN  0x0080  </span><span class="comment">/* Current Limit Error Status Enable    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_CMD12_ERR_STAT_EN      0x0100  </span><span class="comment">/* Auto CMD12 Error Status Enable   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_ADMA_ERR_STAT_EN       0x0200  </span><span class="comment">/* ADMA Error Status Enable     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_TUNE_ERR_STAT_EN       0x0400  </span><span class="comment">/* Tuning Error Status Enable       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_TGT_RSP_ERR_EN     0x1000  </span><span class="comment">/* Target Response Error Status Enable  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_CEATA_ERR_EN       0x2000  </span><span class="comment">/* CEATA Error Status Enable        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">/* Error Interrupt Signal Enable */</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_CMD_TIMEOUT_ERR_SIG_EN 0x0001  </span><span class="comment">/* Command Timeout Error Signal Enable  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_CMD_CRC_ERR_SIG_EN     0x0002  </span><span class="comment">/* Command CRC Error Signal Enable  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_CMD_END_BIT_ERR_SIG_EN 0x0004  </span><span class="comment">/* Command End Bit Error Signal Enable  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_CMD_IND_ERR_SIG_EN     0x0008  </span><span class="comment">/* Command Index Error Signal Enable    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_DATA_TIMEOUT_ERR_SIG_EN    0x0010  </span><span class="comment">/* Data Timeout Error Signal Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_DATA_CRC_ERR_SIG_EN    0x0020  </span><span class="comment">/* Data CRC Error Signal Enable     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_DATA_END_BIT_ERR_SIG_EN    0x0040  </span><span class="comment">/* Data End Bit Error Signal Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_CUR_LIMIT_ERR_SIG_EN   0x0080  </span><span class="comment">/* Current Limit Error Signal Enable    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_CMD12_ERR_SIG_EN       0x0100  </span><span class="comment">/* Auto CMD12 Error Signal Enable   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_ADMA_ERR_SIG_EN        0x0200  </span><span class="comment">/* ADMA Error Signal Enable     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_TUNE_ERR_SIG_EN        0x0400  </span><span class="comment">/* Tuning Error Signal Enable       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_TGT_RSP_ERR_SIG_EN     0x1000  </span><span class="comment">/* Target Response Error Signal Enable  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_CEATA_ERR_SIG_EN       0x2000  </span><span class="comment">/* CEATA Error Signal Enable        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">/* Error Interrupt Status Register */</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_CMD_TIMEOUT_ERR        0x0001  </span><span class="comment">/* Command Timeout Error        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_CMD_CRC_ERR        0x0002  </span><span class="comment">/* Command CRC Error            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_CMD_END_BIT_ERR        0x0004  </span><span class="comment">/* Command End Bit Error        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_CMD_INDEX_ERR      0x0008  </span><span class="comment">/* Command Index Error          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_DATA_TIMEOUT_ERR       0x0010  </span><span class="comment">/* Data Timeout Error           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_DATA_CRC_ERR       0x0020  </span><span class="comment">/* Data CRC Error           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_DATA_END_BIT_ERR       0x0040  </span><span class="comment">/* Data End Bit Error           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_CUR_LIMIT_ERR      0x0080  </span><span class="comment">/* Current Limit Error          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_CMD12_ERR          0x0100  </span><span class="comment">/* Auto CMD Error           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_ADMA_ERR           0x0200  </span><span class="comment">/* ADMA Error               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_TUNE_ERR           0x0400  </span><span class="comment">/* Tuning Error             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_TGT_RSP_ERR        0x1000  </span><span class="comment">/* Target Response Error        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define SDMC_ERR_INT_CEATA_ERR          0x2000  </span><span class="comment">/* CEATA Error              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">/* Software Reset Register */</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define SDMC_SW_RST_ALL         0x01    </span><span class="comment">/* Software Reset For All       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define SDMC_SW_RST_CMD_LN      0x02    </span><span class="comment">/* Software Reset For CMD Line      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define SDMC_SW_RST_DAT_LN      0x04    </span><span class="comment">/* Software Reset for DAT Line      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/* Capabilities Register */</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define SDMC_CAP_VOLT_SUPPORT_3P3V  0x01000000  </span><span class="comment">/* Voltage Support 3.3V     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define SDMC_CAP_VOLT_SUPPORT_3P0V  0x02000000  </span><span class="comment">/* Voltage Support 3.0V     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define SDMC_CAP_VOLT_SUPPORT_1P8V  0x04000000  </span><span class="comment">/* Voltage Support 1.8V     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">/* Present State Status Register */</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define SDMC_PRE_STATE_CMD_INHIBIT_CMD  0x00000001  </span><span class="comment">/* Command Inhibit      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define SDMC_PRE_STATE_CMD_INHIBIT_DAT  0x00000002  </span><span class="comment">/* Command Inhibit DAT      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define SDMC_PRE_STATE_CRD_INS      0x00010000  </span><span class="comment">/* Card Inserted        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define SDMC_PRE_STATE_DATA_LN_SIG_LVL  0x00F00000  </span><span class="comment">/* Line Signal Level        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">/* Clock Control Register */</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define SDMC_CLK_CTL_INT_CLK_EN     0x0001  </span><span class="comment">/* Internal Clock Enable        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define SDMC_CLK_CTL_INT_CLK_STABLE 0x0002  </span><span class="comment">/* Internal Clock Stable        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define SDMC_CLK_CTL_SD_CLK_EN      0x0004  </span><span class="comment">/* SD Clock Enable          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define SDMC_CLK_CTL_CLK_GEN_SEL    0x0020  </span><span class="comment">/* Clock Generator Select       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define SDMC_CLK_CTL_SD_FREQ_HIGH_MASK  0x00FF  </span><span class="comment">/* Mask to set SD clock frequency to max*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">/* Power Control Register */</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define SDMC_PWR_CTL_SD_BUS_PWR         0x01    </span><span class="comment">/* SD Bus Power         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define SDMC_PWR_CTL_HW_RST         0x10    </span><span class="comment">/* HW Reset         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define SDMC_PWR_CTL_SD_BUS_VOL_SEL_CLR     0xF1    </span><span class="comment">/* Clear mask for SD bus voltage*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define SDMC_PWR_CTL_SD_BUS_VOL_SEL_3P3V    0x0E    </span><span class="comment">/* Set mask for 3.3V        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define SDMC_PWR_CTL_SD_BUS_VOL_SEL_3P0V    0x0C    </span><span class="comment">/* Set mask for 3.0V        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define SDMC_PWR_CTL_SD_BUS_VOL_SEL_1P8V    0x0A    </span><span class="comment">/* Set mask for 1.8V        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/* Card Status Response (R1) */</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define SDMC_R1_AKE_SEQ_ERROR       0x00000008  </span><span class="comment">/* Authentication Error     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define SDMC_R1_APP_CMD         0x00000020  </span><span class="comment">/* Next command is application  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define SDMC_R1_READY_FOR_DATA      0x00000100  </span><span class="comment">/* Card ready for data      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define SDMC_R1_CURRENT_STATE       0x00001E00  </span><span class="comment">/* Current card state       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define SDMC_R1_ERASE_RESET     0x00002000  </span><span class="comment">/* Erase processes reset    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define SDMC_R1_CARD_ECC_DISABLED   0x00004000  </span><span class="comment">/* Command without ECC      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define SDMC_R1_WP_ERASE_SKIP       0x00008000  </span><span class="comment">/* Write protected      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define SDMC_R1_CSD_OVERWRITE       0x00010000  </span><span class="comment">/* Error in CSD overwrite   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define SDMC_R1_ERROR           0x00080000  </span><span class="comment">/* Unknown error        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define SDMC_R1_CC_ERROR        0x00100000  </span><span class="comment">/* Internal controller error    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define SDMC_R1_CARD_ECC_FAILED     0x00200000  </span><span class="comment">/* ECC correction failed    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define SDMC_R1_ILLEGAL_COMMAND     0x00400000  </span><span class="comment">/* Not a legal command      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define SDMC_R1_COM_CRC_ERROR       0x00800000  </span><span class="comment">/* Previous command CRC failed  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define SDMC_R1_LOCK_UNLOCK_FAILED  0x01000000  </span><span class="comment">/* Lock/unlock of card failed   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define SDMC_R1_CARD_IS_LOCKED      0x02000000  </span><span class="comment">/* Card is locked       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define SDMC_R1_WP_VIOLATION        0x04000000  </span><span class="comment">/* Write to protected block */</span><span class="preprocessor"></span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define SDMC_R1_ERASE_PARAM     0x08000000  </span><span class="comment">/* Invalid erase parameter  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define SDMC_R1_ERASE_SEQ_ERROR     0x10000000  </span><span class="comment">/* Invalid erase sequence   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define SDMC_R1_BLOCK_LEN_ERROR     0x20000000  </span><span class="comment">/* TX block length not allowed  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define SDMC_R1_ADDRESS_ERROR       0x40000000  </span><span class="comment">/* Misaligned address       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define SDMC_R1_OUT_OF_RANGE        0x80000000  </span><span class="comment">/* Argument out of range    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">/* Card state */</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define SDMC_R1_IDLE_STATE      0x00000000  </span><span class="comment">/* Idle State           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define SDMC_R1_READY_STATE     0x00000200  </span><span class="comment">/* Ready State          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define SDMC_R1_IDENT_STATE     0x00000400  </span><span class="comment">/* Identification State     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define SMDC_R1_STBY_STATE      0x00000600  </span><span class="comment">/* Standby State        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define SDMC_R1_TRAN_STATE      0x00000800  </span><span class="comment">/* Transfer State       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define SDMC_R1_DATA_STATE      0x00000A00  </span><span class="comment">/* Sending-data State       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define SDMC_R1_RCV_STATE       0x00000C00  </span><span class="comment">/* Receive-data State       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define SDMC_R1_PRG_STATE       0x00000E00  </span><span class="comment">/* Programming State        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define SMDC_R1_DIS_STATE       0x00001000  </span><span class="comment">/* Disconnect State     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">/* Operating Conditions Register Response (R3) */</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define SDMC_R3_2P7_2P8         0x00008000  </span><span class="comment">/* Voltage Range 2.7V - 2.8V    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define SDMC_R3_2P8_2P9         0x00010000  </span><span class="comment">/* Voltage Range 2.8V - 2.9V    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define SDMC_R3_2P9_3P0         0x00020000  </span><span class="comment">/* Voltage Range 2.9V - 3.0V    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define SDMC_R3_3P0_3P1         0x00040000  </span><span class="comment">/* Voltage Range 3.0V - 3.1V    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define SDMC_R3_3P1_3P2         0x00080000  </span><span class="comment">/* Voltage Range 3.1V - 3.2V    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define SDMC_R3_3P2_3P3         0x00100000  </span><span class="comment">/* Voltage Range 3.2V - 3.3V    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define SDMC_R3_3P3_3P4         0x00200000  </span><span class="comment">/* Voltage Range 3.3V - 3.4V    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define SDMC_R3_3P4_3P5         0x00400000  </span><span class="comment">/* Voltage Range 3.4V - 3.5V    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define SDMC_R3_3P5_3P6         0x00800000  </span><span class="comment">/* Voltage Range 3.5V - 3.6V    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define SDMC_R3_S18A            0x01000000  </span><span class="comment">/* Switching to 1.8V accepted   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define SDMC_R3_UHS_II_STS      0x20000000  </span><span class="comment">/* UHS-II card status       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define SDMC_R3_CCS         0x40000000  </span><span class="comment">/* Card capacity status     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define SDMC_R3_BUSY            0x80000000  </span><span class="comment">/* Card power up status (busy)  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">/* Published RCA Response (R6) */</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define SDMC_R6_RCA_MASK        0xFFFF0000  </span><span class="comment">/* Relative card address mask   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define SDMC_R6_AKE_SEQ_ERROR       0x00000008  </span><span class="comment">/* Authentication Error     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define SDMC_R6_APP_CMD         0x00000020  </span><span class="comment">/* Next command is application  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define SDMC_R6_READY_FOR_DATA      0x00000100  </span><span class="comment">/* Card ready for data      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define SDMC_R6_CURRENT_STATE       0x00001E00  </span><span class="comment">/* Current card state       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define SDMC_R6_ERROR           0x00002000  </span><span class="comment">/* Unknown error        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define SDMC_R6_ILLEGAL_COMMAND     0x00004000  </span><span class="comment">/* Not a legal command      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define SDMC_R6_COM_CRC_ERROR       0x00008000  </span><span class="comment">/* Previous command CRC failed  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">/* ACMD41 Argument flags */</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define SDMC_OCR_MASK           0x00FFFF00  </span><span class="comment">/* OCR set mask         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define SDMC_ACMD41_S18R        0x01000000  </span><span class="comment">/* Switching to 1.8V request    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define SDMC_ACMD41_XPC         0x10000000  </span><span class="comment">/* Extended capacity power ctl  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define SDMC_ACMD41_HCS         0x40000000  </span><span class="comment">/* High capacity card support   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define SDMC_ABT            0x0CC0  </span><span class="comment">/* CMD12 - Abort            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define SDMC_CMD0           0x0000  </span><span class="comment">/* CMD0 - Go Idle State (Reset)     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define SDMC_CMD2           0x0209  </span><span class="comment">/* CMD2 - All send card identifier  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define SDMC_CMD3           0x031A  </span><span class="comment">/* CMD3 - Send relative card address    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define SDMC_CMD7           0x071B  </span><span class="comment">/* CMD7 - Select/Deselect card      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define SDMC_CMD8           0x081A  </span><span class="comment">/* CMD8 - Voltage check         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define SDMC_CMD9           0x0909  </span><span class="comment">/* CMD9 - Send CSD          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define SDMC_CMD10          0x0A09  </span><span class="comment">/* CMD10 - Send CID         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define SDMC_CMD12          0x0C1B  </span><span class="comment">/* CMD12 - Stop Transmission        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define SDMC_CMD13          0x0D1A  </span><span class="comment">/* CMD13 - Send status          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define SDMC_CMD16          0x101A  </span><span class="comment">/* CMD16 - Set block length     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define SDMC_CMD17          0x113A  </span><span class="comment">/* CMD17 - Single block read        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define SDMC_CMD55          0x371A  </span><span class="comment">/* CMD55 - Application specific command */</span><span class="preprocessor"></span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define SDMC_ACMD41         0x2902  </span><span class="comment">/* ACMD41 - Card Initialization/Inquiry */</span><span class="preprocessor"></span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define SDMC_CMD_DELAY          100000      </span><span class="comment">/* Delay in micro secs  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define SDMC_RC_OK          (0)</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define SDMC_RC_RECOVERABLE_ERR     (-1)</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define SDMC_RC_NON_RECOVERABLE_ERROR   (-2)</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define SDMC_CMD_NO_FLAGS       0x00    </span><span class="comment">/* No flags used with the command   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define SDMC_CMD_NO_ERR_RCVY        0x01    </span><span class="comment">/* Do not perform error recovery    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define SDMC_CMD_DAT_TRNS       0x02    </span><span class="comment">/* Wait for data transmission       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;devcall sdmc_issue_cmd_sync (<span class="keyword">volatile</span> <span class="keyword">struct</span> <a class="code" href="structsdmc__csreg.html">sdmc_csreg</a> *csrptr, uint16 cmd_value, uint32 arg_value, uint16* error_sts, uint8 flags);</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;devcall sdmc_issue_cmd_async (<span class="keyword">volatile</span> <span class="keyword">struct</span> <a class="code" href="structsdmc__csreg.html">sdmc_csreg</a> *csrptr, uint16 cmd_value, uint32 arg_value);</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;devcall sdmc_finalize_cmd_async (<span class="keyword">volatile</span> <span class="keyword">struct</span> <a class="code" href="structsdmc__csreg.html">sdmc_csreg</a> *csrptr, uint16* error_sts);</div><div class="ttc" id="structsdmc__cmd_html"><div class="ttname"><a href="structsdmc__cmd.html">sdmc_cmd</a></div><div class="ttdef"><b>Definition:</b> <a href="sdmc_8h_source.html#l00078">sdmc.h:78</a></div></div>
<div class="ttc" id="structsdmcblk_html"><div class="ttname"><a href="structsdmcblk.html">sdmcblk</a></div><div class="ttdef"><b>Definition:</b> <a href="sdmc_8h_source.html#l00008">sdmc.h:8</a></div></div>
<div class="ttc" id="structsdmc__csreg_html"><div class="ttname"><a href="structsdmc__csreg.html">sdmc_csreg</a></div><div class="ttdef"><b>Definition:</b> <a href="sdmc_8h_source.html#l00020">sdmc.h:20</a></div></div>
<div class="ttc" id="structsdmc__capabilities_html"><div class="ttname"><a href="structsdmc__capabilities.html">sdmc_capabilities</a></div><div class="ttdef"><b>Definition:</b> <a href="sdmc_8h_source.html#l00088">sdmc.h:88</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><b>sdmc.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
