,0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
Module Name,Signal Power(w),Logic Power(w),Static Power(w),Dynamic Power(w),Total Power(w),DataPath Delay(ns),F7_Muxes,F8_Muxes,LUT_as_Memory,LUT_as_Logic,Slice_LUTs,LUT2,LUT3,LUT4,LUT5,LUT6
top_CLA16,0.489,0.191,0.179,10.877,11.055,10.567,0.0,0.0,0.0,35.0,35.0,6.0,4.0,8.0,5.0,22.0
top_CLA32,2.989,0.498,0.332,23.962,24.293,17.505,0.0,0.0,0.0,97.0,97.0,26.0,9.0,14.0,15.0,59.0
top_CLA64,5.257,1.158,1.286,47.242,48.528,24.149,0.0,0.0,0.0,234.0,234.0,48.0,14.0,25.0,44.0,155.0
top_CLA8,0.157,0.054,0.149,5.272,5.421,8.651,0.0,0.0,0.0,8.0,8.0,1.0,4.0,1.0,4.0,2.0
