$date
	Mon Jun  9 14:05:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_Basic_Gates $end
$var wire 1 ! xor_out $end
$var wire 1 " xnor_out $end
$var wire 1 # or_out $end
$var wire 1 $ not_B $end
$var wire 1 % not_A $end
$var wire 1 & nor_out $end
$var wire 1 ' nand_out $end
$var wire 1 ( and_out $end
$var reg 1 ) a_in $end
$var reg 1 * b_in $end
$scope module uut $end
$var wire 1 ) a_in $end
$var wire 1 ( and_out $end
$var wire 1 * b_in $end
$var wire 1 ' nand_out $end
$var wire 1 & nor_out $end
$var wire 1 % not_A $end
$var wire 1 $ not_B $end
$var wire 1 # or_out $end
$var wire 1 " xnor_out $end
$var wire 1 ! xor_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0*
0)
0(
1'
1&
1%
1$
0#
1"
0!
$end
#10
0&
0"
0$
1#
1!
1*
#20
1$
0%
0*
1)
#30
0'
1"
0$
1(
0!
1*
#100
