INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-311] analyzing module stopwatch
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_3/project_3.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_3/project_3.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
WARNING: [VRFC 10-2845] overwriting previous definition of module display [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_3/project_3.srcs/sources_1/new/display.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_3/project_3.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
