vendor_name = ModelSim
source_file = 1, C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/FPGA_nes.bdf
source_file = 1, C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/nes.v
source_file = 1, C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/clock_gen.v
source_file = 1, C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/master_clock.qip
source_file = 1, C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/master_clock.v
source_file = 1, C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/master_clock/master_clock_0002.v
source_file = 1, C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/master_clock/master_clock_0002.qip
source_file = 1, C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/master_clock.sip
source_file = 1, alu.v
source_file = 1, cpu.v
source_file = 1, C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/mem.v
source_file = 1, C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/mem.qip
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/db/altsyncram_aov1.tdf
source_file = 1, C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/mem.hex
source_file = 1, C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/db/decode_dla.tdf
source_file = 1, C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/db/decode_61a.tdf
source_file = 1, C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/db/mux_tfb.tdf
design_name = FPGA_nes
instance = comp, \refclk~input\, refclk~input, FPGA_nes, 1
instance = comp, \rst~input\, rst~input, FPGA_nes, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, FPGA_nes, 1
