{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "ace3b365",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "tensor([ 1.1750, -0.6913, -1.1015,  ..., -0.5907,  2.2528, -0.2005],\n",
       "       device='cuda:0')"
      ]
     },
     "execution_count": 1,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import triton\n",
    "import triton.language as tl\n",
    "import torch\n",
    "\n",
    "@triton.jit\n",
    "def kernel(X, Y, Z, n: tl.constexpr):\n",
    "    i = tl.program_id(0)\n",
    "    off = i * 1024 + tl.arange(0, 1024)\n",
    "    tl.store(Z + off, tl.load(X + off) + tl.load(Y + off))\n",
    "\n",
    "# compile a kernel instance\n",
    "import numpy as np\n",
    "x = torch.randn(1024, device='cuda')\n",
    "y = torch.randn(1024, device='cuda')\n",
    "z = torch.empty_like(x)\n",
    "\n",
    "# force compilation\n",
    "kernel[(1,)](x, y, z, 1024)\n",
    "z"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "id": "c9a284bf",
   "metadata": {},
   "outputs": [],
   "source": [
    "def value(dict_):\n",
    "    assert len(dict_)==1, 'dict has more than one value' # we're assuming a single env & a single input set\n",
    "    return list(dict_.values())[0]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "id": "680182f3",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "//\n",
      "// Generated by LLVM NVPTX Back-End\n",
      "//\n",
      "\n",
      ".version 8.4\n",
      ".target sm_86\n",
      ".address_size 64\n",
      "\n",
      "\t// .globl\tkernel                  // -- Begin function kernel\n",
      "                                        // @kernel\n",
      ".visible .entry kernel(\n",
      "\t.param .u64 .ptr .global .align 1 kernel_param_0,\n",
      "\t.param .u64 .ptr .global .align 1 kernel_param_1,\n",
      "\t.param .u64 .ptr .global .align 1 kernel_param_2\n",
      ")\n",
      ".reqntid 128, 1, 1\n",
      "{\n",
      "\t.reg .pred \t%p<7>;\n",
      "\t.reg .b32 \t%r<31>;\n",
      "\t.reg .f32 \t%f<25>;\n",
      "\t.reg .b64 \t%rd<11>;\n",
      "\t.loc\t1 6 0                           // 3810643283.py:6:0\n",
      "$L__func_begin0:\n",
      "\t.loc\t1 6 0                           // 3810643283.py:6:0\n",
      "\n",
      "// %bb.0:\n",
      "\tld.param.u64 \t%rd7, [kernel_param_0];\n",
      "\tld.param.u64 \t%rd8, [kernel_param_1];\n",
      "$L__tmp0:\n",
      "\t.loc\t1 7 22                          // 3810643283.py:7:22\n",
      "\t// begin inline asm\n",
      "\tmov.u32 %r1, %ctaid.x;\n",
      "\t// end inline asm\n",
      "\t.loc\t1 8 14                          // 3810643283.py:8:14\n",
      "\tshl.b32 \t%r26, %r1, 10;\n",
      "\tld.param.u64 \t%rd9, [kernel_param_2];\n",
      "\t.loc\t1 8 34                          // 3810643283.py:8:34\n",
      "\tmov.u32 \t%r27, %tid.x;\n",
      "\tshl.b32 \t%r28, %r27, 2;\n",
      "\tand.b32  \t%r29, %r28, 508;\n",
      "\t.loc\t1 8 21                          // 3810643283.py:8:21\n",
      "\tor.b32  \t%r30, %r26, %r29;\n",
      "\t.loc\t1 9 17                          // 3810643283.py:9:17\n",
      "\tmul.wide.s32 \t%rd10, %r30, 4;\n",
      "\tadd.s64 \t%rd5, %rd9, %rd10;\n",
      "\tadd.s64 \t%rd6, %rd5, 2048;\n",
      "\t.loc\t1 9 34                          // 3810643283.py:9:34\n",
      "\tadd.s64 \t%rd1, %rd7, %rd10;\n",
      "\tadd.s64 \t%rd2, %rd1, 2048;\n",
      "\tmov.pred \t%p1, -1;\n",
      "\t.loc\t1 9 30                          // 3810643283.py:9:30\n",
      "\t// begin inline asm\n",
      "\tmov.u32 %r2, 0x0;\n",
      "\tmov.u32 %r3, 0x0;\n",
      "\tmov.u32 %r4, 0x0;\n",
      "\tmov.u32 %r5, 0x0;\n",
      "\t@%p1 ld.global.v4.b32 { %r2, %r3, %r4, %r5 }, [ %rd1 + 0 ];\n",
      "\t// end inline asm\n",
      "\tmov.b32 \t%f1, %r2;\n",
      "\tmov.b32 \t%f2, %r3;\n",
      "\tmov.b32 \t%f3, %r4;\n",
      "\tmov.b32 \t%f4, %r5;\n",
      "\t// begin inline asm\n",
      "\tmov.u32 %r6, 0x0;\n",
      "\tmov.u32 %r7, 0x0;\n",
      "\tmov.u32 %r8, 0x0;\n",
      "\tmov.u32 %r9, 0x0;\n",
      "\t@%p1 ld.global.v4.b32 { %r6, %r7, %r8, %r9 }, [ %rd2 + 0 ];\n",
      "\t// end inline asm\n",
      "\tmov.b32 \t%f5, %r6;\n",
      "\tmov.b32 \t%f6, %r7;\n",
      "\tmov.b32 \t%f7, %r8;\n",
      "\tmov.b32 \t%f8, %r9;\n",
      "\t.loc\t1 9 53                          // 3810643283.py:9:53\n",
      "\tadd.s64 \t%rd3, %rd8, %rd10;\n",
      "\tadd.s64 \t%rd4, %rd3, 2048;\n",
      "\t.loc\t1 9 49                          // 3810643283.py:9:49\n",
      "\t// begin inline asm\n",
      "\tmov.u32 %r10, 0x0;\n",
      "\tmov.u32 %r11, 0x0;\n",
      "\tmov.u32 %r12, 0x0;\n",
      "\tmov.u32 %r13, 0x0;\n",
      "\t@%p1 ld.global.v4.b32 { %r10, %r11, %r12, %r13 }, [ %rd3 + 0 ];\n",
      "\t// end inline asm\n",
      "\tmov.b32 \t%f9, %r10;\n",
      "\tmov.b32 \t%f10, %r11;\n",
      "\tmov.b32 \t%f11, %r12;\n",
      "\tmov.b32 \t%f12, %r13;\n",
      "\t// begin inline asm\n",
      "\tmov.u32 %r14, 0x0;\n",
      "\tmov.u32 %r15, 0x0;\n",
      "\tmov.u32 %r16, 0x0;\n",
      "\tmov.u32 %r17, 0x0;\n",
      "\t@%p1 ld.global.v4.b32 { %r14, %r15, %r16, %r17 }, [ %rd4 + 0 ];\n",
      "\t// end inline asm\n",
      "\tmov.b32 \t%f13, %r14;\n",
      "\tmov.b32 \t%f14, %r15;\n",
      "\tmov.b32 \t%f15, %r16;\n",
      "\tmov.b32 \t%f16, %r17;\n",
      "\t.loc\t1 9 41                          // 3810643283.py:9:41\n",
      "\tadd.f32 \t%f17, %f1, %f9;\n",
      "\tadd.f32 \t%f18, %f2, %f10;\n",
      "\tadd.f32 \t%f19, %f3, %f11;\n",
      "\tadd.f32 \t%f20, %f4, %f12;\n",
      "\tadd.f32 \t%f21, %f5, %f13;\n",
      "\tadd.f32 \t%f22, %f6, %f14;\n",
      "\tadd.f32 \t%f23, %f7, %f15;\n",
      "\tadd.f32 \t%f24, %f8, %f16;\n",
      "\t.loc\t1 9 22                          // 3810643283.py:9:22\n",
      "\tmov.b32 \t%r18, %f17;\n",
      "\tmov.b32 \t%r19, %f18;\n",
      "\tmov.b32 \t%r20, %f19;\n",
      "\tmov.b32 \t%r21, %f20;\n",
      "\t// begin inline asm\n",
      "\t@%p1 st.global.v4.b32 [ %rd5 + 0 ], { %r18, %r19, %r20, %r21 };\n",
      "\t// end inline asm\n",
      "\tmov.b32 \t%r22, %f21;\n",
      "\tmov.b32 \t%r23, %f22;\n",
      "\tmov.b32 \t%r24, %f23;\n",
      "\tmov.b32 \t%r25, %f24;\n",
      "\t// begin inline asm\n",
      "\t@%p1 st.global.v4.b32 [ %rd6 + 0 ], { %r22, %r23, %r24, %r25 };\n",
      "\t// end inline asm\n",
      "\t.loc\t1 9 4                           // 3810643283.py:9:4\n",
      "\tret;\n",
      "$L__tmp1:\n",
      "$L__func_end0:\n",
      "                                        // -- End function\n",
      "}\n",
      "\t.file\t1 \"/tmp/ipykernel_37411/3810643283.py\"\n",
      "\t.section\t.debug_abbrev\n",
      "\t{\n",
      ".b8 1                                   // Abbreviation Code\n",
      ".b8 17                                  // DW_TAG_compile_unit\n",
      ".b8 0                                   // DW_CHILDREN_no\n",
      ".b8 37                                  // DW_AT_producer\n",
      ".b8 8                                   // DW_FORM_string\n",
      ".b8 19                                  // DW_AT_language\n",
      ".b8 5                                   // DW_FORM_data2\n",
      ".b8 3                                   // DW_AT_name\n",
      ".b8 8                                   // DW_FORM_string\n",
      ".b8 16                                  // DW_AT_stmt_list\n",
      ".b8 6                                   // DW_FORM_data4\n",
      ".b8 27                                  // DW_AT_comp_dir\n",
      ".b8 8                                   // DW_FORM_string\n",
      ".b8 0                                   // EOM(1)\n",
      ".b8 0                                   // EOM(2)\n",
      ".b8 0                                   // EOM(3)\n",
      "\t}\n",
      "\t.section\t.debug_info\n",
      "\t{\n",
      ".b32 56                                 // Length of Unit\n",
      ".b8 2                                   // DWARF version number\n",
      ".b8 0\n",
      ".b32 .debug_abbrev                      // Offset Into Abbrev. Section\n",
      ".b8 8                                   // Address Size (in bytes)\n",
      ".b8 1                                   // Abbrev [1] 0xb:0x31 DW_TAG_compile_unit\n",
      ".b8 116                                 // DW_AT_producer\n",
      ".b8 114\n",
      ".b8 105\n",
      ".b8 116\n",
      ".b8 111\n",
      ".b8 110\n",
      ".b8 0\n",
      ".b8 2                                   // DW_AT_language\n",
      ".b8 0\n",
      ".b8 51                                  // DW_AT_name\n",
      ".b8 56\n",
      ".b8 49\n",
      ".b8 48\n",
      ".b8 54\n",
      ".b8 52\n",
      ".b8 51\n",
      ".b8 50\n",
      ".b8 56\n",
      ".b8 51\n",
      ".b8 46\n",
      ".b8 112\n",
      ".b8 121\n",
      ".b8 0\n",
      ".b32 .debug_line                        // DW_AT_stmt_list\n",
      ".b8 47                                  // DW_AT_comp_dir\n",
      ".b8 116\n",
      ".b8 109\n",
      ".b8 112\n",
      ".b8 47\n",
      ".b8 105\n",
      ".b8 112\n",
      ".b8 121\n",
      ".b8 107\n",
      ".b8 101\n",
      ".b8 114\n",
      ".b8 110\n",
      ".b8 101\n",
      ".b8 108\n",
      ".b8 95\n",
      ".b8 51\n",
      ".b8 55\n",
      ".b8 52\n",
      ".b8 49\n",
      ".b8 49\n",
      ".b8 0\n",
      "\t}\n",
      "\t.section\t.debug_macinfo\t{\t}\n",
      "\n"
     ]
    }
   ],
   "source": [
    "print(value(value(kernel.cache)).asm['ptx'])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "7ffc50d3",
   "metadata": {},
   "outputs": [
    {
     "ename": "AttributeError",
     "evalue": "'JITFunction' object has no attribute 'device_caches'",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mAttributeError\u001b[0m                            Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[3], line 1\u001b[0m\n\u001b[0;32m----> 1\u001b[0m \u001b[38;5;28mprint\u001b[39m(value(\u001b[43mkernel\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mdevice_caches\u001b[49m[\u001b[38;5;241m0\u001b[39m][\u001b[38;5;241m0\u001b[39m])\u001b[38;5;241m.\u001b[39masm[\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mptx\u001b[39m\u001b[38;5;124m\"\u001b[39m])\n",
      "\u001b[0;31mAttributeError\u001b[0m: 'JITFunction' object has no attribute 'device_caches'"
     ]
    }
   ],
   "source": [
    "print(value(kernel.device_caches[0][0]).asm[\"ptx\"])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "id": "d3dfda4f",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\"//\\n\"\n",
      "\"// Generated by LLVM NVPTX Back-End\\n\"\n",
      "\"//\\n\"\n",
      "\"\\n\"\n",
      "\".version 8.4\\n\"\n",
      "\".target sm_86\\n\"\n",
      "\".address_size 64\\n\"\n",
      "\"\\n\"\n",
      "\"\t// .globl\tkernel                  // -- Begin function kernel\\n\"\n",
      "\"                                        // @kernel\\n\"\n",
      "\".visible .entry kernel(\\n\"\n",
      "\"\t.param .u64 .ptr .global .align 1 kernel_param_0,\\n\"\n",
      "\"\t.param .u64 .ptr .global .align 1 kernel_param_1,\\n\"\n",
      "\"\t.param .u64 .ptr .global .align 1 kernel_param_2\\n\"\n",
      "\")\\n\"\n",
      "\".reqntid 128, 1, 1\\n\"\n",
      "\"{\\n\"\n",
      "\"\t.reg .pred \t%%p<7>;\\n\"\n",
      "\"\t.reg .b32 \t%%r<31>;\\n\"\n",
      "\"\t.reg .f32 \t%%f<25>;\\n\"\n",
      "\"\t.reg .b64 \t%%rd<11>;\\n\"\n",
      "\"\t.loc\t1 6 0                           // 3810643283.py:6:0\\n\"\n",
      "\"$L__func_begin0:\\n\"\n",
      "\"\t.loc\t1 6 0                           // 3810643283.py:6:0\\n\"\n",
      "\"\\n\"\n",
      "\"// %%bb.0:\\n\"\n",
      "\"\tld.param.u64 \t%%rd7, [kernel_param_0];\\n\"\n",
      "\"\tld.param.u64 \t%%rd8, [kernel_param_1];\\n\"\n",
      "\"$L__tmp0:\\n\"\n",
      "\"\t.loc\t1 7 22                          // 3810643283.py:7:22\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmov.u32 %%r1, %%ctaid.x;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t.loc\t1 8 14                          // 3810643283.py:8:14\\n\"\n",
      "\"\tshl.b32 \t%%r26, %%r1, 10;\\n\"\n",
      "\"\tld.param.u64 \t%%rd9, [kernel_param_2];\\n\"\n",
      "\"\t.loc\t1 8 34                          // 3810643283.py:8:34\\n\"\n",
      "\"\tmov.u32 \t%%r27, %%tid.x;\\n\"\n",
      "\"\tshl.b32 \t%%r28, %%r27, 2;\\n\"\n",
      "\"\tand.b32  \t%%r29, %%r28, 508;\\n\"\n",
      "\"\t.loc\t1 8 21                          // 3810643283.py:8:21\\n\"\n",
      "\"\tor.b32  \t%%r30, %%r26, %%r29;\\n\"\n",
      "\"\t.loc\t1 9 17                          // 3810643283.py:9:17\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd10, %%r30, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd5, %%rd9, %%rd10;\\n\"\n",
      "\"\tadd.s64 \t%%rd6, %%rd5, 2048;\\n\"\n",
      "\"\t.loc\t1 9 34                          // 3810643283.py:9:34\\n\"\n",
      "\"\tadd.s64 \t%%rd1, %%rd7, %%rd10;\\n\"\n",
      "\"\tadd.s64 \t%%rd2, %%rd1, 2048;\\n\"\n",
      "\"\tmov.pred \t%%p1, -1;\\n\"\n",
      "\"\t.loc\t1 9 30                          // 3810643283.py:9:30\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmov.u32 %%r2, 0x0;\\n\"\n",
      "\"\tmov.u32 %%r3, 0x0;\\n\"\n",
      "\"\tmov.u32 %%r4, 0x0;\\n\"\n",
      "\"\tmov.u32 %%r5, 0x0;\\n\"\n",
      "\"\t@%%p1 ld.global.v4.b32 { %%r2, %%r3, %%r4, %%r5 }, [ %%rd1 + 0 ];\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tmov.b32 \t%%f1, %%r2;\\n\"\n",
      "\"\tmov.b32 \t%%f2, %%r3;\\n\"\n",
      "\"\tmov.b32 \t%%f3, %%r4;\\n\"\n",
      "\"\tmov.b32 \t%%f4, %%r5;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmov.u32 %%r6, 0x0;\\n\"\n",
      "\"\tmov.u32 %%r7, 0x0;\\n\"\n",
      "\"\tmov.u32 %%r8, 0x0;\\n\"\n",
      "\"\tmov.u32 %%r9, 0x0;\\n\"\n",
      "\"\t@%%p1 ld.global.v4.b32 { %%r6, %%r7, %%r8, %%r9 }, [ %%rd2 + 0 ];\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tmov.b32 \t%%f5, %%r6;\\n\"\n",
      "\"\tmov.b32 \t%%f6, %%r7;\\n\"\n",
      "\"\tmov.b32 \t%%f7, %%r8;\\n\"\n",
      "\"\tmov.b32 \t%%f8, %%r9;\\n\"\n",
      "\"\t.loc\t1 9 53                          // 3810643283.py:9:53\\n\"\n",
      "\"\tadd.s64 \t%%rd3, %%rd8, %%rd10;\\n\"\n",
      "\"\tadd.s64 \t%%rd4, %%rd3, 2048;\\n\"\n",
      "\"\t.loc\t1 9 49                          // 3810643283.py:9:49\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmov.u32 %%r10, 0x0;\\n\"\n",
      "\"\tmov.u32 %%r11, 0x0;\\n\"\n",
      "\"\tmov.u32 %%r12, 0x0;\\n\"\n",
      "\"\tmov.u32 %%r13, 0x0;\\n\"\n",
      "\"\t@%%p1 ld.global.v4.b32 { %%r10, %%r11, %%r12, %%r13 }, [ %%rd3 + 0 ];\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tmov.b32 \t%%f9, %%r10;\\n\"\n",
      "\"\tmov.b32 \t%%f10, %%r11;\\n\"\n",
      "\"\tmov.b32 \t%%f11, %%r12;\\n\"\n",
      "\"\tmov.b32 \t%%f12, %%r13;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmov.u32 %%r14, 0x0;\\n\"\n",
      "\"\tmov.u32 %%r15, 0x0;\\n\"\n",
      "\"\tmov.u32 %%r16, 0x0;\\n\"\n",
      "\"\tmov.u32 %%r17, 0x0;\\n\"\n",
      "\"\t@%%p1 ld.global.v4.b32 { %%r14, %%r15, %%r16, %%r17 }, [ %%rd4 + 0 ];\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tmov.b32 \t%%f13, %%r14;\\n\"\n",
      "\"\tmov.b32 \t%%f14, %%r15;\\n\"\n",
      "\"\tmov.b32 \t%%f15, %%r16;\\n\"\n",
      "\"\tmov.b32 \t%%f16, %%r17;\\n\"\n",
      "\"\t.loc\t1 9 41                          // 3810643283.py:9:41\\n\"\n",
      "\"\tadd.f32 \t%%f17, %%f1, %%f9;\\n\"\n",
      "\"\tadd.f32 \t%%f18, %%f2, %%f10;\\n\"\n",
      "\"\tadd.f32 \t%%f19, %%f3, %%f11;\\n\"\n",
      "\"\tadd.f32 \t%%f20, %%f4, %%f12;\\n\"\n",
      "\"\tadd.f32 \t%%f21, %%f5, %%f13;\\n\"\n",
      "\"\tadd.f32 \t%%f22, %%f6, %%f14;\\n\"\n",
      "\"\tadd.f32 \t%%f23, %%f7, %%f15;\\n\"\n",
      "\"\tadd.f32 \t%%f24, %%f8, %%f16;\\n\"\n",
      "\"\t.loc\t1 9 22                          // 3810643283.py:9:22\\n\"\n",
      "\"\tmov.b32 \t%%r18, %%f17;\\n\"\n",
      "\"\tmov.b32 \t%%r19, %%f18;\\n\"\n",
      "\"\tmov.b32 \t%%r20, %%f19;\\n\"\n",
      "\"\tmov.b32 \t%%r21, %%f20;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p1 st.global.v4.b32 [ %%rd5 + 0 ], { %%r18, %%r19, %%r20, %%r21 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tmov.b32 \t%%r22, %%f21;\\n\"\n",
      "\"\tmov.b32 \t%%r23, %%f22;\\n\"\n",
      "\"\tmov.b32 \t%%r24, %%f23;\\n\"\n",
      "\"\tmov.b32 \t%%r25, %%f24;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p1 st.global.v4.b32 [ %%rd6 + 0 ], { %%r22, %%r23, %%r24, %%r25 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t.loc\t1 9 4                           // 3810643283.py:9:4\\n\"\n",
      "\"\tret;\\n\"\n",
      "\"$L__tmp1:\\n\"\n",
      "\"$L__func_end0:\\n\"\n",
      "\"                                        // -- End function\\n\"\n",
      "\"}\\n\"\n",
      "\"\t.file\t1 \"/tmp/ipykernel_37411/3810643283.py\"\\n\"\n",
      "\"\t.section\t.debug_abbrev\\n\"\n",
      "\"\t{\\n\"\n",
      "\".b8 1                                   // Abbreviation Code\\n\"\n",
      "\".b8 17                                  // DW_TAG_compile_unit\\n\"\n",
      "\".b8 0                                   // DW_CHILDREN_no\\n\"\n",
      "\".b8 37                                  // DW_AT_producer\\n\"\n",
      "\".b8 8                                   // DW_FORM_string\\n\"\n",
      "\".b8 19                                  // DW_AT_language\\n\"\n",
      "\".b8 5                                   // DW_FORM_data2\\n\"\n",
      "\".b8 3                                   // DW_AT_name\\n\"\n",
      "\".b8 8                                   // DW_FORM_string\\n\"\n",
      "\".b8 16                                  // DW_AT_stmt_list\\n\"\n",
      "\".b8 6                                   // DW_FORM_data4\\n\"\n",
      "\".b8 27                                  // DW_AT_comp_dir\\n\"\n",
      "\".b8 8                                   // DW_FORM_string\\n\"\n",
      "\".b8 0                                   // EOM(1)\\n\"\n",
      "\".b8 0                                   // EOM(2)\\n\"\n",
      "\".b8 0                                   // EOM(3)\\n\"\n",
      "\"\t}\\n\"\n",
      "\"\t.section\t.debug_info\\n\"\n",
      "\"\t{\\n\"\n",
      "\".b32 56                                 // Length of Unit\\n\"\n",
      "\".b8 2                                   // DWARF version number\\n\"\n",
      "\".b8 0\\n\"\n",
      "\".b32 .debug_abbrev                      // Offset Into Abbrev. Section\\n\"\n",
      "\".b8 8                                   // Address Size (in bytes)\\n\"\n",
      "\".b8 1                                   // Abbrev [1] 0xb:0x31 DW_TAG_compile_unit\\n\"\n",
      "\".b8 116                                 // DW_AT_producer\\n\"\n",
      "\".b8 114\\n\"\n",
      "\".b8 105\\n\"\n",
      "\".b8 116\\n\"\n",
      "\".b8 111\\n\"\n",
      "\".b8 110\\n\"\n",
      "\".b8 0\\n\"\n",
      "\".b8 2                                   // DW_AT_language\\n\"\n",
      "\".b8 0\\n\"\n",
      "\".b8 51                                  // DW_AT_name\\n\"\n",
      "\".b8 56\\n\"\n",
      "\".b8 49\\n\"\n",
      "\".b8 48\\n\"\n",
      "\".b8 54\\n\"\n",
      "\".b8 52\\n\"\n",
      "\".b8 51\\n\"\n",
      "\".b8 50\\n\"\n",
      "\".b8 56\\n\"\n",
      "\".b8 51\\n\"\n",
      "\".b8 46\\n\"\n",
      "\".b8 112\\n\"\n",
      "\".b8 121\\n\"\n",
      "\".b8 0\\n\"\n",
      "\".b32 .debug_line                        // DW_AT_stmt_list\\n\"\n",
      "\".b8 47                                  // DW_AT_comp_dir\\n\"\n",
      "\".b8 116\\n\"\n",
      "\".b8 109\\n\"\n",
      "\".b8 112\\n\"\n",
      "\".b8 47\\n\"\n",
      "\".b8 105\\n\"\n",
      "\".b8 112\\n\"\n",
      "\".b8 121\\n\"\n",
      "\".b8 107\\n\"\n",
      "\".b8 101\\n\"\n",
      "\".b8 114\\n\"\n",
      "\".b8 110\\n\"\n",
      "\".b8 101\\n\"\n",
      "\".b8 108\\n\"\n",
      "\".b8 95\\n\"\n",
      "\".b8 51\\n\"\n",
      "\".b8 55\\n\"\n",
      "\".b8 52\\n\"\n",
      "\".b8 49\\n\"\n",
      "\".b8 49\\n\"\n",
      "\".b8 0\\n\"\n",
      "\"\t}\\n\"\n",
      "\"\t.section\t.debug_macinfo\t{\t}\\n\"\n",
      "\"\\n\"\n"
     ]
    }
   ],
   "source": [
    "code = value(value(kernel.cache)).asm['ptx']\n",
    "\n",
    "def san(x:str):\n",
    "    return x.replace(\"%\", \"%%\")\n",
    "    \n",
    "\n",
    "print('\\n'.join([\"\\\"\" + san(x) + \"\\\\n\\\"\" for x in code.split(\"\\n\")]))"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e1c099e3",
   "metadata": {},
   "source": [
    "## Matmul"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "95739b9d",
   "metadata": {},
   "outputs": [],
   "source": [
    "import triton\n",
    "import triton.language as tl\n",
    "import torch\n",
    "# import pdb\n",
    "# Kernel: computes C = A @ B\n",
    "@triton.jit\n",
    "def matmul_kernel(\n",
    "    A_ptr, B_ptr, C_ptr,       # pointers to matrices\n",
    "    M, N, K,                   # matrix dimensions\n",
    "    stride_am, stride_ak,      # A strides\n",
    "    stride_bk, stride_bn,      # B strides\n",
    "    stride_cm, stride_cn,      # C strides\n",
    "    BLOCK_M: tl.constexpr,     # block sizes\n",
    "    BLOCK_N: tl.constexpr,\n",
    "    BLOCK_K: tl.constexpr,\n",
    "):\n",
    "    pid_m = tl.program_id(0)\n",
    "    pid_n = tl.program_id(1)\n",
    "\n",
    "    # Compute block offsets\n",
    "    offs_m = pid_m * BLOCK_M + tl.arange(0, BLOCK_M)\n",
    "    offs_n = pid_n * BLOCK_N + tl.arange(0, BLOCK_N)\n",
    "\n",
    "    acc = tl.zeros((BLOCK_M, BLOCK_N), dtype=tl.float32)\n",
    "\n",
    "    for k in range(0, K, BLOCK_K):\n",
    "        offs_k = k + tl.arange(0, BLOCK_K)\n",
    "        a = tl.load(A_ptr + (offs_m[:, None] * stride_am + offs_k[None, :] * stride_ak))\n",
    "        b = tl.load(B_ptr + (offs_k[:, None] * stride_bk + offs_n[None, :] * stride_bn))\n",
    "        acc += tl.dot(a, b)\n",
    "\n",
    "    tl.store(C_ptr + (offs_m[:, None] * stride_cm + offs_n[None, :] * stride_cn), acc)\n",
    "\n",
    "# Python wrapper\n",
    "def matmul(A, B):\n",
    "    M, K = A.shape\n",
    "    K, N = B.shape\n",
    "    C = torch.empty((M, N), device=A.device, dtype=torch.float32)\n",
    "\n",
    "    BLOCK = 8  # you can tune this\n",
    "    grid = (triton.cdiv(M, BLOCK), triton.cdiv(N, BLOCK))\n",
    "    matmul_kernel[grid](\n",
    "        A, B, C,\n",
    "        M, N, K,\n",
    "        A.stride(0), A.stride(1),\n",
    "        B.stride(0), B.stride(1),\n",
    "        C.stride(0), C.stride(1),\n",
    "        BLOCK, BLOCK, BLOCK\n",
    "    )\n",
    "    return C\n",
    "\n",
    "# Example usage\n",
    "A = torch.randn(128, 128, device='cuda', dtype=torch.float32)\n",
    "B = torch.randn(128, 128, device='cuda', dtype=torch.float32)\n",
    "# # pdb.set_trace()\n",
    "C = matmul(A, B)\n",
    "# print(torch.allclose(C, A @ B))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 58,
   "id": "ae2edf9a",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "128 1 128 1 128 1\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "<triton.compiler.compiler.CompiledKernel at 0x7fd925ab7a10>"
      ]
     },
     "execution_count": 58,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "M, K = A.shape\n",
    "K, N = B.shape\n",
    "C = torch.empty((M, N), device=A.device, dtype=torch.float32)\n",
    "\n",
    "BLOCK = 16  # you can tune this\n",
    "grid = (1,)\n",
    "print(A.stride(0), A.stride(1),\n",
    "    B.stride(0), B.stride(1),\n",
    "    C.stride(0), C.stride(1))\n",
    "matmul_kernel[grid](\n",
    "    A, B, C,\n",
    "    M, N, K,\n",
    "    A.stride(0), A.stride(1),\n",
    "    B.stride(0), B.stride(1),\n",
    "    C.stride(0), C.stride(1),\n",
    "    BLOCK, BLOCK, BLOCK\n",
    ")\n",
    "# return C"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 50,
   "id": "3e12f65c",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[12, 13, 14]\n"
     ]
    }
   ],
   "source": [
    "print(matmul_kernel.constexprs)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 51,
   "id": "7246fb1d",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'source': '#loc = loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0)\\nmodule {\\n  tt.func public @matmul_kernel(%arg0: !tt.ptr<f32> {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0), %arg1: !tt.ptr<f32> {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0), %arg2: !tt.ptr<f32> {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0), %arg3: i32 {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0), %arg4: i32 {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0), %arg5: i32 {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0), %arg6: i32 {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0), %arg7: i32 {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0), %arg8: i32 {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0)) attributes {noinline = false} {\\n    %0 = tt.get_program_id x : i32 loc(#loc1)\\n    %1 = tt.get_program_id y : i32 loc(#loc2)\\n    %c16_i32 = arith.constant 16 : i32 loc(#loc3)\\n    %c16_i32_0 = arith.constant 16 : i32 loc(#loc3)\\n    %2 = arith.extsi %0 : i32 to i64 loc(#loc3)\\n    %3 = arith.extsi %c16_i32_0 : i32 to i64 loc(#loc3)\\n    %4 = arith.muli %2, %3 : i64 loc(#loc3)\\n    %c2147483647_i64 = arith.constant 2147483647 : i64 loc(#loc3)\\n    %c-2147483648_i64 = arith.constant -2147483648 : i64 loc(#loc3)\\n    %5 = arith.cmpi sle, %4, %c2147483647_i64 : i64 loc(#loc3)\\n    %6 = arith.cmpi sge, %4, %c-2147483648_i64 : i64 loc(#loc3)\\n    %7 = arith.andi %5, %6 : i1 loc(#loc3)\\n    %8 = arith.muli %0, %c16_i32_0 : i32 loc(#loc3)\\n    %9 = tt.make_range {end = 16 : i32, start = 0 : i32} : tensor<16xi32> loc(#loc4)\\n    %10 = tt.splat %8 : i32 -> tensor<16xi32> loc(#loc5)\\n    %11 = arith.extsi %10 : tensor<16xi32> to tensor<16xi64> loc(#loc5)\\n    %12 = arith.extsi %9 : tensor<16xi32> to tensor<16xi64> loc(#loc5)\\n    %13 = arith.addi %11, %12 : tensor<16xi64> loc(#loc5)\\n    %c2147483647_i64_1 = arith.constant 2147483647 : i64 loc(#loc5)\\n    %c-2147483648_i64_2 = arith.constant -2147483648 : i64 loc(#loc5)\\n    %cst = arith.constant dense<2147483647> : tensor<16xi64> loc(#loc5)\\n    %14 = arith.cmpi sle, %13, %cst : tensor<16xi64> loc(#loc5)\\n    %cst_3 = arith.constant dense<-2147483648> : tensor<16xi64> loc(#loc5)\\n    %15 = arith.cmpi sge, %13, %cst_3 : tensor<16xi64> loc(#loc5)\\n    %16 = arith.andi %14, %15 : tensor<16xi1> loc(#loc5)\\n    %17 = arith.addi %10, %9 : tensor<16xi32> loc(#loc5)\\n    %c16_i32_4 = arith.constant 16 : i32 loc(#loc6)\\n    %c16_i32_5 = arith.constant 16 : i32 loc(#loc6)\\n    %18 = arith.extsi %1 : i32 to i64 loc(#loc6)\\n    %19 = arith.extsi %c16_i32_5 : i32 to i64 loc(#loc6)\\n    %20 = arith.muli %18, %19 : i64 loc(#loc6)\\n    %c2147483647_i64_6 = arith.constant 2147483647 : i64 loc(#loc6)\\n    %c-2147483648_i64_7 = arith.constant -2147483648 : i64 loc(#loc6)\\n    %21 = arith.cmpi sle, %20, %c2147483647_i64_6 : i64 loc(#loc6)\\n    %22 = arith.cmpi sge, %20, %c-2147483648_i64_7 : i64 loc(#loc6)\\n    %23 = arith.andi %21, %22 : i1 loc(#loc6)\\n    %24 = arith.muli %1, %c16_i32_5 : i32 loc(#loc6)\\n    %25 = tt.make_range {end = 16 : i32, start = 0 : i32} : tensor<16xi32> loc(#loc7)\\n    %26 = tt.splat %24 : i32 -> tensor<16xi32> loc(#loc8)\\n    %27 = arith.extsi %26 : tensor<16xi32> to tensor<16xi64> loc(#loc8)\\n    %28 = arith.extsi %25 : tensor<16xi32> to tensor<16xi64> loc(#loc8)\\n    %29 = arith.addi %27, %28 : tensor<16xi64> loc(#loc8)\\n    %c2147483647_i64_8 = arith.constant 2147483647 : i64 loc(#loc8)\\n    %c-2147483648_i64_9 = arith.constant -2147483648 : i64 loc(#loc8)\\n    %cst_10 = arith.constant dense<2147483647> : tensor<16xi64> loc(#loc8)\\n    %30 = arith.cmpi sle, %29, %cst_10 : tensor<16xi64> loc(#loc8)\\n    %cst_11 = arith.constant dense<-2147483648> : tensor<16xi64> loc(#loc8)\\n    %31 = arith.cmpi sge, %29, %cst_11 : tensor<16xi64> loc(#loc8)\\n    %32 = arith.andi %30, %31 : tensor<16xi1> loc(#loc8)\\n    %33 = arith.addi %26, %25 : tensor<16xi32> loc(#loc8)\\n    %34 = tt.call @\"triton.language.standard.zeros____(0, 0)cconstexpr_16__(0, 1)cconstexpr_16__(1,)cconstexpr_fp32_\"() : () -> tensor<16x16xf32> loc(#loc9)\\n    %c0_i32 = arith.constant 0 : i32 loc(#loc10)\\n    %c16_i32_12 = arith.constant 16 : i32 loc(#loc10)\\n    %35 = arith.bitcast %c0_i32 : i32 to i32 loc(#loc10)\\n    %36 = arith.bitcast %arg5 : i32 to i32 loc(#loc10)\\n    %37 = arith.bitcast %c16_i32_12 : i32 to i32 loc(#loc10)\\n    %38 = ub.poison : i32 loc(#loc10)\\n    %39 = scf.for %arg9 = %35 to %36 step %37 iter_args(%arg10 = %34) -> (tensor<16x16xf32>)  : i32 {\\n      %68 = tt.make_range {end = 16 : i32, start = 0 : i32} : tensor<16xi32> loc(#loc11)\\n      %69 = tt.splat %arg9 : i32 -> tensor<16xi32> loc(#loc12)\\n      %70 = arith.extsi %69 : tensor<16xi32> to tensor<16xi64> loc(#loc12)\\n      %71 = arith.extsi %68 : tensor<16xi32> to tensor<16xi64> loc(#loc12)\\n      %72 = arith.addi %70, %71 : tensor<16xi64> loc(#loc12)\\n      %c2147483647_i64_27 = arith.constant 2147483647 : i64 loc(#loc12)\\n      %c-2147483648_i64_28 = arith.constant -2147483648 : i64 loc(#loc12)\\n      %cst_29 = arith.constant dense<2147483647> : tensor<16xi64> loc(#loc12)\\n      %73 = arith.cmpi sle, %72, %cst_29 : tensor<16xi64> loc(#loc12)\\n      %cst_30 = arith.constant dense<-2147483648> : tensor<16xi64> loc(#loc12)\\n      %74 = arith.cmpi sge, %72, %cst_30 : tensor<16xi64> loc(#loc12)\\n      %75 = arith.andi %73, %74 : tensor<16xi1> loc(#loc12)\\n      %76 = arith.addi %69, %68 : tensor<16xi32> loc(#loc12)\\n      %77 = tt.expand_dims %17 {axis = 1 : i32} : tensor<16xi32> -> tensor<16x1xi32> loc(#loc13)\\n      %78 = tt.splat %arg6 : i32 -> tensor<16x1xi32> loc(#loc14)\\n      %79 = arith.extsi %77 : tensor<16x1xi32> to tensor<16x1xi64> loc(#loc14)\\n      %80 = arith.extsi %78 : tensor<16x1xi32> to tensor<16x1xi64> loc(#loc14)\\n      %81 = arith.muli %79, %80 : tensor<16x1xi64> loc(#loc14)\\n      %c2147483647_i64_31 = arith.constant 2147483647 : i64 loc(#loc14)\\n      %c-2147483648_i64_32 = arith.constant -2147483648 : i64 loc(#loc14)\\n      %cst_33 = arith.constant dense<2147483647> : tensor<16x1xi64> loc(#loc14)\\n      %82 = arith.cmpi sle, %81, %cst_33 : tensor<16x1xi64> loc(#loc14)\\n      %cst_34 = arith.constant dense<-2147483648> : tensor<16x1xi64> loc(#loc14)\\n      %83 = arith.cmpi sge, %81, %cst_34 : tensor<16x1xi64> loc(#loc14)\\n      %84 = arith.andi %82, %83 : tensor<16x1xi1> loc(#loc14)\\n      %85 = arith.muli %77, %78 : tensor<16x1xi32> loc(#loc14)\\n      %86 = tt.expand_dims %76 {axis = 0 : i32} : tensor<16xi32> -> tensor<1x16xi32> loc(#loc15)\\n      %c1_i32_35 = arith.constant 1 : i32 loc(#loc16)\\n      %c1_i32_36 = arith.constant 1 : i32 loc(#loc16)\\n      %cst_37 = arith.constant dense<1> : tensor<1x16xi32> loc(#loc16)\\n      %87 = arith.extsi %86 : tensor<1x16xi32> to tensor<1x16xi64> loc(#loc16)\\n      %88 = arith.extsi %cst_37 : tensor<1x16xi32> to tensor<1x16xi64> loc(#loc16)\\n      %89 = arith.muli %87, %88 : tensor<1x16xi64> loc(#loc16)\\n      %c2147483647_i64_38 = arith.constant 2147483647 : i64 loc(#loc16)\\n      %c-2147483648_i64_39 = arith.constant -2147483648 : i64 loc(#loc16)\\n      %cst_40 = arith.constant dense<2147483647> : tensor<1x16xi64> loc(#loc16)\\n      %90 = arith.cmpi sle, %89, %cst_40 : tensor<1x16xi64> loc(#loc16)\\n      %cst_41 = arith.constant dense<-2147483648> : tensor<1x16xi64> loc(#loc16)\\n      %91 = arith.cmpi sge, %89, %cst_41 : tensor<1x16xi64> loc(#loc16)\\n      %92 = arith.andi %90, %91 : tensor<1x16xi1> loc(#loc16)\\n      %93 = arith.muli %86, %cst_37 : tensor<1x16xi32> loc(#loc16)\\n      %94 = tt.broadcast %85 : tensor<16x1xi32> -> tensor<16x16xi32> loc(#loc17)\\n      %95 = tt.broadcast %93 : tensor<1x16xi32> -> tensor<16x16xi32> loc(#loc17)\\n      %96 = arith.extsi %94 : tensor<16x16xi32> to tensor<16x16xi64> loc(#loc17)\\n      %97 = arith.extsi %95 : tensor<16x16xi32> to tensor<16x16xi64> loc(#loc17)\\n      %98 = arith.addi %96, %97 : tensor<16x16xi64> loc(#loc17)\\n      %c2147483647_i64_42 = arith.constant 2147483647 : i64 loc(#loc17)\\n      %c-2147483648_i64_43 = arith.constant -2147483648 : i64 loc(#loc17)\\n      %cst_44 = arith.constant dense<2147483647> : tensor<16x16xi64> loc(#loc17)\\n      %99 = arith.cmpi sle, %98, %cst_44 : tensor<16x16xi64> loc(#loc17)\\n      %cst_45 = arith.constant dense<-2147483648> : tensor<16x16xi64> loc(#loc17)\\n      %100 = arith.cmpi sge, %98, %cst_45 : tensor<16x16xi64> loc(#loc17)\\n      %101 = arith.andi %99, %100 : tensor<16x16xi1> loc(#loc17)\\n      %102 = arith.addi %94, %95 : tensor<16x16xi32> loc(#loc17)\\n      %103 = tt.splat %arg0 : !tt.ptr<f32> -> tensor<16x16x!tt.ptr<f32>> loc(#loc18)\\n      %104 = tt.addptr %103, %102 : tensor<16x16x!tt.ptr<f32>>, tensor<16x16xi32> loc(#loc18)\\n      %105 = tt.load %104 : tensor<16x16x!tt.ptr<f32>> loc(#loc19)\\n      %106 = tt.expand_dims %76 {axis = 1 : i32} : tensor<16xi32> -> tensor<16x1xi32> loc(#loc20)\\n      %107 = tt.splat %arg7 : i32 -> tensor<16x1xi32> loc(#loc21)\\n      %108 = arith.extsi %106 : tensor<16x1xi32> to tensor<16x1xi64> loc(#loc21)\\n      %109 = arith.extsi %107 : tensor<16x1xi32> to tensor<16x1xi64> loc(#loc21)\\n      %110 = arith.muli %108, %109 : tensor<16x1xi64> loc(#loc21)\\n      %c2147483647_i64_46 = arith.constant 2147483647 : i64 loc(#loc21)\\n      %c-2147483648_i64_47 = arith.constant -2147483648 : i64 loc(#loc21)\\n      %cst_48 = arith.constant dense<2147483647> : tensor<16x1xi64> loc(#loc21)\\n      %111 = arith.cmpi sle, %110, %cst_48 : tensor<16x1xi64> loc(#loc21)\\n      %cst_49 = arith.constant dense<-2147483648> : tensor<16x1xi64> loc(#loc21)\\n      %112 = arith.cmpi sge, %110, %cst_49 : tensor<16x1xi64> loc(#loc21)\\n      %113 = arith.andi %111, %112 : tensor<16x1xi1> loc(#loc21)\\n      %114 = arith.muli %106, %107 : tensor<16x1xi32> loc(#loc21)\\n      %115 = tt.expand_dims %33 {axis = 0 : i32} : tensor<16xi32> -> tensor<1x16xi32> loc(#loc22)\\n      %c1_i32_50 = arith.constant 1 : i32 loc(#loc23)\\n      %c1_i32_51 = arith.constant 1 : i32 loc(#loc23)\\n      %cst_52 = arith.constant dense<1> : tensor<1x16xi32> loc(#loc23)\\n      %116 = arith.extsi %115 : tensor<1x16xi32> to tensor<1x16xi64> loc(#loc23)\\n      %117 = arith.extsi %cst_52 : tensor<1x16xi32> to tensor<1x16xi64> loc(#loc23)\\n      %118 = arith.muli %116, %117 : tensor<1x16xi64> loc(#loc23)\\n      %c2147483647_i64_53 = arith.constant 2147483647 : i64 loc(#loc23)\\n      %c-2147483648_i64_54 = arith.constant -2147483648 : i64 loc(#loc23)\\n      %cst_55 = arith.constant dense<2147483647> : tensor<1x16xi64> loc(#loc23)\\n      %119 = arith.cmpi sle, %118, %cst_55 : tensor<1x16xi64> loc(#loc23)\\n      %cst_56 = arith.constant dense<-2147483648> : tensor<1x16xi64> loc(#loc23)\\n      %120 = arith.cmpi sge, %118, %cst_56 : tensor<1x16xi64> loc(#loc23)\\n      %121 = arith.andi %119, %120 : tensor<1x16xi1> loc(#loc23)\\n      %122 = arith.muli %115, %cst_52 : tensor<1x16xi32> loc(#loc23)\\n      %123 = tt.broadcast %114 : tensor<16x1xi32> -> tensor<16x16xi32> loc(#loc24)\\n      %124 = tt.broadcast %122 : tensor<1x16xi32> -> tensor<16x16xi32> loc(#loc24)\\n      %125 = arith.extsi %123 : tensor<16x16xi32> to tensor<16x16xi64> loc(#loc24)\\n      %126 = arith.extsi %124 : tensor<16x16xi32> to tensor<16x16xi64> loc(#loc24)\\n      %127 = arith.addi %125, %126 : tensor<16x16xi64> loc(#loc24)\\n      %c2147483647_i64_57 = arith.constant 2147483647 : i64 loc(#loc24)\\n      %c-2147483648_i64_58 = arith.constant -2147483648 : i64 loc(#loc24)\\n      %cst_59 = arith.constant dense<2147483647> : tensor<16x16xi64> loc(#loc24)\\n      %128 = arith.cmpi sle, %127, %cst_59 : tensor<16x16xi64> loc(#loc24)\\n      %cst_60 = arith.constant dense<-2147483648> : tensor<16x16xi64> loc(#loc24)\\n      %129 = arith.cmpi sge, %127, %cst_60 : tensor<16x16xi64> loc(#loc24)\\n      %130 = arith.andi %128, %129 : tensor<16x16xi1> loc(#loc24)\\n      %131 = arith.addi %123, %124 : tensor<16x16xi32> loc(#loc24)\\n      %132 = tt.splat %arg1 : !tt.ptr<f32> -> tensor<16x16x!tt.ptr<f32>> loc(#loc25)\\n      %133 = tt.addptr %132, %131 : tensor<16x16x!tt.ptr<f32>>, tensor<16x16xi32> loc(#loc25)\\n      %134 = tt.load %133 : tensor<16x16x!tt.ptr<f32>> loc(#loc26)\\n      %cst_61 = arith.constant 0.000000e+00 : f32 loc(#loc27)\\n      %cst_62 = arith.constant dense<0.000000e+00> : tensor<16x16xf32> loc(#loc27)\\n      %135 = tt.dot %105, %134, %cst_62, inputPrecision = tf32 : tensor<16x16xf32> * tensor<16x16xf32> -> tensor<16x16xf32> loc(#loc27)\\n      %136 = arith.addf %arg10, %135 : tensor<16x16xf32> loc(#loc28)\\n      scf.yield %136 : tensor<16x16xf32> loc(#loc29)\\n    } loc(#loc10)\\n    %40 = tt.expand_dims %17 {axis = 1 : i32} : tensor<16xi32> -> tensor<16x1xi32> loc(#loc30)\\n    %41 = tt.splat %arg8 : i32 -> tensor<16x1xi32> loc(#loc31)\\n    %42 = arith.extsi %40 : tensor<16x1xi32> to tensor<16x1xi64> loc(#loc31)\\n    %43 = arith.extsi %41 : tensor<16x1xi32> to tensor<16x1xi64> loc(#loc31)\\n    %44 = arith.muli %42, %43 : tensor<16x1xi64> loc(#loc31)\\n    %c2147483647_i64_13 = arith.constant 2147483647 : i64 loc(#loc31)\\n    %c-2147483648_i64_14 = arith.constant -2147483648 : i64 loc(#loc31)\\n    %cst_15 = arith.constant dense<2147483647> : tensor<16x1xi64> loc(#loc31)\\n    %45 = arith.cmpi sle, %44, %cst_15 : tensor<16x1xi64> loc(#loc31)\\n    %cst_16 = arith.constant dense<-2147483648> : tensor<16x1xi64> loc(#loc31)\\n    %46 = arith.cmpi sge, %44, %cst_16 : tensor<16x1xi64> loc(#loc31)\\n    %47 = arith.andi %45, %46 : tensor<16x1xi1> loc(#loc31)\\n    %48 = arith.muli %40, %41 : tensor<16x1xi32> loc(#loc31)\\n    %49 = tt.expand_dims %33 {axis = 0 : i32} : tensor<16xi32> -> tensor<1x16xi32> loc(#loc32)\\n    %c1_i32 = arith.constant 1 : i32 loc(#loc33)\\n    %c1_i32_17 = arith.constant 1 : i32 loc(#loc33)\\n    %cst_18 = arith.constant dense<1> : tensor<1x16xi32> loc(#loc33)\\n    %50 = arith.extsi %49 : tensor<1x16xi32> to tensor<1x16xi64> loc(#loc33)\\n    %51 = arith.extsi %cst_18 : tensor<1x16xi32> to tensor<1x16xi64> loc(#loc33)\\n    %52 = arith.muli %50, %51 : tensor<1x16xi64> loc(#loc33)\\n    %c2147483647_i64_19 = arith.constant 2147483647 : i64 loc(#loc33)\\n    %c-2147483648_i64_20 = arith.constant -2147483648 : i64 loc(#loc33)\\n    %cst_21 = arith.constant dense<2147483647> : tensor<1x16xi64> loc(#loc33)\\n    %53 = arith.cmpi sle, %52, %cst_21 : tensor<1x16xi64> loc(#loc33)\\n    %cst_22 = arith.constant dense<-2147483648> : tensor<1x16xi64> loc(#loc33)\\n    %54 = arith.cmpi sge, %52, %cst_22 : tensor<1x16xi64> loc(#loc33)\\n    %55 = arith.andi %53, %54 : tensor<1x16xi1> loc(#loc33)\\n    %56 = arith.muli %49, %cst_18 : tensor<1x16xi32> loc(#loc33)\\n    %57 = tt.broadcast %48 : tensor<16x1xi32> -> tensor<16x16xi32> loc(#loc34)\\n    %58 = tt.broadcast %56 : tensor<1x16xi32> -> tensor<16x16xi32> loc(#loc34)\\n    %59 = arith.extsi %57 : tensor<16x16xi32> to tensor<16x16xi64> loc(#loc34)\\n    %60 = arith.extsi %58 : tensor<16x16xi32> to tensor<16x16xi64> loc(#loc34)\\n    %61 = arith.addi %59, %60 : tensor<16x16xi64> loc(#loc34)\\n    %c2147483647_i64_23 = arith.constant 2147483647 : i64 loc(#loc34)\\n    %c-2147483648_i64_24 = arith.constant -2147483648 : i64 loc(#loc34)\\n    %cst_25 = arith.constant dense<2147483647> : tensor<16x16xi64> loc(#loc34)\\n    %62 = arith.cmpi sle, %61, %cst_25 : tensor<16x16xi64> loc(#loc34)\\n    %cst_26 = arith.constant dense<-2147483648> : tensor<16x16xi64> loc(#loc34)\\n    %63 = arith.cmpi sge, %61, %cst_26 : tensor<16x16xi64> loc(#loc34)\\n    %64 = arith.andi %62, %63 : tensor<16x16xi1> loc(#loc34)\\n    %65 = arith.addi %57, %58 : tensor<16x16xi32> loc(#loc34)\\n    %66 = tt.splat %arg2 : !tt.ptr<f32> -> tensor<16x16x!tt.ptr<f32>> loc(#loc35)\\n    %67 = tt.addptr %66, %65 : tensor<16x16x!tt.ptr<f32>>, tensor<16x16xi32> loc(#loc35)\\n    tt.store %67, %39 : tensor<16x16x!tt.ptr<f32>> loc(#loc36)\\n    tt.return loc(#loc37)\\n  } loc(#loc)\\n  tt.func private @\"triton.language.standard.zeros____(0, 0)cconstexpr_16__(0, 1)cconstexpr_16__(1,)cconstexpr_fp32_\"() -> tensor<16x16xf32> attributes {noinline = false} {\\n    %cst = arith.constant 0.000000e+00 : f32 loc(#loc39)\\n    %cst_0 = arith.constant dense<0.000000e+00> : tensor<16x16xf32> loc(#loc39)\\n    tt.return %cst_0 : tensor<16x16xf32> loc(#loc40)\\n  ^bb1:  // no predecessors\\n    %0 = ub.poison : tensor<16x16xf32> loc(#loc41)\\n    tt.return %0 : tensor<16x16xf32> loc(#loc41)\\n  } loc(#loc38)\\n} loc(#loc)\\n#loc1 = loc(\"/tmp/ipykernel_6843/3980627456.py\":17:26)\\n#loc2 = loc(\"/tmp/ipykernel_6843/3980627456.py\":18:26)\\n#loc3 = loc(\"/tmp/ipykernel_6843/3980627456.py\":21:21)\\n#loc4 = loc(\"/tmp/ipykernel_6843/3980627456.py\":21:44)\\n#loc5 = loc(\"/tmp/ipykernel_6843/3980627456.py\":21:31)\\n#loc6 = loc(\"/tmp/ipykernel_6843/3980627456.py\":22:21)\\n#loc7 = loc(\"/tmp/ipykernel_6843/3980627456.py\":22:44)\\n#loc8 = loc(\"/tmp/ipykernel_6843/3980627456.py\":22:31)\\n#loc9 = loc(\"/tmp/ipykernel_6843/3980627456.py\":24:19)\\n#loc10 = loc(\"/tmp/ipykernel_6843/3980627456.py\":26:25)\\n#loc11 = loc(\"/tmp/ipykernel_6843/3980627456.py\":27:34)\\n#loc12 = loc(\"/tmp/ipykernel_6843/3980627456.py\":27:21)\\n#loc13 = loc(\"/tmp/ipykernel_6843/3980627456.py\":28:36)\\n#loc14 = loc(\"/tmp/ipykernel_6843/3980627456.py\":28:47)\\n#loc15 = loc(\"/tmp/ipykernel_6843/3980627456.py\":28:66)\\n#loc16 = loc(\"/tmp/ipykernel_6843/3980627456.py\":28:77)\\n#loc17 = loc(\"/tmp/ipykernel_6843/3980627456.py\":28:59)\\n#loc18 = loc(\"/tmp/ipykernel_6843/3980627456.py\":28:29)\\n#loc19 = loc(\"/tmp/ipykernel_6843/3980627456.py\":28:20)\\n#loc20 = loc(\"/tmp/ipykernel_6843/3980627456.py\":29:36)\\n#loc21 = loc(\"/tmp/ipykernel_6843/3980627456.py\":29:47)\\n#loc22 = loc(\"/tmp/ipykernel_6843/3980627456.py\":29:66)\\n#loc23 = loc(\"/tmp/ipykernel_6843/3980627456.py\":29:77)\\n#loc24 = loc(\"/tmp/ipykernel_6843/3980627456.py\":29:59)\\n#loc25 = loc(\"/tmp/ipykernel_6843/3980627456.py\":29:29)\\n#loc26 = loc(\"/tmp/ipykernel_6843/3980627456.py\":29:20)\\n#loc27 = loc(\"/tmp/ipykernel_6843/3980627456.py\":30:25)\\n#loc28 = loc(\"/tmp/ipykernel_6843/3980627456.py\":30:15)\\n#loc29 = loc(\"/tmp/ipykernel_6843/3980627456.py\":30:8)\\n#loc30 = loc(\"/tmp/ipykernel_6843/3980627456.py\":32:29)\\n#loc31 = loc(\"/tmp/ipykernel_6843/3980627456.py\":32:40)\\n#loc32 = loc(\"/tmp/ipykernel_6843/3980627456.py\":32:59)\\n#loc33 = loc(\"/tmp/ipykernel_6843/3980627456.py\":32:70)\\n#loc34 = loc(\"/tmp/ipykernel_6843/3980627456.py\":32:52)\\n#loc35 = loc(\"/tmp/ipykernel_6843/3980627456.py\":32:22)\\n#loc36 = loc(\"/tmp/ipykernel_6843/3980627456.py\":32:82)\\n#loc37 = loc(\"/tmp/ipykernel_6843/3980627456.py\":32:4)\\n#loc38 = loc(\"/venv/main/lib/python3.12/site-packages/triton/language/standard.py\":117:0)\\n#loc39 = loc(\"/venv/main/lib/python3.12/site-packages/triton/language/standard.py\":126:31)\\n#loc40 = loc(\"/venv/main/lib/python3.12/site-packages/triton/language/standard.py\":126:11)\\n#loc41 = loc(\"/venv/main/lib/python3.12/site-packages/triton/language/standard.py\":126:4)\\n',\n",
       " 'ttir': '#loc = loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0)\\nmodule {\\n  tt.func public @matmul_kernel(%arg0: !tt.ptr<f32> {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0), %arg1: !tt.ptr<f32> {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0), %arg2: !tt.ptr<f32> {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0), %arg3: i32 {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0), %arg4: i32 {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0), %arg5: i32 {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0), %arg6: i32 {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0), %arg7: i32 {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0), %arg8: i32 {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0)) attributes {noinline = false} {\\n    %c0_i32 = arith.constant 0 : i32 loc(#loc1)\\n    %cst = arith.constant dense<0.000000e+00> : tensor<16x16xf32> loc(#loc1)\\n    %c16_i32 = arith.constant 16 : i32 loc(#loc1)\\n    %0 = tt.get_program_id x : i32 loc(#loc2)\\n    %1 = tt.get_program_id y : i32 loc(#loc3)\\n    %2 = arith.muli %0, %c16_i32 : i32 loc(#loc4)\\n    %3 = tt.make_range {end = 16 : i32, start = 0 : i32} : tensor<16xi32> loc(#loc5)\\n    %4 = tt.splat %2 : i32 -> tensor<16xi32> loc(#loc6)\\n    %5 = arith.addi %4, %3 : tensor<16xi32> loc(#loc6)\\n    %6 = arith.muli %1, %c16_i32 : i32 loc(#loc7)\\n    %7 = tt.splat %6 : i32 -> tensor<16xi32> loc(#loc8)\\n    %8 = arith.addi %7, %3 : tensor<16xi32> loc(#loc8)\\n    %9 = scf.for %arg9 = %c0_i32 to %arg5 step %c16_i32 iter_args(%arg10 = %cst) -> (tensor<16x16xf32>)  : i32 {\\n      %19 = tt.splat %arg9 : i32 -> tensor<16xi32> loc(#loc10)\\n      %20 = arith.addi %19, %3 : tensor<16xi32> loc(#loc10)\\n      %21 = tt.expand_dims %5 {axis = 1 : i32} : tensor<16xi32> -> tensor<16x1xi32> loc(#loc11)\\n      %22 = tt.splat %arg6 : i32 -> tensor<16x1xi32> loc(#loc12)\\n      %23 = arith.muli %21, %22 : tensor<16x1xi32> loc(#loc12)\\n      %24 = tt.expand_dims %20 {axis = 0 : i32} : tensor<16xi32> -> tensor<1x16xi32> loc(#loc13)\\n      %25 = tt.broadcast %23 : tensor<16x1xi32> -> tensor<16x16xi32> loc(#loc14)\\n      %26 = tt.broadcast %24 : tensor<1x16xi32> -> tensor<16x16xi32> loc(#loc14)\\n      %27 = arith.addi %25, %26 : tensor<16x16xi32> loc(#loc14)\\n      %28 = tt.splat %arg0 : !tt.ptr<f32> -> tensor<16x16x!tt.ptr<f32>> loc(#loc15)\\n      %29 = tt.addptr %28, %27 : tensor<16x16x!tt.ptr<f32>>, tensor<16x16xi32> loc(#loc15)\\n      %30 = tt.load %29 : tensor<16x16x!tt.ptr<f32>> loc(#loc16)\\n      %31 = tt.expand_dims %20 {axis = 1 : i32} : tensor<16xi32> -> tensor<16x1xi32> loc(#loc17)\\n      %32 = tt.splat %arg7 : i32 -> tensor<16x1xi32> loc(#loc18)\\n      %33 = arith.muli %31, %32 : tensor<16x1xi32> loc(#loc18)\\n      %34 = tt.expand_dims %8 {axis = 0 : i32} : tensor<16xi32> -> tensor<1x16xi32> loc(#loc19)\\n      %35 = tt.broadcast %33 : tensor<16x1xi32> -> tensor<16x16xi32> loc(#loc20)\\n      %36 = tt.broadcast %34 : tensor<1x16xi32> -> tensor<16x16xi32> loc(#loc20)\\n      %37 = arith.addi %35, %36 : tensor<16x16xi32> loc(#loc20)\\n      %38 = tt.splat %arg1 : !tt.ptr<f32> -> tensor<16x16x!tt.ptr<f32>> loc(#loc21)\\n      %39 = tt.addptr %38, %37 : tensor<16x16x!tt.ptr<f32>>, tensor<16x16xi32> loc(#loc21)\\n      %40 = tt.load %39 : tensor<16x16x!tt.ptr<f32>> loc(#loc22)\\n      %41 = tt.dot %30, %40, %arg10, inputPrecision = tf32 : tensor<16x16xf32> * tensor<16x16xf32> -> tensor<16x16xf32> loc(#loc23)\\n      scf.yield %41 : tensor<16x16xf32> loc(#loc24)\\n    } loc(#loc9)\\n    %10 = tt.expand_dims %5 {axis = 1 : i32} : tensor<16xi32> -> tensor<16x1xi32> loc(#loc25)\\n    %11 = tt.splat %arg8 : i32 -> tensor<16x1xi32> loc(#loc26)\\n    %12 = arith.muli %10, %11 : tensor<16x1xi32> loc(#loc26)\\n    %13 = tt.expand_dims %8 {axis = 0 : i32} : tensor<16xi32> -> tensor<1x16xi32> loc(#loc27)\\n    %14 = tt.broadcast %12 : tensor<16x1xi32> -> tensor<16x16xi32> loc(#loc28)\\n    %15 = tt.broadcast %13 : tensor<1x16xi32> -> tensor<16x16xi32> loc(#loc28)\\n    %16 = arith.addi %14, %15 : tensor<16x16xi32> loc(#loc28)\\n    %17 = tt.splat %arg2 : !tt.ptr<f32> -> tensor<16x16x!tt.ptr<f32>> loc(#loc29)\\n    %18 = tt.addptr %17, %16 : tensor<16x16x!tt.ptr<f32>>, tensor<16x16xi32> loc(#loc29)\\n    tt.store %18, %9 : tensor<16x16x!tt.ptr<f32>> loc(#loc30)\\n    tt.return loc(#loc31)\\n  } loc(#loc)\\n} loc(#loc)\\n#loc1 = loc(unknown)\\n#loc2 = loc(\"/tmp/ipykernel_6843/3980627456.py\":17:26)\\n#loc3 = loc(\"/tmp/ipykernel_6843/3980627456.py\":18:26)\\n#loc4 = loc(\"/tmp/ipykernel_6843/3980627456.py\":21:21)\\n#loc5 = loc(\"/tmp/ipykernel_6843/3980627456.py\":21:44)\\n#loc6 = loc(\"/tmp/ipykernel_6843/3980627456.py\":21:31)\\n#loc7 = loc(\"/tmp/ipykernel_6843/3980627456.py\":22:21)\\n#loc8 = loc(\"/tmp/ipykernel_6843/3980627456.py\":22:31)\\n#loc9 = loc(\"/tmp/ipykernel_6843/3980627456.py\":26:25)\\n#loc10 = loc(\"/tmp/ipykernel_6843/3980627456.py\":27:21)\\n#loc11 = loc(\"/tmp/ipykernel_6843/3980627456.py\":28:36)\\n#loc12 = loc(\"/tmp/ipykernel_6843/3980627456.py\":28:47)\\n#loc13 = loc(\"/tmp/ipykernel_6843/3980627456.py\":28:66)\\n#loc14 = loc(\"/tmp/ipykernel_6843/3980627456.py\":28:59)\\n#loc15 = loc(\"/tmp/ipykernel_6843/3980627456.py\":28:29)\\n#loc16 = loc(\"/tmp/ipykernel_6843/3980627456.py\":28:20)\\n#loc17 = loc(\"/tmp/ipykernel_6843/3980627456.py\":29:36)\\n#loc18 = loc(\"/tmp/ipykernel_6843/3980627456.py\":29:47)\\n#loc19 = loc(\"/tmp/ipykernel_6843/3980627456.py\":29:66)\\n#loc20 = loc(\"/tmp/ipykernel_6843/3980627456.py\":29:59)\\n#loc21 = loc(\"/tmp/ipykernel_6843/3980627456.py\":29:29)\\n#loc22 = loc(\"/tmp/ipykernel_6843/3980627456.py\":29:20)\\n#loc23 = loc(\"/tmp/ipykernel_6843/3980627456.py\":30:25)\\n#loc24 = loc(\"/tmp/ipykernel_6843/3980627456.py\":30:8)\\n#loc25 = loc(\"/tmp/ipykernel_6843/3980627456.py\":32:29)\\n#loc26 = loc(\"/tmp/ipykernel_6843/3980627456.py\":32:40)\\n#loc27 = loc(\"/tmp/ipykernel_6843/3980627456.py\":32:59)\\n#loc28 = loc(\"/tmp/ipykernel_6843/3980627456.py\":32:52)\\n#loc29 = loc(\"/tmp/ipykernel_6843/3980627456.py\":32:22)\\n#loc30 = loc(\"/tmp/ipykernel_6843/3980627456.py\":32:82)\\n#loc31 = loc(\"/tmp/ipykernel_6843/3980627456.py\":32:4)\\n',\n",
       " 'ttgir': '#blocked = #ttg.blocked<{sizePerThread = [1, 2], threadsPerWarp = [4, 8], warpsPerCTA = [4, 1], order = [1, 0]}>\\n#loc = loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0)\\n#mma = #ttg.nvidia_mma<{versionMajor = 2, versionMinor = 0, warpsPerCTA = [2, 2], instrShape = [16, 8]}>\\n#shared = #ttg.swizzled_shared<{vec = 4, perPhase = 2, maxPhase = 4, order = [1, 0]}>\\n#shared1 = #ttg.swizzled_shared<{vec = 8, perPhase = 2, maxPhase = 2, order = [1, 0]}>\\n#smem = #ttg.shared_memory\\nmodule attributes {\"ttg.num-ctas\" = 1 : i32, \"ttg.num-warps\" = 4 : i32, ttg.target = \"cuda:86\", \"ttg.threads-per-warp\" = 32 : i32} {\\n  tt.func public @matmul_kernel(%arg0: !tt.ptr<f32> {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0), %arg1: !tt.ptr<f32> {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0), %arg2: !tt.ptr<f32> {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0), %arg3: i32 {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0), %arg4: i32 {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0), %arg5: i32 {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0), %arg6: i32 {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0), %arg7: i32 {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0), %arg8: i32 {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_6843/3980627456.py\":7:0)) attributes {noinline = false} {\\n    %cst = arith.constant dense<0.000000e+00> : tensor<16x16xf32, #mma> loc(#loc1)\\n    %c0_i32 = arith.constant 0 : i32 loc(#loc1)\\n    %c16_i32 = arith.constant 16 : i32 loc(#loc1)\\n    %c-1_i32 = arith.constant -1 : i32 loc(#loc1)\\n    %c1_i32 = arith.constant 1 : i32 loc(#loc1)\\n    %c2_i32 = arith.constant 2 : i32 loc(#loc1)\\n    %cst_0 = arith.constant dense<16> : tensor<16xi32, #ttg.slice<{dim = 0, parent = #blocked}>> loc(#loc1)\\n    %cst_1 = arith.constant dense<16> : tensor<16xi32, #ttg.slice<{dim = 1, parent = #blocked}>> loc(#loc1)\\n    %c32_i32 = arith.constant 32 : i32 loc(#loc1)\\n    %0 = tt.get_program_id x : i32 loc(#loc2)\\n    %1 = tt.get_program_id y : i32 loc(#loc3)\\n    %2 = arith.muli %0, %c16_i32 : i32 loc(#loc4)\\n    %3 = tt.make_range {end = 16 : i32, start = 0 : i32} : tensor<16xi32, #ttg.slice<{dim = 1, parent = #blocked}>> loc(#loc5)\\n    %4 = tt.make_range {end = 16 : i32, start = 0 : i32} : tensor<16xi32, #ttg.slice<{dim = 0, parent = #blocked}>> loc(#loc5)\\n    %5 = tt.splat %2 : i32 -> tensor<16xi32, #ttg.slice<{dim = 1, parent = #blocked}>> loc(#loc6)\\n    %6 = arith.addi %5, %3 : tensor<16xi32, #ttg.slice<{dim = 1, parent = #blocked}>> loc(#loc6)\\n    %7 = arith.muli %1, %c16_i32 : i32 loc(#loc7)\\n    %8 = tt.splat %7 : i32 -> tensor<16xi32, #ttg.slice<{dim = 0, parent = #blocked}>> loc(#loc8)\\n    %9 = arith.addi %8, %4 : tensor<16xi32, #ttg.slice<{dim = 0, parent = #blocked}>> loc(#loc8)\\n    %10 = tt.expand_dims %6 {axis = 1 : i32} : tensor<16xi32, #ttg.slice<{dim = 1, parent = #blocked}>> -> tensor<16x1xi32, #blocked> loc(#loc9)\\n    %11 = tt.splat %arg6 : i32 -> tensor<16x1xi32, #blocked> loc(#loc10)\\n    %12 = arith.muli %10, %11 : tensor<16x1xi32, #blocked> loc(#loc10)\\n    %13 = tt.broadcast %12 : tensor<16x1xi32, #blocked> -> tensor<16x16xi32, #blocked> loc(#loc11)\\n    %14 = tt.splat %arg0 : !tt.ptr<f32> -> tensor<16x16x!tt.ptr<f32>, #blocked> loc(#loc12)\\n    %15 = tt.splat %arg7 : i32 -> tensor<16x1xi32, #blocked> loc(#loc13)\\n    %16 = tt.expand_dims %9 {axis = 0 : i32} : tensor<16xi32, #ttg.slice<{dim = 0, parent = #blocked}>> -> tensor<1x16xi32, #blocked> loc(#loc14)\\n    %17 = tt.broadcast %16 : tensor<1x16xi32, #blocked> -> tensor<16x16xi32, #blocked> loc(#loc15)\\n    %18 = tt.splat %arg1 : !tt.ptr<f32> -> tensor<16x16x!tt.ptr<f32>, #blocked> loc(#loc16)\\n    %19 = ttg.local_alloc : () -> !ttg.memdesc<2x16x16xf32, #shared, #smem, mutable> loc(#loc17)\\n    %20 = ttg.local_alloc : () -> !ttg.memdesc<2x16x16xf32, #shared1, #smem, mutable> loc(#loc18)\\n    %21 = arith.cmpi sgt, %arg5, %c0_i32 : i32 loc(#loc19)\\n    %22 = tt.expand_dims %4 {axis = 0 : i32} : tensor<16xi32, #ttg.slice<{dim = 0, parent = #blocked}>> -> tensor<1x16xi32, #blocked> loc(#loc20)\\n    %23 = tt.broadcast %22 : tensor<1x16xi32, #blocked> -> tensor<16x16xi32, #blocked> loc(#loc11)\\n    %24 = arith.addi %13, %23 : tensor<16x16xi32, #blocked> loc(#loc11)\\n    %25 = tt.addptr %14, %24 : tensor<16x16x!tt.ptr<f32>, #blocked>, tensor<16x16xi32, #blocked> loc(#loc12)\\n    %26 = ttg.memdesc_subview %19[%c0_i32, %c0_i32, %c0_i32] : !ttg.memdesc<2x16x16xf32, #shared, #smem, mutable> -> !ttg.memdesc<16x16xf32, #shared, #smem, mutable, 2x16x16> loc(#loc17)\\n    %27 = tt.splat %21 : i1 -> tensor<16x16xi1, #blocked> loc(#loc19)\\n    %28 = ttg.async_copy_global_to_local %25, %26 mask %27 : tensor<16x16x!tt.ptr<f32>, #blocked> -> <16x16xf32, #shared, #smem, mutable, 2x16x16> loc(#loc17)\\n    %29 = ttg.async_commit_group %28 loc(#loc17)\\n    %30 = tt.expand_dims %3 {axis = 1 : i32} : tensor<16xi32, #ttg.slice<{dim = 1, parent = #blocked}>> -> tensor<16x1xi32, #blocked> loc(#loc21)\\n    %31 = arith.muli %30, %15 : tensor<16x1xi32, #blocked> loc(#loc13)\\n    %32 = tt.broadcast %31 : tensor<16x1xi32, #blocked> -> tensor<16x16xi32, #blocked> loc(#loc15)\\n    %33 = arith.addi %32, %17 : tensor<16x16xi32, #blocked> loc(#loc15)\\n    %34 = tt.addptr %18, %33 : tensor<16x16x!tt.ptr<f32>, #blocked>, tensor<16x16xi32, #blocked> loc(#loc16)\\n    %35 = ttg.memdesc_subview %20[%c0_i32, %c0_i32, %c0_i32] : !ttg.memdesc<2x16x16xf32, #shared1, #smem, mutable> -> !ttg.memdesc<16x16xf32, #shared1, #smem, mutable, 2x16x16> loc(#loc18)\\n    %36 = ttg.async_copy_global_to_local %34, %35 mask %27 : tensor<16x16x!tt.ptr<f32>, #blocked> -> <16x16xf32, #shared1, #smem, mutable, 2x16x16> loc(#loc18)\\n    %37 = ttg.async_commit_group %36 loc(#loc18)\\n    %38 = arith.cmpi sgt, %arg5, %c16_i32 : i32 loc(#loc19)\\n    %39 = arith.addi %4, %cst_0 : tensor<16xi32, #ttg.slice<{dim = 0, parent = #blocked}>> loc(#loc22)\\n    %40 = arith.addi %3, %cst_1 : tensor<16xi32, #ttg.slice<{dim = 1, parent = #blocked}>> loc(#loc22)\\n    %41 = tt.expand_dims %39 {axis = 0 : i32} : tensor<16xi32, #ttg.slice<{dim = 0, parent = #blocked}>> -> tensor<1x16xi32, #blocked> loc(#loc20)\\n    %42 = tt.broadcast %41 : tensor<1x16xi32, #blocked> -> tensor<16x16xi32, #blocked> loc(#loc11)\\n    %43 = arith.addi %13, %42 : tensor<16x16xi32, #blocked> loc(#loc11)\\n    %44 = tt.addptr %14, %43 : tensor<16x16x!tt.ptr<f32>, #blocked>, tensor<16x16xi32, #blocked> loc(#loc12)\\n    %45 = ttg.memdesc_subview %19[%c1_i32, %c0_i32, %c0_i32] : !ttg.memdesc<2x16x16xf32, #shared, #smem, mutable> -> !ttg.memdesc<16x16xf32, #shared, #smem, mutable, 2x16x16> loc(#loc17)\\n    %46 = tt.splat %38 : i1 -> tensor<16x16xi1, #blocked> loc(#loc19)\\n    %47 = ttg.async_copy_global_to_local %44, %45 mask %46 : tensor<16x16x!tt.ptr<f32>, #blocked> -> <16x16xf32, #shared, #smem, mutable, 2x16x16> loc(#loc17)\\n    %48 = ttg.async_commit_group %47 loc(#loc17)\\n    %49 = tt.expand_dims %40 {axis = 1 : i32} : tensor<16xi32, #ttg.slice<{dim = 1, parent = #blocked}>> -> tensor<16x1xi32, #blocked> loc(#loc21)\\n    %50 = arith.muli %49, %15 : tensor<16x1xi32, #blocked> loc(#loc13)\\n    %51 = tt.broadcast %50 : tensor<16x1xi32, #blocked> -> tensor<16x16xi32, #blocked> loc(#loc15)\\n    %52 = arith.addi %51, %17 : tensor<16x16xi32, #blocked> loc(#loc15)\\n    %53 = tt.addptr %18, %52 : tensor<16x16x!tt.ptr<f32>, #blocked>, tensor<16x16xi32, #blocked> loc(#loc16)\\n    %54 = ttg.memdesc_subview %20[%c1_i32, %c0_i32, %c0_i32] : !ttg.memdesc<2x16x16xf32, #shared1, #smem, mutable> -> !ttg.memdesc<16x16xf32, #shared1, #smem, mutable, 2x16x16> loc(#loc18)\\n    %55 = ttg.async_copy_global_to_local %53, %54 mask %46 : tensor<16x16x!tt.ptr<f32>, #blocked> -> <16x16xf32, #shared1, #smem, mutable, 2x16x16> loc(#loc18)\\n    %56 = ttg.async_commit_group %55 loc(#loc18)\\n    %57:7 = scf.for %arg9 = %c0_i32 to %arg5 step %c16_i32 iter_args(%arg10 = %cst, %arg11 = %c1_i32, %arg12 = %c-1_i32, %arg13 = %29, %arg14 = %48, %arg15 = %37, %arg16 = %56) -> (tensor<16x16xf32, #mma>, i32, i32, !ttg.async.token, !ttg.async.token, !ttg.async.token, !ttg.async.token)  : i32 {\\n      %66 = arith.subi %arg5, %c32_i32 : i32 loc(#loc19)\\n      %67 = arith.cmpi slt, %arg9, %66 : i32 loc(#loc19)\\n      %68 = arith.addi %arg12, %c1_i32 : i32 loc(#loc19)\\n      %69 = arith.cmpi sge, %68, %c2_i32 : i32 loc(#loc19)\\n      %70 = arith.select %69, %c0_i32, %68 : i32 loc(#loc19)\\n      %71 = ttg.async_wait %arg13, %arg15 {num = 2 : i32} loc(#loc17)\\n      %72 = ttg.memdesc_subview %19[%70, %c0_i32, %c0_i32] : !ttg.memdesc<2x16x16xf32, #shared, #smem, mutable> -> !ttg.memdesc<16x16xf32, #shared, #smem, mutable, 2x16x16> loc(#loc17)\\n      %73 = ttg.local_load %72 token %71 : !ttg.memdesc<16x16xf32, #shared, #smem, mutable, 2x16x16> -> tensor<16x16xf32, #ttg.dot_op<{opIdx = 0, parent = #mma, kWidth = 1}>> loc(#loc17)\\n      %74 = ttg.memdesc_subview %20[%70, %c0_i32, %c0_i32] : !ttg.memdesc<2x16x16xf32, #shared1, #smem, mutable> -> !ttg.memdesc<16x16xf32, #shared1, #smem, mutable, 2x16x16> loc(#loc18)\\n      %75 = ttg.local_load %74 token %71 : !ttg.memdesc<16x16xf32, #shared1, #smem, mutable, 2x16x16> -> tensor<16x16xf32, #ttg.dot_op<{opIdx = 1, parent = #mma, kWidth = 1}>> loc(#loc18)\\n      %76 = tt.dot %73, %75, %arg10, inputPrecision = tf32 : tensor<16x16xf32, #ttg.dot_op<{opIdx = 0, parent = #mma, kWidth = 1}>> * tensor<16x16xf32, #ttg.dot_op<{opIdx = 1, parent = #mma, kWidth = 1}>> -> tensor<16x16xf32, #mma> loc(#loc23)\\n      %77 = arith.addi %arg11, %c1_i32 : i32 loc(#loc19)\\n      %78 = arith.cmpi sge, %77, %c2_i32 : i32 loc(#loc19)\\n      %79 = arith.select %78, %c0_i32, %77 : i32 loc(#loc19)\\n      %80 = arith.addi %arg9, %c32_i32 : i32 loc(#loc19)\\n      %81 = tt.splat %80 : i32 -> tensor<16xi32, #ttg.slice<{dim = 0, parent = #blocked}>> loc(#loc22)\\n      %82 = tt.splat %80 : i32 -> tensor<16xi32, #ttg.slice<{dim = 1, parent = #blocked}>> loc(#loc22)\\n      %83 = arith.addi %81, %4 : tensor<16xi32, #ttg.slice<{dim = 0, parent = #blocked}>> loc(#loc22)\\n      %84 = arith.addi %82, %3 : tensor<16xi32, #ttg.slice<{dim = 1, parent = #blocked}>> loc(#loc22)\\n      %85 = tt.expand_dims %83 {axis = 0 : i32} : tensor<16xi32, #ttg.slice<{dim = 0, parent = #blocked}>> -> tensor<1x16xi32, #blocked> loc(#loc20)\\n      %86 = tt.broadcast %85 : tensor<1x16xi32, #blocked> -> tensor<16x16xi32, #blocked> loc(#loc11)\\n      %87 = arith.addi %13, %86 : tensor<16x16xi32, #blocked> loc(#loc11)\\n      %88 = tt.addptr %14, %87 : tensor<16x16x!tt.ptr<f32>, #blocked>, tensor<16x16xi32, #blocked> loc(#loc12)\\n      %89 = ttg.memdesc_subview %19[%79, %c0_i32, %c0_i32] : !ttg.memdesc<2x16x16xf32, #shared, #smem, mutable> -> !ttg.memdesc<16x16xf32, #shared, #smem, mutable, 2x16x16> loc(#loc17)\\n      %90 = tt.splat %67 : i1 -> tensor<16x16xi1, #blocked> loc(#loc19)\\n      %91 = ttg.async_copy_global_to_local %88, %89 mask %90 : tensor<16x16x!tt.ptr<f32>, #blocked> -> <16x16xf32, #shared, #smem, mutable, 2x16x16> loc(#loc17)\\n      %92 = ttg.async_commit_group %91 loc(#loc17)\\n      %93 = tt.expand_dims %84 {axis = 1 : i32} : tensor<16xi32, #ttg.slice<{dim = 1, parent = #blocked}>> -> tensor<16x1xi32, #blocked> loc(#loc21)\\n      %94 = arith.muli %93, %15 : tensor<16x1xi32, #blocked> loc(#loc13)\\n      %95 = tt.broadcast %94 : tensor<16x1xi32, #blocked> -> tensor<16x16xi32, #blocked> loc(#loc15)\\n      %96 = arith.addi %95, %17 : tensor<16x16xi32, #blocked> loc(#loc15)\\n      %97 = tt.addptr %18, %96 : tensor<16x16x!tt.ptr<f32>, #blocked>, tensor<16x16xi32, #blocked> loc(#loc16)\\n      %98 = ttg.memdesc_subview %20[%79, %c0_i32, %c0_i32] : !ttg.memdesc<2x16x16xf32, #shared1, #smem, mutable> -> !ttg.memdesc<16x16xf32, #shared1, #smem, mutable, 2x16x16> loc(#loc18)\\n      %99 = ttg.async_copy_global_to_local %97, %98 mask %90 : tensor<16x16x!tt.ptr<f32>, #blocked> -> <16x16xf32, #shared1, #smem, mutable, 2x16x16> loc(#loc18)\\n      %100 = ttg.async_commit_group %99 loc(#loc18)\\n      scf.yield %76, %79, %70, %arg14, %92, %arg16, %100 : tensor<16x16xf32, #mma>, i32, i32, !ttg.async.token, !ttg.async.token, !ttg.async.token, !ttg.async.token loc(#loc19)\\n    } loc(#loc19)\\n    %58 = ttg.async_wait  {num = 0 : i32} loc(#loc19)\\n    ttg.local_dealloc %20 : !ttg.memdesc<2x16x16xf32, #shared1, #smem, mutable> loc(#loc19)\\n    ttg.local_dealloc %19 : !ttg.memdesc<2x16x16xf32, #shared, #smem, mutable> loc(#loc19)\\n    %59 = tt.splat %arg8 : i32 -> tensor<16x1xi32, #blocked> loc(#loc24)\\n    %60 = arith.muli %10, %59 : tensor<16x1xi32, #blocked> loc(#loc24)\\n    %61 = tt.broadcast %60 : tensor<16x1xi32, #blocked> -> tensor<16x16xi32, #blocked> loc(#loc25)\\n    %62 = arith.addi %61, %17 : tensor<16x16xi32, #blocked> loc(#loc25)\\n    %63 = tt.splat %arg2 : !tt.ptr<f32> -> tensor<16x16x!tt.ptr<f32>, #blocked> loc(#loc26)\\n    %64 = tt.addptr %63, %62 : tensor<16x16x!tt.ptr<f32>, #blocked>, tensor<16x16xi32, #blocked> loc(#loc26)\\n    %65 = ttg.convert_layout %57#0 : tensor<16x16xf32, #mma> -> tensor<16x16xf32, #blocked> loc(#loc27)\\n    tt.store %64, %65 : tensor<16x16x!tt.ptr<f32>, #blocked> loc(#loc27)\\n    tt.return loc(#loc28)\\n  } loc(#loc)\\n} loc(#loc)\\n#loc1 = loc(unknown)\\n#loc2 = loc(\"/tmp/ipykernel_6843/3980627456.py\":17:26)\\n#loc3 = loc(\"/tmp/ipykernel_6843/3980627456.py\":18:26)\\n#loc4 = loc(\"/tmp/ipykernel_6843/3980627456.py\":21:21)\\n#loc5 = loc(\"/tmp/ipykernel_6843/3980627456.py\":21:44)\\n#loc6 = loc(\"/tmp/ipykernel_6843/3980627456.py\":21:31)\\n#loc7 = loc(\"/tmp/ipykernel_6843/3980627456.py\":22:21)\\n#loc8 = loc(\"/tmp/ipykernel_6843/3980627456.py\":22:31)\\n#loc9 = loc(\"/tmp/ipykernel_6843/3980627456.py\":28:36)\\n#loc10 = loc(\"/tmp/ipykernel_6843/3980627456.py\":28:47)\\n#loc11 = loc(\"/tmp/ipykernel_6843/3980627456.py\":28:59)\\n#loc12 = loc(\"/tmp/ipykernel_6843/3980627456.py\":28:29)\\n#loc13 = loc(\"/tmp/ipykernel_6843/3980627456.py\":29:47)\\n#loc14 = loc(\"/tmp/ipykernel_6843/3980627456.py\":29:66)\\n#loc15 = loc(\"/tmp/ipykernel_6843/3980627456.py\":29:59)\\n#loc16 = loc(\"/tmp/ipykernel_6843/3980627456.py\":29:29)\\n#loc17 = loc(\"/tmp/ipykernel_6843/3980627456.py\":28:20)\\n#loc18 = loc(\"/tmp/ipykernel_6843/3980627456.py\":29:20)\\n#loc19 = loc(\"/tmp/ipykernel_6843/3980627456.py\":26:25)\\n#loc20 = loc(\"/tmp/ipykernel_6843/3980627456.py\":28:66)\\n#loc21 = loc(\"/tmp/ipykernel_6843/3980627456.py\":29:36)\\n#loc22 = loc(\"/tmp/ipykernel_6843/3980627456.py\":27:21)\\n#loc23 = loc(\"/tmp/ipykernel_6843/3980627456.py\":30:25)\\n#loc24 = loc(\"/tmp/ipykernel_6843/3980627456.py\":32:40)\\n#loc25 = loc(\"/tmp/ipykernel_6843/3980627456.py\":32:52)\\n#loc26 = loc(\"/tmp/ipykernel_6843/3980627456.py\":32:22)\\n#loc27 = loc(\"/tmp/ipykernel_6843/3980627456.py\":32:82)\\n#loc28 = loc(\"/tmp/ipykernel_6843/3980627456.py\":32:4)\\n',\n",
       " 'llir': '; ModuleID = \\'LLVMDialectModule\\'\\nsource_filename = \"LLVMDialectModule\"\\ntarget datalayout = \"e-p3:32:32-p4:32:32-p5:32:32-p6:32:32-p7:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64\"\\n\\n@global_smem = external addrspace(3) global [0 x i8], align 16\\n\\ndefine ptx_kernel void @matmul_kernel(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3, i32 %4, i32 %5, i32 %6, i32 %7, i32 %8, ptr addrspace(1) readnone captures(none) %9) local_unnamed_addr #0 !dbg !5 {\\n  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.ctaid.x(), !dbg !8\\n  %12 = tail call i32 @llvm.nvvm.read.ptx.sreg.ctaid.y(), !dbg !9\\n  %13 = shl i32 %11, 4, !dbg !10\\n  %14 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !11\\n  %15 = and i32 %14, 16, !dbg !11\\n  %16 = lshr i32 %14, 3, !dbg !11\\n  %17 = and i32 %16, 15, !dbg !11\\n  %18 = shl nuw nsw i32 %14, 1, !dbg !11\\n  %19 = and i32 %18, 14, !dbg !11\\n  %20 = or disjoint i32 %17, %13, !dbg !12\\n  %21 = shl nuw nsw i32 %12, 4, !dbg !13\\n  %22 = or disjoint i32 %19, %21, !dbg !14\\n  %23 = mul i32 %6, %20, !dbg !15\\n  %24 = icmp sgt i32 %5, 0, !dbg !16\\n  %25 = add i32 %23, %19, !dbg !17\\n  %26 = sext i32 %25 to i64, !dbg !18\\n  %27 = getelementptr float, ptr addrspace(1) %0, i64 %26, !dbg !18\\n  %28 = lshr exact i32 %15, 2, !dbg !19\\n  %29 = xor i32 %19, %28, !dbg !19\\n  %30 = lshr i32 %14, 2, !dbg !19\\n  %31 = and i32 %30, 8, !dbg !19\\n  %32 = xor i32 %29, %31, !dbg !19\\n  %33 = shl nuw nsw i32 %17, 4, !dbg !19\\n  %34 = or disjoint i32 %32, %33, !dbg !19\\n  %35 = getelementptr float, ptr addrspace(3) @global_smem, i32 %34, !dbg !19\\n  %36 = select i1 %24, i32 8, i32 0, !dbg !19\\n  tail call void asm sideeffect \"cp.async.ca.shared.global [ $0 + 0 ], [ $1 + 0 ], 0x8, $2;\", \"r,l,r\"(ptr addrspace(3) %35, ptr addrspace(1) %27, i32 %36) #2, !dbg !19\\n  tail call void @llvm.nvvm.cp.async.commit.group(), !dbg !19\\n  %37 = mul i32 %7, %17, !dbg !20\\n  %38 = add i32 %37, %22, !dbg !21\\n  %39 = sext i32 %38 to i64, !dbg !22\\n  %40 = getelementptr float, ptr addrspace(1) %1, i64 %39, !dbg !22\\n  %41 = lshr exact i32 %15, 1, !dbg !23\\n  %42 = xor i32 %19, %41, !dbg !23\\n  %43 = or disjoint i32 %42, %33, !dbg !23\\n  %44 = getelementptr float, ptr addrspace(3) getelementptr (i8, ptr addrspace(3) @global_smem, i32 2048), i32 %43, !dbg !23\\n  tail call void asm sideeffect \"cp.async.ca.shared.global [ $0 + 0 ], [ $1 + 0 ], 0x8, $2;\", \"r,l,r\"(ptr addrspace(3) %44, ptr addrspace(1) %40, i32 %36) #2, !dbg !23\\n  tail call void @llvm.nvvm.cp.async.commit.group(), !dbg !23\\n  %45 = icmp sgt i32 %5, 16, !dbg !16\\n  %46 = or disjoint i32 %19, 16, !dbg !24\\n  %47 = or disjoint i32 %17, 16, !dbg !24\\n  %48 = add i32 %46, %23, !dbg !17\\n  %49 = sext i32 %48 to i64, !dbg !18\\n  %50 = getelementptr float, ptr addrspace(1) %0, i64 %49, !dbg !18\\n  tail call void @llvm.nvvm.barrier.cta.sync.aligned.all(i32 0), !dbg !19\\n  %51 = getelementptr inbounds nuw float, ptr addrspace(3) getelementptr (i8, ptr addrspace(3) @global_smem, i32 1024), i32 %34, !dbg !19\\n  %52 = select i1 %45, i32 8, i32 0, !dbg !19\\n  tail call void asm sideeffect \"cp.async.ca.shared.global [ $0 + 0 ], [ $1 + 0 ], 0x8, $2;\", \"r,l,r\"(ptr addrspace(3) %51, ptr addrspace(1) %50, i32 %52) #2, !dbg !19\\n  tail call void @llvm.nvvm.cp.async.commit.group(), !dbg !19\\n  %53 = mul i32 %7, %47, !dbg !20\\n  %54 = add i32 %53, %22, !dbg !21\\n  %55 = sext i32 %54 to i64, !dbg !22\\n  %56 = getelementptr float, ptr addrspace(1) %1, i64 %55, !dbg !22\\n  %57 = getelementptr inbounds nuw float, ptr addrspace(3) getelementptr (i8, ptr addrspace(3) @global_smem, i32 3072), i32 %43, !dbg !23\\n  tail call void asm sideeffect \"cp.async.ca.shared.global [ $0 + 0 ], [ $1 + 0 ], 0x8, $2;\", \"r,l,r\"(ptr addrspace(3) %57, ptr addrspace(1) %56, i32 %52) #2, !dbg !23\\n  tail call void @llvm.nvvm.cp.async.commit.group(), !dbg !23\\n  %invariant.op6 = or disjoint i32 %17, 32, !dbg !16\\n  br i1 %24, label %.lr.ph, label %._crit_edge, !dbg !16\\n\\n.lr.ph:                                           ; preds = %10\\n  %invariant.op = or disjoint i32 %28, 8, !dbg !16\\n  %58 = and i32 %14, 4, !dbg !11\\n  %.not5 = icmp eq i32 %58, 0, !dbg !11\\n  %59 = and i32 %14, 2, !dbg !11\\n  %60 = icmp eq i32 %59, 0, !dbg !11\\n  %61 = and i32 %14, 8, !dbg !11\\n  %62 = add nsw i32 %5, -32\\n  %63 = shl nuw nsw i32 %14, 4\\n  %64 = and i32 %63, 16\\n  %65 = select i1 %60, i32 0, i32 36\\n  %66 = select i1 %.not5, i32 0, i32 72\\n  %67 = shl nuw nsw i32 %61, 4\\n  %68 = or disjoint i32 %67, %64\\n  %69 = or disjoint i32 %68, %65\\n  %70 = or disjoint i32 %69, %66\\n  %71 = xor i32 %70, %28\\n  %.reass = xor i32 %70, %invariant.op\\n  %72 = shl nuw nsw i32 %59, 2\\n  %.lobit = lshr exact i32 %58, 2\\n  %73 = or disjoint i32 %72, %.lobit\\n  %74 = lshr exact i32 %61, 2\\n  %75 = or disjoint i32 %73, %74\\n  %76 = or disjoint i32 %75, %28\\n  %77 = xor i32 %76, %31\\n  %78 = and i32 %63, 48\\n  %invariant.gep10 = getelementptr float, ptr addrspace(3) getelementptr (i8, ptr addrspace(3) @global_smem, i32 2048), i32 %77, !dbg !16\\n  %invariant.gep12 = getelementptr float, ptr addrspace(3) %invariant.gep10, i32 %78, !dbg !16\\n  %invariant.op14 = add i32 %25, 32, !dbg !16\\n  br label %79, !dbg !16\\n\\n79:                                               ; preds = %.lr.ph, %79\\n  %80 = phi i32 [ -1, %.lr.ph ], [ %90, %79 ]\\n  %81 = phi i32 [ 1, %.lr.ph ], [ %126, %79 ]\\n  %82 = phi float [ 0.000000e+00, %.lr.ph ], [ %120, %79 ]\\n  %83 = phi float [ 0.000000e+00, %.lr.ph ], [ %121, %79 ]\\n  %84 = phi float [ 0.000000e+00, %.lr.ph ], [ %122, %79 ]\\n  %85 = phi float [ 0.000000e+00, %.lr.ph ], [ %123, %79 ]\\n  %86 = phi i32 [ 0, %.lr.ph ], [ %135, %79 ]\\n  %87 = icmp slt i32 %86, %62, !dbg !16\\n  %88 = add i32 %80, 1, !dbg !16\\n  %89 = icmp sgt i32 %88, 1, !dbg !16\\n  %90 = select i1 %89, i32 0, i32 %88, !dbg !16\\n  tail call void @llvm.nvvm.cp.async.wait.group(i32 2), !dbg !19\\n  tail call void @llvm.nvvm.barrier.cta.sync.aligned.all(i32 0), !dbg !19\\n  %91 = shl i32 %90, 8, !dbg !19\\n  %92 = getelementptr float, ptr addrspace(3) @global_smem, i32 %91, !dbg !19\\n  %93 = getelementptr inbounds nuw float, ptr addrspace(3) %92, i32 %71, !dbg !19\\n  %94 = ptrtoint ptr addrspace(3) %93 to i32, !dbg !19\\n  %95 = tail call { i32, i32, i32, i32 } asm sideeffect \"ldmatrix.sync.aligned.m8n8.x4.shared.b16 {$0, $1, $2, $3}, [$4];\", \"=r,=r,=r,=r,r\"(i32 %94) #2, !dbg !19\\n  %96 = extractvalue { i32, i32, i32, i32 } %95, 0, !dbg !19\\n  %97 = extractvalue { i32, i32, i32, i32 } %95, 1, !dbg !19\\n  %98 = extractvalue { i32, i32, i32, i32 } %95, 2, !dbg !19\\n  %99 = extractvalue { i32, i32, i32, i32 } %95, 3, !dbg !19\\n  %100 = getelementptr inbounds nuw float, ptr addrspace(3) %92, i32 %.reass, !dbg !19\\n  %101 = ptrtoint ptr addrspace(3) %100 to i32, !dbg !19\\n  %102 = tail call { i32, i32, i32, i32 } asm sideeffect \"ldmatrix.sync.aligned.m8n8.x4.shared.b16 {$0, $1, $2, $3}, [$4];\", \"=r,=r,=r,=r,r\"(i32 %101) #2, !dbg !19\\n  %103 = extractvalue { i32, i32, i32, i32 } %102, 0, !dbg !19\\n  %104 = extractvalue { i32, i32, i32, i32 } %102, 1, !dbg !19\\n  %105 = extractvalue { i32, i32, i32, i32 } %102, 2, !dbg !19\\n  %106 = extractvalue { i32, i32, i32, i32 } %102, 3, !dbg !19\\n  %gep13 = getelementptr float, ptr addrspace(3) %invariant.gep12, i32 %91, !dbg !23\\n  %107 = load i32, ptr addrspace(3) %gep13, align 4, !dbg !23\\n  %108 = getelementptr inbounds nuw i8, ptr addrspace(3) %gep13, i32 256, !dbg !23\\n  %109 = load i32, ptr addrspace(3) %108, align 4, !dbg !23\\n  %110 = getelementptr inbounds nuw i8, ptr addrspace(3) %gep13, i32 512, !dbg !23\\n  %111 = load i32, ptr addrspace(3) %110, align 4, !dbg !23\\n  %112 = getelementptr inbounds nuw i8, ptr addrspace(3) %gep13, i32 768, !dbg !23\\n  %113 = load i32, ptr addrspace(3) %112, align 4, !dbg !23\\n  %114 = tail call { float, float, float, float } asm sideeffect \"mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { $0, $1, $2, $3 }, { $8, $9, $10, $11 }, { $12, $13 }, { $4, $5, $6, $7 };\", \"=f,=f,=f,=f,0,1,2,3,r,r,r,r,r,r\"(float %82, float %83, float %84, float %85, i32 %96, i32 %97, i32 %98, i32 %99, i32 %107, i32 %109) #2, !dbg !25\\n  %115 = extractvalue { float, float, float, float } %114, 0, !dbg !25\\n  %116 = extractvalue { float, float, float, float } %114, 1, !dbg !25\\n  %117 = extractvalue { float, float, float, float } %114, 2, !dbg !25\\n  %118 = extractvalue { float, float, float, float } %114, 3, !dbg !25\\n  %119 = tail call { float, float, float, float } asm sideeffect \"mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { $0, $1, $2, $3 }, { $8, $9, $10, $11 }, { $12, $13 }, { $4, $5, $6, $7 };\", \"=f,=f,=f,=f,0,1,2,3,r,r,r,r,r,r\"(float %115, float %116, float %117, float %118, i32 %103, i32 %104, i32 %105, i32 %106, i32 %111, i32 %113) #2, !dbg !25\\n  %120 = extractvalue { float, float, float, float } %119, 0, !dbg !25\\n  %121 = extractvalue { float, float, float, float } %119, 1, !dbg !25\\n  %122 = extractvalue { float, float, float, float } %119, 2, !dbg !25\\n  %123 = extractvalue { float, float, float, float } %119, 3, !dbg !25\\n  %124 = add i32 %81, 1, !dbg !16\\n  %125 = icmp sgt i32 %124, 1, !dbg !16\\n  %126 = select i1 %125, i32 0, i32 %124, !dbg !16\\n  %.reass7 = add i32 %86, %invariant.op6\\n  %.reass15 = add i32 %86, %invariant.op14\\n  %127 = sext i32 %.reass15 to i64, !dbg !18\\n  %128 = getelementptr float, ptr addrspace(1) %0, i64 %127, !dbg !18\\n  %129 = shl i32 %126, 8, !dbg !19\\n  tail call void @llvm.nvvm.barrier.cta.sync.aligned.all(i32 0), !dbg !19\\n  %gep = getelementptr float, ptr addrspace(3) %35, i32 %129, !dbg !19\\n  %130 = select i1 %87, i32 8, i32 0, !dbg !19\\n  tail call void asm sideeffect \"cp.async.ca.shared.global [ $0 + 0 ], [ $1 + 0 ], 0x8, $2;\", \"r,l,r\"(ptr addrspace(3) %gep, ptr addrspace(1) %128, i32 %130) #2, !dbg !19\\n  tail call void @llvm.nvvm.cp.async.commit.group(), !dbg !19\\n  %131 = mul i32 %.reass7, %7, !dbg !20\\n  %132 = add i32 %131, %22, !dbg !21\\n  %133 = sext i32 %132 to i64, !dbg !22\\n  %134 = getelementptr float, ptr addrspace(1) %1, i64 %133, !dbg !22\\n  %gep9 = getelementptr float, ptr addrspace(3) %44, i32 %129, !dbg !23\\n  tail call void asm sideeffect \"cp.async.ca.shared.global [ $0 + 0 ], [ $1 + 0 ], 0x8, $2;\", \"r,l,r\"(ptr addrspace(3) %gep9, ptr addrspace(1) %134, i32 %130) #2, !dbg !23\\n  tail call void @llvm.nvvm.cp.async.commit.group(), !dbg !23\\n  %135 = add i32 %86, 16, !dbg !16\\n  %136 = icmp slt i32 %135, %5, !dbg !16\\n  br i1 %136, label %79, label %._crit_edge, !dbg !16\\n\\n._crit_edge:                                      ; preds = %79, %10\\n  %137 = phi float [ 0.000000e+00, %10 ], [ %120, %79 ]\\n  %138 = phi float [ 0.000000e+00, %10 ], [ %121, %79 ]\\n  %139 = phi float [ 0.000000e+00, %10 ], [ %122, %79 ]\\n  %140 = phi float [ 0.000000e+00, %10 ], [ %123, %79 ]\\n  %141 = and i32 %18, 6, !dbg !11\\n  tail call void @llvm.nvvm.cp.async.wait.group(i32 0), !dbg !16\\n  tail call void @llvm.nvvm.barrier.cta.sync.aligned.all(i32 0), !dbg !16\\n  %142 = mul i32 %8, %20, !dbg !26\\n  %143 = add i32 %142, %22, !dbg !27\\n  %144 = sext i32 %143 to i64, !dbg !28\\n  %145 = getelementptr float, ptr addrspace(1) %2, i64 %144, !dbg !28\\n  %146 = shl nuw nsw i32 %14, 2, !dbg !29\\n  %147 = and i32 %146, 48, !dbg !29\\n  %148 = or disjoint i32 %147, %141, !dbg !29\\n  %149 = shl nuw nsw i32 %15, 2, !dbg !29\\n  %150 = or disjoint i32 %148, %149, !dbg !29\\n  %151 = or disjoint i32 %150, %31, !dbg !29\\n  %152 = and i32 %18, 254, !dbg !29\\n  %153 = lshr i32 %150, 3, !dbg !29\\n  %154 = getelementptr inbounds nuw float, ptr addrspace(3) @global_smem, i32 %153, !dbg !29\\n  %155 = getelementptr inbounds nuw float, ptr addrspace(3) %154, i32 %151, !dbg !29\\n  %156 = insertelement <2 x float> poison, float %137, i64 0, !dbg !29\\n  %157 = insertelement <2 x float> %156, float %138, i64 1, !dbg !29\\n  store <2 x float> %157, ptr addrspace(3) %155, align 8, !dbg !29\\n  %158 = or disjoint i32 %151, 128, !dbg !29\\n  %159 = lshr i32 %158, 3, !dbg !29\\n  %160 = and i32 %159, 536870910, !dbg !29\\n  %161 = getelementptr inbounds nuw float, ptr addrspace(3) @global_smem, i32 %160, !dbg !29\\n  %162 = getelementptr inbounds nuw float, ptr addrspace(3) %161, i32 %158, !dbg !29\\n  %163 = insertelement <2 x float> poison, float %139, i64 0, !dbg !29\\n  %164 = insertelement <2 x float> %163, float %140, i64 1, !dbg !29\\n  store <2 x float> %164, ptr addrspace(3) %162, align 8, !dbg !29\\n  tail call void @llvm.nvvm.barrier.cta.sync.aligned.all(i32 0), !dbg !29\\n  %165 = and i32 %30, 30, !dbg !29\\n  %166 = getelementptr inbounds nuw float, ptr addrspace(3) @global_smem, i32 %165, !dbg !29\\n  %167 = getelementptr inbounds nuw float, ptr addrspace(3) %166, i32 %152, !dbg !29\\n  %.extract = load i32, ptr addrspace(3) %167, align 8, !dbg !29\\n  %168 = getelementptr inbounds nuw i8, ptr addrspace(3) %167, i32 4, !dbg !29\\n  %.extract4 = load i32, ptr addrspace(3) %168, align 4, !dbg !29\\n  tail call void asm sideeffect \"st.global.v2.b32 [ $2 + 0 ], { $0, $1 };\", \"r,r,l\"(i32 %.extract, i32 %.extract4, ptr addrspace(1) %145) #2, !dbg !29\\n  ret void, !dbg !30\\n}\\n\\n; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)\\ndeclare noundef range(i32 0, 2147483647) i32 @llvm.nvvm.read.ptx.sreg.ctaid.x() #1\\n\\n; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)\\ndeclare noundef range(i32 0, 65535) i32 @llvm.nvvm.read.ptx.sreg.ctaid.y() #1\\n\\n; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)\\ndeclare noundef range(i32 0, 1024) i32 @llvm.nvvm.read.ptx.sreg.tid.x() #1\\n\\n; Function Attrs: nounwind\\ndeclare void @llvm.nvvm.cp.async.commit.group() #2\\n\\n; Function Attrs: convergent nocallback nounwind\\ndeclare void @llvm.nvvm.barrier.cta.sync.aligned.all(i32) #3\\n\\n; Function Attrs: nounwind\\ndeclare void @llvm.nvvm.cp.async.wait.group(i32 immarg) #2\\n\\nattributes #0 = { \"nvvm.reqntid\"=\"128\" }\\nattributes #1 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }\\nattributes #2 = { nounwind }\\nattributes #3 = { convergent nocallback nounwind }\\n\\n!llvm.dbg.cu = !{!0}\\n!llvm.module.flags = !{!2, !3}\\n!llvm.ident = !{!4}\\n\\n!0 = distinct !DICompileUnit(language: DW_LANG_C, file: !1, producer: \"triton\", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)\\n!1 = !DIFile(filename: \"3980627456.py\", directory: \"/tmp/ipykernel_6843\")\\n!2 = !{i32 2, !\"Debug Info Version\", i32 3}\\n!3 = !{i32 4, !\"nvvm-reflect-ftz\", i32 1}\\n!4 = !{!\"clang version 3.8.0 (tags/RELEASE_380/final)\"}\\n!5 = distinct !DISubprogram(name: \"matmul_kernel\", linkageName: \"matmul_kernel\", scope: !1, file: !1, line: 7, type: !6, scopeLine: 7, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !0)\\n!6 = !DISubroutineType(cc: DW_CC_normal, types: !7)\\n!7 = !{}\\n!8 = !DILocation(line: 17, column: 26, scope: !5)\\n!9 = !DILocation(line: 18, column: 26, scope: !5)\\n!10 = !DILocation(line: 21, column: 21, scope: !5)\\n!11 = !DILocation(line: 21, column: 44, scope: !5)\\n!12 = !DILocation(line: 21, column: 31, scope: !5)\\n!13 = !DILocation(line: 22, column: 21, scope: !5)\\n!14 = !DILocation(line: 22, column: 31, scope: !5)\\n!15 = !DILocation(line: 28, column: 47, scope: !5)\\n!16 = !DILocation(line: 26, column: 25, scope: !5)\\n!17 = !DILocation(line: 28, column: 59, scope: !5)\\n!18 = !DILocation(line: 28, column: 29, scope: !5)\\n!19 = !DILocation(line: 28, column: 20, scope: !5)\\n!20 = !DILocation(line: 29, column: 47, scope: !5)\\n!21 = !DILocation(line: 29, column: 59, scope: !5)\\n!22 = !DILocation(line: 29, column: 29, scope: !5)\\n!23 = !DILocation(line: 29, column: 20, scope: !5)\\n!24 = !DILocation(line: 27, column: 21, scope: !5)\\n!25 = !DILocation(line: 30, column: 25, scope: !5)\\n!26 = !DILocation(line: 32, column: 40, scope: !5)\\n!27 = !DILocation(line: 32, column: 52, scope: !5)\\n!28 = !DILocation(line: 32, column: 22, scope: !5)\\n!29 = !DILocation(line: 32, column: 82, scope: !5)\\n!30 = !DILocation(line: 32, column: 4, scope: !5)\\n',\n",
       " 'ptx': '//\\n// Generated by LLVM NVPTX Back-End\\n//\\n\\n.version 8.7\\n.target sm_86\\n.address_size 64\\n\\n\\t// .globl\\tmatmul_kernel           // -- Begin function matmul_kernel\\n.extern .shared .align 16 .b8 global_smem[];\\n                                        // @matmul_kernel\\n.visible .entry matmul_kernel(\\n\\t.param .u64 .ptr .global .align 1 matmul_kernel_param_0,\\n\\t.param .u64 .ptr .global .align 1 matmul_kernel_param_1,\\n\\t.param .u64 .ptr .global .align 1 matmul_kernel_param_2,\\n\\t.param .u32 matmul_kernel_param_3,\\n\\t.param .u32 matmul_kernel_param_4,\\n\\t.param .u32 matmul_kernel_param_5,\\n\\t.param .u32 matmul_kernel_param_6,\\n\\t.param .u32 matmul_kernel_param_7,\\n\\t.param .u32 matmul_kernel_param_8,\\n\\t.param .u64 .ptr .global .align 1 matmul_kernel_param_9\\n)\\n.reqntid 128\\n{\\n\\t.reg .pred \\t%p<8>;\\n\\t.reg .b32 \\t%r<195>;\\n\\t.reg .b64 \\t%rd<18>;\\n\\t.loc\\t1 7 0                           // 3980627456.py:7:0\\n$L__func_begin0:\\n\\t.loc\\t1 7 0                           // 3980627456.py:7:0\\n\\n// %bb.0:\\n\\tld.param.b32 \\t%r45, [matmul_kernel_param_8];\\n\\tld.param.b32 \\t%r44, [matmul_kernel_param_7];\\n\\tld.param.b32 \\t%r43, [matmul_kernel_param_6];\\n\\tld.param.b32 \\t%r42, [matmul_kernel_param_5];\\n\\tld.param.b64 \\t%rd3, [matmul_kernel_param_2];\\n\\tld.param.b64 \\t%rd2, [matmul_kernel_param_1];\\n\\tld.param.b64 \\t%rd1, [matmul_kernel_param_0];\\n$L__tmp0:\\n\\t.loc\\t1 17 26                         // 3980627456.py:17:26\\n\\tmov.u32 \\t%r55, %ctaid.x;\\n\\t.loc\\t1 18 26                         // 3980627456.py:18:26\\n\\tmov.u32 \\t%r56, %ctaid.y;\\n\\t.loc\\t1 21 21                         // 3980627456.py:21:21\\n\\tshl.b32 \\t%r1, %r55, 4;\\n\\t.loc\\t1 21 44                         // 3980627456.py:21:44\\n\\tmov.u32 \\t%r2, %tid.x;\\n\\tand.b32 \\t%r3, %r2, 16;\\n\\tbfe.u32 \\t%r4, %r2, 3, 4;\\n\\tshl.b32 \\t%r5, %r2, 1;\\n\\tand.b32 \\t%r6, %r5, 14;\\n\\t.loc\\t1 21 31                         // 3980627456.py:21:31\\n\\tor.b32 \\t%r7, %r4, %r1;\\n\\t.loc\\t1 22 21                         // 3980627456.py:22:21\\n\\tshl.b32 \\t%r8, %r56, 4;\\n\\t.loc\\t1 22 31                         // 3980627456.py:22:31\\n\\tor.b32 \\t%r9, %r6, %r8;\\n\\t.loc\\t1 26 25                         // 3980627456.py:26:25\\n\\tsetp.lt.s32 \\t%p1, %r42, 1;\\n\\tsetp.gt.s32 \\t%p2, %r42, 0;\\n\\t.loc\\t1 28 59                         // 3980627456.py:28:59\\n\\tmad.lo.s32 \\t%r57, %r43, %r7, %r6;\\n\\t.loc\\t1 28 29                         // 3980627456.py:28:29\\n\\tmul.wide.s32 \\t%rd8, %r57, 4;\\n\\tadd.s64 \\t%rd4, %rd1, %rd8;\\n\\t.loc\\t1 28 20                         // 3980627456.py:28:20\\n\\tshr.u32 \\t%r10, %r3, 2;\\n\\txor.b32 \\t%r58, %r6, %r10;\\n\\tshr.u32 \\t%r11, %r2, 2;\\n\\tand.b32 \\t%r12, %r11, 8;\\n\\txor.b32 \\t%r59, %r58, %r12;\\n\\tshl.b32 \\t%r60, %r4, 4;\\n\\tor.b32 \\t%r61, %r59, %r60;\\n\\tshl.b32 \\t%r62, %r61, 2;\\n\\tmov.b32 \\t%r63, global_smem;\\n\\tadd.s32 \\t%r46, %r63, %r62;\\n\\tselp.b32 \\t%r47, 8, 0, %p2;\\n\\t// begin inline asm\\n\\tcp.async.ca.shared.global [ %r46 + 0 ], [ %rd4 + 0 ], 0x8, %r47;\\n\\t// end inline asm\\n\\tcp.async.commit_group;\\n\\t.loc\\t1 29 59                         // 3980627456.py:29:59\\n\\tmad.lo.s32 \\t%r64, %r44, %r4, %r9;\\n\\t.loc\\t1 29 29                         // 3980627456.py:29:29\\n\\tmul.wide.s32 \\t%rd9, %r64, 4;\\n\\tadd.s64 \\t%rd5, %rd2, %rd9;\\n\\t.loc\\t1 29 20                         // 3980627456.py:29:20\\n\\tshr.u32 \\t%r65, %r3, 1;\\n\\txor.b32 \\t%r66, %r6, %r65;\\n\\tor.b32 \\t%r67, %r66, %r60;\\n\\tshl.b32 \\t%r68, %r67, 2;\\n\\tadd.s32 \\t%r69, %r63, %r68;\\n\\tadd.s32 \\t%r48, %r69, 2048;\\n\\t// begin inline asm\\n\\tcp.async.ca.shared.global [ %r48 + 0 ], [ %rd5 + 0 ], 0x8, %r47;\\n\\t// end inline asm\\n\\tcp.async.commit_group;\\n\\t.loc\\t1 26 25                         // 3980627456.py:26:25\\n\\tsetp.gt.s32 \\t%p3, %r42, 16;\\n\\t.loc\\t1 28 59                         // 3980627456.py:28:59\\n\\tadd.s32 \\t%r70, %r57, 16;\\n\\t.loc\\t1 28 29                         // 3980627456.py:28:29\\n\\tmul.wide.s32 \\t%rd10, %r70, 4;\\n\\tadd.s64 \\t%rd6, %rd1, %rd10;\\n\\t.loc\\t1 28 20                         // 3980627456.py:28:20\\n\\tbar.sync \\t0;\\n\\tadd.s32 \\t%r50, %r46, 1024;\\n\\tselp.b32 \\t%r51, 8, 0, %p3;\\n\\t// begin inline asm\\n\\tcp.async.ca.shared.global [ %r50 + 0 ], [ %rd6 + 0 ], 0x8, %r51;\\n\\t// end inline asm\\n\\tcp.async.commit_group;\\n\\t.loc\\t1 29 47                         // 3980627456.py:29:47\\n\\tshl.b32 \\t%r15, %r44, 4;\\n\\t.loc\\t1 29 59                         // 3980627456.py:29:59\\n\\tadd.s32 \\t%r71, %r64, %r15;\\n\\t.loc\\t1 29 29                         // 3980627456.py:29:29\\n\\tmul.wide.s32 \\t%rd11, %r71, 4;\\n\\tadd.s64 \\t%rd7, %rd2, %rd11;\\n\\t.loc\\t1 29 20                         // 3980627456.py:29:20\\n\\tadd.s32 \\t%r52, %r69, 3072;\\n\\t// begin inline asm\\n\\tcp.async.ca.shared.global [ %r52 + 0 ], [ %rd7 + 0 ], 0x8, %r51;\\n\\t// end inline asm\\n\\tcp.async.commit_group;\\n\\tmov.b32 \\t%r186, 0f00000000;\\n\\tmov.b32 \\t%r187, %r186;\\n\\tmov.b32 \\t%r188, %r186;\\n\\tmov.b32 \\t%r189, %r186;\\n\\t.loc\\t1 26 25                         // 3980627456.py:26:25\\n\\t@%p1 bra \\t$L__BB0_3;\\n// %bb.1:                               // %.lr.ph\\n\\tor.b32 \\t%r76, %r10, 8;\\n\\t.loc\\t1 21 44                         // 3980627456.py:21:44\\n\\tbfe.s32 \\t%r77, %r2, 2, 1;\\n\\tand.b32 \\t%r78, %r2, 2;\\n\\tbfe.s32 \\t%r79, %r2, 1, 1;\\n\\tand.b32 \\t%r80, %r2, 8;\\n\\tadd.s32 \\t%r16, %r42, -32;\\n\\tshl.b32 \\t%r81, %r2, 4;\\n\\tand.b32 \\t%r82, %r81, 16;\\n\\tand.b32 \\t%r83, %r79, 36;\\n\\tand.b32 \\t%r84, %r77, 72;\\n\\tshl.b32 \\t%r85, %r80, 4;\\n\\tor.b32 \\t%r86, %r85, %r82;\\n\\tor.b32 \\t%r87, %r86, %r83;\\n\\tor.b32 \\t%r88, %r87, %r84;\\n\\txor.b32 \\t%r17, %r88, %r10;\\n\\txor.b32 \\t%r18, %r88, %r76;\\n\\tshl.b32 \\t%r89, %r78, 2;\\n\\tbfe.u32 \\t%r90, %r2, 2, 2;\\n\\tor.b32 \\t%r91, %r90, %r89;\\n\\tor.b32 \\t%r92, %r91, %r10;\\n\\txor.b32 \\t%r93, %r92, %r12;\\n\\t.loc\\t1 26 25                         // 3980627456.py:26:25\\n\\tshl.b32 \\t%r94, %r93, 2;\\n\\tadd.s32 \\t%r96, %r63, %r94;\\n\\tshl.b32 \\t%r97, %r2, 6;\\n\\tand.b32 \\t%r98, %r97, 192;\\n\\tadd.s32 \\t%r99, %r96, %r98;\\n\\tadd.s32 \\t%r19, %r99, 2048;\\n\\tadd.s32 \\t%r100, %r1, %r4;\\n\\tmad.lo.s32 \\t%r101, %r43, %r100, %r6;\\n\\tadd.s32 \\t%r20, %r101, 32;\\n\\tor.b32 \\t%r102, %r4, 32;\\n\\tmad.lo.s32 \\t%r103, %r44, %r102, %r8;\\n\\tadd.s32 \\t%r183, %r103, %r6;\\n\\tmov.b32 \\t%r190, 0;\\n\\tmov.b32 \\t%r186, 0f00000000;\\n\\tmov.b32 \\t%r185, 1;\\n\\tmov.b32 \\t%r184, -1;\\n\\tshl.b32 \\t%r150, %r17, 2;\\n\\tshl.b32 \\t%r151, %r18, 2;\\n\\tmov.b32 \\t%r187, %r186;\\n\\tmov.b32 \\t%r188, %r186;\\n\\tmov.b32 \\t%r189, %r186;\\n$L__BB0_2:                              // =>This Inner Loop Header: Depth=1\\n\\tsetp.lt.s32 \\t%p4, %r190, %r16;\\n\\tadd.s32 \\t%r146, %r184, 1;\\n\\tsetp.gt.s32 \\t%p5, %r146, 1;\\n\\tselp.b32 \\t%r184, 0, %r146, %p5;\\n\\t.loc\\t1 28 20                         // 3980627456.py:28:20\\n\\tcp.async.wait_group \\t2;\\n\\tbar.sync \\t0;\\n\\tshl.b32 \\t%r147, %r184, 10;\\n\\tadd.s32 \\t%r149, %r63, %r147;\\n\\tadd.s32 \\t%r108, %r149, %r150;\\n\\t// begin inline asm\\n\\tldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r104, %r105, %r106, %r107}, [%r108];\\n\\t// end inline asm\\n\\tadd.s32 \\t%r113, %r149, %r151;\\n\\t// begin inline asm\\n\\tldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r109, %r110, %r111, %r112}, [%r113];\\n\\t// end inline asm\\n\\t.loc\\t1 29 20                         // 3980627456.py:29:20\\n\\tadd.s32 \\t%r152, %r19, %r147;\\n\\tld.shared.b32 \\t%r126, [%r152];\\n\\tld.shared.b32 \\t%r127, [%r152+256];\\n\\tld.shared.b32 \\t%r140, [%r152+512];\\n\\tld.shared.b32 \\t%r141, [%r152+768];\\n\\t.loc\\t1 30 25                         // 3980627456.py:30:25\\n\\t// begin inline asm\\n\\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %r186, %r187, %r188, %r189 }, { %r104, %r105, %r106, %r107 }, { %r126, %r127 }, { %r186, %r187, %r188, %r189 };\\n\\t// end inline asm\\n\\t// begin inline asm\\n\\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %r186, %r187, %r188, %r189 }, { %r109, %r110, %r111, %r112 }, { %r140, %r141 }, { %r186, %r187, %r188, %r189 };\\n\\t// end inline asm\\n\\t.loc\\t1 26 25                         // 3980627456.py:26:25\\n\\tadd.s32 \\t%r153, %r185, 1;\\n\\tsetp.gt.s32 \\t%p6, %r153, 1;\\n\\tselp.b32 \\t%r185, 0, %r153, %p6;\\n\\t.loc\\t1 28 29                         // 3980627456.py:28:29\\n\\tadd.s32 \\t%r154, %r20, %r190;\\n\\tmul.wide.s32 \\t%rd14, %r154, 4;\\n\\tadd.s64 \\t%rd12, %rd1, %rd14;\\n\\t.loc\\t1 28 20                         // 3980627456.py:28:20\\n\\tbar.sync \\t0;\\n\\tshl.b32 \\t%r155, %r185, 10;\\n\\tadd.s32 \\t%r142, %r46, %r155;\\n\\tselp.b32 \\t%r143, 8, 0, %p4;\\n\\t// begin inline asm\\n\\tcp.async.ca.shared.global [ %r142 + 0 ], [ %rd12 + 0 ], 0x8, %r143;\\n\\t// end inline asm\\n\\tcp.async.commit_group;\\n\\t.loc\\t1 29 29                         // 3980627456.py:29:29\\n\\tmul.wide.s32 \\t%rd15, %r183, 4;\\n\\tadd.s64 \\t%rd13, %rd2, %rd15;\\n\\t.loc\\t1 29 20                         // 3980627456.py:29:20\\n\\tadd.s32 \\t%r144, %r48, %r155;\\n\\t// begin inline asm\\n\\tcp.async.ca.shared.global [ %r144 + 0 ], [ %rd13 + 0 ], 0x8, %r143;\\n\\t// end inline asm\\n\\tcp.async.commit_group;\\n\\t.loc\\t1 26 25                         // 3980627456.py:26:25\\n\\tadd.s32 \\t%r190, %r190, 16;\\n\\tadd.s32 \\t%r183, %r183, %r15;\\n\\tsetp.lt.s32 \\t%p7, %r190, %r42;\\n\\t@%p7 bra \\t$L__BB0_2;\\n$L__BB0_3:                              // %._crit_edge\\n\\t.loc\\t1 21 44                         // 3980627456.py:21:44\\n\\tand.b32 \\t%r158, %r5, 6;\\n\\t.loc\\t1 26 25                         // 3980627456.py:26:25\\n\\tcp.async.wait_group \\t0;\\n\\tbar.sync \\t0;\\n\\t.loc\\t1 32 52                         // 3980627456.py:32:52\\n\\tmad.lo.s32 \\t%r159, %r45, %r7, %r9;\\n\\t.loc\\t1 32 22                         // 3980627456.py:32:22\\n\\tmul.wide.s32 \\t%rd17, %r159, 4;\\n\\tadd.s64 \\t%rd16, %rd3, %rd17;\\n\\t.loc\\t1 32 82                         // 3980627456.py:32:82\\n\\tshl.b32 \\t%r160, %r2, 2;\\n\\tand.b32 \\t%r161, %r160, 48;\\n\\tor.b32 \\t%r162, %r161, %r158;\\n\\tshl.b32 \\t%r163, %r3, 2;\\n\\tor.b32 \\t%r164, %r162, %r163;\\n\\tor.b32 \\t%r165, %r164, %r12;\\n\\tand.b32 \\t%r166, %r5, 254;\\n\\tshr.u32 \\t%r167, %r164, 1;\\n\\tand.b32 \\t%r168, %r167, 60;\\n\\tadd.s32 \\t%r170, %r63, %r168;\\n\\tshl.b32 \\t%r171, %r165, 2;\\n\\tadd.s32 \\t%r172, %r170, %r171;\\n\\tst.shared.v2.b32 \\t[%r172], {%r186, %r187};\\n\\tor.b32 \\t%r173, %r164, 128;\\n\\tshr.u32 \\t%r174, %r173, 1;\\n\\tand.b32 \\t%r175, %r174, 120;\\n\\tadd.s32 \\t%r176, %r63, %r175;\\n\\tadd.s32 \\t%r177, %r176, %r171;\\n\\tst.shared.v2.b32 \\t[%r177+512], {%r188, %r189};\\n\\tbar.sync \\t0;\\n\\tand.b32 \\t%r178, %r11, 30;\\n\\tshl.b32 \\t%r179, %r178, 2;\\n\\tadd.s32 \\t%r180, %r63, %r179;\\n\\tshl.b32 \\t%r181, %r166, 2;\\n\\tadd.s32 \\t%r182, %r180, %r181;\\n\\tld.shared.v2.b32 \\t{%r156, %r157}, [%r182];\\n\\t// begin inline asm\\n\\tst.global.v2.b32 [ %rd16 + 0 ], { %r156, %r157 };\\n\\t// end inline asm\\n\\t.loc\\t1 32 4                          // 3980627456.py:32:4\\n\\tret;\\n$L__tmp1:\\n$L__func_end0:\\n                                        // -- End function\\n}\\n\\t.file\\t1 \"/tmp/ipykernel_6843/3980627456.py\"\\n\\t.section\\t.debug_abbrev\\n\\t{\\n.b8 1                                   // Abbreviation Code\\n.b8 17                                  // DW_TAG_compile_unit\\n.b8 0                                   // DW_CHILDREN_no\\n.b8 37                                  // DW_AT_producer\\n.b8 8                                   // DW_FORM_string\\n.b8 19                                  // DW_AT_language\\n.b8 5                                   // DW_FORM_data2\\n.b8 3                                   // DW_AT_name\\n.b8 8                                   // DW_FORM_string\\n.b8 16                                  // DW_AT_stmt_list\\n.b8 6                                   // DW_FORM_data4\\n.b8 27                                  // DW_AT_comp_dir\\n.b8 8                                   // DW_FORM_string\\n.b8 0                                   // EOM(1)\\n.b8 0                                   // EOM(2)\\n.b8 0                                   // EOM(3)\\n\\t}\\n\\t.section\\t.debug_info\\n\\t{\\n.b32 55                                 // Length of Unit\\n.b8 2                                   // DWARF version number\\n.b8 0\\n.b32 .debug_abbrev                      // Offset Into Abbrev. Section\\n.b8 8                                   // Address Size (in bytes)\\n.b8 1                                   // Abbrev [1] 0xb:0x30 DW_TAG_compile_unit\\n.b8 116                                 // DW_AT_producer\\n.b8 114\\n.b8 105\\n.b8 116\\n.b8 111\\n.b8 110\\n.b8 0\\n.b8 2                                   // DW_AT_language\\n.b8 0\\n.b8 51                                  // DW_AT_name\\n.b8 57\\n.b8 56\\n.b8 48\\n.b8 54\\n.b8 50\\n.b8 55\\n.b8 52\\n.b8 53\\n.b8 54\\n.b8 46\\n.b8 112\\n.b8 121\\n.b8 0\\n.b32 .debug_line                        // DW_AT_stmt_list\\n.b8 47                                  // DW_AT_comp_dir\\n.b8 116\\n.b8 109\\n.b8 112\\n.b8 47\\n.b8 105\\n.b8 112\\n.b8 121\\n.b8 107\\n.b8 101\\n.b8 114\\n.b8 110\\n.b8 101\\n.b8 108\\n.b8 95\\n.b8 54\\n.b8 56\\n.b8 52\\n.b8 51\\n.b8 0\\n\\t}\\n\\t.section\\t.debug_macinfo\\t{\\t}\\n',\n",
       " 'cubin': b'\\x7fELF\\x02\\x01\\x013\\x07\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x02\\x00\\xbe\\x00\\x80\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x004\\x00\\x00\\x00\\x00\\x00\\x00\\x80/\\x00\\x00\\x00\\x00\\x00\\x00V\\x05V\\x00@\\x008\\x00\\x04\\x00@\\x00\\x12\\x00\\x01\\x00\\x00.shstrtab\\x00.strtab\\x00.symtab\\x00.symtab_shndx\\x00.nv.info\\x00.text.matmul_kernel\\x00.nv.info.matmul_kernel\\x00.nv.shared.matmul_kernel\\x00.nv.constant0.matmul_kernel\\x00.rel.nv.constant0.matmul_kernel\\x00.debug_frame\\x00.debug_line\\x00.rel.debug_line\\x00.nv_debug_line_sass\\x00.rel.nv_debug_line_sass\\x00.nv_debug_ptx_txt\\x00.rel.debug_frame\\x00.rela.debug_frame\\x00.nv.callgraph\\x00.nv.prototype\\x00.nv.rel.action\\x00\\x00.shstrtab\\x00.strtab\\x00.symtab\\x00.symtab_shndx\\x00.nv.info\\x00.text.matmul_kernel\\x00.nv.info.matmul_kernel\\x00.nv.shared.matmul_kernel\\x00.rel.nv.constant0.matmul_kernel\\x00.nv.constant0.matmul_kernel\\x00.debug_frame\\x00.debug_line\\x00.rel.debug_line\\x00.nv_debug_line_sass\\x00.rel.nv_debug_line_sass\\x00.nv_debug_ptx_txt\\x00.rel.debug_frame\\x00.rela.debug_frame\\x00.nv.callgraph\\x00.nv.prototype\\x00.nv.rel.action\\x00matmul_kernel\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x002\\x00\\x00\\x00\\x03\\x00\\x10\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x96\\x00\\x00\\x00\\x03\\x00\\x0f\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xb2\\x00\\x00\\x00\\x03\\x00\\x04\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xbf\\x00\\x00\\x00\\x03\\x00\\x05\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xdb\\x00\\x00\\x00\\x03\\x00\\x06\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x07\\x01\\x00\\x00\\x03\\x00\\x07\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00<\\x01\\x00\\x00\\x03\\x00\\n\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00X\\x01\\x00\\x00\\x03\\x00\\x0b\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00g\\x01\\x00\\x00\\x12\\x10\\x10\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\n\\x00\\x00\\x00\\x00\\x00\\x00\\xff\\xff\\xff\\xff$\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xff\\xff\\xff\\xff\\xff\\xff\\xff\\xff\\x03\\x00\\x04|\\xff\\xff\\xff\\xff\\x0f\\x0c\\x81\\x80\\x80(\\x00\\x08\\xff\\x81\\x80(\\x08\\x81\\x80\\x80(\\x00\\x00\\x00\\xff\\xff\\xff\\xff4\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\n\\x00\\x00\\x00\\x00\\x00\\x00\\x04\\x04\\x00\\x00\\x00\\x04\\x10\\x01\\x00\\x00\\x0c\\x81\\x80\\x80(\\x00\\x04D\\x01\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00P\\x01\\x00\\x00\\x02\\x005\\x00\\x00\\x00\\x01\\x01\\xfb\\x0e\\n\\x00\\x01\\x01\\x01\\x01\\x00\\x00\\x00\\x01/tmp/ipykernel_6843\\x00\\x003980627456.py\\x00\\x01\\x00\\x00\\x00\\x00\\t\\x02\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x04\\x01\\x03\\x06\\x01\\x03\\x0e\\x02\\x10\\x01\\xeb\\x03\\t\\x02\\x10\\x01\\xf1\\x03v\\x02\\x10\\x01\\x03\\x08\\x02 \\x01\\x03\\x06\\x02 \\x01\\x03u\\x02\\x10\\x01\\x03\\x07\\x02 \\x01\\x03y\\x02\\x10\\x01\\x03\\x01\\x02 \\x01\\x03\\n\\x02\\x10\\x01\\xeb\\xf3\\x03u\\x02 \\x01\\x03\\x0b\\x02\\x10\\x01\\x03|\\x02 \\x01\\x03\\x01\\x02 \\x01\\xf2\\x03u\\x02\\x10\\x01\\xf7\\x03x\\x02\\x10\\x01\\xf6\\xf0\\xee\\x03z\\x02\\x10\\x01\\xf5\\x03\\x01\\x02 \\x01\\xf2\\xec\\xf2\\xeb\\xf3\\xec\\xf2\\x03}\\x02 \\x01\\xee\\x03\\x04\\x02 \\x01\\xec\\xee\\xf3\\xeb\\xf0\\xec\\xf5\\xec\\x03}\\x02 \\x01\\xf1\\xed\\xf1\\x03\\x01\\x02\\xd0\\x00\\x01\\x03}\\x02 \\x01\\xea\\x03\\x05\\x02 \\x01\\xea\\xf4\\xea\\x03\\x05\\x02\\xd0\\x00\\x01\\xea\\x03\\x05\\x02\\xc0\\x00\\x01\\x03{\\x020\\x01\\xf4\\xea\\xf4\\xea\\xf4\\xea\\x03\\x05\\x02 \\x01\\x03{\\x020\\x01\\x03\\x05\\x02 \\x01\\xea\\xf4\\x03\\x02\\x02 \\x01\\xed\\x03\\x02\\x02 \\x01\\xed\\x03\\x02\\x02\\xd0\\x00\\x01\\x03\\x01\\x020\\x01\\x03\\x7f\\x02 \\x01\\xf0\\x03\\x7f\\x02 \\x01\\xf1\\xed\\xed\\xf2\\xee\\xed\\xf1\\xed\\xf3\\xed\\x03\\x01\\x02\\xf0\\x00\\x01\\x03}\\x02 \\x01\\x03\\x06\\x020\\x01\\x02\\x90\\x02\\x00\\x01\\x01\\x86\\x02\\x00\\x00\\x02\\x00\\x10\\x00\\x00\\x00\\x01\\x01\\xfb\\x0e\\n\\x00\\x01\\x01\\x01\\x01\\x00\\x00\\x00\\x01\\x00\\x00\\x00\\t\\x02\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x04\\x00\\x03\\x18\\x01\\x03\\x18\\x02\\x10\\x01\\x03z\\x02\\x10\\x01\\x03\\x13\\x02\\x10\\x01\\xf4\\x03j\\x02\\x10\\x01\\x03l\\x02\\x10\\x01\\x03$\\x02\\x10\\x01\\x03(\\x02\\x10\\x01\\x03\\x98\\x01\\x02\\x10\\x01\\x03\\xb5~\\x02\\x10\\x01\\xf1\\x03\\x13\\x02\\x10\\x01\\x03h\\x02\\x10\\x01\\xf3\\xf5\\x03\\xc5\\x01\\x02\\x10\\x01\\x03\\xc7~\\x02\\x10\\x01\\x03\\xbe\\x01\\x02\\x10\\x01\\x03\\x0e\\x02\\x10\\x01\\x03\\xa2~\\x02\\x10\\x01\\x03\\xcc\\x01\\x02\\x10\\x01\\x03\\x16\\x02\\x10\\x01\\x03\\xb1~\\x02\\x10\\x01\\xf3\\x03\\x10\\x02\\x10\\x01\\x03\\xa7\\x01\\x02\\x10\\x01\\x03\\xb4~\\x02\\x10\\x01\\x03\\xc1\\x00\\x02\\x10\\x01\\x03A\\x02\\x10\\x01\\x03\\x12\\x02\\x10\\x01\\x03\\x12\\x02\\x10\\x01\\x03e\\x02\\x10\\x01\\xea\\x03\\x10\\x02\\x10\\x01\\x03x\\x02\\x10\\x01\\x03\\x19\\x02\\x10\\x01\\x03\\xa8\\x01\\x02\\x10\\x01\\x03\\xd1~\\x02\\x10\\x01\\x03\\xb5\\x01\\x02\\x10\\x01\\x03\\xc2~\\x02\\x10\\x01\\x03\\xb6\\x01\\x02\\x10\\x01\\x03\\xf4~\\x02\\x10\\x01\\x03\\x8f\\x01\\x02\\x10\\x01\\xf5\\x03\\xcd~\\x02\\x10\\x01\\x03\\x0f\\x02\\x10\\x01\\x03j\\x02\\x10\\x01\\x03\\xbb\\x01\\x02\\x10\\x01\\x03\\xd1~\\x02\\x10\\x01\\x03v\\x02\\x10\\x01\\x03\\xb5\\x01\\x02\\x10\\x01\\x03\\xe2~\\x02\\x10\\x01\\x03w\\x02\\x10\\x01\\x03\\\\\\x02\\x10\\x01\\x03\\xd1\\x01\\x02\\x10\\x01\\x03\\xd5~\\x02\\x10\\x01\\x03\\x16\\x02\\x10\\x01\\x03\\x0c\\x02\\x10\\x01\\x03g\\x02\\x10\\x01\\x03\\x19\\x02\\x10\\x01\\x03k\\x02\\x10\\x01\\x03\\x02\\x02\\xc0\\x00\\x01\\x03\\x0b\\x02\\x10\\x01\\xf1\\xf5\\x03\\t\\x02\\x10\\x01\\xed\\x03&\\x02\\x10\\x01\\x03W\\x02\\x10\\x01\\x03)\\x02\\x10\\x01\\x03]\\x02\\x10\\x01\\xeb\\x03\\x0e\\x02\\x10\\x01\\x03z\\x02\\x10\\x01\\x03w\\x02\\x10\\x01\\x03\\x16\\x02\\x10\\x01\\x03i\\x02\\x10\\x01\\xf1\\x03\\r\\x02\\x10\\x01\\xf0\\x03\\x0e\\x02\\x10\\x01\\xec\\x03\\x0e\\x02\\x10\\x01\\x03^\\x02\\x10\\x01\\x03\\x18\\x02\\x10\\x01\\x03i\\x02\\x10\\x01\\x03\\x14\\x02\\x10\\x01\\x03v\\x02\\x10\\x01\\x03\\x0e\\x02\\x10\\x01\\x03l\\x02\\x10\\x01\\xf6\\x03\\x16\\x02\\x10\\x01\\x03U\\x02\\x10\\x01\\x03\\x1a\\x02\\x10\\x01\\x03u\\x02\\x10\\x01\\xf0\\x03\\x0b\\x02\\x10\\x01\\x03k\\x02\\x10\\x01\\x03%\\x02\\x10\\x01\\x03t\\x02\\x10\\x01\\x03\\x13\\x02\\x10\\x01\\xeb\\x03\\x1e\\x02\\x10\\x01\\x03g\\x02\\x10\\x01\\x03z\\x02\\x10\\x01\\xf1\\x03\\x1e\\x02\\x10\\x01\\x03c\\x02\\x10\\x01\\x03\\x1e\\x02\\x10\\x01\\x03f\\x02\\x10\\x01\\xf1\\xf3\\xf5\\xf0\\x03w\\x02\\x10\\x01\\x03\\n\\x02\\x10\\x01\\xf0\\x03y\\x02\\x10\\x01\\x03\\n\\x02\\x10\\x01\\x03\\n\\x02\\x10\\x01\\x03\\x16\\x02\\x10\\x01\\x03x\\x02\\x10\\x01\\x03v\\x02\\x10\\x01\\x03\\x14\\x02\\x10\\x01\\x03j\\x02\\x10\\x01\\x03\\x15\\x02\\x10\\x01\\x03b\\x02\\x10\\x01\\x03\\r\\x02\\x10\\x01\\x03\\x03\\x02 \\x01\\x03\\x02\\x02\\xc0\\x00\\x01\\xf6\\xf1\\xf4\\xf4\\xf0\\xf1\\xf2\\x03\\x0e\\x02\\x10\\x01\\xf5\\xf0\\xf5\\xf1\\xf2\\x02\\xa0\\x01\\x00\\x01\\x01\\x00\\x00\\x00\\x00.version 8.7\\x00.target sm_86\\x00.address_size 64\\x00\\x00\\x00.extern .shared .align 16 .b8 global_smem[];\\x00\\x00.visible .entry matmul_kernel(\\x00.param .u64 .ptr .global .align 1 matmul_kernel_param_0,\\x00.param .u64 .ptr .global .align 1 matmul_kernel_param_1,\\x00.param .u64 .ptr .global .align 1 matmul_kernel_param_2,\\x00.param .u32 matmul_kernel_param_3,\\x00.param .u32 matmul_kernel_param_4,\\x00.param .u32 matmul_kernel_param_5,\\x00.param .u32 matmul_kernel_param_6,\\x00.param .u32 matmul_kernel_param_7,\\x00.param .u32 matmul_kernel_param_8,\\x00.param .u64 .ptr .global .align 1 matmul_kernel_param_9\\x00)\\x00.reqntid 128\\x00{\\x00.reg .pred \\t%p<8>;\\x00.reg .b32 \\t%r<195>;\\x00.reg .b64 \\t%rd<18>;\\x00\\x00$L__func_begin0:\\x00\\x00\\x00\\x00ld.param.b32 \\t%r45, [matmul_kernel_param_8];\\x00ld.param.b32 \\t%r44, [matmul_kernel_param_7];\\x00ld.param.b32 \\t%r43, [matmul_kernel_param_6];\\x00ld.param.b32 \\t%r42, [matmul_kernel_param_5];\\x00ld.param.b64 \\t%rd3, [matmul_kernel_param_2];\\x00ld.param.b64 \\t%rd2, [matmul_kernel_param_1];\\x00ld.param.b64 \\t%rd1, [matmul_kernel_param_0];\\x00$L__tmp0:\\x00\\x00mov.u32 \\t%r55, %ctaid.x;\\x00\\x00mov.u32 \\t%r56, %ctaid.y;\\x00\\x00shl.b32 \\t%r1, %r55, 4;\\x00\\x00mov.u32 \\t%r2, %tid.x;\\x00and.b32 \\t%r3, %r2, 16;\\x00bfe.u32 \\t%r4, %r2, 3, 4;\\x00shl.b32 \\t%r5, %r2, 1;\\x00and.b32 \\t%r6, %r5, 14;\\x00\\x00or.b32 \\t%r7, %r4, %r1;\\x00\\x00shl.b32 \\t%r8, %r56, 4;\\x00\\x00or.b32 \\t%r9, %r6, %r8;\\x00\\x00setp.lt.s32 \\t%p1, %r42, 1;\\x00setp.gt.s32 \\t%p2, %r42, 0;\\x00\\x00mad.lo.s32 \\t%r57, %r43, %r7, %r6;\\x00\\x00mul.wide.s32 \\t%rd8, %r57, 4;\\x00add.s64 \\t%rd4, %rd1, %rd8;\\x00\\x00shr.u32 \\t%r10, %r3, 2;\\x00xor.b32 \\t%r58, %r6, %r10;\\x00shr.u32 \\t%r11, %r2, 2;\\x00and.b32 \\t%r12, %r11, 8;\\x00xor.b32 \\t%r59, %r58, %r12;\\x00shl.b32 \\t%r60, %r4, 4;\\x00or.b32 \\t%r61, %r59, %r60;\\x00shl.b32 \\t%r62, %r61, 2;\\x00mov.b32 \\t%r63, global_smem;\\x00add.s32 \\t%r46, %r63, %r62;\\x00selp.b32 \\t%r47, 8, 0, %p2;\\x00\\x00cp.async.ca.shared.global [ %r46 + 0 ], [ %rd4 + 0 ], 0x8, %r47;\\x00\\x00cp.async.commit_group;\\x00\\x00mad.lo.s32 \\t%r64, %r44, %r4, %r9;\\x00\\x00mul.wide.s32 \\t%rd9, %r64, 4;\\x00add.s64 \\t%rd5, %rd2, %rd9;\\x00\\x00shr.u32 \\t%r65, %r3, 1;\\x00xor.b32 \\t%r66, %r6, %r65;\\x00or.b32 \\t%r67, %r66, %r60;\\x00shl.b32 \\t%r68, %r67, 2;\\x00add.s32 \\t%r69, %r63, %r68;\\x00add.s32 \\t%r48, %r69, 2048;\\x00\\x00cp.async.ca.shared.global [ %r48 + 0 ], [ %rd5 + 0 ], 0x8, %r47;\\x00\\x00cp.async.commit_group;\\x00\\x00setp.gt.s32 \\t%p3, %r42, 16;\\x00\\x00add.s32 \\t%r70, %r57, 16;\\x00\\x00mul.wide.s32 \\t%rd10, %r70, 4;\\x00add.s64 \\t%rd6, %rd1, %rd10;\\x00\\x00bar.sync \\t0;\\x00add.s32 \\t%r50, %r46, 1024;\\x00selp.b32 \\t%r51, 8, 0, %p3;\\x00\\x00cp.async.ca.shared.global [ %r50 + 0 ], [ %rd6 + 0 ], 0x8, %r51;\\x00\\x00cp.async.commit_group;\\x00\\x00shl.b32 \\t%r15, %r44, 4;\\x00\\x00add.s32 \\t%r71, %r64, %r15;\\x00\\x00mul.wide.s32 \\t%rd11, %r71, 4;\\x00add.s64 \\t%rd7, %rd2, %rd11;\\x00\\x00add.s32 \\t%r52, %r69, 3072;\\x00\\x00cp.async.ca.shared.global [ %r52 + 0 ], [ %rd7 + 0 ], 0x8, %r51;\\x00\\x00cp.async.commit_group;\\x00mov.b32 \\t%r186, 0f00000000;\\x00mov.b32 \\t%r187, %r186;\\x00mov.b32 \\t%r188, %r186;\\x00mov.b32 \\t%r189, %r186;\\x00\\x00@%p1 bra \\t$L__BB0_3;\\x00\\x00or.b32 \\t%r76, %r10, 8;\\x00\\x00bfe.s32 \\t%r77, %r2, 2, 1;\\x00and.b32 \\t%r78, %r2, 2;\\x00bfe.s32 \\t%r79, %r2, 1, 1;\\x00and.b32 \\t%r80, %r2, 8;\\x00add.s32 \\t%r16, %r42, -32;\\x00shl.b32 \\t%r81, %r2, 4;\\x00and.b32 \\t%r82, %r81, 16;\\x00and.b32 \\t%r83, %r79, 36;\\x00and.b32 \\t%r84, %r77, 72;\\x00shl.b32 \\t%r85, %r80, 4;\\x00or.b32 \\t%r86, %r85, %r82;\\x00or.b32 \\t%r87, %r86, %r83;\\x00or.b32 \\t%r88, %r87, %r84;\\x00xor.b32 \\t%r17, %r88, %r10;\\x00xor.b32 \\t%r18, %r88, %r76;\\x00shl.b32 \\t%r89, %r78, 2;\\x00bfe.u32 \\t%r90, %r2, 2, 2;\\x00or.b32 \\t%r91, %r90, %r89;\\x00or.b32 \\t%r92, %r91, %r10;\\x00xor.b32 \\t%r93, %r92, %r12;\\x00\\x00shl.b32 \\t%r94, %r93, 2;\\x00add.s32 \\t%r96, %r63, %r94;\\x00shl.b32 \\t%r97, %r2, 6;\\x00and.b32 \\t%r98, %r97, 192;\\x00add.s32 \\t%r99, %r96, %r98;\\x00add.s32 \\t%r19, %r99, 2048;\\x00add.s32 \\t%r100, %r1, %r4;\\x00mad.lo.s32 \\t%r101, %r43, %r100, %r6;\\x00add.s32 \\t%r20, %r101, 32;\\x00or.b32 \\t%r102, %r4, 32;\\x00mad.lo.s32 \\t%r103, %r44, %r102, %r8;\\x00add.s32 \\t%r183, %r103, %r6;\\x00mov.b32 \\t%r190, 0;\\x00mov.b32 \\t%r186, 0f00000000;\\x00mov.b32 \\t%r185, 1;\\x00mov.b32 \\t%r184, -1;\\x00shl.b32 \\t%r150, %r17, 2;\\x00shl.b32 \\t%r151, %r18, 2;\\x00mov.b32 \\t%r187, %r186;\\x00mov.b32 \\t%r188, %r186;\\x00mov.b32 \\t%r189, %r186;\\x00$L__BB0_2:                              // =>This Inner Loop Header: Depth=1\\x00setp.lt.s32 \\t%p4, %r190, %r16;\\x00add.s32 \\t%r146, %r184, 1;\\x00setp.gt.s32 \\t%p5, %r146, 1;\\x00selp.b32 \\t%r184, 0, %r146, %p5;\\x00\\x00cp.async.wait_group \\t2;\\x00bar.sync \\t0;\\x00shl.b32 \\t%r147, %r184, 10;\\x00add.s32 \\t%r149, %r63, %r147;\\x00add.s32 \\t%r108, %r149, %r150;\\x00\\x00ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r104, %r105, %r106, %r107}, [%r108];\\x00\\x00add.s32 \\t%r113, %r149, %r151;\\x00\\x00ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r109, %r110, %r111, %r112}, [%r113];\\x00\\x00\\x00add.s32 \\t%r152, %r19, %r147;\\x00ld.shared.b32 \\t%r126, [%r152];\\x00ld.shared.b32 \\t%r127, [%r152+256];\\x00ld.shared.b32 \\t%r140, [%r152+512];\\x00ld.shared.b32 \\t%r141, [%r152+768];\\x00\\x00\\x00mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %r186, %r187, %r188, %r189 }, { %r104, %r105, %r106, %r107 }, { %r126, %r127 }, { %r186, %r187, %r188, %r189 };\\x00\\x00\\x00mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %r186, %r187, %r188, %r189 }, { %r109, %r110, %r111, %r112 }, { %r140, %r141 }, { %r186, %r187, %r188, %r189 };\\x00\\x00\\x00add.s32 \\t%r153, %r185, 1;\\x00setp.gt.s32 \\t%p6, %r153, 1;\\x00selp.b32 \\t%r185, 0, %r153, %p6;\\x00\\x00add.s32 \\t%r154, %r20, %r190;\\x00mul.wide.s32 \\t%rd14, %r154, 4;\\x00add.s64 \\t%rd12, %rd1, %rd14;\\x00\\x00bar.sync \\t0;\\x00shl.b32 \\t%r155, %r185, 10;\\x00add.s32 \\t%r142, %r46, %r155;\\x00selp.b32 \\t%r143, 8, 0, %p4;\\x00\\x00cp.async.ca.shared.global [ %r142 + 0 ], [ %rd12 + 0 ], 0x8, %r143;\\x00\\x00cp.async.commit_group;\\x00\\x00mul.wide.s32 \\t%rd15, %r183, 4;\\x00add.s64 \\t%rd13, %rd2, %rd15;\\x00\\x00add.s32 \\t%r144, %r48, %r155;\\x00\\x00cp.async.ca.shared.global [ %r144 + 0 ], [ %rd13 + 0 ], 0x8, %r143;\\x00\\x00cp.async.commit_group;\\x00\\x00add.s32 \\t%r190, %r190, 16;\\x00add.s32 \\t%r183, %r183, %r15;\\x00setp.lt.s32 \\t%p7, %r190, %r42;\\x00@%p7 bra \\t$L__BB0_2;\\x00$L__BB0_3:                              // %._crit_edge\\x00\\x00and.b32 \\t%r158, %r5, 6;\\x00\\x00cp.async.wait_group \\t0;\\x00bar.sync \\t0;\\x00\\x00mad.lo.s32 \\t%r159, %r45, %r7, %r9;\\x00\\x00mul.wide.s32 \\t%rd17, %r159, 4;\\x00add.s64 \\t%rd16, %rd3, %rd17;\\x00\\x00shl.b32 \\t%r160, %r2, 2;\\x00and.b32 \\t%r161, %r160, 48;\\x00or.b32 \\t%r162, %r161, %r158;\\x00shl.b32 \\t%r163, %r3, 2;\\x00or.b32 \\t%r164, %r162, %r163;\\x00or.b32 \\t%r165, %r164, %r12;\\x00and.b32 \\t%r166, %r5, 254;\\x00shr.u32 \\t%r167, %r164, 1;\\x00and.b32 \\t%r168, %r167, 60;\\x00add.s32 \\t%r170, %r63, %r168;\\x00shl.b32 \\t%r171, %r165, 2;\\x00add.s32 \\t%r172, %r170, %r171;\\x00st.shared.v2.b32 \\t[%r172], {%r186, %r187};\\x00or.b32 \\t%r173, %r164, 128;\\x00shr.u32 \\t%r174, %r173, 1;\\x00and.b32 \\t%r175, %r174, 120;\\x00add.s32 \\t%r176, %r63, %r175;\\x00add.s32 \\t%r177, %r176, %r171;\\x00st.shared.v2.b32 \\t[%r177+512], {%r188, %r189};\\x00bar.sync \\t0;\\x00and.b32 \\t%r178, %r11, 30;\\x00shl.b32 \\t%r179, %r178, 2;\\x00add.s32 \\t%r180, %r63, %r179;\\x00shl.b32 \\t%r181, %r166, 2;\\x00add.s32 \\t%r182, %r180, %r181;\\x00ld.shared.v2.b32 \\t{%r156, %r157}, [%r182];\\x00\\x00st.global.v2.b32 [ %rd16 + 0 ], { %r156, %r157 };\\x00\\x00\\x00ret;\\x00$L__tmp1:\\x00$L__func_end0:\\x00\\x00}\\x00\\x00.section\\t.debug_abbrev\\x00{\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00}\\x00.section\\t.debug_info\\x00{\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00}\\x00.section\\t.debug_macinfo\\t{\\t}\\x00\\x00\\x04/\\x08\\x00\\t\\x00\\x00\\x00$\\x00\\x00\\x00\\x04\\x11\\x08\\x00\\t\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x04\\x12\\x08\\x00\\t\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x047\\x04\\x00\\x80\\x00\\x00\\x00\\x015\\x00\\x00\\x04\\n\\x08\\x00\\x02\\x00\\x00\\x00`\\x018\\x00\\x03\\x198\\x00\\x04\\x17\\x0c\\x00\\x00\\x00\\x00\\x00\\t\\x000\\x00\\x00\\xf4!\\x00\\x04\\x17\\x0c\\x00\\x00\\x00\\x00\\x00\\x08\\x00,\\x00\\x00\\xf0\\x11\\x00\\x04\\x17\\x0c\\x00\\x00\\x00\\x00\\x00\\x07\\x00(\\x00\\x00\\xf0\\x11\\x00\\x04\\x17\\x0c\\x00\\x00\\x00\\x00\\x00\\x06\\x00$\\x00\\x00\\xf0\\x11\\x00\\x04\\x17\\x0c\\x00\\x00\\x00\\x00\\x00\\x05\\x00 \\x00\\x00\\xf0\\x11\\x00\\x04\\x17\\x0c\\x00\\x00\\x00\\x00\\x00\\x04\\x00\\x1c\\x00\\x00\\xf0\\x11\\x00\\x04\\x17\\x0c\\x00\\x00\\x00\\x00\\x00\\x03\\x00\\x18\\x00\\x00\\xf0\\x11\\x00\\x04\\x17\\x0c\\x00\\x00\\x00\\x00\\x00\\x02\\x00\\x10\\x00\\x00\\xf4!\\x00\\x04\\x17\\x0c\\x00\\x00\\x00\\x00\\x00\\x01\\x00\\x08\\x00\\x00\\xf4!\\x00\\x04\\x17\\x0c\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xf4!\\x00\\x03\\x1b\\xff\\x00\\x04\\x1c\\x04\\x00`\\t\\x00\\x00\\x04\\x10\\x0c\\x00\\x80\\x00\\x00\\x00\\x01\\x00\\x00\\x00\\x01\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xff\\xff\\xff\\xff\\x00\\x00\\x00\\x00\\xfe\\xff\\xff\\xff\\x00\\x00\\x00\\x00\\xfd\\xff\\xff\\xff\\x00\\x00\\x00\\x00\\xfc\\xff\\xff\\xff\\x00\\x00\\x00\\x00s\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x11%\\x00\\x056B\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x02\\x00\\x00\\x00\\t\\x00\\x00\\x00\\x1d\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x02\\x00\\x00\\x00\\t\\x00\\x00\\x00D\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x02\\x00\\x00\\x00\\t\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00$v\\x01\\xff\\x00\\n\\x00\\x00\\xff\\x00\\x8e\\x07\\x00\\xe4\\x0f\\x00\\x19y\\x0c\\x00\\x00\\x00\\x00\\x00\\x00!\\x00\\x00\\x00b\\x0e\\x00\\xc3y\\x04\\x00\\x00\\x00\\x00\\x00\\x00%\\x00\\x00\\x00\\xa2\\x0e\\x00\\x0cz\\x00\\xff\\x00`\\x00\\x00p\\x12\\xf2\\x03\\x00\\xe2\\x0f\\x00$t\\x02\\xff\\x04\\x00\\x00\\x00\\xff\\x00\\x8e\\x07\\x00\\xe2\\x0f\\x00\\x19y\\x0e\\x00\\x00\\x00\\x00\\x00\\x00&\\x00\\x00\\x00\\xe2\\x0e\\x00\\xb9z\\x06\\x00\\x00F\\x00\\x00\\x00\\n\\x00\\x00\\x00\\xe2\\x0f\\x00$v\\x1e\\xff\\x00`\\x00\\x00\\xff\\x00\\x8e\\x07\\x00\\xca\\x0f\\x00\\x0cx\\x00\\x1e\\x10\\x00\\x00\\x00pB\\xf0\\x03\\x00\\xe2\\x0f\\x00$x\\x07\\x0c\\x04\\x00\\x00\\x00\\xff\\x00\\x8e\\x07\\x00\\xe2/\\x04\\x12x\\x05\\x0c\\x10\\x00\\x00\\x00\\xff\\xc0\\x8e\\x07\\x00\\xe2\\x0f\\x04$x\\x06\\x0c\\x02\\x00\\x00\\x00\\xff\\x00\\x8e\\x07\\x00\\xe2\\x0f\\x00\\x19x\\r\\xff\\x02\\x00\\x00\\x00\\x0c\\x16\\x01\\x00\\x00\\xe2\\x0f\\x10\\x99x\\x04\\x04\\x04\\x00\\x00\\x00?\\x06\\x00\\x08\\x00\\xe2O\\x00\\x19x\\x0f\\xff\\x03\\x00\\x00\\x00\\x0c\\x16\\x01\\x00\\x00\\xe2\\x0f\\x00$x\\x0e\\x0e\\x10\\x00\\x00\\x00\\xff\\x00\\x8e\\x07\\x00\\xe2\\x8f\\x00\\x12x\\x11\\x070\\x00\\x00\\x00\\xff\\xc0\\x8e\\x07\\x00\\xe4\\x0f\\x00\\x19x\\x19\\xff\\x02\\x00\\x00\\x00\\x05\\x16\\x01\\x00\\x00\\xc4\\x0f\\x00\\x12x\\x00\\x06\\xfe\\x00\\x00\\x00\\xff\\xc0\\x8e\\x07\\x00\\xe4\\x0f\\x00\\x12x\\x03\\r\\x1e\\x00\\x00\\x00\\xff\\xc0\\x8e\\x07\\x00\\xe4\\x0f\\x00\\x1ax\\x0f\\x0f\\x04\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xe4\\x0f\\x00\\x12x\\x14\\x11\\x06\\x00\\x00\\x00\\x06\\xf8\\x8e\\x07\\x00\\xe2\\x0f\\x10$x\\x00\\x00\\x01\\x00\\x00\\x00\\x03\\x02\\x8e\\x07\\x00\\xe2\\x0f\\x00\\x12x\\x04\\x19\\x0e\\x00\\x00\\x00\\x06x\\x8e\\x07\\x00\\xe2\\x0f\\x00$x\\x0b\\x0f\\x10\\x00\\x00\\x00\\xff\\x00\\x8e\\x07\\x00\\xe2\\x0f\\x00\\x19x\\t\\xff\\x01\\x00\\x00\\x00\\x05\\x16\\x01\\x00\\x00\\xe2\\x0f\\x00$x\\x14\\x05\\x04\\x00\\x00\\x00\\x14\\x02\\x8e\\x07\\x00\\xe2\\x0f\\x00\\x12x\\x10\\x06\\x0e\\x00\\x00\\x00\\xff\\xc0\\x8e\\x07\\x00\\xe2\\x0f\\x00$v\\x05\\xff\\x00b\\x00\\x00\\xff\\x00\\x8e\\x07\\x00\\xe2\\x0f\\x00\\x12|\\x03\\x0f\\x04\\x00\\x00\\x00\\xff\\xfc\\x8e\\x0f\\x00\\xc4\\x0f\\x00\\x12x\\x04\\x04\\x08\\x00\\x00\\x00\\rx\\x8e\\x07\\x00\\xe4\\x0f\\x10\\x12x\\n\\t\\x0e\\x00\\x00\\x00\\x06x\\x8e\\x07\\x00\\xe2\\x0f\\x00$z\\x07\\x03\\x00a\\x00\\x00\\x10\\x02\\x8e\\x07\\x00\\xe2\\x0f\\x00\\x12x\\x06\\x0e\\x0e\\x00\\x00\\x00\\x06\\xf8\\x8e\\x07\\x00\\xe4\\x0f\\x00\\x12r\\x04\\x04\\x0b\\x00\\x00\\x00\\xff\\xfc\\x8e\\x07\\x00\\xe2\\x0f\\x08%v\\x08\\x07\\x00X\\x00\\x00\\x02\\x02\\x8e\\x07\\x00\\xe2\\x0f\\x00\\x12r\\x12\\n\\x0b\\x00\\x00\\x00\\xff\\xfc\\x8e\\x07\\x00\\xe4\\x0f\\x00\\x19x\\x13\\xff\\x01\\x00\\x00\\x00\\x14\\x16\\x01\\x00\\x00\\xe2\\x0f\\x00$z\\x11\\x0f\\x00b\\x00\\x00\\x06\\x02\\x8e\\x07\\x00\\xe2\\x0f\\x00\\x10x\\n\\x14\\x80\\x00\\x00\\x00\\xff\\xe0\\xff\\x07\\x00\\xe2\\x0f\\x00$x\\x04\\x04\\x04\\x00\\x00\\x00\\xff\\x00\\x8e\\x07\\x00\\xe2\\x0f\\x00\\x12x\\x15\\x14\\x08\\x00\\x00\\x00\\r\\xf8\\x8e\\x07\\x00\\xe2\\x0f\\x00$x\\x17\\x05\\x10\\x00\\x00\\x00\\x11\\x02\\x8e\\x07\\x00\\xe2\\x0f\\x00\\x12x\\x14\\x13<\\x00\\x00\\x00\\xff\\xc0\\x8e\\x07\\x00\\xc4\\x0f\\x00\\x19x\\x16\\xff\\x01\\x00\\x00\\x00\\n\\x16\\x01\\x00\\x00\\xe2\\x0f\\x00%v\\n\\x11\\x00Z\\x00\\x00\\x02\\x02\\x8e\\x07\\x00\\xe2\\x0f\\x08\\x10x\\x13\\x07\\x10\\x00\\x00\\x00\\xff\\xe0\\xff\\x07\\x00\\xe2\\x0f\\x00\\xae\\x7f\\x04\\x08\\x00\\x00\\x00\\x00F\\x1a\\x92\\x08\\x00\\xe2\\x03\\x00\\x12x\\x16\\x16x\\x00\\x00\\x00\\xff\\xc0\\x8e\\x07\\x00\\xe2\\x0f\\x00$x\\x07\\x12\\x04\\x00\\x00\\x00\\xff\\x00\\x8e\\x07\\x00\\xe4\\x0f\\x00\\xafy\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\"\\x0e\\x00$x\\x14\\x15\\x04\\x00\\x00\\x00\\x14\\x02\\x8e\\x07\\x00\\xe4\\x0f\\x00%v\\x12\\x13\\x00X\\x00\\x00\\x02\\x02\\x8e\\x07\\x00\\xe2\\x0f\\x00\\xae\\x7f\\x07\\n\\x00\\x00\\x80\\x00F\\x1a\\x92\\x08\\x00\\xe2\\x05\\x00\\x0cx\\x00\\x1e\\x01\\x00\\x00\\x00pb\\xf2\\x03\\x00\\xc4\\x0f\\x00$x\\x15\\x15\\x04\\x00\\x00\\x00\\x16\\x02\\x8e\\x07\\x00\\xe2\\x0f\\x00\\xafy\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\"\\x0e\\x00%v\\x16\\x17\\x00Z\\x00\\x00\\x02\\x02\\x8e\\x07\\x00\\xe2\\x0f\\x00\\x05x\\x08\\x00\\x00\\x00\\x00\\x00\\x00\\xff\\x01\\x00\\x00\\xe4/\\x00\\x1d{\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x01\\x00\\x00\\xe2\\x0f\\x00\\x05x\\n\\x00\\x00\\x00\\x00\\x00\\x00\\xff\\x01\\x00\\x00\\xcaO\\x00\\x84\\xf9\\xff\\xff\\x00\\x00\\x00\\x00\\x00\\x08\\x00\\x00\\x00\\xe2\\x0f\\x00\\x84\\xf9\\xff\\xff\\x00\\x00\\x00\\x00\\x00\\x08\\x00\\x00\\x00\\xe2\\x0f\\x00\\x84\\xf9\\xff\\xff\\x00\\x00\\x00\\x00\\x00\\x08\\x00\\x00\\x00\\xe2\\x0f\\x00\\xae\\x7f\\x04\\x12\\x00\\x00@\\x00F\\x1a\\x12\\x08\\x00\\xe8\\x03\\x00\\xafy\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00(\\x0e\\x00\\xae\\x7f\\x07\\x16\\x00\\x00\\xc0\\x00F\\x1a\\x12\\x08\\x00\\xe8\\x03\\x00\\xafy\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\"\\x0e\\x00G\\x99\\x00\\x00\\x80\\x04\\x00\\x00\\x00\\x00\\x80\\x03\\x00\\xea\\x0f\\x00$x\\t\\x0c\\x10\\x00\\x00\\x00\\xff\\x00\\x8e\\x07\\x00\\xe2\\x0f\\x04\\x12x\\x08\\x0c\\x08\\x00\\x00\\x00\\xff\\xc0\\x8e\\x07\\x00\\xe2\\x0f\\x00$r!\\xff\\xff\\x00\\x00\\x00\\xff\\x00\\x8e\\x07\\x00\\xe2\\x0f\\x00\\x19x\\x11\\xff\\x02\\x00\\x00\\x00\\x0c\\x14\\x01\\x00\\x00\\xe2\\x0f\\x00$t \\xff\\x01\\x00\\x00\\x00\\xff\\x00\\x8e\\x07\\x00\\xe2\\x0f\\x00\\x12x\\t\\t\\x10\\x00\\x00\\x00\\xff\\xc0\\x8e\\x07\\x00\\xc4\\x0f\\x00\\x19x\\n\\xff\\x01\\x00\\x00\\x00\\x0c\\x14\\x01\\x00\\x00\\xe4\\x0f\\x10\\x19x\\x16\\xff\\x02\\x00\\x00\\x00\\x0c\\x16\\x01\\x00\\x00\\xe2/\\x00$x\\x0b\\x08\\x10\\x00\\x00\\x00\\t\\x02\\x8e\\x07\\x00\\xe2\\x0f\\x00\\x12x\\t\\x0c\\x02\\x00\\x00\\x00\\xff\\xc0\\x8e\\x07\\x00\\xe2\\x0f\\x04$x\\x0c\\x0c@\\x00\\x00\\x00\\xff\\x00\\x8e\\x07\\x00\\xe2\\x0f\\x00\\x1ax\\x08\\x11\\x01\\x00\\x00\\x00\\x00\\x02\\x00\\x00\\x00\\xe4\\x0f\\x00\\x1ax\\n\\n\\x01\\x00\\x00\\x00\\x00\\x02\\x00\\x00\\x00\\xe2\\x0f\\x00$x\\x12\\t\\x04\\x00\\x00\\x00\\xff\\x00\\x8e\\x07\\x00\\xe2\\x0f\\x00\\x1ax\\x11\\x16\\x02\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xc4\\x0f\\x00\\x12x\\x13\\x0f \\x00\\x00\\x00\\xff\\xfc\\x8e\\x07\\x00\\xe4\\x0f\\x04\\x10|\\x0f\\x0f\\x04\\x00\\x00\\x00\\xff\\xe0\\xff\\x0f\\x00\\xe2\\x0f\\x00\\x82x\\x04\\x00\\xff\\xff\\xff\\xff\\x00\\x00\\x00\\x00\\x00\\xe2\\x0f\\x00\\x12x\\n\\n$\\x00\\x00\\x00\\xff\\xc0\\x8e\\x07\\x00\\xe2\\x0f\\x00$z\\x13\\x13\\x00b\\x00\\x00\\x0e\\x02\\x8e\\x07\\x00\\xe2\\x0f\\x00\\x12x\\t\\x08H\\x00\\x00\\x00\\xff\\xc0\\x8e\\x07\\x00\\xe2\\x0f\\x00$z\\x0f\\x0f\\x00a\\x00\\x00\\x10\\x02\\x8e\\x07\\x00\\xe2\\x0f\\x00\\x12r\\x12\\x19\\x11\\x00\\x00\\x00\\x12\\xfe\\x8e\\x07\\x00\\xe2\\x0f\\x00$x\\x1f\\x10\\x01\\x00\\x00\\x00\\x13\\x02\\x8e\\x07\\x00\\xe2\\x0f\\x00\\x10r\\t\\t\\x0b\\x00\\x00\\x00\\n\\xe0\\xff\\x07\\x00\\xc4\\x0f\\x00\\x12x\\x12\\x12\\x08\\x00\\x00\\x00\\rx\\x8e\\x07\\x00\\xe2\\x0f\\x00\\x05x\\n\\x00\\x00\\x00\\x00\\x00\\x00\\xff\\x01\\x00\\x00\\xe2\\x0f\\x00\\x10x\\x1c\\x19\\x08\\x00\\x00\\x00\\xff\\xe0\\xff\\x07\\x00\\xe4\\x0f\\x00\\x12x\\x1d\\x0c\\xc0\\x00\\x00\\x00\\xff\\xc0\\x8e\\x07\\x00\\xe4\\x0f\\x00\\x12r\\x19\\t\\x19\\x00\\x00\\x00\\xff<\\x8e\\x07\\x00\\xe4\\x0f\\x04\\x12r\\x1c\\t\\x1c\\x00\\x00\\x00\\xff<\\x8e\\x07\\x00\\xe2\\x0f\\x00$x\\x1d\\x12\\x04\\x00\\x00\\x00\\x1d\\x02\\x8e\\x07\\x00\\xe2\\x0f\\x00\\x10x\\x1e\\x1e\\xe0\\xff\\xff\\xff\\xff\\xe0\\xff\\x07\\x00\\xe2\\x0f\\x00\\x05x\\x08\\x00\\x00\\x00\\x00\\x00\\x00\\xff\\x01\\x00\\x00\\xe2\\x0f\\x00\\x10x\\x18\\x0f \\x00\\x00\\x00\\xff\\xe0\\xff\\x07\\x00\\xc4\\x0f\\x00\\x1ay\\x00\\x00\\x80\\x80\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xc8\\x0f\\x00\\x90x\\x04\\x04\\x01\\x00\\x00\\x00?\\xe0\\xff\\x0f\\x00\\xe2\\x0f\\x00\\x10x  \\x01\\x00\\x00\\x00\\xff\\xe0\\xff\\x07\\x00\\xe2\\x0f\\x00\\x1d{\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x01\\x00\\x00\\xe2\\x0f\\x00\\x0cr\\x00!\\x1e\\x00\\x00\\x00pb\\xf2\\x03\\x00\\xe2\\x0f\\x00\\x8cx\\x00\\x04\\x01\\x00\\x00\\x00pB\\xf0\\x0b\\x00\\xe2\\x0f\\x00\\x0cx\\x00 \\x01\\x00\\x00\\x00pB\\xf0\\x03\\x00\\xc6\\x0f\\x00\\x87r\\x04\\x04?\\x00\\x00\\x00\\x00\\x00\\x00\\x0c\\x00\\xe2\\x0f\\x00\\x07r  \\xff\\x00\\x00\\x00\\x00\\x00\\x00\\x04\\x00\\xc6\\x0f\\x00\\x99x\\x05\\x04\\n\\x00\\x00\\x00?\\x06\\x00\\x08\\x00\\xcc\\x0f\\x00\\x11|\\x0c\\x19\\x05\\x00\\x00\\x00\\xff\\x10\\x8e\\x0f\\x00\\xe4/\\x00\\x11|\\x10\\x1c\\x05\\x00\\x00\\x00\\xff\\x10\\x8e\\x0f\\x00\\xe2\\x0f\\x00\\x84y\\x1a\\x1d\\x05\\x00\\x08\\x00\\x00\\x08\\x00\\x08\\x00\\xe8\\x0f\\x00\\x84y\\x1b\\x1d\\x05\\x00\\t\\x00\\x00\\x08\\x00\\x08\\x00\\xe8\\x0f\\x00;x\\x0c\\x0c\\x00\\x00\\x00\\x00\\x00\\x02\\x00\\x00\\x00h\\x0e\\x00\\x84y\\x16\\x1d\\x05\\x00\\n\\x00\\x00\\x08\\x00\\x08\\x00\\xe8\\x0f\\x00\\x84y\\x17\\x1d\\x05\\x00\\x0b\\x00\\x00\\x08\\x00\\x08\\x00\\xe8\\x0f\\x00;x\\x10\\x10\\x00\\x00\\x00\\x00\\x00\\x02\\x00\\x00\\x00\\xa2\\x0e\\x00<r\\x08\\x0c\\x1a\\x00\\x00\\x00\\x08\\x10\\x08\\x00\\x00\\xee/\\x00$x\\x0f\\x18\\x01\\x00\\x00\\x00!\\x02\\x8e\\x07\\x00\\xe2\\x0f\\x00\\x10x!!\\x10\\x00\\x00\\x00\\xff\\xe0\\xff\\x07\\x00\\xe2\\x0f\\x00%v\\x0c\\x1f\\x00Z\\x00\\x00\\x02\\x02\\x8e\\x07\\x00\\xe2\\x0f\\x08\\x1d{\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x01\\x00\\x00\\xe4\\x0f\\x00\\x0cz\\x00!\\x00`\\x00\\x00pb\\xf0\\x03\\x00\\xe2\\x0f\\x00%v\\x0e\\x0f\\x00X\\x00\\x00\\x02\\x02\\x8e\\x07\\x00\\xc8\\x0f\\x00$x\\x1f\\x05\\x10\\x00\\x00\\x00\\x1f\\x02\\x8e\\x07\\x00\\xce\\x0f\\x00<r\\x08\\x10\\x16\\x00\\x00\\x00\\x08\\x10\\x08\\x00\\x00\\xeeO\\x00$x\\x11 \\x00\\x04\\x00\\x00\\x04\\x02\\x8e\\x07\\x00\\xe4\\x0f\\x04$x\\x13 \\x00\\x04\\x00\\x00\\x07\\x02\\x8e\\x07\\x00\\xc6\\x0f\\x00\\x84\\xf9\\xff\\xff\\x00\\x00\\x00\\x00\\x00\\x08\\x00\\x00\\x00\\xe2\\x0f\\x00\\x84\\xf9\\xff\\xff\\x00\\x00\\x00\\x00\\x00\\x08\\x00\\x00\\x00\\xe2\\x0f\\x00\\x84\\xf9\\xff\\xff\\x00\\x00\\x00\\x00\\x00\\x08\\x00\\x00\\x00\\xe2\\x0f\\x00\\xae\\x7f\\x11\\x0e\\x00\\x00\\x00\\x00F\\x1a\\x92\\x0c\\x00\\xe8\\x03\\x00\\xafy\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00(\\x0e\\x00\\xae\\x7f\\x13\\x0c\\x00\\x00\\x80\\x00F\\x1a\\x92\\x0c\\x00\\xe8\\x03\\x00\\xafy\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\"\\x0e\\x00G\\x89\\x00\\x00\\xb0\\xfd\\xff\\xff\\xff\\xff\\x83\\x03\\x00\\xea\\x0f\\x00\\x1ay\\x00\\x00\\x00\\x80\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xc8\\x0f\\x00\\x1d{\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x01\\x00\\x00\\xe2\\x0f\\x00$z\\x03\\x03\\x00c\\x00\\x00\\x06\\x02\\x8e\\x07\\x00\\xc8\\x0f\\x00%v\\x02\\x03\\x00\\\\\\x00\\x00\\x02\\x02\\x8e\\x07\\x00\\xe2\\x0f\\x00\\x88s\\x00\\x14\\x08\\x00\\x00\\x00\\x00\\n\\x00\\x00\\x00\\xe8\\x0f\\x00\\x88s\\x00\\x15\\n\\x00\\x02\\x00\\x00\\n\\x00\\x00\\x00\\xe8\\x0f\\x00\\x1d{\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x01\\x00\\x00\\xec\\x0f\\x00\\x84y\\x04\\x00\\x00\\x00\\x00\\x00\\x00J\\x00\\x00\\x00h.\\x00\\x86y\\x00\\x02\\x04\\x00\\x00\\x00\\x06\\x1b\\x10\\x0c\\x00\\xe2/\\x00My\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x80\\x03\\x00\\xea\\x0f\\x00Gy\\x00\\x00\\xf0\\xff\\xff\\xff\\xff\\xff\\x83\\x03\\x00\\xc0\\x0f\\x00\\x18y\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xc0\\x0f\\x00\\x18y\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xc0\\x0f\\x00\\x18y\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xc0\\x0f\\x00\\x18y\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xc0\\x0f\\x00\\x18y\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xc0\\x0f\\x00\\x18y\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xc0\\x0f\\x00\\x18y\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xc0\\x0f\\x00\\x18y\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xc0\\x0f\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x01\\x00\\x00\\x00\\x03\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00@\\x00\\x00\\x00\\x00\\x00\\x00\\x00g\\x01\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x01\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x0b\\x00\\x00\\x00\\x03\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xa7\\x01\\x00\\x00\\x00\\x00\\x00\\x00u\\x01\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x01\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x13\\x00\\x00\\x00\\x02\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00 \\x03\\x00\\x00\\x00\\x00\\x00\\x00\\xf0\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x02\\x00\\x00\\x00\\t\\x00\\x00\\x00\\x08\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x18\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xb2\\x00\\x00\\x00\\x01\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x10\\x04\\x00\\x00\\x00\\x00\\x00\\x00p\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x01\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xbf\\x00\\x00\\x00\\x01\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x80\\x04\\x00\\x00\\x00\\x00\\x00\\x00T\\x01\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x01\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xdb\\x00\\x00\\x00\\x01\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xd4\\x05\\x00\\x00\\x00\\x00\\x00\\x00\\x8a\\x02\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x01\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x07\\x01\\x00\\x00\\x01\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00^\\x08\\x00\\x00\\x00\\x00\\x00\\x00\\t\\x1a\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x01\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00)\\x00\\x00\\x00\\x00\\x00\\x00p\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00h\"\\x00\\x00\\x00\\x00\\x00\\x00$\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x03\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x04\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00F\\x00\\x00\\x00\\x00\\x00\\x00p@\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x8c\"\\x00\\x00\\x00\\x00\\x00\\x00\\xd8\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x03\\x00\\x00\\x00\\x10\\x00\\x00\\x00\\x04\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00<\\x01\\x00\\x00\\x01\\x00\\x00p\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00d#\\x00\\x00\\x00\\x00\\x00\\x00 \\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x03\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x04\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x08\\x00\\x00\\x00\\x00\\x00\\x00\\x00X\\x01\\x00\\x00\\x0b\\x00\\x00p\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x88#\\x00\\x00\\x00\\x00\\x00\\x00\\x10\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x08\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x08\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xcb\\x00\\x00\\x00\\t\\x00\\x00\\x00@\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x98#\\x00\\x00\\x00\\x00\\x00\\x00\\x10\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x03\\x00\\x00\\x00\\x05\\x00\\x00\\x00\\x08\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x10\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xef\\x00\\x00\\x00\\t\\x00\\x00\\x00@\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xa8#\\x00\\x00\\x00\\x00\\x00\\x00\\x10\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x03\\x00\\x00\\x00\\x06\\x00\\x00\\x00\\x08\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x10\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x19\\x01\\x00\\x00\\t\\x00\\x00\\x00@\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xb8#\\x00\\x00\\x00\\x00\\x00\\x00\\x10\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x03\\x00\\x00\\x00\\x04\\x00\\x00\\x00\\x08\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x10\\x00\\x00\\x00\\x00\\x00\\x00\\x00v\\x00\\x00\\x00\\x01\\x00\\x00\\x00B\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xc8#\\x00\\x00\\x00\\x00\\x00\\x00\\x98\\x01\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x10\\x00\\x00\\x00\\x04\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x002\\x00\\x00\\x00\\x01\\x00\\x00\\x00\\x06\\x00\\x10\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x80%\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\n\\x00\\x00\\x00\\x00\\x00\\x00\\x03\\x00\\x00\\x00\\t\\x00\\x00$\\x80\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00]\\x00\\x00\\x00\\x08\\x00\\x00\\x00C\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x80/\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x10\\x00\\x00\\x00\\x10\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x06\\x00\\x00\\x00\\x05\\x00\\x00\\x00\\x004\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xe0\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xe0\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x08\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x01\\x00\\x00\\x00\\x05\\x00\\x00\\x00\\xc8#\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xb8\\x0b\\x00\\x00\\x00\\x00\\x00\\x00\\xb8\\x0b\\x00\\x00\\x00\\x00\\x00\\x00\\x08\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x01\\x00\\x00\\x00\\x06\\x00\\x00\\x00\\x80/\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x08\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x01\\x00\\x00\\x00\\x05\\x00\\x00\\x00\\x004\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xe0\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\xe0\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x08\\x00\\x00\\x00\\x00\\x00\\x00\\x00'}"
      ]
     },
     "execution_count": 51,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "value((matmul_kernel.device_caches[0][0])).asm"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "id": "cc76ba66",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "#loc = loc(\"/tmp/ipykernel_3750/3479778974.py\":7:0)\n",
      "module {\n",
      "  tt.func public @matmul_kernel(%arg0: !tt.ptr<f32> {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_3750/3479778974.py\":7:0), %arg1: !tt.ptr<f32> {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_3750/3479778974.py\":7:0), %arg2: !tt.ptr<f32> {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_3750/3479778974.py\":7:0), %arg3: i32 {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_3750/3479778974.py\":7:0), %arg4: i32 {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_3750/3479778974.py\":7:0), %arg5: i32 {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_3750/3479778974.py\":7:0), %arg6: i32 {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_3750/3479778974.py\":7:0), %arg7: i32 {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_3750/3479778974.py\":7:0), %arg8: i32 {tt.divisibility = 16 : i32} loc(\"/tmp/ipykernel_3750/3479778974.py\":7:0)) attributes {noinline = false} {\n",
      "    %0 = tt.get_program_id x : i32 loc(#loc1)\n",
      "    %1 = tt.get_program_id y : i32 loc(#loc2)\n",
      "    %c64_i32 = arith.constant 64 : i32 loc(#loc3)\n",
      "    %c64_i32_0 = arith.constant 64 : i32 loc(#loc3)\n",
      "    %2 = arith.extsi %0 : i32 to i64 loc(#loc3)\n",
      "    %3 = arith.extsi %c64_i32_0 : i32 to i64 loc(#loc3)\n",
      "    %4 = arith.muli %2, %3 : i64 loc(#loc3)\n",
      "    %c2147483647_i64 = arith.constant 2147483647 : i64 loc(#loc3)\n",
      "    %c-2147483648_i64 = arith.constant -2147483648 : i64 loc(#loc3)\n",
      "    %5 = arith.cmpi sle, %4, %c2147483647_i64 : i64 loc(#loc3)\n",
      "    %6 = arith.cmpi sge, %4, %c-2147483648_i64 : i64 loc(#loc3)\n",
      "    %7 = arith.andi %5, %6 : i1 loc(#loc3)\n",
      "    %8 = arith.muli %0, %c64_i32_0 : i32 loc(#loc3)\n",
      "    %9 = tt.make_range {end = 64 : i32, start = 0 : i32} : tensor<64xi32> loc(#loc4)\n",
      "    %10 = tt.splat %8 : i32 -> tensor<64xi32> loc(#loc5)\n",
      "    %11 = arith.extsi %10 : tensor<64xi32> to tensor<64xi64> loc(#loc5)\n",
      "    %12 = arith.extsi %9 : tensor<64xi32> to tensor<64xi64> loc(#loc5)\n",
      "    %13 = arith.addi %11, %12 : tensor<64xi64> loc(#loc5)\n",
      "    %c2147483647_i64_1 = arith.constant 2147483647 : i64 loc(#loc5)\n",
      "    %c-2147483648_i64_2 = arith.constant -2147483648 : i64 loc(#loc5)\n",
      "    %cst = arith.constant dense<2147483647> : tensor<64xi64> loc(#loc5)\n",
      "    %14 = arith.cmpi sle, %13, %cst : tensor<64xi64> loc(#loc5)\n",
      "    %cst_3 = arith.constant dense<-2147483648> : tensor<64xi64> loc(#loc5)\n",
      "    %15 = arith.cmpi sge, %13, %cst_3 : tensor<64xi64> loc(#loc5)\n",
      "    %16 = arith.andi %14, %15 : tensor<64xi1> loc(#loc5)\n",
      "    %17 = arith.addi %10, %9 : tensor<64xi32> loc(#loc5)\n",
      "    %c64_i32_4 = arith.constant 64 : i32 loc(#loc6)\n",
      "    %c64_i32_5 = arith.constant 64 : i32 loc(#loc6)\n",
      "    %18 = arith.extsi %1 : i32 to i64 loc(#loc6)\n",
      "    %19 = arith.extsi %c64_i32_5 : i32 to i64 loc(#loc6)\n",
      "    %20 = arith.muli %18, %19 : i64 loc(#loc6)\n",
      "    %c2147483647_i64_6 = arith.constant 2147483647 : i64 loc(#loc6)\n",
      "    %c-2147483648_i64_7 = arith.constant -2147483648 : i64 loc(#loc6)\n",
      "    %21 = arith.cmpi sle, %20, %c2147483647_i64_6 : i64 loc(#loc6)\n",
      "    %22 = arith.cmpi sge, %20, %c-2147483648_i64_7 : i64 loc(#loc6)\n",
      "    %23 = arith.andi %21, %22 : i1 loc(#loc6)\n",
      "    %24 = arith.muli %1, %c64_i32_5 : i32 loc(#loc6)\n",
      "    %25 = tt.make_range {end = 64 : i32, start = 0 : i32} : tensor<64xi32> loc(#loc7)\n",
      "    %26 = tt.splat %24 : i32 -> tensor<64xi32> loc(#loc8)\n",
      "    %27 = arith.extsi %26 : tensor<64xi32> to tensor<64xi64> loc(#loc8)\n",
      "    %28 = arith.extsi %25 : tensor<64xi32> to tensor<64xi64> loc(#loc8)\n",
      "    %29 = arith.addi %27, %28 : tensor<64xi64> loc(#loc8)\n",
      "    %c2147483647_i64_8 = arith.constant 2147483647 : i64 loc(#loc8)\n",
      "    %c-2147483648_i64_9 = arith.constant -2147483648 : i64 loc(#loc8)\n",
      "    %cst_10 = arith.constant dense<2147483647> : tensor<64xi64> loc(#loc8)\n",
      "    %30 = arith.cmpi sle, %29, %cst_10 : tensor<64xi64> loc(#loc8)\n",
      "    %cst_11 = arith.constant dense<-2147483648> : tensor<64xi64> loc(#loc8)\n",
      "    %31 = arith.cmpi sge, %29, %cst_11 : tensor<64xi64> loc(#loc8)\n",
      "    %32 = arith.andi %30, %31 : tensor<64xi1> loc(#loc8)\n",
      "    %33 = arith.addi %26, %25 : tensor<64xi32> loc(#loc8)\n",
      "    %34 = tt.call @\"triton.language.standard.zeros____(0, 0)cconstexpr_64__(0, 1)cconstexpr_64__(1,)cconstexpr_fp32_\"() : () -> tensor<64x64xf32> loc(#loc9)\n",
      "    %c0_i32 = arith.constant 0 : i32 loc(#loc10)\n",
      "    %c64_i32_12 = arith.constant 64 : i32 loc(#loc10)\n",
      "    %35 = arith.bitcast %c0_i32 : i32 to i32 loc(#loc10)\n",
      "    %36 = arith.bitcast %arg5 : i32 to i32 loc(#loc10)\n",
      "    %37 = arith.bitcast %c64_i32_12 : i32 to i32 loc(#loc10)\n",
      "    %38 = ub.poison : i32 loc(#loc10)\n",
      "    %39 = scf.for %arg9 = %35 to %36 step %37 iter_args(%arg10 = %34) -> (tensor<64x64xf32>)  : i32 {\n",
      "      %68 = tt.make_range {end = 64 : i32, start = 0 : i32} : tensor<64xi32> loc(#loc11)\n",
      "      %69 = tt.splat %arg9 : i32 -> tensor<64xi32> loc(#loc12)\n",
      "      %70 = arith.extsi %69 : tensor<64xi32> to tensor<64xi64> loc(#loc12)\n",
      "      %71 = arith.extsi %68 : tensor<64xi32> to tensor<64xi64> loc(#loc12)\n",
      "      %72 = arith.addi %70, %71 : tensor<64xi64> loc(#loc12)\n",
      "      %c2147483647_i64_27 = arith.constant 2147483647 : i64 loc(#loc12)\n",
      "      %c-2147483648_i64_28 = arith.constant -2147483648 : i64 loc(#loc12)\n",
      "      %cst_29 = arith.constant dense<2147483647> : tensor<64xi64> loc(#loc12)\n",
      "      %73 = arith.cmpi sle, %72, %cst_29 : tensor<64xi64> loc(#loc12)\n",
      "      %cst_30 = arith.constant dense<-2147483648> : tensor<64xi64> loc(#loc12)\n",
      "      %74 = arith.cmpi sge, %72, %cst_30 : tensor<64xi64> loc(#loc12)\n",
      "      %75 = arith.andi %73, %74 : tensor<64xi1> loc(#loc12)\n",
      "      %76 = arith.addi %69, %68 : tensor<64xi32> loc(#loc12)\n",
      "      %77 = tt.expand_dims %17 {axis = 1 : i32} : tensor<64xi32> -> tensor<64x1xi32> loc(#loc13)\n",
      "      %78 = tt.splat %arg6 : i32 -> tensor<64x1xi32> loc(#loc14)\n",
      "      %79 = arith.extsi %77 : tensor<64x1xi32> to tensor<64x1xi64> loc(#loc14)\n",
      "      %80 = arith.extsi %78 : tensor<64x1xi32> to tensor<64x1xi64> loc(#loc14)\n",
      "      %81 = arith.muli %79, %80 : tensor<64x1xi64> loc(#loc14)\n",
      "      %c2147483647_i64_31 = arith.constant 2147483647 : i64 loc(#loc14)\n",
      "      %c-2147483648_i64_32 = arith.constant -2147483648 : i64 loc(#loc14)\n",
      "      %cst_33 = arith.constant dense<2147483647> : tensor<64x1xi64> loc(#loc14)\n",
      "      %82 = arith.cmpi sle, %81, %cst_33 : tensor<64x1xi64> loc(#loc14)\n",
      "      %cst_34 = arith.constant dense<-2147483648> : tensor<64x1xi64> loc(#loc14)\n",
      "      %83 = arith.cmpi sge, %81, %cst_34 : tensor<64x1xi64> loc(#loc14)\n",
      "      %84 = arith.andi %82, %83 : tensor<64x1xi1> loc(#loc14)\n",
      "      %85 = arith.muli %77, %78 : tensor<64x1xi32> loc(#loc14)\n",
      "      %86 = tt.expand_dims %76 {axis = 0 : i32} : tensor<64xi32> -> tensor<1x64xi32> loc(#loc15)\n",
      "      %c1_i32_35 = arith.constant 1 : i32 loc(#loc16)\n",
      "      %c1_i32_36 = arith.constant 1 : i32 loc(#loc16)\n",
      "      %cst_37 = arith.constant dense<1> : tensor<1x64xi32> loc(#loc16)\n",
      "      %87 = arith.extsi %86 : tensor<1x64xi32> to tensor<1x64xi64> loc(#loc16)\n",
      "      %88 = arith.extsi %cst_37 : tensor<1x64xi32> to tensor<1x64xi64> loc(#loc16)\n",
      "      %89 = arith.muli %87, %88 : tensor<1x64xi64> loc(#loc16)\n",
      "      %c2147483647_i64_38 = arith.constant 2147483647 : i64 loc(#loc16)\n",
      "      %c-2147483648_i64_39 = arith.constant -2147483648 : i64 loc(#loc16)\n",
      "      %cst_40 = arith.constant dense<2147483647> : tensor<1x64xi64> loc(#loc16)\n",
      "      %90 = arith.cmpi sle, %89, %cst_40 : tensor<1x64xi64> loc(#loc16)\n",
      "      %cst_41 = arith.constant dense<-2147483648> : tensor<1x64xi64> loc(#loc16)\n",
      "      %91 = arith.cmpi sge, %89, %cst_41 : tensor<1x64xi64> loc(#loc16)\n",
      "      %92 = arith.andi %90, %91 : tensor<1x64xi1> loc(#loc16)\n",
      "      %93 = arith.muli %86, %cst_37 : tensor<1x64xi32> loc(#loc16)\n",
      "      %94 = tt.broadcast %85 : tensor<64x1xi32> -> tensor<64x64xi32> loc(#loc17)\n",
      "      %95 = tt.broadcast %93 : tensor<1x64xi32> -> tensor<64x64xi32> loc(#loc17)\n",
      "      %96 = arith.extsi %94 : tensor<64x64xi32> to tensor<64x64xi64> loc(#loc17)\n",
      "      %97 = arith.extsi %95 : tensor<64x64xi32> to tensor<64x64xi64> loc(#loc17)\n",
      "      %98 = arith.addi %96, %97 : tensor<64x64xi64> loc(#loc17)\n",
      "      %c2147483647_i64_42 = arith.constant 2147483647 : i64 loc(#loc17)\n",
      "      %c-2147483648_i64_43 = arith.constant -2147483648 : i64 loc(#loc17)\n",
      "      %cst_44 = arith.constant dense<2147483647> : tensor<64x64xi64> loc(#loc17)\n",
      "      %99 = arith.cmpi sle, %98, %cst_44 : tensor<64x64xi64> loc(#loc17)\n",
      "      %cst_45 = arith.constant dense<-2147483648> : tensor<64x64xi64> loc(#loc17)\n",
      "      %100 = arith.cmpi sge, %98, %cst_45 : tensor<64x64xi64> loc(#loc17)\n",
      "      %101 = arith.andi %99, %100 : tensor<64x64xi1> loc(#loc17)\n",
      "      %102 = arith.addi %94, %95 : tensor<64x64xi32> loc(#loc17)\n",
      "      %103 = tt.splat %arg0 : !tt.ptr<f32> -> tensor<64x64x!tt.ptr<f32>> loc(#loc18)\n",
      "      %104 = tt.addptr %103, %102 : tensor<64x64x!tt.ptr<f32>>, tensor<64x64xi32> loc(#loc18)\n",
      "      %105 = tt.load %104 : tensor<64x64x!tt.ptr<f32>> loc(#loc19)\n",
      "      %106 = tt.expand_dims %76 {axis = 1 : i32} : tensor<64xi32> -> tensor<64x1xi32> loc(#loc20)\n",
      "      %107 = tt.splat %arg7 : i32 -> tensor<64x1xi32> loc(#loc21)\n",
      "      %108 = arith.extsi %106 : tensor<64x1xi32> to tensor<64x1xi64> loc(#loc21)\n",
      "      %109 = arith.extsi %107 : tensor<64x1xi32> to tensor<64x1xi64> loc(#loc21)\n",
      "      %110 = arith.muli %108, %109 : tensor<64x1xi64> loc(#loc21)\n",
      "      %c2147483647_i64_46 = arith.constant 2147483647 : i64 loc(#loc21)\n",
      "      %c-2147483648_i64_47 = arith.constant -2147483648 : i64 loc(#loc21)\n",
      "      %cst_48 = arith.constant dense<2147483647> : tensor<64x1xi64> loc(#loc21)\n",
      "      %111 = arith.cmpi sle, %110, %cst_48 : tensor<64x1xi64> loc(#loc21)\n",
      "      %cst_49 = arith.constant dense<-2147483648> : tensor<64x1xi64> loc(#loc21)\n",
      "      %112 = arith.cmpi sge, %110, %cst_49 : tensor<64x1xi64> loc(#loc21)\n",
      "      %113 = arith.andi %111, %112 : tensor<64x1xi1> loc(#loc21)\n",
      "      %114 = arith.muli %106, %107 : tensor<64x1xi32> loc(#loc21)\n",
      "      %115 = tt.expand_dims %33 {axis = 0 : i32} : tensor<64xi32> -> tensor<1x64xi32> loc(#loc22)\n",
      "      %c1_i32_50 = arith.constant 1 : i32 loc(#loc23)\n",
      "      %c1_i32_51 = arith.constant 1 : i32 loc(#loc23)\n",
      "      %cst_52 = arith.constant dense<1> : tensor<1x64xi32> loc(#loc23)\n",
      "      %116 = arith.extsi %115 : tensor<1x64xi32> to tensor<1x64xi64> loc(#loc23)\n",
      "      %117 = arith.extsi %cst_52 : tensor<1x64xi32> to tensor<1x64xi64> loc(#loc23)\n",
      "      %118 = arith.muli %116, %117 : tensor<1x64xi64> loc(#loc23)\n",
      "      %c2147483647_i64_53 = arith.constant 2147483647 : i64 loc(#loc23)\n",
      "      %c-2147483648_i64_54 = arith.constant -2147483648 : i64 loc(#loc23)\n",
      "      %cst_55 = arith.constant dense<2147483647> : tensor<1x64xi64> loc(#loc23)\n",
      "      %119 = arith.cmpi sle, %118, %cst_55 : tensor<1x64xi64> loc(#loc23)\n",
      "      %cst_56 = arith.constant dense<-2147483648> : tensor<1x64xi64> loc(#loc23)\n",
      "      %120 = arith.cmpi sge, %118, %cst_56 : tensor<1x64xi64> loc(#loc23)\n",
      "      %121 = arith.andi %119, %120 : tensor<1x64xi1> loc(#loc23)\n",
      "      %122 = arith.muli %115, %cst_52 : tensor<1x64xi32> loc(#loc23)\n",
      "      %123 = tt.broadcast %114 : tensor<64x1xi32> -> tensor<64x64xi32> loc(#loc24)\n",
      "      %124 = tt.broadcast %122 : tensor<1x64xi32> -> tensor<64x64xi32> loc(#loc24)\n",
      "      %125 = arith.extsi %123 : tensor<64x64xi32> to tensor<64x64xi64> loc(#loc24)\n",
      "      %126 = arith.extsi %124 : tensor<64x64xi32> to tensor<64x64xi64> loc(#loc24)\n",
      "      %127 = arith.addi %125, %126 : tensor<64x64xi64> loc(#loc24)\n",
      "      %c2147483647_i64_57 = arith.constant 2147483647 : i64 loc(#loc24)\n",
      "      %c-2147483648_i64_58 = arith.constant -2147483648 : i64 loc(#loc24)\n",
      "      %cst_59 = arith.constant dense<2147483647> : tensor<64x64xi64> loc(#loc24)\n",
      "      %128 = arith.cmpi sle, %127, %cst_59 : tensor<64x64xi64> loc(#loc24)\n",
      "      %cst_60 = arith.constant dense<-2147483648> : tensor<64x64xi64> loc(#loc24)\n",
      "      %129 = arith.cmpi sge, %127, %cst_60 : tensor<64x64xi64> loc(#loc24)\n",
      "      %130 = arith.andi %128, %129 : tensor<64x64xi1> loc(#loc24)\n",
      "      %131 = arith.addi %123, %124 : tensor<64x64xi32> loc(#loc24)\n",
      "      %132 = tt.splat %arg1 : !tt.ptr<f32> -> tensor<64x64x!tt.ptr<f32>> loc(#loc25)\n",
      "      %133 = tt.addptr %132, %131 : tensor<64x64x!tt.ptr<f32>>, tensor<64x64xi32> loc(#loc25)\n",
      "      %134 = tt.load %133 : tensor<64x64x!tt.ptr<f32>> loc(#loc26)\n",
      "      %cst_61 = arith.constant 0.000000e+00 : f32 loc(#loc27)\n",
      "      %cst_62 = arith.constant dense<0.000000e+00> : tensor<64x64xf32> loc(#loc27)\n",
      "      %135 = tt.dot %105, %134, %cst_62, inputPrecision = tf32 : tensor<64x64xf32> * tensor<64x64xf32> -> tensor<64x64xf32> loc(#loc27)\n",
      "      %136 = arith.addf %arg10, %135 : tensor<64x64xf32> loc(#loc28)\n",
      "      scf.yield %136 : tensor<64x64xf32> loc(#loc29)\n",
      "    } loc(#loc10)\n",
      "    %40 = tt.expand_dims %17 {axis = 1 : i32} : tensor<64xi32> -> tensor<64x1xi32> loc(#loc30)\n",
      "    %41 = tt.splat %arg8 : i32 -> tensor<64x1xi32> loc(#loc31)\n",
      "    %42 = arith.extsi %40 : tensor<64x1xi32> to tensor<64x1xi64> loc(#loc31)\n",
      "    %43 = arith.extsi %41 : tensor<64x1xi32> to tensor<64x1xi64> loc(#loc31)\n",
      "    %44 = arith.muli %42, %43 : tensor<64x1xi64> loc(#loc31)\n",
      "    %c2147483647_i64_13 = arith.constant 2147483647 : i64 loc(#loc31)\n",
      "    %c-2147483648_i64_14 = arith.constant -2147483648 : i64 loc(#loc31)\n",
      "    %cst_15 = arith.constant dense<2147483647> : tensor<64x1xi64> loc(#loc31)\n",
      "    %45 = arith.cmpi sle, %44, %cst_15 : tensor<64x1xi64> loc(#loc31)\n",
      "    %cst_16 = arith.constant dense<-2147483648> : tensor<64x1xi64> loc(#loc31)\n",
      "    %46 = arith.cmpi sge, %44, %cst_16 : tensor<64x1xi64> loc(#loc31)\n",
      "    %47 = arith.andi %45, %46 : tensor<64x1xi1> loc(#loc31)\n",
      "    %48 = arith.muli %40, %41 : tensor<64x1xi32> loc(#loc31)\n",
      "    %49 = tt.expand_dims %33 {axis = 0 : i32} : tensor<64xi32> -> tensor<1x64xi32> loc(#loc32)\n",
      "    %c1_i32 = arith.constant 1 : i32 loc(#loc33)\n",
      "    %c1_i32_17 = arith.constant 1 : i32 loc(#loc33)\n",
      "    %cst_18 = arith.constant dense<1> : tensor<1x64xi32> loc(#loc33)\n",
      "    %50 = arith.extsi %49 : tensor<1x64xi32> to tensor<1x64xi64> loc(#loc33)\n",
      "    %51 = arith.extsi %cst_18 : tensor<1x64xi32> to tensor<1x64xi64> loc(#loc33)\n",
      "    %52 = arith.muli %50, %51 : tensor<1x64xi64> loc(#loc33)\n",
      "    %c2147483647_i64_19 = arith.constant 2147483647 : i64 loc(#loc33)\n",
      "    %c-2147483648_i64_20 = arith.constant -2147483648 : i64 loc(#loc33)\n",
      "    %cst_21 = arith.constant dense<2147483647> : tensor<1x64xi64> loc(#loc33)\n",
      "    %53 = arith.cmpi sle, %52, %cst_21 : tensor<1x64xi64> loc(#loc33)\n",
      "    %cst_22 = arith.constant dense<-2147483648> : tensor<1x64xi64> loc(#loc33)\n",
      "    %54 = arith.cmpi sge, %52, %cst_22 : tensor<1x64xi64> loc(#loc33)\n",
      "    %55 = arith.andi %53, %54 : tensor<1x64xi1> loc(#loc33)\n",
      "    %56 = arith.muli %49, %cst_18 : tensor<1x64xi32> loc(#loc33)\n",
      "    %57 = tt.broadcast %48 : tensor<64x1xi32> -> tensor<64x64xi32> loc(#loc34)\n",
      "    %58 = tt.broadcast %56 : tensor<1x64xi32> -> tensor<64x64xi32> loc(#loc34)\n",
      "    %59 = arith.extsi %57 : tensor<64x64xi32> to tensor<64x64xi64> loc(#loc34)\n",
      "    %60 = arith.extsi %58 : tensor<64x64xi32> to tensor<64x64xi64> loc(#loc34)\n",
      "    %61 = arith.addi %59, %60 : tensor<64x64xi64> loc(#loc34)\n",
      "    %c2147483647_i64_23 = arith.constant 2147483647 : i64 loc(#loc34)\n",
      "    %c-2147483648_i64_24 = arith.constant -2147483648 : i64 loc(#loc34)\n",
      "    %cst_25 = arith.constant dense<2147483647> : tensor<64x64xi64> loc(#loc34)\n",
      "    %62 = arith.cmpi sle, %61, %cst_25 : tensor<64x64xi64> loc(#loc34)\n",
      "    %cst_26 = arith.constant dense<-2147483648> : tensor<64x64xi64> loc(#loc34)\n",
      "    %63 = arith.cmpi sge, %61, %cst_26 : tensor<64x64xi64> loc(#loc34)\n",
      "    %64 = arith.andi %62, %63 : tensor<64x64xi1> loc(#loc34)\n",
      "    %65 = arith.addi %57, %58 : tensor<64x64xi32> loc(#loc34)\n",
      "    %66 = tt.splat %arg2 : !tt.ptr<f32> -> tensor<64x64x!tt.ptr<f32>> loc(#loc35)\n",
      "    %67 = tt.addptr %66, %65 : tensor<64x64x!tt.ptr<f32>>, tensor<64x64xi32> loc(#loc35)\n",
      "    tt.store %67, %39 : tensor<64x64x!tt.ptr<f32>> loc(#loc36)\n",
      "    tt.return loc(#loc37)\n",
      "  } loc(#loc)\n",
      "  tt.func private @\"triton.language.standard.zeros____(0, 0)cconstexpr_64__(0, 1)cconstexpr_64__(1,)cconstexpr_fp32_\"() -> tensor<64x64xf32> attributes {noinline = false} {\n",
      "    %cst = arith.constant 0.000000e+00 : f32 loc(#loc39)\n",
      "    %cst_0 = arith.constant dense<0.000000e+00> : tensor<64x64xf32> loc(#loc39)\n",
      "    tt.return %cst_0 : tensor<64x64xf32> loc(#loc40)\n",
      "  ^bb1:  // no predecessors\n",
      "    %0 = ub.poison : tensor<64x64xf32> loc(#loc41)\n",
      "    tt.return %0 : tensor<64x64xf32> loc(#loc41)\n",
      "  } loc(#loc38)\n",
      "} loc(#loc)\n",
      "#loc1 = loc(\"/tmp/ipykernel_3750/3479778974.py\":17:26)\n",
      "#loc2 = loc(\"/tmp/ipykernel_3750/3479778974.py\":18:26)\n",
      "#loc3 = loc(\"/tmp/ipykernel_3750/3479778974.py\":21:21)\n",
      "#loc4 = loc(\"/tmp/ipykernel_3750/3479778974.py\":21:44)\n",
      "#loc5 = loc(\"/tmp/ipykernel_3750/3479778974.py\":21:31)\n",
      "#loc6 = loc(\"/tmp/ipykernel_3750/3479778974.py\":22:21)\n",
      "#loc7 = loc(\"/tmp/ipykernel_3750/3479778974.py\":22:44)\n",
      "#loc8 = loc(\"/tmp/ipykernel_3750/3479778974.py\":22:31)\n",
      "#loc9 = loc(\"/tmp/ipykernel_3750/3479778974.py\":24:19)\n",
      "#loc10 = loc(\"/tmp/ipykernel_3750/3479778974.py\":26:25)\n",
      "#loc11 = loc(\"/tmp/ipykernel_3750/3479778974.py\":27:34)\n",
      "#loc12 = loc(\"/tmp/ipykernel_3750/3479778974.py\":27:21)\n",
      "#loc13 = loc(\"/tmp/ipykernel_3750/3479778974.py\":28:36)\n",
      "#loc14 = loc(\"/tmp/ipykernel_3750/3479778974.py\":28:47)\n",
      "#loc15 = loc(\"/tmp/ipykernel_3750/3479778974.py\":28:66)\n",
      "#loc16 = loc(\"/tmp/ipykernel_3750/3479778974.py\":28:77)\n",
      "#loc17 = loc(\"/tmp/ipykernel_3750/3479778974.py\":28:59)\n",
      "#loc18 = loc(\"/tmp/ipykernel_3750/3479778974.py\":28:29)\n",
      "#loc19 = loc(\"/tmp/ipykernel_3750/3479778974.py\":28:20)\n",
      "#loc20 = loc(\"/tmp/ipykernel_3750/3479778974.py\":29:36)\n",
      "#loc21 = loc(\"/tmp/ipykernel_3750/3479778974.py\":29:47)\n",
      "#loc22 = loc(\"/tmp/ipykernel_3750/3479778974.py\":29:66)\n",
      "#loc23 = loc(\"/tmp/ipykernel_3750/3479778974.py\":29:77)\n",
      "#loc24 = loc(\"/tmp/ipykernel_3750/3479778974.py\":29:59)\n",
      "#loc25 = loc(\"/tmp/ipykernel_3750/3479778974.py\":29:29)\n",
      "#loc26 = loc(\"/tmp/ipykernel_3750/3479778974.py\":29:20)\n",
      "#loc27 = loc(\"/tmp/ipykernel_3750/3479778974.py\":30:25)\n",
      "#loc28 = loc(\"/tmp/ipykernel_3750/3479778974.py\":30:15)\n",
      "#loc29 = loc(\"/tmp/ipykernel_3750/3479778974.py\":30:8)\n",
      "#loc30 = loc(\"/tmp/ipykernel_3750/3479778974.py\":32:29)\n",
      "#loc31 = loc(\"/tmp/ipykernel_3750/3479778974.py\":32:40)\n",
      "#loc32 = loc(\"/tmp/ipykernel_3750/3479778974.py\":32:59)\n",
      "#loc33 = loc(\"/tmp/ipykernel_3750/3479778974.py\":32:70)\n",
      "#loc34 = loc(\"/tmp/ipykernel_3750/3479778974.py\":32:52)\n",
      "#loc35 = loc(\"/tmp/ipykernel_3750/3479778974.py\":32:22)\n",
      "#loc36 = loc(\"/tmp/ipykernel_3750/3479778974.py\":32:82)\n",
      "#loc37 = loc(\"/tmp/ipykernel_3750/3479778974.py\":32:4)\n",
      "#loc38 = loc(\"/venv/main/lib/python3.12/site-packages/triton/language/standard.py\":117:0)\n",
      "#loc39 = loc(\"/venv/main/lib/python3.12/site-packages/triton/language/standard.py\":126:31)\n",
      "#loc40 = loc(\"/venv/main/lib/python3.12/site-packages/triton/language/standard.py\":126:11)\n",
      "#loc41 = loc(\"/venv/main/lib/python3.12/site-packages/triton/language/standard.py\":126:4)\n",
      "\n"
     ]
    }
   ],
   "source": [
    "print(value((matmul_kernel.device_caches[0][0])).asm['source'])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 48,
   "id": "23a2c8a3",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'0x64'"
      ]
     },
     "execution_count": 48,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hex(100)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 53,
   "id": "c793ac86",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "//\n",
      "// Generated by LLVM NVPTX Back-End\n",
      "//\n",
      "\n",
      ".version 8.7\n",
      ".target sm_86\n",
      ".address_size 64\n",
      "\n",
      "\t// .globl\tmatmul_kernel           // -- Begin function matmul_kernel\n",
      ".extern .shared .align 16 .b8 global_smem[];\n",
      "                                        // @matmul_kernel\n",
      ".visible .entry matmul_kernel(\n",
      "\t.param .u64 .ptr .global .align 1 matmul_kernel_param_0,\n",
      "\t.param .u64 .ptr .global .align 1 matmul_kernel_param_1,\n",
      "\t.param .u64 .ptr .global .align 1 matmul_kernel_param_2,\n",
      "\t.param .u32 matmul_kernel_param_3,\n",
      "\t.param .u32 matmul_kernel_param_4,\n",
      "\t.param .u32 matmul_kernel_param_5,\n",
      "\t.param .u32 matmul_kernel_param_6,\n",
      "\t.param .u32 matmul_kernel_param_7,\n",
      "\t.param .u32 matmul_kernel_param_8,\n",
      "\t.param .u64 .ptr .global .align 1 matmul_kernel_param_9\n",
      ")\n",
      ".reqntid 128\n",
      "{\n",
      "\t.reg .pred \t%p<8>;\n",
      "\t.reg .b32 \t%r<195>;\n",
      "\t.reg .b64 \t%rd<18>;\n",
      "\t.loc\t1 7 0                           // 3980627456.py:7:0\n",
      "$L__func_begin0:\n",
      "\t.loc\t1 7 0                           // 3980627456.py:7:0\n",
      "\n",
      "// %bb.0:\n",
      "\tld.param.b32 \t%r45, [matmul_kernel_param_8];\n",
      "\tld.param.b32 \t%r44, [matmul_kernel_param_7];\n",
      "\tld.param.b32 \t%r43, [matmul_kernel_param_6];\n",
      "\tld.param.b32 \t%r42, [matmul_kernel_param_5];\n",
      "\tld.param.b64 \t%rd3, [matmul_kernel_param_2];\n",
      "\tld.param.b64 \t%rd2, [matmul_kernel_param_1];\n",
      "\tld.param.b64 \t%rd1, [matmul_kernel_param_0];\n",
      "$L__tmp0:\n",
      "\t.loc\t1 17 26                         // 3980627456.py:17:26\n",
      "\tmov.u32 \t%r55, %ctaid.x;\n",
      "\t.loc\t1 18 26                         // 3980627456.py:18:26\n",
      "\tmov.u32 \t%r56, %ctaid.y;\n",
      "\t.loc\t1 21 21                         // 3980627456.py:21:21\n",
      "\tshl.b32 \t%r1, %r55, 4;\n",
      "\t.loc\t1 21 44                         // 3980627456.py:21:44\n",
      "\tmov.u32 \t%r2, %tid.x;\n",
      "\tand.b32 \t%r3, %r2, 16;\n",
      "\tbfe.u32 \t%r4, %r2, 3, 4;\n",
      "\tshl.b32 \t%r5, %r2, 1;\n",
      "\tand.b32 \t%r6, %r5, 14;\n",
      "\t.loc\t1 21 31                         // 3980627456.py:21:31\n",
      "\tor.b32 \t%r7, %r4, %r1;\n",
      "\t.loc\t1 22 21                         // 3980627456.py:22:21\n",
      "\tshl.b32 \t%r8, %r56, 4;\n",
      "\t.loc\t1 22 31                         // 3980627456.py:22:31\n",
      "\tor.b32 \t%r9, %r6, %r8;\n",
      "\t.loc\t1 26 25                         // 3980627456.py:26:25\n",
      "\tsetp.lt.s32 \t%p1, %r42, 1;\n",
      "\tsetp.gt.s32 \t%p2, %r42, 0;\n",
      "\t.loc\t1 28 59                         // 3980627456.py:28:59\n",
      "\tmad.lo.s32 \t%r57, %r43, %r7, %r6;\n",
      "\t.loc\t1 28 29                         // 3980627456.py:28:29\n",
      "\tmul.wide.s32 \t%rd8, %r57, 4;\n",
      "\tadd.s64 \t%rd4, %rd1, %rd8;\n",
      "\t.loc\t1 28 20                         // 3980627456.py:28:20\n",
      "\tshr.u32 \t%r10, %r3, 2;\n",
      "\txor.b32 \t%r58, %r6, %r10;\n",
      "\tshr.u32 \t%r11, %r2, 2;\n",
      "\tand.b32 \t%r12, %r11, 8;\n",
      "\txor.b32 \t%r59, %r58, %r12;\n",
      "\tshl.b32 \t%r60, %r4, 4;\n",
      "\tor.b32 \t%r61, %r59, %r60;\n",
      "\tshl.b32 \t%r62, %r61, 2;\n",
      "\tmov.b32 \t%r63, global_smem;\n",
      "\tadd.s32 \t%r46, %r63, %r62;\n",
      "\tselp.b32 \t%r47, 8, 0, %p2;\n",
      "\t// begin inline asm\n",
      "\tcp.async.ca.shared.global [ %r46 + 0 ], [ %rd4 + 0 ], 0x8, %r47;\n",
      "\t// end inline asm\n",
      "\tcp.async.commit_group;\n",
      "\t.loc\t1 29 59                         // 3980627456.py:29:59\n",
      "\tmad.lo.s32 \t%r64, %r44, %r4, %r9;\n",
      "\t.loc\t1 29 29                         // 3980627456.py:29:29\n",
      "\tmul.wide.s32 \t%rd9, %r64, 4;\n",
      "\tadd.s64 \t%rd5, %rd2, %rd9;\n",
      "\t.loc\t1 29 20                         // 3980627456.py:29:20\n",
      "\tshr.u32 \t%r65, %r3, 1;\n",
      "\txor.b32 \t%r66, %r6, %r65;\n",
      "\tor.b32 \t%r67, %r66, %r60;\n",
      "\tshl.b32 \t%r68, %r67, 2;\n",
      "\tadd.s32 \t%r69, %r63, %r68;\n",
      "\tadd.s32 \t%r48, %r69, 2048;\n",
      "\t// begin inline asm\n",
      "\tcp.async.ca.shared.global [ %r48 + 0 ], [ %rd5 + 0 ], 0x8, %r47;\n",
      "\t// end inline asm\n",
      "\tcp.async.commit_group;\n",
      "\t.loc\t1 26 25                         // 3980627456.py:26:25\n",
      "\tsetp.gt.s32 \t%p3, %r42, 16;\n",
      "\t.loc\t1 28 59                         // 3980627456.py:28:59\n",
      "\tadd.s32 \t%r70, %r57, 16;\n",
      "\t.loc\t1 28 29                         // 3980627456.py:28:29\n",
      "\tmul.wide.s32 \t%rd10, %r70, 4;\n",
      "\tadd.s64 \t%rd6, %rd1, %rd10;\n",
      "\t.loc\t1 28 20                         // 3980627456.py:28:20\n",
      "\tbar.sync \t0;\n",
      "\tadd.s32 \t%r50, %r46, 1024;\n",
      "\tselp.b32 \t%r51, 8, 0, %p3;\n",
      "\t// begin inline asm\n",
      "\tcp.async.ca.shared.global [ %r50 + 0 ], [ %rd6 + 0 ], 0x8, %r51;\n",
      "\t// end inline asm\n",
      "\tcp.async.commit_group;\n",
      "\t.loc\t1 29 47                         // 3980627456.py:29:47\n",
      "\tshl.b32 \t%r15, %r44, 4;\n",
      "\t.loc\t1 29 59                         // 3980627456.py:29:59\n",
      "\tadd.s32 \t%r71, %r64, %r15;\n",
      "\t.loc\t1 29 29                         // 3980627456.py:29:29\n",
      "\tmul.wide.s32 \t%rd11, %r71, 4;\n",
      "\tadd.s64 \t%rd7, %rd2, %rd11;\n",
      "\t.loc\t1 29 20                         // 3980627456.py:29:20\n",
      "\tadd.s32 \t%r52, %r69, 3072;\n",
      "\t// begin inline asm\n",
      "\tcp.async.ca.shared.global [ %r52 + 0 ], [ %rd7 + 0 ], 0x8, %r51;\n",
      "\t// end inline asm\n",
      "\tcp.async.commit_group;\n",
      "\tmov.b32 \t%r186, 0f00000000;\n",
      "\tmov.b32 \t%r187, %r186;\n",
      "\tmov.b32 \t%r188, %r186;\n",
      "\tmov.b32 \t%r189, %r186;\n",
      "\t.loc\t1 26 25                         // 3980627456.py:26:25\n",
      "\t@%p1 bra \t$L__BB0_3;\n",
      "// %bb.1:                               // %.lr.ph\n",
      "\tor.b32 \t%r76, %r10, 8;\n",
      "\t.loc\t1 21 44                         // 3980627456.py:21:44\n",
      "\tbfe.s32 \t%r77, %r2, 2, 1;\n",
      "\tand.b32 \t%r78, %r2, 2;\n",
      "\tbfe.s32 \t%r79, %r2, 1, 1;\n",
      "\tand.b32 \t%r80, %r2, 8;\n",
      "\tadd.s32 \t%r16, %r42, -32;\n",
      "\tshl.b32 \t%r81, %r2, 4;\n",
      "\tand.b32 \t%r82, %r81, 16;\n",
      "\tand.b32 \t%r83, %r79, 36;\n",
      "\tand.b32 \t%r84, %r77, 72;\n",
      "\tshl.b32 \t%r85, %r80, 4;\n",
      "\tor.b32 \t%r86, %r85, %r82;\n",
      "\tor.b32 \t%r87, %r86, %r83;\n",
      "\tor.b32 \t%r88, %r87, %r84;\n",
      "\txor.b32 \t%r17, %r88, %r10;\n",
      "\txor.b32 \t%r18, %r88, %r76;\n",
      "\tshl.b32 \t%r89, %r78, 2;\n",
      "\tbfe.u32 \t%r90, %r2, 2, 2;\n",
      "\tor.b32 \t%r91, %r90, %r89;\n",
      "\tor.b32 \t%r92, %r91, %r10;\n",
      "\txor.b32 \t%r93, %r92, %r12;\n",
      "\t.loc\t1 26 25                         // 3980627456.py:26:25\n",
      "\tshl.b32 \t%r94, %r93, 2;\n",
      "\tadd.s32 \t%r96, %r63, %r94;\n",
      "\tshl.b32 \t%r97, %r2, 6;\n",
      "\tand.b32 \t%r98, %r97, 192;\n",
      "\tadd.s32 \t%r99, %r96, %r98;\n",
      "\tadd.s32 \t%r19, %r99, 2048;\n",
      "\tadd.s32 \t%r100, %r1, %r4;\n",
      "\tmad.lo.s32 \t%r101, %r43, %r100, %r6;\n",
      "\tadd.s32 \t%r20, %r101, 32;\n",
      "\tor.b32 \t%r102, %r4, 32;\n",
      "\tmad.lo.s32 \t%r103, %r44, %r102, %r8;\n",
      "\tadd.s32 \t%r183, %r103, %r6;\n",
      "\tmov.b32 \t%r190, 0;\n",
      "\tmov.b32 \t%r186, 0f00000000;\n",
      "\tmov.b32 \t%r185, 1;\n",
      "\tmov.b32 \t%r184, -1;\n",
      "\tshl.b32 \t%r150, %r17, 2;\n",
      "\tshl.b32 \t%r151, %r18, 2;\n",
      "\tmov.b32 \t%r187, %r186;\n",
      "\tmov.b32 \t%r188, %r186;\n",
      "\tmov.b32 \t%r189, %r186;\n",
      "$L__BB0_2:                              // =>This Inner Loop Header: Depth=1\n",
      "\tsetp.lt.s32 \t%p4, %r190, %r16;\n",
      "\tadd.s32 \t%r146, %r184, 1;\n",
      "\tsetp.gt.s32 \t%p5, %r146, 1;\n",
      "\tselp.b32 \t%r184, 0, %r146, %p5;\n",
      "\t.loc\t1 28 20                         // 3980627456.py:28:20\n",
      "\tcp.async.wait_group \t2;\n",
      "\tbar.sync \t0;\n",
      "\tshl.b32 \t%r147, %r184, 10;\n",
      "\tadd.s32 \t%r149, %r63, %r147;\n",
      "\tadd.s32 \t%r108, %r149, %r150;\n",
      "\t// begin inline asm\n",
      "\tldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r104, %r105, %r106, %r107}, [%r108];\n",
      "\t// end inline asm\n",
      "\tadd.s32 \t%r113, %r149, %r151;\n",
      "\t// begin inline asm\n",
      "\tldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r109, %r110, %r111, %r112}, [%r113];\n",
      "\t// end inline asm\n",
      "\t.loc\t1 29 20                         // 3980627456.py:29:20\n",
      "\tadd.s32 \t%r152, %r19, %r147;\n",
      "\tld.shared.b32 \t%r126, [%r152];\n",
      "\tld.shared.b32 \t%r127, [%r152+256];\n",
      "\tld.shared.b32 \t%r140, [%r152+512];\n",
      "\tld.shared.b32 \t%r141, [%r152+768];\n",
      "\t.loc\t1 30 25                         // 3980627456.py:30:25\n",
      "\t// begin inline asm\n",
      "\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %r186, %r187, %r188, %r189 }, { %r104, %r105, %r106, %r107 }, { %r126, %r127 }, { %r186, %r187, %r188, %r189 };\n",
      "\t// end inline asm\n",
      "\t// begin inline asm\n",
      "\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %r186, %r187, %r188, %r189 }, { %r109, %r110, %r111, %r112 }, { %r140, %r141 }, { %r186, %r187, %r188, %r189 };\n",
      "\t// end inline asm\n",
      "\t.loc\t1 26 25                         // 3980627456.py:26:25\n",
      "\tadd.s32 \t%r153, %r185, 1;\n",
      "\tsetp.gt.s32 \t%p6, %r153, 1;\n",
      "\tselp.b32 \t%r185, 0, %r153, %p6;\n",
      "\t.loc\t1 28 29                         // 3980627456.py:28:29\n",
      "\tadd.s32 \t%r154, %r20, %r190;\n",
      "\tmul.wide.s32 \t%rd14, %r154, 4;\n",
      "\tadd.s64 \t%rd12, %rd1, %rd14;\n",
      "\t.loc\t1 28 20                         // 3980627456.py:28:20\n",
      "\tbar.sync \t0;\n",
      "\tshl.b32 \t%r155, %r185, 10;\n",
      "\tadd.s32 \t%r142, %r46, %r155;\n",
      "\tselp.b32 \t%r143, 8, 0, %p4;\n",
      "\t// begin inline asm\n",
      "\tcp.async.ca.shared.global [ %r142 + 0 ], [ %rd12 + 0 ], 0x8, %r143;\n",
      "\t// end inline asm\n",
      "\tcp.async.commit_group;\n",
      "\t.loc\t1 29 29                         // 3980627456.py:29:29\n",
      "\tmul.wide.s32 \t%rd15, %r183, 4;\n",
      "\tadd.s64 \t%rd13, %rd2, %rd15;\n",
      "\t.loc\t1 29 20                         // 3980627456.py:29:20\n",
      "\tadd.s32 \t%r144, %r48, %r155;\n",
      "\t// begin inline asm\n",
      "\tcp.async.ca.shared.global [ %r144 + 0 ], [ %rd13 + 0 ], 0x8, %r143;\n",
      "\t// end inline asm\n",
      "\tcp.async.commit_group;\n",
      "\t.loc\t1 26 25                         // 3980627456.py:26:25\n",
      "\tadd.s32 \t%r190, %r190, 16;\n",
      "\tadd.s32 \t%r183, %r183, %r15;\n",
      "\tsetp.lt.s32 \t%p7, %r190, %r42;\n",
      "\t@%p7 bra \t$L__BB0_2;\n",
      "$L__BB0_3:                              // %._crit_edge\n",
      "\t.loc\t1 21 44                         // 3980627456.py:21:44\n",
      "\tand.b32 \t%r158, %r5, 6;\n",
      "\t.loc\t1 26 25                         // 3980627456.py:26:25\n",
      "\tcp.async.wait_group \t0;\n",
      "\tbar.sync \t0;\n",
      "\t.loc\t1 32 52                         // 3980627456.py:32:52\n",
      "\tmad.lo.s32 \t%r159, %r45, %r7, %r9;\n",
      "\t.loc\t1 32 22                         // 3980627456.py:32:22\n",
      "\tmul.wide.s32 \t%rd17, %r159, 4;\n",
      "\tadd.s64 \t%rd16, %rd3, %rd17;\n",
      "\t.loc\t1 32 82                         // 3980627456.py:32:82\n",
      "\tshl.b32 \t%r160, %r2, 2;\n",
      "\tand.b32 \t%r161, %r160, 48;\n",
      "\tor.b32 \t%r162, %r161, %r158;\n",
      "\tshl.b32 \t%r163, %r3, 2;\n",
      "\tor.b32 \t%r164, %r162, %r163;\n",
      "\tor.b32 \t%r165, %r164, %r12;\n",
      "\tand.b32 \t%r166, %r5, 254;\n",
      "\tshr.u32 \t%r167, %r164, 1;\n",
      "\tand.b32 \t%r168, %r167, 60;\n",
      "\tadd.s32 \t%r170, %r63, %r168;\n",
      "\tshl.b32 \t%r171, %r165, 2;\n",
      "\tadd.s32 \t%r172, %r170, %r171;\n",
      "\tst.shared.v2.b32 \t[%r172], {%r186, %r187};\n",
      "\tor.b32 \t%r173, %r164, 128;\n",
      "\tshr.u32 \t%r174, %r173, 1;\n",
      "\tand.b32 \t%r175, %r174, 120;\n",
      "\tadd.s32 \t%r176, %r63, %r175;\n",
      "\tadd.s32 \t%r177, %r176, %r171;\n",
      "\tst.shared.v2.b32 \t[%r177+512], {%r188, %r189};\n",
      "\tbar.sync \t0;\n",
      "\tand.b32 \t%r178, %r11, 30;\n",
      "\tshl.b32 \t%r179, %r178, 2;\n",
      "\tadd.s32 \t%r180, %r63, %r179;\n",
      "\tshl.b32 \t%r181, %r166, 2;\n",
      "\tadd.s32 \t%r182, %r180, %r181;\n",
      "\tld.shared.v2.b32 \t{%r156, %r157}, [%r182];\n",
      "\t// begin inline asm\n",
      "\tst.global.v2.b32 [ %rd16 + 0 ], { %r156, %r157 };\n",
      "\t// end inline asm\n",
      "\t.loc\t1 32 4                          // 3980627456.py:32:4\n",
      "\tret;\n",
      "$L__tmp1:\n",
      "$L__func_end0:\n",
      "                                        // -- End function\n",
      "}\n",
      "\t.file\t1 \"/tmp/ipykernel_6843/3980627456.py\"\n",
      "\t.section\t.debug_abbrev\n",
      "\t{\n",
      ".b8 1                                   // Abbreviation Code\n",
      ".b8 17                                  // DW_TAG_compile_unit\n",
      ".b8 0                                   // DW_CHILDREN_no\n",
      ".b8 37                                  // DW_AT_producer\n",
      ".b8 8                                   // DW_FORM_string\n",
      ".b8 19                                  // DW_AT_language\n",
      ".b8 5                                   // DW_FORM_data2\n",
      ".b8 3                                   // DW_AT_name\n",
      ".b8 8                                   // DW_FORM_string\n",
      ".b8 16                                  // DW_AT_stmt_list\n",
      ".b8 6                                   // DW_FORM_data4\n",
      ".b8 27                                  // DW_AT_comp_dir\n",
      ".b8 8                                   // DW_FORM_string\n",
      ".b8 0                                   // EOM(1)\n",
      ".b8 0                                   // EOM(2)\n",
      ".b8 0                                   // EOM(3)\n",
      "\t}\n",
      "\t.section\t.debug_info\n",
      "\t{\n",
      ".b32 55                                 // Length of Unit\n",
      ".b8 2                                   // DWARF version number\n",
      ".b8 0\n",
      ".b32 .debug_abbrev                      // Offset Into Abbrev. Section\n",
      ".b8 8                                   // Address Size (in bytes)\n",
      ".b8 1                                   // Abbrev [1] 0xb:0x30 DW_TAG_compile_unit\n",
      ".b8 116                                 // DW_AT_producer\n",
      ".b8 114\n",
      ".b8 105\n",
      ".b8 116\n",
      ".b8 111\n",
      ".b8 110\n",
      ".b8 0\n",
      ".b8 2                                   // DW_AT_language\n",
      ".b8 0\n",
      ".b8 51                                  // DW_AT_name\n",
      ".b8 57\n",
      ".b8 56\n",
      ".b8 48\n",
      ".b8 54\n",
      ".b8 50\n",
      ".b8 55\n",
      ".b8 52\n",
      ".b8 53\n",
      ".b8 54\n",
      ".b8 46\n",
      ".b8 112\n",
      ".b8 121\n",
      ".b8 0\n",
      ".b32 .debug_line                        // DW_AT_stmt_list\n",
      ".b8 47                                  // DW_AT_comp_dir\n",
      ".b8 116\n",
      ".b8 109\n",
      ".b8 112\n",
      ".b8 47\n",
      ".b8 105\n",
      ".b8 112\n",
      ".b8 121\n",
      ".b8 107\n",
      ".b8 101\n",
      ".b8 114\n",
      ".b8 110\n",
      ".b8 101\n",
      ".b8 108\n",
      ".b8 95\n",
      ".b8 54\n",
      ".b8 56\n",
      ".b8 52\n",
      ".b8 51\n",
      ".b8 0\n",
      "\t}\n",
      "\t.section\t.debug_macinfo\t{\t}\n",
      "\n"
     ]
    }
   ],
   "source": [
    "print(value((matmul_kernel.device_caches[0][0])).asm['ptx'])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 54,
   "id": "730d28d8",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'//\\n// Generated by LLVM NVPTX Back-End\\n//\\n\\n.version 8.7\\n.target sm_86\\n.address_size 64\\n\\n\\t// .globl\\tmatmul_kernel           // -- Begin function matmul_kernel\\n.extern .shared .align 16 .b8 global_smem[];\\n                                        // @matmul_kernel\\n.visible .entry matmul_kernel(\\n\\t.param .u64 .ptr .global .align 1 matmul_kernel_param_0,\\n\\t.param .u64 .ptr .global .align 1 matmul_kernel_param_1,\\n\\t.param .u64 .ptr .global .align 1 matmul_kernel_param_2,\\n\\t.param .u32 matmul_kernel_param_3,\\n\\t.param .u32 matmul_kernel_param_4,\\n\\t.param .u32 matmul_kernel_param_5,\\n\\t.param .u32 matmul_kernel_param_6,\\n\\t.param .u32 matmul_kernel_param_7,\\n\\t.param .u32 matmul_kernel_param_8,\\n\\t.param .u64 .ptr .global .align 1 matmul_kernel_param_9\\n)\\n.reqntid 128\\n{\\n\\t.reg .pred \\t%p<8>;\\n\\t.reg .b32 \\t%r<195>;\\n\\t.reg .b64 \\t%rd<18>;\\n\\t.loc\\t1 7 0                           // 3980627456.py:7:0\\n$L__func_begin0:\\n\\t.loc\\t1 7 0                           // 3980627456.py:7:0\\n\\n// %bb.0:\\n\\tld.param.b32 \\t%r45, [matmul_kernel_param_8];\\n\\tld.param.b32 \\t%r44, [matmul_kernel_param_7];\\n\\tld.param.b32 \\t%r43, [matmul_kernel_param_6];\\n\\tld.param.b32 \\t%r42, [matmul_kernel_param_5];\\n\\tld.param.b64 \\t%rd3, [matmul_kernel_param_2];\\n\\tld.param.b64 \\t%rd2, [matmul_kernel_param_1];\\n\\tld.param.b64 \\t%rd1, [matmul_kernel_param_0];\\n$L__tmp0:\\n\\t.loc\\t1 17 26                         // 3980627456.py:17:26\\n\\tmov.u32 \\t%r55, %ctaid.x;\\n\\t.loc\\t1 18 26                         // 3980627456.py:18:26\\n\\tmov.u32 \\t%r56, %ctaid.y;\\n\\t.loc\\t1 21 21                         // 3980627456.py:21:21\\n\\tshl.b32 \\t%r1, %r55, 4;\\n\\t.loc\\t1 21 44                         // 3980627456.py:21:44\\n\\tmov.u32 \\t%r2, %tid.x;\\n\\tand.b32 \\t%r3, %r2, 16;\\n\\tbfe.u32 \\t%r4, %r2, 3, 4;\\n\\tshl.b32 \\t%r5, %r2, 1;\\n\\tand.b32 \\t%r6, %r5, 14;\\n\\t.loc\\t1 21 31                         // 3980627456.py:21:31\\n\\tor.b32 \\t%r7, %r4, %r1;\\n\\t.loc\\t1 22 21                         // 3980627456.py:22:21\\n\\tshl.b32 \\t%r8, %r56, 4;\\n\\t.loc\\t1 22 31                         // 3980627456.py:22:31\\n\\tor.b32 \\t%r9, %r6, %r8;\\n\\t.loc\\t1 26 25                         // 3980627456.py:26:25\\n\\tsetp.lt.s32 \\t%p1, %r42, 1;\\n\\tsetp.gt.s32 \\t%p2, %r42, 0;\\n\\t.loc\\t1 28 59                         // 3980627456.py:28:59\\n\\tmad.lo.s32 \\t%r57, %r43, %r7, %r6;\\n\\t.loc\\t1 28 29                         // 3980627456.py:28:29\\n\\tmul.wide.s32 \\t%rd8, %r57, 4;\\n\\tadd.s64 \\t%rd4, %rd1, %rd8;\\n\\t.loc\\t1 28 20                         // 3980627456.py:28:20\\n\\tshr.u32 \\t%r10, %r3, 2;\\n\\txor.b32 \\t%r58, %r6, %r10;\\n\\tshr.u32 \\t%r11, %r2, 2;\\n\\tand.b32 \\t%r12, %r11, 8;\\n\\txor.b32 \\t%r59, %r58, %r12;\\n\\tshl.b32 \\t%r60, %r4, 4;\\n\\tor.b32 \\t%r61, %r59, %r60;\\n\\tshl.b32 \\t%r62, %r61, 2;\\n\\tmov.b32 \\t%r63, global_smem;\\n\\tadd.s32 \\t%r46, %r63, %r62;\\n\\tselp.b32 \\t%r47, 8, 0, %p2;\\n\\t// begin inline asm\\n\\tcp.async.ca.shared.global [ %r46 + 0 ], [ %rd4 + 0 ], 0x8, %r47;\\n\\t// end inline asm\\n\\tcp.async.commit_group;\\n\\t.loc\\t1 29 59                         // 3980627456.py:29:59\\n\\tmad.lo.s32 \\t%r64, %r44, %r4, %r9;\\n\\t.loc\\t1 29 29                         // 3980627456.py:29:29\\n\\tmul.wide.s32 \\t%rd9, %r64, 4;\\n\\tadd.s64 \\t%rd5, %rd2, %rd9;\\n\\t.loc\\t1 29 20                         // 3980627456.py:29:20\\n\\tshr.u32 \\t%r65, %r3, 1;\\n\\txor.b32 \\t%r66, %r6, %r65;\\n\\tor.b32 \\t%r67, %r66, %r60;\\n\\tshl.b32 \\t%r68, %r67, 2;\\n\\tadd.s32 \\t%r69, %r63, %r68;\\n\\tadd.s32 \\t%r48, %r69, 2048;\\n\\t// begin inline asm\\n\\tcp.async.ca.shared.global [ %r48 + 0 ], [ %rd5 + 0 ], 0x8, %r47;\\n\\t// end inline asm\\n\\tcp.async.commit_group;\\n\\t.loc\\t1 26 25                         // 3980627456.py:26:25\\n\\tsetp.gt.s32 \\t%p3, %r42, 16;\\n\\t.loc\\t1 28 59                         // 3980627456.py:28:59\\n\\tadd.s32 \\t%r70, %r57, 16;\\n\\t.loc\\t1 28 29                         // 3980627456.py:28:29\\n\\tmul.wide.s32 \\t%rd10, %r70, 4;\\n\\tadd.s64 \\t%rd6, %rd1, %rd10;\\n\\t.loc\\t1 28 20                         // 3980627456.py:28:20\\n\\tbar.sync \\t0;\\n\\tadd.s32 \\t%r50, %r46, 1024;\\n\\tselp.b32 \\t%r51, 8, 0, %p3;\\n\\t// begin inline asm\\n\\tcp.async.ca.shared.global [ %r50 + 0 ], [ %rd6 + 0 ], 0x8, %r51;\\n\\t// end inline asm\\n\\tcp.async.commit_group;\\n\\t.loc\\t1 29 47                         // 3980627456.py:29:47\\n\\tshl.b32 \\t%r15, %r44, 4;\\n\\t.loc\\t1 29 59                         // 3980627456.py:29:59\\n\\tadd.s32 \\t%r71, %r64, %r15;\\n\\t.loc\\t1 29 29                         // 3980627456.py:29:29\\n\\tmul.wide.s32 \\t%rd11, %r71, 4;\\n\\tadd.s64 \\t%rd7, %rd2, %rd11;\\n\\t.loc\\t1 29 20                         // 3980627456.py:29:20\\n\\tadd.s32 \\t%r52, %r69, 3072;\\n\\t// begin inline asm\\n\\tcp.async.ca.shared.global [ %r52 + 0 ], [ %rd7 + 0 ], 0x8, %r51;\\n\\t// end inline asm\\n\\tcp.async.commit_group;\\n\\tmov.b32 \\t%r186, 0f00000000;\\n\\tmov.b32 \\t%r187, %r186;\\n\\tmov.b32 \\t%r188, %r186;\\n\\tmov.b32 \\t%r189, %r186;\\n\\t.loc\\t1 26 25                         // 3980627456.py:26:25\\n\\t@%p1 bra \\t$L__BB0_3;\\n// %bb.1:                               // %.lr.ph\\n\\tor.b32 \\t%r76, %r10, 8;\\n\\t.loc\\t1 21 44                         // 3980627456.py:21:44\\n\\tbfe.s32 \\t%r77, %r2, 2, 1;\\n\\tand.b32 \\t%r78, %r2, 2;\\n\\tbfe.s32 \\t%r79, %r2, 1, 1;\\n\\tand.b32 \\t%r80, %r2, 8;\\n\\tadd.s32 \\t%r16, %r42, -32;\\n\\tshl.b32 \\t%r81, %r2, 4;\\n\\tand.b32 \\t%r82, %r81, 16;\\n\\tand.b32 \\t%r83, %r79, 36;\\n\\tand.b32 \\t%r84, %r77, 72;\\n\\tshl.b32 \\t%r85, %r80, 4;\\n\\tor.b32 \\t%r86, %r85, %r82;\\n\\tor.b32 \\t%r87, %r86, %r83;\\n\\tor.b32 \\t%r88, %r87, %r84;\\n\\txor.b32 \\t%r17, %r88, %r10;\\n\\txor.b32 \\t%r18, %r88, %r76;\\n\\tshl.b32 \\t%r89, %r78, 2;\\n\\tbfe.u32 \\t%r90, %r2, 2, 2;\\n\\tor.b32 \\t%r91, %r90, %r89;\\n\\tor.b32 \\t%r92, %r91, %r10;\\n\\txor.b32 \\t%r93, %r92, %r12;\\n\\t.loc\\t1 26 25                         // 3980627456.py:26:25\\n\\tshl.b32 \\t%r94, %r93, 2;\\n\\tadd.s32 \\t%r96, %r63, %r94;\\n\\tshl.b32 \\t%r97, %r2, 6;\\n\\tand.b32 \\t%r98, %r97, 192;\\n\\tadd.s32 \\t%r99, %r96, %r98;\\n\\tadd.s32 \\t%r19, %r99, 2048;\\n\\tadd.s32 \\t%r100, %r1, %r4;\\n\\tmad.lo.s32 \\t%r101, %r43, %r100, %r6;\\n\\tadd.s32 \\t%r20, %r101, 32;\\n\\tor.b32 \\t%r102, %r4, 32;\\n\\tmad.lo.s32 \\t%r103, %r44, %r102, %r8;\\n\\tadd.s32 \\t%r183, %r103, %r6;\\n\\tmov.b32 \\t%r190, 0;\\n\\tmov.b32 \\t%r186, 0f00000000;\\n\\tmov.b32 \\t%r185, 1;\\n\\tmov.b32 \\t%r184, -1;\\n\\tshl.b32 \\t%r150, %r17, 2;\\n\\tshl.b32 \\t%r151, %r18, 2;\\n\\tmov.b32 \\t%r187, %r186;\\n\\tmov.b32 \\t%r188, %r186;\\n\\tmov.b32 \\t%r189, %r186;\\n$L__BB0_2:                              // =>This Inner Loop Header: Depth=1\\n\\tsetp.lt.s32 \\t%p4, %r190, %r16;\\n\\tadd.s32 \\t%r146, %r184, 1;\\n\\tsetp.gt.s32 \\t%p5, %r146, 1;\\n\\tselp.b32 \\t%r184, 0, %r146, %p5;\\n\\t.loc\\t1 28 20                         // 3980627456.py:28:20\\n\\tcp.async.wait_group \\t2;\\n\\tbar.sync \\t0;\\n\\tshl.b32 \\t%r147, %r184, 10;\\n\\tadd.s32 \\t%r149, %r63, %r147;\\n\\tadd.s32 \\t%r108, %r149, %r150;\\n\\t// begin inline asm\\n\\tldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r104, %r105, %r106, %r107}, [%r108];\\n\\t// end inline asm\\n\\tadd.s32 \\t%r113, %r149, %r151;\\n\\t// begin inline asm\\n\\tldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r109, %r110, %r111, %r112}, [%r113];\\n\\t// end inline asm\\n\\t.loc\\t1 29 20                         // 3980627456.py:29:20\\n\\tadd.s32 \\t%r152, %r19, %r147;\\n\\tld.shared.b32 \\t%r126, [%r152];\\n\\tld.shared.b32 \\t%r127, [%r152+256];\\n\\tld.shared.b32 \\t%r140, [%r152+512];\\n\\tld.shared.b32 \\t%r141, [%r152+768];\\n\\t.loc\\t1 30 25                         // 3980627456.py:30:25\\n\\t// begin inline asm\\n\\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %r186, %r187, %r188, %r189 }, { %r104, %r105, %r106, %r107 }, { %r126, %r127 }, { %r186, %r187, %r188, %r189 };\\n\\t// end inline asm\\n\\t// begin inline asm\\n\\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %r186, %r187, %r188, %r189 }, { %r109, %r110, %r111, %r112 }, { %r140, %r141 }, { %r186, %r187, %r188, %r189 };\\n\\t// end inline asm\\n\\t.loc\\t1 26 25                         // 3980627456.py:26:25\\n\\tadd.s32 \\t%r153, %r185, 1;\\n\\tsetp.gt.s32 \\t%p6, %r153, 1;\\n\\tselp.b32 \\t%r185, 0, %r153, %p6;\\n\\t.loc\\t1 28 29                         // 3980627456.py:28:29\\n\\tadd.s32 \\t%r154, %r20, %r190;\\n\\tmul.wide.s32 \\t%rd14, %r154, 4;\\n\\tadd.s64 \\t%rd12, %rd1, %rd14;\\n\\t.loc\\t1 28 20                         // 3980627456.py:28:20\\n\\tbar.sync \\t0;\\n\\tshl.b32 \\t%r155, %r185, 10;\\n\\tadd.s32 \\t%r142, %r46, %r155;\\n\\tselp.b32 \\t%r143, 8, 0, %p4;\\n\\t// begin inline asm\\n\\tcp.async.ca.shared.global [ %r142 + 0 ], [ %rd12 + 0 ], 0x8, %r143;\\n\\t// end inline asm\\n\\tcp.async.commit_group;\\n\\t.loc\\t1 29 29                         // 3980627456.py:29:29\\n\\tmul.wide.s32 \\t%rd15, %r183, 4;\\n\\tadd.s64 \\t%rd13, %rd2, %rd15;\\n\\t.loc\\t1 29 20                         // 3980627456.py:29:20\\n\\tadd.s32 \\t%r144, %r48, %r155;\\n\\t// begin inline asm\\n\\tcp.async.ca.shared.global [ %r144 + 0 ], [ %rd13 + 0 ], 0x8, %r143;\\n\\t// end inline asm\\n\\tcp.async.commit_group;\\n\\t.loc\\t1 26 25                         // 3980627456.py:26:25\\n\\tadd.s32 \\t%r190, %r190, 16;\\n\\tadd.s32 \\t%r183, %r183, %r15;\\n\\tsetp.lt.s32 \\t%p7, %r190, %r42;\\n\\t@%p7 bra \\t$L__BB0_2;\\n$L__BB0_3:                              // %._crit_edge\\n\\t.loc\\t1 21 44                         // 3980627456.py:21:44\\n\\tand.b32 \\t%r158, %r5, 6;\\n\\t.loc\\t1 26 25                         // 3980627456.py:26:25\\n\\tcp.async.wait_group \\t0;\\n\\tbar.sync \\t0;\\n\\t.loc\\t1 32 52                         // 3980627456.py:32:52\\n\\tmad.lo.s32 \\t%r159, %r45, %r7, %r9;\\n\\t.loc\\t1 32 22                         // 3980627456.py:32:22\\n\\tmul.wide.s32 \\t%rd17, %r159, 4;\\n\\tadd.s64 \\t%rd16, %rd3, %rd17;\\n\\t.loc\\t1 32 82                         // 3980627456.py:32:82\\n\\tshl.b32 \\t%r160, %r2, 2;\\n\\tand.b32 \\t%r161, %r160, 48;\\n\\tor.b32 \\t%r162, %r161, %r158;\\n\\tshl.b32 \\t%r163, %r3, 2;\\n\\tor.b32 \\t%r164, %r162, %r163;\\n\\tor.b32 \\t%r165, %r164, %r12;\\n\\tand.b32 \\t%r166, %r5, 254;\\n\\tshr.u32 \\t%r167, %r164, 1;\\n\\tand.b32 \\t%r168, %r167, 60;\\n\\tadd.s32 \\t%r170, %r63, %r168;\\n\\tshl.b32 \\t%r171, %r165, 2;\\n\\tadd.s32 \\t%r172, %r170, %r171;\\n\\tst.shared.v2.b32 \\t[%r172], {%r186, %r187};\\n\\tor.b32 \\t%r173, %r164, 128;\\n\\tshr.u32 \\t%r174, %r173, 1;\\n\\tand.b32 \\t%r175, %r174, 120;\\n\\tadd.s32 \\t%r176, %r63, %r175;\\n\\tadd.s32 \\t%r177, %r176, %r171;\\n\\tst.shared.v2.b32 \\t[%r177+512], {%r188, %r189};\\n\\tbar.sync \\t0;\\n\\tand.b32 \\t%r178, %r11, 30;\\n\\tshl.b32 \\t%r179, %r178, 2;\\n\\tadd.s32 \\t%r180, %r63, %r179;\\n\\tshl.b32 \\t%r181, %r166, 2;\\n\\tadd.s32 \\t%r182, %r180, %r181;\\n\\tld.shared.v2.b32 \\t{%r156, %r157}, [%r182];\\n\\t// begin inline asm\\n\\tst.global.v2.b32 [ %rd16 + 0 ], { %r156, %r157 };\\n\\t// end inline asm\\n\\t.loc\\t1 32 4                          // 3980627456.py:32:4\\n\\tret;\\n$L__tmp1:\\n$L__func_end0:\\n                                        // -- End function\\n}\\n\\t.file\\t1 \"/tmp/ipykernel_6843/3980627456.py\"\\n\\t.section\\t.debug_abbrev\\n\\t{\\n.b8 1                                   // Abbreviation Code\\n.b8 17                                  // DW_TAG_compile_unit\\n.b8 0                                   // DW_CHILDREN_no\\n.b8 37                                  // DW_AT_producer\\n.b8 8                                   // DW_FORM_string\\n.b8 19                                  // DW_AT_language\\n.b8 5                                   // DW_FORM_data2\\n.b8 3                                   // DW_AT_name\\n.b8 8                                   // DW_FORM_string\\n.b8 16                                  // DW_AT_stmt_list\\n.b8 6                                   // DW_FORM_data4\\n.b8 27                                  // DW_AT_comp_dir\\n.b8 8                                   // DW_FORM_string\\n.b8 0                                   // EOM(1)\\n.b8 0                                   // EOM(2)\\n.b8 0                                   // EOM(3)\\n\\t}\\n\\t.section\\t.debug_info\\n\\t{\\n.b32 55                                 // Length of Unit\\n.b8 2                                   // DWARF version number\\n.b8 0\\n.b32 .debug_abbrev                      // Offset Into Abbrev. Section\\n.b8 8                                   // Address Size (in bytes)\\n.b8 1                                   // Abbrev [1] 0xb:0x30 DW_TAG_compile_unit\\n.b8 116                                 // DW_AT_producer\\n.b8 114\\n.b8 105\\n.b8 116\\n.b8 111\\n.b8 110\\n.b8 0\\n.b8 2                                   // DW_AT_language\\n.b8 0\\n.b8 51                                  // DW_AT_name\\n.b8 57\\n.b8 56\\n.b8 48\\n.b8 54\\n.b8 50\\n.b8 55\\n.b8 52\\n.b8 53\\n.b8 54\\n.b8 46\\n.b8 112\\n.b8 121\\n.b8 0\\n.b32 .debug_line                        // DW_AT_stmt_list\\n.b8 47                                  // DW_AT_comp_dir\\n.b8 116\\n.b8 109\\n.b8 112\\n.b8 47\\n.b8 105\\n.b8 112\\n.b8 121\\n.b8 107\\n.b8 101\\n.b8 114\\n.b8 110\\n.b8 101\\n.b8 108\\n.b8 95\\n.b8 54\\n.b8 56\\n.b8 52\\n.b8 51\\n.b8 0\\n\\t}\\n\\t.section\\t.debug_macinfo\\t{\\t}\\n'"
      ]
     },
     "execution_count": 54,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "(list(matmul_kernel.device_caches[0][0].values())[0]).asm['ptx']"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 55,
   "id": "2582aeca",
   "metadata": {},
   "outputs": [],
   "source": [
    "code = (list(matmul_kernel.device_caches[0][0].values())[0]).asm['ptx']\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 56,
   "id": "31f41b19",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "//\n",
      "// Generated by LLVM NVPTX Back-End\n",
      "//\n",
      "\n",
      ".version 8.7\n",
      ".target sm_86\n",
      ".address_size 64\n",
      "\n",
      "\t// .globl\tmatmul_kernel           // -- Begin function matmul_kernel\n",
      ".extern .shared .align 16 .b8 global_smem[];\n",
      "                                        // @matmul_kernel\n",
      ".visible .entry matmul_kernel(\n",
      "\t.param .u64 .ptr .global .align 1 matmul_kernel_param_0,\n",
      "\t.param .u64 .ptr .global .align 1 matmul_kernel_param_1,\n",
      "\t.param .u64 .ptr .global .align 1 matmul_kernel_param_2,\n",
      "\t.param .u32 matmul_kernel_param_3,\n",
      "\t.param .u32 matmul_kernel_param_4,\n",
      "\t.param .u32 matmul_kernel_param_5,\n",
      "\t.param .u32 matmul_kernel_param_6,\n",
      "\t.param .u32 matmul_kernel_param_7,\n",
      "\t.param .u32 matmul_kernel_param_8,\n",
      "\t.param .u64 .ptr .global .align 1 matmul_kernel_param_9\n",
      ")\n",
      ".reqntid 128\n",
      "{\n",
      "\t.reg .pred \t%p<8>;\n",
      "\t.reg .b32 \t%r<195>;\n",
      "\t.reg .b64 \t%rd<18>;\n",
      "\t.loc\t1 7 0                           // 3980627456.py:7:0\n",
      "$L__func_begin0:\n",
      "\t.loc\t1 7 0                           // 3980627456.py:7:0\n",
      "\n",
      "// %bb.0:\n",
      "\tld.param.b32 \t%r45, [matmul_kernel_param_8];\n",
      "\tld.param.b32 \t%r44, [matmul_kernel_param_7];\n",
      "\tld.param.b32 \t%r43, [matmul_kernel_param_6];\n",
      "\tld.param.b32 \t%r42, [matmul_kernel_param_5];\n",
      "\tld.param.b64 \t%rd3, [matmul_kernel_param_2];\n",
      "\tld.param.b64 \t%rd2, [matmul_kernel_param_1];\n",
      "\tld.param.b64 \t%rd1, [matmul_kernel_param_0];\n",
      "$L__tmp0:\n",
      "\t.loc\t1 17 26                         // 3980627456.py:17:26\n",
      "\tmov.u32 \t%r55, %ctaid.x;\n",
      "\t.loc\t1 18 26                         // 3980627456.py:18:26\n",
      "\tmov.u32 \t%r56, %ctaid.y;\n",
      "\t.loc\t1 21 21                         // 3980627456.py:21:21\n",
      "\tshl.b32 \t%r1, %r55, 4;\n",
      "\t.loc\t1 21 44                         // 3980627456.py:21:44\n",
      "\tmov.u32 \t%r2, %tid.x;\n",
      "\tand.b32 \t%r3, %r2, 16;\n",
      "\tbfe.u32 \t%r4, %r2, 3, 4;\n",
      "\tshl.b32 \t%r5, %r2, 1;\n",
      "\tand.b32 \t%r6, %r5, 14;\n",
      "\t.loc\t1 21 31                         // 3980627456.py:21:31\n",
      "\tor.b32 \t%r7, %r4, %r1;\n",
      "\t.loc\t1 22 21                         // 3980627456.py:22:21\n",
      "\tshl.b32 \t%r8, %r56, 4;\n",
      "\t.loc\t1 22 31                         // 3980627456.py:22:31\n",
      "\tor.b32 \t%r9, %r6, %r8;\n",
      "\t.loc\t1 26 25                         // 3980627456.py:26:25\n",
      "\tsetp.lt.s32 \t%p1, %r42, 1;\n",
      "\tsetp.gt.s32 \t%p2, %r42, 0;\n",
      "\t.loc\t1 28 59                         // 3980627456.py:28:59\n",
      "\tmad.lo.s32 \t%r57, %r43, %r7, %r6;\n",
      "\t.loc\t1 28 29                         // 3980627456.py:28:29\n",
      "\tmul.wide.s32 \t%rd8, %r57, 4;\n",
      "\tadd.s64 \t%rd4, %rd1, %rd8;\n",
      "\t.loc\t1 28 20                         // 3980627456.py:28:20\n",
      "\tshr.u32 \t%r10, %r3, 2;\n",
      "\txor.b32 \t%r58, %r6, %r10;\n",
      "\tshr.u32 \t%r11, %r2, 2;\n",
      "\tand.b32 \t%r12, %r11, 8;\n",
      "\txor.b32 \t%r59, %r58, %r12;\n",
      "\tshl.b32 \t%r60, %r4, 4;\n",
      "\tor.b32 \t%r61, %r59, %r60;\n",
      "\tshl.b32 \t%r62, %r61, 2;\n",
      "\tmov.b32 \t%r63, global_smem;\n",
      "\tadd.s32 \t%r46, %r63, %r62;\n",
      "\tselp.b32 \t%r47, 8, 0, %p2;\n",
      "\t// begin inline asm\n",
      "\tcp.async.ca.shared.global [ %r46 + 0 ], [ %rd4 + 0 ], 0x8, %r47;\n",
      "\t// end inline asm\n",
      "\tcp.async.commit_group;\n",
      "\t.loc\t1 29 59                         // 3980627456.py:29:59\n",
      "\tmad.lo.s32 \t%r64, %r44, %r4, %r9;\n",
      "\t.loc\t1 29 29                         // 3980627456.py:29:29\n",
      "\tmul.wide.s32 \t%rd9, %r64, 4;\n",
      "\tadd.s64 \t%rd5, %rd2, %rd9;\n",
      "\t.loc\t1 29 20                         // 3980627456.py:29:20\n",
      "\tshr.u32 \t%r65, %r3, 1;\n",
      "\txor.b32 \t%r66, %r6, %r65;\n",
      "\tor.b32 \t%r67, %r66, %r60;\n",
      "\tshl.b32 \t%r68, %r67, 2;\n",
      "\tadd.s32 \t%r69, %r63, %r68;\n",
      "\tadd.s32 \t%r48, %r69, 2048;\n",
      "\t// begin inline asm\n",
      "\tcp.async.ca.shared.global [ %r48 + 0 ], [ %rd5 + 0 ], 0x8, %r47;\n",
      "\t// end inline asm\n",
      "\tcp.async.commit_group;\n",
      "\t.loc\t1 26 25                         // 3980627456.py:26:25\n",
      "\tsetp.gt.s32 \t%p3, %r42, 16;\n",
      "\t.loc\t1 28 59                         // 3980627456.py:28:59\n",
      "\tadd.s32 \t%r70, %r57, 16;\n",
      "\t.loc\t1 28 29                         // 3980627456.py:28:29\n",
      "\tmul.wide.s32 \t%rd10, %r70, 4;\n",
      "\tadd.s64 \t%rd6, %rd1, %rd10;\n",
      "\t.loc\t1 28 20                         // 3980627456.py:28:20\n",
      "\tbar.sync \t0;\n",
      "\tadd.s32 \t%r50, %r46, 1024;\n",
      "\tselp.b32 \t%r51, 8, 0, %p3;\n",
      "\t// begin inline asm\n",
      "\tcp.async.ca.shared.global [ %r50 + 0 ], [ %rd6 + 0 ], 0x8, %r51;\n",
      "\t// end inline asm\n",
      "\tcp.async.commit_group;\n",
      "\t.loc\t1 29 47                         // 3980627456.py:29:47\n",
      "\tshl.b32 \t%r15, %r44, 4;\n",
      "\t.loc\t1 29 59                         // 3980627456.py:29:59\n",
      "\tadd.s32 \t%r71, %r64, %r15;\n",
      "\t.loc\t1 29 29                         // 3980627456.py:29:29\n",
      "\tmul.wide.s32 \t%rd11, %r71, 4;\n",
      "\tadd.s64 \t%rd7, %rd2, %rd11;\n",
      "\t.loc\t1 29 20                         // 3980627456.py:29:20\n",
      "\tadd.s32 \t%r52, %r69, 3072;\n",
      "\t// begin inline asm\n",
      "\tcp.async.ca.shared.global [ %r52 + 0 ], [ %rd7 + 0 ], 0x8, %r51;\n",
      "\t// end inline asm\n",
      "\tcp.async.commit_group;\n",
      "\tmov.b32 \t%r186, 0f00000000;\n",
      "\tmov.b32 \t%r187, %r186;\n",
      "\tmov.b32 \t%r188, %r186;\n",
      "\tmov.b32 \t%r189, %r186;\n",
      "\t.loc\t1 26 25                         // 3980627456.py:26:25\n",
      "\t@%p1 bra \t$L__BB0_3;\n",
      "// %bb.1:                               // %.lr.ph\n",
      "\tor.b32 \t%r76, %r10, 8;\n",
      "\t.loc\t1 21 44                         // 3980627456.py:21:44\n",
      "\tbfe.s32 \t%r77, %r2, 2, 1;\n",
      "\tand.b32 \t%r78, %r2, 2;\n",
      "\tbfe.s32 \t%r79, %r2, 1, 1;\n",
      "\tand.b32 \t%r80, %r2, 8;\n",
      "\tadd.s32 \t%r16, %r42, -32;\n",
      "\tshl.b32 \t%r81, %r2, 4;\n",
      "\tand.b32 \t%r82, %r81, 16;\n",
      "\tand.b32 \t%r83, %r79, 36;\n",
      "\tand.b32 \t%r84, %r77, 72;\n",
      "\tshl.b32 \t%r85, %r80, 4;\n",
      "\tor.b32 \t%r86, %r85, %r82;\n",
      "\tor.b32 \t%r87, %r86, %r83;\n",
      "\tor.b32 \t%r88, %r87, %r84;\n",
      "\txor.b32 \t%r17, %r88, %r10;\n",
      "\txor.b32 \t%r18, %r88, %r76;\n",
      "\tshl.b32 \t%r89, %r78, 2;\n",
      "\tbfe.u32 \t%r90, %r2, 2, 2;\n",
      "\tor.b32 \t%r91, %r90, %r89;\n",
      "\tor.b32 \t%r92, %r91, %r10;\n",
      "\txor.b32 \t%r93, %r92, %r12;\n",
      "\t.loc\t1 26 25                         // 3980627456.py:26:25\n",
      "\tshl.b32 \t%r94, %r93, 2;\n",
      "\tadd.s32 \t%r96, %r63, %r94;\n",
      "\tshl.b32 \t%r97, %r2, 6;\n",
      "\tand.b32 \t%r98, %r97, 192;\n",
      "\tadd.s32 \t%r99, %r96, %r98;\n",
      "\tadd.s32 \t%r19, %r99, 2048;\n",
      "\tadd.s32 \t%r100, %r1, %r4;\n",
      "\tmad.lo.s32 \t%r101, %r43, %r100, %r6;\n",
      "\tadd.s32 \t%r20, %r101, 32;\n",
      "\tor.b32 \t%r102, %r4, 32;\n",
      "\tmad.lo.s32 \t%r103, %r44, %r102, %r8;\n",
      "\tadd.s32 \t%r183, %r103, %r6;\n",
      "\tmov.b32 \t%r190, 0;\n",
      "\tmov.b32 \t%r186, 0f00000000;\n",
      "\tmov.b32 \t%r185, 1;\n",
      "\tmov.b32 \t%r184, -1;\n",
      "\tshl.b32 \t%r150, %r17, 2;\n",
      "\tshl.b32 \t%r151, %r18, 2;\n",
      "\tmov.b32 \t%r187, %r186;\n",
      "\tmov.b32 \t%r188, %r186;\n",
      "\tmov.b32 \t%r189, %r186;\n",
      "$L__BB0_2:                              // =>This Inner Loop Header: Depth=1\n",
      "\tsetp.lt.s32 \t%p4, %r190, %r16;\n",
      "\tadd.s32 \t%r146, %r184, 1;\n",
      "\tsetp.gt.s32 \t%p5, %r146, 1;\n",
      "\tselp.b32 \t%r184, 0, %r146, %p5;\n",
      "\t.loc\t1 28 20                         // 3980627456.py:28:20\n",
      "\tcp.async.wait_group \t2;\n",
      "\tbar.sync \t0;\n",
      "\tshl.b32 \t%r147, %r184, 10;\n",
      "\tadd.s32 \t%r149, %r63, %r147;\n",
      "\tadd.s32 \t%r108, %r149, %r150;\n",
      "\t// begin inline asm\n",
      "\tldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r104, %r105, %r106, %r107}, [%r108];\n",
      "\t// end inline asm\n",
      "\tadd.s32 \t%r113, %r149, %r151;\n",
      "\t// begin inline asm\n",
      "\tldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r109, %r110, %r111, %r112}, [%r113];\n",
      "\t// end inline asm\n",
      "\t.loc\t1 29 20                         // 3980627456.py:29:20\n",
      "\tadd.s32 \t%r152, %r19, %r147;\n",
      "\tld.shared.b32 \t%r126, [%r152];\n",
      "\tld.shared.b32 \t%r127, [%r152+256];\n",
      "\tld.shared.b32 \t%r140, [%r152+512];\n",
      "\tld.shared.b32 \t%r141, [%r152+768];\n",
      "\t.loc\t1 30 25                         // 3980627456.py:30:25\n",
      "\t// begin inline asm\n",
      "\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %r186, %r187, %r188, %r189 }, { %r104, %r105, %r106, %r107 }, { %r126, %r127 }, { %r186, %r187, %r188, %r189 };\n",
      "\t// end inline asm\n",
      "\t// begin inline asm\n",
      "\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %r186, %r187, %r188, %r189 }, { %r109, %r110, %r111, %r112 }, { %r140, %r141 }, { %r186, %r187, %r188, %r189 };\n",
      "\t// end inline asm\n",
      "\t.loc\t1 26 25                         // 3980627456.py:26:25\n",
      "\tadd.s32 \t%r153, %r185, 1;\n",
      "\tsetp.gt.s32 \t%p6, %r153, 1;\n",
      "\tselp.b32 \t%r185, 0, %r153, %p6;\n",
      "\t.loc\t1 28 29                         // 3980627456.py:28:29\n",
      "\tadd.s32 \t%r154, %r20, %r190;\n",
      "\tmul.wide.s32 \t%rd14, %r154, 4;\n",
      "\tadd.s64 \t%rd12, %rd1, %rd14;\n",
      "\t.loc\t1 28 20                         // 3980627456.py:28:20\n",
      "\tbar.sync \t0;\n",
      "\tshl.b32 \t%r155, %r185, 10;\n",
      "\tadd.s32 \t%r142, %r46, %r155;\n",
      "\tselp.b32 \t%r143, 8, 0, %p4;\n",
      "\t// begin inline asm\n",
      "\tcp.async.ca.shared.global [ %r142 + 0 ], [ %rd12 + 0 ], 0x8, %r143;\n",
      "\t// end inline asm\n",
      "\tcp.async.commit_group;\n",
      "\t.loc\t1 29 29                         // 3980627456.py:29:29\n",
      "\tmul.wide.s32 \t%rd15, %r183, 4;\n",
      "\tadd.s64 \t%rd13, %rd2, %rd15;\n",
      "\t.loc\t1 29 20                         // 3980627456.py:29:20\n",
      "\tadd.s32 \t%r144, %r48, %r155;\n",
      "\t// begin inline asm\n",
      "\tcp.async.ca.shared.global [ %r144 + 0 ], [ %rd13 + 0 ], 0x8, %r143;\n",
      "\t// end inline asm\n",
      "\tcp.async.commit_group;\n",
      "\t.loc\t1 26 25                         // 3980627456.py:26:25\n",
      "\tadd.s32 \t%r190, %r190, 16;\n",
      "\tadd.s32 \t%r183, %r183, %r15;\n",
      "\tsetp.lt.s32 \t%p7, %r190, %r42;\n",
      "\t@%p7 bra \t$L__BB0_2;\n",
      "$L__BB0_3:                              // %._crit_edge\n",
      "\t.loc\t1 21 44                         // 3980627456.py:21:44\n",
      "\tand.b32 \t%r158, %r5, 6;\n",
      "\t.loc\t1 26 25                         // 3980627456.py:26:25\n",
      "\tcp.async.wait_group \t0;\n",
      "\tbar.sync \t0;\n",
      "\t.loc\t1 32 52                         // 3980627456.py:32:52\n",
      "\tmad.lo.s32 \t%r159, %r45, %r7, %r9;\n",
      "\t.loc\t1 32 22                         // 3980627456.py:32:22\n",
      "\tmul.wide.s32 \t%rd17, %r159, 4;\n",
      "\tadd.s64 \t%rd16, %rd3, %rd17;\n",
      "\t.loc\t1 32 82                         // 3980627456.py:32:82\n",
      "\tshl.b32 \t%r160, %r2, 2;\n",
      "\tand.b32 \t%r161, %r160, 48;\n",
      "\tor.b32 \t%r162, %r161, %r158;\n",
      "\tshl.b32 \t%r163, %r3, 2;\n",
      "\tor.b32 \t%r164, %r162, %r163;\n",
      "\tor.b32 \t%r165, %r164, %r12;\n",
      "\tand.b32 \t%r166, %r5, 254;\n",
      "\tshr.u32 \t%r167, %r164, 1;\n",
      "\tand.b32 \t%r168, %r167, 60;\n",
      "\tadd.s32 \t%r170, %r63, %r168;\n",
      "\tshl.b32 \t%r171, %r165, 2;\n",
      "\tadd.s32 \t%r172, %r170, %r171;\n",
      "\tst.shared.v2.b32 \t[%r172], {%r186, %r187};\n",
      "\tor.b32 \t%r173, %r164, 128;\n",
      "\tshr.u32 \t%r174, %r173, 1;\n",
      "\tand.b32 \t%r175, %r174, 120;\n",
      "\tadd.s32 \t%r176, %r63, %r175;\n",
      "\tadd.s32 \t%r177, %r176, %r171;\n",
      "\tst.shared.v2.b32 \t[%r177+512], {%r188, %r189};\n",
      "\tbar.sync \t0;\n",
      "\tand.b32 \t%r178, %r11, 30;\n",
      "\tshl.b32 \t%r179, %r178, 2;\n",
      "\tadd.s32 \t%r180, %r63, %r179;\n",
      "\tshl.b32 \t%r181, %r166, 2;\n",
      "\tadd.s32 \t%r182, %r180, %r181;\n",
      "\tld.shared.v2.b32 \t{%r156, %r157}, [%r182];\n",
      "\t// begin inline asm\n",
      "\tst.global.v2.b32 [ %rd16 + 0 ], { %r156, %r157 };\n",
      "\t// end inline asm\n",
      "\t.loc\t1 32 4                          // 3980627456.py:32:4\n",
      "\tret;\n",
      "$L__tmp1:\n",
      "$L__func_end0:\n",
      "                                        // -- End function\n",
      "}\n",
      "\t.file\t1 \"/tmp/ipykernel_6843/3980627456.py\"\n",
      "\t.section\t.debug_abbrev\n",
      "\t{\n",
      ".b8 1                                   // Abbreviation Code\n",
      ".b8 17                                  // DW_TAG_compile_unit\n",
      ".b8 0                                   // DW_CHILDREN_no\n",
      ".b8 37                                  // DW_AT_producer\n",
      ".b8 8                                   // DW_FORM_string\n",
      ".b8 19                                  // DW_AT_language\n",
      ".b8 5                                   // DW_FORM_data2\n",
      ".b8 3                                   // DW_AT_name\n",
      ".b8 8                                   // DW_FORM_string\n",
      ".b8 16                                  // DW_AT_stmt_list\n",
      ".b8 6                                   // DW_FORM_data4\n",
      ".b8 27                                  // DW_AT_comp_dir\n",
      ".b8 8                                   // DW_FORM_string\n",
      ".b8 0                                   // EOM(1)\n",
      ".b8 0                                   // EOM(2)\n",
      ".b8 0                                   // EOM(3)\n",
      "\t}\n",
      "\t.section\t.debug_info\n",
      "\t{\n",
      ".b32 55                                 // Length of Unit\n",
      ".b8 2                                   // DWARF version number\n",
      ".b8 0\n",
      ".b32 .debug_abbrev                      // Offset Into Abbrev. Section\n",
      ".b8 8                                   // Address Size (in bytes)\n",
      ".b8 1                                   // Abbrev [1] 0xb:0x30 DW_TAG_compile_unit\n",
      ".b8 116                                 // DW_AT_producer\n",
      ".b8 114\n",
      ".b8 105\n",
      ".b8 116\n",
      ".b8 111\n",
      ".b8 110\n",
      ".b8 0\n",
      ".b8 2                                   // DW_AT_language\n",
      ".b8 0\n",
      ".b8 51                                  // DW_AT_name\n",
      ".b8 57\n",
      ".b8 56\n",
      ".b8 48\n",
      ".b8 54\n",
      ".b8 50\n",
      ".b8 55\n",
      ".b8 52\n",
      ".b8 53\n",
      ".b8 54\n",
      ".b8 46\n",
      ".b8 112\n",
      ".b8 121\n",
      ".b8 0\n",
      ".b32 .debug_line                        // DW_AT_stmt_list\n",
      ".b8 47                                  // DW_AT_comp_dir\n",
      ".b8 116\n",
      ".b8 109\n",
      ".b8 112\n",
      ".b8 47\n",
      ".b8 105\n",
      ".b8 112\n",
      ".b8 121\n",
      ".b8 107\n",
      ".b8 101\n",
      ".b8 114\n",
      ".b8 110\n",
      ".b8 101\n",
      ".b8 108\n",
      ".b8 95\n",
      ".b8 54\n",
      ".b8 56\n",
      ".b8 52\n",
      ".b8 51\n",
      ".b8 0\n",
      "\t}\n",
      "\t.section\t.debug_macinfo\t{\t}\n",
      "\n"
     ]
    }
   ],
   "source": [
    "print(code)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 57,
   "id": "02fe9b6b",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{8: '%r45', 7: '%r44', 6: '%r43', 5: '%r42', 2: '%rd3', 1: '%rd2', 0: '%rd1'}\n",
      "{'%r45': '%r196', '%r44': '%r197', '%r43': '%r198', '%r42': '%r199', '%rd3': '%rd19', '%rd2': '%rd20', '%rd1': '%rd21'}\n",
      "\"{\\n\"\n",
      "\".reg .u32 %%r196;\\n\"\n",
      "\"mov.u32 %%r196, %8;\\n\"\n",
      "\".reg .u32 %%r197;\\n\"\n",
      "\"mov.u32 %%r197, %7;\\n\"\n",
      "\".reg .u32 %%r198;\\n\"\n",
      "\"mov.u32 %%r198, %6;\\n\"\n",
      "\".reg .u32 %%r199;\\n\"\n",
      "\"mov.u32 %%r199, %5;\\n\"\n",
      "\".reg .u64 %%rd19;\\n\"\n",
      "\"mov.u64 %%rd19, %2;\\n\"\n",
      "\".reg .u64 %%rd20;\\n\"\n",
      "\"mov.u64 %%rd20, %1;\\n\"\n",
      "\".reg .u64 %%rd21;\\n\"\n",
      "\"mov.u64 %%rd21, %0;\\n\"\n",
      "\"\t.reg .pred \t%%p<8>;\\n\"\n",
      "\"\t.reg .b32 \t%%r<195>;\\n\"\n",
      "\"\t.reg .b64 \t%%rd<18>;\\n\"\n",
      "\"$L__func_begin0:\\n\"\n",
      "\"\\n\"\n",
      "\"// %%bb.0:\\n\"\n",
      "\"$L__tmp0:\\n\"\n",
      "\"\tmov.u32 \t%%r55, %%ctaid.x;\\n\"\n",
      "\"\tmov.u32 \t%%r56, %%ctaid.y;\\n\"\n",
      "\"\tshl.b32 \t%%r1, %%r55, 4;\\n\"\n",
      "\"\tmov.u32 \t%%r2, %%tid.x;\\n\"\n",
      "\"\tand.b32 \t%%r3, %%r2, 16;\\n\"\n",
      "\"\tbfe.u32 \t%%r4, %%r2, 3, 4;\\n\"\n",
      "\"\tshl.b32 \t%%r5, %%r2, 1;\\n\"\n",
      "\"\tand.b32 \t%%r6, %%r5, 14;\\n\"\n",
      "\"\tor.b32 \t%%r7, %%r4, %%r1;\\n\"\n",
      "\"\tshl.b32 \t%%r8, %%r56, 4;\\n\"\n",
      "\"\tor.b32 \t%%r9, %%r6, %%r8;\\n\"\n",
      "\"\tsetp.lt.s32 \t%%p1, %%r199, 1;\\n\"\n",
      "\"\tsetp.gt.s32 \t%%p2, %%r199, 0;\\n\"\n",
      "\"\tmad.lo.s32 \t%%r57, %%r198, %%r7, %%r6;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd8, %%r57, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd4, %%rd21, %%rd8;\\n\"\n",
      "\"\tshr.u32 \t%%r10, %%r3, 2;\\n\"\n",
      "\"\txor.b32 \t%%r58, %%r6, %%r10;\\n\"\n",
      "\"\tshr.u32 \t%%r11, %%r2, 2;\\n\"\n",
      "\"\tand.b32 \t%%r12, %%r11, 8;\\n\"\n",
      "\"\txor.b32 \t%%r59, %%r58, %%r12;\\n\"\n",
      "\"\tshl.b32 \t%%r60, %%r4, 4;\\n\"\n",
      "\"\tor.b32 \t%%r61, %%r59, %%r60;\\n\"\n",
      "\"\tshl.b32 \t%%r62, %%r61, 2;\\n\"\n",
      "\"\tmov.b32 \t%%r63, global_smem;\\n\"\n",
      "\"\tadd.s32 \t%%r46, %%r63, %%r62;\\n\"\n",
      "\"\tselp.b32 \t%%r47, 8, 0, %%p2;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tcp.async.ca.shared.global [ %%r46 + 0 ], [ %%rd4 + 0 ], 0x8, %%r47;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tcp.async.commit_group;\\n\"\n",
      "\"\tmad.lo.s32 \t%%r64, %%r197, %%r4, %%r9;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd9, %%r64, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd5, %%rd20, %%rd9;\\n\"\n",
      "\"\tshr.u32 \t%%r65, %%r3, 1;\\n\"\n",
      "\"\txor.b32 \t%%r66, %%r6, %%r65;\\n\"\n",
      "\"\tor.b32 \t%%r67, %%r66, %%r60;\\n\"\n",
      "\"\tshl.b32 \t%%r68, %%r67, 2;\\n\"\n",
      "\"\tadd.s32 \t%%r69, %%r63, %%r68;\\n\"\n",
      "\"\tadd.s32 \t%%r48, %%r69, 2048;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tcp.async.ca.shared.global [ %%r48 + 0 ], [ %%rd5 + 0 ], 0x8, %%r47;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tcp.async.commit_group;\\n\"\n",
      "\"\tsetp.gt.s32 \t%%p3, %%r199, 16;\\n\"\n",
      "\"\tadd.s32 \t%%r70, %%r57, 16;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd10, %%r70, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd6, %%rd21, %%rd210;\\n\"\n",
      "\"\tbar.sync \t0;\\n\"\n",
      "\"\tadd.s32 \t%%r50, %%r46, 1024;\\n\"\n",
      "\"\tselp.b32 \t%%r51, 8, 0, %%p3;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tcp.async.ca.shared.global [ %%r50 + 0 ], [ %%rd6 + 0 ], 0x8, %%r51;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tcp.async.commit_group;\\n\"\n",
      "\"\tshl.b32 \t%%r15, %%r197, 4;\\n\"\n",
      "\"\tadd.s32 \t%%r71, %%r64, %%r15;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd11, %%r71, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd7, %%rd20, %%rd11;\\n\"\n",
      "\"\tadd.s32 \t%%r52, %%r69, 3072;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tcp.async.ca.shared.global [ %%r52 + 0 ], [ %%rd7 + 0 ], 0x8, %%r51;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tcp.async.commit_group;\\n\"\n",
      "\"\tmov.b32 \t%%r186, 0f00000000;\\n\"\n",
      "\"\tmov.b32 \t%%r187, %%r186;\\n\"\n",
      "\"\tmov.b32 \t%%r188, %%r186;\\n\"\n",
      "\"\tmov.b32 \t%%r189, %%r186;\\n\"\n",
      "\"\t@%%p1 bra \t$L__BB0_3;\\n\"\n",
      "\"// %%bb.1:                               // %%.lr.ph\\n\"\n",
      "\"\tor.b32 \t%%r76, %%r10, 8;\\n\"\n",
      "\"\tbfe.s32 \t%%r77, %%r2, 2, 1;\\n\"\n",
      "\"\tand.b32 \t%%r78, %%r2, 2;\\n\"\n",
      "\"\tbfe.s32 \t%%r79, %%r2, 1, 1;\\n\"\n",
      "\"\tand.b32 \t%%r80, %%r2, 8;\\n\"\n",
      "\"\tadd.s32 \t%%r16, %%r199, -32;\\n\"\n",
      "\"\tshl.b32 \t%%r81, %%r2, 4;\\n\"\n",
      "\"\tand.b32 \t%%r82, %%r81, 16;\\n\"\n",
      "\"\tand.b32 \t%%r83, %%r79, 36;\\n\"\n",
      "\"\tand.b32 \t%%r84, %%r77, 72;\\n\"\n",
      "\"\tshl.b32 \t%%r85, %%r80, 4;\\n\"\n",
      "\"\tor.b32 \t%%r86, %%r85, %%r82;\\n\"\n",
      "\"\tor.b32 \t%%r87, %%r86, %%r83;\\n\"\n",
      "\"\tor.b32 \t%%r88, %%r87, %%r84;\\n\"\n",
      "\"\txor.b32 \t%%r17, %%r88, %%r10;\\n\"\n",
      "\"\txor.b32 \t%%r18, %%r88, %%r76;\\n\"\n",
      "\"\tshl.b32 \t%%r89, %%r78, 2;\\n\"\n",
      "\"\tbfe.u32 \t%%r90, %%r2, 2, 2;\\n\"\n",
      "\"\tor.b32 \t%%r91, %%r90, %%r89;\\n\"\n",
      "\"\tor.b32 \t%%r92, %%r91, %%r10;\\n\"\n",
      "\"\txor.b32 \t%%r93, %%r92, %%r12;\\n\"\n",
      "\"\tshl.b32 \t%%r94, %%r93, 2;\\n\"\n",
      "\"\tadd.s32 \t%%r96, %%r63, %%r94;\\n\"\n",
      "\"\tshl.b32 \t%%r97, %%r2, 6;\\n\"\n",
      "\"\tand.b32 \t%%r98, %%r97, 192;\\n\"\n",
      "\"\tadd.s32 \t%%r99, %%r96, %%r98;\\n\"\n",
      "\"\tadd.s32 \t%%r19, %%r99, 2048;\\n\"\n",
      "\"\tadd.s32 \t%%r100, %%r1, %%r4;\\n\"\n",
      "\"\tmad.lo.s32 \t%%r101, %%r198, %%r100, %%r6;\\n\"\n",
      "\"\tadd.s32 \t%%r20, %%r101, 32;\\n\"\n",
      "\"\tor.b32 \t%%r102, %%r4, 32;\\n\"\n",
      "\"\tmad.lo.s32 \t%%r103, %%r197, %%r102, %%r8;\\n\"\n",
      "\"\tadd.s32 \t%%r183, %%r103, %%r6;\\n\"\n",
      "\"\tmov.b32 \t%%r190, 0;\\n\"\n",
      "\"\tmov.b32 \t%%r186, 0f00000000;\\n\"\n",
      "\"\tmov.b32 \t%%r185, 1;\\n\"\n",
      "\"\tmov.b32 \t%%r184, -1;\\n\"\n",
      "\"\tshl.b32 \t%%r150, %%r17, 2;\\n\"\n",
      "\"\tshl.b32 \t%%r151, %%r18, 2;\\n\"\n",
      "\"\tmov.b32 \t%%r187, %%r186;\\n\"\n",
      "\"\tmov.b32 \t%%r188, %%r186;\\n\"\n",
      "\"\tmov.b32 \t%%r189, %%r186;\\n\"\n",
      "\"$L__BB0_2:                              // =>This Inner Loop Header: Depth=1\\n\"\n",
      "\"\tsetp.lt.s32 \t%%p4, %%r190, %%r16;\\n\"\n",
      "\"\tadd.s32 \t%%r146, %%r184, 1;\\n\"\n",
      "\"\tsetp.gt.s32 \t%%p5, %%r146, 1;\\n\"\n",
      "\"\tselp.b32 \t%%r184, 0, %%r146, %%p5;\\n\"\n",
      "\"\tcp.async.wait_group \t2;\\n\"\n",
      "\"\tbar.sync \t0;\\n\"\n",
      "\"\tshl.b32 \t%%r147, %%r184, 10;\\n\"\n",
      "\"\tadd.s32 \t%%r149, %%r63, %%r147;\\n\"\n",
      "\"\tadd.s32 \t%%r108, %%r149, %%r150;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tldmatrix.sync.aligned.m8n8.x4.shared.b16 {%%r104, %%r105, %%r106, %%r107}, [%%r108];\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tadd.s32 \t%%r113, %%r149, %%r151;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tldmatrix.sync.aligned.m8n8.x4.shared.b16 {%%r109, %%r110, %%r111, %%r112}, [%%r113];\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tadd.s32 \t%%r152, %%r19, %%r147;\\n\"\n",
      "\"\tld.shared.b32 \t%%r126, [%%r152];\\n\"\n",
      "\"\tld.shared.b32 \t%%r127, [%%r152+256];\\n\"\n",
      "\"\tld.shared.b32 \t%%r140, [%%r152+512];\\n\"\n",
      "\"\tld.shared.b32 \t%%r141, [%%r152+768];\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%r186, %%r187, %%r188, %%r189 }, { %%r104, %%r105, %%r106, %%r107 }, { %%r126, %%r127 }, { %%r186, %%r187, %%r188, %%r189 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%r186, %%r187, %%r188, %%r189 }, { %%r109, %%r110, %%r111, %%r112 }, { %%r140, %%r141 }, { %%r186, %%r187, %%r188, %%r189 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tadd.s32 \t%%r153, %%r185, 1;\\n\"\n",
      "\"\tsetp.gt.s32 \t%%p6, %%r153, 1;\\n\"\n",
      "\"\tselp.b32 \t%%r185, 0, %%r153, %%p6;\\n\"\n",
      "\"\tadd.s32 \t%%r154, %%r20, %%r190;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd14, %%r154, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd212, %%rd21, %%rd214;\\n\"\n",
      "\"\tbar.sync \t0;\\n\"\n",
      "\"\tshl.b32 \t%%r155, %%r185, 10;\\n\"\n",
      "\"\tadd.s32 \t%%r142, %%r46, %%r155;\\n\"\n",
      "\"\tselp.b32 \t%%r143, 8, 0, %%p4;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tcp.async.ca.shared.global [ %%r142 + 0 ], [ %%rd12 + 0 ], 0x8, %%r143;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tcp.async.commit_group;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd15, %%r183, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd13, %%rd20, %%rd15;\\n\"\n",
      "\"\tadd.s32 \t%%r144, %%r48, %%r155;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tcp.async.ca.shared.global [ %%r144 + 0 ], [ %%rd13 + 0 ], 0x8, %%r143;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tcp.async.commit_group;\\n\"\n",
      "\"\tadd.s32 \t%%r190, %%r190, 16;\\n\"\n",
      "\"\tadd.s32 \t%%r183, %%r183, %%r15;\\n\"\n",
      "\"\tsetp.lt.s32 \t%%p7, %%r190, %%r199;\\n\"\n",
      "\"\t@%%p7 bra \t$L__BB0_2;\\n\"\n",
      "\"$L__BB0_3:                              // %%._crit_edge\\n\"\n",
      "\"\tand.b32 \t%%r158, %%r5, 6;\\n\"\n",
      "\"\tcp.async.wait_group \t0;\\n\"\n",
      "\"\tbar.sync \t0;\\n\"\n",
      "\"\tmad.lo.s32 \t%%r159, %%r196, %%r7, %%r9;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd17, %%r159, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd16, %%rd19, %%rd17;\\n\"\n",
      "\"\tshl.b32 \t%%r160, %%r2, 2;\\n\"\n",
      "\"\tand.b32 \t%%r161, %%r160, 48;\\n\"\n",
      "\"\tor.b32 \t%%r162, %%r161, %%r158;\\n\"\n",
      "\"\tshl.b32 \t%%r163, %%r3, 2;\\n\"\n",
      "\"\tor.b32 \t%%r164, %%r162, %%r163;\\n\"\n",
      "\"\tor.b32 \t%%r165, %%r164, %%r12;\\n\"\n",
      "\"\tand.b32 \t%%r166, %%r5, 254;\\n\"\n",
      "\"\tshr.u32 \t%%r167, %%r164, 1;\\n\"\n",
      "\"\tand.b32 \t%%r168, %%r167, 60;\\n\"\n",
      "\"\tadd.s32 \t%%r170, %%r63, %%r168;\\n\"\n",
      "\"\tshl.b32 \t%%r171, %%r165, 2;\\n\"\n",
      "\"\tadd.s32 \t%%r172, %%r170, %%r171;\\n\"\n",
      "\"\tst.shared.v2.b32 \t[%%r172], {%%r186, %%r187};\\n\"\n",
      "\"\tor.b32 \t%%r173, %%r164, 128;\\n\"\n",
      "\"\tshr.u32 \t%%r174, %%r173, 1;\\n\"\n",
      "\"\tand.b32 \t%%r175, %%r174, 120;\\n\"\n",
      "\"\tadd.s32 \t%%r176, %%r63, %%r175;\\n\"\n",
      "\"\tadd.s32 \t%%r177, %%r176, %%r171;\\n\"\n",
      "\"\tst.shared.v2.b32 \t[%%r177+512], {%%r188, %%r189};\\n\"\n",
      "\"\tbar.sync \t0;\\n\"\n",
      "\"\tand.b32 \t%%r178, %%r11, 30;\\n\"\n",
      "\"\tshl.b32 \t%%r179, %%r178, 2;\\n\"\n",
      "\"\tadd.s32 \t%%r180, %%r63, %%r179;\\n\"\n",
      "\"\tshl.b32 \t%%r181, %%r166, 2;\\n\"\n",
      "\"\tadd.s32 \t%%r182, %%r180, %%r181;\\n\"\n",
      "\"\tld.shared.v2.b32 \t{%%r156, %%r157}, [%%r182];\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tst.global.v2.b32 [ %%rd16 + 0 ], { %%r156, %%r157 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tret;\\n\"\n",
      "\"$L__tmp1:\\n\"\n",
      "\"$L__func_end0:\\n\"\n",
      "\"                                        // -- End function\\n\"\n",
      "\"}\\n\"\n",
      "\"\\n\"\n"
     ]
    }
   ],
   "source": [
    "params = [x for x in code.split('\\n') if 'ld.param' in x]\n",
    "param_to_reg = {}\n",
    "\n",
    "for line in params:\n",
    "    # Extract register\n",
    "    reg = line.split()[1].rstrip(',')  \n",
    "    # Extract param number\n",
    "    param_num = int(line.split('_')[-1].rstrip('];'))\n",
    "    param_to_reg[param_num] = reg\n",
    "\n",
    "print(param_to_reg)\n",
    "import re\n",
    "pattern = re.compile(r'%r(d?)[^<]*<(\\d+)>')\n",
    "\n",
    "\n",
    "reg_c = {}\n",
    "for line in code.split('\\n'):\n",
    "    match = pattern.search(line)\n",
    "    if match:\n",
    "        reg_suffix = match.group(1)   # 'd' if %rd, '' if %r\n",
    "        reg_type = 'rd' if reg_suffix == 'd' else 'r'\n",
    "        reg_count = int(match.group(2))\n",
    "        reg_c[reg_type] = reg_count\n",
    "        # print(f\"Register type: {reg_type}, Count: {reg_count}\")\n",
    "# print(reg_c)\n",
    "\n",
    "\n",
    "def san(x:str):\n",
    "    return x.replace(\"%\", \"%%\")\n",
    "\n",
    "def gen_dcl(reg: str, idx, reg_num):\n",
    "    # print(reg)\n",
    "    if \"rd\" in reg:\n",
    "        return \".reg .u64 %%rd\"+str(reg_num) + \";\\nmov.u64 %%rd\"+str(reg_num) + \", %\" + str(idx) + \";\\n\"\n",
    "    elif \"r\" in reg:\n",
    "        return \".reg .u32 %%r\"+str(reg_num) + \";\\nmov.u32 %%r\"+str(reg_num) + \", %\" + str(idx) + \";\\n\"\n",
    "\n",
    "\n",
    "start = False\n",
    "end = False\n",
    "new_code = \"\"\n",
    "new_map = {}\n",
    "for line in code.split('\\n'):\n",
    "    if '.reqntid' in line:\n",
    "        start = True\n",
    "        continue\n",
    "\n",
    "    if not start:\n",
    "        continue\n",
    "\n",
    "    if end:\n",
    "        break\n",
    "\n",
    "    if \"}\" == line:\n",
    "        new_code += \"}\\n\"\n",
    "        end = True\n",
    "        break\n",
    "    \n",
    "    if \"{\" == line:\n",
    "        new_code += san(line) + \"\\n\"\n",
    "        for k, v in param_to_reg.items():\n",
    "            if \"rd\" in v:\n",
    "                new_map[v] = \"%rd\" + str(reg_c[\"rd\"] + 1)\n",
    "                new_code += gen_dcl(v, k, reg_c[\"rd\"] + 1)\n",
    "                reg_c[\"rd\"] += 1\n",
    "            else:\n",
    "                new_map[v] = \"%r\" + str(reg_c[\"r\"] + 1)\n",
    "                new_code += gen_dcl(v, k, reg_c[\"r\"] + 1)\n",
    "                reg_c[\"r\"] += 1\n",
    "    elif \"param\" in line or \".loc\" in line:\n",
    "        continue\n",
    "    else:\n",
    "        pattern = re.compile(r'(%r[d]?[\\d<>\\w]*)')\n",
    "        regs = pattern.findall(line)\n",
    "\n",
    "        for k, v in new_map.items():\n",
    "            if k in regs:\n",
    "                line = line.replace(k, v)\n",
    "        new_code += san(line) + \"\\n\"\n",
    "print(new_map)\n",
    "print('\\n'.join([\"\\\"\" + (x) + \"\\\\n\\\"\" for x in new_code.split(\"\\n\")]))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "id": "6383f2cf",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\"//\\n\"\n",
      "\"// Generated by LLVM NVPTX Back-End\\n\"\n",
      "\"//\\n\"\n",
      "\"\\n\"\n",
      "\".version 8.4\\n\"\n",
      "\".target sm_86\\n\"\n",
      "\".address_size 64\\n\"\n",
      "\"\\n\"\n",
      "\"\t// .globl\tmatmul_kernel           // -- Begin function matmul_kernel\\n\"\n",
      "\".extern .shared .align 16 .b8 global_smem[];\\n\"\n",
      "\"                                        // @matmul_kernel\\n\"\n",
      "\".visible .entry matmul_kernel(\\n\"\n",
      "\"\t.param .u64 .ptr .global .align 1 matmul_kernel_param_0,\\n\"\n",
      "\"\t.param .u64 .ptr .global .align 1 matmul_kernel_param_1,\\n\"\n",
      "\"\t.param .u64 .ptr .global .align 1 matmul_kernel_param_2,\\n\"\n",
      "\"\t.param .u32 matmul_kernel_param_3,\\n\"\n",
      "\"\t.param .u32 matmul_kernel_param_4,\\n\"\n",
      "\"\t.param .u32 matmul_kernel_param_5,\\n\"\n",
      "\"\t.param .u32 matmul_kernel_param_6,\\n\"\n",
      "\"\t.param .u32 matmul_kernel_param_7,\\n\"\n",
      "\"\t.param .u32 matmul_kernel_param_8\\n\"\n",
      "\")\\n\"\n",
      "\".reqntid 128, 1, 1\\n\"\n",
      "\"{\\n\"\n",
      "\"\t.reg .pred \t%%p<80>;\\n\"\n",
      "\"\t.reg .b32 \t%%r<1166>;\\n\"\n",
      "\"\t.reg .f32 \t%%f<610>;\\n\"\n",
      "\"\t.reg .b64 \t%%rd<116>;\\n\"\n",
      "\"\t.loc\t1 7 0                           // 3479778974.py:7:0\\n\"\n",
      "\"$L__func_begin0:\\n\"\n",
      "\"\t.loc\t1 7 0                           // 3479778974.py:7:0\\n\"\n",
      "\"\\n\"\n",
      "\"// %%bb.0:\\n\"\n",
      "\"\tld.param.u32 \t%%r211, [matmul_kernel_param_8];\\n\"\n",
      "\"\tld.param.u32 \t%%r210, [matmul_kernel_param_7];\\n\"\n",
      "\"\tld.param.u32 \t%%r209, [matmul_kernel_param_6];\\n\"\n",
      "\"\tld.param.u32 \t%%r208, [matmul_kernel_param_5];\\n\"\n",
      "\"\tld.param.u64 \t%%rd3, [matmul_kernel_param_2];\\n\"\n",
      "\"\tld.param.u64 \t%%rd2, [matmul_kernel_param_1];\\n\"\n",
      "\"\tld.param.u64 \t%%rd1, [matmul_kernel_param_0];\\n\"\n",
      "\"$L__tmp0:\\n\"\n",
      "\"\t.loc\t1 17 26                         // 3479778974.py:17:26\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmov.u32 %%r212, %%ctaid.x;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t.loc\t1 18 26                         // 3479778974.py:18:26\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmov.u32 %%r213, %%ctaid.y;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t.loc\t1 21 21                         // 3479778974.py:21:21\\n\"\n",
      "\"\tshl.b32 \t%%r1, %%r212, 6;\\n\"\n",
      "\"\t.loc\t1 21 44                         // 3479778974.py:21:44\\n\"\n",
      "\"\tmov.u32 \t%%r2, %%tid.x;\\n\"\n",
      "\"\tbfe.u32 \t%%r3, %%r2, 4, 3;\\n\"\n",
      "\"\tshl.b32 \t%%r4, %%r2, 2;\\n\"\n",
      "\"\tand.b32  \t%%r5, %%r4, 60;\\n\"\n",
      "\"\t.loc\t1 21 31                         // 3479778974.py:21:31\\n\"\n",
      "\"\tor.b32  \t%%r6, %%r1, %%r3;\\n\"\n",
      "\"\tor.b32  \t%%r7, %%r6, 8;\\n\"\n",
      "\"\tor.b32  \t%%r8, %%r6, 16;\\n\"\n",
      "\"\tor.b32  \t%%r9, %%r6, 24;\\n\"\n",
      "\"\tor.b32  \t%%r10, %%r6, 32;\\n\"\n",
      "\"\tor.b32  \t%%r11, %%r6, 40;\\n\"\n",
      "\"\tor.b32  \t%%r12, %%r6, 48;\\n\"\n",
      "\"\tor.b32  \t%%r13, %%r6, 56;\\n\"\n",
      "\"\t.loc\t1 22 21                         // 3479778974.py:22:21\\n\"\n",
      "\"\tshl.b32 \t%%r14, %%r213, 6;\\n\"\n",
      "\"\t.loc\t1 22 31                         // 3479778974.py:22:31\\n\"\n",
      "\"\tor.b32  \t%%r15, %%r14, %%r5;\\n\"\n",
      "\"\t.loc\t1 28 47                         // 3479778974.py:28:47\\n\"\n",
      "\"\tmul.lo.s32 \t%%r289, %%r6, %%r209;\\n\"\n",
      "\"\tmul.lo.s32 \t%%r290, %%r7, %%r209;\\n\"\n",
      "\"\tmul.lo.s32 \t%%r291, %%r8, %%r209;\\n\"\n",
      "\"\tmul.lo.s32 \t%%r292, %%r9, %%r209;\\n\"\n",
      "\"\tmul.lo.s32 \t%%r293, %%r10, %%r209;\\n\"\n",
      "\"\tmul.lo.s32 \t%%r294, %%r11, %%r209;\\n\"\n",
      "\"\tmul.lo.s32 \t%%r295, %%r12, %%r209;\\n\"\n",
      "\"\tmul.lo.s32 \t%%r296, %%r13, %%r209;\\n\"\n",
      "\"\t.loc\t1 26 25                         // 3479778974.py:26:25\\n\"\n",
      "\"\tsetp.lt.s32 \t%%p33, %%r208, 1;\\n\"\n",
      "\"\tsetp.gt.s32 \t%%p34, %%r208, 0;\\n\"\n",
      "\"\t.loc\t1 28 59                         // 3479778974.py:28:59\\n\"\n",
      "\"\tadd.s32 \t%%r297, %%r289, %%r5;\\n\"\n",
      "\"\tadd.s32 \t%%r298, %%r290, %%r5;\\n\"\n",
      "\"\tadd.s32 \t%%r299, %%r291, %%r5;\\n\"\n",
      "\"\tadd.s32 \t%%r300, %%r292, %%r5;\\n\"\n",
      "\"\tadd.s32 \t%%r301, %%r293, %%r5;\\n\"\n",
      "\"\tadd.s32 \t%%r302, %%r294, %%r5;\\n\"\n",
      "\"\tadd.s32 \t%%r303, %%r295, %%r5;\\n\"\n",
      "\"\tadd.s32 \t%%r304, %%r296, %%r5;\\n\"\n",
      "\"\t.loc\t1 28 29                         // 3479778974.py:28:29\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd36, %%r297, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd4, %%rd1, %%rd36;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd37, %%r298, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd5, %%rd1, %%rd37;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd38, %%r299, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd6, %%rd1, %%rd38;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd39, %%r300, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd7, %%rd1, %%rd39;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd40, %%r301, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd8, %%rd1, %%rd40;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd41, %%r302, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd9, %%rd1, %%rd41;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd42, %%r303, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd10, %%rd1, %%rd42;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd43, %%r304, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd11, %%rd1, %%rd43;\\n\"\n",
      "\"\t.loc\t1 28 20                         // 3479778974.py:28:20\\n\"\n",
      "\"\tshr.u32 \t%%r305, %%r2, 2;\\n\"\n",
      "\"\tand.b32  \t%%r16, %%r305, 8;\\n\"\n",
      "\"\tand.b32  \t%%r306, %%r305, 20;\\n\"\n",
      "\"\txor.b32  \t%%r307, %%r306, %%r5;\\n\"\n",
      "\"\txor.b32  \t%%r308, %%r307, %%r16;\\n\"\n",
      "\"\tshl.b32 \t%%r309, %%r3, 6;\\n\"\n",
      "\"\tor.b32  \t%%r18, %%r308, %%r309;\\n\"\n",
      "\"\tshl.b32 \t%%r310, %%r18, 2;\\n\"\n",
      "\"\tmov.u32 \t%%r311, global_smem;\\n\"\n",
      "\"\tadd.s32 \t%%r214, %%r311, %%r310;\\n\"\n",
      "\"\tadd.s32 \t%%r216, %%r214, 2048;\\n\"\n",
      "\"\tadd.s32 \t%%r218, %%r214, 4096;\\n\"\n",
      "\"\tadd.s32 \t%%r220, %%r214, 6144;\\n\"\n",
      "\"\tadd.s32 \t%%r222, %%r214, 8192;\\n\"\n",
      "\"\tadd.s32 \t%%r224, %%r214, 10240;\\n\"\n",
      "\"\tadd.s32 \t%%r226, %%r214, 12288;\\n\"\n",
      "\"\tadd.s32 \t%%r228, %%r214, 14336;\\n\"\n",
      "\"\tselp.b32 \t%%r215, 16, 0, %%p34;\\n\"\n",
      "\"\tmov.pred \t%%p56, -1;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r214 + 0 ], [ %%rd4 + 0 ], 0x10, %%r215;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r216 + 0 ], [ %%rd5 + 0 ], 0x10, %%r215;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r218 + 0 ], [ %%rd6 + 0 ], 0x10, %%r215;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r220 + 0 ], [ %%rd7 + 0 ], 0x10, %%r215;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r222 + 0 ], [ %%rd8 + 0 ], 0x10, %%r215;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r224 + 0 ], [ %%rd9 + 0 ], 0x10, %%r215;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r226 + 0 ], [ %%rd10 + 0 ], 0x10, %%r215;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r228 + 0 ], [ %%rd11 + 0 ], 0x10, %%r215;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tcp.async.commit_group ;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t.loc\t1 29 47                         // 3479778974.py:29:47\\n\"\n",
      "\"\tmul.lo.s32 \t%%r312, %%r210, %%r3;\\n\"\n",
      "\"\tshl.b32 \t%%r313, %%r210, 3;\\n\"\n",
      "\"\tadd.s32 \t%%r314, %%r312, %%r313;\\n\"\n",
      "\"\tadd.s32 \t%%r315, %%r314, %%r313;\\n\"\n",
      "\"\tadd.s32 \t%%r316, %%r315, %%r313;\\n\"\n",
      "\"\tadd.s32 \t%%r317, %%r316, %%r313;\\n\"\n",
      "\"\tadd.s32 \t%%r318, %%r317, %%r313;\\n\"\n",
      "\"\tadd.s32 \t%%r319, %%r318, %%r313;\\n\"\n",
      "\"\tadd.s32 \t%%r320, %%r319, %%r313;\\n\"\n",
      "\"\t.loc\t1 29 59                         // 3479778974.py:29:59\\n\"\n",
      "\"\tadd.s32 \t%%r321, %%r15, %%r312;\\n\"\n",
      "\"\tadd.s32 \t%%r322, %%r15, %%r314;\\n\"\n",
      "\"\tadd.s32 \t%%r323, %%r15, %%r315;\\n\"\n",
      "\"\tadd.s32 \t%%r324, %%r15, %%r316;\\n\"\n",
      "\"\tadd.s32 \t%%r325, %%r15, %%r317;\\n\"\n",
      "\"\tadd.s32 \t%%r326, %%r15, %%r318;\\n\"\n",
      "\"\tadd.s32 \t%%r327, %%r15, %%r319;\\n\"\n",
      "\"\tadd.s32 \t%%r328, %%r15, %%r320;\\n\"\n",
      "\"\t.loc\t1 29 29                         // 3479778974.py:29:29\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd44, %%r321, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd12, %%rd2, %%rd44;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd45, %%r322, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd13, %%rd2, %%rd45;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd46, %%r323, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd14, %%rd2, %%rd46;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd47, %%r324, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd15, %%rd2, %%rd47;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd48, %%r325, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd16, %%rd2, %%rd48;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd49, %%r326, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd17, %%rd2, %%rd49;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd50, %%r327, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd18, %%rd2, %%rd50;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd51, %%r328, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd19, %%rd2, %%rd51;\\n\"\n",
      "\"\t.loc\t1 29 20                         // 3479778974.py:29:20\\n\"\n",
      "\"\tshr.u32 \t%%r329, %%r2, 1;\\n\"\n",
      "\"\tand.b32  \t%%r330, %%r329, 24;\\n\"\n",
      "\"\txor.b32  \t%%r331, %%r330, %%r5;\\n\"\n",
      "\"\tor.b32  \t%%r20, %%r331, %%r309;\\n\"\n",
      "\"\tshl.b32 \t%%r332, %%r20, 2;\\n\"\n",
      "\"\tadd.s32 \t%%r333, %%r311, %%r332;\\n\"\n",
      "\"\tadd.s32 \t%%r230, %%r333, 32768;\\n\"\n",
      "\"\tadd.s32 \t%%r232, %%r333, 34816;\\n\"\n",
      "\"\tadd.s32 \t%%r234, %%r333, 36864;\\n\"\n",
      "\"\tadd.s32 \t%%r236, %%r333, 38912;\\n\"\n",
      "\"\tadd.s32 \t%%r238, %%r333, 40960;\\n\"\n",
      "\"\tadd.s32 \t%%r240, %%r333, 43008;\\n\"\n",
      "\"\tadd.s32 \t%%r242, %%r333, 45056;\\n\"\n",
      "\"\tadd.s32 \t%%r244, %%r333, 47104;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r230 + 0 ], [ %%rd12 + 0 ], 0x10, %%r215;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r232 + 0 ], [ %%rd13 + 0 ], 0x10, %%r215;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r234 + 0 ], [ %%rd14 + 0 ], 0x10, %%r215;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r236 + 0 ], [ %%rd15 + 0 ], 0x10, %%r215;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r238 + 0 ], [ %%rd16 + 0 ], 0x10, %%r215;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r240 + 0 ], [ %%rd17 + 0 ], 0x10, %%r215;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r242 + 0 ], [ %%rd18 + 0 ], 0x10, %%r215;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r244 + 0 ], [ %%rd19 + 0 ], 0x10, %%r215;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tcp.async.commit_group ;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t.loc\t1 26 25                         // 3479778974.py:26:25\\n\"\n",
      "\"\tsetp.gt.s32 \t%%p35, %%r208, 64;\\n\"\n",
      "\"\t.loc\t1 27 21                         // 3479778974.py:27:21\\n\"\n",
      "\"\tor.b32  \t%%r334, %%r5, 64;\\n\"\n",
      "\"\tor.b32  \t%%r335, %%r3, 64;\\n\"\n",
      "\"\t.loc\t1 28 59                         // 3479778974.py:28:59\\n\"\n",
      "\"\tadd.s32 \t%%r336, %%r289, %%r334;\\n\"\n",
      "\"\tadd.s32 \t%%r337, %%r290, %%r334;\\n\"\n",
      "\"\tadd.s32 \t%%r338, %%r291, %%r334;\\n\"\n",
      "\"\tadd.s32 \t%%r339, %%r292, %%r334;\\n\"\n",
      "\"\tadd.s32 \t%%r340, %%r293, %%r334;\\n\"\n",
      "\"\tadd.s32 \t%%r341, %%r294, %%r334;\\n\"\n",
      "\"\tadd.s32 \t%%r342, %%r295, %%r334;\\n\"\n",
      "\"\tadd.s32 \t%%r343, %%r296, %%r334;\\n\"\n",
      "\"\t.loc\t1 28 29                         // 3479778974.py:28:29\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd52, %%r336, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd20, %%rd1, %%rd52;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd53, %%r337, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd21, %%rd1, %%rd53;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd54, %%r338, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd22, %%rd1, %%rd54;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd55, %%r339, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd23, %%rd1, %%rd55;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd56, %%r340, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd24, %%rd1, %%rd56;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd57, %%r341, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd25, %%rd1, %%rd57;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd58, %%r342, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd26, %%rd1, %%rd58;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd59, %%r343, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd27, %%rd1, %%rd59;\\n\"\n",
      "\"\t.loc\t1 28 20                         // 3479778974.py:28:20\\n\"\n",
      "\"\tbar.sync \t0;\\n\"\n",
      "\"\tadd.s32 \t%%r246, %%r214, 16384;\\n\"\n",
      "\"\tadd.s32 \t%%r248, %%r214, 18432;\\n\"\n",
      "\"\tadd.s32 \t%%r250, %%r214, 20480;\\n\"\n",
      "\"\tadd.s32 \t%%r252, %%r214, 22528;\\n\"\n",
      "\"\tadd.s32 \t%%r254, %%r214, 24576;\\n\"\n",
      "\"\tadd.s32 \t%%r256, %%r214, 26624;\\n\"\n",
      "\"\tadd.s32 \t%%r258, %%r214, 28672;\\n\"\n",
      "\"\tadd.s32 \t%%r260, %%r214, 30720;\\n\"\n",
      "\"\tselp.b32 \t%%r247, 16, 0, %%p35;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r246 + 0 ], [ %%rd20 + 0 ], 0x10, %%r247;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r248 + 0 ], [ %%rd21 + 0 ], 0x10, %%r247;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r250 + 0 ], [ %%rd22 + 0 ], 0x10, %%r247;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r252 + 0 ], [ %%rd23 + 0 ], 0x10, %%r247;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r254 + 0 ], [ %%rd24 + 0 ], 0x10, %%r247;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r256 + 0 ], [ %%rd25 + 0 ], 0x10, %%r247;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r258 + 0 ], [ %%rd26 + 0 ], 0x10, %%r247;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r260 + 0 ], [ %%rd27 + 0 ], 0x10, %%r247;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tcp.async.commit_group ;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t.loc\t1 29 47                         // 3479778974.py:29:47\\n\"\n",
      "\"\tmul.lo.s32 \t%%r344, %%r210, %%r335;\\n\"\n",
      "\"\tadd.s32 \t%%r345, %%r344, %%r313;\\n\"\n",
      "\"\tadd.s32 \t%%r346, %%r345, %%r313;\\n\"\n",
      "\"\tadd.s32 \t%%r347, %%r346, %%r313;\\n\"\n",
      "\"\tadd.s32 \t%%r348, %%r347, %%r313;\\n\"\n",
      "\"\tadd.s32 \t%%r349, %%r348, %%r313;\\n\"\n",
      "\"\tadd.s32 \t%%r350, %%r349, %%r313;\\n\"\n",
      "\"\tadd.s32 \t%%r351, %%r350, %%r313;\\n\"\n",
      "\"\t.loc\t1 29 59                         // 3479778974.py:29:59\\n\"\n",
      "\"\tadd.s32 \t%%r352, %%r15, %%r344;\\n\"\n",
      "\"\tadd.s32 \t%%r353, %%r15, %%r345;\\n\"\n",
      "\"\tadd.s32 \t%%r354, %%r15, %%r346;\\n\"\n",
      "\"\tadd.s32 \t%%r355, %%r15, %%r347;\\n\"\n",
      "\"\tadd.s32 \t%%r356, %%r15, %%r348;\\n\"\n",
      "\"\tadd.s32 \t%%r357, %%r15, %%r349;\\n\"\n",
      "\"\tadd.s32 \t%%r358, %%r15, %%r350;\\n\"\n",
      "\"\tadd.s32 \t%%r359, %%r15, %%r351;\\n\"\n",
      "\"\t.loc\t1 29 29                         // 3479778974.py:29:29\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd60, %%r352, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd28, %%rd2, %%rd60;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd61, %%r353, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd29, %%rd2, %%rd61;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd62, %%r354, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd30, %%rd2, %%rd62;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd63, %%r355, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd31, %%rd2, %%rd63;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd64, %%r356, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd32, %%rd2, %%rd64;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd65, %%r357, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd33, %%rd2, %%rd65;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd66, %%r358, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd34, %%rd2, %%rd66;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd67, %%r359, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd35, %%rd2, %%rd67;\\n\"\n",
      "\"\t.loc\t1 29 20                         // 3479778974.py:29:20\\n\"\n",
      "\"\tadd.s32 \t%%r262, %%r333, 49152;\\n\"\n",
      "\"\tadd.s32 \t%%r264, %%r333, 51200;\\n\"\n",
      "\"\tadd.s32 \t%%r266, %%r333, 53248;\\n\"\n",
      "\"\tadd.s32 \t%%r268, %%r333, 55296;\\n\"\n",
      "\"\tadd.s32 \t%%r270, %%r333, 57344;\\n\"\n",
      "\"\tadd.s32 \t%%r272, %%r333, 59392;\\n\"\n",
      "\"\tadd.s32 \t%%r274, %%r333, 61440;\\n\"\n",
      "\"\tadd.s32 \t%%r276, %%r333, 63488;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r262 + 0 ], [ %%rd28 + 0 ], 0x10, %%r247;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r264 + 0 ], [ %%rd29 + 0 ], 0x10, %%r247;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r266 + 0 ], [ %%rd30 + 0 ], 0x10, %%r247;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r268 + 0 ], [ %%rd31 + 0 ], 0x10, %%r247;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r270 + 0 ], [ %%rd32 + 0 ], 0x10, %%r247;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r272 + 0 ], [ %%rd33 + 0 ], 0x10, %%r247;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r274 + 0 ], [ %%rd34 + 0 ], 0x10, %%r247;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r276 + 0 ], [ %%rd35 + 0 ], 0x10, %%r247;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tcp.async.commit_group ;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t.loc\t1 28 20                         // 3479778974.py:28:20\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tcp.async.wait_group 0x2;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tbar.sync \t0;\\n\"\n",
      "\"\tand.b32  \t%%r21, %%r2, 7;\\n\"\n",
      "\"\tbfe.u32 \t%%r22, %%r2, 4, 1;\\n\"\n",
      "\"\tand.b32  \t%%r360, %%r305, 16;\\n\"\n",
      "\"\tand.b32  \t%%r361, %%r2, 15;\\n\"\n",
      "\"\tor.b32  \t%%r362, %%r361, %%r360;\\n\"\n",
      "\"\txor.b32  \t%%r363, %%r22, %%r21;\\n\"\n",
      "\"\tshl.b32 \t%%r364, %%r363, 2;\\n\"\n",
      "\"\tshl.b32 \t%%r23, %%r362, 6;\\n\"\n",
      "\"\tor.b32  \t%%r24, %%r23, %%r364;\\n\"\n",
      "\"\tshl.b32 \t%%r365, %%r24, 2;\\n\"\n",
      "\"\tadd.s32 \t%%r282, %%r311, %%r365;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tldmatrix.sync.aligned.m8n8.x4.shared.b16 { %%r1125, %%r1126, %%r1127, %%r1128 }, [ %%r282 + 0 ];\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tadd.s32 \t%%r287, %%r282, 8192;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tldmatrix.sync.aligned.m8n8.x4.shared.b16 { %%r1121, %%r1122, %%r1123, %%r1124 }, [ %%r287 + 0 ];\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tmov.b32 \t%%r1134, 0;\\n\"\n",
      "\"\tmov.u32 \t%%r1135, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1136, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1137, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1138, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1139, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1140, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1141, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1142, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1143, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1144, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1145, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1146, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1147, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1148, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1149, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1150, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1151, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1152, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1153, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1154, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1155, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1156, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1157, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1158, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1159, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1160, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1161, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1162, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1163, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1164, %%r1134;\\n\"\n",
      "\"\tmov.u32 \t%%r1165, %%r1134;\\n\"\n",
      "\"\t.loc\t1 26 25                         // 3479778974.py:26:25\\n\"\n",
      "\"\t@%%p33 bra \t$L__BB0_4;\\n\"\n",
      "\"// %%bb.1:                               // %%.lr.ph\\n\"\n",
      "\"\t.loc\t1 29 20                         // 3479778974.py:29:20\\n\"\n",
      "\"\tbfe.u32 \t%%r366, %%r2, 5, 1;\\n\"\n",
      "\"\tbfe.u32 \t%%r367, %%r2, 2, 3;\\n\"\n",
      "\"\tand.b32  \t%%r368, %%r2, 3;\\n\"\n",
      "\"\txor.b32  \t%%r369, %%r366, %%r368;\\n\"\n",
      "\"\tshl.b32 \t%%r370, %%r369, 3;\\n\"\n",
      "\"\tor.b32  \t%%r371, %%r370, %%r367;\\n\"\n",
      "\"\tshl.b32 \t%%r372, %%r368, 6;\\n\"\n",
      "\"\tor.b32  \t%%r33, %%r371, %%r372;\\n\"\n",
      "\"\tor.b32  \t%%r373, %%r366, 2;\\n\"\n",
      "\"\txor.b32  \t%%r374, %%r373, %%r368;\\n\"\n",
      "\"\tshl.b32 \t%%r375, %%r374, 3;\\n\"\n",
      "\"\tor.b32  \t%%r376, %%r375, %%r367;\\n\"\n",
      "\"\tor.b32  \t%%r34, %%r376, %%r372;\\n\"\n",
      "\"\tor.b32  \t%%r377, %%r366, 4;\\n\"\n",
      "\"\txor.b32  \t%%r378, %%r377, %%r368;\\n\"\n",
      "\"\tshl.b32 \t%%r379, %%r378, 3;\\n\"\n",
      "\"\tor.b32  \t%%r380, %%r379, %%r367;\\n\"\n",
      "\"\tor.b32  \t%%r35, %%r380, %%r372;\\n\"\n",
      "\"\tor.b32  \t%%r381, %%r366, 6;\\n\"\n",
      "\"\txor.b32  \t%%r382, %%r381, %%r368;\\n\"\n",
      "\"\tshl.b32 \t%%r383, %%r382, 3;\\n\"\n",
      "\"\tor.b32  \t%%r384, %%r383, %%r367;\\n\"\n",
      "\"\tor.b32  \t%%r36, %%r384, %%r372;\\n\"\n",
      "\"\tshl.b32 \t%%r389, %%r36, 2;\\n\"\n",
      "\"\tadd.s32 \t%%r385, %%r311, 32768;\\n\"\n",
      "\"\tadd.s32 \t%%r390, %%r385, %%r389;\\n\"\n",
      "\"\tld.shared.u32 \t%%r1113, [%%r390+1024];\\n\"\n",
      "\"\tshl.b32 \t%%r391, %%r35, 2;\\n\"\n",
      "\"\tadd.s32 \t%%r392, %%r385, %%r391;\\n\"\n",
      "\"\tld.shared.u32 \t%%r1114, [%%r392+1024];\\n\"\n",
      "\"\tld.shared.u32 \t%%r1115, [%%r390];\\n\"\n",
      "\"\tld.shared.u32 \t%%r1116, [%%r392];\\n\"\n",
      "\"\tshl.b32 \t%%r393, %%r34, 2;\\n\"\n",
      "\"\tadd.s32 \t%%r394, %%r385, %%r393;\\n\"\n",
      "\"\tld.shared.u32 \t%%r1117, [%%r394+1024];\\n\"\n",
      "\"\tshl.b32 \t%%r395, %%r33, 2;\\n\"\n",
      "\"\tadd.s32 \t%%r396, %%r385, %%r395;\\n\"\n",
      "\"\tld.shared.u32 \t%%r1118, [%%r396+1024];\\n\"\n",
      "\"\tld.shared.u32 \t%%r1119, [%%r394];\\n\"\n",
      "\"\tld.shared.u32 \t%%r1120, [%%r396];\\n\"\n",
      "\"\tadd.s32 \t%%r45, %%r208, -128;\\n\"\n",
      "\"\tor.b32  \t%%r397, %%r22, 2;\\n\"\n",
      "\"\txor.b32  \t%%r398, %%r397, %%r21;\\n\"\n",
      "\"\tshl.b32 \t%%r46, %%r398, 4;\\n\"\n",
      "\"\tor.b32  \t%%r399, %%r22, 4;\\n\"\n",
      "\"\txor.b32  \t%%r400, %%r399, %%r21;\\n\"\n",
      "\"\tshl.b32 \t%%r47, %%r400, 4;\\n\"\n",
      "\"\tor.b32  \t%%r401, %%r22, 6;\\n\"\n",
      "\"\txor.b32  \t%%r402, %%r401, %%r21;\\n\"\n",
      "\"\tshl.b32 \t%%r48, %%r402, 4;\\n\"\n",
      "\"\tor.b32  \t%%r403, %%r22, 8;\\n\"\n",
      "\"\txor.b32  \t%%r404, %%r403, %%r21;\\n\"\n",
      "\"\tshl.b32 \t%%r49, %%r404, 4;\\n\"\n",
      "\"\tor.b32  \t%%r405, %%r22, 10;\\n\"\n",
      "\"\txor.b32  \t%%r406, %%r405, %%r21;\\n\"\n",
      "\"\tshl.b32 \t%%r50, %%r406, 4;\\n\"\n",
      "\"\tor.b32  \t%%r407, %%r22, 12;\\n\"\n",
      "\"\txor.b32  \t%%r408, %%r407, %%r21;\\n\"\n",
      "\"\tshl.b32 \t%%r51, %%r408, 4;\\n\"\n",
      "\"\tor.b32  \t%%r409, %%r22, 14;\\n\"\n",
      "\"\txor.b32  \t%%r410, %%r409, %%r21;\\n\"\n",
      "\"\tshl.b32 \t%%r52, %%r410, 4;\\n\"\n",
      "\"\t.loc\t1 26 25                         // 3479778974.py:26:25\\n\"\n",
      "\"\tor.b32  \t%%r411, %%r3, 184;\\n\"\n",
      "\"\tmad.lo.s32 \t%%r1112, %%r210, %%r411, %%r14;\\n\"\n",
      "\"\tshl.b32 \t%%r54, %%r210, 6;\\n\"\n",
      "\"\tor.b32  \t%%r412, %%r3, 176;\\n\"\n",
      "\"\tmad.lo.s32 \t%%r1111, %%r210, %%r412, %%r14;\\n\"\n",
      "\"\tor.b32  \t%%r413, %%r3, 168;\\n\"\n",
      "\"\tmad.lo.s32 \t%%r1110, %%r210, %%r413, %%r14;\\n\"\n",
      "\"\tor.b32  \t%%r414, %%r3, 160;\\n\"\n",
      "\"\tmad.lo.s32 \t%%r1109, %%r210, %%r414, %%r14;\\n\"\n",
      "\"\tor.b32  \t%%r415, %%r3, 152;\\n\"\n",
      "\"\tmad.lo.s32 \t%%r1108, %%r210, %%r415, %%r14;\\n\"\n",
      "\"\tor.b32  \t%%r416, %%r3, 144;\\n\"\n",
      "\"\tmad.lo.s32 \t%%r1107, %%r210, %%r416, %%r14;\\n\"\n",
      "\"\tor.b32  \t%%r417, %%r3, 136;\\n\"\n",
      "\"\tmad.lo.s32 \t%%r1106, %%r210, %%r417, %%r14;\\n\"\n",
      "\"\tor.b32  \t%%r418, %%r3, 128;\\n\"\n",
      "\"\tmad.lo.s32 \t%%r1105, %%r210, %%r418, %%r14;\\n\"\n",
      "\"\tadd.s32 \t%%r419, %%r1, %%r3;\\n\"\n",
      "\"\tadd.s32 \t%%r420, %%r419, 56;\\n\"\n",
      "\"\tmad.lo.s32 \t%%r1104, %%r209, %%r420, 128;\\n\"\n",
      "\"\tadd.s32 \t%%r421, %%r419, 48;\\n\"\n",
      "\"\tmad.lo.s32 \t%%r1103, %%r209, %%r421, 128;\\n\"\n",
      "\"\tadd.s32 \t%%r422, %%r419, 40;\\n\"\n",
      "\"\tmad.lo.s32 \t%%r1102, %%r209, %%r422, 128;\\n\"\n",
      "\"\tadd.s32 \t%%r423, %%r419, 32;\\n\"\n",
      "\"\tmad.lo.s32 \t%%r1101, %%r209, %%r423, 128;\\n\"\n",
      "\"\tadd.s32 \t%%r424, %%r419, 24;\\n\"\n",
      "\"\tmad.lo.s32 \t%%r1100, %%r209, %%r424, 128;\\n\"\n",
      "\"\tadd.s32 \t%%r425, %%r419, 16;\\n\"\n",
      "\"\tmad.lo.s32 \t%%r1099, %%r209, %%r425, 128;\\n\"\n",
      "\"\tadd.s32 \t%%r426, %%r419, 8;\\n\"\n",
      "\"\tmad.lo.s32 \t%%r1098, %%r209, %%r426, 128;\\n\"\n",
      "\"\tmad.lo.s32 \t%%r1097, %%r209, %%r419, 128;\\n\"\n",
      "\"\tmov.f32 \t%%f578, 0f00000000;\\n\"\n",
      "\"\tmov.b32 \t%%r1132, 1;\\n\"\n",
      "\"\tmov.b32 \t%%r1131, 0;\\n\"\n",
      "\"\tmov.u32 \t%%r1129, %%r385;\\n\"\n",
      "\"\tmov.u32 \t%%r1130, %%r311;\\n\"\n",
      "\"\tmov.f32 \t%%f579, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f580, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f581, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f582, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f583, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f584, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f585, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f586, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f587, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f588, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f589, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f590, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f591, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f592, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f593, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f594, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f595, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f596, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f597, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f598, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f599, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f600, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f601, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f602, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f603, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f604, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f605, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f606, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f607, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f608, %%f578;\\n\"\n",
      "\"\tmov.f32 \t%%f609, %%f578;\\n\"\n",
      "\"\tmov.u32 \t%%r1133, %%r1131;\\n\"\n",
      "\"$L__BB0_2:                              // =>This Inner Loop Header: Depth=1\\n\"\n",
      "\"\tsetp.lt.s32 \t%%p52, %%r1133, %%r45;\\n\"\n",
      "\"\t.loc\t1 28 20                         // 3479778974.py:28:20\\n\"\n",
      "\"\tadd.s32 \t%%r923, %%r1130, %%r46;\\n\"\n",
      "\"\tshl.b32 \t%%r924, %%r23, 2;\\n\"\n",
      "\"\tadd.s32 \t%%r431, %%r923, %%r924;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tldmatrix.sync.aligned.m8n8.x4.shared.b16 { %%r495, %%r496, %%r497, %%r498 }, [ %%r431 + 0 ];\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tadd.s32 \t%%r436, %%r431, 8192;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tldmatrix.sync.aligned.m8n8.x4.shared.b16 { %%r519, %%r520, %%r521, %%r522 }, [ %%r436 + 0 ];\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t.loc\t1 29 20                         // 3479778974.py:29:20\\n\"\n",
      "\"\tadd.s32 \t%%r926, %%r1129, %%r395;\\n\"\n",
      "\"\tadd.s32 \t%%r928, %%r1129, %%r393;\\n\"\n",
      "\"\tld.shared.u32 \t%%r499, [%%r926+2048];\\n\"\n",
      "\"\tld.shared.u32 \t%%r505, [%%r928+2048];\\n\"\n",
      "\"\tld.shared.u32 \t%%r500, [%%r926+3072];\\n\"\n",
      "\"\tld.shared.u32 \t%%r506, [%%r928+3072];\\n\"\n",
      "\"\tadd.s32 \t%%r930, %%r1129, %%r391;\\n\"\n",
      "\"\tadd.s32 \t%%r932, %%r1129, %%r389;\\n\"\n",
      "\"\tld.shared.u32 \t%%r511, [%%r930+2048];\\n\"\n",
      "\"\tld.shared.u32 \t%%r517, [%%r932+2048];\\n\"\n",
      "\"\tld.shared.u32 \t%%r512, [%%r930+3072];\\n\"\n",
      "\"\tld.shared.u32 \t%%r518, [%%r932+3072];\\n\"\n",
      "\"\t.loc\t1 30 25                         // 3479778974.py:30:25\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f578, %%f579, %%f580, %%f581 }, { %%r1125, %%r1126, %%r1127, %%r1128 }, { %%r1120, %%r1118 }, { %%f578, %%f579, %%f580, %%f581 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f582, %%f583, %%f584, %%f585 }, { %%r1125, %%r1126, %%r1127, %%r1128 }, { %%r1119, %%r1117 }, { %%f582, %%f583, %%f584, %%f585 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f586, %%f587, %%f588, %%f589 }, { %%r1125, %%r1126, %%r1127, %%r1128 }, { %%r1116, %%r1114 }, { %%f586, %%f587, %%f588, %%f589 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f590, %%f591, %%f592, %%f593 }, { %%r1125, %%r1126, %%r1127, %%r1128 }, { %%r1115, %%r1113 }, { %%f590, %%f591, %%f592, %%f593 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f594, %%f595, %%f596, %%f597 }, { %%r1121, %%r1122, %%r1123, %%r1124 }, { %%r1120, %%r1118 }, { %%f594, %%f595, %%f596, %%f597 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f598, %%f599, %%f600, %%f601 }, { %%r1121, %%r1122, %%r1123, %%r1124 }, { %%r1119, %%r1117 }, { %%f598, %%f599, %%f600, %%f601 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f602, %%f603, %%f604, %%f605 }, { %%r1121, %%r1122, %%r1123, %%r1124 }, { %%r1116, %%r1114 }, { %%f602, %%f603, %%f604, %%f605 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f606, %%f607, %%f608, %%f609 }, { %%r1121, %%r1122, %%r1123, %%r1124 }, { %%r1115, %%r1113 }, { %%f606, %%f607, %%f608, %%f609 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t.loc\t1 28 20                         // 3479778974.py:28:20\\n\"\n",
      "\"\tadd.s32 \t%%r933, %%r1130, %%r47;\\n\"\n",
      "\"\tadd.s32 \t%%r489, %%r933, %%r924;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tldmatrix.sync.aligned.m8n8.x4.shared.b16 { %%r553, %%r554, %%r555, %%r556 }, [ %%r489 + 0 ];\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tadd.s32 \t%%r494, %%r489, 8192;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tldmatrix.sync.aligned.m8n8.x4.shared.b16 { %%r577, %%r578, %%r579, %%r580 }, [ %%r494 + 0 ];\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t.loc\t1 29 20                         // 3479778974.py:29:20\\n\"\n",
      "\"\tld.shared.u32 \t%%r557, [%%r926+4096];\\n\"\n",
      "\"\tld.shared.u32 \t%%r563, [%%r928+4096];\\n\"\n",
      "\"\tld.shared.u32 \t%%r558, [%%r926+5120];\\n\"\n",
      "\"\tld.shared.u32 \t%%r564, [%%r928+5120];\\n\"\n",
      "\"\tld.shared.u32 \t%%r569, [%%r930+4096];\\n\"\n",
      "\"\tld.shared.u32 \t%%r575, [%%r932+4096];\\n\"\n",
      "\"\tld.shared.u32 \t%%r570, [%%r930+5120];\\n\"\n",
      "\"\tld.shared.u32 \t%%r576, [%%r932+5120];\\n\"\n",
      "\"\t.loc\t1 30 25                         // 3479778974.py:30:25\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f578, %%f579, %%f580, %%f581 }, { %%r495, %%r496, %%r497, %%r498 }, { %%r499, %%r500 }, { %%f578, %%f579, %%f580, %%f581 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f582, %%f583, %%f584, %%f585 }, { %%r495, %%r496, %%r497, %%r498 }, { %%r505, %%r506 }, { %%f582, %%f583, %%f584, %%f585 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f586, %%f587, %%f588, %%f589 }, { %%r495, %%r496, %%r497, %%r498 }, { %%r511, %%r512 }, { %%f586, %%f587, %%f588, %%f589 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f590, %%f591, %%f592, %%f593 }, { %%r495, %%r496, %%r497, %%r498 }, { %%r517, %%r518 }, { %%f590, %%f591, %%f592, %%f593 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f594, %%f595, %%f596, %%f597 }, { %%r519, %%r520, %%r521, %%r522 }, { %%r499, %%r500 }, { %%f594, %%f595, %%f596, %%f597 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f598, %%f599, %%f600, %%f601 }, { %%r519, %%r520, %%r521, %%r522 }, { %%r505, %%r506 }, { %%f598, %%f599, %%f600, %%f601 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f602, %%f603, %%f604, %%f605 }, { %%r519, %%r520, %%r521, %%r522 }, { %%r511, %%r512 }, { %%f602, %%f603, %%f604, %%f605 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f606, %%f607, %%f608, %%f609 }, { %%r519, %%r520, %%r521, %%r522 }, { %%r517, %%r518 }, { %%f606, %%f607, %%f608, %%f609 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t.loc\t1 28 20                         // 3479778974.py:28:20\\n\"\n",
      "\"\tadd.s32 \t%%r934, %%r1130, %%r48;\\n\"\n",
      "\"\tadd.s32 \t%%r547, %%r934, %%r924;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tldmatrix.sync.aligned.m8n8.x4.shared.b16 { %%r611, %%r612, %%r613, %%r614 }, [ %%r547 + 0 ];\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tadd.s32 \t%%r552, %%r547, 8192;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tldmatrix.sync.aligned.m8n8.x4.shared.b16 { %%r635, %%r636, %%r637, %%r638 }, [ %%r552 + 0 ];\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t.loc\t1 29 20                         // 3479778974.py:29:20\\n\"\n",
      "\"\tld.shared.u32 \t%%r615, [%%r926+6144];\\n\"\n",
      "\"\tld.shared.u32 \t%%r621, [%%r928+6144];\\n\"\n",
      "\"\tld.shared.u32 \t%%r616, [%%r926+7168];\\n\"\n",
      "\"\tld.shared.u32 \t%%r622, [%%r928+7168];\\n\"\n",
      "\"\tld.shared.u32 \t%%r627, [%%r930+6144];\\n\"\n",
      "\"\tld.shared.u32 \t%%r633, [%%r932+6144];\\n\"\n",
      "\"\tld.shared.u32 \t%%r628, [%%r930+7168];\\n\"\n",
      "\"\tld.shared.u32 \t%%r634, [%%r932+7168];\\n\"\n",
      "\"\t.loc\t1 30 25                         // 3479778974.py:30:25\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f578, %%f579, %%f580, %%f581 }, { %%r553, %%r554, %%r555, %%r556 }, { %%r557, %%r558 }, { %%f578, %%f579, %%f580, %%f581 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f582, %%f583, %%f584, %%f585 }, { %%r553, %%r554, %%r555, %%r556 }, { %%r563, %%r564 }, { %%f582, %%f583, %%f584, %%f585 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f586, %%f587, %%f588, %%f589 }, { %%r553, %%r554, %%r555, %%r556 }, { %%r569, %%r570 }, { %%f586, %%f587, %%f588, %%f589 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f590, %%f591, %%f592, %%f593 }, { %%r553, %%r554, %%r555, %%r556 }, { %%r575, %%r576 }, { %%f590, %%f591, %%f592, %%f593 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f594, %%f595, %%f596, %%f597 }, { %%r577, %%r578, %%r579, %%r580 }, { %%r557, %%r558 }, { %%f594, %%f595, %%f596, %%f597 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f598, %%f599, %%f600, %%f601 }, { %%r577, %%r578, %%r579, %%r580 }, { %%r563, %%r564 }, { %%f598, %%f599, %%f600, %%f601 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f602, %%f603, %%f604, %%f605 }, { %%r577, %%r578, %%r579, %%r580 }, { %%r569, %%r570 }, { %%f602, %%f603, %%f604, %%f605 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f606, %%f607, %%f608, %%f609 }, { %%r577, %%r578, %%r579, %%r580 }, { %%r575, %%r576 }, { %%f606, %%f607, %%f608, %%f609 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t.loc\t1 28 20                         // 3479778974.py:28:20\\n\"\n",
      "\"\tadd.s32 \t%%r935, %%r1130, %%r49;\\n\"\n",
      "\"\tadd.s32 \t%%r605, %%r935, %%r924;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tldmatrix.sync.aligned.m8n8.x4.shared.b16 { %%r669, %%r670, %%r671, %%r672 }, [ %%r605 + 0 ];\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tadd.s32 \t%%r610, %%r605, 8192;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tldmatrix.sync.aligned.m8n8.x4.shared.b16 { %%r693, %%r694, %%r695, %%r696 }, [ %%r610 + 0 ];\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t.loc\t1 29 20                         // 3479778974.py:29:20\\n\"\n",
      "\"\tld.shared.u32 \t%%r673, [%%r926+8192];\\n\"\n",
      "\"\tld.shared.u32 \t%%r679, [%%r928+8192];\\n\"\n",
      "\"\tld.shared.u32 \t%%r674, [%%r926+9216];\\n\"\n",
      "\"\tld.shared.u32 \t%%r680, [%%r928+9216];\\n\"\n",
      "\"\tld.shared.u32 \t%%r685, [%%r930+8192];\\n\"\n",
      "\"\tld.shared.u32 \t%%r691, [%%r932+8192];\\n\"\n",
      "\"\tld.shared.u32 \t%%r686, [%%r930+9216];\\n\"\n",
      "\"\tld.shared.u32 \t%%r692, [%%r932+9216];\\n\"\n",
      "\"\t.loc\t1 30 25                         // 3479778974.py:30:25\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f578, %%f579, %%f580, %%f581 }, { %%r611, %%r612, %%r613, %%r614 }, { %%r615, %%r616 }, { %%f578, %%f579, %%f580, %%f581 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f582, %%f583, %%f584, %%f585 }, { %%r611, %%r612, %%r613, %%r614 }, { %%r621, %%r622 }, { %%f582, %%f583, %%f584, %%f585 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f586, %%f587, %%f588, %%f589 }, { %%r611, %%r612, %%r613, %%r614 }, { %%r627, %%r628 }, { %%f586, %%f587, %%f588, %%f589 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f590, %%f591, %%f592, %%f593 }, { %%r611, %%r612, %%r613, %%r614 }, { %%r633, %%r634 }, { %%f590, %%f591, %%f592, %%f593 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f594, %%f595, %%f596, %%f597 }, { %%r635, %%r636, %%r637, %%r638 }, { %%r615, %%r616 }, { %%f594, %%f595, %%f596, %%f597 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f598, %%f599, %%f600, %%f601 }, { %%r635, %%r636, %%r637, %%r638 }, { %%r621, %%r622 }, { %%f598, %%f599, %%f600, %%f601 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f602, %%f603, %%f604, %%f605 }, { %%r635, %%r636, %%r637, %%r638 }, { %%r627, %%r628 }, { %%f602, %%f603, %%f604, %%f605 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f606, %%f607, %%f608, %%f609 }, { %%r635, %%r636, %%r637, %%r638 }, { %%r633, %%r634 }, { %%f606, %%f607, %%f608, %%f609 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t.loc\t1 28 20                         // 3479778974.py:28:20\\n\"\n",
      "\"\tadd.s32 \t%%r936, %%r1130, %%r50;\\n\"\n",
      "\"\tadd.s32 \t%%r663, %%r936, %%r924;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tldmatrix.sync.aligned.m8n8.x4.shared.b16 { %%r727, %%r728, %%r729, %%r730 }, [ %%r663 + 0 ];\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tadd.s32 \t%%r668, %%r663, 8192;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tldmatrix.sync.aligned.m8n8.x4.shared.b16 { %%r751, %%r752, %%r753, %%r754 }, [ %%r668 + 0 ];\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t.loc\t1 29 20                         // 3479778974.py:29:20\\n\"\n",
      "\"\tld.shared.u32 \t%%r731, [%%r926+10240];\\n\"\n",
      "\"\tld.shared.u32 \t%%r737, [%%r928+10240];\\n\"\n",
      "\"\tld.shared.u32 \t%%r732, [%%r926+11264];\\n\"\n",
      "\"\tld.shared.u32 \t%%r738, [%%r928+11264];\\n\"\n",
      "\"\tld.shared.u32 \t%%r743, [%%r930+10240];\\n\"\n",
      "\"\tld.shared.u32 \t%%r749, [%%r932+10240];\\n\"\n",
      "\"\tld.shared.u32 \t%%r744, [%%r930+11264];\\n\"\n",
      "\"\tld.shared.u32 \t%%r750, [%%r932+11264];\\n\"\n",
      "\"\t.loc\t1 30 25                         // 3479778974.py:30:25\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f578, %%f579, %%f580, %%f581 }, { %%r669, %%r670, %%r671, %%r672 }, { %%r673, %%r674 }, { %%f578, %%f579, %%f580, %%f581 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f582, %%f583, %%f584, %%f585 }, { %%r669, %%r670, %%r671, %%r672 }, { %%r679, %%r680 }, { %%f582, %%f583, %%f584, %%f585 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f586, %%f587, %%f588, %%f589 }, { %%r669, %%r670, %%r671, %%r672 }, { %%r685, %%r686 }, { %%f586, %%f587, %%f588, %%f589 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f590, %%f591, %%f592, %%f593 }, { %%r669, %%r670, %%r671, %%r672 }, { %%r691, %%r692 }, { %%f590, %%f591, %%f592, %%f593 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f594, %%f595, %%f596, %%f597 }, { %%r693, %%r694, %%r695, %%r696 }, { %%r673, %%r674 }, { %%f594, %%f595, %%f596, %%f597 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f598, %%f599, %%f600, %%f601 }, { %%r693, %%r694, %%r695, %%r696 }, { %%r679, %%r680 }, { %%f598, %%f599, %%f600, %%f601 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f602, %%f603, %%f604, %%f605 }, { %%r693, %%r694, %%r695, %%r696 }, { %%r685, %%r686 }, { %%f602, %%f603, %%f604, %%f605 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f606, %%f607, %%f608, %%f609 }, { %%r693, %%r694, %%r695, %%r696 }, { %%r691, %%r692 }, { %%f606, %%f607, %%f608, %%f609 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t.loc\t1 28 20                         // 3479778974.py:28:20\\n\"\n",
      "\"\tadd.s32 \t%%r937, %%r1130, %%r51;\\n\"\n",
      "\"\tadd.s32 \t%%r721, %%r937, %%r924;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tldmatrix.sync.aligned.m8n8.x4.shared.b16 { %%r785, %%r786, %%r787, %%r788 }, [ %%r721 + 0 ];\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tadd.s32 \t%%r726, %%r721, 8192;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tldmatrix.sync.aligned.m8n8.x4.shared.b16 { %%r809, %%r810, %%r811, %%r812 }, [ %%r726 + 0 ];\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t.loc\t1 29 20                         // 3479778974.py:29:20\\n\"\n",
      "\"\tld.shared.u32 \t%%r789, [%%r926+12288];\\n\"\n",
      "\"\tld.shared.u32 \t%%r795, [%%r928+12288];\\n\"\n",
      "\"\tld.shared.u32 \t%%r790, [%%r926+13312];\\n\"\n",
      "\"\tld.shared.u32 \t%%r796, [%%r928+13312];\\n\"\n",
      "\"\tld.shared.u32 \t%%r801, [%%r930+12288];\\n\"\n",
      "\"\tld.shared.u32 \t%%r807, [%%r932+12288];\\n\"\n",
      "\"\tld.shared.u32 \t%%r802, [%%r930+13312];\\n\"\n",
      "\"\tld.shared.u32 \t%%r808, [%%r932+13312];\\n\"\n",
      "\"\t.loc\t1 30 25                         // 3479778974.py:30:25\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f578, %%f579, %%f580, %%f581 }, { %%r727, %%r728, %%r729, %%r730 }, { %%r731, %%r732 }, { %%f578, %%f579, %%f580, %%f581 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f582, %%f583, %%f584, %%f585 }, { %%r727, %%r728, %%r729, %%r730 }, { %%r737, %%r738 }, { %%f582, %%f583, %%f584, %%f585 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f586, %%f587, %%f588, %%f589 }, { %%r727, %%r728, %%r729, %%r730 }, { %%r743, %%r744 }, { %%f586, %%f587, %%f588, %%f589 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f590, %%f591, %%f592, %%f593 }, { %%r727, %%r728, %%r729, %%r730 }, { %%r749, %%r750 }, { %%f590, %%f591, %%f592, %%f593 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f594, %%f595, %%f596, %%f597 }, { %%r751, %%r752, %%r753, %%r754 }, { %%r731, %%r732 }, { %%f594, %%f595, %%f596, %%f597 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f598, %%f599, %%f600, %%f601 }, { %%r751, %%r752, %%r753, %%r754 }, { %%r737, %%r738 }, { %%f598, %%f599, %%f600, %%f601 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f602, %%f603, %%f604, %%f605 }, { %%r751, %%r752, %%r753, %%r754 }, { %%r743, %%r744 }, { %%f602, %%f603, %%f604, %%f605 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f606, %%f607, %%f608, %%f609 }, { %%r751, %%r752, %%r753, %%r754 }, { %%r749, %%r750 }, { %%f606, %%f607, %%f608, %%f609 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t.loc\t1 28 20                         // 3479778974.py:28:20\\n\"\n",
      "\"\tadd.s32 \t%%r938, %%r1130, %%r52;\\n\"\n",
      "\"\tadd.s32 \t%%r779, %%r938, %%r924;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tldmatrix.sync.aligned.m8n8.x4.shared.b16 { %%r875, %%r876, %%r877, %%r878 }, [ %%r779 + 0 ];\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tadd.s32 \t%%r784, %%r779, 8192;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tldmatrix.sync.aligned.m8n8.x4.shared.b16 { %%r899, %%r900, %%r901, %%r902 }, [ %%r784 + 0 ];\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t.loc\t1 29 20                         // 3479778974.py:29:20\\n\"\n",
      "\"\tld.shared.u32 \t%%r879, [%%r926+14336];\\n\"\n",
      "\"\tld.shared.u32 \t%%r885, [%%r928+14336];\\n\"\n",
      "\"\tld.shared.u32 \t%%r880, [%%r926+15360];\\n\"\n",
      "\"\tld.shared.u32 \t%%r886, [%%r928+15360];\\n\"\n",
      "\"\tld.shared.u32 \t%%r891, [%%r930+14336];\\n\"\n",
      "\"\tld.shared.u32 \t%%r897, [%%r932+14336];\\n\"\n",
      "\"\tld.shared.u32 \t%%r892, [%%r930+15360];\\n\"\n",
      "\"\tld.shared.u32 \t%%r898, [%%r932+15360];\\n\"\n",
      "\"\t.loc\t1 30 25                         // 3479778974.py:30:25\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f578, %%f579, %%f580, %%f581 }, { %%r785, %%r786, %%r787, %%r788 }, { %%r789, %%r790 }, { %%f578, %%f579, %%f580, %%f581 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f582, %%f583, %%f584, %%f585 }, { %%r785, %%r786, %%r787, %%r788 }, { %%r795, %%r796 }, { %%f582, %%f583, %%f584, %%f585 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f586, %%f587, %%f588, %%f589 }, { %%r785, %%r786, %%r787, %%r788 }, { %%r801, %%r802 }, { %%f586, %%f587, %%f588, %%f589 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f590, %%f591, %%f592, %%f593 }, { %%r785, %%r786, %%r787, %%r788 }, { %%r807, %%r808 }, { %%f590, %%f591, %%f592, %%f593 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f594, %%f595, %%f596, %%f597 }, { %%r809, %%r810, %%r811, %%r812 }, { %%r789, %%r790 }, { %%f594, %%f595, %%f596, %%f597 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f598, %%f599, %%f600, %%f601 }, { %%r809, %%r810, %%r811, %%r812 }, { %%r795, %%r796 }, { %%f598, %%f599, %%f600, %%f601 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f602, %%f603, %%f604, %%f605 }, { %%r809, %%r810, %%r811, %%r812 }, { %%r801, %%r802 }, { %%f602, %%f603, %%f604, %%f605 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f606, %%f607, %%f608, %%f609 }, { %%r809, %%r810, %%r811, %%r812 }, { %%r807, %%r808 }, { %%f606, %%f607, %%f608, %%f609 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t.loc\t1 26 25                         // 3479778974.py:26:25\\n\"\n",
      "\"\tadd.s32 \t%%r939, %%r1132, 1;\\n\"\n",
      "\"\tsetp.lt.s32 \t%%p53, %%r939, 2;\\n\"\n",
      "\"\tselp.b32 \t%%r1132, %%r939, 0, %%p53;\\n\"\n",
      "\"\t.loc\t1 28 59                         // 3479778974.py:28:59\\n\"\n",
      "\"\tadd.s32 \t%%r940, %%r5, %%r1097;\\n\"\n",
      "\"\tadd.s32 \t%%r941, %%r5, %%r1098;\\n\"\n",
      "\"\tadd.s32 \t%%r942, %%r5, %%r1099;\\n\"\n",
      "\"\tadd.s32 \t%%r943, %%r5, %%r1100;\\n\"\n",
      "\"\tadd.s32 \t%%r944, %%r5, %%r1101;\\n\"\n",
      "\"\tadd.s32 \t%%r945, %%r5, %%r1102;\\n\"\n",
      "\"\tadd.s32 \t%%r946, %%r5, %%r1103;\\n\"\n",
      "\"\t.loc\t1 28 29                         // 3479778974.py:28:29\\n\"\n",
      "\"\tadd.s32 \t%%r947, %%r5, %%r1104;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd84, %%r940, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd68, %%rd1, %%rd84;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd85, %%r941, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd69, %%rd1, %%rd85;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd86, %%r942, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd70, %%rd1, %%rd86;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd87, %%r943, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd71, %%rd1, %%rd87;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd88, %%r944, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd72, %%rd1, %%rd88;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd89, %%r945, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd73, %%rd1, %%rd89;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd90, %%r946, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd74, %%rd1, %%rd90;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd91, %%r947, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd75, %%rd1, %%rd91;\\n\"\n",
      "\"\t.loc\t1 28 20                         // 3479778974.py:28:20\\n\"\n",
      "\"\tshl.b32 \t%%r948, %%r1132, 14;\\n\"\n",
      "\"\tadd.s32 \t%%r950, %%r311, %%r948;\\n\"\n",
      "\"\tbar.sync \t0;\\n\"\n",
      "\"\tadd.s32 \t%%r833, %%r950, %%r310;\\n\"\n",
      "\"\tadd.s32 \t%%r835, %%r833, 2048;\\n\"\n",
      "\"\tadd.s32 \t%%r837, %%r833, 4096;\\n\"\n",
      "\"\tadd.s32 \t%%r839, %%r833, 6144;\\n\"\n",
      "\"\tadd.s32 \t%%r841, %%r833, 8192;\\n\"\n",
      "\"\tadd.s32 \t%%r843, %%r833, 10240;\\n\"\n",
      "\"\tadd.s32 \t%%r845, %%r833, 12288;\\n\"\n",
      "\"\tadd.s32 \t%%r847, %%r833, 14336;\\n\"\n",
      "\"\tselp.b32 \t%%r834, 16, 0, %%p52;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r833 + 0 ], [ %%rd68 + 0 ], 0x10, %%r834;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r835 + 0 ], [ %%rd69 + 0 ], 0x10, %%r834;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r837 + 0 ], [ %%rd70 + 0 ], 0x10, %%r834;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r839 + 0 ], [ %%rd71 + 0 ], 0x10, %%r834;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r841 + 0 ], [ %%rd72 + 0 ], 0x10, %%r834;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r843 + 0 ], [ %%rd73 + 0 ], 0x10, %%r834;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r845 + 0 ], [ %%rd74 + 0 ], 0x10, %%r834;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r847 + 0 ], [ %%rd75 + 0 ], 0x10, %%r834;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tcp.async.commit_group ;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t.loc\t1 29 59                         // 3479778974.py:29:59\\n\"\n",
      "\"\tadd.s32 \t%%r954, %%r5, %%r1105;\\n\"\n",
      "\"\tadd.s32 \t%%r955, %%r5, %%r1106;\\n\"\n",
      "\"\tadd.s32 \t%%r956, %%r5, %%r1107;\\n\"\n",
      "\"\tadd.s32 \t%%r957, %%r5, %%r1108;\\n\"\n",
      "\"\tadd.s32 \t%%r958, %%r5, %%r1109;\\n\"\n",
      "\"\tadd.s32 \t%%r959, %%r5, %%r1110;\\n\"\n",
      "\"\tadd.s32 \t%%r960, %%r5, %%r1111;\\n\"\n",
      "\"\t.loc\t1 29 29                         // 3479778974.py:29:29\\n\"\n",
      "\"\tadd.s32 \t%%r961, %%r5, %%r1112;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd92, %%r954, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd76, %%rd2, %%rd92;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd93, %%r955, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd77, %%rd2, %%rd93;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd94, %%r956, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd78, %%rd2, %%rd94;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd95, %%r957, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd79, %%rd2, %%rd95;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd96, %%r958, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd80, %%rd2, %%rd96;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd97, %%r959, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd81, %%rd2, %%rd97;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd98, %%r960, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd82, %%rd2, %%rd98;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd99, %%r961, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd83, %%rd2, %%rd99;\\n\"\n",
      "\"\t.loc\t1 29 20                         // 3479778974.py:29:20\\n\"\n",
      "\"\tadd.s32 \t%%r963, %%r385, %%r948;\\n\"\n",
      "\"\tadd.s32 \t%%r849, %%r963, %%r332;\\n\"\n",
      "\"\tadd.s32 \t%%r851, %%r849, 2048;\\n\"\n",
      "\"\tadd.s32 \t%%r853, %%r849, 4096;\\n\"\n",
      "\"\tadd.s32 \t%%r855, %%r849, 6144;\\n\"\n",
      "\"\tadd.s32 \t%%r857, %%r849, 8192;\\n\"\n",
      "\"\tadd.s32 \t%%r859, %%r849, 10240;\\n\"\n",
      "\"\tadd.s32 \t%%r861, %%r849, 12288;\\n\"\n",
      "\"\tadd.s32 \t%%r863, %%r849, 14336;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r849 + 0 ], [ %%rd76 + 0 ], 0x10, %%r834;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r851 + 0 ], [ %%rd77 + 0 ], 0x10, %%r834;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r853 + 0 ], [ %%rd78 + 0 ], 0x10, %%r834;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r855 + 0 ], [ %%rd79 + 0 ], 0x10, %%r834;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r857 + 0 ], [ %%rd80 + 0 ], 0x10, %%r834;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r859 + 0 ], [ %%rd81 + 0 ], 0x10, %%r834;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r861 + 0 ], [ %%rd82 + 0 ], 0x10, %%r834;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 cp.async.cg.shared.global [ %%r863 + 0 ], [ %%rd83 + 0 ], 0x10, %%r834;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tcp.async.commit_group ;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t.loc\t1 26 25                         // 3479778974.py:26:25\\n\"\n",
      "\"\tadd.s32 \t%%r967, %%r1131, 1;\\n\"\n",
      "\"\tsetp.lt.s32 \t%%p54, %%r967, 2;\\n\"\n",
      "\"\tselp.b32 \t%%r1131, %%r967, 0, %%p54;\\n\"\n",
      "\"\t.loc\t1 28 20                         // 3479778974.py:28:20\\n\"\n",
      "\"\tshl.b32 \t%%r968, %%r1131, 14;\\n\"\n",
      "\"\tadd.s32 \t%%r1130, %%r311, %%r968;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tcp.async.wait_group 0x2;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tbar.sync \t0;\\n\"\n",
      "\"\t.loc\t1 29 20                         // 3479778974.py:29:20\\n\"\n",
      "\"\tadd.s32 \t%%r1129, %%r385, %%r968;\\n\"\n",
      "\"\t.loc\t1 28 20                         // 3479778974.py:28:20\\n\"\n",
      "\"\tadd.s32 \t%%r869, %%r1130, %%r365;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tldmatrix.sync.aligned.m8n8.x4.shared.b16 { %%r1125, %%r1126, %%r1127, %%r1128 }, [ %%r869 + 0 ];\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tadd.s32 \t%%r874, %%r869, 8192;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tldmatrix.sync.aligned.m8n8.x4.shared.b16 { %%r1121, %%r1122, %%r1123, %%r1124 }, [ %%r874 + 0 ];\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t.loc\t1 29 20                         // 3479778974.py:29:20\\n\"\n",
      "\"\tadd.s32 \t%%r970, %%r1129, %%r395;\\n\"\n",
      "\"\tadd.s32 \t%%r971, %%r1129, %%r393;\\n\"\n",
      "\"\tld.shared.u32 \t%%r1120, [%%r970];\\n\"\n",
      "\"\tld.shared.u32 \t%%r1119, [%%r971];\\n\"\n",
      "\"\tld.shared.u32 \t%%r1118, [%%r970+1024];\\n\"\n",
      "\"\tld.shared.u32 \t%%r1117, [%%r971+1024];\\n\"\n",
      "\"\tadd.s32 \t%%r972, %%r1129, %%r391;\\n\"\n",
      "\"\tadd.s32 \t%%r973, %%r1129, %%r389;\\n\"\n",
      "\"\tld.shared.u32 \t%%r1116, [%%r972];\\n\"\n",
      "\"\tld.shared.u32 \t%%r1115, [%%r973];\\n\"\n",
      "\"\tld.shared.u32 \t%%r1114, [%%r972+1024];\\n\"\n",
      "\"\tld.shared.u32 \t%%r1113, [%%r973+1024];\\n\"\n",
      "\"\t.loc\t1 30 25                         // 3479778974.py:30:25\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f578, %%f579, %%f580, %%f581 }, { %%r875, %%r876, %%r877, %%r878 }, { %%r879, %%r880 }, { %%f578, %%f579, %%f580, %%f581 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f582, %%f583, %%f584, %%f585 }, { %%r875, %%r876, %%r877, %%r878 }, { %%r885, %%r886 }, { %%f582, %%f583, %%f584, %%f585 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f586, %%f587, %%f588, %%f589 }, { %%r875, %%r876, %%r877, %%r878 }, { %%r891, %%r892 }, { %%f586, %%f587, %%f588, %%f589 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f590, %%f591, %%f592, %%f593 }, { %%r875, %%r876, %%r877, %%r878 }, { %%r897, %%r898 }, { %%f590, %%f591, %%f592, %%f593 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f594, %%f595, %%f596, %%f597 }, { %%r899, %%r900, %%r901, %%r902 }, { %%r879, %%r880 }, { %%f594, %%f595, %%f596, %%f597 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f598, %%f599, %%f600, %%f601 }, { %%r899, %%r900, %%r901, %%r902 }, { %%r885, %%r886 }, { %%f598, %%f599, %%f600, %%f601 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f602, %%f603, %%f604, %%f605 }, { %%r899, %%r900, %%r901, %%r902 }, { %%r891, %%r892 }, { %%f602, %%f603, %%f604, %%f605 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tmma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %%f606, %%f607, %%f608, %%f609 }, { %%r899, %%r900, %%r901, %%r902 }, { %%r897, %%r898 }, { %%f606, %%f607, %%f608, %%f609 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t.loc\t1 26 25                         // 3479778974.py:26:25\\n\"\n",
      "\"\tadd.s32 \t%%r1133, %%r1133, 64;\\n\"\n",
      "\"\tadd.s32 \t%%r1112, %%r1112, %%r54;\\n\"\n",
      "\"\tadd.s32 \t%%r1111, %%r1111, %%r54;\\n\"\n",
      "\"\tadd.s32 \t%%r1110, %%r1110, %%r54;\\n\"\n",
      "\"\tadd.s32 \t%%r1109, %%r1109, %%r54;\\n\"\n",
      "\"\tadd.s32 \t%%r1108, %%r1108, %%r54;\\n\"\n",
      "\"\tadd.s32 \t%%r1107, %%r1107, %%r54;\\n\"\n",
      "\"\tadd.s32 \t%%r1106, %%r1106, %%r54;\\n\"\n",
      "\"\tadd.s32 \t%%r1105, %%r1105, %%r54;\\n\"\n",
      "\"\tadd.s32 \t%%r1104, %%r1104, 64;\\n\"\n",
      "\"\tadd.s32 \t%%r1103, %%r1103, 64;\\n\"\n",
      "\"\tadd.s32 \t%%r1102, %%r1102, 64;\\n\"\n",
      "\"\tadd.s32 \t%%r1101, %%r1101, 64;\\n\"\n",
      "\"\tadd.s32 \t%%r1100, %%r1100, 64;\\n\"\n",
      "\"\tadd.s32 \t%%r1099, %%r1099, 64;\\n\"\n",
      "\"\tadd.s32 \t%%r1098, %%r1098, 64;\\n\"\n",
      "\"\tadd.s32 \t%%r1097, %%r1097, 64;\\n\"\n",
      "\"\tsetp.lt.s32 \t%%p55, %%r1133, %%r208;\\n\"\n",
      "\"\t@%%p55 bra \t$L__BB0_2;\\n\"\n",
      "\"// %%bb.3:                               // %%._crit_edge.loopexit\\n\"\n",
      "\"\t.loc\t1 32 82                         // 3479778974.py:32:82\\n\"\n",
      "\"\tmov.b32 \t%%r1134, %%f578;\\n\"\n",
      "\"\tmov.b32 \t%%r1135, %%f579;\\n\"\n",
      "\"\tmov.b32 \t%%r1136, %%f580;\\n\"\n",
      "\"\tmov.b32 \t%%r1137, %%f581;\\n\"\n",
      "\"\tmov.b32 \t%%r1138, %%f582;\\n\"\n",
      "\"\tmov.b32 \t%%r1139, %%f583;\\n\"\n",
      "\"\tmov.b32 \t%%r1140, %%f584;\\n\"\n",
      "\"\tmov.b32 \t%%r1141, %%f585;\\n\"\n",
      "\"\tmov.b32 \t%%r1142, %%f586;\\n\"\n",
      "\"\tmov.b32 \t%%r1143, %%f587;\\n\"\n",
      "\"\tmov.b32 \t%%r1144, %%f588;\\n\"\n",
      "\"\tmov.b32 \t%%r1145, %%f589;\\n\"\n",
      "\"\tmov.b32 \t%%r1146, %%f590;\\n\"\n",
      "\"\tmov.b32 \t%%r1147, %%f591;\\n\"\n",
      "\"\tmov.b32 \t%%r1148, %%f592;\\n\"\n",
      "\"\tmov.b32 \t%%r1149, %%f593;\\n\"\n",
      "\"\tmov.b32 \t%%r1150, %%f594;\\n\"\n",
      "\"\tmov.b32 \t%%r1151, %%f595;\\n\"\n",
      "\"\tmov.b32 \t%%r1152, %%f596;\\n\"\n",
      "\"\tmov.b32 \t%%r1153, %%f597;\\n\"\n",
      "\"\tmov.b32 \t%%r1154, %%f598;\\n\"\n",
      "\"\tmov.b32 \t%%r1155, %%f599;\\n\"\n",
      "\"\tmov.b32 \t%%r1156, %%f600;\\n\"\n",
      "\"\tmov.b32 \t%%r1157, %%f601;\\n\"\n",
      "\"\tmov.b32 \t%%r1158, %%f602;\\n\"\n",
      "\"\tmov.b32 \t%%r1159, %%f603;\\n\"\n",
      "\"\tmov.b32 \t%%r1160, %%f604;\\n\"\n",
      "\"\tmov.b32 \t%%r1161, %%f605;\\n\"\n",
      "\"\tmov.b32 \t%%r1162, %%f606;\\n\"\n",
      "\"\tmov.b32 \t%%r1163, %%f607;\\n\"\n",
      "\"\tmov.b32 \t%%r1164, %%f608;\\n\"\n",
      "\"\tmov.b32 \t%%r1165, %%f609;\\n\"\n",
      "\"$L__BB0_4:                              // %%._crit_edge\\n\"\n",
      "\"\t.loc\t1 26 25                         // 3479778974.py:26:25\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\tcp.async.wait_group 0x0;\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tbar.sync \t0;\\n\"\n",
      "\"\t.loc\t1 32 52                         // 3479778974.py:32:52\\n\"\n",
      "\"\tmad.lo.s32 \t%%r1054, %%r6, %%r211, %%r15;\\n\"\n",
      "\"\tmad.lo.s32 \t%%r1055, %%r7, %%r211, %%r15;\\n\"\n",
      "\"\tmad.lo.s32 \t%%r1056, %%r8, %%r211, %%r15;\\n\"\n",
      "\"\tmad.lo.s32 \t%%r1057, %%r9, %%r211, %%r15;\\n\"\n",
      "\"\tmad.lo.s32 \t%%r1058, %%r10, %%r211, %%r15;\\n\"\n",
      "\"\tmad.lo.s32 \t%%r1059, %%r11, %%r211, %%r15;\\n\"\n",
      "\"\tmad.lo.s32 \t%%r1060, %%r12, %%r211, %%r15;\\n\"\n",
      "\"\tmad.lo.s32 \t%%r1061, %%r13, %%r211, %%r15;\\n\"\n",
      "\"\t.loc\t1 32 22                         // 3479778974.py:32:22\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd108, %%r1054, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd100, %%rd3, %%rd108;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd109, %%r1055, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd101, %%rd3, %%rd109;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd110, %%r1056, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd102, %%rd3, %%rd110;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd111, %%r1057, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd103, %%rd3, %%rd111;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd112, %%r1058, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd104, %%rd3, %%rd112;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd113, %%r1059, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd105, %%rd3, %%rd113;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd114, %%r1060, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd106, %%rd3, %%rd114;\\n\"\n",
      "\"\tmul.wide.s32 \t%%rd115, %%r1061, 4;\\n\"\n",
      "\"\tadd.s64 \t%%rd107, %%rd3, %%rd115;\\n\"\n",
      "\"\t.loc\t1 32 82                         // 3479778974.py:32:82\\n\"\n",
      "\"\tshl.b32 \t%%r1062, %%r2, 1;\\n\"\n",
      "\"\tand.b32  \t%%r1063, %%r1062, 6;\\n\"\n",
      "\"\tshl.b32 \t%%r1064, %%r2, 4;\\n\"\n",
      "\"\tand.b32  \t%%r1065, %%r1064, 1472;\\n\"\n",
      "\"\tor.b32  \t%%r1066, %%r1063, %%r1065;\\n\"\n",
      "\"\tor.b32  \t%%r1067, %%r1066, %%r16;\\n\"\n",
      "\"\tand.b32  \t%%r1068, %%r4, 508;\\n\"\n",
      "\"\tshr.u32 \t%%r1069, %%r1065, 2;\\n\"\n",
      "\"\tadd.s32 \t%%r1071, %%r311, %%r1069;\\n\"\n",
      "\"\tshl.b32 \t%%r1072, %%r1067, 2;\\n\"\n",
      "\"\tadd.s32 \t%%r974, %%r1071, %%r1072;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 st.shared.v2.b32 [ %%r974 + 0 ], { %%r1134, %%r1135 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tor.b32  \t%%r1073, %%r1065, 512;\\n\"\n",
      "\"\tshr.u32 \t%%r1074, %%r1073, 2;\\n\"\n",
      "\"\tadd.s32 \t%%r1075, %%r311, %%r1074;\\n\"\n",
      "\"\tadd.s32 \t%%r1076, %%r1075, %%r1072;\\n\"\n",
      "\"\tadd.s32 \t%%r977, %%r1076, 2048;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 st.shared.v2.b32 [ %%r977 + 0 ], { %%r1136, %%r1137 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tadd.s32 \t%%r980, %%r974, 64;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 st.shared.v2.b32 [ %%r980 + 0 ], { %%r1138, %%r1139 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tadd.s32 \t%%r983, %%r1076, 2112;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 st.shared.v2.b32 [ %%r983 + 0 ], { %%r1140, %%r1141 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tadd.s32 \t%%r986, %%r974, 128;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 st.shared.v2.b32 [ %%r986 + 0 ], { %%r1142, %%r1143 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tadd.s32 \t%%r989, %%r1076, 2176;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 st.shared.v2.b32 [ %%r989 + 0 ], { %%r1144, %%r1145 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tadd.s32 \t%%r992, %%r974, 192;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 st.shared.v2.b32 [ %%r992 + 0 ], { %%r1146, %%r1147 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tadd.s32 \t%%r995, %%r1076, 2240;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 st.shared.v2.b32 [ %%r995 + 0 ], { %%r1148, %%r1149 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tbar.sync \t0;\\n\"\n",
      "\"\tshr.u32 \t%%r1077, %%r4, 2;\\n\"\n",
      "\"\tand.b32  \t%%r1078, %%r1077, 112;\\n\"\n",
      "\"\tadd.s32 \t%%r1079, %%r311, %%r1078;\\n\"\n",
      "\"\tshl.b32 \t%%r1080, %%r1068, 2;\\n\"\n",
      "\"\tadd.s32 \t%%r1081, %%r1079, %%r1080;\\n\"\n",
      "\"\tld.shared.v4.u32 \t{%%r1022, %%r1023, %%r1024, %%r1025}, [%%r1081];\\n\"\n",
      "\"\tor.b32  \t%%r1082, %%r1068, 512;\\n\"\n",
      "\"\tshr.u32 \t%%r1083, %%r1082, 2;\\n\"\n",
      "\"\tand.b32  \t%%r1084, %%r1083, 240;\\n\"\n",
      "\"\tadd.s32 \t%%r1085, %%r311, %%r1084;\\n\"\n",
      "\"\tadd.s32 \t%%r1086, %%r1085, %%r1080;\\n\"\n",
      "\"\tld.shared.v4.u32 \t{%%r1026, %%r1027, %%r1028, %%r1029}, [%%r1086+2048];\\n\"\n",
      "\"\tor.b32  \t%%r1087, %%r1068, 1024;\\n\"\n",
      "\"\tshr.u32 \t%%r1088, %%r1087, 2;\\n\"\n",
      "\"\tand.b32  \t%%r1089, %%r1088, 368;\\n\"\n",
      "\"\tadd.s32 \t%%r1090, %%r311, %%r1089;\\n\"\n",
      "\"\tadd.s32 \t%%r1091, %%r1090, %%r1080;\\n\"\n",
      "\"\tld.shared.v4.u32 \t{%%r1030, %%r1031, %%r1032, %%r1033}, [%%r1091+4096];\\n\"\n",
      "\"\tor.b32  \t%%r1092, %%r1068, 1536;\\n\"\n",
      "\"\tshr.u32 \t%%r1093, %%r1092, 2;\\n\"\n",
      "\"\tand.b32  \t%%r1094, %%r1093, 496;\\n\"\n",
      "\"\tadd.s32 \t%%r1095, %%r311, %%r1094;\\n\"\n",
      "\"\tadd.s32 \t%%r1096, %%r1095, %%r1080;\\n\"\n",
      "\"\tld.shared.v4.u32 \t{%%r1034, %%r1035, %%r1036, %%r1037}, [%%r1096+6144];\\n\"\n",
      "\"\tbar.sync \t0;\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 st.shared.v2.b32 [ %%r974 + 0 ], { %%r1150, %%r1151 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 st.shared.v2.b32 [ %%r977 + 0 ], { %%r1152, %%r1153 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 st.shared.v2.b32 [ %%r980 + 0 ], { %%r1154, %%r1155 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 st.shared.v2.b32 [ %%r983 + 0 ], { %%r1156, %%r1157 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 st.shared.v2.b32 [ %%r986 + 0 ], { %%r1158, %%r1159 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 st.shared.v2.b32 [ %%r989 + 0 ], { %%r1160, %%r1161 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 st.shared.v2.b32 [ %%r992 + 0 ], { %%r1162, %%r1163 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 st.shared.v2.b32 [ %%r995 + 0 ], { %%r1164, %%r1165 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\tbar.sync \t0;\\n\"\n",
      "\"\tld.shared.v4.u32 \t{%%r1038, %%r1039, %%r1040, %%r1041}, [%%r1081];\\n\"\n",
      "\"\tld.shared.v4.u32 \t{%%r1042, %%r1043, %%r1044, %%r1045}, [%%r1086+2048];\\n\"\n",
      "\"\tld.shared.v4.u32 \t{%%r1046, %%r1047, %%r1048, %%r1049}, [%%r1091+4096];\\n\"\n",
      "\"\tld.shared.v4.u32 \t{%%r1050, %%r1051, %%r1052, %%r1053}, [%%r1096+6144];\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 st.global.v4.b32 [ %%rd100 + 0 ], { %%r1022, %%r1023, %%r1024, %%r1025 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 st.global.v4.b32 [ %%rd101 + 0 ], { %%r1026, %%r1027, %%r1028, %%r1029 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 st.global.v4.b32 [ %%rd102 + 0 ], { %%r1030, %%r1031, %%r1032, %%r1033 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 st.global.v4.b32 [ %%rd103 + 0 ], { %%r1034, %%r1035, %%r1036, %%r1037 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 st.global.v4.b32 [ %%rd104 + 0 ], { %%r1038, %%r1039, %%r1040, %%r1041 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 st.global.v4.b32 [ %%rd105 + 0 ], { %%r1042, %%r1043, %%r1044, %%r1045 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 st.global.v4.b32 [ %%rd106 + 0 ], { %%r1046, %%r1047, %%r1048, %%r1049 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t// begin inline asm\\n\"\n",
      "\"\t@%%p56 st.global.v4.b32 [ %%rd107 + 0 ], { %%r1050, %%r1051, %%r1052, %%r1053 };\\n\"\n",
      "\"\t// end inline asm\\n\"\n",
      "\"\t.loc\t1 32 4                          // 3479778974.py:32:4\\n\"\n",
      "\"\tret;\\n\"\n",
      "\"$L__tmp1:\\n\"\n",
      "\"$L__func_end0:\\n\"\n",
      "\"                                        // -- End function\\n\"\n",
      "\"}\\n\"\n",
      "\"\t.file\t1 \"/tmp/ipykernel_37411/3479778974.py\"\\n\"\n",
      "\"\t.section\t.debug_abbrev\\n\"\n",
      "\"\t{\\n\"\n",
      "\".b8 1                                   // Abbreviation Code\\n\"\n",
      "\".b8 17                                  // DW_TAG_compile_unit\\n\"\n",
      "\".b8 0                                   // DW_CHILDREN_no\\n\"\n",
      "\".b8 37                                  // DW_AT_producer\\n\"\n",
      "\".b8 8                                   // DW_FORM_string\\n\"\n",
      "\".b8 19                                  // DW_AT_language\\n\"\n",
      "\".b8 5                                   // DW_FORM_data2\\n\"\n",
      "\".b8 3                                   // DW_AT_name\\n\"\n",
      "\".b8 8                                   // DW_FORM_string\\n\"\n",
      "\".b8 16                                  // DW_AT_stmt_list\\n\"\n",
      "\".b8 6                                   // DW_FORM_data4\\n\"\n",
      "\".b8 27                                  // DW_AT_comp_dir\\n\"\n",
      "\".b8 8                                   // DW_FORM_string\\n\"\n",
      "\".b8 0                                   // EOM(1)\\n\"\n",
      "\".b8 0                                   // EOM(2)\\n\"\n",
      "\".b8 0                                   // EOM(3)\\n\"\n",
      "\"\t}\\n\"\n",
      "\"\t.section\t.debug_info\\n\"\n",
      "\"\t{\\n\"\n",
      "\".b32 56                                 // Length of Unit\\n\"\n",
      "\".b8 2                                   // DWARF version number\\n\"\n",
      "\".b8 0\\n\"\n",
      "\".b32 .debug_abbrev                      // Offset Into Abbrev. Section\\n\"\n",
      "\".b8 8                                   // Address Size (in bytes)\\n\"\n",
      "\".b8 1                                   // Abbrev [1] 0xb:0x31 DW_TAG_compile_unit\\n\"\n",
      "\".b8 116                                 // DW_AT_producer\\n\"\n",
      "\".b8 114\\n\"\n",
      "\".b8 105\\n\"\n",
      "\".b8 116\\n\"\n",
      "\".b8 111\\n\"\n",
      "\".b8 110\\n\"\n",
      "\".b8 0\\n\"\n",
      "\".b8 2                                   // DW_AT_language\\n\"\n",
      "\".b8 0\\n\"\n",
      "\".b8 51                                  // DW_AT_name\\n\"\n",
      "\".b8 52\\n\"\n",
      "\".b8 55\\n\"\n",
      "\".b8 57\\n\"\n",
      "\".b8 55\\n\"\n",
      "\".b8 55\\n\"\n",
      "\".b8 56\\n\"\n",
      "\".b8 57\\n\"\n",
      "\".b8 55\\n\"\n",
      "\".b8 52\\n\"\n",
      "\".b8 46\\n\"\n",
      "\".b8 112\\n\"\n",
      "\".b8 121\\n\"\n",
      "\".b8 0\\n\"\n",
      "\".b32 .debug_line                        // DW_AT_stmt_list\\n\"\n",
      "\".b8 47                                  // DW_AT_comp_dir\\n\"\n",
      "\".b8 116\\n\"\n",
      "\".b8 109\\n\"\n",
      "\".b8 112\\n\"\n",
      "\".b8 47\\n\"\n",
      "\".b8 105\\n\"\n",
      "\".b8 112\\n\"\n",
      "\".b8 121\\n\"\n",
      "\".b8 107\\n\"\n",
      "\".b8 101\\n\"\n",
      "\".b8 114\\n\"\n",
      "\".b8 110\\n\"\n",
      "\".b8 101\\n\"\n",
      "\".b8 108\\n\"\n",
      "\".b8 95\\n\"\n",
      "\".b8 51\\n\"\n",
      "\".b8 55\\n\"\n",
      "\".b8 52\\n\"\n",
      "\".b8 49\\n\"\n",
      "\".b8 49\\n\"\n",
      "\".b8 0\\n\"\n",
      "\"\t}\\n\"\n",
      "\"\t.section\t.debug_macinfo\t{\t}\\n\"\n",
      "\"\\n\"\n"
     ]
    }
   ],
   "source": [
    "code = value(value(matmul_kernel.cache)).asm['ptx']\n",
    "\n",
    "def san(x:str):\n",
    "    return x.replace(\"%\", \"%%\")\n",
    "    \n",
    "\n",
    "print('\\n'.join([\"\\\"\" + san(x) + \"\\\\n\\\"\" for x in code.split(\"\\n\")]))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "f5241718",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "-------------------------  ------------  ------------  ------------  ------------  ------------  ------------  \n",
      "                     Name    Self CPU %      Self CPU   CPU total %     CPU total  CPU time avg    # of Calls  \n",
      "-------------------------  ------------  ------------  ------------  ------------  ------------  ------------  \n",
      "             my_operation        28.26%     284.868us        99.24%       1.000ms       1.000ms             1  \n",
      "              aten::randn         2.19%      22.053us        68.76%     693.091us     346.546us             2  \n",
      "              aten::empty         4.67%      47.029us        30.38%     306.249us     102.083us             3  \n",
      "             Unrecognized        25.72%     259.220us        25.72%     259.220us     259.220us             1  \n",
      "            aten::normal_         4.19%      42.220us        37.01%     373.045us     186.523us             2  \n",
      "    cudaStreamIsCapturing         0.57%       5.760us         0.57%       5.760us       1.440us             4  \n",
      "         cudaLaunchKernel        32.25%     325.065us        32.25%     325.065us     162.533us             2  \n",
      "         cuLaunchKernelEx         1.40%      14.096us         1.40%      14.096us      14.096us             1  \n",
      "    cudaDeviceSynchronize         0.76%       7.645us         0.76%       7.645us       7.645us             1  \n",
      "-------------------------  ------------  ------------  ------------  ------------  ------------  ------------  \n",
      "Self CPU time total: 1.008ms\n",
      "\n"
     ]
    }
   ],
   "source": [
    "import torch\n",
    "from torch.profiler import profile, record_function, ProfilerActivity\n",
    "\n",
    "if torch.cuda.is_available():\n",
    "    device = torch.device(\"cuda\")\n",
    "else:\n",
    "    device = torch.device(\"cpu\")\n",
    "\n",
    "x = torch.randn(100, 100).to(device)\n",
    "y = torch.randn(100, 100).to(device)\n",
    "\n",
    "with profile(activities=[ProfilerActivity.CPU, ProfilerActivity.CUDA], record_shapes=True) as prof:\n",
    "    with record_function(\"my_operation\"):\n",
    "        A = torch.randn(128, 128, device='cuda', dtype=torch.float32)\n",
    "        B = torch.randn(128, 128, device='cuda', dtype=torch.float32)\n",
    "        C = matmul(A, B)\n",
    "        prof.step()\n",
    "\n",
    "print(prof.key_averages().table(sort_by=\"cuda_time_total\", row_limit=10))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "id": "bc4650bb",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "env: TORCH_LOGS=output_code\n"
     ]
    }
   ],
   "source": [
    "%env TORCH_LOGS=output_code\n",
    "import torch\n",
    "from torch.profiler import profile, schedule, tensorboard_trace_handler, ProfilerActivity\n",
    "\n",
    "# Define a schedule for profiling (e.g., warm-up, then record)\n",
    "prof_schedule = schedule(wait=1, warmup=1, active=3, repeat=1)\n",
    "\n",
    "with profile(\n",
    "    schedule=prof_schedule,\n",
    "    activities=[ProfilerActivity.CPU, ProfilerActivity.CUDA],\n",
    "    on_trace_ready=tensorboard_trace_handler(\"./log/pp2\"),\n",
    "    with_stack=True,  # Capture Python and C++ stack traces\n",
    "    profile_memory=True # Record memory usage\n",
    ") as prof:\n",
    "    # Your PyTorch code here, e.g., model training or inference\n",
    "    for step in range(10):\n",
    "        # Perform operations that involve CUDA\n",
    "        A = torch.randn(128, 128, device='cuda', dtype=torch.float32)\n",
    "        B = torch.randn(128, 128, device='cuda', dtype=torch.float32)\n",
    "        C = matmul(A, B)\n",
    "        prof.step() # Mark the end of a step for the profiler\n",
    "\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.11"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
