--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : 0.021 ns
Required Time  : 3.000 ns
Actual Time    : 2.979 ns
From           : fbCTRLn
To             : ddlctrlr:inst|FE_REG[27]
From Clock     : --
To Clock       : CLK40DES1
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 17.369 ns
From           : ddl_fifo:inst1|scfifo:scfifo_component|scfifo_oh01:auto_generated|a_dpfifo_rn01:dpfifo|cntr_8m7:usedw_counter|safe_q[0]
To             : foBSYn
From Clock     : CLK40DES1
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 11.128 ns
From           : fbD[13]
To             : foBSYn
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 6.298 ns
From           : fbD[24]
To             : ddl_fifo:inst1|scfifo:scfifo_component|scfifo_oh01:auto_generated|a_dpfifo_rn01:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a22~porta_datain_reg2
From Clock     : --
To Clock       : CLK40DES1
Failed Paths   : 0

Type           : Worst-case Minimum tco
Slack          : N/A
Required Time  : None
Actual Time    : 3.136 ns
From           : PLL0:inst44|altpll:altpll_component|_clk3
To             : foCLK
From Clock     : CLK40DES1
To Clock       : --
Failed Paths   : 0

Type           : Worst-case Minimum tpd
Slack          : N/A
Required Time  : None
Actual Time    : 8.601 ns
From           : fbD[18]
To             : foBSYn
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Clock Setup: 'CLK40DES1'
Slack          : -2.238 ns
Required Time  : 40.00 MHz ( period = 25.000 ns )
Actual Time    : N/A
From           : ddlctrlr:inst|L1A_LATENCY[1]
To             : TTC_COMMUNICATION:inst13|L1_MISSING
From Clock     : PLL0:inst44|altpll:altpll_component|_clk0
To Clock       : CLK40DES1
Failed Paths   : 74

Type           : Clock Setup: 'PLL0:inst44|altpll:altpll_component|_clk4'
Slack          : 0.995 ns
Required Time  : 160.00 MHz ( period = 6.250 ns )
Actual Time    : 234.74 MHz ( period = 4.260 ns )
From           : L0_DELAY:inst68|COUNTER[4]~51
To             : L0_DELAY:inst68|L0_OUT
From Clock     : PLL0:inst44|altpll:altpll_component|_clk4
To Clock       : PLL0:inst44|altpll:altpll_component|_clk4
Failed Paths   : 0

Type           : Clock Setup: 'PLL0:inst44|altpll:altpll_component|_clk1'
Slack          : 3.264 ns
Required Time  : 20.00 MHz ( period = 50.000 ns )
Actual Time    : N/A
From           : L0_DELAY:inst68|L0_OUT
To             : L0_TO_COLUMN_GEN:inst74|L0_UP_1
From Clock     : PLL0:inst44|altpll:altpll_component|_clk4
To Clock       : PLL0:inst44|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Setup: 'PLL0:inst44|altpll:altpll_component|_clk0'
Slack          : 3.588 ns
Required Time  : 40.00 MHz ( period = 25.000 ns )
Actual Time    : 56.10 MHz ( period = 17.824 ns )
From           : ddl_fifo:inst1|scfifo:scfifo_component|scfifo_oh01:auto_generated|a_dpfifo_rn01:dpfifo|cntr_8m7:usedw_counter|safe_q[5]
To             : ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE_OTERM95_OTERM373
From Clock     : PLL0:inst44|altpll:altpll_component|_clk0
To Clock       : PLL0:inst44|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'PLL0:inst44|altpll:altpll_component|_clk2'
Slack          : 7.913 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : N/A
From           : ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE_OTERM95_OTERM375
To             : ddl_fifo:inst1|scfifo:scfifo_component|scfifo_oh01:auto_generated|a_dpfifo_rn01:dpfifo|cntr_8m7:usedw_counter|safe_q[9]
From Clock     : PLL0:inst44|altpll:altpll_component|_clk0
To Clock       : PLL0:inst44|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Setup: 'PLL0:inst44|altpll:altpll_component|_clk3'
Slack          : 10.687 ns
Required Time  : 40.00 MHz ( period = 25.000 ns )
Actual Time    : 275.79 MHz ( period = 3.626 ns )
From           : ddlctrlr:inst|CDH_NEW_ENA
To             : header:inst15|HEADER_END
From Clock     : PLL0:inst44|altpll:altpll_component|_clk0
To Clock       : PLL0:inst44|altpll:altpll_component|_clk3
Failed Paths   : 0

Type           : Clock Setup: 'CLK40'
Slack          : 19.222 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : Restricted to 450.05 MHz ( period = 2.222 ns )
From           : inst18
To             : inst18
From Clock     : CLK40
To Clock       : CLK40
Failed Paths   : 0

Type           : Clock Hold: 'PLL0:inst44|altpll:altpll_component|_clk0'
Slack          : -0.970 ns
Required Time  : 40.00 MHz ( period = 25.000 ns )
Actual Time    : N/A
From           : ddl_fifo:inst1|scfifo:scfifo_component|scfifo_oh01:auto_generated|a_dpfifo_rn01:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg9
To             : ddl_fifo:inst1|scfifo:scfifo_component|scfifo_oh01:auto_generated|a_dpfifo_rn01:dpfifo|altsyncram_t3e1:FIFOram|q_b[11]
From Clock     : PLL0:inst44|altpll:altpll_component|_clk2
To Clock       : PLL0:inst44|altpll:altpll_component|_clk0
Failed Paths   : 352

Type           : Clock Hold: 'CLK40DES1'
Slack          : 0.025 ns
Required Time  : 40.00 MHz ( period = 25.000 ns )
Actual Time    : N/A
From           : TTC_COMMUNICATION:inst13|L2r_HEADER_2
To             : TTC_COMMUNICATION:inst13|IDLE_DECODER_OTERM5
From Clock     : CLK40DES1
To Clock       : CLK40DES1
Failed Paths   : 0

Type           : Clock Hold: 'PLL0:inst44|altpll:altpll_component|_clk2'
Slack          : 0.437 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : N/A
From           : ddl_fifo:inst1|scfifo:scfifo_component|scfifo_oh01:auto_generated|a_dpfifo_rn01:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg9
To             : ddl_fifo:inst1|scfifo:scfifo_component|scfifo_oh01:auto_generated|a_dpfifo_rn01:dpfifo|altsyncram_t3e1:FIFOram|q_b[11]
From Clock     : PLL0:inst44|altpll:altpll_component|_clk2
To Clock       : PLL0:inst44|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Hold: 'PLL0:inst44|altpll:altpll_component|_clk1'
Slack          : 0.457 ns
Required Time  : 20.00 MHz ( period = 50.000 ns )
Actual Time    : N/A
From           : L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0]
To             : L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0]
From Clock     : PLL0:inst44|altpll:altpll_component|_clk1
To Clock       : PLL0:inst44|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Hold: 'PLL0:inst44|altpll:altpll_component|_clk4'
Slack          : 0.457 ns
Required Time  : 160.00 MHz ( period = 6.250 ns )
Actual Time    : N/A
From           : inst11
To             : inst11
From Clock     : PLL0:inst44|altpll:altpll_component|_clk4
To Clock       : PLL0:inst44|altpll:altpll_component|_clk4
Failed Paths   : 0

Type           : Clock Hold: 'CLK40'
Slack          : 0.457 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : inst18
To             : inst18
From Clock     : CLK40
To Clock       : CLK40
Failed Paths   : 0

Type           : Clock Hold: 'PLL0:inst44|altpll:altpll_component|_clk3'
Slack          : 0.630 ns
Required Time  : 40.00 MHz ( period = 25.000 ns )
Actual Time    : N/A
From           : header:inst15|NOSTRA_WRD3
To             : header:inst15|NOSTRA_WRD4
From Clock     : PLL0:inst44|altpll:altpll_component|_clk3
To Clock       : PLL0:inst44|altpll:altpll_component|_clk3
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 426

--------------------------------------------------------------------------------------

