{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 13 11:51:11 2012 " "Info: Processing started: Tue Mar 13 11:51:11 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off div_f -c div_f --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off div_f -c div_f --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "div_f.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/18实验十八：时钟分频1秒/div_f.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cnt\[1\] register cnt\[6\] 146.69 MHz 6.817 ns Internal " "Info: Clock \"clk\" has Internal fmax of 146.69 MHz between source register \"cnt\[1\]\" and destination register \"cnt\[6\]\" (period= 6.817 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.553 ns + Longest register register " "Info: + Longest register to register delay is 6.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt\[1\] 1 REG LCFF_X14_Y7_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y7_N11; Fanout = 3; REG Node = 'cnt\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[1] } "NODE_NAME" } } { "div_f.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/18实验十八：时钟分频1秒/div_f.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(0.651 ns) 2.208 ns LessThan0~2 2 COMB LCCOMB_X13_Y6_N30 1 " "Info: 2: + IC(1.557 ns) + CELL(0.651 ns) = 2.208 ns; Loc. = LCCOMB_X13_Y6_N30; Fanout = 1; COMB Node = 'LessThan0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { cnt[1] LessThan0~2 } "NODE_NAME" } } { "div_f.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/18实验十八：时钟分频1秒/div_f.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 2.774 ns LessThan0~3 3 COMB LCCOMB_X13_Y6_N16 1 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 2.774 ns; Loc. = LCCOMB_X13_Y6_N16; Fanout = 1; COMB Node = 'LessThan0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { LessThan0~2 LessThan0~3 } "NODE_NAME" } } { "div_f.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/18实验十八：时钟分频1秒/div_f.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.366 ns) 3.505 ns LessThan0~6 4 COMB LCCOMB_X13_Y6_N22 1 " "Info: 4: + IC(0.365 ns) + CELL(0.366 ns) = 3.505 ns; Loc. = LCCOMB_X13_Y6_N22; Fanout = 1; COMB Node = 'LessThan0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { LessThan0~3 LessThan0~6 } "NODE_NAME" } } { "div_f.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/18实验十八：时钟分频1秒/div_f.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 4.079 ns LessThan0~7 5 COMB LCCOMB_X13_Y6_N0 1 " "Info: 5: + IC(0.368 ns) + CELL(0.206 ns) = 4.079 ns; Loc. = LCCOMB_X13_Y6_N0; Fanout = 1; COMB Node = 'LessThan0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { LessThan0~6 LessThan0~7 } "NODE_NAME" } } { "div_f.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/18实验十八：时钟分频1秒/div_f.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.206 ns) 4.635 ns LessThan0~8 6 COMB LCCOMB_X13_Y6_N2 26 " "Info: 6: + IC(0.350 ns) + CELL(0.206 ns) = 4.635 ns; Loc. = LCCOMB_X13_Y6_N2; Fanout = 26; COMB Node = 'LessThan0~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { LessThan0~7 LessThan0~8 } "NODE_NAME" } } { "div_f.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/18实验十八：时钟分频1秒/div_f.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.660 ns) 6.553 ns cnt\[6\] 7 REG LCFF_X14_Y7_N21 3 " "Info: 7: + IC(1.258 ns) + CELL(0.660 ns) = 6.553 ns; Loc. = LCFF_X14_Y7_N21; Fanout = 3; REG Node = 'cnt\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.918 ns" { LessThan0~8 cnt[6] } "NODE_NAME" } } { "div_f.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/18实验十八：时钟分频1秒/div_f.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.295 ns ( 35.02 % ) " "Info: Total cell delay = 2.295 ns ( 35.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.258 ns ( 64.98 % ) " "Info: Total interconnect delay = 4.258 ns ( 64.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.553 ns" { cnt[1] LessThan0~2 LessThan0~3 LessThan0~6 LessThan0~7 LessThan0~8 cnt[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.553 ns" { cnt[1] {} LessThan0~2 {} LessThan0~3 {} LessThan0~6 {} LessThan0~7 {} LessThan0~8 {} cnt[6] {} } { 0.000ns 1.557ns 0.360ns 0.365ns 0.368ns 0.350ns 1.258ns } { 0.000ns 0.651ns 0.206ns 0.366ns 0.206ns 0.206ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.719 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "div_f.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/18实验十八：时钟分频1秒/div_f.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "div_f.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/18实验十八：时钟分频1秒/div_f.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.666 ns) 2.719 ns cnt\[6\] 3 REG LCFF_X14_Y7_N21 3 " "Info: 3: + IC(0.810 ns) + CELL(0.666 ns) = 2.719 ns; Loc. = LCFF_X14_Y7_N21; Fanout = 3; REG Node = 'cnt\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { clk~clkctrl cnt[6] } "NODE_NAME" } } { "div_f.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/18实验十八：时钟分频1秒/div_f.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.95 % ) " "Info: Total cell delay = 1.766 ns ( 64.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.953 ns ( 35.05 % ) " "Info: Total interconnect delay = 0.953 ns ( 35.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { clk clk~clkctrl cnt[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[6] {} } { 0.000ns 0.000ns 0.143ns 0.810ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.719 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "div_f.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/18实验十八：时钟分频1秒/div_f.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "div_f.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/18实验十八：时钟分频1秒/div_f.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.666 ns) 2.719 ns cnt\[1\] 3 REG LCFF_X14_Y7_N11 3 " "Info: 3: + IC(0.810 ns) + CELL(0.666 ns) = 2.719 ns; Loc. = LCFF_X14_Y7_N11; Fanout = 3; REG Node = 'cnt\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { clk~clkctrl cnt[1] } "NODE_NAME" } } { "div_f.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/18实验十八：时钟分频1秒/div_f.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.95 % ) " "Info: Total cell delay = 1.766 ns ( 64.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.953 ns ( 35.05 % ) " "Info: Total interconnect delay = 0.953 ns ( 35.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { clk clk~clkctrl cnt[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[1] {} } { 0.000ns 0.000ns 0.143ns 0.810ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { clk clk~clkctrl cnt[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[6] {} } { 0.000ns 0.000ns 0.143ns 0.810ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { clk clk~clkctrl cnt[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[1] {} } { 0.000ns 0.000ns 0.143ns 0.810ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "div_f.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/18实验十八：时钟分频1秒/div_f.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "div_f.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/18实验十八：时钟分频1秒/div_f.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.553 ns" { cnt[1] LessThan0~2 LessThan0~3 LessThan0~6 LessThan0~7 LessThan0~8 cnt[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.553 ns" { cnt[1] {} LessThan0~2 {} LessThan0~3 {} LessThan0~6 {} LessThan0~7 {} LessThan0~8 {} cnt[6] {} } { 0.000ns 1.557ns 0.360ns 0.365ns 0.368ns 0.350ns 1.258ns } { 0.000ns 0.651ns 0.206ns 0.366ns 0.206ns 0.206ns 0.660ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { clk clk~clkctrl cnt[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[6] {} } { 0.000ns 0.000ns 0.143ns 0.810ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { clk clk~clkctrl cnt[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[1] {} } { 0.000ns 0.000ns 0.143ns 0.810ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk miao_out ff 8.824 ns register " "Info: tco from clock \"clk\" to destination pin \"miao_out\" through register \"ff\" is 8.824 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.731 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "div_f.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/18实验十八：时钟分频1秒/div_f.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "div_f.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/18实验十八：时钟分频1秒/div_f.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 2.731 ns ff 3 REG LCFF_X13_Y6_N9 2 " "Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.731 ns; Loc. = LCFF_X13_Y6_N9; Fanout = 2; REG Node = 'ff'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { clk~clkctrl ff } "NODE_NAME" } } { "div_f.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/18实验十八：时钟分频1秒/div_f.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.66 % ) " "Info: Total cell delay = 1.766 ns ( 64.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.965 ns ( 35.34 % ) " "Info: Total interconnect delay = 0.965 ns ( 35.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { clk clk~clkctrl ff } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { clk {} clk~combout {} clk~clkctrl {} ff {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "div_f.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/18实验十八：时钟分频1秒/div_f.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.789 ns + Longest register pin " "Info: + Longest register to pin delay is 5.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ff 1 REG LCFF_X13_Y6_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y6_N9; Fanout = 2; REG Node = 'ff'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ff } "NODE_NAME" } } { "div_f.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/18实验十八：时钟分频1秒/div_f.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.543 ns) + CELL(3.246 ns) 5.789 ns miao_out 2 PIN PIN_41 0 " "Info: 2: + IC(2.543 ns) + CELL(3.246 ns) = 5.789 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'miao_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.789 ns" { ff miao_out } "NODE_NAME" } } { "div_f.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/18实验十八：时钟分频1秒/div_f.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.246 ns ( 56.07 % ) " "Info: Total cell delay = 3.246 ns ( 56.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.543 ns ( 43.93 % ) " "Info: Total interconnect delay = 2.543 ns ( 43.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.789 ns" { ff miao_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.789 ns" { ff {} miao_out {} } { 0.000ns 2.543ns } { 0.000ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { clk clk~clkctrl ff } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { clk {} clk~combout {} clk~clkctrl {} ff {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.789 ns" { ff miao_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.789 ns" { ff {} miao_out {} } { 0.000ns 2.543ns } { 0.000ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 13 11:51:12 2012 " "Info: Processing ended: Tue Mar 13 11:51:12 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
