
                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

             Version B-2008.09 for linux -- Aug 25, 2008
              Copyright (c) 1988-2008 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
#
# Your design
#
set base_name "mips"
mips
set vnet_file "mips_final.vnet"
mips_final.vnet
set sdc_file  "mips.sdc"
mips.sdc
set sdf_file  "mips.sdf"
mips.sdf
set spef_file "mips.spef"
mips.spef
set saif_file "mips.saif"
mips.saif
#
# Libraries
#
set target_library "~matutani/lib/slow.db"
~matutani/lib/slow.db
#set target_library "~matutani/lib/fast.db"
#set target_library "~matutani/lib/slow.db"
set synthetic_library "dw_foundation.sldb"
dw_foundation.sldb
set link_library [concat "*" $target_library $synthetic_library]
* ~matutani/lib/slow.db dw_foundation.sldb
set symbol_library "generic.sldb"
generic.sldb
define_design_lib WORK -path ./WORK
1
#
# Read post-layout netlist
#
read_file -format verilog $vnet_file
Loading db file '/home/staff2/matutani/lib/slow.db'
Loading db file '/usr/local/vdec/synopsys/syn_vB-2008.09/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/local/vdec/synopsys/syn_vB-2008.09/libraries/syn/gtech.db'
Loading db file '/usr/local/vdec/synopsys/syn_vB-2008.09/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/home/cur11/j/j151080D/VLSI/10/vlsi_10/mips_final.vnet'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/cur11/j/j151080D/VLSI/10/vlsi_10/mips_final.vnet
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/cur11/j/j151080D/VLSI/10/vlsi_10/flop_WIDTH8_2.db:flop_WIDTH8_2'
Loaded 23 designs.
Current design is 'flop_WIDTH8_2'.
flop_WIDTH8_2 flop_WIDTH8_1 flop_WIDTH8_0 flopen_WIDTH8_1 flopen_WIDTH8_0 alu_WIDTH8_DW01_add_0 zerodetect_WIDTH8 alu_WIDTH8 regfile_WIDTH8_REGBITS3 mux2_WIDTH8_0 mux4_WIDTH8_0 mux4_WIDTH8_1 mux2_WIDTH8_1 mux2_WIDTH8_2 flop_WIDTH8_3 flopenr_WIDTH8 flopen_WIDTH8_2 flopen_WIDTH8_3 mux2_WIDTH3 datapath_WIDTH8_REGBITS3 alucontrol controller mips
current_design $base_name
Current design is 'mips'.
{mips}
link

  Linking design 'mips'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (23 designs)              /home/cur11/j/j151080D/VLSI/10/vlsi_10/mips.db, etc
  NangateOpenCellLibrary (library) /home/staff2/matutani/lib/slow.db
  dw_foundation.sldb (library) /usr/local/vdec/synopsys/syn_vB-2008.09/libraries/syn/dw_foundation.sldb

1
#
# Delay and RC information
#
read_sdc $sdc_file

Reading SDC version 1.7...
1
read_sdf $sdf_file
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Reading 'maximum' values for 'maximum delay analysis'. (SDFN-16)
Information: Reading 'minimum' values for 'minimum delay analysis'. (SDFN-16)
1
read_parasitics $spef_file
Information: Library unit = 1.000000 ns. (SPEF-10)
Information: Derived delay scale factor = 0.001000. (SPEF-11)
Information: Library unit = 0.001000 pF. (SPEF-10)
Information: Derived capacitance scale factor = 999.999939. (SPEF-12)
Information: Library unit = 999.999939 kOhm. (SPEF-10)
Information: Derived resistance scale factor = 0.000001. (SPEF-13)

Reading /home/cur11/j/j151080D/VLSI/10/vlsi_10/mips.spef ...

Information: Path delimiter = /. (SPEF-2)
Information: Pin delimiter = :. (SPEF-3)

789 RNETs/DNETs have been read.


0 net completion steps have been performed.
0 nets have been skipped due to partial parasitics

1
#
# Read switching activity information
#
reset_switching_activity
1
read_saif -input $saif_file -instance top/dut -unit ns -scale 1
Warning: There are 94 objects not found during annotation. (PWR-452)
1
# report_timing
# report_reference -hier
# report_power -hier
# quit
Information: Defining new variable 'base_name'. (CMD-041)
Information: Defining new variable 'saif_file'. (CMD-041)
Information: Defining new variable 'spef_file'. (CMD-041)
Information: Defining new variable 'vnet_file'. (CMD-041)
Information: Defining new variable 'sdf_file'. (CMD-041)
Information: Defining new variable 'sdc_file'. (CMD-041)
dc_shell> repo
report_annotated_check                  report_logicbist_configuration          
report_annotated_delay                  report_mode                             
report_annotated_transition             report_multibit                         
report_app_var                          report_mw_lib                           
report_area                             report_name_rules                       
report_attribute                        report_names                            
report_attributes                       report_net                              
report_auto_ungroup                     report_net_changes                      
report_autofix_configuration            report_net_characteristics              
report_autofix_element                  report_net_fanout                       
report_boundary_cell                    report_operand_isolation                
report_boundary_cell_io                 report_operating_conditions             
report_bsd_ac_port                      report_partitions                       
report_bsd_compliance                   report_pass_data                        
report_bsd_configuration                report_path_budget                      
report_bsd_instruction                  report_path_group                       
report_bsd_linkage_port                 report_pin_map                          
report_bsd_power_up_reset               report_pin_name_synonym                 
report_buffer_tree                      report_pipeline_scan_data_configuration 
report_buffer_tree_qor                  report_port                             
report_bus                              report_power                            
report_cache                            report_power_calculation                
report_case_analysis                    report_power_domain                     
report_cell                             report_power_gating                     
report_check_library_options            report_power_pin_info                   
report_clock                            report_power_switch                     
report_clock_constraint                 report_pst                              
report_clock_fanout                     report_qor                              
report_clock_gating                     report_qor_snapshot                     
report_clock_gating_check               report_reference                        
report_clock_timing                     report_resources                        
report_clock_tree                       report_retention_cell                   
report_clocks                           report_saif                             
report_compile_options                  report_scan_chain                       
report_constraint                       report_scan_compression_configuration   
report_constraints                      report_scan_configuration               
report_crpr                             report_scan_group                       
report_delay_calculation                report_scan_link                        
report_design                           report_scan_path                        
report_design_lib                       report_scan_register_type               
report_dft_clock_controller             report_scan_replacement                 
report_dft_configuration                report_scan_state                       
report_dft_connect                      report_scan_suppress_toggling           
report_dft_design                       report_supply_net                       
report_dft_drc_rules                    report_supply_port                      
report_dft_drc_violations               report_synlib                           
report_dft_equivalent_signals           report_synthetic                        
report_dft_insertion_configuration      report_target_library_subset            
report_dft_logic_usage                  report_test_assume                      
report_dft_partition                    report_test_model                       
report_dft_signal                       report_test_point_element               
report_direct_power_rail_tie            report_testability_configuration        
report_disable_timing                   report_threshold_voltage_group          
report_dp_smartgen_options              report_timing                           
report_dw_rp_group_options              report_timing_derate                    
report_fault                            report_timing_requirements              
report_fsm                              report_transitive_fanin                 
report_hierarchy                        report_transitive_fanout                
report_ideal_network                    report_ultra_optimization               
report_internal_loads                   report_units                            
report_isolate_ports                    report_use_test_model                   
report_isolation_cell                   report_wire_load                        
report_level_shifter                    report_wrapper_configuration            
report_lib                              
dc_shell> report_po
report_port              report_power_domain      report_power_switch      
report_power             report_power_gating      
report_power_calculation report_power_pin_info    
dc_shell> report_power
Information: Updating design information... (UID-85)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Invalid switching activity annotation on constant net(s) is being ignored. (PWR-421)
Warning: The derived toggle rate value (0.200000) for the clock net 'clk' conflicts with the annotated value (0.049959). Using the annotated value. (PWR-12)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mips
Version: B-2008.09
Date   : Fri Jun 22 12:55:00 2018
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/staff2/matutani/lib/slow.db)


Operating Conditions: slow   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mips                   5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 0.95 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW
[7m--More--[0m[A
[K

  Cell Internal Power  =  18.6205 uW   (66%)
  Net Switching Power  =   9.4660 uW   (34%)
                         ---------
Total Dynamic Power    =  28.0864 uW  (100%)

Cell Leakage Power     =  17.8133 uW

1
dc_shell> exit

Thank you...
