SITE_PIPS E16 IUSED:0 TUSED:0 OUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS C15 IUSED:0 TUSED:0 OUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS D15 IUSED:0 TUSED:0 OUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS G16 IUSED:0 TUSED:0 OUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS H16 IUSED:0 TUSED:0 OUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS F16 IUSED:0 TUSED:0 OUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS F15 IUSED:0 TUSED:0 OUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS G14 IUSED:0 TUSED:0 OUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS H14 IUSED:0 TUSED:0 OUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS D17 IUSED:0 TUSED:0 OUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS E17 IUSED:0 TUSED:0 OUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS J13 IUSED:0 TUSED:0 OUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS K13 IUSED:0 TUSED:0 OUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS G17 IUSED:0 TUSED:0 OUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS H17 IUSED:0 TUSED:0 OUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS SLICE_X1Y113 SRUSEDMUX:IN CEUSEDMUX:IN CLKINV:CLK CFFMUX:CX BFFMUX:BX AFFMUX:AX 
SITE_PIPS SLICE_X0Y113 SRUSEDMUX:IN CEUSEDMUX:IN CLKINV:CLK DFFMUX:DX CFFMUX:CX BFFMUX:BX AFFMUX:AX 
SITE_PIPS SLICE_X1Y112 SRUSEDMUX:IN CEUSEDMUX:IN CLKINV:CLK CFFMUX:CX BFFMUX:BX AFFMUX:AX 
SITE_PIPS SLICE_X0Y112 SRUSEDMUX:IN CEUSEDMUX:IN CLKINV:CLK DFFMUX:DX CFFMUX:CX BFFMUX:BX AFFMUX:AX 
SITE_PIPS H15 OUSED:0 
SITE_PIPS J14 IUSED:0 TUSED:0 OUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS SLICE_X1Y111 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK CFFMUX:O6 BFFMUX:O6 AFFMUX:O6 
SITE_PIPS SLICE_X0Y111 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK DFFMUX:O6 CFFMUX:O6 BFFMUX:O6 AFFMUX:O6 
SITE_PIPS SLICE_X0Y110 SRUSEDMUX:IN CEUSEDMUX:IN CLKINV:CLK BFFMUX:BX AFFMUX:AX 
SITE_PIPS C17 OUSED:0 
SITE_PIPS C16 OUSED:0 
SITE_PIPS SLICE_X0Y109 DUSED:0 CUSED:0 BUSED:0 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK AFFMUX:O6 
SITE_PIPS D18 OUSED:0 
SITE_PIPS E18 OUSED:0 
SITE_PIPS SLICE_X0Y107 DUSED:0 CUSED:0 BUSED:0 AUSED:0 
SITE_PIPS F18 OUSED:0 
SITE_PIPS G18 OUSED:0 
SITE_PIPS J18 OUSED:0 
SITE_PIPS J17 OUSED:0 
SITE_PIPS SLICE_X0Y103 AUSED:0 
SITE_PIPS SLICE_X0Y102 AUSED:0 
SITE_PIPS SLICE_X4Y102 SRUSEDMUX:0 CEUSEDMUX:1 CLKINV:CLK AFFMUX:AX 
SITE_PIPS J15 OUSED:0 
SITE_PIPS K15 OUSED:0 
SITE_PIPS SLICE_X2Y101 DCY0:DX CCY0:CX BCY0:BX ACY0:AX BOUTMUX:XOR AOUTMUX:XOR 
SITE_PIPS SLICE_X3Y101 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK DFFMUX:O6 CFFMUX:O6 BFFMUX:O6 AFFMUX:O6 
SITE_PIPS K16 OUSED:0 
SITE_PIPS SLICE_X2Y100 DCY0:DX COUTUSED:0 CCY0:CX BCY0:BX ACY0:AX DOUTMUX:XOR COUTMUX:XOR BOUTMUX:XOR AOUTMUX:XOR 
SITE_PIPS SLICE_X3Y100 DUSED:0 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK CFFMUX:O6 BFFMUX:O6 AFFMUX:O6 
SITE_PIPS SLICE_X7Y100 BUSED:0 AUSED:0 
SITE_PIPS RAMB18_X0Y40 REGCLKARDRCLKINV:REGCLKARDRCLK_B RSTREGARSTREGINV:RSTREGARSTREG_B RSTRAMBINV:RSTRAMB_B REGCLKBINV:REGCLKB_B ENBWRENINV:ENBWREN_B ENARDENINV:ENARDEN CLKARDCLKINV:CLKARDCLK RSTREGBINV:RSTREGB_B RSTRAMARSTRAMINV:RSTRAMARSTRAM_B CLKBWRCLKINV:CLKBWRCLK_B 
SITE_PIPS R11 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS SLICE_X2Y99 SRUSEDMUX:0 CEUSEDMUX:1 DCY0:DX COUTUSED:0 CLKINV:CLK CCY0:CX BCY0:BX ACY0:AX DOUTMUX:XOR COUTMUX:XOR BOUTMUX:XOR AOUTMUX:XOR AFFMUX:O5 
SITE_PIPS SLICE_X3Y99 DUSED:0 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK CFFMUX:O6 BFFMUX:O6 AFFMUX:O6 
SITE_PIPS SLICE_X1Y98 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK BFFMUX:O6 AFFMUX:O6 
SITE_PIPS SLICE_X2Y98 DCY0:DX COUTUSED:0 CCY0:CX BCY0:BX ACY0:AX DOUTMUX:XOR COUTMUX:XOR BOUTMUX:XOR AOUTMUX:XOR 
SITE_PIPS SLICE_X3Y98 DUSED:0 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK CFFMUX:O6 BFFMUX:O6 AFFMUX:O6 
SITE_PIPS K18 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS K17 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS SLICE_X1Y97 BUSED:0 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK AFFMUX:O6 
SITE_PIPS SLICE_X2Y97 PRECYINIT:AX DCY0:DX COUTUSED:0 CCY0:CX BCY0:BX ACY0:O5 DOUTMUX:XOR COUTMUX:XOR BOUTMUX:XOR AOUTMUX:XOR 
SITE_PIPS SLICE_X3Y97 DUSED:0 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK CFFMUX:O6 BFFMUX:O6 AFFMUX:O6 
SITE_PIPS SLICE_X6Y97 BUSED:0 SRUSEDMUX:IN CEUSEDMUX:IN CLKINV:CLK BOUTMUX:O6 AFFMUX:O6 
SITE_PIPS SLICE_X7Y97 CUSED:0 SRUSEDMUX:IN CEUSEDMUX:IN CLKINV:CLK COUTMUX:O5 BFFMUX:O6 AFFMUX:O6 
SITE_PIPS SLICE_X2Y96 WA7USED:0 WEMUX:CE CLKINV:CLK CDI1MUX:DI BDI1MUX:DI ADI1MUX:BDI1 AOUTMUX:F7 
SITE_PIPS SLICE_X5Y96 SRUSEDMUX:IN CEUSEDMUX:IN CLKINV:CLK AFFMUX:O6 
SITE_PIPS SLICE_X4Y96 SRUSEDMUX:0 CEUSEDMUX:1 CLKINV:CLK AFFMUX:AX 
SITE_PIPS SLICE_X6Y96 WA7USED:0 WEMUX:CE CLKINV:CLK CDI1MUX:DI BDI1MUX:DI ADI1MUX:BDI1 AOUTMUX:F7 
SITE_PIPS SLICE_X7Y96 DUSED:0 SRUSEDMUX:IN CEUSEDMUX:IN CLKINV:CLK CFFMUX:O6 BFFMUX:O6 AFFMUX:O6 
SITE_PIPS M14 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS L14 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS SLICE_X0Y95 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK DCY0:DX CCY0:CX BCY0:BX ACY0:AX DFFMUX:XOR CFFMUX:XOR BFFMUX:XOR AFFMUX:XOR 
SITE_PIPS SLICE_X2Y95 WA7USED:0 WEMUX:CE CLKINV:CLK CDI1MUX:DI BDI1MUX:DI ADI1MUX:BDI1 AOUTMUX:F7 
SITE_PIPS SLICE_X3Y95 SRUSEDMUX:0 A5FFMUX:IN_A CEUSEDMUX:1 CLKINV:CLK AOUTMUX:A5Q AFFMUX:O6 
SITE_PIPS SLICE_X5Y95 CUSED:0 BUSED:0 AUSED:0 AOUTMUX:O5 
SITE_PIPS SLICE_X4Y95 DUSED:0 CUSED:0 BUSED:0 AUSED:0 COUTMUX:O6 BOUTMUX:O5 AOUTMUX:O5 
SITE_PIPS SLICE_X6Y95 WA7USED:0 WEMUX:CE CLKINV:CLK CDI1MUX:DI BDI1MUX:DI ADI1MUX:BDI1 AOUTMUX:F7 
SITE_PIPS SLICE_X7Y95 SRUSEDMUX:0 A5FFMUX:IN_B CEUSEDMUX:1 CLKINV:CLK CFFMUX:CX BFFMUX:BX AOUTMUX:A5Q AFFMUX:O6 
SITE_PIPS SLICE_X10Y95 DCY0:DX CCY0:CX BCY0:BX ACY0:AX DOUTMUX:XOR COUTMUX:XOR BOUTMUX:XOR AOUTMUX:XOR 
SITE_PIPS SLICE_X1Y94 SRUSEDMUX:IN CEUSEDMUX:IN COUTUSED:0 CLKINV:CLK DCY0:O5 CCY0:O5 BCY0:O5 ACY0:O5 DOUTMUX:CY DFFMUX:DX CFFMUX:CX BFFMUX:BX AFFMUX:AX 
SITE_PIPS SLICE_X0Y94 SRUSEDMUX:IN CEUSEDMUX:1 COUTUSED:0 CLKINV:CLK DCY0:DX CCY0:CX BCY0:BX ACY0:AX DFFMUX:XOR CFFMUX:XOR BFFMUX:XOR AFFMUX:XOR 
SITE_PIPS SLICE_X2Y94 CUSED:0 BUSED:0 AUSED:0 
SITE_PIPS SLICE_X3Y94 DUSED:0 CUSED:0 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK BFFMUX:O6 AFFMUX:O6 
SITE_PIPS SLICE_X5Y94 DUSED:0 CUSED:0 SRUSEDMUX:IN B5FFMUX:IN_A A5FFMUX:IN_A CEUSEDMUX:IN CLKINV:CLK COUTMUX:O6 BOUTMUX:B5Q BFFMUX:O6 AOUTMUX:A5Q AFFMUX:O6 
SITE_PIPS SLICE_X4Y94 CUSED:0 BUSED:0 AUSED:0 
SITE_PIPS SLICE_X6Y94 DUSED:0 SRUSEDMUX:IN CEUSEDMUX:IN A5FFMUX:IN_A CLKINV:CLK DOUTMUX:O5 CFFMUX:O6 BFFMUX:O6 AOUTMUX:A5Q AFFMUX:O6 
SITE_PIPS SLICE_X9Y94 CUSED:0 SRUSEDMUX:IN B5FFMUX:IN_A A5FFMUX:IN_A CEUSEDMUX:IN CLKINV:CLK BOUTMUX:B5Q BFFMUX:O6 AOUTMUX:A5Q AFFMUX:O6 
SITE_PIPS SLICE_X11Y94 DUSED:0 CUSED:0 SRUSEDMUX:IN B5FFMUX:IN_A A5FFMUX:IN_A CEUSEDMUX:IN CLKINV:CLK BOUTMUX:B5Q BFFMUX:O6 AOUTMUX:A5Q AFFMUX:O6 
SITE_PIPS SLICE_X10Y94 DCY0:DX COUTUSED:0 CCY0:CX BCY0:BX ACY0:AX DOUTMUX:XOR COUTMUX:XOR BOUTMUX:XOR AOUTMUX:XOR 
SITE_PIPS L16 OUSED:0 
SITE_PIPS L15 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS SLICE_X1Y93 PRECYINIT:1 COUTUSED:0 DCY0:O5 CCY0:O5 BCY0:O5 ACY0:O5 
SITE_PIPS SLICE_X0Y93 SRUSEDMUX:IN CEUSEDMUX:1 COUTUSED:0 CLKINV:CLK DCY0:DX CCY0:CX BCY0:BX ACY0:AX DFFMUX:XOR CFFMUX:XOR BFFMUX:XOR AFFMUX:XOR 
SITE_PIPS SLICE_X2Y93 DUSED:0 CUSED:0 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK BFFMUX:O6 AFFMUX:O6 
SITE_PIPS SLICE_X3Y93 DUSED:0 CUSED:0 BUSED:0 AUSED:0 BOUTMUX:O6 AOUTMUX:O5 
SITE_PIPS SLICE_X5Y93 DUSED:0 CUSED:0 BUSED:0 AUSED:0 BOUTMUX:O6 
SITE_PIPS SLICE_X4Y93 DUSED:0 CUSED:0 BUSED:0 AUSED:0 BOUTMUX:O6 AOUTMUX:O5 
SITE_PIPS SLICE_X6Y93 SRUSEDMUX:IN CEUSEDMUX:IN DCY0:DX CLKINV:CLK CCY0:CX BCY0:BX ACY0:AX COUTMUX:XOR BOUTMUX:XOR AOUTMUX:XOR AFFMUX:O5 
SITE_PIPS SLICE_X7Y93 SRUSEDMUX:IN A5FFMUX:IN_A CEUSEDMUX:IN CLKINV:CLK AOUTMUX:A5Q AFFMUX:O6 
SITE_PIPS SLICE_X9Y93 CUSED:0 SRUSEDMUX:IN B5FFMUX:IN_A A5FFMUX:IN_A CEUSEDMUX:IN CLKINV:CLK BOUTMUX:B5Q BFFMUX:O6 AOUTMUX:A5Q AFFMUX:O6 
SITE_PIPS SLICE_X11Y93 DUSED:0 SRUSEDMUX:IN B5FFMUX:IN_A A5FFMUX:IN_A C5FFMUX:IN_A CEUSEDMUX:IN CLKINV:CLK DOUTMUX:O6 COUTMUX:C5Q CFFMUX:O6 BOUTMUX:B5Q BFFMUX:O6 AOUTMUX:A5Q AFFMUX:O6 
SITE_PIPS SLICE_X10Y93 DCY0:DX COUTUSED:0 CCY0:CX BCY0:BX ACY0:AX DOUTMUX:XOR COUTMUX:XOR BOUTMUX:XOR AOUTMUX:XOR 
SITE_PIPS SLICE_X0Y92 PRECYINIT:0 SRUSEDMUX:IN CEUSEDMUX:1 COUTUSED:0 CLKINV:CLK DCY0:DX CCY0:CX BCY0:BX ACY0:AX DFFMUX:XOR CFFMUX:XOR BFFMUX:XOR AFFMUX:XOR 
SITE_PIPS SLICE_X2Y92 DUSED:0 CUSED:0 BUSED:0 AUSED:0 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK DOUTMUX:O6 COUTMUX:O6 BOUTMUX:O5 AFFMUX:O5 
SITE_PIPS SLICE_X3Y92 DUSED:0 AUSED:0 SRUSEDMUX:IN CEUSEDMUX:IN CLKINV:CLK CFFMUX:O6 BFFMUX:O6 AOUTMUX:O5 
SITE_PIPS SLICE_X5Y92 SRUSEDMUX:IN B5FFMUX:IN_A A5FFMUX:IN_A CEUSEDMUX:IN CLKINV:CLK BOUTMUX:B5Q BFFMUX:O6 AOUTMUX:A5Q AFFMUX:O6 
SITE_PIPS SLICE_X4Y92 DUSED:0 BUSED:0 SRUSEDMUX:IN CEUSEDMUX:IN CLKINV:CLK CFFMUX:O6 BOUTMUX:O5 AFFMUX:O6 
SITE_PIPS SLICE_X6Y92 DCY0:DX COUTUSED:0 CCY0:CX BCY0:BX ACY0:AX DOUTMUX:XOR COUTMUX:XOR BOUTMUX:XOR AOUTMUX:XOR 
SITE_PIPS SLICE_X7Y92 DUSED:0 CUSED:0 BUSED:0 AUSED:0 AOUTMUX:O5 
SITE_PIPS SLICE_X11Y92 SRUSEDMUX:IN B5FFMUX:IN_A A5FFMUX:IN_A C5FFMUX:IN_A CEUSEDMUX:IN CLKINV:CLK COUTMUX:C5Q CFFMUX:O6 BOUTMUX:B5Q BFFMUX:O6 AOUTMUX:A5Q AFFMUX:O6 
SITE_PIPS SLICE_X10Y92 DCY0:DX COUTUSED:0 CCY0:CX BCY0:BX ACY0:AX DOUTMUX:XOR COUTMUX:XOR BOUTMUX:XOR AOUTMUX:XOR 
SITE_PIPS M18 OUSED:0 
SITE_PIPS L18 OUSED:0 
SITE_PIPS SLICE_X1Y91 BUSED:0 AUSED:0 BOUTMUX:O5 AOUTMUX:O5 
SITE_PIPS SLICE_X0Y91 BUSED:0 AUSED:0 AOUTMUX:O5 
SITE_PIPS SLICE_X2Y91 DUSED:0 CUSED:0 BUSED:0 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK COUTMUX:O6 BOUTMUX:O5 AFFMUX:O6 
SITE_PIPS SLICE_X3Y91 DUSED:0 CUSED:0 BUSED:0 SRUSEDMUX:IN A5FFMUX:IN_A CEUSEDMUX:IN CLKINV:CLK AOUTMUX:A5Q AFFMUX:O6 
SITE_PIPS SLICE_X5Y91 CUSED:0 AUSED:0 SRUSEDMUX:IN CEUSEDMUX:IN CLKINV:CLK DFFMUX:O6 COUTMUX:O5 BFFMUX:O6 AOUTMUX:O5 
SITE_PIPS SLICE_X4Y91 CUSED:0 BUSED:0 AUSED:0 AOUTMUX:O5 
SITE_PIPS SLICE_X6Y91 PRECYINIT:AX SRUSEDMUX:IN CEUSEDMUX:IN DCY0:DX COUTUSED:0 CLKINV:CLK CCY0:CX BCY0:BX ACY0:O5 DOUTMUX:XOR COUTMUX:XOR BOUTMUX:XOR BFFMUX:O5 AOUTMUX:XOR 
SITE_PIPS SLICE_X7Y91 DUSED:0 SRUSEDMUX:IN B5FFMUX:IN_A A5FFMUX:IN_A CEUSEDMUX:IN CLKINV:CLK CFFMUX:O6 BOUTMUX:B5Q BFFMUX:O6 AOUTMUX:A5Q AFFMUX:O6 
SITE_PIPS SLICE_X11Y91 SRUSEDMUX:IN CEUSEDMUX:IN CLKINV:CLK AOUTMUX:O5 AFFMUX:O6 
SITE_PIPS SLICE_X10Y91 DCY0:DX COUTUSED:0 CCY0:CX BCY0:BX ACY0:AX DOUTMUX:XOR COUTMUX:XOR BOUTMUX:XOR AOUTMUX:XOR 
SITE_PIPS SLICE_X1Y90 SRUSEDMUX:IN A5FFMUX:IN_A CEUSEDMUX:IN CLKINV:CLK AOUTMUX:A5Q AFFMUX:O6 
SITE_PIPS SLICE_X2Y90 DUSED:0 AUSED:0 SRUSEDMUX:IN CEUSEDMUX:IN B5FFMUX:IN_A CLKINV:CLK DOUTMUX:O5 CFFMUX:O6 BOUTMUX:B5Q BFFMUX:O6 AOUTMUX:O5 
SITE_PIPS SLICE_X3Y90 PRECYINIT:0 SRUSEDMUX:IN CEUSEDMUX:IN COUTUSED:0 CLKINV:CLK DCY0:O5 CCY0:O5 BCY0:O5 ACY0:O5 DOUTMUX:CY DFFMUX:DX CFFMUX:CX BFFMUX:BX AFFMUX:AX 
SITE_PIPS SLICE_X5Y90 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK DCY0:DX CCY0:CX BCY0:BX ACY0:AX AFFMUX:XOR 
SITE_PIPS SLICE_X4Y90 DUSED:0 CUSED:0 BUSED:0 AUSED:0 AOUTMUX:O5 
SITE_PIPS SLICE_X6Y90 CUSED:0 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK BFFMUX:O6 AFFMUX:O6 
SITE_PIPS SLICE_X7Y90 DUSED:0 CUSED:0 BUSED:0 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK AFFMUX:O6 
SITE_PIPS SLICE_X8Y90 AUSED:0 SRUSEDMUX:IN CEUSEDMUX:1 B5FFMUX:IN_A CLKINV:CLK BOUTMUX:B5Q BFFMUX:O6 AFFMUX:O5 
SITE_PIPS SLICE_X10Y90 PRECYINIT:AX DCY0:DX COUTUSED:0 CCY0:CX BCY0:BX ACY0:O5 DOUTMUX:XOR COUTMUX:XOR BOUTMUX:XOR AOUTMUX:XOR 
SITE_PIPS R13 OUSED:0 
SITE_PIPS R12 OUSED:0 
SITE_PIPS SLICE_X1Y89 PRECYINIT:0 SRUSEDMUX:IN CEUSEDMUX:IN COUTUSED:0 CLKINV:CLK DCY0:O5 CCY0:O5 BCY0:O5 ACY0:O5 DOUTMUX:CY CFFMUX:CX BFFMUX:BX AFFMUX:AX 
SITE_PIPS SLICE_X0Y89 SRUSEDMUX:IN CEUSEDMUX:IN CLKINV:CLK AFFMUX:O6 
SITE_PIPS SLICE_X2Y89 SRUSEDMUX:IN CEUSEDMUX:IN A5FFMUX:IN_A B5FFMUX:IN_A C5FFMUX:IN_A CLKINV:CLK COUTMUX:C5Q CFFMUX:O6 BOUTMUX:B5Q BFFMUX:O6 AOUTMUX:A5Q AFFMUX:O6 
SITE_PIPS SLICE_X3Y89 SRUSEDMUX:IN CEUSEDMUX:IN CLKINV:CLK CFFMUX:O6 BFFMUX:O6 AFFMUX:O6 
SITE_PIPS SLICE_X5Y89 SRUSEDMUX:IN CEUSEDMUX:1 COUTUSED:0 CLKINV:CLK DCY0:DX CCY0:CX BCY0:BX ACY0:AX DFFMUX:XOR CFFMUX:XOR BFFMUX:XOR AFFMUX:XOR 
SITE_PIPS SLICE_X1Y88 CUSED:0 BUSED:0 AUSED:0 
SITE_PIPS SLICE_X0Y88 DUSED:0 CUSED:0 BUSED:0 AUSED:0 
SITE_PIPS SLICE_X2Y88 PRECYINIT:0 SRUSEDMUX:IN CEUSEDMUX:IN DCY0:O5 COUTUSED:0 CLKINV:CLK CCY0:O5 BCY0:O5 ACY0:O5 DOUTMUX:CY DFFMUX:DX CFFMUX:CX BFFMUX:BX AFFMUX:AX 
SITE_PIPS SLICE_X5Y88 SRUSEDMUX:IN CEUSEDMUX:1 COUTUSED:0 CLKINV:CLK DCY0:DX CCY0:CX BCY0:BX ACY0:AX DFFMUX:XOR CFFMUX:XOR BFFMUX:XOR AFFMUX:XOR 
SITE_PIPS SLICE_X4Y88 DUSED:0 CUSED:0 BUSED:0 AUSED:0 COUTMUX:O6 BOUTMUX:O6 AOUTMUX:O6 
SITE_PIPS SLICE_X6Y88 BUSED:0 AUSED:0 AOUTMUX:O6 
SITE_PIPS M13 OUSED:0 
SITE_PIPS L13 OUSED:0 
SITE_PIPS SLICE_X5Y87 PRECYINIT:0 SRUSEDMUX:IN CEUSEDMUX:1 COUTUSED:0 CLKINV:CLK DCY0:DX CCY0:CX BCY0:BX ACY0:AX DFFMUX:XOR CFFMUX:XOR BFFMUX:XOR AFFMUX:XOR 
SITE_PIPS SLICE_X4Y87 AUSED:0 
SITE_PIPS T18 OUSED:0 
SITE_PIPS R18 OUSED:0 
SITE_PIPS P14 OUSED:0 
SITE_PIPS N14 OUSED:0 
SITE_PIPS SLICE_X2Y82 SRUSEDMUX:IN CEUSEDMUX:1 DCY0:DX CLKINV:CLK CCY0:CX BCY0:BX ACY0:AX BFFMUX:XOR AFFMUX:XOR 
SITE_PIPS SLICE_X4Y82 SRUSEDMUX:0 CEUSEDMUX:1 CLKINV:CLK DFFMUX:DX CFFMUX:CX BFFMUX:BX AFFMUX:AX 
SITE_PIPS P18 OUSED:0 
SITE_PIPS N17 OUSED:0 
SITE_PIPS SLICE_X2Y81 SRUSEDMUX:IN CEUSEDMUX:1 DCY0:DX COUTUSED:0 CLKINV:CLK CCY0:CX BCY0:BX ACY0:AX DFFMUX:XOR CFFMUX:XOR BFFMUX:XOR AFFMUX:XOR 
SITE_PIPS SLICE_X3Y81 BUSED:0 AUSED:0 AOUTMUX:O6 
SITE_PIPS SLICE_X2Y80 SRUSEDMUX:IN CEUSEDMUX:1 DCY0:DX COUTUSED:0 CLKINV:CLK CCY0:CX BCY0:BX ACY0:AX DFFMUX:XOR CFFMUX:XOR BFFMUX:XOR AFFMUX:XOR 
SITE_PIPS SLICE_X3Y80 AUSED:0 
SITE_PIPS SLICE_X6Y80 DCY0:DX CCY0:CX BCY0:BX ACY0:AX AOUTMUX:XOR 
SITE_PIPS M17 OUSED:0 
SITE_PIPS M16 OUSED:0 
SITE_PIPS SLICE_X0Y79 DUSED:0 CUSED:0 SRUSEDMUX:IN A5FFMUX:IN_B CEUSEDMUX:1 CLKINV:CLK BFFMUX:O6 AOUTMUX:A5Q AFFMUX:O6 
SITE_PIPS SLICE_X2Y79 PRECYINIT:AX SRUSEDMUX:IN CEUSEDMUX:1 DCY0:DX COUTUSED:0 CLKINV:CLK CCY0:CX BCY0:BX ACY0:O5 DFFMUX:XOR CFFMUX:XOR BFFMUX:XOR AFFMUX:XOR 
SITE_PIPS SLICE_X3Y79 AUSED:0 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK AFFMUX:O5 
SITE_PIPS SLICE_X6Y79 DCY0:DX COUTUSED:0 CCY0:CX BCY0:BX ACY0:AX DOUTMUX:XOR COUTMUX:XOR BOUTMUX:XOR AOUTMUX:XOR 
SITE_PIPS SLICE_X7Y79 SRUSEDMUX:IN B5FFMUX:IN_A A5FFMUX:IN_A CEUSEDMUX:IN CLKINV:CLK BOUTMUX:B5Q BFFMUX:O6 AOUTMUX:A5Q AFFMUX:O6 
SITE_PIPS SLICE_X0Y78 DUSED:0 CUSED:0 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK BFFMUX:O6 AFFMUX:O6 
SITE_PIPS SLICE_X5Y78 DUSED:0 SRUSEDMUX:IN B5FFMUX:IN_A A5FFMUX:IN_A CEUSEDMUX:IN CLKINV:CLK CFFMUX:O6 BOUTMUX:B5Q BFFMUX:O6 AOUTMUX:A5Q AFFMUX:O6 
SITE_PIPS SLICE_X6Y78 DCY0:DX COUTUSED:0 CCY0:CX BCY0:BX ACY0:AX DOUTMUX:XOR COUTMUX:XOR BOUTMUX:XOR AOUTMUX:XOR 
SITE_PIPS SLICE_X7Y78 DUSED:0 CUSED:0 BUSED:0 AUSED:0 
SITE_PIPS N16 OUSED:0 
SITE_PIPS N15 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS SLICE_X0Y77 DUSED:0 CUSED:0 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK COUTMUX:O6 BFFMUX:O6 AFFMUX:O6 
SITE_PIPS SLICE_X4Y77 SRUSEDMUX:0 CEUSEDMUX:1 CLKINV:CLK AFFMUX:AX 
SITE_PIPS SLICE_X6Y77 PRECYINIT:AX SRUSEDMUX:IN CEUSEDMUX:IN DCY0:DX COUTUSED:0 CLKINV:CLK CCY0:CX BCY0:BX ACY0:O5 DOUTMUX:XOR COUTMUX:XOR BOUTMUX:XOR BFFMUX:O5 AOUTMUX:XOR 
SITE_PIPS SLICE_X7Y77 DUSED:0 AUSED:0 SRUSEDMUX:IN B5FFMUX:IN_A C5FFMUX:IN_A CEUSEDMUX:IN CLKINV:CLK COUTMUX:C5Q CFFMUX:O6 BOUTMUX:B5Q BFFMUX:O6 AOUTMUX:O5 
SITE_PIPS SLICE_X0Y76 DUSED:0 CUSED:0 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK BFFMUX:O6 AFFMUX:O6 
SITE_PIPS R17 OUSED:0 
SITE_PIPS P17 OUSED:0 
SITE_PIPS SLICE_X0Y75 CUSED:0 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK BFFMUX:O6 AFFMUX:O6 
SITE_PIPS R15 OUSED:0 
SITE_PIPS P15 OUSED:0 
SITE_PIPS SLICE_X0Y72 SRUSEDMUX:IN CEUSEDMUX:IN CLKINV:CLK CFFMUX:CX BFFMUX:BX AFFMUX:AX 
SITE_PIPS T15 OUSED:0 
SITE_PIPS T14 OUSED:0 
SITE_PIPS T16 OUSED:0 
SITE_PIPS R16 OUSED:0 
SITE_PIPS SLICE_X4Y68 SRUSEDMUX:0 CEUSEDMUX:1 CLKINV:CLK BFFMUX:BX AFFMUX:AX 
SITE_PIPS V16 OUSED:0 
SITE_PIPS V15 OUSED:0 
SITE_PIPS SLICE_X0Y67 SRUSEDMUX:IN CEUSEDMUX:IN CLKINV:CLK AFFMUX:AX 
SITE_PIPS SLICE_X3Y67 SRUSEDMUX:IN CEUSEDMUX:IN CLKINV:CLK AFFMUX:O6 
SITE_PIPS SLICE_X0Y66 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK AFFMUX:O6 
SITE_PIPS SLICE_X2Y66 DUSED:0 CUSED:0 BUSED:0 AUSED:0 SRUSEDMUX:IN CEUSEDMUX:IN CLKINV:CLK DOUTMUX:O6 AFFMUX:AX 
SITE_PIPS SLICE_X3Y66 BUSED:0 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK BOUTMUX:O5 AFFMUX:O6 
SITE_PIPS SLICE_X4Y66 SRUSEDMUX:IN CEUSEDMUX:IN CLKINV:CLK AFFMUX:O6 
SITE_PIPS U18 OUSED:0 
SITE_PIPS U17 OUSED:0 
SITE_PIPS SLICE_X1Y65 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK DFFMUX:O6 CFFMUX:O6 BFFMUX:O6 AFFMUX:O6 
SITE_PIPS SLICE_X0Y65 SRUSEDMUX:IN CEUSEDMUX:IN CLKINV:CLK DFFMUX:DX CFFMUX:CX BFFMUX:BX AFFMUX:AX 
SITE_PIPS SLICE_X2Y65 DUSED:0 BUSED:0 AUSED:0 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK CFFMUX:O6 BOUTMUX:O5 AOUTMUX:O5 
SITE_PIPS SLICE_X3Y65 DUSED:0 CUSED:0 BUSED:0 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK BOUTMUX:O5 AFFMUX:O6 
SITE_PIPS SLICE_X5Y65 SRUSEDMUX:IN CEUSEDMUX:IN CLKINV:CLK BFFMUX:O6 AFFMUX:O6 
SITE_PIPS SLICE_X4Y65 CUSED:0 BUSED:0 SRUSEDMUX:IN A5FFMUX:IN_A CEUSEDMUX:IN CLKINV:CLK COUTMUX:O6 AOUTMUX:A5Q AFFMUX:O6 
SITE_PIPS SLICE_X1Y64 DUSED:0 CUSED:0 BUSED:0 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK AFFMUX:O6 
SITE_PIPS SLICE_X0Y64 BUSED:0 AUSED:0 SRUSEDMUX:IN CEUSEDMUX:IN CLKINV:CLK DFFMUX:DX CFFMUX:CX BFFMUX:BX AOUTMUX:O5 AFFMUX:AX 
SITE_PIPS SLICE_X2Y64 DUSED:0 CUSED:0 BUSED:0 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK AFFMUX:O6 
SITE_PIPS SLICE_X3Y64 DUSED:0 BUSED:0 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK CFFMUX:O6 BOUTMUX:O5 AFFMUX:O6 
SITE_PIPS SLICE_X5Y64 SRUSEDMUX:IN B5FFMUX:IN_A A5FFMUX:IN_A CEUSEDMUX:IN CLKINV:CLK CFFMUX:O6 BOUTMUX:B5Q BFFMUX:O6 AOUTMUX:A5Q AFFMUX:O6 
SITE_PIPS SLICE_X4Y64 DUSED:0 CUSED:0 BUSED:0 SRUSEDMUX:IN CEUSEDMUX:IN CLKINV:CLK COUTMUX:O6 AFFMUX:O6 
SITE_PIPS V17 OUSED:0 
SITE_PIPS U16 OUSED:0 
SITE_PIPS SLICE_X1Y63 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK DFFMUX:O6 CFFMUX:O6 BFFMUX:O6 AFFMUX:O6 
SITE_PIPS SLICE_X0Y63 SRUSEDMUX:IN B5FFMUX:IN_B A5FFMUX:IN_B CEUSEDMUX:IN CLKINV:CLK DFFMUX:DX CFFMUX:CX BOUTMUX:B5Q BFFMUX:O6 AOUTMUX:A5Q AFFMUX:O6 
SITE_PIPS SLICE_X2Y63 DUSED:0 CUSED:0 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK DOUTMUX:O6 BFFMUX:O6 AFFMUX:O6 
SITE_PIPS SLICE_X3Y63 CUSED:0 SRUSEDMUX:IN B5FFMUX:IN_A CEUSEDMUX:IN CLKINV:CLK BOUTMUX:B5Q BFFMUX:O6 AFFMUX:O6 
SITE_PIPS SLICE_X4Y63 DUSED:0 SRUSEDMUX:IN B5FFMUX:IN_A CEUSEDMUX:IN CLKINV:CLK CFFMUX:O6 BOUTMUX:B5Q BFFMUX:O6 AFFMUX:O6 
SITE_PIPS SLICE_X1Y62 CUSED:0 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK BFFMUX:O6 AFFMUX:O6 
SITE_PIPS SLICE_X0Y62 SRUSEDMUX:IN CEUSEDMUX:IN CLKINV:CLK CFFMUX:CX BFFMUX:BX AFFMUX:AX 
SITE_PIPS SLICE_X2Y62 BUSED:0 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK AFFMUX:O6 
SITE_PIPS U11 OUSED:0 
SITE_PIPS T11 OUSED:0 
SITE_PIPS V12 OUSED:0 
SITE_PIPS U12 OUSED:0 
SITE_PIPS V11 OUSED:0 
SITE_PIPS V10 OUSED:0 
SITE_PIPS V14 OUSED:0 
SITE_PIPS U14 OUSED:0 
SITE_PIPS U13 OUSED:0 
SITE_PIPS T13 OUSED:0 
SITE_PIPS T10 OUSED:0 
SITE_PIPS T9 OUSED:0 
SITE_PIPS R10 OUSED:0 
VCC_SOURCES 
GND_SOURCES SLICE_X2Y101/D6LUT/O6 SLICE_X2Y101/C6LUT/O6 SLICE_X2Y97/A5LUT/O5 SLICE_X6Y93/D6LUT/O6 SLICE_X6Y91/A5LUT/O5 SLICE_X5Y90/D6LUT/O6 SLICE_X5Y90/C6LUT/O6 SLICE_X5Y90/B6LUT/O6 SLICE_X10Y90/A5LUT/O5 SLICE_X2Y82/D6LUT/O6 SLICE_X2Y82/C6LUT/O6 SLICE_X6Y80/D6LUT/O6 SLICE_X6Y80/C6LUT/O6 SLICE_X6Y80/B6LUT/O6 SLICE_X2Y79/A5LUT/O5 SLICE_X6Y77/A5LUT/O5 
LUT_RTS SLICE_X2Y101/B6LUT/A6/O6 SLICE_X2Y101/A6LUT/A6/O6 SLICE_X2Y100/D6LUT/A6/O6 SLICE_X2Y100/C6LUT/A6/O6 SLICE_X2Y100/B6LUT/A6/O6 SLICE_X2Y100/A6LUT/A6/O6 SLICE_X2Y99/D6LUT/A6/O6 SLICE_X2Y99/C6LUT/A6/O6 SLICE_X2Y99/B6LUT/A6/O6 SLICE_X2Y99/A6LUT/A2/O6 SLICE_X2Y99/A5LUT/A4/O5 SLICE_X2Y98/D6LUT/A6/O6 SLICE_X2Y98/C6LUT/A6/O6 SLICE_X2Y98/B6LUT/A6/O6 SLICE_X2Y98/A6LUT/A6/O6 SLICE_X2Y97/D6LUT/A6/O6 SLICE_X2Y97/C6LUT/A6/O6 SLICE_X2Y97/B6LUT/A6/O6 SLICE_X2Y97/A6LUT/A5/O6 SLICE_X0Y95/D6LUT/A6/O6 SLICE_X0Y95/C6LUT/A6/O6 SLICE_X0Y95/B6LUT/A6/O6 SLICE_X0Y95/A6LUT/A6/O6 SLICE_X10Y95/D6LUT/A6/O6 SLICE_X10Y95/C6LUT/A6/O6 SLICE_X10Y95/B6LUT/A6/O6 SLICE_X10Y95/A6LUT/A6/O6 SLICE_X0Y94/D6LUT/A6/O6 SLICE_X0Y94/C6LUT/A6/O6 SLICE_X0Y94/B6LUT/A6/O6 SLICE_X0Y94/A6LUT/A6/O6 SLICE_X10Y94/D6LUT/A6/O6 SLICE_X10Y94/C6LUT/A6/O6 SLICE_X10Y94/B6LUT/A6/O6 SLICE_X10Y94/A6LUT/A6/O6 SLICE_X0Y93/D6LUT/A6/O6 SLICE_X0Y93/C6LUT/A6/O6 SLICE_X0Y93/B6LUT/A6/O6 SLICE_X0Y93/A6LUT/A6/O6 SLICE_X6Y93/C6LUT/A6/O6 SLICE_X6Y93/B6LUT/A6/O6 SLICE_X6Y93/A6LUT/A5/O6 SLICE_X6Y93/A5LUT/A1/O5 SLICE_X10Y93/D6LUT/A6/O6 SLICE_X10Y93/C6LUT/A6/O6 SLICE_X10Y93/B6LUT/A6/O6 SLICE_X10Y93/A6LUT/A6/O6 SLICE_X0Y92/D6LUT/A6/O6 SLICE_X0Y92/C6LUT/A6/O6 SLICE_X0Y92/B6LUT/A6/O6 SLICE_X6Y92/D6LUT/A6/O6 SLICE_X6Y92/C6LUT/A6/O6 SLICE_X6Y92/B6LUT/A6/O6 SLICE_X6Y92/A6LUT/A6/O6 SLICE_X10Y92/D6LUT/A6/O6 SLICE_X10Y92/C6LUT/A6/O6 SLICE_X10Y92/B6LUT/A6/O6 SLICE_X10Y92/A6LUT/A6/O6 SLICE_X6Y91/D6LUT/A6/O6 SLICE_X6Y91/C6LUT/A6/O6 SLICE_X6Y91/B6LUT/A1/O6 SLICE_X6Y91/B5LUT/A4/O5 SLICE_X6Y91/A6LUT/A5/O6 SLICE_X10Y91/D6LUT/A6/O6 SLICE_X10Y91/C6LUT/A6/O6 SLICE_X10Y91/B6LUT/A6/O6 SLICE_X10Y91/A6LUT/A6/O6 SLICE_X10Y90/D6LUT/A6/O6 SLICE_X10Y90/C6LUT/A6/O6 SLICE_X10Y90/B6LUT/A6/O6 SLICE_X10Y90/A6LUT/A1/O6 SLICE_X2Y82/B6LUT/A6/O6 SLICE_X2Y82/A6LUT/A6/O6 SLICE_X2Y81/D6LUT/A6/O6 SLICE_X2Y81/C6LUT/A6/O6 SLICE_X2Y81/B6LUT/A6/O6 SLICE_X2Y81/A6LUT/A6/O6 SLICE_X2Y80/D6LUT/A6/O6 SLICE_X2Y80/C6LUT/A6/O6 SLICE_X2Y80/B6LUT/A6/O6 SLICE_X2Y80/A6LUT/A6/O6 SLICE_X6Y80/A6LUT/A6/O6 SLICE_X2Y79/D6LUT/A6/O6 SLICE_X2Y79/C6LUT/A6/O6 SLICE_X2Y79/B6LUT/A6/O6 SLICE_X2Y79/A6LUT/A3/O6 SLICE_X6Y79/D6LUT/A6/O6 SLICE_X6Y79/C6LUT/A6/O6 SLICE_X6Y79/B6LUT/A6/O6 SLICE_X6Y79/A6LUT/A6/O6 SLICE_X6Y78/D6LUT/A6/O6 SLICE_X6Y78/C6LUT/A6/O6 SLICE_X6Y78/B6LUT/A6/O6 SLICE_X6Y78/A6LUT/A6/O6 SLICE_X6Y77/D6LUT/A6/O6 SLICE_X6Y77/C6LUT/A6/O6 SLICE_X6Y77/B6LUT/A1/O6 SLICE_X6Y77/B5LUT/A3/O5 SLICE_X6Y77/A6LUT/A3/O6 SLICE_X0Y63/B6LUT/A6/O6 SLICE_X0Y63/A6LUT/A6/O6 
INTRASITE FSM_sequential_state_reg[0]_i_1__0_n_0
INTRASITE FSM_sequential_state_reg[0]_i_1__1_n_0
INTRASITE FSM_sequential_state_reg[0]_i_1_n_0
INTERSITE FSM_sequential_state_reg[0]_i_2__0_n_0 SLICE_X0Y76/D SLICE_X0Y76/A1 
ROUTE FSM_sequential_state_reg[0]_i_2__0_n_0 CLBLL_L_X2Y76/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X2Y76/INT_L.LOGIC_OUTS_L15->>IMUX_L7 CLBLL_L_X2Y76/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1
INTERSITE FSM_sequential_state_reg[0]_i_2_n_0 SLICE_X7Y77/D SLICE_X0Y77/A1 
ROUTE FSM_sequential_state_reg[0]_i_2_n_0 CLBLM_R_X5Y77/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X5Y77/INT_R.LOGIC_OUTS11->>WW4BEG3 INT_R_X1Y77/INT_R.WW4END3->>ER1BEG3 INT_L_X2Y77/INT_L.ER1END3->>IMUX_L7 CLBLL_L_X2Y77/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1
INTERSITE FSM_sequential_state_reg[0]_i_3_n_0 SLICE_X7Y78/C SLICE_X7Y77/D3 
ROUTE FSM_sequential_state_reg[0]_i_3_n_0 CLBLM_R_X5Y78/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X5Y78/INT_R.LOGIC_OUTS10->>SR1BEG3 INT_R_X5Y77/INT_R.SR1END3->>IMUX39 CLBLM_R_X5Y77/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3
INTERSITE FSM_sequential_state_reg[0]_i_4_n_0 SLICE_X7Y77/D4 SLICE_X7Y77/AMUX 
ROUTE FSM_sequential_state_reg[0]_i_4_n_0 CLBLM_R_X5Y77/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X5Y77/INT_R.LOGIC_OUTS16->>IMUX37 CLBLM_R_X5Y77/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4
INTERSITE FSM_sequential_state_reg[0]_i_5_n_0 SLICE_X7Y78/D SLICE_X7Y77/D5 
ROUTE FSM_sequential_state_reg[0]_i_5_n_0 CLBLM_R_X5Y78/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X5Y78/INT_R.LOGIC_OUTS11->>SL1BEG3 INT_R_X5Y77/INT_R.SL1END3->>IMUX46 CLBLM_R_X5Y77/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5
INTRASITE FSM_sequential_state_reg[1]_i_1__0_n_0
INTRASITE FSM_sequential_state_reg[1]_i_1__1_n_0
INTRASITE FSM_sequential_state_reg[1]_i_1_n_0
INTERSITE FSM_sequential_state_reg[2]_i_10_n_0 SLICE_X4Y88/A SLICE_X4Y88/D4 
ROUTE FSM_sequential_state_reg[2]_i_10_n_0 CLBLL_L_X4Y88/CLBLL_L.CLBLL_LL_A->>CLBLL_LL_AMUX CLBLL_L_X4Y88/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X4Y88/INT_L.LOGIC_OUTS_L20->>IMUX_L44 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4
INTERSITE FSM_sequential_state_reg[2]_i_11_n_0 SLICE_X6Y88/A SLICE_X4Y88/D3 
ROUTE FSM_sequential_state_reg[2]_i_11_n_0 CLBLM_R_X5Y88/CLBLM_R.CLBLM_M_A->>CLBLM_M_AMUX CLBLM_R_X5Y88/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X5Y88/INT_R.LOGIC_OUTS20->>WR1BEG3 INT_L_X4Y88/INT_L.WR1END3->>IMUX_L38 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3
INTRASITE FSM_sequential_state_reg[2]_i_1__0_n_0
INTRASITE FSM_sequential_state_reg[2]_i_1__1_n_0
INTRASITE FSM_sequential_state_reg[2]_i_1_n_0
INTERSITE FSM_sequential_state_reg[2]_i_2__0_n_0 SLICE_X7Y90/C SLICE_X7Y90/A6 
ROUTE FSM_sequential_state_reg[2]_i_2__0_n_0 CLBLM_R_X5Y90/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X5Y90/INT_R.LOGIC_OUTS10->>IMUX5 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6
INTERSITE FSM_sequential_state_reg[2]_i_3_n_0 SLICE_X7Y90/A4 SLICE_X7Y90/B SLICE_X6Y90/A2 SLICE_X6Y90/B2 
ROUTE FSM_sequential_state_reg[2]_i_3_n_0 CLBLM_R_X5Y90/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X5Y90/INT_R.LOGIC_OUTS9->>IMUX2 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_R_X5Y90/INT_R.LOGIC_OUTS9->>IMUX18 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_R_X5Y90/INT_R.LOGIC_OUTS9->>IMUX10 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4
INTERSITE FSM_sequential_state_reg[2]_i_4_n_0 SLICE_X6Y90/C SLICE_X6Y90/A6 SLICE_X7Y90/A1 SLICE_X6Y90/B6 
ROUTE FSM_sequential_state_reg[2]_i_4_n_0 CLBLM_R_X5Y90/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X5Y90/INT_R.LOGIC_OUTS14->>BYP_ALT2 INT_R_X5Y90/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X5Y90/INT_R.BYP_BOUNCE2->>IMUX6 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_R_X5Y90/INT_R.LOGIC_OUTS14->>IMUX12 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X5Y90/INT_R.LOGIC_OUTS14->>IMUX4 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6
INTERSITE FSM_sequential_state_reg[2]_i_6_n_0 SLICE_X8Y90/A SLICE_X7Y90/B5 
ROUTE FSM_sequential_state_reg[2]_i_6_n_0 CLBLM_R_X7Y90/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X7Y90/INT_R.LOGIC_OUTS12->>WW2BEG0 INT_R_X5Y90/INT_R.WW2END0->>IMUX25 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5
INTERSITE FSM_sequential_state_reg[2]_i_8_n_0 SLICE_X4Y88/B SLICE_X4Y88/C5 
ROUTE FSM_sequential_state_reg[2]_i_8_n_0 CLBLL_L_X4Y88/CLBLL_L.CLBLL_LL_B->>CLBLL_LL_BMUX CLBLL_L_X4Y88/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X4Y88/INT_L.LOGIC_OUTS_L21->>IMUX_L31 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5
INTERSITE FSM_sequential_state_reg[2]_i_9_n_0 SLICE_X4Y88/C4 SLICE_X6Y88/B 
ROUTE FSM_sequential_state_reg[2]_i_9_n_0 CLBLM_R_X5Y88/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X5Y88/INT_R.LOGIC_OUTS13->>WR1BEG2 INT_L_X4Y88/INT_L.WR1END2->>IMUX_L28 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4
INTRASITE FSM_sequential_state_reg[3]_i_1_n_0
INTRASITE HS_next
INTRASITE Hsync
INTERSITE Hsync_OBUF SLICE_X3Y66/AQ P18/O 
ROUTE Hsync_OBUF CLBLM_R_X3Y66/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X3Y66/INT_R.LOGIC_OUTS0->>NW6BEG0 INT_R_X1Y70/INT_R.NW6END0->>NN6BEG0 INT_R_X1Y76/INT_R.NN6END0->>NW6BEG0 INT_L_X0Y80/INT_L.NE6END0->>NE2BEG0 INT_R_X1Y81/INT_R.NE2END0->>WR1BEG1 INT_L_X0Y81/INT_L.WR1END1->>IMUX_L34 LIOI3_TBYTESRC_X0Y81/LIOI3_TBYTESRC.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_TBYTESRC_X0Y81/LIOI3_TBYTESRC.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_TBYTESRC_X0Y81/LIOI3_TBYTESRC.LIOI_OLOGIC1_OQ->>LIOI_O1
INTRASITE MemAdr[0]
INTRASITE MemAdr[10]
INTRASITE MemAdr[11]
INTRASITE MemAdr[12]
INTRASITE MemAdr[13]
INTRASITE MemAdr[14]
INTRASITE MemAdr[15]
INTRASITE MemAdr[16]
INTRASITE MemAdr[17]
INTRASITE MemAdr[18]
INTRASITE MemAdr[19]
INTRASITE MemAdr[1]
INTRASITE MemAdr[20]
INTRASITE MemAdr[21]
INTRASITE MemAdr[22]
INTRASITE MemAdr[2]
INTRASITE MemAdr[3]
INTRASITE MemAdr[4]
INTRASITE MemAdr[5]
INTRASITE MemAdr[6]
INTRASITE MemAdr[7]
INTRASITE MemAdr[8]
INTRASITE MemAdr[9]
INTERSITE MemAdr_OBUF[0] SLICE_X0Y62/AQ R10/O 
ROUTE MemAdr_OBUF[0] CLBLL_L_X2Y62/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y62/INT_L.LOGIC_OUTS_L4->>SS6BEG0 INT_L_X2Y56/INT_L.SS6END0->>SS6BEG0 INT_L_X2Y50/INT_L.SS6END0->>WW2BEG0 INT_L_X0Y50/INT_L.WW2END0->>IMUX_L34 LIOI3_SING_X0Y50/LIOI3_SING.IOI_IMUX34_0->IOI_OLOGIC0_D1 LIOI3_SING_X0Y50/LIOI3_SING.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_SING_X0Y50/LIOI3_SING.LIOI_OLOGIC0_OQ->>LIOI_O0
INTERSITE MemAdr_OBUF[10] SLICE_X0Y63/AQ U12/O 
ROUTE MemAdr_OBUF[10] CLBLL_L_X2Y63/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y63/INT_L.LOGIC_OUTS_L4->>SW6BEG0 INT_L_X0Y59/INT_L.SW6END0->>NW2BEG1 INT_L_X0Y60/INT_L.NE2END1->>IMUX_L34 LIOI3_X0Y59/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y59/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y59/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0
INTERSITE MemAdr_OBUF[11] U11/O SLICE_X0Y63/BQ 
ROUTE MemAdr_OBUF[11] CLBLL_L_X2Y63/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X2Y63/INT_L.LOGIC_OUTS_L5->>SW2BEG1 INT_R_X1Y62/INT_R.SW2END1->>SW2BEG1 INT_L_X0Y61/INT_L.SW2END1->>IMUX_L34 LIOI3_X0Y61/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y61/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y61/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1
INTERSITE MemAdr_OBUF[12] SLICE_X0Y63/CQ T11/O 
ROUTE MemAdr_OBUF[12] CLBLL_L_X2Y63/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X2Y63/INT_L.LOGIC_OUTS_L6->>WL1BEG1 INT_R_X1Y63/INT_R.WL1END1->>SW2BEG1 INT_L_X0Y62/INT_L.SW2END1->>IMUX_L34 LIOI3_X0Y61/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y61/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y61/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0
INTERSITE MemAdr_OBUF[13] V17/O SLICE_X0Y64/AQ 
ROUTE MemAdr_OBUF[13] CLBLL_L_X2Y64/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y64/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X1Y64/INT_R.WR1END1->>WL1BEG_N3 INT_L_X0Y63/INT_L.WL1END3->>SR1BEG_S0 INT_L_X0Y63/INT_L.SR1BEG_S0->>IMUX_L34 LIOI3_TBYTETERM_X0Y63/LIOI3_TBYTETERM.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_TBYTETERM_X0Y63/LIOI3_TBYTETERM.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_TBYTETERM_X0Y63/LIOI3_TBYTETERM.LIOI_OLOGIC1_OQ->>LIOI_O1
INTERSITE MemAdr_OBUF[14] SLICE_X0Y63/DQ U16/O 
ROUTE MemAdr_OBUF[14] CLBLL_L_X2Y63/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X2Y63/INT_L.LOGIC_OUTS_L7->>WR1BEG_S0 INT_R_X1Y64/INT_R.WR1END0->>WR1BEG1 INT_L_X0Y64/INT_L.WR1END1->>IMUX_L34 LIOI3_TBYTETERM_X0Y63/LIOI3_TBYTETERM.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_TBYTETERM_X0Y63/LIOI3_TBYTETERM.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_TBYTETERM_X0Y63/LIOI3_TBYTETERM.LIOI_OLOGIC0_OQ->>LIOI_O0
INTERSITE MemAdr_OBUF[15] SLICE_X0Y65/AQ U18/O 
ROUTE MemAdr_OBUF[15] CLBLL_L_X2Y65/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y65/INT_L.LOGIC_OUTS_L4->>WW2BEG0 INT_L_X0Y65/INT_L.WW2END0->>IMUX_L34 LIOI3_X0Y65/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y65/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y65/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1
INTERSITE MemAdr_OBUF[16] SLICE_X0Y65/BQ U17/O 
ROUTE MemAdr_OBUF[16] CLBLL_L_X2Y65/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X2Y65/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X1Y65/INT_R.WL1END0->>NW2BEG1 INT_L_X0Y66/INT_L.NW2END1->>IMUX_L34 LIOI3_X0Y65/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y65/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y65/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0
INTERSITE MemAdr_OBUF[17] SLICE_X0Y67/AQ V16/O 
ROUTE MemAdr_OBUF[17] CLBLL_L_X2Y67/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y67/INT_L.LOGIC_OUTS_L4->>WW2BEG0 INT_L_X0Y67/INT_L.WW2END0->>IMUX_L34 LIOI3_X0Y67/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y67/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y67/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1
INTERSITE MemAdr_OBUF[18] SLICE_X0Y72/AQ V15/O 
ROUTE MemAdr_OBUF[18] CLBLL_L_X2Y72/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y72/INT_L.LOGIC_OUTS_L4->>SW6BEG0 INT_L_X0Y68/INT_L.SW6END0->>NW2BEG1 INT_L_X0Y69/INT_L.NE2END1->>SL1BEG1 INT_L_X0Y68/INT_L.SL1END1->>IMUX_L34 LIOI3_X0Y67/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y67/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y67/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0
INTERSITE MemAdr_OBUF[19] T16/O SLICE_X0Y72/BQ 
ROUTE MemAdr_OBUF[19] CLBLL_L_X2Y72/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X2Y72/INT_L.LOGIC_OUTS_L5->>SW6BEG1 INT_L_X0Y68/INT_L.SW6END1->>NL1BEG1 INT_L_X0Y69/INT_L.NL1END1->>IMUX_L34 LIOI3_TBYTESRC_X0Y69/LIOI3_TBYTESRC.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_TBYTESRC_X0Y69/LIOI3_TBYTESRC.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_TBYTESRC_X0Y69/LIOI3_TBYTESRC.LIOI_OLOGIC1_OQ->>LIOI_O1
INTERSITE MemAdr_OBUF[1] SLICE_X0Y65/CQ T10/O 
ROUTE MemAdr_OBUF[1] CLBLL_L_X2Y65/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X2Y65/INT_L.LOGIC_OUTS_L6->>SS6BEG2 INT_L_X2Y59/INT_L.SS6END2->>SW6BEG2 INT_L_X0Y55/INT_L.SW6END2->>SW6BEG2 INT_R_X1Y51/INT_R.SE6END2->>WL1BEG1 INT_L_X0Y51/INT_L.WL1END1->>IMUX_L34 LIOI3_X0Y51/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y51/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y51/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1
INTERSITE MemAdr_OBUF[20] SLICE_X0Y72/CQ R16/O 
ROUTE MemAdr_OBUF[20] CLBLL_L_X2Y72/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X2Y72/INT_L.LOGIC_OUTS_L6->>SW2BEG2 INT_R_X1Y71/INT_R.SW2END2->>SL1BEG2 INT_R_X1Y70/INT_R.SL1END2->>WL1BEG1 INT_L_X0Y70/INT_L.WL1END1->>IMUX_L34 LIOI3_TBYTESRC_X0Y69/LIOI3_TBYTESRC.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_TBYTESRC_X0Y69/LIOI3_TBYTESRC.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_TBYTESRC_X0Y69/LIOI3_TBYTESRC.LIOI_OLOGIC0_OQ->>LIOI_O0
INTERSITE MemAdr_OBUF[2] SLICE_X0Y64/BQ T9/O 
ROUTE MemAdr_OBUF[2] CLBLL_L_X2Y64/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X2Y64/INT_L.LOGIC_OUTS_L5->>SS6BEG1 INT_L_X2Y58/INT_L.SS6END1->>SW6BEG1 INT_L_X0Y54/INT_L.SW6END1->>SS2BEG1 INT_L_X0Y52/INT_L.SS2END1->>IMUX_L34 LIOI3_X0Y51/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y51/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y51/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0
INTERSITE MemAdr_OBUF[3] SLICE_X0Y64/CQ U13/O 
ROUTE MemAdr_OBUF[3] CLBLL_L_X2Y64/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X2Y64/INT_L.LOGIC_OUTS_L6->>SS6BEG2 INT_L_X2Y58/INT_L.SS6END2->>SW6BEG2 INT_L_X0Y54/INT_L.SW6END2->>SR1BEG3 INT_L_X0Y53/INT_L.SR1END3->>SR1BEG_S0 INT_L_X0Y53/INT_L.SR1BEG_S0->>IMUX_L34 LIOI3_X0Y53/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y53/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y53/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1
INTERSITE MemAdr_OBUF[4] T13/O SLICE_X0Y63/AMUX 
ROUTE MemAdr_OBUF[4] CLBLL_L_X2Y63/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X2Y63/INT_L.LOGIC_OUTS_L20->>SS6BEG2 INT_L_X2Y57/INT_L.SS6END2->>SW6BEG2 INT_L_X0Y53/INT_L.SW6END2->>WL1BEG1 INT_L_X0Y53/INT_L.EL1END1->>NR1BEG1 INT_L_X0Y54/INT_L.NR1END1->>IMUX_L34 LIOI3_X0Y53/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y53/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y53/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0
INTERSITE MemAdr_OBUF[5] V14/O SLICE_X0Y62/BQ 
ROUTE MemAdr_OBUF[5] CLBLL_L_X2Y62/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X2Y62/INT_L.LOGIC_OUTS_L5->>SW6BEG1 INT_L_X0Y58/INT_L.SW6END1->>SL1BEG1 INT_L_X0Y57/INT_L.SL1END1->>SS2BEG1 INT_L_X0Y55/INT_L.SS2END1->>IMUX_L34 LIOI3_X0Y55/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y55/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y55/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1
INTERSITE MemAdr_OBUF[6] U14/O SLICE_X0Y65/DQ 
ROUTE MemAdr_OBUF[6] CLBLL_L_X2Y65/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X2Y65/INT_L.LOGIC_OUTS_L7->>SS6BEG3 INT_L_X2Y59/INT_L.SS6END3->>SW6BEG3 INT_L_X0Y56/INT_L.SW6END_N0_3->>NL1BEG_N3 INT_L_X0Y56/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X0Y56/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X0Y56/INT_L.FAN_BOUNCE1->>IMUX_L34 LIOI3_X0Y55/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y55/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y55/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0
INTERSITE MemAdr_OBUF[7] SLICE_X0Y64/DQ V11/O 
ROUTE MemAdr_OBUF[7] CLBLL_L_X2Y64/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X2Y64/INT_L.LOGIC_OUTS_L7->>SS6BEG3 INT_L_X2Y58/INT_L.SS6END3->>SL1BEG3 INT_L_X2Y57/INT_L.SL1END3->>WW2BEG3 INT_L_X0Y57/INT_L.WW2END3->>SR1BEG_S0 INT_L_X0Y57/INT_L.SR1BEG_S0->>IMUX_L34 LIOI3_TBYTESRC_X0Y57/LIOI3_TBYTESRC.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_TBYTESRC_X0Y57/LIOI3_TBYTESRC.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_TBYTESRC_X0Y57/LIOI3_TBYTESRC.LIOI_OLOGIC1_OQ->>LIOI_O1
INTERSITE MemAdr_OBUF[8] SLICE_X0Y63/BMUX V10/O 
ROUTE MemAdr_OBUF[8] CLBLL_L_X2Y63/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X2Y63/INT_L.LOGIC_OUTS_L21->>SW6BEG3 INT_L_X0Y59/INT_L.SW6END3->>SL1BEG3 INT_L_X0Y58/INT_L.SL1END3->>SR1BEG_S0 INT_L_X0Y58/INT_L.SR1BEG_S0->>IMUX_L34 LIOI3_TBYTESRC_X0Y57/LIOI3_TBYTESRC.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_TBYTESRC_X0Y57/LIOI3_TBYTESRC.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_TBYTESRC_X0Y57/LIOI3_TBYTESRC.LIOI_OLOGIC0_OQ->>LIOI_O0
INTERSITE MemAdr_OBUF[9] SLICE_X0Y62/CQ V12/O 
ROUTE MemAdr_OBUF[9] CLBLL_L_X2Y62/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X2Y62/INT_L.LOGIC_OUTS_L6->>SW6BEG2 INT_L_X0Y58/INT_L.SW6END2->>WL1BEG1 INT_L_X0Y58/INT_L.EL1END1->>NR1BEG1 INT_L_X0Y59/INT_L.NR1END1->>IMUX_L34 LIOI3_X0Y59/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y59/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y59/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1
INTRASITE MemDB[0]
INTRASITE MemDB[10]
INTRASITE MemDB[11]
INTRASITE MemDB[12]
INTRASITE MemDB[13]
INTRASITE MemDB[14]
INTRASITE MemDB[15]
INTRASITE MemDB[1]
INTRASITE MemDB[2]
INTRASITE MemDB[3]
INTRASITE MemDB[4]
INTRASITE MemDB[5]
INTRASITE MemDB[6]
INTRASITE MemDB[7]
INTRASITE MemDB[8]
INTRASITE MemDB[9]
INTERSITE MemDB_IBUF[0] SLICE_X0Y110/AX J14/I 
ROUTE MemDB_IBUF[0] LIOI3_X0Y111/LIOI3.LIOI_IBUF0->LIOI_I0 LIOI3_X0Y111/LIOI3.LIOI_I0->LIOI_ILOGIC0_D LIOI3_X0Y111/LIOI3.LIOI_ILOGIC0_D->>IOI_ILOGIC0_O LIOI3_X0Y111/LIOI3.IOI_ILOGIC0_O->>IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y112/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y112/INT_L.LOGIC_OUTS_L18->>EE2BEG0 INT_L_X2Y112/INT_L.EE2END0->>SS2BEG0 INT_L_X2Y110/INT_L.SS2END0->>BYP_ALT1 INT_L_X2Y110/INT_L.BYP_ALT1->>BYP_L1 CLBLL_L_X2Y110/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX
INTERSITE MemDB_IBUF[10] F15/I SLICE_X1Y113/AX 
ROUTE MemDB_IBUF[10] LIOI3_X0Y121/LIOI3.LIOI_IBUF0->LIOI_I0 LIOI3_X0Y121/LIOI3.LIOI_I0->LIOI_ILOGIC0_D LIOI3_X0Y121/LIOI3.LIOI_ILOGIC0_D->>IOI_ILOGIC0_O LIOI3_X0Y121/LIOI3.IOI_ILOGIC0_O->>IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y122/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y122/INT_L.LOGIC_OUTS_L18->>SE6BEG0 INT_L_X2Y118/INT_L.SE6END0->>SS6BEG0 INT_L_X2Y112/INT_L.SS6END0->>NR1BEG0 INT_L_X2Y113/INT_L.NR1END0->>BYP_ALT0 INT_L_X2Y113/INT_L.BYP_ALT0->>BYP_L0 CLBLL_L_X2Y113/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX
INTERSITE MemDB_IBUF[11] SLICE_X1Y112/AX G16/I 
ROUTE MemDB_IBUF[11] LIOI3_X0Y123/LIOI3.LIOI_IBUF1->LIOI_I1 LIOI3_X0Y123/LIOI3.LIOI_I1->LIOI_ILOGIC1_D LIOI3_X0Y123/LIOI3.LIOI_ILOGIC1_D->>IOI_ILOGIC1_O LIOI3_X0Y123/LIOI3.IOI_ILOGIC1_O->>IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y123/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y123/INT_L.LOGIC_OUTS_L18->>SS6BEG0 INT_L_X0Y117/INT_L.SS6END0->>SE6BEG0 INT_L_X2Y113/INT_L.SE6END0->>SL1BEG0 INT_L_X2Y112/INT_L.SL1END0->>BYP_ALT0 INT_L_X2Y112/INT_L.BYP_ALT0->>BYP_L0 CLBLL_L_X2Y112/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX
INTERSITE MemDB_IBUF[12] H16/I SLICE_X1Y113/BX 
ROUTE MemDB_IBUF[12] LIOI3_X0Y123/LIOI3.LIOI_IBUF0->LIOI_I0 LIOI3_X0Y123/LIOI3.LIOI_I0->LIOI_ILOGIC0_D LIOI3_X0Y123/LIOI3.LIOI_ILOGIC0_D->>IOI_ILOGIC0_O LIOI3_X0Y123/LIOI3.IOI_ILOGIC0_O->>IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y124/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y124/INT_L.LOGIC_OUTS_L18->>SE6BEG0 INT_L_X2Y120/INT_L.SE6END0->>SS6BEG0 INT_L_X2Y114/INT_L.SS6END0->>SR1BEG1 INT_L_X2Y113/INT_L.SR1END1->>BYP_ALT5 INT_L_X2Y113/INT_L.BYP_ALT5->>BYP_L5 CLBLL_L_X2Y113/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX
INTERSITE MemDB_IBUF[13] C15/I SLICE_X1Y112/BX 
ROUTE MemDB_IBUF[13] LIOI3_X0Y125/LIOI3.LIOI_IBUF1->LIOI_I1 LIOI3_X0Y125/LIOI3.LIOI_I1->LIOI_ILOGIC1_D LIOI3_X0Y125/LIOI3.LIOI_ILOGIC1_D->>IOI_ILOGIC1_O LIOI3_X0Y125/LIOI3.IOI_ILOGIC1_O->>IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y125/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y125/INT_L.LOGIC_OUTS_L18->>SE2BEG0 INT_R_X1Y124/INT_R.SE2END0->>SS6BEG0 INT_R_X1Y118/INT_R.SS6END0->>SS6BEG0 INT_R_X1Y112/INT_R.SS6END0->>ER1BEG1 INT_L_X2Y112/INT_L.ER1END1->>BYP_ALT5 INT_L_X2Y112/INT_L.BYP_ALT5->>BYP_L5 CLBLL_L_X2Y112/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX
INTERSITE MemDB_IBUF[14] D15/I SLICE_X1Y112/CX 
ROUTE MemDB_IBUF[14] LIOI3_X0Y125/LIOI3.LIOI_IBUF0->LIOI_I0 LIOI3_X0Y125/LIOI3.LIOI_I0->LIOI_ILOGIC0_D LIOI3_X0Y125/LIOI3.LIOI_ILOGIC0_D->>IOI_ILOGIC0_O LIOI3_X0Y125/LIOI3.IOI_ILOGIC0_O->>IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y126/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y126/INT_L.LOGIC_OUTS_L18->>SS2BEG0 INT_L_X0Y124/INT_L.SS2END0->>SS6BEG0 INT_L_X0Y118/INT_L.SS6END0->>SS6BEG0 INT_L_X0Y112/INT_L.SS6END0->>ER1BEG1 INT_R_X1Y112/INT_R.ER1END1->>ER1BEG2 INT_L_X2Y112/INT_L.ER1END2->>BYP_ALT2 INT_L_X2Y112/INT_L.BYP_ALT2->>BYP_L2 CLBLL_L_X2Y112/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX
INTERSITE MemDB_IBUF[15] E16/I SLICE_X0Y112/AX 
ROUTE MemDB_IBUF[15] LIOI3_X0Y127/LIOI3.LIOI_IBUF1->LIOI_I1 LIOI3_X0Y127/LIOI3.LIOI_I1->LIOI_ILOGIC1_D LIOI3_X0Y127/LIOI3.LIOI_ILOGIC1_D->>IOI_ILOGIC1_O LIOI3_X0Y127/LIOI3.IOI_ILOGIC1_O->>IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y127/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y127/INT_L.LOGIC_OUTS_L18->>SE6BEG0 INT_L_X2Y123/INT_L.SE6END0->>SS6BEG0 INT_L_X2Y117/INT_L.SS6END0->>SS6BEG0 INT_L_X2Y111/INT_L.SS6END0->>NR1BEG0 INT_L_X2Y112/INT_L.NR1END0->>BYP_ALT1 INT_L_X2Y112/INT_L.BYP_ALT1->>BYP_L1 CLBLL_L_X2Y112/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX
INTERSITE MemDB_IBUF[1] SLICE_X1Y113/CX G17/I 
ROUTE MemDB_IBUF[1] LIOI3_TBYTETERM_X0Y113/LIOI3_TBYTETERM.LIOI_IBUF1->LIOI_I1 LIOI3_TBYTETERM_X0Y113/LIOI3_TBYTETERM.LIOI_I1->LIOI_ILOGIC1_D LIOI3_TBYTETERM_X0Y113/LIOI3_TBYTETERM.LIOI_ILOGIC1_D->>IOI_ILOGIC1_O LIOI3_TBYTETERM_X0Y113/LIOI3_TBYTETERM.IOI_ILOGIC1_O->>IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y113/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y113/INT_L.LOGIC_OUTS_L18->>ER1BEG1 INT_R_X1Y113/INT_R.ER1END1->>ER1BEG2 INT_L_X2Y113/INT_L.ER1END2->>BYP_ALT2 INT_L_X2Y113/INT_L.BYP_ALT2->>BYP_L2 CLBLL_L_X2Y113/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX
INTERSITE MemDB_IBUF[2] H17/I SLICE_X0Y113/AX 
ROUTE MemDB_IBUF[2] LIOI3_TBYTETERM_X0Y113/LIOI3_TBYTETERM.LIOI_IBUF0->LIOI_I0 LIOI3_TBYTETERM_X0Y113/LIOI3_TBYTETERM.LIOI_I0->LIOI_ILOGIC0_D LIOI3_TBYTETERM_X0Y113/LIOI3_TBYTETERM.LIOI_ILOGIC0_D->>IOI_ILOGIC0_O LIOI3_TBYTETERM_X0Y113/LIOI3_TBYTETERM.IOI_ILOGIC0_O->>IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y114/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y114/INT_L.LOGIC_OUTS_L18->>EE2BEG0 INT_L_X2Y114/INT_L.EE2END0->>SL1BEG0 INT_L_X2Y113/INT_L.SL1END0->>BYP_ALT1 INT_L_X2Y113/INT_L.BYP_ALT1->>BYP_L1 CLBLL_L_X2Y113/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX
INTERSITE MemDB_IBUF[3] SLICE_X0Y112/BX J13/I 
ROUTE MemDB_IBUF[3] LIOI3_X0Y115/LIOI3.LIOI_IBUF1->LIOI_I1 LIOI3_X0Y115/LIOI3.LIOI_I1->LIOI_ILOGIC1_D LIOI3_X0Y115/LIOI3.LIOI_ILOGIC1_D->>IOI_ILOGIC1_O LIOI3_X0Y115/LIOI3.IOI_ILOGIC1_O->>IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y115/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y115/INT_L.LOGIC_OUTS_L18->>SE6BEG0 INT_L_X2Y111/INT_L.SE6END0->>NE2BEG0 INT_R_X3Y112/INT_R.NE2END0->>WR1BEG1 INT_L_X2Y112/INT_L.WR1END1->>BYP_ALT4 INT_L_X2Y112/INT_L.BYP_ALT4->>BYP_L4 CLBLL_L_X2Y112/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX
INTERSITE MemDB_IBUF[4] SLICE_X0Y113/BX K13/I 
ROUTE MemDB_IBUF[4] LIOI3_X0Y115/LIOI3.LIOI_IBUF0->LIOI_I0 LIOI3_X0Y115/LIOI3.LIOI_I0->LIOI_ILOGIC0_D LIOI3_X0Y115/LIOI3.LIOI_ILOGIC0_D->>IOI_ILOGIC0_O LIOI3_X0Y115/LIOI3.IOI_ILOGIC0_O->>IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y116/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y116/INT_L.LOGIC_OUTS_L18->>SE6BEG0 INT_L_X2Y112/INT_L.SE6END0->>NE2BEG0 INT_R_X3Y113/INT_R.NE2END0->>WR1BEG1 INT_L_X2Y113/INT_L.WR1END1->>BYP_ALT4 INT_L_X2Y113/INT_L.BYP_ALT4->>BYP_L4 CLBLL_L_X2Y113/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX
INTERSITE MemDB_IBUF[5] D17/I SLICE_X0Y112/CX 
ROUTE MemDB_IBUF[5] LIOI3_X0Y117/LIOI3.LIOI_IBUF1->LIOI_I1 LIOI3_X0Y117/LIOI3.LIOI_I1->LIOI_ILOGIC1_D LIOI3_X0Y117/LIOI3.LIOI_ILOGIC1_D->>IOI_ILOGIC1_O LIOI3_X0Y117/LIOI3.IOI_ILOGIC1_O->>IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y117/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y117/INT_L.LOGIC_OUTS_L18->>SW6BEG0 INT_R_X1Y113/INT_R.SE6END0->>EL1BEG_N3 INT_L_X2Y112/INT_L.EL1END3->>BYP_ALT3 INT_L_X2Y112/INT_L.BYP_ALT3->>BYP_L3 CLBLL_L_X2Y112/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX
INTERSITE MemDB_IBUF[6] E17/I SLICE_X0Y112/DX 
ROUTE MemDB_IBUF[6] LIOI3_X0Y117/LIOI3.LIOI_IBUF0->LIOI_I0 LIOI3_X0Y117/LIOI3.LIOI_I0->LIOI_ILOGIC0_D LIOI3_X0Y117/LIOI3.LIOI_ILOGIC0_D->>IOI_ILOGIC0_O LIOI3_X0Y117/LIOI3.IOI_ILOGIC0_O->>IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y118/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y118/INT_L.LOGIC_OUTS_L18->>SE6BEG0 INT_L_X2Y114/INT_L.SE6END0->>SE2BEG0 INT_R_X3Y113/INT_R.SE2END0->>WL1BEG_N3 INT_L_X2Y112/INT_L.WL1END3->>BYP_ALT6 INT_L_X2Y112/INT_L.BYP_ALT6->>BYP_L6 CLBLL_L_X2Y112/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX
INTERSITE MemDB_IBUF[7] G14/I SLICE_X0Y113/CX 
ROUTE MemDB_IBUF[7] LIOI3_TBYTESRC_X0Y119/LIOI3_TBYTESRC.LIOI_IBUF1->LIOI_I1 LIOI3_TBYTESRC_X0Y119/LIOI3_TBYTESRC.LIOI_I1->LIOI_ILOGIC1_D LIOI3_TBYTESRC_X0Y119/LIOI3_TBYTESRC.LIOI_ILOGIC1_D->>IOI_ILOGIC1_O LIOI3_TBYTESRC_X0Y119/LIOI3_TBYTESRC.IOI_ILOGIC1_O->>IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y119/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y119/INT_L.LOGIC_OUTS_L18->>SS6BEG0 INT_L_X0Y113/INT_L.SS6END0->>SE2BEG0 INT_R_X1Y112/INT_R.SE2END0->>NE2BEG0 INT_L_X2Y113/INT_L.NE2END0->>NL1BEG_N3 INT_L_X2Y113/INT_L.NL1BEG_N3->>BYP_ALT3 INT_L_X2Y113/INT_L.BYP_ALT3->>BYP_L3 CLBLL_L_X2Y113/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX
INTERSITE MemDB_IBUF[8] H14/I SLICE_X0Y110/BX 
ROUTE MemDB_IBUF[8] LIOI3_TBYTESRC_X0Y119/LIOI3_TBYTESRC.LIOI_IBUF0->LIOI_I0 LIOI3_TBYTESRC_X0Y119/LIOI3_TBYTESRC.LIOI_I0->LIOI_ILOGIC0_D LIOI3_TBYTESRC_X0Y119/LIOI3_TBYTESRC.LIOI_ILOGIC0_D->>IOI_ILOGIC0_O LIOI3_TBYTESRC_X0Y119/LIOI3_TBYTESRC.IOI_ILOGIC0_O->>IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y120/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y120/INT_L.LOGIC_OUTS_L18->>SS6BEG0 INT_L_X0Y114/INT_L.SS6END0->>SW6BEG0 INT_R_X1Y110/INT_R.SE6END0->>ER1BEG1 INT_L_X2Y110/INT_L.ER1END1->>BYP_ALT4 INT_L_X2Y110/INT_L.BYP_ALT4->>BYP_L4 CLBLL_L_X2Y110/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX
INTERSITE MemDB_IBUF[9] SLICE_X0Y113/DX F16/I 
ROUTE MemDB_IBUF[9] LIOI3_X0Y121/LIOI3.LIOI_IBUF1->LIOI_I1 LIOI3_X0Y121/LIOI3.LIOI_I1->LIOI_ILOGIC1_D LIOI3_X0Y121/LIOI3.LIOI_ILOGIC1_D->>IOI_ILOGIC1_O LIOI3_X0Y121/LIOI3.IOI_ILOGIC1_O->>IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y121/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y121/INT_L.LOGIC_OUTS_L18->>SS6BEG0 INT_L_X0Y115/INT_L.SS6END0->>SE2BEG0 INT_R_X1Y114/INT_R.SE2END0->>EL1BEG_N3 INT_L_X2Y113/INT_L.EL1END3->>BYP_ALT6 INT_L_X2Y113/INT_L.BYP_ALT6->>BYP_L6 CLBLL_L_X2Y113/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX
INTERSITE MemDB_TRI[0] F16/T H14/T E17/T J13/T G16/T G17/T H16/T J14/T K13/T H17/T SLICE_X0Y102/A C15/T D15/T G14/T F15/T D17/T E16/T 
ROUTE MemDB_TRI[0] CLBLL_L_X2Y102/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X2Y102/INT_L.LOGIC_OUTS_L12->>NN6BEG0 INT_L_X2Y108/INT_L.NN6END0->>NW6BEG0 INT_L_X0Y112/INT_L.NW6END0->>WR1BEG1 INT_L_X0Y112/INT_L.ER1END1->>NR1BEG1 INT_L_X0Y113/INT_L.NR1END1->>NR1BEG1 INT_L_X0Y114/INT_L.NR1END1->>NR1BEG1 INT_L_X0Y115/INT_L.NR1END1->>NR1BEG1 INT_L_X0Y116/INT_L.NR1END1->>NR1BEG1 INT_L_X0Y117/INT_L.NR1END1->>NR1BEG1 INT_L_X0Y118/INT_L.NR1END1->>NR1BEG1 INT_L_X0Y119/INT_L.NR1END1->>NR1BEG1 INT_L_X0Y120/INT_L.NR1END1->>NR1BEG1 INT_L_X0Y121/INT_L.NR1END1->>NR1BEG1 INT_L_X0Y122/INT_L.NR1END1->>NR1BEG1 INT_L_X0Y123/INT_L.NR1END1->>NR1BEG1 INT_L_X0Y124/INT_L.NR1END1->>NR1BEG1 INT_L_X0Y125/INT_L.NR1END1->>NR1BEG1 INT_L_X0Y126/INT_L.NR1END1->>NR1BEG1 INT_L_X0Y127/INT_L.NR1END1->>GFAN1 INT_L_X0Y127/INT_L.GFAN1->>IMUX_L15 LIOI3_X0Y127/LIOI3.IOI_IMUX15_0->IOI_OLOGIC1_T1 LIOI3_X0Y127/LIOI3.IOI_OLOGIC1_T1->>LIOI_OLOGIC1_TQ LIOI3_X0Y127/LIOI3.LIOI_OLOGIC1_TQ->>LIOI_T1 INT_L_X0Y126/INT_L.NR1END1->>GFAN1 INT_L_X0Y126/INT_L.GFAN1->>IMUX_L15 LIOI3_X0Y125/LIOI3.IOI_IMUX15_1->IOI_OLOGIC0_T1 LIOI3_X0Y125/LIOI3.IOI_OLOGIC0_T1->>LIOI_OLOGIC0_TQ LIOI3_X0Y125/LIOI3.LIOI_OLOGIC0_TQ->>LIOI_T0 INT_L_X0Y125/INT_L.NR1END1->>GFAN1 INT_L_X0Y125/INT_L.GFAN1->>IMUX_L15 LIOI3_X0Y125/LIOI3.IOI_IMUX15_0->IOI_OLOGIC1_T1 LIOI3_X0Y125/LIOI3.IOI_OLOGIC1_T1->>LIOI_OLOGIC1_TQ LIOI3_X0Y125/LIOI3.LIOI_OLOGIC1_TQ->>LIOI_T1 INT_L_X0Y124/INT_L.NR1END1->>GFAN1 INT_L_X0Y124/INT_L.GFAN1->>IMUX_L15 LIOI3_X0Y123/LIOI3.IOI_IMUX15_1->IOI_OLOGIC0_T1 LIOI3_X0Y123/LIOI3.IOI_OLOGIC0_T1->>LIOI_OLOGIC0_TQ LIOI3_X0Y123/LIOI3.LIOI_OLOGIC0_TQ->>LIOI_T0 INT_L_X0Y123/INT_L.NR1END1->>GFAN1 INT_L_X0Y123/INT_L.GFAN1->>IMUX_L15 LIOI3_X0Y123/LIOI3.IOI_IMUX15_0->IOI_OLOGIC1_T1 LIOI3_X0Y123/LIOI3.IOI_OLOGIC1_T1->>LIOI_OLOGIC1_TQ LIOI3_X0Y123/LIOI3.LIOI_OLOGIC1_TQ->>LIOI_T1 INT_L_X0Y122/INT_L.NR1END1->>GFAN1 INT_L_X0Y122/INT_L.GFAN1->>IMUX_L15 LIOI3_X0Y121/LIOI3.IOI_IMUX15_1->IOI_OLOGIC0_T1 LIOI3_X0Y121/LIOI3.IOI_OLOGIC0_T1->>LIOI_OLOGIC0_TQ LIOI3_X0Y121/LIOI3.LIOI_OLOGIC0_TQ->>LIOI_T0 INT_L_X0Y121/INT_L.NR1END1->>GFAN1 INT_L_X0Y121/INT_L.GFAN1->>IMUX_L15 LIOI3_X0Y121/LIOI3.IOI_IMUX15_0->IOI_OLOGIC1_T1 LIOI3_X0Y121/LIOI3.IOI_OLOGIC1_T1->>LIOI_OLOGIC1_TQ LIOI3_X0Y121/LIOI3.LIOI_OLOGIC1_TQ->>LIOI_T1 INT_L_X0Y120/INT_L.NR1END1->>GFAN1 INT_L_X0Y120/INT_L.GFAN1->>IMUX_L15 LIOI3_TBYTESRC_X0Y119/LIOI3_TBYTESRC.IOI_IMUX15_1->IOI_OLOGIC0_T1 LIOI3_TBYTESRC_X0Y119/LIOI3_TBYTESRC.IOI_OLOGIC0_T1->>LIOI_OLOGIC0_TQ LIOI3_TBYTESRC_X0Y119/LIOI3_TBYTESRC.LIOI_OLOGIC0_TQ->>LIOI_T0 INT_L_X0Y119/INT_L.NR1END1->>GFAN1 INT_L_X0Y119/INT_L.GFAN1->>IMUX_L15 LIOI3_TBYTESRC_X0Y119/LIOI3_TBYTESRC.IOI_IMUX15_0->IOI_OLOGIC1_T1 LIOI3_TBYTESRC_X0Y119/LIOI3_TBYTESRC.IOI_OLOGIC1_T1->>LIOI_OLOGIC1_TQ LIOI3_TBYTESRC_X0Y119/LIOI3_TBYTESRC.LIOI_OLOGIC1_TQ->>LIOI_T1 INT_L_X0Y118/INT_L.NR1END1->>GFAN1 INT_L_X0Y118/INT_L.GFAN1->>IMUX_L15 LIOI3_X0Y117/LIOI3.IOI_IMUX15_1->IOI_OLOGIC0_T1 LIOI3_X0Y117/LIOI3.IOI_OLOGIC0_T1->>LIOI_OLOGIC0_TQ LIOI3_X0Y117/LIOI3.LIOI_OLOGIC0_TQ->>LIOI_T0 INT_L_X0Y117/INT_L.NR1END1->>GFAN1 INT_L_X0Y117/INT_L.GFAN1->>IMUX_L15 LIOI3_X0Y117/LIOI3.IOI_IMUX15_0->IOI_OLOGIC1_T1 LIOI3_X0Y117/LIOI3.IOI_OLOGIC1_T1->>LIOI_OLOGIC1_TQ LIOI3_X0Y117/LIOI3.LIOI_OLOGIC1_TQ->>LIOI_T1 INT_L_X0Y116/INT_L.NR1END1->>GFAN1 INT_L_X0Y116/INT_L.GFAN1->>IMUX_L15 LIOI3_X0Y115/LIOI3.IOI_IMUX15_1->IOI_OLOGIC0_T1 LIOI3_X0Y115/LIOI3.IOI_OLOGIC0_T1->>LIOI_OLOGIC0_TQ LIOI3_X0Y115/LIOI3.LIOI_OLOGIC0_TQ->>LIOI_T0 INT_L_X0Y115/INT_L.NR1END1->>GFAN1 INT_L_X0Y115/INT_L.GFAN1->>IMUX_L15 LIOI3_X0Y115/LIOI3.IOI_IMUX15_0->IOI_OLOGIC1_T1 LIOI3_X0Y115/LIOI3.IOI_OLOGIC1_T1->>LIOI_OLOGIC1_TQ LIOI3_X0Y115/LIOI3.LIOI_OLOGIC1_TQ->>LIOI_T1 INT_L_X0Y114/INT_L.NR1END1->>GFAN1 INT_L_X0Y114/INT_L.GFAN1->>IMUX_L15 LIOI3_TBYTETERM_X0Y113/LIOI3_TBYTETERM.IOI_IMUX15_1->IOI_OLOGIC0_T1 LIOI3_TBYTETERM_X0Y113/LIOI3_TBYTETERM.IOI_OLOGIC0_T1->>LIOI_OLOGIC0_TQ LIOI3_TBYTETERM_X0Y113/LIOI3_TBYTETERM.LIOI_OLOGIC0_TQ->>LIOI_T0 INT_L_X0Y113/INT_L.NR1END1->>GFAN1 INT_L_X0Y113/INT_L.GFAN1->>IMUX_L15 LIOI3_TBYTETERM_X0Y113/LIOI3_TBYTETERM.IOI_IMUX15_0->IOI_OLOGIC1_T1 LIOI3_TBYTETERM_X0Y113/LIOI3_TBYTETERM.IOI_OLOGIC1_T1->>LIOI_OLOGIC1_TQ LIOI3_TBYTETERM_X0Y113/LIOI3_TBYTETERM.LIOI_OLOGIC1_TQ->>LIOI_T1 INT_L_X0Y112/INT_L.ER1END1->>BYP_ALT5 INT_L_X0Y112/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X0Y112/INT_L.BYP_BOUNCE5->>IMUX_L15 LIOI3_X0Y111/LIOI3.IOI_IMUX15_1->IOI_OLOGIC0_T1 LIOI3_X0Y111/LIOI3.IOI_OLOGIC0_T1->>LIOI_OLOGIC0_TQ LIOI3_X0Y111/LIOI3.LIOI_OLOGIC0_TQ->>LIOI_T0
INTRASITE MemOE
INTERSITE MemOE_OBUF N17/O SLICE_X0Y79/AQ 
ROUTE MemOE_OBUF CLBLL_L_X2Y79/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y79/INT_L.LOGIC_OUTS_L4->>NW6BEG0 INT_L_X0Y82/INT_L.NW6END_S0_0->>SR1BEG_S0 INT_L_X0Y82/INT_L.SR1BEG_S0->>IMUX_L34 LIOI3_TBYTESRC_X0Y81/LIOI3_TBYTESRC.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_TBYTESRC_X0Y81/LIOI3_TBYTESRC.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_TBYTESRC_X0Y81/LIOI3_TBYTESRC.LIOI_OLOGIC0_OQ->>LIOI_O0
INTRASITE MemWR
INTERSITE MemWR_OBUF SLICE_X0Y79/BQ P14/O 
ROUTE MemWR_OBUF CLBLL_L_X2Y79/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X2Y79/INT_L.LOGIC_OUTS_L5->>NW6BEG1 INT_L_X0Y83/INT_L.NW6END1->>WW2BEG0 INT_R_X1Y83/INT_R.EE2END0->>WR1BEG1 INT_L_X0Y83/INT_L.WR1END1->>IMUX_L34 LIOI3_X0Y83/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y83/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y83/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1
INTRASITE RamADV
INTRASITE RamCLK
INTRASITE RamCRE
INTRASITE RamCS
INTERSITE RamCS_OBUF SLICE_X7Y77/CE SLICE_X0Y78/D SLICE_X7Y79/CE SLICE_X5Y78/CE SLICE_X6Y77/CE M13/O 
ROUTE RamCS_OBUF CLBLL_L_X2Y78/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X2Y78/INT_L.LOGIC_OUTS_L15->>NN6BEG3 INT_L_X2Y84/INT_L.NN6END3->>NW6BEG3 INT_L_X0Y88/INT_L.NW6END3->>SR1BEG3 INT_L_X0Y87/INT_L.SR1END3->>SR1BEG_S0 INT_L_X0Y87/INT_L.SR1BEG_S0->>IMUX_L34 LIOI3_TBYTETERM_X0Y87/LIOI3_TBYTETERM.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_TBYTETERM_X0Y87/LIOI3_TBYTETERM.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_TBYTETERM_X0Y87/LIOI3_TBYTETERM.LIOI_OLOGIC1_OQ->>LIOI_O1 INT_L_X2Y78/INT_L.LOGIC_OUTS_L15->>EL1BEG2 INT_R_X3Y78/INT_R.EL1END2->>EE2BEG2 INT_R_X5Y78/INT_R.EE2END2->>SL1BEG2 INT_R_X5Y77/INT_R.SL1END2->>FAN_ALT7 INT_R_X5Y77/INT_R.FAN_ALT7->>FAN7 CLBLM_R_X5Y77/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_R_X3Y78/INT_R.EL1END2->>EL1BEG1 INT_L_X4Y78/INT_L.EL1END1->>NE2BEG1 INT_R_X5Y79/INT_R.NE2END1->>FAN_ALT6 INT_R_X5Y79/INT_R.FAN_ALT6->>FAN6 CLBLM_R_X5Y79/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X4Y78/INT_L.EL1END1->>SE2BEG1 INT_R_X5Y77/INT_R.SE2END1->>FAN_ALT6 INT_R_X5Y77/INT_R.FAN_ALT6->>FAN6 CLBLM_R_X5Y77/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X4Y78/INT_L.EL1END1->>FAN_ALT6 INT_L_X4Y78/INT_L.FAN_ALT6->>FAN_L6 CLBLL_L_X4Y78/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE
INTRASITE RamLB
INTRASITE RamUB
INTERSITE Rs2m[0] SLICE_X0Y110/AQ SLICE_X0Y109/A5 
ROUTE Rs2m[0] CLBLL_L_X2Y110/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y110/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_L_X2Y109/INT_L.SL1END0->>IMUX_L8 CLBLL_L_X2Y109/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5
INTERSITE Rs2m[10] SLICE_X1Y111/A5 SLICE_X1Y113/AQ 
ROUTE Rs2m[10] CLBLL_L_X2Y113/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X2Y113/INT_L.LOGIC_OUTS_L0->>SS2BEG0 INT_L_X2Y111/INT_L.SS2END0->>IMUX_L9 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5
INTERSITE Rs2m[11] SLICE_X1Y112/AQ SLICE_X0Y111/B6 
ROUTE Rs2m[11] CLBLL_L_X2Y112/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X2Y112/INT_L.LOGIC_OUTS_L0->>SR1BEG1 INT_L_X2Y111/INT_L.SR1END1->>IMUX_L12 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6
INTERSITE Rs2m[12] SLICE_X1Y113/BQ SLICE_X1Y111/B2 
ROUTE Rs2m[12] CLBLL_L_X2Y113/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X2Y113/INT_L.LOGIC_OUTS_L1->>SS2BEG1 INT_L_X2Y111/INT_L.SS2END1->>IMUX_L19 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2
INTERSITE Rs2m[13] SLICE_X0Y111/C3 SLICE_X1Y112/BQ 
ROUTE Rs2m[13] CLBLL_L_X2Y112/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X2Y112/INT_L.LOGIC_OUTS_L1->>SR1BEG2 INT_L_X2Y111/INT_L.SR1END2->>IMUX_L22 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3
INTERSITE Rs2m[14] SLICE_X1Y112/CQ SLICE_X0Y111/D5 
ROUTE Rs2m[14] CLBLL_L_X2Y112/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X2Y112/INT_L.LOGIC_OUTS_L2->>SW2BEG2 INT_R_X1Y111/INT_R.SW2END2->>ER1BEG3 INT_L_X2Y111/INT_L.ER1END3->>IMUX_L47 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5
INTERSITE Rs2m[15] SLICE_X0Y112/AQ SLICE_X1Y111/C1 
ROUTE Rs2m[15] CLBLL_L_X2Y112/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y112/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_L_X2Y111/INT_L.SL1END0->>IMUX_L33 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1
INTERSITE Rs2m[1] SLICE_X0Y111/A5 SLICE_X1Y113/CQ 
ROUTE Rs2m[1] CLBLL_L_X2Y113/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X2Y113/INT_L.LOGIC_OUTS_L2->>SR1BEG3 INT_L_X2Y112/INT_L.SR1END3->>SS2BEG3 INT_L_X2Y111/INT_L.SS2END_N0_3->>IMUX_L8 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5
INTERSITE Rs2m[2] SLICE_X1Y111/A4 SLICE_X0Y113/AQ 
ROUTE Rs2m[2] CLBLL_L_X2Y113/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y113/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_R_X3Y112/INT_R.SE2END0->>SW2BEG0 INT_L_X2Y111/INT_L.SW2END0->>IMUX_L10 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4
INTERSITE Rs2m[3] SLICE_X0Y112/BQ SLICE_X0Y111/B2 
ROUTE Rs2m[3] CLBLL_L_X2Y112/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X2Y112/INT_L.LOGIC_OUTS_L5->>SL1BEG1 INT_L_X2Y111/INT_L.SL1END1->>IMUX_L18 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2
INTERSITE Rs2m[4] SLICE_X1Y111/B4 SLICE_X0Y113/BQ 
ROUTE Rs2m[4] CLBLL_L_X2Y113/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X2Y113/INT_L.LOGIC_OUTS_L5->>SE2BEG1 INT_R_X3Y112/INT_R.SE2END1->>SW2BEG1 INT_L_X2Y111/INT_L.SW2END1->>IMUX_L26 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4
INTERSITE Rs2m[5] SLICE_X0Y111/C5 SLICE_X0Y112/CQ 
ROUTE Rs2m[5] CLBLL_L_X2Y112/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X2Y112/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X2Y111/INT_L.SR1END3->>IMUX_L31 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5
INTERSITE Rs2m[6] SLICE_X0Y112/DQ SLICE_X0Y111/D3 
ROUTE Rs2m[6] CLBLL_L_X2Y112/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X2Y112/INT_L.LOGIC_OUTS_L7->>SL1BEG3 INT_L_X2Y111/INT_L.SL1END3->>IMUX_L38 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3
INTERSITE Rs2m[7] SLICE_X0Y113/CQ SLICE_X1Y111/C4 
ROUTE Rs2m[7] CLBLL_L_X2Y113/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X2Y113/INT_L.LOGIC_OUTS_L6->>SS2BEG2 INT_L_X2Y111/INT_L.SS2END2->>IMUX_L21 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4
INTERSITE Rs2m[8] SLICE_X0Y110/BQ SLICE_X0Y109/A4 
ROUTE Rs2m[8] CLBLL_L_X2Y110/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X2Y110/INT_L.LOGIC_OUTS_L5->>SL1BEG1 INT_L_X2Y109/INT_L.SL1END1->>IMUX_L11 CLBLL_L_X2Y109/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4
INTERSITE Rs2m[9] SLICE_X0Y113/DQ SLICE_X0Y111/A2 
ROUTE Rs2m[9] CLBLL_L_X2Y113/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X2Y113/INT_L.LOGIC_OUTS_L7->>SS2BEG3 INT_L_X2Y111/INT_L.SS2END3->>SR1BEG_S0 INT_L_X2Y111/INT_L.SR1BEG_S0->>IMUX_L2 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2
INTRASITE VS_next
INTRASITE Vsync
INTERSITE Vsync_OBUF SLICE_X3Y64/AQ R12/O 
ROUTE Vsync_OBUF CLBLM_R_X3Y64/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X3Y64/INT_R.LOGIC_OUTS0->>NW6BEG0 INT_R_X1Y68/INT_R.NW6END0->>NN6BEG0 INT_R_X1Y74/INT_R.NN6END0->>NN6BEG0 INT_R_X1Y80/INT_R.NN6END0->>NN6BEG0 INT_R_X1Y86/INT_R.NN6END0->>NW6BEG0 INT_L_X0Y90/INT_L.NE6END0->>WR1BEG1 INT_L_X0Y90/INT_L.ER1END1->>IMUX_L34 LIOI3_X0Y89/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y89/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y89/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0
INTERSITE addr[0] SLICE_X1Y62/A3 SLICE_X0Y62/AX SLICE_X1Y62/AQ SLICE_X1Y62/C4 
ROUTE addr[0] CLBLL_L_X2Y62/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X2Y62/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X2Y62/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X2Y62/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X2Y62/INT_L.FAN_BOUNCE5->>BYP_ALT1 INT_L_X2Y62/INT_L.BYP_ALT1->>BYP_L1 CLBLL_L_X2Y62/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX INT_L_X2Y62/INT_L.NL1BEG_N3->>IMUX_L21 CLBLL_L_X2Y62/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 INT_L_X2Y62/INT_L.LOGIC_OUTS_L0->>IMUX_L0 CLBLL_L_X2Y62/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3
INTERSITE addr[10] SLICE_X2Y63/BQ SLICE_X2Y63/B5 SLICE_X2Y63/C1 SLICE_X0Y63/A6 
ROUTE addr[10] CLBLM_R_X3Y63/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X3Y63/INT_R.LOGIC_OUTS5->>WR1BEG2 INT_L_X2Y63/INT_L.WR1END2->>IMUX_L4 CLBLL_L_X2Y63/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 INT_R_X3Y63/INT_R.LOGIC_OUTS5->>FAN_ALT2 INT_R_X3Y63/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X3Y63/INT_R.FAN_BOUNCE2->>IMUX24 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_R_X3Y63/INT_R.FAN_BOUNCE2->>IMUX32 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1
INTERSITE addr[11] SLICE_X0Y63/B6 SLICE_X1Y63/A3 SLICE_X1Y63/AQ 
ROUTE addr[11] CLBLL_L_X2Y63/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X2Y63/INT_L.LOGIC_OUTS_L0->>BYP_ALT0 INT_L_X2Y63/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X2Y63/INT_L.BYP_BOUNCE0->>IMUX_L12 CLBLL_L_X2Y63/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 INT_L_X2Y63/INT_L.LOGIC_OUTS_L0->>IMUX_L0 CLBLL_L_X2Y63/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3
INTERSITE addr[12] SLICE_X1Y63/BQ SLICE_X1Y63/B5 SLICE_X0Y63/CX 
ROUTE addr[12] CLBLL_L_X2Y63/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X2Y63/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 INT_L_X2Y63/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X2Y63/INT_L.BYP_BOUNCE5->>FAN_ALT5 INT_L_X2Y63/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X2Y63/INT_L.FAN_BOUNCE5->>IMUX_L25 CLBLL_L_X2Y63/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 INT_L_X2Y63/INT_L.BYP_BOUNCE5->>FAN_ALT3 INT_L_X2Y63/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X2Y63/INT_L.FAN_BOUNCE3->>BYP_ALT3 INT_L_X2Y63/INT_L.BYP_ALT3->>BYP_L3 CLBLL_L_X2Y63/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX
INTERSITE addr[13] SLICE_X3Y65/C4 SLICE_X3Y65/A3 SLICE_X0Y64/AX SLICE_X3Y65/AQ 
ROUTE addr[13] CLBLM_R_X3Y65/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X3Y65/INT_R.LOGIC_OUTS0->>SW2BEG0 INT_L_X2Y64/INT_L.SW2END0->>BYP_ALT1 INT_L_X2Y64/INT_L.BYP_ALT1->>BYP_L1 CLBLL_L_X2Y64/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX INT_R_X3Y65/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X3Y65/INT_R.NL1BEG_N3->>IMUX21 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_R_X3Y65/INT_R.LOGIC_OUTS0->>IMUX0 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3
INTERSITE addr[14] SLICE_X1Y64/AQ SLICE_X0Y63/DX SLICE_X1Y64/A3 SLICE_X1Y64/B3 
ROUTE addr[14] CLBLL_L_X2Y64/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X2Y64/INT_L.LOGIC_OUTS_L0->>IMUX_L0 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 INT_L_X2Y64/INT_L.LOGIC_OUTS_L0->>IMUX_L16 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 INT_L_X2Y64/INT_L.LOGIC_OUTS_L0->>FAN_ALT0 INT_L_X2Y64/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X2Y63/INT_L.FAN_BOUNCE_S3_0->>BYP_ALT6 INT_L_X2Y63/INT_L.BYP_ALT6->>BYP_L6 CLBLL_L_X2Y63/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX
INTERSITE addr[15] SLICE_X1Y65/AQ SLICE_X0Y65/AX SLICE_X1Y65/A3 
ROUTE addr[15] CLBLL_L_X2Y65/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X2Y65/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X2Y65/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X2Y65/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X2Y65/INT_L.FAN_BOUNCE5->>BYP_ALT1 INT_L_X2Y65/INT_L.BYP_ALT1->>BYP_L1 CLBLL_L_X2Y65/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX INT_L_X2Y65/INT_L.LOGIC_OUTS_L0->>IMUX_L0 CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3
INTERSITE addr[16] SLICE_X0Y65/BX SLICE_X1Y65/B4 SLICE_X1Y65/BQ 
ROUTE addr[16] CLBLL_L_X2Y65/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X2Y65/INT_L.LOGIC_OUTS_L1->>WW2BEG1 INT_L_X0Y65/INT_L.WW2END1->>ER1BEG2 INT_R_X1Y65/INT_R.ER1END2->>EL1BEG1 INT_L_X2Y65/INT_L.EL1END1->>BYP_ALT4 INT_L_X2Y65/INT_L.BYP_ALT4->>BYP_L4 CLBLL_L_X2Y65/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX INT_L_X2Y65/INT_L.EL1END1->>IMUX_L26 CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4
INTERSITE addr[17] SLICE_X0Y66/AQ SLICE_X0Y67/AX SLICE_X0Y64/B3 SLICE_X0Y66/A3 
ROUTE addr[17] CLBLL_L_X2Y66/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y66/INT_L.LOGIC_OUTS_L4->>SS2BEG0 INT_L_X2Y64/INT_L.SS2END0->>IMUX_L17 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X2Y66/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X2Y67/INT_L.NR1END0->>BYP_ALT1 INT_L_X2Y67/INT_L.BYP_ALT1->>BYP_L1 CLBLL_L_X2Y67/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX INT_L_X2Y66/INT_L.LOGIC_OUTS_L4->>IMUX_L1 CLBLL_L_X2Y66/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3
INTERSITE addr[18] SLICE_X0Y72/AX SLICE_X2Y93/AQ 
ROUTE addr[18] CLBLM_R_X3Y93/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X3Y93/INT_R.LOGIC_OUTS4->>SS2BEG0 INT_R_X3Y91/INT_R.SS2END0->>SS6BEG0 INT_R_X3Y85/INT_R.SS6END0->>SS6BEG0 INT_R_X3Y79/INT_R.SS6END0->>SS6BEG0 INT_R_X3Y73/INT_R.SS6END0->>SW2BEG0 INT_L_X2Y72/INT_L.SW2END0->>BYP_ALT1 INT_L_X2Y72/INT_L.BYP_ALT1->>BYP_L1 CLBLL_L_X2Y72/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX
INTERSITE addr[19] SLICE_X2Y93/BQ SLICE_X0Y72/BX 
ROUTE addr[19] CLBLM_R_X3Y93/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X3Y93/INT_R.LOGIC_OUTS5->>SS2BEG1 INT_R_X3Y91/INT_R.SS2END1->>SS6BEG1 INT_R_X3Y85/INT_R.SS6END1->>SS6BEG1 INT_R_X3Y79/INT_R.SS6END1->>SS6BEG1 INT_R_X3Y73/INT_R.SS6END1->>SW2BEG1 INT_L_X2Y72/INT_L.SW2END1->>BYP_ALT4 INT_L_X2Y72/INT_L.BYP_ALT4->>BYP_L4 CLBLL_L_X2Y72/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX
INTERSITE addr[1] SLICE_X2Y65/CQ SLICE_X0Y65/CX SLICE_X2Y65/C2 SLICE_X2Y66/A1 
ROUTE addr[1] CLBLM_R_X3Y65/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X3Y65/INT_R.LOGIC_OUTS6->>IMUX29 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_R_X3Y65/INT_R.LOGIC_OUTS6->>WR1BEG3 INT_L_X2Y65/INT_L.WR1END3->>NW2BEG3 INT_R_X1Y66/INT_R.NW2END3->>EL1BEG2 INT_L_X2Y66/INT_L.EL1END2->>ER1BEG3 INT_R_X3Y66/INT_R.ER1END3->>IMUX7 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X2Y65/INT_L.WR1END3->>BYP_ALT3 INT_L_X2Y65/INT_L.BYP_ALT3->>BYP_L3 CLBLL_L_X2Y65/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX
INTERSITE addr[20] SLICE_X2Y91/AQ SLICE_X0Y72/CX 
ROUTE addr[20] CLBLM_R_X3Y91/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X3Y91/INT_R.LOGIC_OUTS4->>SS2BEG0 INT_R_X3Y89/INT_R.SS2END0->>SS6BEG0 INT_R_X3Y83/INT_R.SS6END0->>SS6BEG0 INT_R_X3Y77/INT_R.SS6END0->>SW6BEG0 INT_R_X1Y73/INT_R.SW6END0->>SR1BEG1 INT_R_X1Y72/INT_R.SR1END1->>ER1BEG2 INT_L_X2Y72/INT_L.ER1END2->>BYP_ALT3 INT_L_X2Y72/INT_L.BYP_ALT3->>BYP_L3 CLBLL_L_X2Y72/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX
INTERSITE addr[2] SLICE_X2Y64/C2 SLICE_X2Y64/AQ SLICE_X0Y64/BX SLICE_X2Y64/A3 
ROUTE addr[2] CLBLM_R_X3Y64/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X3Y64/INT_R.LOGIC_OUTS4->>WR1BEG1 INT_L_X2Y64/INT_L.WR1END1->>BYP_ALT4 INT_L_X2Y64/INT_L.BYP_ALT4->>BYP_L4 CLBLL_L_X2Y64/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX INT_R_X3Y64/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X3Y64/INT_R.NL1BEG_N3->>IMUX29 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_R_X3Y64/INT_R.LOGIC_OUTS4->>IMUX1 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3
INTERSITE addr[3] SLICE_X3Y64/CQ SLICE_X0Y64/CX SLICE_X3Y64/C2 SLICE_X3Y64/D2 
ROUTE addr[3] CLBLM_R_X3Y64/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X3Y64/INT_R.LOGIC_OUTS2->>IMUX20 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_R_X3Y64/INT_R.LOGIC_OUTS2->>WR1BEG3 INT_L_X2Y64/INT_L.WR1END3->>BYP_ALT3 INT_L_X2Y64/INT_L.BYP_ALT3->>BYP_L3 CLBLL_L_X2Y64/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX INT_R_X3Y64/INT_R.LOGIC_OUTS2->>IMUX36 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2
INTERSITE addr[4] SLICE_X1Y63/CQ SLICE_X0Y63/AX SLICE_X1Y63/C1 
ROUTE addr[4] CLBLL_L_X2Y63/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X2Y63/INT_L.LOGIC_OUTS_L2->>SW2BEG2 INT_R_X1Y62/INT_R.SW2END2->>NL1BEG2 INT_R_X1Y63/INT_R.NL1END2->>EL1BEG1 INT_L_X2Y63/INT_L.EL1END1->>IMUX_L33 CLBLL_L_X2Y63/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 INT_L_X2Y63/INT_L.EL1END1->>BYP_ALT1 INT_L_X2Y63/INT_L.BYP_ALT1->>BYP_L1 CLBLL_L_X2Y63/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX
INTERSITE addr[5] SLICE_X1Y62/B2 SLICE_X0Y62/BX SLICE_X1Y62/BQ 
ROUTE addr[5] CLBLL_L_X2Y62/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X2Y62/INT_L.LOGIC_OUTS_L1->>IMUX_L19 CLBLL_L_X2Y62/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 INT_L_X2Y62/INT_L.LOGIC_OUTS_L1->>WW2BEG1 INT_L_X0Y62/INT_L.WW2END1->>ER1BEG2 INT_R_X1Y62/INT_R.ER1END2->>EL1BEG1 INT_L_X2Y62/INT_L.EL1END1->>BYP_ALT4 INT_L_X2Y62/INT_L.BYP_ALT4->>BYP_L4 CLBLL_L_X2Y62/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX
INTERSITE addr[6] SLICE_X1Y65/C3 SLICE_X0Y65/DX SLICE_X1Y65/CQ 
ROUTE addr[6] CLBLL_L_X2Y65/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X2Y65/INT_L.LOGIC_OUTS_L2->>SW2BEG2 INT_R_X1Y64/INT_R.SW2END2->>ER1BEG3 INT_L_X2Y64/INT_L.ER1END3->>NR1BEG3 INT_L_X2Y65/INT_L.NR1END3->>IMUX_L23 CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 INT_L_X2Y65/INT_L.NR1END3->>BYP_ALT6 INT_L_X2Y65/INT_L.BYP_ALT6->>BYP_L6 CLBLL_L_X2Y65/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX
INTERSITE addr[7] SLICE_X1Y65/DQ SLICE_X0Y64/DX SLICE_X1Y65/D3 
ROUTE addr[7] CLBLL_L_X2Y65/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X2Y65/INT_L.LOGIC_OUTS_L3->>SL1BEG3 INT_L_X2Y64/INT_L.SL1END3->>BYP_ALT6 INT_L_X2Y64/INT_L.BYP_ALT6->>BYP_L6 CLBLL_L_X2Y64/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX INT_L_X2Y65/INT_L.LOGIC_OUTS_L3->>IMUX_L39 CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3
INTERSITE addr[8] SLICE_X1Y63/DQ SLICE_X0Y63/BX SLICE_X1Y63/D1 
ROUTE addr[8] CLBLL_L_X2Y63/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X2Y63/INT_L.LOGIC_OUTS_L3->>SR1BEG_S0 INT_L_X2Y63/INT_L.SR1BEG_S0->>IMUX_L41 CLBLL_L_X2Y63/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 INT_L_X2Y63/INT_L.SR1BEG_S0->>BYP_ALT4 INT_L_X2Y63/INT_L.BYP_ALT4->>BYP_L4 CLBLL_L_X2Y63/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX
INTERSITE addr[9] SLICE_X2Y62/A3 SLICE_X0Y62/CX SLICE_X2Y62/B3 SLICE_X2Y62/AQ 
ROUTE addr[9] CLBLM_R_X3Y62/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X3Y62/INT_R.LOGIC_OUTS4->>IMUX17 CLBLM_R_X3Y62/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_R_X3Y62/INT_R.LOGIC_OUTS4->>IMUX1 CLBLM_R_X3Y62/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_R_X3Y62/INT_R.LOGIC_OUTS4->>NW2BEG0 INT_L_X2Y62/INT_L.NW2END_S0_0->>FAN_ALT3 INT_L_X2Y62/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X2Y62/INT_L.FAN_BOUNCE3->>BYP_ALT3 INT_L_X2Y62/INT_L.BYP_ALT3->>BYP_L3 CLBLL_L_X2Y62/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX
INTERSITE addr_reg[0]_i_3_n_0 SLICE_X1Y64/B4 SLICE_X2Y63/C3 SLICE_X2Y65/A5 SLICE_X2Y64/D3 SLICE_X3Y64/D3 SLICE_X3Y65/C3 SLICE_X1Y64/D5 SLICE_X3Y63/C5 SLICE_X2Y65/BMUX SLICE_X1Y62/C5 SLICE_X2Y63/D3 SLICE_X2Y64/C5 SLICE_X1Y64/C6 SLICE_X2Y62/B1 SLICE_X3Y65/D3 SLICE_X2Y65/D5 SLICE_X0Y64/B2 SLICE_X2Y64/B1 
ROUTE addr_reg[0]_i_3_n_0 CLBLM_R_X3Y65/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X3Y65/INT_R.LOGIC_OUTS21->>IMUX39 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_R_X3Y65/INT_R.LOGIC_OUTS21->>IMUX23 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_R_X3Y65/INT_R.LOGIC_OUTS21->>SW2BEG3 INT_L_X2Y64/INT_L.SW2END3->>SR1BEG_S0 INT_L_X2Y64/INT_L.SR1BEG_S0->>IMUX_L34 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 INT_L_X2Y64/INT_L.SR1BEG_S0->>IMUX_L18 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 INT_L_X2Y64/INT_L.SR1BEG_S0->>IMUX_L26 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 INT_L_X2Y64/INT_L.SW2END3->>IMUX_L46 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 INT_L_X2Y64/INT_L.SW2END3->>SS2BEG3 INT_L_X2Y62/INT_L.SS2END3->>IMUX_L30 CLBLL_L_X2Y62/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 INT_L_X2Y64/INT_L.SW2END3->>ER1BEG_S0 INT_R_X3Y65/INT_R.ER1END0->>FAN_ALT2 INT_R_X3Y65/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X3Y65/INT_R.FAN_BOUNCE2->>IMUX8 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_R_X3Y65/INT_R.LOGIC_OUTS21->>SL1BEG3 INT_R_X3Y64/INT_R.SL1END3->>IMUX39 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_R_X3Y64/INT_R.SL1END3->>IMUX15 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X3Y64/INT_R.SL1END3->>SL1BEG3 INT_R_X3Y63/INT_R.SL1END3->>IMUX30 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_R_X3Y63/INT_R.SL1END3->>IMUX38 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_R_X3Y63/INT_R.SL1END3->>IMUX22 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_R_X3Y64/INT_R.SL1END3->>IMUX31 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_R_X3Y64/INT_R.SL1END3->>IMUX38 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_R_X3Y64/INT_R.SL1END3->>SS2BEG3 INT_R_X3Y62/INT_R.SS2END3->>IMUX15 CLBLM_R_X3Y62/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X3Y65/INT_R.LOGIC_OUTS21->>IMUX47 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5
INTERSITE addr_reg[10]_i_2_n_0 SLICE_X2Y63/C SLICE_X2Y63/B6 
ROUTE addr_reg[10]_i_2_n_0 CLBLM_R_X3Y63/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X3Y63/INT_R.LOGIC_OUTS14->>IMUX12 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6
INTERSITE addr_reg[11]_i_2_n_0 SLICE_X2Y63/D SLICE_X1Y63/A5 
ROUTE addr_reg[11]_i_2_n_0 CLBLM_R_X3Y63/CLBLM_R.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_R_X3Y63/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X3Y63/INT_R.LOGIC_OUTS23->>WL1BEG0 INT_L_X2Y63/INT_L.WL1END0->>IMUX_L9 CLBLL_L_X2Y63/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5
INTERSITE addr_reg[12]_i_2_n_0 SLICE_X1Y63/B1 SLICE_X3Y63/C 
ROUTE addr_reg[12]_i_2_n_0 CLBLM_R_X3Y63/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X3Y63/INT_R.LOGIC_OUTS10->>WR1BEG3 INT_L_X2Y63/INT_L.WR1END3->>IMUX_L14 CLBLL_L_X2Y63/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1
INTERSITE addr_reg[13]_i_2_n_0 SLICE_X3Y65/C SLICE_X3Y65/A6 
ROUTE addr_reg[13]_i_2_n_0 CLBLM_R_X3Y65/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X3Y65/INT_R.LOGIC_OUTS10->>IMUX5 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6
INTERSITE addr_reg[14]_i_2_n_0 SLICE_X1Y64/B SLICE_X1Y64/A4 
ROUTE addr_reg[14]_i_2_n_0 CLBLL_L_X2Y64/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X2Y64/INT_L.LOGIC_OUTS_L9->>IMUX_L10 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4
INTERSITE addr_reg[15]_i_2_n_0 SLICE_X1Y64/D SLICE_X1Y65/A2 
ROUTE addr_reg[15]_i_2_n_0 CLBLL_L_X2Y64/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X2Y64/INT_L.LOGIC_OUTS_L11->>NL1BEG2 INT_L_X2Y65/INT_L.NL1END2->>IMUX_L3 CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2
INTERSITE addr_reg[16]_i_2_n_0 SLICE_X1Y64/C SLICE_X1Y65/B5 
ROUTE addr_reg[16]_i_2_n_0 CLBLL_L_X2Y64/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X2Y64/INT_L.LOGIC_OUTS_L10->>NL1BEG1 INT_L_X2Y65/INT_L.NL1END1->>IMUX_L25 CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5
INTERSITE addr_reg[17]_i_2_n_0 SLICE_X0Y66/A4 SLICE_X0Y64/B 
ROUTE addr_reg[17]_i_2_n_0 CLBLL_L_X2Y64/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X2Y64/INT_L.LOGIC_OUTS_L13->>NN2BEG1 INT_L_X2Y66/INT_L.NN2END1->>IMUX_L11 CLBLL_L_X2Y66/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4
INTERSITE addr_reg[19]_i_2_n_0 SLICE_X2Y92/BMUX SLICE_X2Y93/B1 SLICE_X5Y93/A4 SLICE_X3Y93/A4 SLICE_X5Y93/B5 SLICE_X2Y93/A1 
ROUTE addr_reg[19]_i_2_n_0 CLBLM_R_X3Y92/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X3Y92/INT_R.LOGIC_OUTS21->>NN2BEG3 INT_R_X3Y94/INT_R.NN2END3->>SR1BEG3 INT_R_X3Y93/INT_R.SR1END3->>IMUX7 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_R_X3Y93/INT_R.SR1END3->>IMUX15 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X3Y93/INT_R.SR1END3->>SR1BEG_S0 INT_R_X3Y93/INT_R.SR1BEG_S0->>IMUX10 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_R_X3Y92/INT_R.LOGIC_OUTS21->>ER1BEG_S0 INT_L_X4Y93/INT_L.ER1END0->>IMUX_L25 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 INT_L_X4Y93/INT_L.ER1END0->>IMUX_L10 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4
INTERSITE addr_reg[1]_i_2_n_0 SLICE_X2Y66/A SLICE_X2Y65/C4 
ROUTE addr_reg[1]_i_2_n_0 CLBLM_R_X3Y66/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X3Y66/INT_R.LOGIC_OUTS12->>SR1BEG1 INT_R_X3Y65/INT_R.SR1END1->>IMUX28 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4
INTERSITE addr_reg[1]_i_3_n_0 SLICE_X2Y65/A SLICE_X2Y66/A3 SLICE_X2Y65/B5 
ROUTE addr_reg[1]_i_3_n_0 CLBLM_R_X3Y65/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X3Y65/INT_R.LOGIC_OUTS12->>NR1BEG0 INT_R_X3Y66/INT_R.NR1END0->>IMUX1 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_R_X3Y65/INT_R.LOGIC_OUTS12->>IMUX24 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5
INTERSITE addr_reg[3]_i_2_n_0 SLICE_X3Y64/D SLICE_X3Y64/C5 
ROUTE addr_reg[3]_i_2_n_0 CLBLM_R_X3Y64/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X3Y64/INT_R.LOGIC_OUTS11->>IMUX30 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5
INTERSITE addr_reg[4]_i_2_n_0 SLICE_X2Y64/D SLICE_X1Y63/C3 
ROUTE addr_reg[4]_i_2_n_0 CLBLM_R_X3Y64/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X3Y64/INT_R.LOGIC_OUTS15->>SW2BEG3 INT_L_X2Y63/INT_L.SW2END3->>IMUX_L23 CLBLL_L_X2Y63/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3
INTERSITE addr_reg[5]_i_2_n_0 SLICE_X1Y62/B6 SLICE_X2Y64/B 
ROUTE addr_reg[5]_i_2_n_0 CLBLM_R_X3Y64/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X3Y64/INT_R.LOGIC_OUTS13->>SR1BEG2 INT_R_X3Y63/INT_R.SR1END2->>SW2BEG2 INT_L_X2Y62/INT_L.SW2END2->>IMUX_L13 CLBLL_L_X2Y62/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6
INTERSITE addr_reg[6]_i_2_n_0 SLICE_X1Y65/C2 SLICE_X2Y65/AMUX 
ROUTE addr_reg[6]_i_2_n_0 CLBLM_R_X3Y65/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X3Y65/INT_R.LOGIC_OUTS20->>WL1BEG1 INT_L_X2Y65/INT_L.WL1END1->>IMUX_L20 CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2
INTERSITE addr_reg[6]_i_3_n_0 SLICE_X3Y65/BMUX SLICE_X2Y65/B3 SLICE_X2Y65/A2 SLICE_X3Y65/D6 SLICE_X2Y65/D3 
ROUTE addr_reg[6]_i_3_n_0 CLBLM_R_X3Y65/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X3Y65/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X3Y65/INT_R.SR1BEG_S0->>IMUX2 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_R_X3Y65/INT_R.SR1BEG_S0->>IMUX17 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_R_X3Y65/INT_R.SR1BEG_S0->>IMUX42 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_R_X3Y65/INT_R.LOGIC_OUTS17->>IMUX38 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3
INTERSITE addr_reg[7]_i_2_n_0 SLICE_X2Y65/D SLICE_X1Y65/D2 
ROUTE addr_reg[7]_i_2_n_0 CLBLM_R_X3Y65/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X3Y65/INT_R.LOGIC_OUTS15->>WL1BEG2 INT_L_X2Y65/INT_L.WL1END2->>IMUX_L36 CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2
INTERSITE addr_reg[8]_i_2_n_0 SLICE_X1Y63/D3 SLICE_X3Y65/D 
ROUTE addr_reg[8]_i_2_n_0 CLBLM_R_X3Y65/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X3Y65/INT_R.LOGIC_OUTS11->>WR1BEG_S0 INT_L_X2Y65/INT_L.WR1END_S1_0->>SW2BEG3 INT_R_X1Y64/INT_R.SW2END3->>SE2BEG3 INT_L_X2Y63/INT_L.SE2END3->>IMUX_L39 CLBLL_L_X2Y63/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3
INTERSITE addr_reg[8]_i_3_n_0 SLICE_X3Y66/BMUX SLICE_X3Y65/D5 
ROUTE addr_reg[8]_i_3_n_0 CLBLM_R_X3Y66/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X3Y66/INT_R.LOGIC_OUTS17->>SL1BEG3 INT_R_X3Y65/INT_R.SL1END3->>IMUX46 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5
INTERSITE addr_reg[9]_i_3_n_0 SLICE_X3Y63/C6 SLICE_X2Y63/D6 SLICE_X3Y65/C1 SLICE_X2Y62/B2 SLICE_X1Y64/D3 SLICE_X1Y64/B2 SLICE_X1Y64/C5 SLICE_X4Y64/B SLICE_X0Y64/B4 SLICE_X2Y63/C6 
ROUTE addr_reg[9]_i_3_n_0 CLBLL_L_X4Y64/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X4Y64/INT_L.LOGIC_OUTS_L13->>NW2BEG1 INT_R_X3Y65/INT_R.NW2END1->>WL1BEG_N3 INT_L_X2Y64/INT_L.WL1END3->>IMUX_L30 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 INT_L_X2Y64/INT_L.WL1END3->>IMUX_L39 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 INT_L_X2Y64/INT_L.WL1END3->>FAN_ALT3 INT_L_X2Y64/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X2Y64/INT_L.FAN_BOUNCE3->>IMUX_L19 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 INT_L_X2Y64/INT_L.FAN_BOUNCE3->>IMUX_L27 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 INT_R_X3Y65/INT_R.NW2END1->>IMUX33 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X4Y64/INT_L.LOGIC_OUTS_L13->>SW2BEG1 INT_R_X3Y63/INT_R.SW2END1->>IMUX35 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_R_X3Y63/INT_R.SW2END1->>SL1BEG1 INT_R_X3Y62/INT_R.SL1END1->>IMUX18 CLBLM_R_X3Y62/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_R_X3Y63/INT_R.SW2END1->>IMUX43 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X3Y63/INT_R.SW2END1->>IMUX34 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6
INTERSITE addr_reg[9]_i_4_n_0 SLICE_X4Y64/B5 SLICE_X2Y65/B 
ROUTE addr_reg[9]_i_4_n_0 CLBLM_R_X3Y65/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X3Y65/INT_R.LOGIC_OUTS13->>SE2BEG1 INT_L_X4Y64/INT_L.SE2END1->>FAN_ALT2 INT_L_X4Y64/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X4Y64/INT_L.FAN_BOUNCE2->>IMUX_L24 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5
INTERSITE addr_reg[9]_i_5_n_0 SLICE_X4Y65/B SLICE_X4Y64/B2 
ROUTE addr_reg[9]_i_5_n_0 CLBLL_L_X4Y65/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X4Y65/INT_L.LOGIC_OUTS_L13->>SL1BEG1 INT_L_X4Y64/INT_L.SL1END1->>IMUX_L18 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2
INTRASITE an[0]
INTRASITE an[1]
INTRASITE an[2]
INTRASITE an[3]
INTERSITE an_OBUF[0] K16/O SLICE_X1Y91/A 
ROUTE an_OBUF[0] CLBLL_L_X2Y91/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X2Y91/INT_L.LOGIC_OUTS_L8->>NN6BEG0 INT_L_X2Y97/INT_L.NN6END0->>NW6BEG0 INT_L_X0Y100/INT_L.NW6END_S0_0->>SR1BEG_S0 INT_L_X0Y100/INT_L.SR1BEG_S0->>IMUX_L34 LIOI3_SING_X0Y100/LIOI3_SING.IOI_IMUX34_0->IOI_OLOGIC0_D1 LIOI3_SING_X0Y100/LIOI3_SING.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_SING_X0Y100/LIOI3_SING.LIOI_OLOGIC0_OQ->>LIOI_O0
INTERSITE an_OBUF[1] SLICE_X1Y91/B J15/O 
ROUTE an_OBUF[1] CLBLL_L_X2Y91/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X2Y91/INT_L.LOGIC_OUTS_L9->>NN6BEG1 INT_L_X2Y97/INT_L.NN6END1->>NW6BEG1 INT_L_X0Y101/INT_L.NW6END1->>WW2BEG0 INT_R_X1Y101/INT_R.EE2END0->>WR1BEG1 INT_L_X0Y101/INT_L.WR1END1->>IMUX_L34 LIOI3_X0Y101/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y101/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y101/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1
INTERSITE an_OBUF[2] SLICE_X0Y91/B K15/O 
ROUTE an_OBUF[2] CLBLL_L_X2Y91/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X2Y91/INT_L.LOGIC_OUTS_L13->>NW6BEG1 INT_L_X0Y95/INT_L.NW6END1->>NN6BEG1 INT_L_X0Y101/INT_L.NN6END1->>NR1BEG1 INT_L_X0Y102/INT_L.NR1END1->>IMUX_L34 LIOI3_X0Y101/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y101/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y101/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0
INTERSITE an_OBUF[3] SLICE_X0Y91/AMUX J18/O 
ROUTE an_OBUF[3] CLBLL_L_X2Y91/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X2Y91/INT_L.LOGIC_OUTS_L20->>NW6BEG2 INT_L_X0Y95/INT_L.NW6END2->>NN6BEG2 INT_L_X0Y101/INT_L.NN6END2->>NL1BEG1 INT_L_X0Y102/INT_L.NL1END1->>NR1BEG1 INT_L_X0Y103/INT_L.NR1END1->>IMUX_L34 LIOI3_X0Y103/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y103/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y103/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1
INTERSITE arrow_addr[0] SLICE_X7Y91/CQ SLICE_X6Y91/AX SLICE_X7Y91/C2 SLICE_X7Y92/A5 
ROUTE arrow_addr[0] CLBLM_R_X5Y91/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X5Y91/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X5Y91/INT_R.SR1END_N3_3->>BYP_ALT0 INT_R_X5Y91/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X5Y91/INT_R.BYP_BOUNCE0->>BYP_ALT1 INT_R_X5Y91/INT_R.BYP_ALT1->>BYP1 CLBLM_R_X5Y91/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_R_X5Y91/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X5Y92/INT_R.NL1END1->>IMUX9 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X5Y91/INT_R.LOGIC_OUTS2->>IMUX20 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2
INTRASITE arrow_addr[0]_i_1_n_0
INTERSITE arrow_addr[10] SLICE_X7Y93/AQ SLICE_X6Y93/B6 SLICE_X7Y92/D1 
ROUTE arrow_addr[10] CLBLM_R_X5Y93/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X5Y93/INT_R.LOGIC_OUTS0->>SL1BEG0 INT_R_X5Y92/INT_R.SL1END0->>IMUX41 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_R_X5Y93/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X5Y93/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X5Y93/INT_R.BYP_BOUNCE0->>IMUX12 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6
INTRASITE arrow_addr[10]_i_1_n_0
INTERSITE arrow_addr[11] SLICE_X7Y92/D3 SLICE_X7Y93/AMUX SLICE_X6Y93/C6 
ROUTE arrow_addr[11] CLBLM_R_X5Y93/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X5Y93/INT_R.LOGIC_OUTS16->>SR1BEG3 INT_R_X5Y92/INT_R.SR1END3->>IMUX39 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_R_X5Y93/INT_R.LOGIC_OUTS16->>FAN_ALT5 INT_R_X5Y93/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X5Y93/INT_R.FAN_BOUNCE5->>IMUX35 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6
INTRASITE arrow_addr[11]_i_2_n_0
INTERSITE arrow_addr[11]_i_3_n_0 SLICE_X3Y91/B2 SLICE_X3Y92/A 
ROUTE arrow_addr[11]_i_3_n_0 CLBLM_R_X3Y92/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X3Y92/INT_R.LOGIC_OUTS8->>SR1BEG1 INT_R_X3Y91/INT_R.SR1END1->>IMUX19 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2
INTERSITE arrow_addr[1] SLICE_X7Y91/D5 SLICE_X6Y91/A5 SLICE_X7Y91/AQ 
ROUTE arrow_addr[1] CLBLM_R_X5Y91/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X5Y91/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X5Y91/INT_R.NL1BEG_N3->>IMUX46 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_R_X5Y91/INT_R.LOGIC_OUTS0->>IMUX8 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5
INTRASITE arrow_addr[1]_i_1_n_0
INTERSITE arrow_addr[2] SLICE_X7Y91/D4 SLICE_X6Y91/B1 SLICE_X7Y91/AMUX 
ROUTE arrow_addr[2] CLBLM_R_X5Y91/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X5Y91/INT_R.LOGIC_OUTS16->>IMUX37 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_R_X5Y91/INT_R.LOGIC_OUTS16->>SW2BEG2 INT_L_X4Y90/INT_L.SW2END2->>ER1BEG3 INT_R_X5Y90/INT_R.ER1END3->>NR1BEG3 INT_R_X5Y91/INT_R.NR1END3->>IMUX15 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1
INTRASITE arrow_addr[2]_i_1_n_0
INTERSITE arrow_addr[3] SLICE_X6Y91/C6 SLICE_X7Y91/BQ SLICE_X7Y91/D3 
ROUTE arrow_addr[3] CLBLM_R_X5Y91/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X5Y91/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X5Y91/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X5Y91/INT_R.BYP_BOUNCE5->>IMUX39 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_R_X5Y91/INT_R.LOGIC_OUTS1->>IMUX35 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6
INTRASITE arrow_addr[3]_i_1_n_0
INTERSITE arrow_addr[4] SLICE_X7Y91/BMUX SLICE_X6Y91/D6 SLICE_X7Y92/D2 
ROUTE arrow_addr[4] CLBLM_R_X5Y91/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X5Y91/INT_R.LOGIC_OUTS17->>SW2BEG3 INT_L_X4Y91/INT_L.SW2END_N0_3->>NL1BEG_N3 INT_L_X4Y91/INT_L.NL1BEG_N3->>EL1BEG2 INT_R_X5Y91/INT_R.EL1END2->>IMUX43 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X5Y91/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X5Y92/INT_R.NL1END2->>IMUX36 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2
INTRASITE arrow_addr[4]_i_1_n_0
INTERSITE arrow_addr[5] SLICE_X7Y92/A2 SLICE_X5Y92/AQ SLICE_X6Y92/A6 
ROUTE arrow_addr[5] CLBLL_L_X4Y92/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X4Y92/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_R_X5Y92/INT_R.ER1END1->>IMUX3 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X5Y92/INT_R.ER1END1->>IMUX4 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6
INTRASITE arrow_addr[5]_i_1_n_0
INTERSITE arrow_addr[6] SLICE_X6Y92/B6 SLICE_X5Y92/AMUX SLICE_X7Y91/D2 
ROUTE arrow_addr[6] CLBLL_L_X4Y92/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X4Y92/INT_L.LOGIC_OUTS_L16->>NE2BEG2 INT_R_X5Y93/INT_R.NE2END2->>SL1BEG2 INT_R_X5Y92/INT_R.SL1END2->>SL1BEG2 INT_R_X5Y91/INT_R.SL1END2->>IMUX36 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_R_X5Y92/INT_R.SL1END2->>IMUX12 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6
INTRASITE arrow_addr[6]_i_1_n_0
INTERSITE arrow_addr[7] SLICE_X7Y92/A3 SLICE_X6Y92/C6 SLICE_X5Y92/BQ SLICE_X7Y92/B3 
ROUTE arrow_addr[7] CLBLL_L_X4Y92/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X4Y92/INT_L.LOGIC_OUTS_L1->>EE2BEG1 INT_L_X6Y92/INT_L.EE2END1->>WR1BEG2 INT_R_X5Y92/INT_R.WR1END2->>IMUX35 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X4Y92/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_R_X5Y92/INT_R.EL1END0->>IMUX0 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X5Y92/INT_R.EL1END0->>IMUX16 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3
INTRASITE arrow_addr[7]_i_1_n_0
INTERSITE arrow_addr[8] SLICE_X7Y92/B2 SLICE_X6Y91/BQ SLICE_X7Y92/A4 SLICE_X6Y92/D6 
ROUTE arrow_addr[8] CLBLM_R_X5Y91/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X5Y91/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X5Y92/INT_R.NR1END1->>IMUX43 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X5Y92/INT_R.NR1END1->>IMUX19 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_R_X5Y92/INT_R.NR1END1->>IMUX10 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4
INTERSITE arrow_addr[8]_i_1_n_0 SLICE_X6Y91/B4 SLICE_X5Y91/A 
ROUTE arrow_addr[8]_i_1_n_0 CLBLL_L_X4Y91/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X4Y91/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_R_X5Y91/INT_R.ER1END1->>IMUX27 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4
INTERSITE arrow_addr[9] SLICE_X7Y92/B6 SLICE_X5Y92/BMUX SLICE_X7Y92/A1 SLICE_X6Y93/A5 
ROUTE arrow_addr[9] CLBLL_L_X4Y92/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X4Y92/INT_L.LOGIC_OUTS_L17->>EL1BEG2 INT_R_X5Y92/INT_R.EL1END2->>BYP_ALT2 INT_R_X5Y92/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X5Y92/INT_R.BYP_BOUNCE2->>IMUX6 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_R_X5Y93/INT_R.BYP_BOUNCE_N3_2->>IMUX8 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_R_X5Y92/INT_R.EL1END2->>IMUX13 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6
INTRASITE arrow_addr[9]_i_1_n_0
INTERSITE arrow_addr_next SLICE_X7Y91/CE SLICE_X3Y91/B SLICE_X7Y93/CE SLICE_X6Y91/CE SLICE_X5Y92/CE 
ROUTE arrow_addr_next CLBLM_R_X3Y91/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X3Y91/INT_R.LOGIC_OUTS9->>NE2BEG1 INT_L_X4Y92/INT_L.NE2END1->>FAN_ALT6 INT_L_X4Y92/INT_L.FAN_ALT6->>FAN_L6 CLBLL_L_X4Y92/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE INT_R_X3Y91/INT_R.LOGIC_OUTS9->>EE2BEG1 INT_R_X5Y91/INT_R.EE2END1->>NN2BEG1 INT_R_X5Y93/INT_R.NN2END1->>FAN_ALT6 INT_R_X5Y93/INT_R.FAN_ALT6->>FAN6 CLBLM_R_X5Y93/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_R_X5Y91/INT_R.EE2END1->>FAN_ALT6 INT_R_X5Y91/INT_R.FAN_ALT6->>FAN6 CLBLM_R_X5Y91/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_R_X5Y91/INT_R.EE2END1->>SE2BEG1 INT_L_X6Y90/INT_L.SE2END1->>NR1BEG1 INT_L_X6Y91/INT_L.NR1END1->>WR1BEG2 INT_R_X5Y91/INT_R.WR1END2->>FAN_ALT7 INT_R_X5Y91/INT_R.FAN_ALT7->>FAN7 CLBLM_R_X5Y91/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE
INTERSITE arrow_addr_reg[11]_i_4_n_5 SLICE_X6Y93/CMUX SLICE_X7Y93/A3 
ROUTE arrow_addr_reg[11]_i_4_n_5 CLBLM_R_X5Y93/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X5Y93/INT_R.LOGIC_OUTS22->>IMUX0 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3
INTERSITE arrow_addr_reg[11]_i_4_n_6 SLICE_X6Y93/BMUX SLICE_X7Y93/A4 
ROUTE arrow_addr_reg[11]_i_4_n_6 CLBLM_R_X5Y93/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X5Y93/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X5Y93/INT_R.SR1BEG_S0->>IMUX10 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4
INTERSITE arrow_addr_reg[11]_i_4_n_7 SLICE_X6Y93/AMUX SLICE_X5Y92/B1 
ROUTE arrow_addr_reg[11]_i_4_n_7 CLBLM_R_X5Y93/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X5Y93/INT_R.LOGIC_OUTS20->>SW2BEG2 INT_L_X4Y92/INT_L.SW2END2->>IMUX_L14 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1
INTERSITE arrow_addr_reg[4]_i_2_n_0 SLICE_X6Y91/COUT SLICE_X6Y92/CIN 
ROUTE arrow_addr_reg[4]_i_2_n_0 CLBLM_R_X5Y91/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N
INTERSITE arrow_addr_reg[4]_i_2_n_4 SLICE_X7Y91/B2 SLICE_X6Y91/DMUX 
ROUTE arrow_addr_reg[4]_i_2_n_4 CLBLM_R_X5Y91/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X5Y91/INT_R.LOGIC_OUTS23->>IMUX19 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2
INTERSITE arrow_addr_reg[4]_i_2_n_5 SLICE_X6Y91/CMUX SLICE_X7Y91/B3 
ROUTE arrow_addr_reg[4]_i_2_n_5 CLBLM_R_X5Y91/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X5Y91/INT_R.LOGIC_OUTS22->>IMUX16 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3
INTERSITE arrow_addr_reg[4]_i_2_n_6 SLICE_X7Y91/A5 SLICE_X6Y91/BMUX 
ROUTE arrow_addr_reg[4]_i_2_n_6 CLBLM_R_X5Y91/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X5Y91/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X5Y91/INT_R.SR1BEG_S0->>IMUX9 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5
INTERSITE arrow_addr_reg[4]_i_2_n_7 SLICE_X6Y91/AMUX SLICE_X7Y91/A1 
ROUTE arrow_addr_reg[4]_i_2_n_7 CLBLM_R_X5Y91/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X5Y91/INT_R.LOGIC_OUTS20->>BYP_ALT2 INT_R_X5Y91/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X5Y91/INT_R.BYP_BOUNCE2->>IMUX6 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1
INTERSITE arrow_addr_reg[8]_i_2_n_0 SLICE_X6Y92/COUT SLICE_X6Y93/CIN 
ROUTE arrow_addr_reg[8]_i_2_n_0 CLBLM_R_X5Y92/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N
INTERSITE arrow_addr_reg[8]_i_2_n_4 SLICE_X5Y91/A2 SLICE_X6Y92/DMUX 
ROUTE arrow_addr_reg[8]_i_2_n_4 CLBLM_R_X5Y92/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X5Y92/INT_R.LOGIC_OUTS23->>SW2BEG1 INT_L_X4Y91/INT_L.SW2END1->>IMUX_L3 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2
INTERSITE arrow_addr_reg[8]_i_2_n_5 SLICE_X6Y92/CMUX SLICE_X5Y92/B5 
ROUTE arrow_addr_reg[8]_i_2_n_5 CLBLM_R_X5Y92/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X5Y92/INT_R.LOGIC_OUTS22->>WR1BEG1 INT_L_X4Y92/INT_L.WR1END1->>IMUX_L25 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5
INTERSITE arrow_addr_reg[8]_i_2_n_6 SLICE_X6Y92/BMUX SLICE_X5Y92/A1 
ROUTE arrow_addr_reg[8]_i_2_n_6 CLBLM_R_X5Y92/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X5Y92/INT_R.LOGIC_OUTS21->>WL1BEG2 INT_L_X4Y92/INT_L.WL1END2->>IMUX_L6 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1
INTERSITE arrow_addr_reg[8]_i_2_n_7 SLICE_X5Y92/A2 SLICE_X6Y92/AMUX 
ROUTE arrow_addr_reg[8]_i_2_n_7 CLBLM_R_X5Y92/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X5Y92/INT_R.LOGIC_OUTS20->>WL1BEG1 INT_L_X4Y92/INT_L.WL1END1->>IMUX_L3 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2
INTRASITE btn[0]
INTRASITE btn[1]
INTRASITE btn[2]
INTRASITE btn[3]
INTERSITE btn_IBUF[0] SLICE_X3Y93/A5 L15/I SLICE_X1Y94/AX SLICE_X5Y93/A2 SLICE_X3Y93/D5 
ROUTE btn_IBUF[0] LIOI3_TBYTESRC_X0Y93/LIOI3_TBYTESRC.LIOI_IBUF0->LIOI_I0 LIOI3_TBYTESRC_X0Y93/LIOI3_TBYTESRC.LIOI_I0->LIOI_ILOGIC0_D LIOI3_TBYTESRC_X0Y93/LIOI3_TBYTESRC.LIOI_ILOGIC0_D->>IOI_ILOGIC0_O LIOI3_TBYTESRC_X0Y93/LIOI3_TBYTESRC.IOI_ILOGIC0_O->>IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y94/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y94/INT_L.LOGIC_OUTS_L18->>EE2BEG0 INT_L_X2Y94/INT_L.EE2END0->>SE2BEG0 INT_R_X3Y93/INT_R.SE2END0->>EE2BEG0 INT_R_X5Y93/INT_R.EE2END0->>WR1BEG1 INT_L_X4Y93/INT_L.WR1END1->>IMUX_L3 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 INT_R_X3Y93/INT_R.SE2END0->>IMUX9 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X2Y94/INT_L.EE2END0->>EL1BEG_N3 INT_R_X3Y93/INT_R.EL1END3->>IMUX46 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X2Y94/INT_L.EE2END0->>BYP_ALT0 INT_L_X2Y94/INT_L.BYP_ALT0->>BYP_L0 CLBLL_L_X2Y94/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX
INTERSITE btn_IBUF[1] M14/I SLICE_X1Y94/BX 
ROUTE btn_IBUF[1] LIOI3_X0Y95/LIOI3.LIOI_IBUF1->LIOI_I1 LIOI3_X0Y95/LIOI3.LIOI_I1->LIOI_ILOGIC1_D LIOI3_X0Y95/LIOI3.LIOI_ILOGIC1_D->>IOI_ILOGIC1_O LIOI3_X0Y95/LIOI3.IOI_ILOGIC1_O->>IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y95/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y95/INT_L.LOGIC_OUTS_L18->>EL1BEG_N3 INT_R_X1Y94/INT_R.EL1END3->>EL1BEG2 INT_L_X2Y94/INT_L.EL1END2->>BYP_ALT5 INT_L_X2Y94/INT_L.BYP_ALT5->>BYP_L5 CLBLL_L_X2Y94/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX
INTERSITE btn_IBUF[2] SLICE_X1Y94/CX L14/I 
ROUTE btn_IBUF[2] LIOI3_X0Y95/LIOI3.LIOI_IBUF0->LIOI_I0 LIOI3_X0Y95/LIOI3.LIOI_I0->LIOI_ILOGIC0_D LIOI3_X0Y95/LIOI3.LIOI_ILOGIC0_D->>IOI_ILOGIC0_O LIOI3_X0Y95/LIOI3.IOI_ILOGIC0_O->>IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y96/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y96/INT_L.LOGIC_OUTS_L18->>EL1BEG_N3 INT_R_X1Y95/INT_R.EL1END3->>EL1BEG2 INT_L_X2Y95/INT_L.EL1END2->>SL1BEG2 INT_L_X2Y94/INT_L.SL1END2->>BYP_ALT2 INT_L_X2Y94/INT_L.BYP_ALT2->>BYP_L2 CLBLL_L_X2Y94/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX
INTERSITE btn_IBUF[3] K18/I SLICE_X1Y94/DX 
ROUTE btn_IBUF[3] LIOI3_X0Y97/LIOI3.LIOI_IBUF1->LIOI_I1 LIOI3_X0Y97/LIOI3.LIOI_I1->LIOI_ILOGIC1_D LIOI3_X0Y97/LIOI3.LIOI_ILOGIC1_D->>IOI_ILOGIC1_O LIOI3_X0Y97/LIOI3.IOI_ILOGIC1_O->>IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y97/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y97/INT_L.LOGIC_OUTS_L18->>EL1BEG_N3 INT_R_X1Y96/INT_R.EL1END3->>SL1BEG3 INT_R_X1Y95/INT_R.SL1END3->>SE2BEG3 INT_L_X2Y94/INT_L.SE2END3->>BYP_ALT7 INT_L_X2Y94/INT_L.BYP_ALT7->>BYP_L7 CLBLL_L_X2Y94/CLBLL_L.CLBLL_BYP7->CLBLL_L_DX
INTERSITE btn_debounced[0] SLICE_X3Y94/D6 SLICE_X3Y94/B4 SLICE_X3Y94/A2 SLICE_X1Y94/AQ 
ROUTE btn_debounced[0] CLBLL_L_X2Y94/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X2Y94/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_R_X3Y94/INT_R.ER1END1->>IMUX42 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_R_X3Y94/INT_R.ER1END1->>IMUX3 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X3Y94/INT_R.ER1END1->>IMUX26 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4
INTERSITE btn_debounced[1] SLICE_X1Y94/BQ SLICE_X3Y94/B3 SLICE_X3Y94/A5 SLICE_X3Y94/D4 
ROUTE btn_debounced[1] CLBLL_L_X2Y94/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X2Y94/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_R_X3Y94/INT_R.ER1END2->>IMUX37 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X2Y94/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_R_X3Y94/INT_R.EL1END0->>IMUX9 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X3Y94/INT_R.EL1END0->>IMUX16 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3
INTERSITE btn_debounced[2] SLICE_X3Y94/D1 SLICE_X3Y94/A4 SLICE_X1Y94/CQ SLICE_X3Y94/B5 
ROUTE btn_debounced[2] CLBLL_L_X2Y94/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X2Y94/INT_L.LOGIC_OUTS_L2->>EL1BEG1 INT_R_X3Y94/INT_R.EL1END1->>IMUX41 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_R_X3Y94/INT_R.EL1END1->>IMUX25 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_R_X3Y94/INT_R.EL1END1->>IMUX10 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4
INTERSITE btn_debounced[3] SLICE_X3Y94/A1 SLICE_X3Y94/D2 SLICE_X1Y94/DQ SLICE_X3Y94/B1 
ROUTE btn_debounced[3] CLBLL_L_X2Y94/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X2Y94/INT_L.LOGIC_OUTS_L3->>EL1BEG2 INT_R_X3Y94/INT_R.EL1END2->>BYP_ALT2 INT_R_X3Y94/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X3Y94/INT_R.BYP_BOUNCE2->>IMUX6 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_R_X3Y94/INT_R.BYP_BOUNCE2->>IMUX14 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_R_X3Y94/INT_R.EL1END2->>IMUX36 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2
INTERSITE buf1_pixelX[0] SLICE_X4Y82/AQ SLICE_X4Y82/BX 
ROUTE buf1_pixelX[0] CLBLL_L_X4Y82/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X4Y82/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X4Y82/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X4Y82/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X4Y82/INT_L.FAN_BOUNCE1->>BYP_ALT4 INT_L_X4Y82/INT_L.BYP_ALT4->>BYP_L4 CLBLL_L_X4Y82/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX
INTERSITE buf1_pixelX[1] SLICE_X4Y77/AX SLICE_X4Y68/AQ 
ROUTE buf1_pixelX[1] CLBLL_L_X4Y68/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X4Y68/INT_L.LOGIC_OUTS_L4->>NN6BEG0 INT_L_X4Y74/INT_L.NN6END0->>NN2BEG0 INT_L_X4Y76/INT_L.NN2END0->>NR1BEG0 INT_L_X4Y77/INT_L.NR1END0->>BYP_ALT1 INT_L_X4Y77/INT_L.BYP_ALT1->>BYP_L1 CLBLL_L_X4Y77/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX
INTERSITE buf1_pixelX[2] SLICE_X4Y68/BQ SLICE_X4Y102/AX 
ROUTE buf1_pixelX[2] CLBLL_L_X4Y68/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X4Y68/INT_L.LOGIC_OUTS_L5->>NN2BEG1 INT_L_X4Y70/INT_L.NN2END1->>NN6BEG1 INT_L_X4Y76/INT_L.NN6END1->>NN6BEG1 INT_L_X4Y82/INT_L.NN6END1->>NN6BEG1 INT_L_X4Y88/INT_L.NN6END1->>NN6BEG1 INT_L_X4Y94/INT_L.NN6END1->>NN6BEG1 INT_L_X4Y100/INT_L.NN6END1->>NN2BEG1 INT_L_X4Y102/INT_L.NN2END1->>BYP_ALT1 INT_L_X4Y102/INT_L.BYP_ALT1->>BYP_L1 CLBLL_L_X4Y102/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX
INTERSITE buf2_pixelX[0] SLICE_X4Y82/BQ SLICE_X7Y100/A2 SLICE_X7Y100/B2 
ROUTE buf2_pixelX[0] CLBLL_L_X4Y82/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X4Y82/INT_L.LOGIC_OUTS_L5->>NE2BEG1 INT_R_X5Y83/INT_R.NE2END1->>NN6BEG1 INT_R_X5Y89/INT_R.NN6END1->>NN6BEG1 INT_R_X5Y95/INT_R.NN6END1->>NN6BEG1 INT_R_X5Y101/INT_R.NN6END1->>SR1BEG1 INT_R_X5Y100/INT_R.SR1END1->>IMUX19 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_R_X5Y100/INT_R.SR1END1->>IMUX3 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2
INTERSITE buf2_pixelX[1] SLICE_X7Y100/B1 SLICE_X4Y77/AQ SLICE_X7Y100/A3 
ROUTE buf2_pixelX[1] CLBLL_L_X4Y77/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X4Y77/INT_L.LOGIC_OUTS_L4->>NN6BEG0 INT_L_X4Y83/INT_L.NN6END0->>NN6BEG0 INT_L_X4Y89/INT_L.NN6END0->>NN6BEG0 INT_L_X4Y95/INT_L.NN6END0->>NE6BEG0 INT_L_X6Y99/INT_L.NE6END0->>NW2BEG0 INT_R_X5Y100/INT_R.NW2END0->>IMUX0 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X5Y100/INT_R.NW2END0->>NL1BEG_N3 INT_R_X5Y100/INT_R.NL1BEG_N3->>IMUX14 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1
INTERSITE buf2_pixelX[2] SLICE_X4Y102/AQ SLICE_X0Y109/C4 SLICE_X0Y109/B2 SLICE_X0Y109/D4 SLICE_X0Y103/A2 SLICE_X0Y107/A2 SLICE_X0Y107/C4 SLICE_X0Y107/D4 SLICE_X0Y107/B2 
ROUTE buf2_pixelX[2] CLBLL_L_X4Y102/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X4Y102/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_R_X3Y103/INT_R.NW2END0->>WR1BEG1 INT_L_X2Y103/INT_L.WR1END1->>IMUX_L2 CLBLL_L_X2Y103/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X2Y103/INT_L.WR1END1->>NN2BEG1 INT_L_X2Y105/INT_L.NN2END1->>NN2BEG1 INT_L_X2Y107/INT_L.NN2END1->>IMUX_L2 CLBLL_L_X2Y107/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X2Y107/INT_L.NN2END1->>NN2BEG1 INT_L_X2Y109/INT_L.NN2END1->>BYP_ALT4 INT_L_X2Y109/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X2Y109/INT_L.BYP_BOUNCE4->>IMUX_L28 CLBLL_L_X2Y109/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 INT_L_X2Y109/INT_L.BYP_BOUNCE4->>IMUX_L44 CLBLL_L_X2Y109/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 INT_L_X2Y109/INT_L.NN2END1->>IMUX_L18 CLBLL_L_X2Y109/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 INT_L_X2Y107/INT_L.NN2END1->>BYP_ALT4 INT_L_X2Y107/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X2Y107/INT_L.BYP_BOUNCE4->>IMUX_L28 CLBLL_L_X2Y107/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 INT_L_X2Y107/INT_L.BYP_BOUNCE4->>IMUX_L44 CLBLL_L_X2Y107/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 INT_L_X2Y107/INT_L.NN2END1->>IMUX_L18 CLBLL_L_X2Y107/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2
INTERSITE char_gen_highscore/font_memory/addr_reg_reg_n_15 SLICE_X7Y100/A4 RAMB18_X0Y40/DOADO0 
ROUTE char_gen_highscore/font_memory/addr_reg_reg_n_15 BRAM_L_X6Y100/BRAM_L.BRAM_FIFO18_DOADO0->BRAM_LOGIC_OUTS_B8_0 BRAM_INT_INTERFACE_L_X6Y100/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B8->>INT_INTERFACE_LOGIC_OUTS_L8 INT_L_X6Y100/INT_L.LOGIC_OUTS_L8->>WR1BEG1 INT_R_X5Y100/INT_R.WR1END1->>IMUX10 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4
INTRASITE clk
INTERSITE clk_IBUF N15/I BUFGCTRL_X0Y0/I0 
ROUTE clk_IBUF LIOI3_X0Y77/LIOI3.LIOI_IBUF0->LIOI_I0 LIOI3_X0Y77/LIOI3.LIOI_I0->LIOI_ILOGIC0_D LIOI3_X0Y77/LIOI3.LIOI_ILOGIC0_D->>IOI_ILOGIC0_O LIOI3_X0Y77/LIOI3.IOI_ILOGIC0_O->LIOI_I2GCLK_TOP0 HCLK_CMT_X8Y78/HCLK_CMT.HCLK_CMT_CCIO1->>HCLK_CMT_MUX_CLK_0 CLK_HROW_BOT_R_X78Y78/CLK_HROW_BOT_R.CLK_HROW_CK_IN_L0->>CLK_HROW_BOT_R_CK_BUFG_CASCO0 CLK_BUFG_BOT_R_X78Y100/CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED0->>CLK_BUFG_BUFGCTRL0_I0
INTERSITE clk_IBUF_BUFG SLICE_X3Y94/CLK SLICE_X4Y66/CLK RAMB18_X0Y40/CLKARDCLK SLICE_X7Y91/CLK SLICE_X0Y72/CLK SLICE_X4Y68/CLK SLICE_X2Y90/CLK SLICE_X2Y89/CLK SLICE_X7Y93/CLK SLICE_X3Y100/CLK SLICE_X3Y98/CLK SLICE_X2Y92/CLK SLICE_X0Y76/CLK SLICE_X3Y64/CLK SLICE_X7Y95/CLK SLICE_X7Y97/CLK SLICE_X4Y102/CLK SLICE_X0Y78/CLK SLICE_X3Y66/CLK SLICE_X6Y91/CLK SLICE_X2Y96/CLK SLICE_X1Y90/CLK SLICE_X6Y93/CLK SLICE_X1Y89/CLK SLICE_X2Y62/CLK SLICE_X4Y77/CLK SLICE_X0Y111/CLK SLICE_X6Y95/CLK SLICE_X1Y111/CLK SLICE_X2Y64/CLK SLICE_X5Y88/CLK SLICE_X0Y113/CLK SLICE_X6Y97/CLK SLICE_X4Y82/CLK SLICE_X1Y94/CLK SLICE_X1Y113/CLK SLICE_X2Y66/CLK SLICE_X5Y91/CLK SLICE_X0Y89/CLK SLICE_X1Y62/CLK SLICE_X1Y98/CLK SLICE_X0Y92/CLK SLICE_X3Y79/CLK SLICE_X1Y64/CLK SLICE_X11Y91/CLK SLICE_X0Y94/CLK SLICE_X11Y93/CLK SLICE_X9Y94/CLK SLICE_X5Y65/CLK SLICE_X0Y62/CLK SLICE_X8Y90/CLK SLICE_X2Y79/CLK SLICE_X2Y80/CLK SLICE_X0Y64/CLK SLICE_X2Y82/CLK SLICE_X0Y66/CLK SLICE_X3Y91/CLK SLICE_X4Y63/CLK SLICE_X4Y65/CLK SLICE_X7Y90/CLK SLICE_X3Y95/CLK SLICE_X2Y88/CLK SLICE_X3Y97/CLK SLICE_X0Y75/CLK SLICE_X5Y78/CLK SLICE_X2Y91/CLK SLICE_X3Y63/CLK SLICE_X3Y101/CLK SLICE_X3Y99/CLK BUFGCTRL_X0Y0/O SLICE_X7Y96/CLK SLICE_X0Y77/CLK SLICE_X2Y93/CLK SLICE_X3Y65/CLK SLICE_X6Y90/CLK SLICE_X3Y67/CLK SLICE_X0Y79/CLK SLICE_X2Y95/CLK SLICE_X0Y110/CLK SLICE_X0Y109/CLK SLICE_X2Y63/CLK SLICE_X6Y94/CLK SLICE_X2Y99/CLK SLICE_X0Y112/CLK SLICE_X5Y87/CLK SLICE_X2Y65/CLK SLICE_X1Y112/CLK SLICE_X6Y96/CLK SLICE_X5Y90/CLK SLICE_X5Y89/CLK SLICE_X5Y92/CLK SLICE_X1Y97/CLK SLICE_X5Y94/CLK SLICE_X1Y63/CLK SLICE_X0Y93/CLK SLICE_X5Y96/CLK SLICE_X1Y65/CLK SLICE_X9Y93/CLK SLICE_X7Y77/CLK SLICE_X11Y92/CLK SLICE_X0Y95/CLK SLICE_X4Y92/CLK SLICE_X7Y79/CLK SLICE_X5Y64/CLK SLICE_X11Y94/CLK SLICE_X0Y63/CLK SLICE_X2Y81/CLK SLICE_X0Y65/CLK SLICE_X4Y96/CLK SLICE_X3Y89/CLK SLICE_X6Y77/CLK SLICE_X3Y90/CLK SLICE_X0Y67/CLK SLICE_X4Y64/CLK SLICE_X3Y92/CLK 
ROUTE clk_IBUF_BUFG CLK_BUFG_BOT_R_X78Y100/CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL0_O->>CLK_BUFG_CK_GCLK0 CLK_BUFG_REBUF_X78Y117/CLK_BUFG_REBUF.CLK_BUFG_REBUF_R_CK_GCLK0_BOT<<->>CLK_BUFG_REBUF_R_CK_GCLK0_TOP CLK_HROW_TOP_R_X78Y130/CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK0->>CLK_HROW_CK_MUX_OUT_L8 CLK_HROW_TOP_R_X78Y130/CLK_HROW_TOP_R.CLK_HROW_CK_MUX_OUT_L8->>CLK_HROW_CK_HCLK_OUT_L8 CLK_HROW_TOP_R_X78Y130/CLK_HROW_TOP_R.CLK_HROW_CK_HCLK_OUT_L8->>CLK_HROW_CK_BUFHCLK_L8 HCLK_L_X21Y130/HCLK_L.HCLK_CK_BUFHCLK8->>HCLK_LEAF_CLK_B_BOTL5 INT_L_X6Y103/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X6Y103/INT_L.GCLK_L_B11_WEST->>CLK_L0 BRAM_L_X6Y100/BRAM_L.BRAM_CLK0_3->BRAM_FIFO18_CLKARDCLK HCLK_L_X15Y130/HCLK_L.HCLK_CK_BUFHCLK8->>HCLK_LEAF_CLK_B_BOTL5 INT_L_X4Y102/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X4Y102/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X4Y102/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK HCLK_L_X11Y130/HCLK_L.HCLK_CK_BUFHCLK8->>HCLK_LEAF_CLK_B_BOTL5 INT_L_X2Y100/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X3Y100/INT_R.GCLK_B11->>CLK0 CLBLM_R_X3Y100/CLBLM_R.CLBLM_CLK0->CLBLM_L_CLK INT_L_X2Y101/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X3Y101/INT_R.GCLK_B11->>CLK0 CLBLM_R_X3Y101/CLBLM_R.CLBLM_CLK0->CLBLM_L_CLK INT_L_X2Y109/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y109/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X2Y109/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X2Y110/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y110/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X2Y110/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X2Y111/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y111/INT_L.GCLK_L_B11_WEST->>CLK_L0 CLBLL_L_X2Y111/CLBLL_L.CLBLL_CLK0->CLBLL_L_CLK INT_L_X2Y111/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X2Y111/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X2Y112/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y112/INT_L.GCLK_L_B11_WEST->>CLK_L0 CLBLL_L_X2Y112/CLBLL_L.CLBLL_CLK0->CLBLL_L_CLK INT_L_X2Y112/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X2Y112/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X2Y113/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y113/INT_L.GCLK_L_B11_WEST->>CLK_L0 CLBLL_L_X2Y113/CLBLL_L.CLBLL_CLK0->CLBLL_L_CLK INT_L_X2Y113/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X2Y113/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK CLK_BUFG_REBUF_X78Y90/CLK_BUFG_REBUF.CLK_BUFG_REBUF_R_CK_GCLK0_BOT<<->>CLK_BUFG_REBUF_R_CK_GCLK0_TOP CLK_HROW_BOT_R_X78Y78/CLK_HROW_BOT_R.CLK_HROW_R_CK_GCLK0->>CLK_HROW_CK_MUX_OUT_L8 CLK_HROW_BOT_R_X78Y78/CLK_HROW_BOT_R.CLK_HROW_CK_MUX_OUT_L8->>CLK_HROW_CK_HCLK_OUT_L8 CLK_HROW_BOT_R_X78Y78/CLK_HROW_BOT_R.CLK_HROW_CK_HCLK_OUT_L8->>CLK_HROW_CK_BUFHCLK_L8 HCLK_L_X25Y78/HCLK_L.HCLK_CK_BUFHCLK8->>HCLK_LEAF_CLK_B_TOPL5 INT_L_X8Y94/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X8Y94/INT_L.GCLK_L_B11_WEST->>CLK_L0 CLBLM_L_X8Y94/CLBLM_L.CLBLM_CLK0->CLBLM_L_CLK INT_L_X8Y93/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X8Y93/INT_L.GCLK_L_B11_WEST->>CLK_L0 CLBLM_L_X8Y93/CLBLM_L.CLBLM_CLK0->CLBLM_L_CLK INT_L_X8Y92/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X8Y92/INT_L.GCLK_L_B11_WEST->>CLK_L0 CLBLM_L_X8Y92/CLBLM_L.CLBLM_CLK0->CLBLM_L_CLK INT_L_X8Y91/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X8Y91/INT_L.GCLK_L_B11_WEST->>CLK_L0 CLBLM_L_X8Y91/CLBLM_L.CLBLM_CLK0->CLBLM_L_CLK HCLK_L_X21Y78/HCLK_L.HCLK_CK_BUFHCLK8->>HCLK_LEAF_CLK_B_TOPL5 INT_L_X6Y94/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X7Y94/INT_R.GCLK_B11->>CLK0 CLBLM_R_X7Y94/CLBLM_R.CLBLM_CLK0->CLBLM_L_CLK INT_L_X6Y93/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X7Y93/INT_R.GCLK_B11->>CLK0 CLBLM_R_X7Y93/CLBLM_R.CLBLM_CLK0->CLBLM_L_CLK INT_L_X6Y90/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X7Y90/INT_R.GCLK_B11->>CLK1 CLBLM_R_X7Y90/CLBLM_R.CLBLM_CLK1->CLBLM_M_CLK HCLK_L_X15Y78/HCLK_L.HCLK_CK_BUFHCLK8->>HCLK_LEAF_CLK_B_BOTL5 INT_L_X4Y63/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X4Y63/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X4Y63/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X4Y64/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X4Y64/INT_L.GCLK_L_B11_WEST->>CLK_L0 CLBLL_L_X4Y64/CLBLL_L.CLBLL_CLK0->CLBLL_L_CLK INT_L_X4Y64/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X4Y64/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X4Y65/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X4Y65/INT_L.GCLK_L_B11_WEST->>CLK_L0 CLBLL_L_X4Y65/CLBLL_L.CLBLL_CLK0->CLBLL_L_CLK INT_L_X4Y65/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X4Y65/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X4Y66/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X4Y66/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X4Y66/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X4Y68/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X4Y68/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X4Y68/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK HCLK_L_X15Y78/HCLK_L.HCLK_CK_BUFHCLK8->>HCLK_LEAF_CLK_B_TOPL5 INT_L_X4Y97/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X5Y97/INT_R.GCLK_B11->>CLK1 CLBLM_R_X5Y97/CLBLM_R.CLBLM_CLK1->CLBLM_M_CLK INT_R_X5Y97/INT_R.GCLK_B11->>CLK0 CLBLM_R_X5Y97/CLBLM_R.CLBLM_CLK0->CLBLM_L_CLK INT_L_X4Y96/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X5Y96/INT_R.GCLK_B11->>CLK1 CLBLM_R_X5Y96/CLBLM_R.CLBLM_CLK1->CLBLM_M_CLK INT_R_X5Y96/INT_R.GCLK_B11->>CLK0 CLBLM_R_X5Y96/CLBLM_R.CLBLM_CLK0->CLBLM_L_CLK INT_L_X4Y96/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X4Y96/INT_L.GCLK_L_B11_WEST->>CLK_L0 CLBLL_L_X4Y96/CLBLL_L.CLBLL_CLK0->CLBLL_L_CLK INT_L_X4Y96/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X4Y96/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X4Y95/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X5Y95/INT_R.GCLK_B11->>CLK1 CLBLM_R_X5Y95/CLBLM_R.CLBLM_CLK1->CLBLM_M_CLK INT_R_X5Y95/INT_R.GCLK_B11->>CLK0 CLBLM_R_X5Y95/CLBLM_R.CLBLM_CLK0->CLBLM_L_CLK INT_L_X4Y94/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X5Y94/INT_R.GCLK_B11->>CLK1 CLBLM_R_X5Y94/CLBLM_R.CLBLM_CLK1->CLBLM_M_CLK INT_L_X4Y94/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X4Y94/INT_L.GCLK_L_B11_WEST->>CLK_L0 CLBLL_L_X4Y94/CLBLL_L.CLBLL_CLK0->CLBLL_L_CLK INT_L_X4Y93/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X5Y93/INT_R.GCLK_B11->>CLK1 CLBLM_R_X5Y93/CLBLM_R.CLBLM_CLK1->CLBLM_M_CLK INT_R_X5Y93/INT_R.GCLK_B11->>CLK0 CLBLM_R_X5Y93/CLBLM_R.CLBLM_CLK0->CLBLM_L_CLK INT_L_X4Y92/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X4Y92/INT_L.GCLK_L_B11_WEST->>CLK_L0 CLBLL_L_X4Y92/CLBLL_L.CLBLL_CLK0->CLBLL_L_CLK INT_L_X4Y92/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X4Y92/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X4Y91/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X5Y91/INT_R.GCLK_B11->>CLK1 CLBLM_R_X5Y91/CLBLM_R.CLBLM_CLK1->CLBLM_M_CLK INT_R_X5Y91/INT_R.GCLK_B11->>CLK0 CLBLM_R_X5Y91/CLBLM_R.CLBLM_CLK0->CLBLM_L_CLK INT_L_X4Y91/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X4Y91/INT_L.GCLK_L_B11_WEST->>CLK_L0 CLBLL_L_X4Y91/CLBLL_L.CLBLL_CLK0->CLBLL_L_CLK INT_L_X4Y90/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X5Y90/INT_R.GCLK_B11->>CLK1 CLBLM_R_X5Y90/CLBLM_R.CLBLM_CLK1->CLBLM_M_CLK INT_R_X5Y90/INT_R.GCLK_B11->>CLK0 CLBLM_R_X5Y90/CLBLM_R.CLBLM_CLK0->CLBLM_L_CLK INT_L_X4Y90/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X4Y90/INT_L.GCLK_L_B11_WEST->>CLK_L0 CLBLL_L_X4Y90/CLBLL_L.CLBLL_CLK0->CLBLL_L_CLK INT_L_X4Y89/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X4Y89/INT_L.GCLK_L_B11_WEST->>CLK_L0 CLBLL_L_X4Y89/CLBLL_L.CLBLL_CLK0->CLBLL_L_CLK INT_L_X4Y88/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X4Y88/INT_L.GCLK_L_B11_WEST->>CLK_L0 CLBLL_L_X4Y88/CLBLL_L.CLBLL_CLK0->CLBLL_L_CLK INT_L_X4Y87/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X4Y87/INT_L.GCLK_L_B11_WEST->>CLK_L0 CLBLL_L_X4Y87/CLBLL_L.CLBLL_CLK0->CLBLL_L_CLK INT_L_X4Y82/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X4Y82/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X4Y82/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X4Y79/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X5Y79/INT_R.GCLK_B11->>CLK0 CLBLM_R_X5Y79/CLBLM_R.CLBLM_CLK0->CLBLM_L_CLK INT_L_X4Y78/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X4Y78/INT_L.GCLK_L_B11_WEST->>CLK_L0 CLBLL_L_X4Y78/CLBLL_L.CLBLL_CLK0->CLBLL_L_CLK INT_L_X4Y77/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X5Y77/INT_R.GCLK_B11->>CLK1 CLBLM_R_X5Y77/CLBLM_R.CLBLM_CLK1->CLBLM_M_CLK INT_R_X5Y77/INT_R.GCLK_B11->>CLK0 CLBLM_R_X5Y77/CLBLM_R.CLBLM_CLK0->CLBLM_L_CLK INT_L_X4Y77/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X4Y77/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X4Y77/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK HCLK_L_X11Y78/HCLK_L.HCLK_CK_BUFHCLK8->>HCLK_LEAF_CLK_B_BOTL5 INT_L_X2Y62/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X3Y62/INT_R.GCLK_B11->>CLK1 CLBLM_R_X3Y62/CLBLM_R.CLBLM_CLK1->CLBLM_M_CLK INT_L_X2Y62/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y62/INT_L.GCLK_L_B11_WEST->>CLK_L0 CLBLL_L_X2Y62/CLBLL_L.CLBLL_CLK0->CLBLL_L_CLK INT_L_X2Y62/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X2Y62/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X2Y63/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X3Y63/INT_R.GCLK_B11->>CLK1 CLBLM_R_X3Y63/CLBLM_R.CLBLM_CLK1->CLBLM_M_CLK INT_R_X3Y63/INT_R.GCLK_B11->>CLK0 CLBLM_R_X3Y63/CLBLM_R.CLBLM_CLK0->CLBLM_L_CLK INT_L_X2Y63/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y63/INT_L.GCLK_L_B11_WEST->>CLK_L0 CLBLL_L_X2Y63/CLBLL_L.CLBLL_CLK0->CLBLL_L_CLK INT_L_X2Y63/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X2Y63/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X2Y64/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X3Y64/INT_R.GCLK_B11->>CLK1 CLBLM_R_X3Y64/CLBLM_R.CLBLM_CLK1->CLBLM_M_CLK INT_R_X3Y64/INT_R.GCLK_B11->>CLK0 CLBLM_R_X3Y64/CLBLM_R.CLBLM_CLK0->CLBLM_L_CLK INT_L_X2Y64/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y64/INT_L.GCLK_L_B11_WEST->>CLK_L0 CLBLL_L_X2Y64/CLBLL_L.CLBLL_CLK0->CLBLL_L_CLK INT_L_X2Y64/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X2Y64/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X2Y65/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X3Y65/INT_R.GCLK_B11->>CLK1 CLBLM_R_X3Y65/CLBLM_R.CLBLM_CLK1->CLBLM_M_CLK INT_R_X3Y65/INT_R.GCLK_B11->>CLK0 CLBLM_R_X3Y65/CLBLM_R.CLBLM_CLK0->CLBLM_L_CLK INT_L_X2Y65/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y65/INT_L.GCLK_L_B11_WEST->>CLK_L0 CLBLL_L_X2Y65/CLBLL_L.CLBLL_CLK0->CLBLL_L_CLK INT_L_X2Y65/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X2Y65/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X2Y66/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X3Y66/INT_R.GCLK_B11->>CLK1 CLBLM_R_X3Y66/CLBLM_R.CLBLM_CLK1->CLBLM_M_CLK INT_R_X3Y66/INT_R.GCLK_B11->>CLK0 CLBLM_R_X3Y66/CLBLM_R.CLBLM_CLK0->CLBLM_L_CLK INT_L_X2Y66/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y66/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X2Y66/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X2Y67/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X3Y67/INT_R.GCLK_B11->>CLK0 CLBLM_R_X3Y67/CLBLM_R.CLBLM_CLK0->CLBLM_L_CLK INT_L_X2Y67/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y67/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X2Y67/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X2Y72/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y72/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X2Y72/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK HCLK_L_X11Y78/HCLK_L.HCLK_CK_BUFHCLK8->>HCLK_LEAF_CLK_B_TOPL5 INT_L_X2Y99/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X3Y99/INT_R.GCLK_B11->>CLK1 CLBLM_R_X3Y99/CLBLM_R.CLBLM_CLK1->CLBLM_M_CLK INT_R_X3Y99/INT_R.GCLK_B11->>CLK0 CLBLM_R_X3Y99/CLBLM_R.CLBLM_CLK0->CLBLM_L_CLK INT_L_X2Y98/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X3Y98/INT_R.GCLK_B11->>CLK0 CLBLM_R_X3Y98/CLBLM_R.CLBLM_CLK0->CLBLM_L_CLK INT_L_X2Y98/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y98/INT_L.GCLK_L_B11_WEST->>CLK_L0 CLBLL_L_X2Y98/CLBLL_L.CLBLL_CLK0->CLBLL_L_CLK INT_L_X2Y97/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X3Y97/INT_R.GCLK_B11->>CLK0 CLBLM_R_X3Y97/CLBLM_R.CLBLM_CLK0->CLBLM_L_CLK INT_L_X2Y97/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y97/INT_L.GCLK_L_B11_WEST->>CLK_L0 CLBLL_L_X2Y97/CLBLL_L.CLBLL_CLK0->CLBLL_L_CLK INT_L_X2Y96/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X3Y96/INT_R.GCLK_B11->>CLK1 CLBLM_R_X3Y96/CLBLM_R.CLBLM_CLK1->CLBLM_M_CLK INT_L_X2Y95/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X3Y95/INT_R.GCLK_B11->>CLK1 CLBLM_R_X3Y95/CLBLM_R.CLBLM_CLK1->CLBLM_M_CLK INT_R_X3Y95/INT_R.GCLK_B11->>CLK0 CLBLM_R_X3Y95/CLBLM_R.CLBLM_CLK0->CLBLM_L_CLK INT_L_X2Y95/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y95/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X2Y95/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X2Y94/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X3Y94/INT_R.GCLK_B11->>CLK0 CLBLM_R_X3Y94/CLBLM_R.CLBLM_CLK0->CLBLM_L_CLK INT_L_X2Y94/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y94/INT_L.GCLK_L_B11_WEST->>CLK_L0 CLBLL_L_X2Y94/CLBLL_L.CLBLL_CLK0->CLBLL_L_CLK INT_L_X2Y94/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X2Y94/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X2Y93/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X3Y93/INT_R.GCLK_B11->>CLK1 CLBLM_R_X3Y93/CLBLM_R.CLBLM_CLK1->CLBLM_M_CLK INT_L_X2Y93/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y93/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X2Y93/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X2Y92/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X3Y92/INT_R.GCLK_B11->>CLK1 CLBLM_R_X3Y92/CLBLM_R.CLBLM_CLK1->CLBLM_M_CLK INT_R_X3Y92/INT_R.GCLK_B11->>CLK0 CLBLM_R_X3Y92/CLBLM_R.CLBLM_CLK0->CLBLM_L_CLK INT_L_X2Y92/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y92/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X2Y92/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X2Y91/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X3Y91/INT_R.GCLK_B11->>CLK1 CLBLM_R_X3Y91/CLBLM_R.CLBLM_CLK1->CLBLM_M_CLK INT_R_X3Y91/INT_R.GCLK_B11->>CLK0 CLBLM_R_X3Y91/CLBLM_R.CLBLM_CLK0->CLBLM_L_CLK INT_L_X2Y90/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X3Y90/INT_R.GCLK_B11->>CLK1 CLBLM_R_X3Y90/CLBLM_R.CLBLM_CLK1->CLBLM_M_CLK INT_R_X3Y90/INT_R.GCLK_B11->>CLK0 CLBLM_R_X3Y90/CLBLM_R.CLBLM_CLK0->CLBLM_L_CLK INT_L_X2Y90/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y90/INT_L.GCLK_L_B11_WEST->>CLK_L0 CLBLL_L_X2Y90/CLBLL_L.CLBLL_CLK0->CLBLL_L_CLK INT_L_X2Y89/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X3Y89/INT_R.GCLK_B11->>CLK1 CLBLM_R_X3Y89/CLBLM_R.CLBLM_CLK1->CLBLM_M_CLK INT_R_X3Y89/INT_R.GCLK_B11->>CLK0 CLBLM_R_X3Y89/CLBLM_R.CLBLM_CLK0->CLBLM_L_CLK INT_L_X2Y89/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y89/INT_L.GCLK_L_B11_WEST->>CLK_L0 CLBLL_L_X2Y89/CLBLL_L.CLBLL_CLK0->CLBLL_L_CLK INT_L_X2Y89/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X2Y89/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X2Y88/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X3Y88/INT_R.GCLK_B11->>CLK1 CLBLM_R_X3Y88/CLBLM_R.CLBLM_CLK1->CLBLM_M_CLK INT_L_X2Y82/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X3Y82/INT_R.GCLK_B11->>CLK1 CLBLM_R_X3Y82/CLBLM_R.CLBLM_CLK1->CLBLM_M_CLK INT_L_X2Y81/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X3Y81/INT_R.GCLK_B11->>CLK1 CLBLM_R_X3Y81/CLBLM_R.CLBLM_CLK1->CLBLM_M_CLK INT_L_X2Y80/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X3Y80/INT_R.GCLK_B11->>CLK1 CLBLM_R_X3Y80/CLBLM_R.CLBLM_CLK1->CLBLM_M_CLK INT_L_X2Y79/INT_L.GCLK_L_B11->>GCLK_L_B11_EAST INT_R_X3Y79/INT_R.GCLK_B11->>CLK1 CLBLM_R_X3Y79/CLBLM_R.CLBLM_CLK1->CLBLM_M_CLK INT_R_X3Y79/INT_R.GCLK_B11->>CLK0 CLBLM_R_X3Y79/CLBLM_R.CLBLM_CLK0->CLBLM_L_CLK INT_L_X2Y79/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y79/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X2Y79/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X2Y78/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y78/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X2Y78/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X2Y77/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y77/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X2Y77/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X2Y76/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y76/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X2Y76/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK INT_L_X2Y75/INT_L.GCLK_L_B11->>GCLK_L_B11_WEST INT_L_X2Y75/INT_L.GCLK_L_B11_WEST->>CLK_L1 CLBLL_L_X2Y75/CLBLL_L.CLBLL_CLK1->CLBLL_LL_CLK
INTERSITE color_write_value[0] SLICE_X6Y96/DI SLICE_X2Y96/DI SLICE_X7Y95/AX SLICE_X7Y95/AQ 
ROUTE color_write_value[0] CLBLM_R_X5Y95/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X5Y95/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X5Y95/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X5Y97/INT_R.NN2END3->>SR1BEG3 INT_R_X5Y96/INT_R.SR1END3->>FAN_ALT3 INT_R_X5Y96/INT_R.FAN_ALT3->>FAN3 CLBLM_R_X5Y96/CLBLM_R.CLBLM_FAN3->CLBLM_M_DI INT_R_X5Y96/INT_R.SR1END3->>WW2BEG3 INT_R_X3Y96/INT_R.WW2END3->>FAN_ALT3 INT_R_X3Y96/INT_R.FAN_ALT3->>FAN3 CLBLM_R_X3Y96/CLBLM_R.CLBLM_FAN3->CLBLM_M_DI INT_R_X5Y95/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X5Y95/INT_R.BYP_ALT0->>BYP0 CLBLM_R_X5Y95/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX
INTERSITE color_write_value[1] SLICE_X6Y95/DI SLICE_X2Y95/DI SLICE_X7Y95/BX SLICE_X7Y95/AMUX 
ROUTE color_write_value[1] CLBLM_R_X5Y95/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X5Y95/INT_R.LOGIC_OUTS16->>WL1BEG1 INT_L_X4Y95/INT_L.WL1END1->>WR1BEG3 INT_R_X3Y95/INT_R.WR1END3->>FAN_ALT3 INT_R_X3Y95/INT_R.FAN_ALT3->>FAN3 CLBLM_R_X3Y95/CLBLM_R.CLBLM_FAN3->CLBLM_M_DI INT_R_X5Y95/INT_R.LOGIC_OUTS16->>FAN_ALT5 INT_R_X5Y95/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X5Y95/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X5Y95/INT_R.BYP_ALT5->>BYP5 CLBLM_R_X5Y95/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX INT_R_X5Y95/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X5Y95/INT_R.BYP_BOUNCE5->>FAN_ALT3 INT_R_X5Y95/INT_R.FAN_ALT3->>FAN3 CLBLM_R_X5Y95/CLBLM_R.CLBLM_FAN3->CLBLM_M_DI
INTERSITE count_reg[13]_i_2_n_0 SLICE_X7Y77/C1 SLICE_X5Y78/A4 SLICE_X5Y78/C2 SLICE_X7Y77/B3 SLICE_X7Y78/A SLICE_X7Y79/A3 SLICE_X5Y78/B2 SLICE_X7Y79/B3 
ROUTE count_reg[13]_i_2_n_0 CLBLM_R_X5Y78/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X5Y78/INT_R.LOGIC_OUTS8->>SL1BEG0 INT_R_X5Y77/INT_R.SL1END0->>IMUX16 CLBLM_R_X5Y77/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X5Y77/INT_R.SL1END0->>IMUX33 CLBLM_R_X5Y77/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_R_X5Y78/INT_R.LOGIC_OUTS8->>WR1BEG1 INT_L_X4Y78/INT_L.WR1END1->>IMUX_L10 CLBLL_L_X4Y78/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 INT_R_X5Y78/INT_R.LOGIC_OUTS8->>NR1BEG0 INT_R_X5Y79/INT_R.NR1END0->>WR1BEG1 INT_L_X4Y79/INT_L.WR1END1->>SR1BEG1 INT_L_X4Y78/INT_L.SR1END1->>IMUX_L20 CLBLL_L_X4Y78/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 INT_L_X4Y78/INT_L.SR1END1->>IMUX_L19 CLBLL_L_X4Y78/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 INT_R_X5Y79/INT_R.NR1END0->>IMUX16 CLBLM_R_X5Y79/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X5Y79/INT_R.NR1END0->>IMUX0 CLBLM_R_X5Y79/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3
INTERSITE count_reg[13]_i_3_n_0 SLICE_X5Y78/D SLICE_X7Y78/A1 
ROUTE count_reg[13]_i_3_n_0 CLBLL_L_X4Y78/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X4Y78/INT_L.LOGIC_OUTS_L11->>SE2BEG3 INT_R_X5Y77/INT_R.SE2END3->>NR1BEG3 INT_R_X5Y78/INT_R.NR1END3->>IMUX6 CLBLM_R_X5Y78/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1
INTERSITE count_reg[13]_i_4_n_0 SLICE_X7Y78/A4 SLICE_X7Y78/B 
ROUTE count_reg[13]_i_4_n_0 CLBLM_R_X5Y78/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X5Y78/INT_R.LOGIC_OUTS9->>IMUX10 CLBLM_R_X5Y78/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4
INTERSITE data0 SLICE_X7Y100/B3 RAMB18_X0Y40/DOADO7 
ROUTE data0 BRAM_L_X6Y100/BRAM_L.BRAM_FIFO18_DOADO7->BRAM_LOGIC_OUTS_B8_2 BRAM_INT_INTERFACE_L_X6Y102/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B8->>INT_INTERFACE_LOGIC_OUTS_L8 INT_L_X6Y102/INT_L.LOGIC_OUTS_L8->>SW2BEG0 INT_R_X5Y101/INT_R.SW2END0->>SL1BEG0 INT_R_X5Y100/INT_R.SL1END0->>IMUX16 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3
INTERSITE data1 SLICE_X7Y100/B5 RAMB18_X0Y40/DOADO6 
ROUTE data1 BRAM_L_X6Y100/BRAM_L.BRAM_FIFO18_DOADO6->BRAM_LOGIC_OUTS_B15_1 BRAM_INT_INTERFACE_L_X6Y101/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B15->>INT_INTERFACE_LOGIC_OUTS_L15 INT_L_X6Y101/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X6Y101/INT_L.SR1BEG_S0->>SW2BEG0 INT_R_X5Y100/INT_R.SW2END0->>IMUX25 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5
INTERSITE data2 RAMB18_X0Y40/DOADO5 SLICE_X7Y100/B6 
ROUTE data2 BRAM_L_X6Y100/BRAM_L.BRAM_FIFO18_DOADO5->BRAM_LOGIC_OUTS_B10_1 BRAM_INT_INTERFACE_L_X6Y101/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B10->>INT_INTERFACE_LOGIC_OUTS_L10 INT_L_X6Y101/INT_L.LOGIC_OUTS_L10->>SW2BEG2 INT_R_X5Y100/INT_R.SW2END2->>IMUX13 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6
INTERSITE data3 SLICE_X7Y100/B4 RAMB18_X0Y40/DOADO4 
ROUTE data3 BRAM_L_X6Y100/BRAM_L.BRAM_FIFO18_DOADO4->BRAM_LOGIC_OUTS_B13_1 BRAM_INT_INTERFACE_L_X6Y101/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B13->>INT_INTERFACE_LOGIC_OUTS_L13 INT_L_X6Y101/INT_L.LOGIC_OUTS_L13->>SW2BEG1 INT_R_X5Y100/INT_R.SW2END1->>IMUX26 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4
INTERSITE data4 RAMB18_X0Y40/DOADO3 SLICE_X7Y100/A6 
ROUTE data4 BRAM_L_X6Y100/BRAM_L.BRAM_FIFO18_DOADO3->BRAM_LOGIC_OUTS_B15_0 BRAM_INT_INTERFACE_L_X6Y100/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B15->>INT_INTERFACE_LOGIC_OUTS_L15 INT_L_X6Y100/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_R_X5Y100/INT_R.WL1END2->>IMUX5 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6
INTERSITE data5 SLICE_X7Y100/A1 RAMB18_X0Y40/DOADO2 
ROUTE data5 BRAM_L_X6Y100/BRAM_L.BRAM_FIFO18_DOADO2->BRAM_LOGIC_OUTS_B10_0 BRAM_INT_INTERFACE_L_X6Y100/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B10->>INT_INTERFACE_LOGIC_OUTS_L10 INT_L_X6Y100/INT_L.LOGIC_OUTS_L10->>WR1BEG3 INT_R_X5Y100/INT_R.WR1END3->>IMUX6 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1
INTERSITE data6 SLICE_X7Y100/A5 RAMB18_X0Y40/DOADO1 
ROUTE data6 BRAM_L_X6Y100/BRAM_L.BRAM_FIFO18_DOADO1->BRAM_LOGIC_OUTS_B13_0 BRAM_INT_INTERFACE_L_X6Y100/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B13->>INT_INTERFACE_LOGIC_OUTS_L13 INT_L_X6Y100/INT_L.LOGIC_OUTS_L13->>WL1BEG0 INT_R_X5Y100/INT_R.WL1END0->>IMUX9 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5
INTERSITE debounce_count[0] SLICE_X1Y97/A3 SLICE_X1Y97/AQ SLICE_X2Y97/AX SLICE_X3Y97/D1 
ROUTE debounce_count[0] CLBLL_L_X2Y97/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X2Y97/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_R_X3Y97/INT_R.ER1END1->>FAN_ALT6 INT_R_X3Y97/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X3Y97/INT_R.FAN_BOUNCE6->>IMUX41 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_R_X3Y97/INT_R.FAN_BOUNCE6->>BYP_ALT1 INT_R_X3Y97/INT_R.BYP_ALT1->>BYP1 CLBLM_R_X3Y97/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X2Y97/INT_L.LOGIC_OUTS_L0->>IMUX_L0 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3
INTRASITE debounce_count[0]_i_1_n_0
INTERSITE debounce_count[10] SLICE_X3Y99/D5 SLICE_X3Y99/AQ SLICE_X2Y99/B6 
ROUTE debounce_count[10] CLBLM_R_X3Y99/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X3Y99/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X3Y99/INT_R.NL1BEG_N3->>FAN_ALT1 INT_R_X3Y99/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X3Y99/INT_R.FAN_BOUNCE1->>IMUX12 CLBLM_R_X3Y99/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X3Y99/INT_R.NL1BEG_N3->>IMUX46 CLBLM_R_X3Y99/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5
INTRASITE debounce_count[10]_i_1_n_0
INTERSITE debounce_count[11] SLICE_X3Y99/D4 SLICE_X2Y99/C6 SLICE_X3Y99/BQ 
ROUTE debounce_count[11] CLBLM_R_X3Y99/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X3Y99/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X3Y99/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X3Y99/INT_R.BYP_BOUNCE5->>IMUX37 CLBLM_R_X3Y99/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_R_X3Y99/INT_R.LOGIC_OUTS1->>IMUX35 CLBLM_R_X3Y99/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6
INTRASITE debounce_count[11]_i_1_n_0
INTERSITE debounce_count[12] SLICE_X3Y100/AQ SLICE_X2Y99/D6 SLICE_X3Y100/D4 
ROUTE debounce_count[12] CLBLM_R_X3Y100/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X3Y100/INT_R.LOGIC_OUTS0->>SW2BEG0 INT_L_X2Y99/INT_L.SW2END0->>ER1BEG1 INT_R_X3Y99/INT_R.ER1END1->>IMUX43 CLBLM_R_X3Y99/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X3Y100/INT_R.LOGIC_OUTS0->>NW2BEG0 INT_L_X2Y101/INT_L.NW2END0->>EL1BEG_N3 INT_R_X3Y100/INT_R.EL1END3->>IMUX37 CLBLM_R_X3Y100/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4
INTRASITE debounce_count[12]_i_1_n_0
INTERSITE debounce_count[13] SLICE_X3Y100/D6 SLICE_X2Y100/A6 SLICE_X3Y100/BQ 
ROUTE debounce_count[13] CLBLM_R_X3Y100/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X3Y100/INT_R.LOGIC_OUTS1->>FAN_ALT6 INT_R_X3Y100/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X3Y100/INT_R.FAN_BOUNCE6->>FAN_ALT2 INT_R_X3Y100/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X3Y100/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X3Y100/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X3Y100/INT_R.BYP_BOUNCE0->>IMUX42 CLBLM_R_X3Y100/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_R_X3Y100/INT_R.BYP_BOUNCE0->>IMUX4 CLBLM_R_X3Y100/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6
INTRASITE debounce_count[13]_i_1_n_0
INTERSITE debounce_count[14] SLICE_X3Y100/D2 SLICE_X3Y101/AQ SLICE_X2Y100/B6 
ROUTE debounce_count[14] CLBLM_R_X3Y101/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X3Y101/INT_R.LOGIC_OUTS0->>SR1BEG1 INT_R_X3Y100/INT_R.SR1END1->>IMUX36 CLBLM_R_X3Y100/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_R_X3Y100/INT_R.SR1END1->>IMUX12 CLBLM_R_X3Y100/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6
INTRASITE debounce_count[14]_i_1_n_0
INTERSITE debounce_count[15] SLICE_X3Y100/D5 SLICE_X3Y100/CQ SLICE_X2Y100/C6 
ROUTE debounce_count[15] CLBLM_R_X3Y100/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X3Y100/INT_R.LOGIC_OUTS2->>WW2BEG2 INT_R_X1Y100/INT_R.WW2END2->>ER1BEG3 INT_L_X2Y100/INT_L.ER1END3->>EL1BEG2 INT_R_X3Y100/INT_R.EL1END2->>BYP_ALT2 INT_R_X3Y100/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X3Y100/INT_R.BYP_BOUNCE2->>IMUX46 CLBLM_R_X3Y100/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_R_X3Y100/INT_R.EL1END2->>IMUX35 CLBLM_R_X3Y100/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6
INTRASITE debounce_count[15]_i_1_n_0
INTERSITE debounce_count[16] SLICE_X3Y97/B4 SLICE_X3Y99/B2 SLICE_X3Y101/D1 SLICE_X3Y101/B5 SLICE_X2Y100/D6 SLICE_X3Y98/C6 SLICE_X3Y100/C6 SLICE_X1Y97/A4 SLICE_X1Y98/B3 SLICE_X3Y97/A4 SLICE_X3Y98/B2 SLICE_X3Y99/A2 SLICE_X3Y100/B2 SLICE_X3Y101/C1 SLICE_X3Y101/A5 SLICE_X3Y97/C6 SLICE_X1Y98/A3 SLICE_X3Y99/C6 SLICE_X3Y98/A2 SLICE_X3Y100/A2 SLICE_X3Y101/BQ SLICE_X1Y97/B5 
ROUTE debounce_count[16] CLBLM_R_X3Y101/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X3Y101/INT_R.LOGIC_OUTS1->>SS2BEG1 INT_R_X3Y99/INT_R.SS2END1->>IMUX34 CLBLM_R_X3Y99/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_R_X3Y99/INT_R.SS2END1->>SL1BEG1 INT_R_X3Y98/INT_R.SL1END1->>IMUX3 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X3Y98/INT_R.SL1END1->>SL1BEG1 INT_R_X3Y97/INT_R.SL1END1->>IMUX10 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_R_X3Y97/INT_R.SL1END1->>IMUX26 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_R_X3Y97/INT_R.SL1END1->>IMUX34 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_R_X3Y97/INT_R.SL1END1->>WL1BEG0 INT_L_X2Y97/INT_L.WL1END0->>IMUX_L10 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 INT_L_X2Y97/INT_L.WL1END0->>IMUX_L25 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 INT_L_X2Y97/INT_L.WL1END0->>NL1BEG0 INT_L_X2Y98/INT_L.NL1END0->>IMUX_L0 CLBLL_L_X2Y98/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 INT_L_X2Y98/INT_L.NL1END0->>IMUX_L16 CLBLL_L_X2Y98/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 INT_R_X3Y98/INT_R.SL1END1->>IMUX34 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_R_X3Y98/INT_R.SL1END1->>IMUX19 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_R_X3Y99/INT_R.SS2END1->>IMUX3 CLBLM_R_X3Y99/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X3Y99/INT_R.SS2END1->>IMUX19 CLBLM_R_X3Y99/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_R_X3Y101/INT_R.LOGIC_OUTS1->>SL1BEG1 INT_R_X3Y100/INT_R.SL1END1->>IMUX34 CLBLM_R_X3Y100/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_R_X3Y100/INT_R.SL1END1->>IMUX43 CLBLM_R_X3Y100/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X3Y100/INT_R.SL1END1->>IMUX3 CLBLM_R_X3Y100/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X3Y100/INT_R.SL1END1->>IMUX19 CLBLM_R_X3Y100/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_R_X3Y101/INT_R.LOGIC_OUTS1->>FAN_ALT6 INT_R_X3Y101/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X3Y101/INT_R.FAN_BOUNCE6->>IMUX9 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X3Y101/INT_R.FAN_BOUNCE6->>IMUX25 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_R_X3Y101/INT_R.FAN_BOUNCE6->>IMUX41 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_R_X3Y101/INT_R.FAN_BOUNCE6->>IMUX33 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1
INTRASITE debounce_count[16]_i_1_n_0
INTERSITE debounce_count[17] SLICE_X3Y98/C2 SLICE_X3Y100/C2 SLICE_X3Y101/B3 SLICE_X2Y101/A6 SLICE_X3Y98/A6 SLICE_X3Y101/D2 SLICE_X3Y100/A6 SLICE_X3Y99/B4 SLICE_X1Y97/A2 SLICE_X1Y98/B4 SLICE_X3Y97/C2 SLICE_X3Y101/A3 SLICE_X3Y101/CQ SLICE_X3Y97/A6 SLICE_X3Y99/A6 SLICE_X3Y98/B6 SLICE_X3Y100/B6 SLICE_X1Y98/A2 SLICE_X3Y99/C5 SLICE_X3Y101/C6 SLICE_X3Y97/B2 SLICE_X1Y97/B4 
ROUTE debounce_count[17] CLBLM_R_X3Y101/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X3Y101/INT_R.LOGIC_OUTS2->>SL1BEG2 INT_R_X3Y100/INT_R.SL1END2->>IMUX5 CLBLM_R_X3Y100/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_R_X3Y100/INT_R.SL1END2->>IMUX20 CLBLM_R_X3Y100/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_R_X3Y100/INT_R.SL1END2->>IMUX13 CLBLM_R_X3Y100/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_R_X3Y101/INT_R.LOGIC_OUTS2->>SS2BEG2 INT_R_X3Y99/INT_R.SS2END2->>SL1BEG2 INT_R_X3Y98/INT_R.SL1END2->>IMUX20 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_R_X3Y98/INT_R.SL1END2->>IMUX13 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_R_X3Y98/INT_R.SL1END2->>SL1BEG2 INT_R_X3Y97/INT_R.SL1END2->>IMUX20 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_R_X3Y97/INT_R.SL1END2->>WL1BEG1 INT_L_X2Y97/INT_L.WL1END1->>IMUX_L26 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 INT_L_X2Y97/INT_L.WL1END1->>IMUX_L3 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X2Y97/INT_L.WL1END1->>NL1BEG1 INT_L_X2Y98/INT_L.NL1END1->>NE2BEG1 INT_R_X3Y99/INT_R.NE2END1->>IMUX26 CLBLM_R_X3Y99/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_R_X3Y97/INT_R.SL1END2->>FAN_ALT5 INT_R_X3Y97/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X3Y97/INT_R.FAN_BOUNCE5->>IMUX19 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_R_X3Y97/INT_R.SL1END2->>IMUX5 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_R_X3Y98/INT_R.SL1END2->>IMUX5 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_R_X3Y98/INT_R.SL1END2->>WL1BEG1 INT_L_X2Y98/INT_L.WL1END1->>IMUX_L3 CLBLL_L_X2Y98/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X2Y98/INT_L.WL1END1->>IMUX_L26 CLBLL_L_X2Y98/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 INT_R_X3Y99/INT_R.SS2END2->>IMUX5 CLBLM_R_X3Y99/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_R_X3Y99/INT_R.SS2END2->>BYP_ALT2 INT_R_X3Y99/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X3Y99/INT_R.BYP_BOUNCE2->>IMUX30 CLBLM_R_X3Y99/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_R_X3Y101/INT_R.LOGIC_OUTS2->>IMUX36 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_R_X3Y101/INT_R.LOGIC_OUTS2->>FAN_ALT7 INT_R_X3Y101/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X3Y101/INT_R.FAN_BOUNCE7->>IMUX34 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_R_X3Y101/INT_R.FAN_BOUNCE7->>IMUX16 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X3Y101/INT_R.FAN_BOUNCE7->>IMUX0 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X3Y101/INT_R.LOGIC_OUTS2->>IMUX4 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6
INTRASITE debounce_count[17]_i_1_n_0
INTERSITE debounce_count[18] SLICE_X3Y101/DQ SLICE_X3Y98/A5 SLICE_X3Y100/A5 SLICE_X3Y101/B4 SLICE_X3Y99/B5 SLICE_X3Y97/C1 SLICE_X3Y101/D6 SLICE_X1Y97/A5 SLICE_X3Y99/C1 SLICE_X1Y98/B5 SLICE_X3Y97/A5 SLICE_X3Y101/A4 SLICE_X3Y99/A4 SLICE_X3Y100/B5 SLICE_X3Y98/B5 SLICE_X3Y101/C3 SLICE_X2Y101/B6 SLICE_X1Y97/B3 SLICE_X3Y98/C1 SLICE_X3Y97/B3 SLICE_X3Y100/C1 SLICE_X1Y98/A5 
ROUTE debounce_count[18] CLBLM_R_X3Y101/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X3Y101/INT_R.LOGIC_OUTS3->>IMUX23 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_R_X3Y101/INT_R.LOGIC_OUTS3->>SR1BEG_S0 INT_R_X3Y101/INT_R.SR1BEG_S0->>IMUX42 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_R_X3Y101/INT_R.SR1BEG_S0->>IMUX26 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_R_X3Y101/INT_R.SR1BEG_S0->>SL1BEG0 INT_R_X3Y100/INT_R.SL1END0->>IMUX25 CLBLM_R_X3Y100/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_R_X3Y100/INT_R.SL1END0->>IMUX33 CLBLM_R_X3Y100/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_R_X3Y100/INT_R.SL1END0->>IMUX9 CLBLM_R_X3Y100/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X3Y101/INT_R.SR1BEG_S0->>SS2BEG0 INT_R_X3Y99/INT_R.SS2END0->>SL1BEG0 INT_R_X3Y98/INT_R.SL1END0->>IMUX9 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X3Y98/INT_R.SL1END0->>SL1BEG0 INT_R_X3Y97/INT_R.SL1END0->>IMUX9 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X3Y97/INT_R.SL1END0->>IMUX16 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X3Y97/INT_R.SL1END0->>IMUX33 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_R_X3Y98/INT_R.SL1END0->>IMUX25 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_R_X3Y98/INT_R.SL1END0->>IMUX33 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_R_X3Y99/INT_R.SS2END0->>IMUX25 CLBLM_R_X3Y99/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_R_X3Y99/INT_R.SS2END0->>IMUX10 CLBLM_R_X3Y99/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_R_X3Y99/INT_R.SS2END0->>IMUX33 CLBLM_R_X3Y99/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_R_X3Y99/INT_R.SS2END0->>SW2BEG0 INT_L_X2Y98/INT_L.SW2END0->>IMUX_L9 CLBLL_L_X2Y98/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X2Y98/INT_L.SW2END0->>IMUX_L25 CLBLL_L_X2Y98/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 INT_L_X2Y98/INT_L.SW2END0->>SL1BEG0 INT_L_X2Y97/INT_L.SL1END0->>IMUX_L9 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X2Y97/INT_L.SL1END0->>IMUX_L16 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 INT_R_X3Y101/INT_R.SR1BEG_S0->>IMUX10 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_R_X3Y101/INT_R.SR1BEG_S0->>FAN_ALT2 INT_R_X3Y101/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X3Y101/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X3Y101/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X3Y101/INT_R.BYP_BOUNCE0->>IMUX12 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6
INTRASITE debounce_count[18]_i_1_n_0
INTERSITE debounce_count[18]_i_2_n_0 SLICE_X3Y100/A4 SLICE_X3Y100/C3 SLICE_X1Y97/A1 SLICE_X3Y98/C5 SLICE_X3Y101/B6 SLICE_X3Y97/A1 SLICE_X3Y101/D5 SLICE_X3Y98/B1 SLICE_X3Y99/A1 SLICE_X3Y97/C3 SLICE_X1Y98/B6 SLICE_X3Y100/B4 SLICE_X3Y99/C3 SLICE_X1Y97/B1 SLICE_X3Y101/A6 SLICE_X3Y101/C5 SLICE_X3Y98/A1 SLICE_X3Y97/B1 SLICE_X1Y98/A4 SLICE_X3Y98/D SLICE_X3Y99/B1 
ROUTE debounce_count[18]_i_2_n_0 CLBLM_R_X3Y98/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X3Y98/INT_R.LOGIC_OUTS11->>SL1BEG3 INT_R_X3Y97/INT_R.SL1END3->>IMUX14 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_R_X3Y97/INT_R.SL1END3->>IMUX23 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_R_X3Y97/INT_R.SL1END3->>IMUX6 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_R_X3Y97/INT_R.SL1END3->>WL1BEG2 INT_L_X2Y97/INT_L.WL1END2->>IMUX_L6 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X2Y97/INT_L.WL1END2->>IMUX_L14 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 INT_R_X3Y98/INT_R.LOGIC_OUTS11->>WL1BEG2 INT_L_X2Y98/INT_L.WL1END2->>FAN_ALT1 INT_L_X2Y98/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X2Y98/INT_L.FAN_BOUNCE1->>IMUX_L10 CLBLL_L_X2Y98/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 INT_L_X2Y98/INT_L.WL1END2->>IMUX_L13 CLBLL_L_X2Y98/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 INT_R_X3Y98/INT_R.LOGIC_OUTS11->>IMUX30 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_R_X3Y98/INT_R.LOGIC_OUTS11->>NN2BEG3 INT_R_X3Y100/INT_R.NN2END3->>IMUX23 CLBLM_R_X3Y100/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_R_X3Y100/INT_R.NN2END3->>NW2BEG3 INT_L_X2Y101/INT_L.NW2END3->>EL1BEG2 INT_R_X3Y101/INT_R.EL1END2->>BYP_ALT2 INT_R_X3Y101/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X3Y101/INT_R.BYP_BOUNCE2->>IMUX46 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_R_X3Y101/INT_R.BYP_BOUNCE2->>IMUX30 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_R_X3Y101/INT_R.EL1END2->>IMUX13 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_R_X3Y101/INT_R.EL1END2->>IMUX5 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_R_X3Y100/INT_R.NN2END3->>FAN_ALT1 INT_R_X3Y100/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X3Y100/INT_R.FAN_BOUNCE1->>IMUX26 CLBLM_R_X3Y100/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_R_X3Y100/INT_R.FAN_BOUNCE1->>IMUX10 CLBLM_R_X3Y100/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_R_X3Y98/INT_R.LOGIC_OUTS11->>NR1BEG3 INT_R_X3Y99/INT_R.NR1END3->>IMUX6 CLBLM_R_X3Y99/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_R_X3Y99/INT_R.NR1END3->>IMUX14 CLBLM_R_X3Y99/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_R_X3Y99/INT_R.NR1END3->>IMUX23 CLBLM_R_X3Y99/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_R_X3Y98/INT_R.LOGIC_OUTS11->>IMUX6 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_R_X3Y98/INT_R.LOGIC_OUTS11->>IMUX14 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1
INTERSITE debounce_count[18]_i_3_n_0 SLICE_X1Y98/A6 SLICE_X3Y101/B2 SLICE_X1Y97/B6 SLICE_X3Y98/C3 SLICE_X3Y97/B6 SLICE_X3Y100/C5 SLICE_X1Y98/B1 SLICE_X3Y101/D4 SLICE_X3Y99/B6 SLICE_X3Y97/A2 SLICE_X3Y100/B1 SLICE_X3Y101/A2 SLICE_X1Y97/A6 SLICE_X3Y98/B3 SLICE_X3Y99/A3 SLICE_X3Y97/C5 SLICE_X3Y101/C4 SLICE_X3Y99/C4 SLICE_X3Y100/A1 SLICE_X3Y100/D SLICE_X3Y98/A3 
ROUTE debounce_count[18]_i_3_n_0 CLBLM_R_X3Y100/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X3Y100/INT_R.LOGIC_OUTS11->>IMUX30 CLBLM_R_X3Y100/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_R_X3Y100/INT_R.LOGIC_OUTS11->>IMUX6 CLBLM_R_X3Y100/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_R_X3Y100/INT_R.LOGIC_OUTS11->>IMUX14 CLBLM_R_X3Y100/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_R_X3Y100/INT_R.LOGIC_OUTS11->>SE2BEG3 INT_L_X4Y99/INT_L.SE2END3->>WL1BEG2 INT_R_X3Y99/INT_R.WL1END2->>IMUX21 CLBLM_R_X3Y99/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_R_X3Y99/INT_R.WL1END2->>SW2BEG2 INT_L_X2Y98/INT_L.SW2END2->>IMUX_L5 CLBLL_L_X2Y98/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X2Y98/INT_L.SW2END2->>IMUX_L14 CLBLL_L_X2Y98/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 INT_L_X2Y98/INT_L.SW2END2->>SL1BEG2 INT_L_X2Y97/INT_L.SL1END2->>IMUX_L5 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X2Y97/INT_L.SL1END2->>IMUX_L13 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X2Y97/INT_L.SL1END2->>ER1BEG3 INT_R_X3Y98/INT_R.ER1END_N3_3->>IMUX16 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X3Y98/INT_R.ER1END_N3_3->>IMUX0 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X3Y97/INT_R.ER1END3->>FAN_ALT3 INT_R_X3Y97/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X3Y97/INT_R.FAN_BOUNCE3->>IMUX13 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_R_X3Y97/INT_R.FAN_BOUNCE3->>IMUX3 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X3Y97/INT_R.ER1END3->>IMUX30 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_R_X3Y99/INT_R.WL1END2->>IMUX13 CLBLM_R_X3Y99/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X4Y99/INT_L.SE2END3->>SW2BEG3 INT_R_X3Y99/INT_R.SW2END_N0_3->>IMUX0 CLBLM_R_X3Y99/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X3Y98/INT_R.SW2END3->>IMUX23 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_R_X3Y100/INT_R.LOGIC_OUTS11->>NL1BEG2 INT_R_X3Y101/INT_R.NL1END2->>BYP_ALT5 INT_R_X3Y101/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X3Y101/INT_R.BYP_BOUNCE5->>IMUX21 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_R_X3Y101/INT_R.BYP_BOUNCE5->>IMUX37 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_R_X3Y101/INT_R.NL1END2->>IMUX3 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X3Y101/INT_R.NL1END2->>IMUX19 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2
INTERSITE debounce_count[18]_i_5_n_0 SLICE_X3Y98/D2 SLICE_X3Y97/D 
ROUTE debounce_count[18]_i_5_n_0 CLBLM_R_X3Y97/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X3Y97/INT_R.LOGIC_OUTS11->>NL1BEG2 INT_R_X3Y98/INT_R.NL1END2->>IMUX36 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2
INTERSITE debounce_count[18]_i_6_n_0 SLICE_X3Y99/D SLICE_X3Y100/D3 
ROUTE debounce_count[18]_i_6_n_0 CLBLM_R_X3Y99/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X3Y99/INT_R.LOGIC_OUTS11->>NN2BEG3 INT_R_X3Y101/INT_R.NN2END3->>SR1BEG3 INT_R_X3Y100/INT_R.SR1END3->>IMUX39 CLBLM_R_X3Y100/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3
INTERSITE debounce_count[1] SLICE_X3Y97/AQ SLICE_X3Y97/D6 SLICE_X2Y97/A5 
ROUTE debounce_count[1] CLBLM_R_X3Y97/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X3Y97/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X3Y97/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X3Y97/INT_R.BYP_BOUNCE0->>IMUX42 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_R_X3Y97/INT_R.LOGIC_OUTS0->>IMUX8 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5
INTRASITE debounce_count[1]_i_1_n_0
INTERSITE debounce_count[2] SLICE_X3Y97/BQ SLICE_X3Y97/D3 SLICE_X2Y97/B6 
ROUTE debounce_count[2] CLBLM_R_X3Y97/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X3Y97/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X3Y97/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X3Y97/INT_R.BYP_BOUNCE5->>BYP_ALT2 INT_R_X3Y97/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X3Y97/INT_R.BYP_BOUNCE2->>FAN_ALT1 INT_R_X3Y97/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X3Y97/INT_R.FAN_BOUNCE1->>IMUX12 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X3Y97/INT_R.BYP_BOUNCE5->>IMUX39 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3
INTRASITE debounce_count[2]_i_1_n_0
INTERSITE debounce_count[3] SLICE_X3Y97/D2 SLICE_X3Y97/CQ SLICE_X2Y97/C6 
ROUTE debounce_count[3] CLBLM_R_X3Y97/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X3Y97/INT_R.LOGIC_OUTS2->>WW2BEG2 INT_R_X1Y97/INT_R.WW2END2->>ER1BEG3 INT_L_X2Y97/INT_L.ER1END3->>EL1BEG2 INT_R_X3Y97/INT_R.EL1END2->>IMUX35 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_R_X3Y97/INT_R.LOGIC_OUTS2->>IMUX36 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2
INTRASITE debounce_count[3]_i_1_n_0
INTERSITE debounce_count[4] SLICE_X3Y98/D5 SLICE_X3Y98/AQ SLICE_X2Y97/D6 
ROUTE debounce_count[4] CLBLM_R_X3Y98/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X3Y98/INT_R.LOGIC_OUTS0->>SR1BEG1 INT_R_X3Y97/INT_R.SR1END1->>IMUX43 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X3Y98/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X3Y98/INT_R.NL1BEG_N3->>IMUX46 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5
INTRASITE debounce_count[4]_i_1_n_0
INTERSITE debounce_count[5] SLICE_X3Y98/D6 SLICE_X2Y98/A6 SLICE_X1Y98/AQ 
ROUTE debounce_count[5] CLBLL_L_X2Y98/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X2Y98/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_R_X3Y98/INT_R.ER1END1->>IMUX42 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_R_X3Y98/INT_R.ER1END1->>IMUX4 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6
INTRASITE debounce_count[5]_i_1_n_0
INTERSITE debounce_count[6] SLICE_X3Y98/D1 SLICE_X3Y98/BQ SLICE_X2Y98/B6 
ROUTE debounce_count[6] CLBLM_R_X3Y98/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X3Y98/INT_R.LOGIC_OUTS1->>FAN_ALT6 INT_R_X3Y98/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X3Y98/INT_R.FAN_BOUNCE6->>FAN_ALT2 INT_R_X3Y98/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X3Y98/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X3Y98/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X3Y98/INT_R.BYP_BOUNCE0->>IMUX12 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X3Y98/INT_R.FAN_BOUNCE6->>IMUX41 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1
INTRASITE debounce_count[6]_i_1_n_0
INTERSITE debounce_count[7] SLICE_X1Y98/BQ SLICE_X3Y98/D4 SLICE_X2Y98/C6 
ROUTE debounce_count[7] CLBLL_L_X2Y98/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X2Y98/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_R_X3Y98/INT_R.ER1END2->>FAN_ALT5 INT_R_X3Y98/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X3Y98/INT_R.FAN_BOUNCE5->>IMUX35 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_R_X3Y98/INT_R.ER1END2->>IMUX37 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4
INTRASITE debounce_count[7]_i_1_n_0
INTERSITE debounce_count[8] SLICE_X2Y98/D6 SLICE_X3Y99/D1 SLICE_X3Y98/CQ 
ROUTE debounce_count[8] CLBLM_R_X3Y98/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X3Y98/INT_R.LOGIC_OUTS2->>WW2BEG2 INT_R_X1Y98/INT_R.WW2END2->>ER1BEG3 INT_L_X2Y98/INT_L.ER1END3->>EL1BEG2 INT_R_X3Y98/INT_R.EL1END2->>IMUX43 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X3Y98/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X3Y99/INT_R.NL1END1->>IMUX41 CLBLM_R_X3Y99/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1
INTRASITE debounce_count[8]_i_1_n_0
INTERSITE debounce_count[9] SLICE_X3Y99/CQ SLICE_X3Y99/D2 SLICE_X2Y99/A2 
ROUTE debounce_count[9] CLBLM_R_X3Y99/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X3Y99/INT_R.LOGIC_OUTS2->>FAN_ALT7 INT_R_X3Y99/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X3Y99/INT_R.FAN_BOUNCE7->>IMUX2 CLBLM_R_X3Y99/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_R_X3Y99/INT_R.LOGIC_OUTS2->>IMUX36 CLBLM_R_X3Y99/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2
INTRASITE debounce_count[9]_i_1_n_0
INTERSITE debounce_count_reg[12]_i_2_n_0 SLICE_X2Y100/CIN SLICE_X2Y99/COUT 
ROUTE debounce_count_reg[12]_i_2_n_0 CLBLM_R_X3Y99/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N
INTERSITE debounce_count_reg[12]_i_2_n_4 SLICE_X2Y99/DMUX SLICE_X3Y100/A3 
ROUTE debounce_count_reg[12]_i_2_n_4 CLBLM_R_X3Y99/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X3Y99/INT_R.LOGIC_OUTS23->>NW2BEG1 INT_L_X2Y100/INT_L.NW2END1->>EL1BEG0 INT_R_X3Y100/INT_R.EL1END0->>IMUX0 CLBLM_R_X3Y100/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3
INTERSITE debounce_count_reg[12]_i_2_n_5 SLICE_X2Y99/CMUX SLICE_X3Y99/B3 
ROUTE debounce_count_reg[12]_i_2_n_5 CLBLM_R_X3Y99/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X3Y99/INT_R.LOGIC_OUTS22->>IMUX16 CLBLM_R_X3Y99/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3
INTERSITE debounce_count_reg[12]_i_2_n_6 SLICE_X3Y99/A5 SLICE_X2Y99/BMUX 
ROUTE debounce_count_reg[12]_i_2_n_6 CLBLM_R_X3Y99/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X3Y99/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X3Y99/INT_R.SR1BEG_S0->>IMUX9 CLBLM_R_X3Y99/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5
INTERSITE debounce_count_reg[12]_i_2_n_7 SLICE_X3Y99/C2 SLICE_X2Y99/AMUX 
ROUTE debounce_count_reg[12]_i_2_n_7 CLBLM_R_X3Y99/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X3Y99/INT_R.LOGIC_OUTS20->>IMUX20 CLBLM_R_X3Y99/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2
INTERSITE debounce_count_reg[16]_i_2_n_0 SLICE_X2Y100/COUT SLICE_X2Y101/CIN 
ROUTE debounce_count_reg[16]_i_2_n_0 CLBLM_R_X3Y100/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N
INTERSITE debounce_count_reg[16]_i_2_n_4 SLICE_X2Y100/DMUX SLICE_X3Y101/B1 
ROUTE debounce_count_reg[16]_i_2_n_4 CLBLM_R_X3Y100/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X3Y100/INT_R.LOGIC_OUTS23->>NL1BEG0 INT_R_X3Y101/INT_R.NL1END0->>NL1BEG_N3 INT_R_X3Y101/INT_R.NL1BEG_N3->>IMUX14 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1
INTERSITE debounce_count_reg[16]_i_2_n_5 SLICE_X3Y100/C4 SLICE_X2Y100/CMUX 
ROUTE debounce_count_reg[16]_i_2_n_5 CLBLM_R_X3Y100/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X3Y100/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X3Y100/INT_R.NL1BEG_N3->>IMUX21 CLBLM_R_X3Y100/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4
INTERSITE debounce_count_reg[16]_i_2_n_6 SLICE_X2Y100/BMUX SLICE_X3Y101/A1 
ROUTE debounce_count_reg[16]_i_2_n_6 CLBLM_R_X3Y100/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X3Y100/INT_R.LOGIC_OUTS21->>NR1BEG3 INT_R_X3Y101/INT_R.NR1END3->>IMUX6 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1
INTERSITE debounce_count_reg[16]_i_2_n_7 SLICE_X3Y100/B3 SLICE_X2Y100/AMUX 
ROUTE debounce_count_reg[16]_i_2_n_7 CLBLM_R_X3Y100/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X3Y100/INT_R.LOGIC_OUTS20->>FAN_ALT7 INT_R_X3Y100/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X3Y100/INT_R.FAN_BOUNCE7->>IMUX16 CLBLM_R_X3Y100/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3
INTERSITE debounce_count_reg[18]_i_4_n_6 SLICE_X2Y101/BMUX SLICE_X3Y101/D3 
ROUTE debounce_count_reg[18]_i_4_n_6 CLBLM_R_X3Y101/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X3Y101/INT_R.LOGIC_OUTS21->>IMUX39 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3
INTERSITE debounce_count_reg[18]_i_4_n_7 SLICE_X3Y101/C2 SLICE_X2Y101/AMUX 
ROUTE debounce_count_reg[18]_i_4_n_7 CLBLM_R_X3Y101/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X3Y101/INT_R.LOGIC_OUTS20->>IMUX20 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2
INTERSITE debounce_count_reg[4]_i_2_n_0 SLICE_X2Y97/COUT SLICE_X2Y98/CIN 
ROUTE debounce_count_reg[4]_i_2_n_0 CLBLM_R_X3Y97/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N
INTERSITE debounce_count_reg[4]_i_2_n_4 SLICE_X3Y98/A4 SLICE_X2Y97/DMUX 
ROUTE debounce_count_reg[4]_i_2_n_4 CLBLM_R_X3Y97/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X3Y97/INT_R.LOGIC_OUTS23->>NR1BEG1 INT_R_X3Y98/INT_R.NR1END1->>IMUX10 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4
INTERSITE debounce_count_reg[4]_i_2_n_5 SLICE_X3Y97/C4 SLICE_X2Y97/CMUX 
ROUTE debounce_count_reg[4]_i_2_n_5 CLBLM_R_X3Y97/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X3Y97/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X3Y97/INT_R.NL1BEG_N3->>IMUX21 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4
INTERSITE debounce_count_reg[4]_i_2_n_6 SLICE_X2Y97/BMUX SLICE_X3Y97/B5 
ROUTE debounce_count_reg[4]_i_2_n_6 CLBLM_R_X3Y97/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X3Y97/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X3Y97/INT_R.SR1BEG_S0->>IMUX25 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5
INTERSITE debounce_count_reg[4]_i_2_n_7 SLICE_X2Y97/AMUX SLICE_X3Y97/A3 
ROUTE debounce_count_reg[4]_i_2_n_7 CLBLM_R_X3Y97/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X3Y97/INT_R.LOGIC_OUTS20->>FAN_ALT7 INT_R_X3Y97/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X3Y97/INT_R.FAN_BOUNCE7->>IMUX0 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3
INTERSITE debounce_count_reg[8]_i_2_n_0 SLICE_X2Y98/COUT SLICE_X2Y99/CIN 
ROUTE debounce_count_reg[8]_i_2_n_0 CLBLM_R_X3Y98/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N
INTERSITE debounce_count_reg[8]_i_2_n_4 SLICE_X2Y98/DMUX SLICE_X3Y98/C4 
ROUTE debounce_count_reg[8]_i_2_n_4 CLBLM_R_X3Y98/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X3Y98/INT_R.LOGIC_OUTS23->>BYP_ALT5 INT_R_X3Y98/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X3Y98/INT_R.BYP_BOUNCE5->>IMUX21 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4
INTERSITE debounce_count_reg[8]_i_2_n_5 SLICE_X1Y98/B2 SLICE_X2Y98/CMUX 
ROUTE debounce_count_reg[8]_i_2_n_5 CLBLM_R_X3Y98/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X3Y98/INT_R.LOGIC_OUTS22->>WR1BEG1 INT_L_X2Y98/INT_L.WR1END1->>IMUX_L19 CLBLL_L_X2Y98/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2
INTERSITE debounce_count_reg[8]_i_2_n_6 SLICE_X3Y98/B4 SLICE_X2Y98/BMUX 
ROUTE debounce_count_reg[8]_i_2_n_6 CLBLM_R_X3Y98/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X3Y98/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X3Y98/INT_R.SR1BEG_S0->>IMUX26 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4
INTERSITE debounce_count_reg[8]_i_2_n_7 SLICE_X2Y98/AMUX SLICE_X1Y98/A1 
ROUTE debounce_count_reg[8]_i_2_n_7 CLBLM_R_X3Y98/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X3Y98/INT_R.LOGIC_OUTS20->>WR1BEG3 INT_L_X2Y98/INT_L.WR1END3->>IMUX_L6 CLBLL_L_X2Y98/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1
INTERSITE debounce_en SLICE_X1Y94/CE SLICE_X1Y97/B 
ROUTE debounce_en CLBLL_L_X2Y97/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X2Y97/INT_L.LOGIC_OUTS_L9->>SS2BEG1 INT_L_X2Y95/INT_L.SS2END1->>SL1BEG1 INT_L_X2Y94/INT_L.SL1END1->>FAN_ALT6 INT_L_X2Y94/INT_L.FAN_ALT6->>FAN_L6 CLBLL_L_X2Y94/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE
INTRASITE dp
INTERSITE fc_en SLICE_X0Y109/B5 SLICE_X2Y92/A3 SLICE_X0Y103/A5 SLICE_X0Y109/C1 SLICE_X0Y107/A1 SLICE_X2Y92/AQ SLICE_X0Y107/D3 SLICE_X0Y107/B1 SLICE_X0Y109/D1 SLICE_X0Y107/C5 
ROUTE fc_en CLBLM_R_X3Y92/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X3Y92/INT_R.LOGIC_OUTS4->>IMUX1 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_R_X3Y92/INT_R.LOGIC_OUTS4->>NN6BEG0 INT_R_X3Y98/INT_R.NN6END0->>NW6BEG0 INT_R_X1Y102/INT_R.NW6END0->>NN6BEG0 INT_R_X1Y108/INT_R.NN6END0->>EL1BEG_N3 INT_L_X2Y107/INT_L.EL1END3->>IMUX_L7 CLBLL_L_X2Y107/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 INT_L_X2Y107/INT_L.EL1END3->>BYP_ALT3 INT_L_X2Y107/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X2Y107/INT_L.BYP_BOUNCE3->>IMUX_L31 CLBLL_L_X2Y107/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 INT_L_X2Y107/INT_L.EL1END3->>IMUX_L15 CLBLL_L_X2Y107/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 INT_L_X2Y107/INT_L.EL1END3->>IMUX_L38 CLBLL_L_X2Y107/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 INT_R_X1Y108/INT_R.NN6END0->>NE2BEG0 INT_L_X2Y109/INT_L.NE2END0->>IMUX_L24 CLBLL_L_X2Y109/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X2Y109/INT_L.NE2END0->>IMUX_L32 CLBLL_L_X2Y109/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 INT_L_X2Y109/INT_L.NE2END0->>IMUX_L40 CLBLL_L_X2Y109/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 INT_R_X1Y102/INT_R.NW6END0->>NE2BEG0 INT_L_X2Y103/INT_L.NE2END0->>IMUX_L8 CLBLL_L_X2Y103/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5
INTRASITE fc_en_i_1_n_0
INTERSITE fc_en_i_2_n_0 SLICE_X2Y92/A5 SLICE_X2Y92/C 
ROUTE fc_en_i_2_n_0 CLBLM_R_X3Y92/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X3Y92/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X3Y92/INT_R.LOGIC_OUTS22->>IMUX8 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5
INTERSITE fc_en_i_3_n_0 SLICE_X3Y93/C3 SLICE_X3Y93/D3 SLICE_X2Y92/A1 SLICE_X3Y94/D SLICE_X2Y92/B1 SLICE_X3Y94/C5 
ROUTE fc_en_i_3_n_0 CLBLM_R_X3Y94/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X3Y94/INT_R.LOGIC_OUTS11->>SL1BEG3 INT_R_X3Y93/INT_R.SL1END3->>IMUX39 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_R_X3Y93/INT_R.SL1END3->>IMUX23 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_R_X3Y94/INT_R.LOGIC_OUTS11->>SS2BEG3 INT_R_X3Y92/INT_R.SS2END3->>IMUX15 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X3Y92/INT_R.SS2END3->>IMUX7 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_R_X3Y94/INT_R.LOGIC_OUTS11->>IMUX30 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5
INTRASITE frame_buf/SRAM/MemOE_next__0
INTRASITE frame_buf/SRAM/MemWR_next__0
INTERSITE frame_buf/SRAM/Raddr_next SLICE_X0Y72/CE SLICE_X0Y63/CE SLICE_X0Y67/CE SLICE_X0Y77/D SLICE_X0Y64/CE SLICE_X0Y65/CE SLICE_X0Y62/CE 
ROUTE frame_buf/SRAM/Raddr_next CLBLL_L_X2Y77/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X2Y77/INT_L.LOGIC_OUTS_L15->>SS6BEG3 INT_L_X2Y71/INT_L.SS6END3->>SS6BEG3 INT_L_X2Y65/INT_L.SS6END3->>SR1BEG_S0 INT_L_X2Y65/INT_L.SR1BEG_S0->>SL1BEG0 INT_L_X2Y64/INT_L.SL1END0->>SR1BEG1 INT_L_X2Y63/INT_L.SR1END1->>FAN_ALT7 INT_L_X2Y63/INT_L.FAN_ALT7->>FAN_L7 CLBLL_L_X2Y63/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE INT_L_X2Y65/INT_L.SR1BEG_S0->>FAN_ALT2 INT_L_X2Y65/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X2Y65/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X2Y65/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X2Y65/INT_L.BYP_BOUNCE0->>FAN_ALT7 INT_L_X2Y65/INT_L.FAN_ALT7->>FAN_L7 CLBLL_L_X2Y65/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE INT_L_X2Y65/INT_L.SR1BEG_S0->>SR1BEG1 INT_L_X2Y64/INT_L.SR1END1->>SS2BEG1 INT_L_X2Y62/INT_L.SS2END1->>FAN_ALT7 INT_L_X2Y62/INT_L.FAN_ALT7->>FAN_L7 CLBLL_L_X2Y62/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE INT_L_X2Y64/INT_L.SR1END1->>FAN_ALT7 INT_L_X2Y64/INT_L.FAN_ALT7->>FAN_L7 CLBLL_L_X2Y64/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE INT_L_X2Y65/INT_L.SS6END3->>NR1BEG3 INT_L_X2Y66/INT_L.NR1END3->>NL1BEG2 INT_L_X2Y67/INT_L.NL1END2->>FAN_ALT7 INT_L_X2Y67/INT_L.FAN_ALT7->>FAN_L7 CLBLL_L_X2Y67/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE INT_L_X2Y71/INT_L.SS6END3->>NR1BEG3 INT_L_X2Y72/INT_L.NR1END3->>FAN_ALT3 INT_L_X2Y72/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X2Y72/INT_L.FAN_BOUNCE3->>FAN_ALT7 INT_L_X2Y72/INT_L.FAN_ALT7->>FAN_L7 CLBLL_L_X2Y72/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE
INTERSITE frame_buf/SRAM/Rs2m_next SLICE_X1Y112/CE SLICE_X0Y113/CE SLICE_X0Y79/AX SLICE_X1Y113/CE SLICE_X0Y110/CE SLICE_X0Y79/D SLICE_X0Y112/CE 
ROUTE frame_buf/SRAM/Rs2m_next CLBLL_L_X2Y79/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X2Y79/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X2Y79/INT_L.SR1BEG_S0->>LV_L0 INT_L_X2Y97/INT_L.LV_L18->>NN6BEG3 INT_L_X2Y103/INT_L.NN6END3->>NN6BEG3 INT_L_X2Y109/INT_L.NN6END3->>NL1BEG2 INT_L_X2Y110/INT_L.NL1END2->>NN2BEG2 INT_L_X2Y112/INT_L.NN2END2->>NR1BEG2 INT_L_X2Y113/INT_L.NR1END2->>FAN_ALT7 INT_L_X2Y113/INT_L.FAN_ALT7->>FAN_L7 CLBLL_L_X2Y113/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE INT_L_X2Y113/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X2Y113/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X2Y113/INT_L.FAN_ALT6->>FAN_L6 CLBLL_L_X2Y113/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE INT_L_X2Y112/INT_L.NN2END2->>FAN_ALT7 INT_L_X2Y112/INT_L.FAN_ALT7->>FAN_L7 CLBLL_L_X2Y112/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE INT_L_X2Y112/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X2Y112/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X2Y112/INT_L.FAN_ALT6->>FAN_L6 CLBLL_L_X2Y112/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE INT_L_X2Y110/INT_L.NL1END2->>FAN_ALT7 INT_L_X2Y110/INT_L.FAN_ALT7->>FAN_L7 CLBLL_L_X2Y110/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE INT_L_X2Y79/INT_L.SR1BEG_S0->>BYP_ALT1 INT_L_X2Y79/INT_L.BYP_ALT1->>BYP_L1 CLBLL_L_X2Y79/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX
INTERSITE frame_buf/SRAM/count_next[0] SLICE_X6Y77/B3 SLICE_X7Y77/A 
ROUTE frame_buf/SRAM/count_next[0] CLBLM_R_X5Y77/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X5Y77/INT_R.LOGIC_OUTS8->>IMUX17 CLBLM_R_X5Y77/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3
INTRASITE frame_buf/SRAM/count_next[10]
INTRASITE frame_buf/SRAM/count_next[11]
INTRASITE frame_buf/SRAM/count_next[12]
INTRASITE frame_buf/SRAM/count_next[13]
INTRASITE frame_buf/SRAM/count_next[1]
INTRASITE frame_buf/SRAM/count_next[2]
INTRASITE frame_buf/SRAM/count_next[3]
INTRASITE frame_buf/SRAM/count_next[4]
INTRASITE frame_buf/SRAM/count_next[5]
INTRASITE frame_buf/SRAM/count_next[6]
INTRASITE frame_buf/SRAM/count_next[7]
INTRASITE frame_buf/SRAM/count_next[8]
INTRASITE frame_buf/SRAM/count_next[9]
INTERSITE frame_buf/SRAM/count_reg[0] SLICE_X6Y77/AX SLICE_X7Y78/B1 SLICE_X7Y77/A4 SLICE_X6Y77/BQ 
ROUTE frame_buf/SRAM/count_reg[0] CLBLM_R_X5Y77/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X5Y77/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X5Y78/INT_R.NL1END0->>FAN_ALT0 INT_R_X5Y78/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X5Y77/INT_R.FAN_BOUNCE_S3_0->>FAN_ALT5 INT_R_X5Y77/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X5Y77/INT_R.FAN_BOUNCE5->>BYP_ALT1 INT_R_X5Y77/INT_R.BYP_ALT1->>BYP1 CLBLM_R_X5Y77/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_R_X5Y78/INT_R.NL1END0->>NL1BEG_N3 INT_R_X5Y78/INT_R.NL1BEG_N3->>IMUX14 CLBLM_R_X5Y78/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_R_X5Y77/INT_R.LOGIC_OUTS5->>IMUX10 CLBLM_R_X5Y77/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4
INTERSITE frame_buf/SRAM/count_reg[10] SLICE_X7Y79/AQ SLICE_X6Y79/B6 SLICE_X7Y78/D1 SLICE_X7Y78/B3 
ROUTE frame_buf/SRAM/count_reg[10] CLBLM_R_X5Y79/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X5Y79/INT_R.LOGIC_OUTS0->>SL1BEG0 INT_R_X5Y78/INT_R.SL1END0->>IMUX41 CLBLM_R_X5Y78/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_R_X5Y78/INT_R.SL1END0->>IMUX16 CLBLM_R_X5Y78/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X5Y79/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X5Y79/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X5Y79/INT_R.BYP_BOUNCE0->>IMUX12 CLBLM_R_X5Y79/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6
INTERSITE frame_buf/SRAM/count_reg[11] SLICE_X6Y79/C6 SLICE_X7Y77/BQ SLICE_X7Y77/A2 SLICE_X7Y78/B4 
ROUTE frame_buf/SRAM/count_reg[11] CLBLM_R_X5Y77/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X5Y77/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X5Y78/INT_R.NR1END1->>NR1BEG1 INT_R_X5Y79/INT_R.NR1END1->>IMUX35 CLBLM_R_X5Y79/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_R_X5Y78/INT_R.NR1END1->>IMUX26 CLBLM_R_X5Y78/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_R_X5Y77/INT_R.LOGIC_OUTS1->>IMUX3 CLBLM_R_X5Y77/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2
INTERSITE frame_buf/SRAM/count_reg[12] SLICE_X7Y79/BQ SLICE_X7Y78/B2 SLICE_X7Y78/D6 SLICE_X6Y79/D6 
ROUTE frame_buf/SRAM/count_reg[12] CLBLM_R_X5Y79/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X5Y79/INT_R.LOGIC_OUTS1->>SL1BEG1 INT_R_X5Y78/INT_R.SL1END1->>IMUX42 CLBLM_R_X5Y78/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_R_X5Y78/INT_R.SL1END1->>IMUX19 CLBLM_R_X5Y78/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_R_X5Y79/INT_R.LOGIC_OUTS1->>IMUX43 CLBLM_R_X5Y79/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6
INTERSITE frame_buf/SRAM/count_reg[13] SLICE_X7Y77/CQ SLICE_X6Y80/A6 SLICE_X7Y78/B6 SLICE_X7Y77/D2 
ROUTE frame_buf/SRAM/count_reg[13] CLBLM_R_X5Y77/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X5Y77/INT_R.LOGIC_OUTS2->>NN2BEG2 INT_R_X5Y79/INT_R.NN2END2->>SR1BEG2 INT_R_X5Y78/INT_R.SR1END2->>IMUX13 CLBLM_R_X5Y78/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_R_X5Y79/INT_R.NN2END2->>NR1BEG2 INT_R_X5Y80/INT_R.NR1END2->>IMUX4 CLBLM_R_X5Y80/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X5Y77/INT_R.LOGIC_OUTS2->>IMUX36 CLBLM_R_X5Y77/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2
INTERSITE frame_buf/SRAM/count_reg[1] SLICE_X7Y78/B5 SLICE_X7Y77/CMUX SLICE_X7Y77/A5 SLICE_X6Y77/A3 
ROUTE frame_buf/SRAM/count_reg[1] CLBLM_R_X5Y77/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X5Y77/INT_R.LOGIC_OUTS18->>NR1BEG0 INT_R_X5Y78/INT_R.NR1END0->>IMUX25 CLBLM_R_X5Y78/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_R_X5Y77/INT_R.LOGIC_OUTS18->>IMUX9 CLBLM_R_X5Y77/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X5Y77/INT_R.LOGIC_OUTS18->>IMUX1 CLBLM_R_X5Y77/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3
INTERSITE frame_buf/SRAM/count_reg[2] SLICE_X7Y78/C5 SLICE_X7Y78/A3 SLICE_X7Y79/BMUX SLICE_X6Y77/B1 
ROUTE frame_buf/SRAM/count_reg[2] CLBLM_R_X5Y79/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X5Y79/INT_R.LOGIC_OUTS17->>SS2BEG3 INT_R_X5Y78/INT_R.SS2END_N0_3->>IMUX0 CLBLM_R_X5Y78/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X5Y77/INT_R.SS2END3->>IMUX15 CLBLM_R_X5Y77/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X5Y79/INT_R.LOGIC_OUTS17->>SL1BEG3 INT_R_X5Y78/INT_R.SL1END3->>IMUX30 CLBLM_R_X5Y78/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5
INTERSITE frame_buf/SRAM/count_reg[3] SLICE_X7Y77/BMUX SLICE_X7Y78/A2 SLICE_X6Y77/C6 SLICE_X7Y77/A1 
ROUTE frame_buf/SRAM/count_reg[3] CLBLM_R_X5Y77/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X5Y77/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X5Y78/INT_R.NL1END2->>IMUX3 CLBLM_R_X5Y78/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X5Y77/INT_R.LOGIC_OUTS17->>SW2BEG3 INT_L_X4Y77/INT_L.SW2END_N0_3->>NL1BEG_N3 INT_L_X4Y77/INT_L.NL1BEG_N3->>EL1BEG2 INT_R_X5Y77/INT_R.EL1END2->>IMUX35 CLBLM_R_X5Y77/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_R_X5Y77/INT_R.LOGIC_OUTS17->>IMUX6 CLBLM_R_X5Y77/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1
INTERSITE frame_buf/SRAM/count_reg[4] SLICE_X7Y79/AMUX SLICE_X6Y77/D6 SLICE_X7Y78/C3 SLICE_X7Y78/A5 
ROUTE frame_buf/SRAM/count_reg[4] CLBLM_R_X5Y79/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X5Y79/INT_R.LOGIC_OUTS16->>SR1BEG3 INT_R_X5Y78/INT_R.SR1END3->>SR1BEG_S0 INT_R_X5Y78/INT_R.SR1BEG_S0->>SR1BEG1 INT_R_X5Y77/INT_R.SR1END1->>IMUX43 CLBLM_R_X5Y77/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X5Y78/INT_R.SR1BEG_S0->>IMUX9 CLBLM_R_X5Y78/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X5Y78/INT_R.SR1END3->>IMUX23 CLBLM_R_X5Y78/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3
INTERSITE frame_buf/SRAM/count_reg[5] SLICE_X7Y78/A6 SLICE_X5Y78/AQ SLICE_X7Y78/C2 SLICE_X6Y78/A6 
ROUTE frame_buf/SRAM/count_reg[5] CLBLL_L_X4Y78/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X4Y78/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_R_X5Y78/INT_R.ER1END1->>BYP_ALT5 INT_R_X5Y78/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X5Y78/INT_R.BYP_BOUNCE5->>IMUX5 CLBLM_R_X5Y78/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_R_X5Y78/INT_R.ER1END1->>IMUX4 CLBLM_R_X5Y78/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X5Y78/INT_R.ER1END1->>IMUX20 CLBLM_R_X5Y78/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2
INTERSITE frame_buf/SRAM/count_reg[6] SLICE_X6Y78/B6 SLICE_X7Y78/D4 SLICE_X5Y78/BQ SLICE_X5Y78/D3 
ROUTE frame_buf/SRAM/count_reg[6] CLBLL_L_X4Y78/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X4Y78/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_R_X5Y78/INT_R.ER1END2->>FAN_ALT1 INT_R_X5Y78/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X5Y78/INT_R.FAN_BOUNCE1->>IMUX12 CLBLM_R_X5Y78/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X5Y78/INT_R.ER1END2->>IMUX37 CLBLM_R_X5Y78/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X4Y78/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 INT_L_X4Y78/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X4Y78/INT_L.BYP_BOUNCE5->>IMUX_L39 CLBLL_L_X4Y78/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3
INTERSITE frame_buf/SRAM/count_reg[7] SLICE_X5Y78/D2 SLICE_X7Y77/D1 SLICE_X6Y78/C6 SLICE_X5Y78/CQ 
ROUTE frame_buf/SRAM/count_reg[7] CLBLL_L_X4Y78/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X4Y78/INT_L.LOGIC_OUTS_L2->>SE2BEG2 INT_R_X5Y77/INT_R.SE2END2->>NR1BEG2 INT_R_X5Y78/INT_R.NR1END2->>EL1BEG1 INT_L_X6Y78/INT_L.EL1END1->>SL1BEG1 INT_L_X6Y77/INT_L.SL1END1->>WL1BEG0 INT_R_X5Y77/INT_R.WL1END0->>IMUX41 CLBLM_R_X5Y77/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_R_X5Y78/INT_R.NR1END2->>FAN_ALT5 INT_R_X5Y78/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X5Y78/INT_R.FAN_BOUNCE5->>IMUX35 CLBLM_R_X5Y78/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X4Y78/INT_L.LOGIC_OUTS_L2->>IMUX_L36 CLBLL_L_X4Y78/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2
INTERSITE frame_buf/SRAM/count_reg[8] SLICE_X5Y78/D5 SLICE_X6Y78/D6 SLICE_X5Y78/BMUX SLICE_X7Y78/D2 
ROUTE frame_buf/SRAM/count_reg[8] CLBLL_L_X4Y78/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X4Y78/INT_L.LOGIC_OUTS_L17->>EL1BEG2 INT_R_X5Y78/INT_R.EL1END2->>IMUX36 CLBLM_R_X5Y78/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_R_X5Y78/INT_R.EL1END2->>IMUX43 CLBLM_R_X5Y78/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X4Y78/INT_L.LOGIC_OUTS_L17->>IMUX_L46 CLBLL_L_X4Y78/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5
INTERSITE frame_buf/SRAM/count_reg[9] SLICE_X6Y79/A6 SLICE_X7Y78/C1 SLICE_X5Y78/AMUX SLICE_X5Y78/D4 
ROUTE frame_buf/SRAM/count_reg[9] CLBLL_L_X4Y78/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X4Y78/INT_L.LOGIC_OUTS_L16->>NE2BEG2 INT_R_X5Y79/INT_R.NE2END2->>IMUX4 CLBLM_R_X5Y79/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X4Y78/INT_L.LOGIC_OUTS_L16->>EL1BEG1 INT_R_X5Y78/INT_R.EL1END1->>IMUX33 CLBLM_R_X5Y78/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X4Y78/INT_L.LOGIC_OUTS_L16->>IMUX_L37 CLBLL_L_X4Y78/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4
INTERSITE frame_buf/SRAM/plusOp_carry__0_n_0 SLICE_X6Y78/COUT SLICE_X6Y79/CIN 
ROUTE frame_buf/SRAM/plusOp_carry__0_n_0 CLBLM_R_X5Y78/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N
INTERSITE frame_buf/SRAM/plusOp_carry__0_n_4 SLICE_X6Y78/DMUX SLICE_X5Y78/B5 
ROUTE frame_buf/SRAM/plusOp_carry__0_n_4 CLBLM_R_X5Y78/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X5Y78/INT_R.LOGIC_OUTS23->>WL1BEG0 INT_L_X4Y78/INT_L.WL1END0->>IMUX_L25 CLBLL_L_X4Y78/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5
INTERSITE frame_buf/SRAM/plusOp_carry__0_n_5 SLICE_X6Y78/CMUX SLICE_X5Y78/C5 
ROUTE frame_buf/SRAM/plusOp_carry__0_n_5 CLBLM_R_X5Y78/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X5Y78/INT_R.LOGIC_OUTS22->>WL1BEG_N3 INT_L_X4Y78/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X4Y78/INT_L.NL1BEG_N3->>IMUX_L30 CLBLL_L_X4Y78/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5
INTERSITE frame_buf/SRAM/plusOp_carry__0_n_6 SLICE_X6Y78/BMUX SLICE_X5Y78/B1 
ROUTE frame_buf/SRAM/plusOp_carry__0_n_6 CLBLM_R_X5Y78/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X5Y78/INT_R.LOGIC_OUTS21->>WL1BEG2 INT_L_X4Y78/INT_L.WL1END2->>IMUX_L14 CLBLL_L_X4Y78/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1
INTERSITE frame_buf/SRAM/plusOp_carry__0_n_7 SLICE_X5Y78/A2 SLICE_X6Y78/AMUX 
ROUTE frame_buf/SRAM/plusOp_carry__0_n_7 CLBLM_R_X5Y78/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X5Y78/INT_R.LOGIC_OUTS20->>WL1BEG1 INT_L_X4Y78/INT_L.WL1END1->>IMUX_L3 CLBLL_L_X4Y78/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2
INTERSITE frame_buf/SRAM/plusOp_carry__1_n_0 SLICE_X6Y79/COUT SLICE_X6Y80/CIN 
ROUTE frame_buf/SRAM/plusOp_carry__1_n_0 CLBLM_R_X5Y79/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N
INTERSITE frame_buf/SRAM/plusOp_carry__1_n_4 SLICE_X7Y79/B2 SLICE_X6Y79/DMUX 
ROUTE frame_buf/SRAM/plusOp_carry__1_n_4 CLBLM_R_X5Y79/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X5Y79/INT_R.LOGIC_OUTS23->>IMUX19 CLBLM_R_X5Y79/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2
INTERSITE frame_buf/SRAM/plusOp_carry__1_n_5 SLICE_X6Y79/CMUX SLICE_X7Y77/B5 
ROUTE frame_buf/SRAM/plusOp_carry__1_n_5 CLBLM_R_X5Y79/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X5Y79/INT_R.LOGIC_OUTS22->>SS2BEG0 INT_R_X5Y77/INT_R.SS2END0->>IMUX25 CLBLM_R_X5Y77/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5
INTERSITE frame_buf/SRAM/plusOp_carry__1_n_6 SLICE_X7Y79/A5 SLICE_X6Y79/BMUX 
ROUTE frame_buf/SRAM/plusOp_carry__1_n_6 CLBLM_R_X5Y79/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X5Y79/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X5Y79/INT_R.SR1BEG_S0->>IMUX9 CLBLM_R_X5Y79/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5
INTERSITE frame_buf/SRAM/plusOp_carry__1_n_7 SLICE_X6Y79/AMUX SLICE_X5Y78/A1 
ROUTE frame_buf/SRAM/plusOp_carry__1_n_7 CLBLM_R_X5Y79/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X5Y79/INT_R.LOGIC_OUTS20->>SW2BEG2 INT_L_X4Y78/INT_L.SW2END2->>IMUX_L6 CLBLL_L_X4Y78/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1
INTERSITE frame_buf/SRAM/plusOp_carry__2_n_7 SLICE_X6Y80/AMUX SLICE_X7Y77/C4 
ROUTE frame_buf/SRAM/plusOp_carry__2_n_7 CLBLM_R_X5Y80/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X5Y80/INT_R.LOGIC_OUTS20->>SL1BEG2 INT_R_X5Y79/INT_R.SL1END2->>SS2BEG2 INT_R_X5Y77/INT_R.SS2END2->>IMUX21 CLBLM_R_X5Y77/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4
INTERSITE frame_buf/SRAM/plusOp_carry_n_0 SLICE_X6Y77/COUT SLICE_X6Y78/CIN 
ROUTE frame_buf/SRAM/plusOp_carry_n_0 CLBLM_R_X5Y77/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N
INTERSITE frame_buf/SRAM/plusOp_carry_n_4 SLICE_X6Y77/DMUX SLICE_X7Y79/A4 
ROUTE frame_buf/SRAM/plusOp_carry_n_4 CLBLM_R_X5Y77/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X5Y77/INT_R.LOGIC_OUTS23->>NN2BEG1 INT_R_X5Y79/INT_R.NN2END1->>IMUX10 CLBLM_R_X5Y79/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4
INTERSITE frame_buf/SRAM/plusOp_carry_n_5 SLICE_X6Y77/CMUX SLICE_X7Y77/B1 
ROUTE frame_buf/SRAM/plusOp_carry_n_5 CLBLM_R_X5Y77/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X5Y77/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X5Y77/INT_R.NL1BEG_N3->>IMUX14 CLBLM_R_X5Y77/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1
INTERSITE frame_buf/SRAM/plusOp_carry_n_6 SLICE_X7Y79/B1 SLICE_X6Y77/BMUX 
ROUTE frame_buf/SRAM/plusOp_carry_n_6 CLBLM_R_X5Y77/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X5Y77/INT_R.LOGIC_OUTS21->>NN2BEG3 INT_R_X5Y79/INT_R.NN2END3->>IMUX14 CLBLM_R_X5Y79/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1
INTERSITE frame_buf/SRAM/plusOp_carry_n_7 SLICE_X7Y77/C2 SLICE_X6Y77/AMUX 
ROUTE frame_buf/SRAM/plusOp_carry_n_7 CLBLM_R_X5Y77/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X5Y77/INT_R.LOGIC_OUTS20->>IMUX20 CLBLM_R_X5Y77/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2
INTERSITE frame_buf/SRAM/state_reg[0] SLICE_X0Y77/A3 SLICE_X0Y79/A2 SLICE_X0Y77/C3 SLICE_X0Y79/C2 SLICE_X0Y78/B6 SLICE_X7Y77/D6 SLICE_X0Y78/D6 SLICE_X0Y77/B3 SLICE_X0Y79/B2 SLICE_X0Y77/D2 SLICE_X0Y78/A4 SLICE_X0Y77/AQ SLICE_X0Y78/C6 SLICE_X0Y79/D4 
ROUTE frame_buf/SRAM/state_reg[0] CLBLL_L_X2Y77/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y77/INT_L.LOGIC_OUTS_L4->>EE2BEG0 INT_L_X4Y77/INT_L.EE2END0->>ER1BEG1 INT_R_X5Y77/INT_R.ER1END1->>IMUX42 CLBLM_R_X5Y77/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X2Y77/INT_L.LOGIC_OUTS_L4->>IMUX_L1 CLBLL_L_X2Y77/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 INT_L_X2Y77/INT_L.LOGIC_OUTS_L4->>IMUX_L17 CLBLL_L_X2Y77/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X2Y77/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X2Y77/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X2Y78/INT_L.NL1END2->>IMUX_L35 CLBLL_L_X2Y78/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 INT_L_X2Y78/INT_L.NL1END2->>IMUX_L12 CLBLL_L_X2Y78/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 INT_L_X2Y78/INT_L.NL1END2->>IMUX_L11 CLBLL_L_X2Y78/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 INT_L_X2Y78/INT_L.NL1END2->>IMUX_L43 CLBLL_L_X2Y78/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 INT_L_X2Y78/INT_L.NL1END2->>NL1BEG1 INT_L_X2Y79/INT_L.NL1END1->>IMUX_L18 CLBLL_L_X2Y79/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 INT_L_X2Y79/INT_L.NL1END1->>IMUX_L2 CLBLL_L_X2Y79/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X2Y78/INT_L.NL1END2->>NR1BEG2 INT_L_X2Y79/INT_L.NR1END2->>IMUX_L29 CLBLL_L_X2Y79/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 INT_L_X2Y79/INT_L.NR1END2->>IMUX_L44 CLBLL_L_X2Y79/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 INT_L_X2Y77/INT_L.NL1BEG_N3->>IMUX_L22 CLBLL_L_X2Y77/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 INT_L_X2Y77/INT_L.NL1BEG_N3->>IMUX_L45 CLBLL_L_X2Y77/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2
INTERSITE frame_buf/SRAM/state_reg[1] SLICE_X0Y77/A2 SLICE_X0Y79/C1 SLICE_X0Y79/A3 SLICE_X0Y78/D1 SLICE_X0Y78/B5 SLICE_X0Y77/C5 SLICE_X0Y77/BQ SLICE_X0Y77/B2 SLICE_X0Y78/C1 SLICE_X0Y79/B3 SLICE_X0Y79/D1 SLICE_X0Y78/A5 SLICE_X0Y77/D5 
ROUTE frame_buf/SRAM/state_reg[1] CLBLL_L_X2Y77/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X2Y77/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X2Y78/INT_L.NL1END0->>NR1BEG0 INT_L_X2Y79/INT_L.NR1END0->>IMUX_L1 CLBLL_L_X2Y79/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 INT_L_X2Y79/INT_L.NR1END0->>IMUX_L17 CLBLL_L_X2Y79/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X2Y79/INT_L.NR1END0->>IMUX_L32 CLBLL_L_X2Y79/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 INT_L_X2Y79/INT_L.NR1END0->>IMUX_L40 CLBLL_L_X2Y79/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 INT_L_X2Y78/INT_L.NL1END0->>IMUX_L8 CLBLL_L_X2Y78/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X2Y78/INT_L.NL1END0->>IMUX_L40 CLBLL_L_X2Y78/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 INT_L_X2Y78/INT_L.NL1END0->>IMUX_L32 CLBLL_L_X2Y78/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 INT_L_X2Y78/INT_L.NL1END0->>IMUX_L24 CLBLL_L_X2Y78/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X2Y77/INT_L.NL1END_S3_0->>IMUX_L47 CLBLL_L_X2Y77/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 INT_L_X2Y77/INT_L.NL1END_S3_0->>IMUX_L31 CLBLL_L_X2Y77/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 INT_L_X2Y77/INT_L.LOGIC_OUTS_L5->>IMUX_L18 CLBLL_L_X2Y77/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 INT_L_X2Y77/INT_L.LOGIC_OUTS_L5->>IMUX_L2 CLBLL_L_X2Y77/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2
INTERSITE frame_buf/SRAM/state_reg[2] SLICE_X0Y78/BQ SLICE_X0Y77/A4 SLICE_X0Y78/B2 SLICE_X0Y79/A5 SLICE_X0Y78/D4 SLICE_X0Y77/C6 SLICE_X0Y79/C6 SLICE_X0Y78/A2 SLICE_X0Y77/B4 SLICE_X0Y78/C4 SLICE_X0Y79/B5 SLICE_X0Y79/D3 SLICE_X0Y77/D6 
ROUTE frame_buf/SRAM/state_reg[2] CLBLL_L_X2Y78/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X2Y78/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X2Y79/INT_L.NR1END1->>GFAN1 INT_L_X2Y79/INT_L.GFAN1->>IMUX_L38 CLBLL_L_X2Y79/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 INT_L_X2Y79/INT_L.NR1END1->>IMUX_L35 CLBLL_L_X2Y79/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 INT_L_X2Y78/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X2Y79/INT_L.NL1END0->>IMUX_L8 CLBLL_L_X2Y79/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X2Y79/INT_L.NL1END0->>IMUX_L24 CLBLL_L_X2Y79/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X2Y78/INT_L.LOGIC_OUTS_L5->>SL1BEG1 INT_L_X2Y77/INT_L.SL1END1->>IMUX_L27 CLBLL_L_X2Y77/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 INT_L_X2Y77/INT_L.SL1END1->>IMUX_L43 CLBLL_L_X2Y77/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 INT_L_X2Y77/INT_L.SL1END1->>IMUX_L35 CLBLL_L_X2Y77/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 INT_L_X2Y77/INT_L.SL1END1->>IMUX_L11 CLBLL_L_X2Y77/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 INT_L_X2Y78/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X2Y78/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X2Y78/INT_L.BYP_BOUNCE4->>IMUX_L44 CLBLL_L_X2Y78/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 INT_L_X2Y78/INT_L.BYP_BOUNCE4->>IMUX_L28 CLBLL_L_X2Y78/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 INT_L_X2Y78/INT_L.LOGIC_OUTS_L5->>IMUX_L2 CLBLL_L_X2Y78/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X2Y78/INT_L.LOGIC_OUTS_L5->>IMUX_L18 CLBLL_L_X2Y78/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2
INTERSITE frame_buf/SRAM/state_reg[3] SLICE_X0Y79/D6 SLICE_X0Y77/C1 SLICE_X0Y77/A5 SLICE_X0Y78/B3 SLICE_X0Y78/D2 SLICE_X0Y79/A4 SLICE_X0Y79/C4 SLICE_X0Y78/AQ SLICE_X0Y78/A3 SLICE_X0Y77/D1 SLICE_X0Y78/C2 SLICE_X0Y77/B5 SLICE_X0Y79/B6 
ROUTE frame_buf/SRAM/state_reg[3] CLBLL_L_X2Y78/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y78/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_L_X2Y77/INT_L.SL1END0->>IMUX_L8 CLBLL_L_X2Y77/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X2Y77/INT_L.SL1END0->>IMUX_L24 CLBLL_L_X2Y77/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X2Y77/INT_L.SL1END0->>IMUX_L32 CLBLL_L_X2Y77/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 INT_L_X2Y77/INT_L.SL1END0->>IMUX_L40 CLBLL_L_X2Y77/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 INT_L_X2Y78/INT_L.LOGIC_OUTS_L4->>IMUX_L1 CLBLL_L_X2Y78/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 INT_L_X2Y78/INT_L.LOGIC_OUTS_L4->>IMUX_L17 CLBLL_L_X2Y78/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X2Y78/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X2Y78/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X2Y79/INT_L.NL1END2->>IMUX_L28 CLBLL_L_X2Y79/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 INT_L_X2Y79/INT_L.NL1END2->>IMUX_L11 CLBLL_L_X2Y79/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 INT_L_X2Y79/INT_L.NL1END2->>IMUX_L12 CLBLL_L_X2Y79/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 INT_L_X2Y79/INT_L.NL1END2->>IMUX_L43 CLBLL_L_X2Y79/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 INT_L_X2Y78/INT_L.NL1BEG_N3->>IMUX_L29 CLBLL_L_X2Y78/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 INT_L_X2Y78/INT_L.NL1BEG_N3->>IMUX_L45 CLBLL_L_X2Y78/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2
INTERSITE frame_buf/SRAM/tri_en SLICE_X0Y79/C SLICE_X0Y102/A4 
ROUTE frame_buf/SRAM/tri_en CLBLL_L_X2Y79/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X2Y79/INT_L.LOGIC_OUTS_L14->>NN6BEG2 INT_L_X2Y85/INT_L.NN6END2->>NN6BEG2 INT_L_X2Y91/INT_L.NN6END2->>NL1BEG1 INT_L_X2Y92/INT_L.NL1END1->>NN2BEG1 INT_L_X2Y94/INT_L.NN2END1->>NN6BEG1 INT_L_X2Y100/INT_L.NN6END1->>NN2BEG1 INT_L_X2Y102/INT_L.NN2END1->>IMUX_L11 CLBLL_L_X2Y102/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4
INTERSITE frame_buf/VGA/pixel_en SLICE_X2Y63/AQ SLICE_X2Y66/CE SLICE_X2Y63/A3 SLICE_X4Y65/CE SLICE_X4Y63/D6 SLICE_X3Y67/CE SLICE_X3Y63/CE SLICE_X5Y65/CE SLICE_X4Y66/CE 
ROUTE frame_buf/VGA/pixel_en CLBLM_R_X3Y63/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X3Y63/INT_R.LOGIC_OUTS4->>ER1BEG1 INT_L_X4Y63/INT_L.ER1END1->>NR1BEG1 INT_L_X4Y64/INT_L.NR1END1->>NN2BEG1 INT_L_X4Y66/INT_L.NN2END1->>WR1BEG2 INT_R_X3Y66/INT_R.WR1END2->>FAN_ALT7 INT_R_X3Y66/INT_R.FAN_ALT7->>FAN7 CLBLM_R_X3Y66/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X4Y64/INT_L.NR1END1->>NR1BEG1 INT_L_X4Y65/INT_L.NR1END1->>NE2BEG1 INT_R_X5Y66/INT_R.NE2END1->>WR1BEG2 INT_L_X4Y66/INT_L.WR1END2->>NW2BEG2 INT_R_X3Y67/INT_R.NW2END2->>FAN_ALT6 INT_R_X3Y67/INT_R.FAN_ALT6->>FAN6 CLBLM_R_X3Y67/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X4Y66/INT_L.WR1END2->>FAN_ALT7 INT_L_X4Y66/INT_L.FAN_ALT7->>FAN_L7 CLBLL_L_X4Y66/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE INT_L_X4Y65/INT_L.NR1END1->>GFAN1 INT_L_X4Y65/INT_L.GFAN1->>FAN_ALT7 INT_L_X4Y65/INT_L.FAN_ALT7->>FAN_L7 CLBLL_L_X4Y65/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE INT_L_X4Y65/INT_L.NR1END1->>FAN_ALT6 INT_L_X4Y65/INT_L.FAN_ALT6->>FAN_L6 CLBLL_L_X4Y65/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE INT_L_X4Y63/INT_L.ER1END1->>IMUX_L43 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 INT_R_X3Y63/INT_R.LOGIC_OUTS4->>BYP_ALT1 INT_R_X3Y63/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X3Y63/INT_R.BYP_BOUNCE1->>FAN_ALT6 INT_R_X3Y63/INT_R.FAN_ALT6->>FAN6 CLBLM_R_X3Y63/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_R_X3Y63/INT_R.LOGIC_OUTS4->>IMUX1 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3
INTRASITE frame_buf/VGA/r_nextHS[0]
INTRASITE frame_buf/VGA/r_nextHS[1]
INTRASITE frame_buf/VGA/r_nextHS[2]
INTRASITE frame_buf/VGA/r_nextHS[3]
INTRASITE frame_buf/VGA/r_nextHS[4]
INTRASITE frame_buf/VGA/r_nextHS[5]
INTRASITE frame_buf/VGA/r_nextHS[6]
INTERSITE frame_buf/VGA/r_nextHS[7] SLICE_X3Y66/B SLICE_X2Y66/AX 
ROUTE frame_buf/VGA/r_nextHS[7] CLBLM_R_X3Y66/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X3Y66/INT_R.LOGIC_OUTS9->>FAN_ALT2 INT_R_X3Y66/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X3Y66/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X3Y66/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X3Y66/INT_R.BYP_BOUNCE0->>BYP_ALT1 INT_R_X3Y66/INT_R.BYP_ALT1->>BYP1 CLBLM_R_X3Y66/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX
INTRASITE frame_buf/VGA/r_nextHS[8]
INTRASITE frame_buf/VGA/r_nextHS[9]
INTRASITE frame_buf/VGA/r_nextVS[0]
INTRASITE frame_buf/VGA/r_nextVS[1]
INTRASITE frame_buf/VGA/r_nextVS[2]
INTRASITE frame_buf/VGA/r_nextVS[3]
INTRASITE frame_buf/VGA/r_nextVS[4]
INTRASITE frame_buf/VGA/r_nextVS[5]
INTRASITE frame_buf/VGA/r_nextVS[6]
INTRASITE frame_buf/VGA/r_nextVS[7]
INTRASITE frame_buf/VGA/r_nextVS[8]
INTRASITE frame_buf/VGA/r_nextVS[9]
INTERSITE frame_buf/VGA/r_regVS SLICE_X4Y63/D SLICE_X4Y63/CE SLICE_X4Y64/CE SLICE_X5Y64/CE 
ROUTE frame_buf/VGA/r_regVS CLBLL_L_X4Y63/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X4Y63/INT_L.LOGIC_OUTS_L15->>FAN_ALT3 INT_L_X4Y63/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X4Y63/INT_L.FAN_BOUNCE3->>FAN_ALT7 INT_L_X4Y63/INT_L.FAN_ALT7->>FAN_L7 CLBLL_L_X4Y63/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE INT_L_X4Y63/INT_L.LOGIC_OUTS_L15->>BYP_ALT7 INT_L_X4Y63/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X4Y64/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT4 INT_L_X4Y64/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X4Y64/INT_L.BYP_BOUNCE4->>FAN_ALT7 INT_L_X4Y64/INT_L.FAN_ALT7->>FAN_L7 CLBLL_L_X4Y64/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE INT_L_X4Y64/INT_L.BYP_BOUNCE_N3_7->>FAN_ALT6 INT_L_X4Y64/INT_L.FAN_ALT6->>FAN_L6 CLBLL_L_X4Y64/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE
INTERSITE frame_buf/__0_n_0 SLICE_X0Y77/C SLICE_X0Y76/B4 
ROUTE frame_buf/__0_n_0 CLBLL_L_X2Y77/CLBLL_L.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_L_X2Y77/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_L_X2Y77/INT_L.LOGIC_OUTS_L22->>SR1BEG1 INT_L_X2Y76/INT_L.SR1END1->>IMUX_L27 CLBLL_L_X2Y76/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4
INTERSITE frame_buf/__1_n_0 SLICE_X0Y75/C SLICE_X0Y75/A6 
ROUTE frame_buf/__1_n_0 CLBLL_L_X2Y75/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X2Y75/INT_L.LOGIC_OUTS_L14->>IMUX_L4 CLBLL_L_X2Y75/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6
INTERSITE frame_buf/addr_reg[0]_i_2_n_0 SLICE_X1Y62/C SLICE_X1Y62/A6 
ROUTE frame_buf/addr_reg[0]_i_2_n_0 CLBLL_L_X2Y62/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X2Y62/INT_L.LOGIC_OUTS_L10->>IMUX_L5 CLBLL_L_X2Y62/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6
INTERSITE frame_buf/addr_reg[2]_i_2_n_0 SLICE_X2Y64/C SLICE_X2Y64/A6 
ROUTE frame_buf/addr_reg[2]_i_2_n_0 CLBLM_R_X3Y64/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X3Y64/INT_R.LOGIC_OUTS14->>IMUX4 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6
INTERSITE frame_buf/addr_reg[9]_i_2_n_0 SLICE_X2Y62/A4 SLICE_X2Y62/B 
ROUTE frame_buf/addr_reg[9]_i_2_n_0 CLBLM_R_X3Y62/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X3Y62/INT_R.LOGIC_OUTS13->>IMUX11 CLBLM_R_X3Y62/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4
INTRASITE frame_buf/column_next[1]
INTRASITE frame_buf/column_next[2]
INTRASITE frame_buf/column_next[3]
INTRASITE frame_buf/column_next[4]
INTRASITE frame_buf/column_next[5]
INTRASITE frame_buf/column_next[6]
INTRASITE frame_buf/column_next[7]
INTRASITE frame_buf/column_next[8]
INTRASITE frame_buf/column_next[9]
INTERSITE frame_buf/data_valid SLICE_X4Y64/B1 SLICE_X1Y63/C4 SLICE_X1Y63/A6 SLICE_X2Y62/B6 SLICE_X0Y79/AMUX SLICE_X3Y65/C2 SLICE_X1Y65/C4 SLICE_X0Y75/C4 SLICE_X1Y65/A6 SLICE_X2Y66/D2 SLICE_X0Y77/C4 SLICE_X1Y62/C2 SLICE_X3Y64/D5 SLICE_X2Y65/B1 SLICE_X1Y63/D2 SLICE_X2Y64/C3 SLICE_X1Y63/B6 SLICE_X1Y65/B6 SLICE_X1Y65/D4 SLICE_X2Y66/A6 SLICE_X0Y64/B1 SLICE_X1Y64/B1 SLICE_X1Y62/B3 SLICE_X2Y63/C2 
ROUTE frame_buf/data_valid CLBLL_L_X2Y79/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X2Y79/INT_L.LOGIC_OUTS_L20->>SS2BEG2 INT_L_X2Y77/INT_L.SS2END2->>IMUX_L28 CLBLL_L_X2Y77/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 INT_L_X2Y77/INT_L.SS2END2->>SS2BEG2 INT_L_X2Y75/INT_L.SS2END2->>IMUX_L28 CLBLL_L_X2Y75/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 INT_L_X2Y75/INT_L.SS2END2->>SS2BEG2 INT_L_X2Y73/INT_L.SS2END2->>SS6BEG2 INT_L_X2Y67/INT_L.SS6END2->>SS2BEG2 INT_L_X2Y65/INT_L.SS2END2->>SS2BEG2 INT_L_X2Y63/INT_L.SS2END2->>IMUX_L13 CLBLL_L_X2Y63/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X2Y63/INT_L.SS2END2->>IMUX_L36 CLBLL_L_X2Y63/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 INT_L_X2Y63/INT_L.SS2END2->>IMUX_L21 CLBLL_L_X2Y63/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 INT_L_X2Y63/INT_L.SS2END2->>IMUX_L5 CLBLL_L_X2Y63/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X2Y63/INT_L.SS2END2->>SL1BEG2 INT_L_X2Y62/INT_L.SL1END2->>SR1BEG3 INT_L_X2Y62/INT_L.SR1END_N3_3->>IMUX_L16 CLBLL_L_X2Y62/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 INT_L_X2Y62/INT_L.SL1END2->>IMUX_L20 CLBLL_L_X2Y62/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 INT_L_X2Y63/INT_L.SS2END2->>ER1BEG3 INT_R_X3Y63/INT_R.ER1END3->>NR1BEG3 INT_R_X3Y64/INT_R.NR1END3->>IMUX22 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_R_X3Y64/INT_R.NR1END3->>IMUX46 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_R_X3Y63/INT_R.ER1END3->>NE2BEG3 INT_L_X4Y64/INT_L.NE2END3->>IMUX_L15 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 INT_R_X3Y63/INT_R.ER1END3->>FAN_ALT3 INT_R_X3Y63/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X3Y63/INT_R.FAN_BOUNCE3->>IMUX29 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X2Y63/INT_L.SS2END2->>SE2BEG2 INT_R_X3Y62/INT_R.SE2END2->>IMUX12 CLBLM_R_X3Y62/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X2Y65/INT_L.SS2END2->>SR1BEG3 INT_L_X2Y64/INT_L.SR1END3->>IMUX_L15 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 INT_L_X2Y65/INT_L.SS2END2->>IMUX_L37 CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 INT_L_X2Y65/INT_L.SS2END2->>IMUX_L5 CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X2Y65/INT_L.SS2END2->>IMUX_L21 CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 INT_L_X2Y65/INT_L.SS2END2->>IMUX_L13 CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X2Y67/INT_L.SS6END2->>SE2BEG2 INT_R_X3Y66/INT_R.SE2END2->>IMUX4 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X3Y66/INT_R.SE2END2->>IMUX45 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_R_X3Y66/INT_R.SE2END2->>SL1BEG2 INT_R_X3Y65/INT_R.SL1END2->>BYP_ALT3 INT_R_X3Y65/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X3Y65/INT_R.BYP_BOUNCE3->>IMUX15 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X3Y65/INT_R.SL1END2->>IMUX20 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_R_X3Y65/INT_R.SL1END2->>SW2BEG2 INT_L_X2Y64/INT_L.SW2END2->>IMUX_L14 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1
INTERSITE frame_buf/mem SLICE_X0Y77/A6 SLICE_X0Y77/D4 SLICE_X0Y77/B6 SLICE_X0Y76/C 
ROUTE frame_buf/mem CLBLL_L_X2Y76/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X2Y76/INT_L.LOGIC_OUTS_L14->>NR1BEG2 INT_L_X2Y77/INT_L.NR1END2->>IMUX_L4 CLBLL_L_X2Y77/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 INT_L_X2Y77/INT_L.NR1END2->>IMUX_L44 CLBLL_L_X2Y77/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 INT_L_X2Y77/INT_L.NR1END2->>IMUX_L12 CLBLL_L_X2Y77/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6
INTERSITE frame_buf/pixel_x_d1 SLICE_X0Y76/B2 SLICE_X0Y75/C3 SLICE_X0Y76/D1 SLICE_X0Y76/BQ SLICE_X0Y76/C4 
ROUTE frame_buf/pixel_x_d1 CLBLL_L_X2Y76/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X2Y76/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X2Y76/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X2Y75/INT_L.FAN_BOUNCE_S3_2->>IMUX_L22 CLBLL_L_X2Y75/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 INT_L_X2Y76/INT_L.FAN_BOUNCE2->>IMUX_L40 CLBLL_L_X2Y76/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 INT_L_X2Y76/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X2Y76/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X2Y76/INT_L.BYP_BOUNCE0->>IMUX_L28 CLBLL_L_X2Y76/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 INT_L_X2Y76/INT_L.LOGIC_OUTS_L5->>IMUX_L18 CLBLL_L_X2Y76/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2
INTRASITE frame_buf/rgb_out[0]
INTRASITE frame_buf/rgb_out[1]
INTRASITE frame_buf/rgb_out[2]
INTRASITE frame_buf/rgb_out[3]
INTRASITE frame_buf/rgb_out[4]
INTRASITE frame_buf/rgb_out[5]
INTRASITE frame_buf/rgb_out[6]
INTRASITE frame_buf/rgb_out[7]
INTRASITE frame_buf/row_next[0]
INTRASITE frame_buf/row_next[1]
INTRASITE frame_buf/row_next[2]
INTRASITE frame_buf/row_next[3]
INTRASITE frame_buf/row_next[4]
INTRASITE frame_buf/row_next[5]
INTRASITE frame_buf/row_next[6]
INTRASITE frame_buf/row_next[7]
INTRASITE frame_buf/row_next[8]
INTERSITE frame_buf/state_reg[0] SLICE_X2Y65/C1 SLICE_X0Y75/A5 SLICE_X0Y76/B3 SLICE_X1Y63/C5 SLICE_X2Y66/D1 SLICE_X1Y65/C5 SLICE_X3Y65/A5 SLICE_X1Y62/C1 SLICE_X0Y76/AQ SLICE_X1Y63/B3 SLICE_X1Y65/B1 SLICE_X2Y64/C1 SLICE_X2Y63/B3 SLICE_X3Y64/C1 SLICE_X0Y76/A3 SLICE_X1Y64/A6 SLICE_X0Y76/C2 SLICE_X0Y75/B5 SLICE_X1Y63/D5 SLICE_X0Y66/A6 SLICE_X0Y76/A6 SLICE_X1Y63/A1 SLICE_X1Y65/D5 SLICE_X1Y65/A1 SLICE_X1Y62/B5 SLICE_X2Y62/B4 SLICE_X0Y75/C1 
ROUTE frame_buf/state_reg[0] CLBLL_L_X2Y76/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y76/INT_L.LOGIC_OUTS_L4->>IMUX_L17 CLBLL_L_X2Y76/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X2Y76/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_L_X2Y75/INT_L.SL1END0->>IMUX_L8 CLBLL_L_X2Y75/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X2Y75/INT_L.SL1END0->>IMUX_L24 CLBLL_L_X2Y75/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X2Y75/INT_L.SL1END0->>SS2BEG0 INT_L_X2Y73/INT_L.SS2END0->>SS6BEG0 INT_L_X2Y67/INT_L.SS6END0->>SE2BEG0 INT_R_X3Y66/INT_R.SE2END0->>SL1BEG0 INT_R_X3Y65/INT_R.SL1END0->>IMUX9 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X3Y65/INT_R.SL1END0->>IMUX32 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_R_X3Y66/INT_R.SE2END0->>IMUX40 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_R_X3Y66/INT_R.SE2END0->>SS2BEG0 INT_R_X3Y64/INT_R.SS2END0->>SL1BEG0 INT_R_X3Y63/INT_R.SL1END0->>IMUX17 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_R_X3Y63/INT_R.SL1END0->>SR1BEG1 INT_R_X3Y62/INT_R.SR1END1->>IMUX27 CLBLM_R_X3Y62/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_R_X3Y62/INT_R.SR1END1->>WL1BEG0 INT_L_X2Y62/INT_L.WL1END0->>IMUX_L33 CLBLL_L_X2Y62/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 INT_L_X2Y62/INT_L.WL1END0->>IMUX_L25 CLBLL_L_X2Y62/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 INT_L_X2Y62/INT_L.WL1END0->>NL1BEG0 INT_L_X2Y63/INT_L.NL1END0->>IMUX_L16 CLBLL_L_X2Y63/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 INT_L_X2Y63/INT_L.NL1END0->>NL1BEG_N3 INT_L_X2Y63/INT_L.NL1BEG_N3->>IMUX_L6 CLBLL_L_X2Y63/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 INT_R_X3Y64/INT_R.SS2END0->>IMUX33 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_R_X3Y64/INT_R.SS2END0->>IMUX32 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_R_X3Y64/INT_R.SS2END0->>WL1BEG_N3 INT_L_X2Y63/INT_L.WL1END3->>IMUX_L30 CLBLL_L_X2Y63/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 INT_L_X2Y63/INT_L.WL1END3->>IMUX_L46 CLBLL_L_X2Y63/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 INT_L_X2Y67/INT_L.SS6END0->>SR1BEG1 INT_L_X2Y66/INT_L.SR1END1->>IMUX_L4 CLBLL_L_X2Y66/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 INT_L_X2Y66/INT_L.SR1END1->>SR1BEG2 INT_L_X2Y65/INT_L.SR1END2->>SL1BEG2 INT_L_X2Y64/INT_L.SL1END2->>IMUX_L5 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X2Y65/INT_L.SR1END2->>IMUX_L30 CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 INT_L_X2Y65/INT_L.SR1END2->>IMUX_L46 CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 INT_L_X2Y65/INT_L.SR1END2->>IMUX_L6 CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X2Y65/INT_L.SR1END2->>IMUX_L14 CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 INT_L_X2Y75/INT_L.SL1END0->>IMUX_L32 CLBLL_L_X2Y75/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 INT_L_X2Y76/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X2Y76/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X2Y76/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X2Y76/INT_L.FAN_BOUNCE1->>IMUX_L4 CLBLL_L_X2Y76/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 INT_L_X2Y76/INT_L.NL1BEG_N3->>IMUX_L29 CLBLL_L_X2Y76/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 INT_L_X2Y76/INT_L.LOGIC_OUTS_L4->>IMUX_L1 CLBLL_L_X2Y76/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3
INTERSITE frame_buf/state_reg[1] SLICE_X0Y75/C2 SLICE_X0Y75/A4 SLICE_X1Y65/A5 SLICE_X1Y63/C6 SLICE_X2Y65/C3 SLICE_X0Y77/C2 SLICE_X1Y62/A2 SLICE_X2Y66/B6 SLICE_X1Y63/B2 SLICE_X1Y64/A2 SLICE_X2Y63/B2 SLICE_X0Y66/A2 SLICE_X2Y64/A2 SLICE_X2Y66/D6 SLICE_X1Y65/B2 SLICE_X1Y65/D1 SLICE_X0Y75/B3 SLICE_X2Y62/A6 SLICE_X0Y76/A4 SLICE_X1Y62/C6 SLICE_X1Y63/D4 SLICE_X3Y64/C4 SLICE_X0Y76/C5 SLICE_X0Y75/AQ SLICE_X1Y62/B4 SLICE_X1Y63/A4 SLICE_X0Y76/B1 SLICE_X0Y75/A3 SLICE_X3Y65/A1 SLICE_X1Y65/C1 
ROUTE frame_buf/state_reg[1] CLBLL_L_X2Y75/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y75/INT_L.LOGIC_OUTS_L4->>IMUX_L17 CLBLL_L_X2Y75/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X2Y75/INT_L.LOGIC_OUTS_L4->>IMUX_L1 CLBLL_L_X2Y75/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 INT_L_X2Y75/INT_L.LOGIC_OUTS_L4->>SS6BEG0 INT_L_X2Y69/INT_L.SS6END0->>SL1BEG0 INT_L_X2Y68/INT_L.SL1END0->>SS2BEG0 INT_L_X2Y66/INT_L.SS2END0->>IMUX_L2 CLBLL_L_X2Y66/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X2Y66/INT_L.SS2END0->>ER1BEG1 INT_R_X3Y66/INT_R.ER1END1->>IMUX12 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X3Y66/INT_R.ER1END1->>IMUX43 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X2Y66/INT_L.SS2END0->>SL1BEG0 INT_L_X2Y65/INT_L.SL1END0->>IMUX_L33 CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 INT_L_X2Y65/INT_L.SL1END0->>IMUX_L41 CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 INT_L_X2Y65/INT_L.SL1END0->>IMUX_L9 CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X2Y66/INT_L.SS2END0->>SR1BEG1 INT_L_X2Y65/INT_L.SR1END1->>SL1BEG1 INT_L_X2Y64/INT_L.SL1END1->>IMUX_L3 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X2Y64/INT_L.SL1END1->>SL1BEG1 INT_L_X2Y63/INT_L.SL1END1->>IMUX_L10 CLBLL_L_X2Y63/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 INT_L_X2Y63/INT_L.SL1END1->>IMUX_L34 CLBLL_L_X2Y63/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 INT_L_X2Y63/INT_L.SL1END1->>IMUX_L19 CLBLL_L_X2Y63/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 INT_L_X2Y63/INT_L.SL1END1->>SL1BEG1 INT_L_X2Y62/INT_L.SL1END1->>IMUX_L3 CLBLL_L_X2Y62/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X2Y62/INT_L.SL1END1->>IMUX_L34 CLBLL_L_X2Y62/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 INT_L_X2Y62/INT_L.SL1END1->>IMUX_L26 CLBLL_L_X2Y62/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 INT_L_X2Y64/INT_L.SL1END1->>ER1BEG2 INT_R_X3Y64/INT_R.ER1END2->>IMUX21 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_R_X3Y64/INT_R.ER1END2->>SL1BEG2 INT_R_X3Y63/INT_R.SL1END2->>SL1BEG2 INT_R_X3Y62/INT_R.SL1END2->>IMUX4 CLBLM_R_X3Y62/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X2Y64/INT_L.SL1END1->>SR1BEG2 INT_L_X2Y63/INT_L.SR1END2->>IMUX_L37 CLBLL_L_X2Y63/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 INT_L_X2Y64/INT_L.SL1END1->>SE2BEG1 INT_R_X3Y63/INT_R.SE2END1->>IMUX18 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X2Y65/INT_L.SR1END1->>IMUX_L19 CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 INT_L_X2Y65/INT_L.SR1END1->>ER1BEG2 INT_R_X3Y65/INT_R.ER1END2->>IMUX22 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_R_X3Y65/INT_R.ER1END2->>IMUX6 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X2Y65/INT_L.SR1END1->>SE2BEG1 INT_R_X3Y64/INT_R.SE2END1->>IMUX2 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X2Y75/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X2Y75/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X2Y76/INT_L.NR1END3->>IMUX_L15 CLBLL_L_X2Y76/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 INT_L_X2Y76/INT_L.NR1END3->>IMUX_L31 CLBLL_L_X2Y76/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 INT_L_X2Y75/INT_L.NL1BEG_N3->>NN2BEG3 INT_L_X2Y77/INT_L.NN2END3->>IMUX_L29 CLBLL_L_X2Y77/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 INT_L_X2Y75/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X2Y75/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X2Y75/INT_L.FAN_BOUNCE5->>IMUX_L11 CLBLL_L_X2Y75/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 INT_L_X2Y75/INT_L.NL1BEG_N3->>IMUX_L29 CLBLL_L_X2Y75/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 INT_L_X2Y75/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X2Y76/INT_L.NL1END2->>IMUX_L11 CLBLL_L_X2Y76/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4
INTERSITE frame_buf/state_reg[2] SLICE_X1Y65/A4 SLICE_X1Y62/A1 SLICE_X3Y65/A4 SLICE_X2Y66/B4 SLICE_X0Y76/B5 SLICE_X0Y75/C5 SLICE_X2Y62/A1 SLICE_X1Y65/C6 SLICE_X2Y65/C6 SLICE_X2Y63/B1 SLICE_X2Y66/D4 SLICE_X0Y75/BQ SLICE_X0Y75/B2 SLICE_X1Y63/B4 SLICE_X1Y65/B3 SLICE_X0Y76/C1 SLICE_X2Y64/A4 SLICE_X1Y64/A5 SLICE_X0Y66/A5 SLICE_X0Y76/A5 SLICE_X1Y62/B1 SLICE_X0Y75/B6 SLICE_X1Y63/D6 SLICE_X1Y63/A2 SLICE_X1Y65/D6 SLICE_X3Y64/C6 SLICE_X0Y75/A2 SLICE_X1Y63/C2 
ROUTE frame_buf/state_reg[2] CLBLL_L_X2Y75/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X2Y75/INT_L.LOGIC_OUTS_L5->>SS6BEG1 INT_L_X2Y69/INT_L.SS6END1->>SL1BEG1 INT_L_X2Y68/INT_L.SL1END1->>SS2BEG1 INT_L_X2Y66/INT_L.SS2END1->>SL1BEG1 INT_L_X2Y65/INT_L.SL1END1->>IMUX_L34 CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 INT_L_X2Y65/INT_L.SL1END1->>IMUX_L10 CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 INT_L_X2Y65/INT_L.SL1END1->>IMUX_L42 CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 INT_L_X2Y66/INT_L.SS2END1->>ER1BEG2 INT_R_X3Y66/INT_R.ER1END2->>IMUX44 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_R_X3Y66/INT_R.ER1END2->>FAN_ALT5 INT_R_X3Y66/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X3Y66/INT_R.FAN_BOUNCE5->>IMUX27 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X2Y66/INT_L.SS2END1->>SE2BEG1 INT_R_X3Y65/INT_R.SE2END1->>IMUX35 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_R_X3Y65/INT_R.SE2END1->>IMUX10 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_R_X3Y65/INT_R.SE2END1->>SL1BEG1 INT_R_X3Y64/INT_R.SL1END1->>IMUX11 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X3Y64/INT_R.SL1END1->>IMUX34 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_R_X3Y64/INT_R.SL1END1->>SW2BEG1 INT_L_X2Y63/INT_L.SW2END1->>IMUX_L42 CLBLL_L_X2Y63/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 INT_L_X2Y63/INT_L.SW2END1->>IMUX_L3 CLBLL_L_X2Y63/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X2Y63/INT_L.SW2END1->>IMUX_L20 CLBLL_L_X2Y63/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 INT_L_X2Y63/INT_L.SW2END1->>IMUX_L26 CLBLL_L_X2Y63/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 INT_L_X2Y63/INT_L.SW2END1->>SR1BEG2 INT_L_X2Y62/INT_L.SR1END2->>IMUX_L14 CLBLL_L_X2Y62/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 INT_L_X2Y62/INT_L.SR1END2->>IMUX_L6 CLBLL_L_X2Y62/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X2Y62/INT_L.SR1END2->>ER1BEG3 INT_R_X3Y62/INT_R.ER1END3->>IMUX7 CLBLM_R_X3Y62/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_R_X3Y62/INT_R.ER1END3->>NR1BEG3 INT_R_X3Y63/INT_R.NR1END3->>IMUX15 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X3Y64/INT_R.SL1END1->>WL1BEG0 INT_L_X2Y64/INT_L.WL1END0->>IMUX_L9 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X2Y64/INT_L.WL1END0->>NL1BEG0 INT_L_X2Y65/INT_L.NL1END0->>NR1BEG0 INT_L_X2Y66/INT_L.NR1END0->>IMUX_L8 CLBLL_L_X2Y66/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X2Y65/INT_L.NL1END0->>IMUX_L16 CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 INT_L_X2Y75/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X2Y76/INT_L.NL1END0->>IMUX_L32 CLBLL_L_X2Y76/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 INT_L_X2Y76/INT_L.NL1END0->>IMUX_L24 CLBLL_L_X2Y76/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X2Y75/INT_L.NL1END_S3_0->>IMUX_L31 CLBLL_L_X2Y75/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 INT_L_X2Y76/INT_L.NL1END0->>IMUX_L8 CLBLL_L_X2Y76/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X2Y75/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X2Y75/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X2Y75/INT_L.BYP_BOUNCE4->>IMUX_L12 CLBLL_L_X2Y75/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 INT_L_X2Y75/INT_L.LOGIC_OUTS_L5->>IMUX_L2 CLBLL_L_X2Y75/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X2Y75/INT_L.LOGIC_OUTS_L5->>IMUX_L18 CLBLL_L_X2Y75/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2
INTERSITE frame_buf/vgaBlue_reg_n_0_[0] SLICE_X0Y109/AQ SLICE_X0Y109/B4 
ROUTE frame_buf/vgaBlue_reg_n_0_[0] CLBLL_L_X2Y109/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y109/INT_L.LOGIC_OUTS_L4->>BYP_ALT1 INT_L_X2Y109/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X2Y109/INT_L.BYP_BOUNCE1->>IMUX_L27 CLBLL_L_X2Y109/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4
INTERSITE frame_buf/vgaBlue_reg_n_0_[1] SLICE_X0Y111/AQ SLICE_X0Y109/C6 
ROUTE frame_buf/vgaBlue_reg_n_0_[1] CLBLL_L_X2Y111/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y111/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_L_X2Y110/INT_L.SL1END0->>SR1BEG1 INT_L_X2Y109/INT_L.SR1END1->>IMUX_L35 CLBLL_L_X2Y109/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6
INTERSITE frame_buf/vgaGreen_reg_n_0_[0] SLICE_X1Y111/AQ SLICE_X0Y103/A3 
ROUTE frame_buf/vgaGreen_reg_n_0_[0] CLBLL_L_X2Y111/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X2Y111/INT_L.LOGIC_OUTS_L0->>SS6BEG0 INT_L_X2Y105/INT_L.SS6END0->>SS2BEG0 INT_L_X2Y103/INT_L.SS2END0->>IMUX_L1 CLBLL_L_X2Y103/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3
INTERSITE frame_buf/vgaGreen_reg_n_0_[1] SLICE_X0Y111/BQ SLICE_X0Y107/A6 
ROUTE frame_buf/vgaGreen_reg_n_0_[1] CLBLL_L_X2Y111/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X2Y111/INT_L.LOGIC_OUTS_L5->>SS2BEG1 INT_L_X2Y109/INT_L.SS2END1->>SS2BEG1 INT_L_X2Y107/INT_L.SS2END1->>IMUX_L4 CLBLL_L_X2Y107/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6
INTERSITE frame_buf/vgaGreen_reg_n_0_[2] SLICE_X0Y107/B4 SLICE_X1Y111/BQ 
ROUTE frame_buf/vgaGreen_reg_n_0_[2] CLBLL_L_X2Y111/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X2Y111/INT_L.LOGIC_OUTS_L1->>SS6BEG1 INT_L_X2Y105/INT_L.SS6END1->>NR1BEG1 INT_L_X2Y106/INT_L.NR1END1->>NR1BEG1 INT_L_X2Y107/INT_L.NR1END1->>IMUX_L27 CLBLL_L_X2Y107/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4
INTERSITE frame_buf/vgaRed_reg_n_0_[0] SLICE_X0Y107/C3 SLICE_X0Y111/CQ 
ROUTE frame_buf/vgaRed_reg_n_0_[0] CLBLL_L_X2Y111/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X2Y111/INT_L.LOGIC_OUTS_L6->>SS2BEG2 INT_L_X2Y109/INT_L.SS2END2->>SS2BEG2 INT_L_X2Y107/INT_L.SS2END2->>IMUX_L22 CLBLL_L_X2Y107/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3
INTERSITE frame_buf/vgaRed_reg_n_0_[1] SLICE_X0Y107/D5 SLICE_X0Y111/DQ 
ROUTE frame_buf/vgaRed_reg_n_0_[1] CLBLL_L_X2Y111/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X2Y111/INT_L.LOGIC_OUTS_L7->>SS2BEG3 INT_L_X2Y109/INT_L.SS2END3->>SS2BEG3 INT_L_X2Y107/INT_L.SS2END3->>IMUX_L47 CLBLL_L_X2Y107/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5
INTERSITE frame_buf/vgaRed_reg_n_0_[2] SLICE_X0Y109/D5 SLICE_X1Y111/CQ 
ROUTE frame_buf/vgaRed_reg_n_0_[2] CLBLL_L_X2Y111/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X2Y111/INT_L.LOGIC_OUTS_L2->>SL1BEG2 INT_L_X2Y110/INT_L.SL1END2->>SR1BEG3 INT_L_X2Y109/INT_L.SR1END3->>IMUX_L47 CLBLL_L_X2Y109/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5
INTERSITE hscore1_bin[0] SLICE_X0Y89/A5 SLICE_X2Y88/A4 SLICE_X1Y89/AQ 
ROUTE hscore1_bin[0] CLBLL_L_X2Y89/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X2Y89/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_R_X3Y88/INT_R.EL1END3->>FAN_ALT3 INT_R_X3Y88/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X3Y88/INT_R.FAN_BOUNCE3->>IMUX11 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X2Y89/INT_L.LOGIC_OUTS_L0->>IMUX_L8 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5
INTERSITE hscore1_bin[1] SLICE_X2Y89/A5 SLICE_X2Y88/A3 SLICE_X2Y88/AQ 
ROUTE hscore1_bin[1] CLBLM_R_X3Y88/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X3Y88/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X3Y89/INT_R.NR1END0->>IMUX8 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_R_X3Y88/INT_R.LOGIC_OUTS4->>IMUX1 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3
INTERSITE hscore1_bin[2] SLICE_X2Y88/BQ SLICE_X2Y89/A2 SLICE_X2Y88/B2 
ROUTE hscore1_bin[2] CLBLM_R_X3Y88/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X3Y88/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X3Y89/INT_R.NR1END1->>IMUX2 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_R_X3Y88/INT_R.LOGIC_OUTS5->>IMUX18 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2
INTERSITE hscore1_bin[3] SLICE_X1Y89/BQ SLICE_X2Y88/B3 SLICE_X2Y89/B3 
ROUTE hscore1_bin[3] CLBLL_L_X2Y89/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X2Y89/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_R_X3Y89/INT_R.EL1END0->>SL1BEG0 INT_R_X3Y88/INT_R.SL1END0->>IMUX17 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_R_X3Y89/INT_R.EL1END0->>IMUX17 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3
INTERSITE hscore1_bin[4] SLICE_X2Y88/C4 SLICE_X1Y89/CQ SLICE_X2Y89/B2 
ROUTE hscore1_bin[4] CLBLL_L_X2Y89/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X2Y89/INT_L.LOGIC_OUTS_L2->>SE2BEG2 INT_R_X3Y88/INT_R.SE2END2->>IMUX28 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X2Y89/INT_L.LOGIC_OUTS_L2->>EL1BEG1 INT_R_X3Y89/INT_R.EL1END1->>IMUX18 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2
INTERSITE hscore1_bin[5] SLICE_X2Y88/CQ SLICE_X2Y88/C2 SLICE_X2Y89/C2 
ROUTE hscore1_bin[5] CLBLM_R_X3Y88/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X3Y88/INT_R.LOGIC_OUTS6->>NR1BEG2 INT_R_X3Y89/INT_R.NR1END2->>IMUX29 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_R_X3Y88/INT_R.LOGIC_OUTS6->>IMUX29 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2
INTERSITE hscore1_bin[6] SLICE_X2Y88/D3 SLICE_X2Y89/C3 SLICE_X2Y88/DQ 
ROUTE hscore1_bin[6] CLBLM_R_X3Y88/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_R_X3Y88/INT_R.LOGIC_OUTS7->>NR1BEG3 INT_R_X3Y89/INT_R.NR1END3->>IMUX22 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_R_X3Y88/INT_R.LOGIC_OUTS7->>IMUX38 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3
INTRASITE hscore1_bin[6]_i_10_n_0
INTRASITE hscore1_bin[6]_i_3_n_0
INTRASITE hscore1_bin[6]_i_4_n_0
INTRASITE hscore1_bin[6]_i_5_n_0
INTRASITE hscore1_bin[6]_i_6_n_0
INTRASITE hscore1_bin[6]_i_7_n_0
INTRASITE hscore1_bin[6]_i_8_n_0
INTRASITE hscore1_bin[6]_i_9_n_0
INTERSITE hscore1_bin_next SLICE_X2Y92/D SLICE_X2Y88/CE SLICE_X1Y89/CE 
ROUTE hscore1_bin_next CLBLM_R_X3Y92/CLBLM_R.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_R_X3Y92/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X3Y92/INT_R.LOGIC_OUTS23->>SW2BEG1 INT_L_X2Y91/INT_L.SW2END1->>SS2BEG1 INT_L_X2Y89/INT_L.SS2END1->>SS2BEG1 INT_L_X2Y87/INT_L.SS2END1->>ER1BEG2 INT_R_X3Y87/INT_R.ER1END2->>NR1BEG2 INT_R_X3Y88/INT_R.NR1END2->>FAN_ALT7 INT_R_X3Y88/INT_R.FAN_ALT7->>FAN7 CLBLM_R_X3Y88/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X2Y89/INT_L.SS2END1->>FAN_ALT6 INT_L_X2Y89/INT_L.FAN_ALT6->>FAN_L6 CLBLL_L_X2Y89/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE
INTERSITE hscore1_bin_reg[6]_i_2_n_0 SLICE_X2Y88/COUT SLICE_X2Y92/D1 SLICE_X3Y91/C6 SLICE_X4Y92/D4 SLICE_X4Y90/C3 SLICE_X2Y88/DMUX SLICE_X3Y92/A5 SLICE_X2Y91/D4 
ROUTE hscore1_bin_reg[6]_i_2_n_0 CLBLM_R_X3Y88/CLBLM_R.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_R_X3Y88/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X3Y88/INT_R.LOGIC_OUTS23->>NL1BEG0 INT_R_X3Y89/INT_R.NL1END0->>NN2BEG0 INT_R_X3Y91/INT_R.NN2END0->>NE2BEG0 INT_L_X4Y92/INT_L.NE2END0->>BYP_ALT0 INT_L_X4Y92/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X4Y92/INT_L.BYP_BOUNCE0->>IMUX_L44 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 INT_R_X3Y91/INT_R.NN2END0->>BYP_ALT0 INT_R_X3Y91/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X3Y91/INT_R.BYP_BOUNCE0->>IMUX34 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_R_X3Y91/INT_R.BYP_BOUNCE0->>IMUX44 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_R_X3Y91/INT_R.NN2END0->>NR1BEG0 INT_R_X3Y92/INT_R.NR1END0->>IMUX9 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X3Y92/INT_R.NR1END0->>IMUX40 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_R_X3Y91/INT_R.NN2END0->>EL1BEG_N3 INT_L_X4Y90/INT_L.EL1END3->>IMUX_L22 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3
INTERSITE hscore2_bin[0] SLICE_X3Y89/C2 SLICE_X0Y89/AQ SLICE_X1Y89/A5 
ROUTE hscore2_bin[0] CLBLL_L_X2Y89/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y89/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X2Y89/INT_L.NL1BEG_N3->>EL1BEG2 INT_R_X3Y89/INT_R.EL1END2->>IMUX20 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X2Y89/INT_L.LOGIC_OUTS_L4->>IMUX_L9 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5
INTRASITE hscore2_bin[0]_i_1_n_0
INTERSITE hscore2_bin[1] SLICE_X2Y89/AQ SLICE_X1Y89/A3 SLICE_X3Y89/A5 
ROUTE hscore2_bin[1] CLBLM_R_X3Y89/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X3Y89/INT_R.LOGIC_OUTS4->>IMUX9 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X3Y89/INT_R.LOGIC_OUTS4->>WL1BEG_N3 INT_L_X2Y89/INT_L.WL1END_N1_3->>IMUX_L0 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3
INTRASITE hscore2_bin[1]_i_1_n_0
INTERSITE hscore2_bin[2] SLICE_X1Y89/B1 SLICE_X2Y89/AMUX SLICE_X3Y89/B1 
ROUTE hscore2_bin[2] CLBLM_R_X3Y89/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X3Y89/INT_R.LOGIC_OUTS20->>BYP_ALT2 INT_R_X3Y89/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X3Y89/INT_R.BYP_BOUNCE2->>IMUX14 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_R_X3Y89/INT_R.LOGIC_OUTS20->>WR1BEG3 INT_L_X2Y89/INT_L.WR1END3->>IMUX_L14 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1
INTRASITE hscore2_bin[2]_i_1_n_0
INTERSITE hscore2_bin[3] SLICE_X1Y89/B5 SLICE_X2Y89/BQ SLICE_X4Y90/A4 
ROUTE hscore2_bin[3] CLBLM_R_X3Y89/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X3Y89/INT_R.LOGIC_OUTS5->>WR1BEG2 INT_L_X2Y89/INT_L.WR1END2->>FAN_ALT5 INT_L_X2Y89/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X2Y89/INT_L.FAN_BOUNCE5->>IMUX_L25 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 INT_R_X3Y89/INT_R.LOGIC_OUTS5->>NE2BEG1 INT_L_X4Y90/INT_L.NE2END1->>IMUX_L11 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4
INTRASITE hscore2_bin[3]_i_1_n_0
INTERSITE hscore2_bin[4] SLICE_X2Y91/B3 SLICE_X1Y89/C1 SLICE_X2Y89/BMUX 
ROUTE hscore2_bin[4] CLBLM_R_X3Y89/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X3Y89/INT_R.LOGIC_OUTS21->>WR1BEG_S0 INT_L_X2Y89/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_L_X2Y89/INT_L.SR1BEG_S0->>IMUX_L33 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 INT_R_X3Y89/INT_R.LOGIC_OUTS21->>NE2BEG3 INT_L_X4Y90/INT_L.NE2END3->>WR1BEG_S0 INT_R_X3Y91/INT_R.WR1END0->>IMUX17 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3
INTRASITE hscore2_bin[4]_i_1_n_0
INTERSITE hscore2_bin[5] SLICE_X2Y90/D2 SLICE_X2Y89/CQ SLICE_X1Y89/C2 
ROUTE hscore2_bin[5] CLBLM_R_X3Y89/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X3Y89/INT_R.LOGIC_OUTS6->>NR1BEG2 INT_R_X3Y90/INT_R.NR1END2->>IMUX45 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_R_X3Y89/INT_R.LOGIC_OUTS6->>WL1BEG1 INT_L_X2Y89/INT_L.WL1END1->>IMUX_L20 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2
INTRASITE hscore2_bin[5]_i_1_n_0
INTERSITE hscore2_bin[6] SLICE_X1Y89/D3 SLICE_X2Y89/CMUX SLICE_X2Y90/A4 
ROUTE hscore2_bin[6] CLBLM_R_X3Y89/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X3Y89/INT_R.LOGIC_OUTS22->>NW2BEG0 INT_L_X2Y89/INT_L.NW2END_S0_0->>IMUX_L39 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 INT_R_X3Y89/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X3Y89/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X3Y90/INT_R.NL1END2->>IMUX11 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4
INTRASITE hscore2_bin[6]_i_10_n_0
INTRASITE hscore2_bin[6]_i_11_n_0
INTRASITE hscore2_bin[6]_i_12_n_0
INTRASITE hscore2_bin[6]_i_2_n_0
INTERSITE hscore2_bin[6]_i_4_n_0 SLICE_X4Y91/AMUX SLICE_X4Y90/C5 
ROUTE hscore2_bin[6]_i_4_n_0 CLBLL_L_X4Y91/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X4Y91/INT_L.LOGIC_OUTS_L20->>SR1BEG3 INT_L_X4Y90/INT_L.SR1END3->>IMUX_L31 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5
INTRASITE hscore2_bin[6]_i_5_n_0
INTRASITE hscore2_bin[6]_i_6_n_0
INTRASITE hscore2_bin[6]_i_7_n_0
INTRASITE hscore2_bin[6]_i_8_n_0
INTRASITE hscore2_bin[6]_i_9_n_0
INTERSITE hscore2_bin_next SLICE_X0Y89/CE SLICE_X2Y89/CE SLICE_X2Y91/C4 SLICE_X4Y90/C 
ROUTE hscore2_bin_next CLBLL_L_X4Y90/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X4Y90/INT_L.LOGIC_OUTS_L14->>WL1BEG1 INT_R_X3Y90/INT_R.WL1END1->>SW2BEG1 INT_L_X2Y89/INT_L.SW2END1->>FAN_ALT7 INT_L_X2Y89/INT_L.FAN_ALT7->>FAN_L7 CLBLL_L_X2Y89/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE INT_L_X4Y90/INT_L.LOGIC_OUTS_L14->>NW2BEG2 INT_R_X3Y91/INT_R.NW2END2->>IMUX28 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X4Y90/INT_L.LOGIC_OUTS_L14->>SL1BEG2 INT_L_X4Y89/INT_L.SL1END2->>WL1BEG1 INT_R_X3Y89/INT_R.WL1END1->>FAN_ALT7 INT_R_X3Y89/INT_R.FAN_ALT7->>FAN7 CLBLM_R_X3Y89/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE
INTERSITE hscore2_bin_reg[6]_i_3_n_0 SLICE_X1Y89/COUT SLICE_X4Y91/B6 SLICE_X4Y90/C6 SLICE_X4Y91/C3 SLICE_X1Y89/DMUX SLICE_X3Y91/B5 
ROUTE hscore2_bin_reg[6]_i_3_n_0 CLBLL_L_X2Y89/CLBLL_L.CLBLL_L_COUT->>CLBLL_L_DMUX CLBLL_L_X2Y89/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_L_X2Y89/INT_L.LOGIC_OUTS_L19->>NR1BEG1 INT_L_X2Y90/INT_L.NR1END1->>EE2BEG1 INT_L_X4Y90/INT_L.EE2END1->>IMUX_L35 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 INT_L_X4Y90/INT_L.EE2END1->>NR1BEG1 INT_L_X4Y91/INT_L.NR1END1->>GFAN1 INT_L_X4Y91/INT_L.GFAN1->>IMUX_L12 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 INT_L_X4Y91/INT_L.GFAN1->>IMUX_L22 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 INT_L_X2Y90/INT_L.NR1END1->>NE2BEG1 INT_R_X3Y91/INT_R.NE2END1->>IMUX25 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5
INTERSITE hscore3_bin[0] SLICE_X3Y90/A4 SLICE_X3Y89/CQ 
ROUTE hscore3_bin[0] CLBLM_R_X3Y89/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X3Y89/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X3Y90/INT_R.NL1END1->>IMUX10 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4
INTRASITE hscore3_bin[0]_i_1_n_0
INTERSITE hscore3_bin[1] SLICE_X3Y89/AQ SLICE_X3Y90/A3 
ROUTE hscore3_bin[1] CLBLM_R_X3Y89/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X3Y89/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X3Y90/INT_R.NR1END0->>IMUX0 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3
INTRASITE hscore3_bin[1]_i_1_n_0
INTERSITE hscore3_bin[2] SLICE_X3Y89/BQ SLICE_X3Y90/B2 
ROUTE hscore3_bin[2] CLBLM_R_X3Y89/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X3Y89/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X3Y90/INT_R.NR1END1->>IMUX19 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2
INTRASITE hscore3_bin[2]_i_1_n_0
INTERSITE hscore3_bin[3] SLICE_X3Y90/B3 SLICE_X3Y90/AQ 
ROUTE hscore3_bin[3] CLBLM_R_X3Y90/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X3Y90/INT_R.LOGIC_OUTS0->>IMUX16 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3
INTERSITE hscore3_bin[3]_i_1_n_0 SLICE_X3Y90/AX SLICE_X4Y90/A 
ROUTE hscore3_bin[3]_i_1_n_0 CLBLL_L_X4Y90/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X4Y90/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X3Y90/INT_R.WR1END1->>FAN_ALT2 INT_R_X3Y90/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X3Y90/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X3Y90/INT_R.BYP_ALT0->>BYP0 CLBLM_R_X3Y90/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX
INTERSITE hscore3_bin[4] SLICE_X3Y90/C3 SLICE_X3Y90/BQ 
ROUTE hscore3_bin[4] CLBLM_R_X3Y90/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X3Y90/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X3Y90/INT_R.NL1END_S3_0->>IMUX23 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3
INTERSITE hscore3_bin[4]_i_1_n_0 SLICE_X2Y91/B SLICE_X3Y90/BX 
ROUTE hscore3_bin[4]_i_1_n_0 CLBLM_R_X3Y91/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X3Y91/INT_R.LOGIC_OUTS13->>SL1BEG1 INT_R_X3Y90/INT_R.SL1END1->>BYP_ALT5 INT_R_X3Y90/INT_R.BYP_ALT5->>BYP5 CLBLM_R_X3Y90/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX
INTERSITE hscore3_bin[5] SLICE_X3Y90/C2 SLICE_X3Y90/CQ 
ROUTE hscore3_bin[5] CLBLM_R_X3Y90/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X3Y90/INT_R.LOGIC_OUTS2->>IMUX20 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2
INTERSITE hscore3_bin[5]_i_1_n_0 SLICE_X2Y90/DMUX SLICE_X3Y90/CX 
ROUTE hscore3_bin[5]_i_1_n_0 CLBLM_R_X3Y90/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X3Y90/INT_R.LOGIC_OUTS23->>SE2BEG1 INT_L_X4Y89/INT_L.SE2END1->>NR1BEG1 INT_L_X4Y90/INT_L.NR1END1->>WR1BEG2 INT_R_X3Y90/INT_R.WR1END2->>BYP_ALT2 INT_R_X3Y90/INT_R.BYP_ALT2->>BYP2 CLBLM_R_X3Y90/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX
INTERSITE hscore3_bin[6] SLICE_X3Y90/DQ SLICE_X3Y90/D3 
ROUTE hscore3_bin[6] CLBLM_R_X3Y90/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X3Y90/INT_R.LOGIC_OUTS3->>IMUX39 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3
INTRASITE hscore3_bin[6]_i_10_n_0
INTRASITE hscore3_bin[6]_i_11_n_0
INTRASITE hscore3_bin[6]_i_12_n_0
INTRASITE hscore3_bin[6]_i_13_n_0
INTERSITE hscore3_bin[6]_i_2_n_0 SLICE_X2Y90/A SLICE_X3Y90/DX 
ROUTE hscore3_bin[6]_i_2_n_0 CLBLM_R_X3Y90/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X3Y90/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X3Y90/INT_R.NL1BEG_N3->>BYP_ALT6 INT_R_X3Y90/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X3Y90/INT_R.BYP_BOUNCE6->>BYP_ALT7 INT_R_X3Y90/INT_R.BYP_ALT7->>BYP7 CLBLM_R_X3Y90/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX
INTERSITE hscore3_bin[6]_i_3_n_0 SLICE_X2Y91/D1 SLICE_X2Y92/A SLICE_X2Y91/C1 
ROUTE hscore3_bin[6]_i_3_n_0 CLBLM_R_X3Y92/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X3Y92/INT_R.LOGIC_OUTS12->>SL1BEG0 INT_R_X3Y91/INT_R.SL1END0->>IMUX32 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_R_X3Y91/INT_R.SL1END0->>IMUX40 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1
INTERSITE hscore3_bin[6]_i_4_n_0 SLICE_X2Y91/BMUX SLICE_X2Y91/C5 
ROUTE hscore3_bin[6]_i_4_n_0 CLBLM_R_X3Y91/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X3Y91/INT_R.LOGIC_OUTS21->>IMUX31 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5
INTRASITE hscore3_bin[6]_i_6_n_0
INTRASITE hscore3_bin[6]_i_7_n_0
INTRASITE hscore3_bin[6]_i_8_n_0
INTRASITE hscore3_bin[6]_i_9_n_0
INTERSITE hscore3_bin_next SLICE_X2Y91/C SLICE_X3Y90/CE SLICE_X3Y89/CE 
ROUTE hscore3_bin_next CLBLM_R_X3Y91/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X3Y91/INT_R.LOGIC_OUTS14->>SS2BEG2 INT_R_X3Y89/INT_R.SS2END2->>FAN_ALT1 INT_R_X3Y89/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X3Y89/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X3Y89/INT_R.FAN_ALT6->>FAN6 CLBLM_R_X3Y89/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X3Y91/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X3Y91/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X3Y91/INT_R.LOGIC_OUTS22->>SR1BEG1 INT_R_X3Y90/INT_R.SR1END1->>FAN_ALT6 INT_R_X3Y90/INT_R.FAN_ALT6->>FAN6 CLBLM_R_X3Y90/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE
INTERSITE hscore3_bin_reg[6]_i_5_n_0 SLICE_X2Y91/C6 SLICE_X2Y91/D6 SLICE_X3Y90/DMUX SLICE_X3Y91/B4 SLICE_X3Y90/COUT 
ROUTE hscore3_bin_reg[6]_i_5_n_0 CLBLM_R_X3Y90/CLBLM_R.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_R_X3Y90/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X3Y90/INT_R.LOGIC_OUTS19->>NR1BEG1 INT_R_X3Y91/INT_R.NR1END1->>IMUX26 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_R_X3Y91/INT_R.NR1END1->>IMUX43 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X3Y91/INT_R.NR1END1->>IMUX35 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6
INTRASITE image[0]
INTRASITE image[1]
INTRASITE image[2]
INTRASITE p_0_out[0]
INTRASITE p_0_out[1]
INTRASITE pixel_en_i_1_n_0
INTERSITE pixel_x[0] SLICE_X0Y75/C6 SLICE_X0Y76/B6 SLICE_X4Y65/A2 SLICE_X3Y63/BQ SLICE_X3Y63/A2 SLICE_X0Y76/C3 SLICE_X4Y82/AX SLICE_X0Y76/D3 SLICE_X3Y63/B2 SLICE_X3Y65/B4 
ROUTE pixel_x[0] CLBLM_R_X3Y63/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X3Y63/INT_R.LOGIC_OUTS1->>NN6BEG1 INT_R_X3Y69/INT_R.NN6END1->>NN6BEG1 INT_R_X3Y75/INT_R.NN6END1->>NN6BEG1 INT_R_X3Y81/INT_R.NN6END1->>NE2BEG1 INT_L_X4Y82/INT_L.NE2END1->>BYP_ALT1 INT_L_X4Y82/INT_L.BYP_ALT1->>BYP_L1 CLBLL_L_X4Y82/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX INT_R_X3Y75/INT_R.NN6END1->>WR1BEG2 INT_L_X2Y75/INT_L.WR1END2->>IMUX_L35 CLBLL_L_X2Y75/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 INT_L_X2Y75/INT_L.WR1END2->>NL1BEG1 INT_L_X2Y76/INT_L.NL1END1->>BYP_ALT4 INT_L_X2Y76/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X2Y76/INT_L.BYP_BOUNCE4->>IMUX_L38 CLBLL_L_X2Y76/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 INT_L_X2Y76/INT_L.BYP_BOUNCE4->>IMUX_L22 CLBLL_L_X2Y76/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 INT_L_X2Y76/INT_L.BYP_BOUNCE4->>IMUX_L12 CLBLL_L_X2Y76/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 INT_R_X3Y63/INT_R.LOGIC_OUTS1->>IMUX3 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X3Y63/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X3Y65/INT_R.NN2END1->>IMUX26 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_R_X3Y63/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X3Y64/INT_R.NR1END1->>NE2BEG1 INT_L_X4Y65/INT_L.NE2END1->>IMUX_L2 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_R_X3Y63/INT_R.LOGIC_OUTS1->>IMUX19 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2
INTERSITE pixel_x[1] SLICE_X4Y65/A1 SLICE_X3Y65/B1 SLICE_X3Y63/A1 SLICE_X1Y62/C3 SLICE_X4Y68/AX SLICE_X3Y63/B1 SLICE_X3Y63/BMUX 
ROUTE pixel_x[1] CLBLM_R_X3Y63/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X3Y63/INT_R.LOGIC_OUTS17->>ER1BEG_S0 INT_L_X4Y64/INT_L.ER1END0->>NE2BEG0 INT_R_X5Y65/INT_R.NE2END0->>NW2BEG0 INT_L_X4Y65/INT_L.NW2END_S0_0->>IMUX_L7 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 INT_L_X4Y64/INT_L.ER1END0->>NR1BEG0 INT_L_X4Y65/INT_L.NR1END0->>NN2BEG0 INT_L_X4Y67/INT_L.NN2END0->>NR1BEG0 INT_L_X4Y68/INT_L.NR1END0->>BYP_ALT1 INT_L_X4Y68/INT_L.BYP_ALT1->>BYP_L1 CLBLL_L_X4Y68/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX INT_R_X3Y63/INT_R.LOGIC_OUTS17->>SW2BEG3 INT_L_X2Y62/INT_L.SW2END3->>IMUX_L23 CLBLL_L_X2Y62/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 INT_R_X3Y63/INT_R.LOGIC_OUTS17->>NN2BEG3 INT_R_X3Y65/INT_R.NN2END3->>IMUX14 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_R_X3Y63/INT_R.LOGIC_OUTS17->>IMUX6 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_R_X3Y63/INT_R.LOGIC_OUTS17->>IMUX14 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1
INTERSITE pixel_x[2] SLICE_X4Y65/AQ SLICE_X2Y64/D5 SLICE_X2Y64/C6 SLICE_X3Y63/A5 SLICE_X3Y65/B3 SLICE_X4Y65/A3 SLICE_X3Y64/D6 SLICE_X2Y66/A5 SLICE_X4Y68/BX SLICE_X4Y65/B3 SLICE_X2Y64/B2 
ROUTE pixel_x[2] CLBLL_L_X4Y65/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X4Y65/INT_L.LOGIC_OUTS_L4->>IMUX_L17 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X4Y65/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_R_X3Y66/INT_R.NW2END0->>IMUX8 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_R_X3Y66/INT_R.NW2END0->>NN2BEG0 INT_R_X3Y68/INT_R.NN2END0->>EE2BEG0 INT_R_X5Y68/INT_R.EE2END0->>WR1BEG1 INT_L_X4Y68/INT_L.WR1END1->>BYP_ALT4 INT_L_X4Y68/INT_L.BYP_ALT4->>BYP_L4 CLBLL_L_X4Y68/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX INT_L_X4Y65/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_R_X3Y65/INT_R.WL1END_N1_3->>IMUX16 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X3Y64/INT_R.WL1END3->>SR1BEG_S0 INT_R_X3Y64/INT_R.SR1BEG_S0->>BYP_ALT1 INT_R_X3Y64/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X3Y64/INT_R.BYP_BOUNCE1->>IMUX35 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_R_X3Y64/INT_R.SR1BEG_S0->>IMUX42 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_R_X3Y64/INT_R.SR1BEG_S0->>IMUX18 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_R_X3Y64/INT_R.WL1END3->>IMUX47 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X4Y65/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_L_X4Y64/INT_L.SL1END0->>SW2BEG0 INT_R_X3Y63/INT_R.SW2END0->>IMUX9 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X4Y65/INT_L.LOGIC_OUTS_L4->>IMUX_L1 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3
INTERSITE pixel_x[3] SLICE_X3Y64/D4 SLICE_X3Y63/A4 SLICE_X4Y65/AMUX SLICE_X3Y65/B2 SLICE_X2Y64/C4 SLICE_X4Y65/B6 SLICE_X4Y65/A4 SLICE_X2Y64/D4 SLICE_X2Y64/B6 
ROUTE pixel_x[3] CLBLL_L_X4Y65/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X4Y65/INT_L.LOGIC_OUTS_L20->>SR1BEG3 INT_L_X4Y64/INT_L.SR1END3->>WL1BEG2 INT_R_X3Y64/INT_R.WL1END2->>SR1BEG3 INT_R_X3Y63/INT_R.SR1END3->>SR1BEG_S0 INT_R_X3Y63/INT_R.SR1BEG_S0->>IMUX10 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_R_X3Y64/INT_R.WL1END2->>IMUX37 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_R_X3Y64/INT_R.WL1END2->>IMUX44 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_R_X3Y64/INT_R.WL1END2->>FAN_ALT1 INT_R_X3Y64/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X3Y64/INT_R.FAN_BOUNCE1->>IMUX12 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X3Y64/INT_R.FAN_BOUNCE1->>IMUX28 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_R_X3Y64/INT_R.WL1END2->>NL1BEG2 INT_R_X3Y65/INT_R.NL1END2->>EL1BEG1 INT_L_X4Y65/INT_L.EL1END1->>IMUX_L11 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 INT_L_X4Y65/INT_L.LOGIC_OUTS_L20->>WL1BEG1 INT_R_X3Y65/INT_R.WL1END1->>IMUX19 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X4Y65/INT_L.LOGIC_OUTS_L20->>IMUX_L12 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6
INTERSITE pixel_x[4] SLICE_X3Y65/B5 SLICE_X4Y65/B4 SLICE_X2Y64/B3 SLICE_X2Y64/D1 SLICE_X3Y63/AQ SLICE_X3Y64/D1 SLICE_X3Y63/A6 SLICE_X3Y66/A3 
ROUTE pixel_x[4] CLBLM_R_X3Y63/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X3Y63/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X3Y63/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X3Y64/INT_R.NL1END2->>NE2BEG2 INT_L_X4Y65/INT_L.NE2END2->>IMUX_L27 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 INT_R_X3Y63/INT_R.NL1BEG_N3->>IMUX5 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_R_X3Y63/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X3Y64/INT_R.NR1END0->>NR1BEG0 INT_R_X3Y65/INT_R.NR1END0->>IMUX25 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_R_X3Y64/INT_R.NR1END0->>IMUX17 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_R_X3Y64/INT_R.NR1END0->>IMUX41 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_R_X3Y64/INT_R.NR1END0->>IMUX40 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_R_X3Y64/INT_R.NR1END0->>NN2BEG0 INT_R_X3Y66/INT_R.NN2END0->>IMUX0 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3
INTERSITE pixel_x[5] SLICE_X5Y65/AQ SLICE_X2Y64/B4 SLICE_X2Y65/A4 SLICE_X3Y66/B1 SLICE_X3Y67/A2 SLICE_X5Y65/A3 SLICE_X4Y65/C3 SLICE_X2Y64/D6 SLICE_X3Y66/A1 SLICE_X5Y65/B3 SLICE_X2Y65/D4 SLICE_X4Y66/A4 SLICE_X4Y65/B5 
ROUTE pixel_x[5] CLBLL_L_X4Y65/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X4Y65/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X4Y65/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X4Y66/INT_L.NL1END2->>IMUX_L11 CLBLL_L_X4Y66/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 INT_L_X4Y66/INT_L.NL1END2->>WR1BEG3 INT_R_X3Y66/INT_R.WR1END3->>NL1BEG2 INT_R_X3Y67/INT_R.NL1END2->>IMUX3 CLBLM_R_X3Y67/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X3Y66/INT_R.WR1END3->>IMUX14 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_R_X3Y66/INT_R.WR1END3->>IMUX6 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X4Y65/INT_L.NL1BEG_N3->>IMUX_L22 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 INT_L_X4Y65/INT_L.LOGIC_OUTS_L0->>IMUX_L24 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X4Y65/INT_L.LOGIC_OUTS_L0->>WR1BEG1 INT_R_X3Y65/INT_R.WR1END1->>IMUX11 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X3Y65/INT_R.WR1END1->>SR1BEG1 INT_R_X3Y64/INT_R.SR1END1->>IMUX43 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X3Y64/INT_R.SR1END1->>IMUX27 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_R_X3Y65/INT_R.WR1END1->>BYP_ALT4 INT_R_X3Y65/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X3Y65/INT_R.BYP_BOUNCE4->>IMUX44 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X4Y65/INT_L.LOGIC_OUTS_L0->>IMUX_L16 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 INT_L_X4Y65/INT_L.LOGIC_OUTS_L0->>IMUX_L0 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3
INTERSITE pixel_x[6] SLICE_X2Y65/A3 SLICE_X3Y67/AQ SLICE_X3Y66/B2 SLICE_X2Y64/B5 SLICE_X3Y67/A3 SLICE_X5Y65/A4 SLICE_X4Y65/C5 SLICE_X2Y65/D1 SLICE_X4Y66/A1 SLICE_X3Y66/A2 SLICE_X4Y65/B2 SLICE_X5Y65/B4 
ROUTE pixel_x[6] CLBLM_R_X3Y67/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X3Y67/INT_R.LOGIC_OUTS0->>EL1BEG_N3 INT_L_X4Y66/INT_L.EL1END3->>SL1BEG3 INT_L_X4Y65/INT_L.SL1END3->>IMUX_L31 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 INT_L_X4Y66/INT_L.EL1END3->>IMUX_L7 CLBLL_L_X4Y66/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 INT_R_X3Y67/INT_R.LOGIC_OUTS0->>SS2BEG0 INT_R_X3Y65/INT_R.SS2END0->>IMUX1 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_R_X3Y65/INT_R.SS2END0->>IMUX40 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_R_X3Y65/INT_R.SS2END0->>ER1BEG1 INT_L_X4Y65/INT_L.ER1END1->>IMUX_L26 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 INT_R_X3Y65/INT_R.SS2END0->>SL1BEG0 INT_R_X3Y64/INT_R.SL1END0->>IMUX24 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_R_X3Y67/INT_R.LOGIC_OUTS0->>IMUX0 CLBLM_R_X3Y67/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X3Y67/INT_R.LOGIC_OUTS0->>SR1BEG1 INT_R_X3Y66/INT_R.SR1END1->>IMUX3 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X3Y66/INT_R.SR1END1->>IMUX19 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_R_X3Y66/INT_R.SR1END1->>SE2BEG1 INT_L_X4Y65/INT_L.SE2END1->>IMUX_L10 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 INT_L_X4Y65/INT_L.SE2END1->>IMUX_L18 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2
INTERSITE pixel_x[7] SLICE_X5Y65/A1 SLICE_X2Y66/B3 SLICE_X4Y65/C2 SLICE_X3Y66/B5 SLICE_X2Y66/AQ SLICE_X4Y65/B1 SLICE_X5Y65/B1 SLICE_X2Y65/D2 SLICE_X2Y66/C2 SLICE_X3Y66/A6 SLICE_X4Y66/A6 SLICE_X2Y65/A1 
ROUTE pixel_x[7] CLBLM_R_X3Y66/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X3Y66/INT_R.LOGIC_OUTS4->>EL1BEG_N3 INT_L_X4Y65/INT_L.EL1END3->>IMUX_L6 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X4Y65/INT_L.EL1END3->>IMUX_L15 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 INT_L_X4Y65/INT_L.EL1END3->>IMUX_L14 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 INT_L_X4Y65/INT_L.EL1END3->>IMUX_L29 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 INT_R_X3Y66/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X3Y66/INT_R.NL1BEG_N3->>IMUX29 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_R_X3Y66/INT_R.NL1BEG_N3->>IMUX5 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_R_X3Y66/INT_R.NL1BEG_N3->>EL1BEG2 INT_L_X4Y66/INT_L.EL1END2->>IMUX_L4 CLBLL_L_X4Y66/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 INT_R_X3Y66/INT_R.LOGIC_OUTS4->>IMUX17 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_R_X3Y66/INT_R.LOGIC_OUTS4->>FAN_ALT4 INT_R_X3Y66/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X3Y65/INT_R.FAN_BOUNCE_S3_4->>IMUX7 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_R_X3Y65/INT_R.FAN_BOUNCE_S3_4->>IMUX45 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_R_X3Y66/INT_R.LOGIC_OUTS4->>IMUX25 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5
INTERSITE pixel_x[8] SLICE_X2Y66/B1 SLICE_X5Y65/A2 SLICE_X4Y65/C6 SLICE_X2Y66/A2 SLICE_X4Y66/A2 SLICE_X2Y65/B4 SLICE_X5Y65/BQ SLICE_X3Y65/D2 SLICE_X5Y65/B2 SLICE_X3Y66/A5 SLICE_X2Y66/C5 SLICE_X2Y65/D6 
ROUTE pixel_x[8] CLBLL_L_X4Y65/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X4Y65/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X4Y66/INT_L.NR1END1->>IMUX_L2 CLBLL_L_X4Y66/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X4Y65/INT_L.LOGIC_OUTS_L1->>WR1BEG2 INT_R_X3Y65/INT_R.WR1END2->>IMUX36 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_R_X3Y65/INT_R.WR1END2->>IMUX27 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_R_X3Y65/INT_R.WR1END2->>IMUX43 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X4Y65/INT_L.LOGIC_OUTS_L1->>IMUX_L35 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 INT_L_X4Y65/INT_L.LOGIC_OUTS_L1->>IMUX_L3 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X4Y65/INT_L.LOGIC_OUTS_L1->>IMUX_L19 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 INT_L_X4Y65/INT_L.LOGIC_OUTS_L1->>NW2BEG1 INT_R_X3Y66/INT_R.NW2END1->>IMUX2 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_R_X3Y66/INT_R.NW2END1->>NL1BEG0 INT_R_X3Y66/INT_R.NL1END_S3_0->>IMUX31 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_R_X3Y66/INT_R.NL1END_S3_0->>IMUX15 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X3Y66/INT_R.NW2END1->>IMUX9 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5
INTERSITE pixel_x[9] SLICE_X2Y65/B2 SLICE_X2Y66/C4 SLICE_X4Y66/AQ SLICE_X4Y65/C4 SLICE_X2Y66/B2 SLICE_X2Y66/A4 SLICE_X5Y65/A6 SLICE_X3Y65/D1 SLICE_X5Y65/B6 SLICE_X4Y66/A3 SLICE_X3Y66/A4 
ROUTE pixel_x[9] CLBLL_L_X4Y66/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X4Y66/INT_L.LOGIC_OUTS_L4->>SR1BEG1 INT_L_X4Y65/INT_L.SR1END1->>WL1BEG0 INT_R_X3Y65/INT_R.WL1END0->>IMUX18 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_R_X3Y65/INT_R.WL1END0->>IMUX41 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X4Y65/INT_L.SR1END1->>BYP_ALT5 INT_L_X4Y65/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X4Y65/INT_L.BYP_BOUNCE5->>IMUX_L13 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X4Y65/INT_L.BYP_BOUNCE5->>IMUX_L5 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X4Y65/INT_L.SR1END1->>IMUX_L28 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 INT_L_X4Y66/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X3Y66/INT_R.WR1END1->>BYP_ALT4 INT_R_X3Y66/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X3Y66/INT_R.BYP_BOUNCE4->>IMUX28 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_R_X3Y66/INT_R.WR1END1->>IMUX10 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_R_X3Y66/INT_R.WR1END1->>IMUX11 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X3Y66/INT_R.WR1END1->>IMUX18 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X4Y66/INT_L.LOGIC_OUTS_L4->>IMUX_L1 CLBLL_L_X4Y66/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3
INTRASITE pixel_x_d1_i_1_n_0
INTERSITE pixel_y[0] SLICE_X2Y62/B5 SLICE_X4Y63/C1 SLICE_X4Y64/A3 SLICE_X3Y63/C3 SLICE_X2Y63/C5 SLICE_X4Y63/A5 SLICE_X4Y64/C6 SLICE_X4Y64/AQ SLICE_X4Y63/B5 SLICE_X2Y63/D5 SLICE_X3Y64/B5 
ROUTE pixel_y[0] CLBLL_L_X4Y64/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X4Y64/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_R_X3Y63/INT_R.WL1END3->>IMUX47 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_R_X3Y63/INT_R.WL1END3->>IMUX23 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_R_X3Y63/INT_R.WL1END3->>IMUX31 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X4Y64/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_L_X4Y63/INT_L.SL1END0->>SW2BEG0 INT_R_X3Y62/INT_R.SW2END0->>IMUX24 CLBLM_R_X3Y62/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X4Y63/INT_L.SL1END0->>IMUX_L32 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 INT_L_X4Y63/INT_L.SL1END0->>IMUX_L24 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X4Y63/INT_L.SL1END0->>IMUX_L8 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X4Y64/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X3Y64/INT_R.WR1END1->>IMUX25 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X4Y64/INT_L.LOGIC_OUTS_L4->>BYP_ALT1 INT_L_X4Y64/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X4Y64/INT_L.BYP_BOUNCE1->>IMUX_L35 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 INT_L_X4Y64/INT_L.LOGIC_OUTS_L4->>IMUX_L1 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3
INTERSITE pixel_y[1] SLICE_X4Y64/C4 SLICE_X4Y64/A6 SLICE_X4Y63/A3 SLICE_X3Y63/C2 SLICE_X2Y63/C4 SLICE_X4Y63/B3 SLICE_X4Y63/AQ SLICE_X2Y63/D4 SLICE_X4Y63/C3 SLICE_X3Y64/A6 SLICE_X3Y64/B1 
ROUTE pixel_y[1] CLBLL_L_X4Y63/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X4Y63/INT_L.LOGIC_OUTS_L4->>IMUX_L17 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X4Y63/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X4Y63/INT_L.NL1BEG_N3->>IMUX_L22 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 INT_L_X4Y63/INT_L.NL1BEG_N3->>NW2BEG3 INT_R_X3Y64/INT_R.NW2END3->>IMUX14 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_R_X3Y64/INT_R.NW2END3->>IMUX5 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X4Y63/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X4Y64/INT_L.NL1END2->>IMUX_L28 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 INT_L_X4Y64/INT_L.NL1END2->>IMUX_L4 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 INT_L_X4Y63/INT_L.LOGIC_OUTS_L4->>IMUX_L1 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 INT_L_X4Y63/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X3Y63/INT_R.WR1END1->>BYP_ALT4 INT_R_X3Y63/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X3Y63/INT_R.BYP_BOUNCE4->>IMUX44 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_R_X3Y63/INT_R.BYP_BOUNCE4->>IMUX20 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_R_X3Y63/INT_R.BYP_BOUNCE4->>IMUX28 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4
INTERSITE pixel_y[2] SLICE_X4Y63/B2 SLICE_X3Y64/A4 SLICE_X4Y64/C1 SLICE_X3Y64/B4 SLICE_X4Y63/BQ SLICE_X4Y63/C4 SLICE_X3Y63/C1 SLICE_X2Y63/D1 SLICE_X4Y64/A5 
ROUTE pixel_y[2] CLBLL_L_X4Y63/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X4Y63/INT_L.LOGIC_OUTS_L5->>IMUX_L18 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 INT_L_X4Y63/INT_L.LOGIC_OUTS_L5->>NW2BEG1 INT_R_X3Y64/INT_R.NW2END1->>IMUX10 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_R_X3Y64/INT_R.NW2END1->>IMUX26 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X4Y63/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X3Y63/INT_R.WL1END0->>IMUX33 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_R_X3Y63/INT_R.WL1END0->>IMUX40 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X4Y63/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X4Y64/INT_L.NL1END0->>IMUX_L32 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 INT_L_X4Y64/INT_L.NL1END0->>IMUX_L8 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X4Y63/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X4Y63/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X4Y63/INT_L.BYP_BOUNCE4->>IMUX_L28 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4
INTERSITE pixel_y[3] SLICE_X4Y63/BMUX SLICE_X4Y63/C5 SLICE_X3Y64/B3 SLICE_X4Y64/B6 SLICE_X3Y64/A5 SLICE_X3Y63/C4 SLICE_X4Y64/C3 SLICE_X4Y63/B1 SLICE_X4Y64/A1 
ROUTE pixel_y[3] CLBLL_L_X4Y63/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X4Y63/INT_L.LOGIC_OUTS_L21->>NR1BEG3 INT_L_X4Y64/INT_L.NR1END3->>FAN_ALT1 INT_L_X4Y64/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X4Y64/INT_L.FAN_BOUNCE1->>IMUX_L12 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 INT_L_X4Y64/INT_L.NR1END3->>IMUX_L22 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 INT_L_X4Y64/INT_L.NR1END3->>IMUX_L7 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 INT_L_X4Y63/INT_L.LOGIC_OUTS_L21->>WL1BEG2 INT_R_X3Y63/INT_R.WL1END2->>IMUX21 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X4Y63/INT_L.LOGIC_OUTS_L21->>WR1BEG_S0 INT_R_X3Y64/INT_R.WR1END0->>IMUX16 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X3Y64/INT_R.WR1END0->>IMUX9 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X4Y63/INT_L.LOGIC_OUTS_L21->>IMUX_L31 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 INT_L_X4Y63/INT_L.LOGIC_OUTS_L21->>IMUX_L15 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1
INTERSITE pixel_y[4] SLICE_X4Y63/CQ SLICE_X3Y64/B2 SLICE_X4Y63/C2 SLICE_X3Y65/C5 SLICE_X4Y64/D2 SLICE_X3Y64/A2 
ROUTE pixel_y[4] CLBLL_L_X4Y63/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X4Y63/INT_L.LOGIC_OUTS_L6->>IMUX_L29 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 INT_L_X4Y63/INT_L.LOGIC_OUTS_L6->>NW2BEG2 INT_R_X3Y64/INT_R.NW2END2->>IMUX19 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_R_X3Y64/INT_R.NW2END2->>IMUX3 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X4Y63/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X4Y64/INT_L.NR1END2->>NR1BEG2 INT_L_X4Y65/INT_L.NR1END2->>WR1BEG3 INT_R_X3Y65/INT_R.WR1END3->>IMUX30 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X4Y64/INT_L.NR1END2->>IMUX_L45 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2
INTERSITE pixel_y[5] SLICE_X5Y64/AQ SLICE_X5Y64/A1 SLICE_X0Y64/A2 SLICE_X1Y64/B5 SLICE_X5Y64/C4 SLICE_X1Y64/C1 SLICE_X4Y64/D1 SLICE_X5Y64/B3 SLICE_X1Y64/D1 
ROUTE pixel_y[5] CLBLL_L_X4Y64/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X4Y64/INT_L.LOGIC_OUTS_L0->>WW2BEG0 INT_L_X2Y64/INT_L.WW2END0->>IMUX_L33 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 INT_L_X2Y64/INT_L.WW2END0->>IMUX_L2 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X2Y64/INT_L.WW2END0->>IMUX_L41 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 INT_L_X2Y64/INT_L.WW2END0->>IMUX_L25 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 INT_L_X4Y64/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X4Y64/INT_L.NL1BEG_N3->>IMUX_L21 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 INT_L_X4Y64/INT_L.NL1BEG_N3->>IMUX_L6 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X4Y64/INT_L.LOGIC_OUTS_L0->>IMUX_L16 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 INT_L_X4Y64/INT_L.LOGIC_OUTS_L0->>IMUX_L40 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1
INTERSITE pixel_y[6] SLICE_X1Y64/D2 SLICE_X5Y64/C3 SLICE_X5Y64/BQ SLICE_X0Y64/A4 SLICE_X5Y64/B2 SLICE_X1Y64/C2 SLICE_X4Y64/D6 
ROUTE pixel_y[6] CLBLL_L_X4Y64/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X4Y64/INT_L.LOGIC_OUTS_L1->>IMUX_L19 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 INT_L_X4Y64/INT_L.LOGIC_OUTS_L1->>WW2BEG1 INT_L_X2Y64/INT_L.WW2END1->>IMUX_L20 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 INT_L_X2Y64/INT_L.WW2END1->>IMUX_L11 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 INT_L_X2Y64/INT_L.WW2END1->>IMUX_L36 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 INT_L_X4Y64/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 INT_L_X4Y64/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X4Y64/INT_L.BYP_BOUNCE5->>IMUX_L23 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 INT_L_X4Y64/INT_L.LOGIC_OUTS_L1->>IMUX_L43 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6
INTERSITE pixel_y[7] SLICE_X4Y64/D3 SLICE_X1Y64/C3 SLICE_X5Y64/B1 SLICE_X5Y64/BMUX SLICE_X5Y64/C5 SLICE_X0Y64/A1 
ROUTE pixel_y[7] CLBLL_L_X4Y64/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X4Y64/INT_L.LOGIC_OUTS_L17->>IMUX_L30 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 INT_L_X4Y64/INT_L.LOGIC_OUTS_L17->>IMUX_L14 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 INT_L_X4Y64/INT_L.LOGIC_OUTS_L17->>WW2BEG3 INT_L_X2Y64/INT_L.WW2END3->>IMUX_L7 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 INT_L_X2Y64/INT_L.WW2END3->>IMUX_L23 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 INT_L_X4Y64/INT_L.LOGIC_OUTS_L17->>IMUX_L38 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3
INTERSITE pixel_y[8] SLICE_X0Y64/A3 SLICE_X4Y64/D4 SLICE_X0Y64/B6 SLICE_X5Y64/CQ SLICE_X5Y64/C2 
ROUTE pixel_y[8] CLBLL_L_X4Y64/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X4Y64/INT_L.LOGIC_OUTS_L2->>NW2BEG2 INT_R_X3Y65/INT_R.NW2END2->>SW2BEG1 INT_L_X2Y64/INT_L.SW2END1->>IMUX_L12 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 INT_L_X2Y64/INT_L.SW2END1->>FAN_ALT6 INT_L_X2Y64/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X2Y64/INT_L.FAN_BOUNCE6->>IMUX_L1 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 INT_L_X4Y64/INT_L.LOGIC_OUTS_L2->>IMUX_L20 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 INT_L_X4Y64/INT_L.LOGIC_OUTS_L2->>IMUX_L44 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4
INTERSITE pixel_y[9] SLICE_X2Y66/B5 SLICE_X5Y64/AMUX SLICE_X5Y64/A2 SLICE_X4Y64/C2 SLICE_X4Y64/A4 SLICE_X3Y64/A1 SLICE_X4Y64/B4 SLICE_X2Y66/C3 
ROUTE pixel_y[9] CLBLL_L_X4Y64/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X4Y64/INT_L.LOGIC_OUTS_L16->>WR1BEG3 INT_R_X3Y64/INT_R.WR1END3->>NN2BEG3 INT_R_X3Y66/INT_R.NN2END3->>SR1BEG3 INT_R_X3Y66/INT_R.SR1END_N3_3->>IMUX24 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_R_X3Y66/INT_R.NN2END3->>IMUX22 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_R_X3Y64/INT_R.WR1END3->>IMUX6 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X4Y64/INT_L.LOGIC_OUTS_L16->>BYP_ALT3 INT_L_X4Y64/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X4Y64/INT_L.BYP_BOUNCE3->>FAN_ALT3 INT_L_X4Y64/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X4Y64/INT_L.FAN_BOUNCE3->>IMUX_L27 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 INT_L_X4Y64/INT_L.FAN_BOUNCE3->>IMUX_L3 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X4Y64/INT_L.FAN_BOUNCE3->>IMUX_L11 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 INT_L_X4Y64/INT_L.LOGIC_OUTS_L16->>IMUX_L29 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2
INTERSITE plusOp[4] SLICE_X3Y64/B SLICE_X3Y65/C6 
ROUTE plusOp[4] CLBLM_R_X3Y64/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X3Y64/INT_R.LOGIC_OUTS9->>NR1BEG1 INT_R_X3Y65/INT_R.NR1END1->>IMUX34 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6
INTERSITE plusOp[8] SLICE_X0Y64/AMUX SLICE_X0Y64/B5 
ROUTE plusOp[8] CLBLL_L_X2Y64/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X2Y64/INT_L.LOGIC_OUTS_L20->>SR1BEG3 INT_L_X2Y64/INT_L.SR1END_N3_3->>IMUX_L24 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5
INTERSITE point_end[0] SLICE_X5Y95/B4 SLICE_X6Y94/C3 SLICE_X6Y95/D1 SLICE_X6Y96/C1 SLICE_X2Y95/C1 SLICE_X6Y94/BQ SLICE_X4Y94/B3 SLICE_X2Y96/D1 SLICE_X4Y95/A4 SLICE_X6Y94/B2 SLICE_X6Y95/C1 SLICE_X5Y95/A4 SLICE_X6Y96/D1 SLICE_X5Y95/C6 SLICE_X2Y96/C1 SLICE_X2Y95/D1 SLICE_X6Y94/A2 SLICE_X5Y94/C2 SLICE_X5Y94/A5 
ROUTE point_end[0] CLBLM_R_X5Y94/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X5Y94/INT_R.LOGIC_OUTS5->>WL1BEG0 INT_L_X4Y94/INT_L.WL1END0->>IMUX_L9 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X4Y94/INT_L.WL1END0->>IMUX_L17 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 INT_R_X5Y94/INT_R.LOGIC_OUTS5->>WR1BEG2 INT_L_X4Y94/INT_L.WR1END2->>WL1BEG0 INT_R_X3Y94/INT_R.WL1END0->>NL1BEG0 INT_R_X3Y95/INT_R.NL1END0->>NR1BEG0 INT_R_X3Y96/INT_R.NR1END0->>IMUX40 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_R_X3Y96/INT_R.NR1END0->>IMUX32 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_R_X3Y95/INT_R.NL1END0->>IMUX40 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_R_X3Y95/INT_R.NL1END0->>IMUX32 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X4Y94/INT_L.WR1END2->>IMUX_L20 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 INT_R_X5Y94/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X5Y95/INT_R.NL1END0->>NR1BEG0 INT_R_X5Y96/INT_R.NR1END0->>IMUX40 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_R_X5Y96/INT_R.NR1END0->>IMUX32 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_R_X5Y95/INT_R.NL1END0->>WR1BEG1 INT_L_X4Y95/INT_L.WR1END1->>IMUX_L34 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 INT_L_X4Y95/INT_L.WR1END1->>IMUX_L11 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 INT_L_X4Y95/INT_L.WR1END1->>IMUX_L10 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 INT_L_X4Y95/INT_L.WR1END1->>IMUX_L26 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 INT_R_X5Y95/INT_R.NL1END0->>IMUX40 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_R_X5Y95/INT_R.NL1END0->>IMUX32 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_R_X5Y94/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X5Y94/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X5Y94/INT_R.BYP_BOUNCE4->>IMUX22 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_R_X5Y94/INT_R.LOGIC_OUTS5->>IMUX2 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_R_X5Y94/INT_R.LOGIC_OUTS5->>IMUX18 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2
INTRASITE point_end[0]_i_1_n_0
INTERSITE point_end[1] SLICE_X5Y94/C4 SLICE_X6Y94/C4 SLICE_X6Y95/D2 SLICE_X6Y96/C2 SLICE_X2Y95/C2 SLICE_X4Y95/A3 SLICE_X2Y96/D2 SLICE_X4Y94/B5 SLICE_X5Y95/C3 SLICE_X6Y95/C2 SLICE_X5Y95/A5 SLICE_X6Y96/D2 SLICE_X5Y94/AQ SLICE_X5Y94/A1 SLICE_X6Y94/A1 SLICE_X2Y96/C2 SLICE_X2Y95/D2 SLICE_X5Y95/B2 
ROUTE point_end[1] CLBLL_L_X4Y94/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X4Y94/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X4Y95/INT_L.NR1END0->>IMUX_L1 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 INT_L_X4Y95/INT_L.NR1END0->>IMUX_L9 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X4Y94/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X4Y94/INT_L.NL1BEG_N3->>IMUX_L21 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 INT_L_X4Y94/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X4Y95/INT_L.NL1END2->>IMUX_L19 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 INT_L_X4Y95/INT_L.NL1END2->>NW2BEG2 INT_R_X3Y96/INT_R.NW2END2->>BYP_ALT5 INT_R_X3Y96/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X3Y96/INT_R.BYP_BOUNCE5->>IMUX29 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_R_X3Y96/INT_R.BYP_BOUNCE5->>IMUX45 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_R_X3Y96/INT_R.NW2END2->>NE2BEG2 INT_L_X4Y97/INT_L.NE2END2->>SE2BEG2 INT_R_X5Y96/INT_R.SE2END2->>IMUX45 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_R_X5Y96/INT_R.SE2END2->>IMUX29 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X4Y94/INT_L.NL1BEG_N3->>NE2BEG3 INT_R_X5Y95/INT_R.NE2END3->>IMUX45 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_R_X5Y95/INT_R.NE2END3->>IMUX29 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X4Y94/INT_L.NL1BEG_N3->>NW2BEG3 INT_R_X3Y95/INT_R.NW2END3->>IMUX45 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_R_X3Y95/INT_R.NW2END3->>IMUX29 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X4Y94/INT_L.NL1BEG_N3->>EL1BEG2 INT_R_X5Y94/INT_R.EL1END2->>IMUX28 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_R_X5Y94/INT_R.EL1END2->>BYP_ALT5 INT_R_X5Y94/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X5Y94/INT_R.BYP_BOUNCE5->>IMUX7 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X4Y94/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X4Y95/INT_L.NR1END3->>IMUX_L23 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 INT_L_X4Y94/INT_L.NL1BEG_N3->>IMUX_L6 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X4Y94/INT_L.LOGIC_OUTS_L0->>IMUX_L24 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5
INTERSITE point_end[2] SLICE_X6Y94/C5 SLICE_X6Y96/C3 SLICE_X6Y95/D3 SLICE_X4Y94/B2 SLICE_X2Y95/C3 SLICE_X5Y95/A3 SLICE_X2Y96/D3 SLICE_X4Y95/A5 SLICE_X6Y95/C3 SLICE_X5Y95/C5 SLICE_X6Y96/D3 SLICE_X6Y94/AQ SLICE_X5Y94/C1 SLICE_X2Y95/D3 SLICE_X6Y94/A3 SLICE_X2Y96/C3 SLICE_X5Y95/B3 
ROUTE point_end[2] CLBLM_R_X5Y94/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X5Y94/INT_R.LOGIC_OUTS4->>EL1BEG_N3 INT_L_X6Y93/INT_L.EL1END3->>NR1BEG3 INT_L_X6Y94/INT_L.NR1END3->>WR1BEG_S0 INT_R_X5Y94/INT_R.WR1END_S1_0->>IMUX31 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X6Y94/INT_L.NR1END3->>NR1BEG3 INT_L_X6Y95/INT_L.NR1END3->>NW2BEG3 INT_R_X5Y96/INT_R.NW2END3->>IMUX22 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_R_X5Y96/INT_R.NW2END3->>IMUX38 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X6Y94/INT_L.NR1END3->>NW2BEG3 INT_R_X5Y95/INT_R.NW2END3->>IMUX38 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_R_X5Y95/INT_R.NW2END3->>WR1BEG_S0 INT_L_X4Y95/INT_L.WR1END_S1_0->>SW2BEG3 INT_R_X3Y95/INT_R.SW2END_N0_3->>NL1BEG_N3 INT_R_X3Y95/INT_R.NL1BEG_N3->>IMUX38 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X4Y95/INT_L.WR1END_S1_0->>WL1BEG2 INT_R_X3Y95/INT_R.WL1END2->>IMUX22 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_R_X5Y95/INT_R.NW2END3->>IMUX22 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_R_X5Y94/INT_R.LOGIC_OUTS4->>WR1BEG1 INT_L_X4Y94/INT_L.WR1END1->>NL1BEG0 INT_L_X4Y95/INT_L.NL1END0->>IMUX_L0 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 INT_L_X4Y95/INT_L.NL1END0->>IMUX_L16 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 INT_L_X4Y95/INT_L.NL1END0->>IMUX_L8 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X4Y95/INT_L.NL1END0->>NL1BEG_N3 INT_L_X4Y95/INT_L.NL1BEG_N3->>NW2BEG3 INT_R_X3Y96/INT_R.NW2END3->>IMUX38 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_R_X3Y96/INT_R.NW2END3->>IMUX22 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X4Y95/INT_L.NL1BEG_N3->>IMUX_L30 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 INT_L_X4Y94/INT_L.WR1END1->>IMUX_L33 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 INT_L_X4Y94/INT_L.WR1END1->>IMUX_L18 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 INT_R_X5Y94/INT_R.LOGIC_OUTS4->>IMUX1 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3
INTERSITE point_end[3] SLICE_X6Y94/A5 SLICE_X5Y94/C5 SLICE_X5Y95/B6 SLICE_X4Y95/A1 SLICE_X4Y94/B1 SLICE_X6Y96/C4 SLICE_X6Y95/D4 SLICE_X5Y95/A2 SLICE_X2Y95/C4 SLICE_X2Y96/D4 SLICE_X4Y95/C5 SLICE_X6Y95/C4 SLICE_X6Y96/D4 SLICE_X6Y94/AMUX SLICE_X6Y94/C1 SLICE_X2Y95/D4 SLICE_X2Y96/C4 
ROUTE point_end[3] CLBLM_R_X5Y94/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X5Y94/INT_R.LOGIC_OUTS20->>NN2BEG2 INT_R_X5Y96/INT_R.NN2END2->>IMUX44 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_R_X5Y96/INT_R.NN2END2->>IMUX28 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_R_X5Y96/INT_R.NN2END2->>WW2BEG1 INT_R_X3Y96/INT_R.WW2END1->>IMUX28 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_R_X3Y96/INT_R.WW2END1->>IMUX44 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_R_X5Y96/INT_R.NN2END2->>WR1BEG3 INT_L_X4Y96/INT_L.WR1END3->>SW2BEG2 INT_R_X3Y95/INT_R.SW2END2->>ER1BEG3 INT_L_X4Y95/INT_L.ER1END3->>IMUX_L31 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 INT_L_X4Y95/INT_L.ER1END3->>IMUX_L7 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 INT_L_X4Y95/INT_L.ER1END3->>FAN_ALT3 INT_L_X4Y95/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X4Y95/INT_L.FAN_BOUNCE3->>IMUX_L3 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X4Y95/INT_L.FAN_BOUNCE3->>IMUX_L13 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X4Y95/INT_L.ER1END3->>SL1BEG3 INT_L_X4Y94/INT_L.SL1END3->>IMUX_L15 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 INT_L_X4Y94/INT_L.SL1END3->>IMUX_L30 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 INT_R_X3Y95/INT_R.SW2END2->>IMUX28 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_R_X3Y95/INT_R.SW2END2->>IMUX44 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_R_X5Y94/INT_R.LOGIC_OUTS20->>NR1BEG2 INT_R_X5Y95/INT_R.NR1END2->>IMUX44 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_R_X5Y95/INT_R.NR1END2->>IMUX28 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_R_X5Y94/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X5Y94/INT_R.SR1END_N3_3->>IMUX32 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_R_X5Y94/INT_R.SR1END_N3_3->>IMUX8 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5
INTERSITE point_end[4] SLICE_X2Y96/C5 SLICE_X2Y95/D5 SLICE_X5Y94/C6 SLICE_X5Y95/A1 SLICE_X6Y96/C5 SLICE_X6Y95/D5 SLICE_X2Y95/C5 SLICE_X4Y95/C3 SLICE_X4Y94/B6 SLICE_X2Y96/D5 SLICE_X6Y95/C5 SLICE_X6Y96/D5 SLICE_X5Y95/B1 SLICE_X6Y94/CQ SLICE_X6Y94/C2 
ROUTE point_end[4] CLBLM_R_X5Y94/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X5Y94/INT_R.LOGIC_OUTS6->>WL1BEG1 INT_L_X4Y94/INT_L.WL1END1->>IMUX_L34 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 INT_L_X4Y94/INT_L.WL1END1->>NN2BEG2 INT_L_X4Y96/INT_L.NN2END2->>SR1BEG2 INT_L_X4Y95/INT_L.SR1END2->>IMUX_L14 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 INT_L_X4Y95/INT_L.SR1END2->>IMUX_L6 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X4Y95/INT_L.SR1END2->>IMUX_L22 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 INT_L_X4Y95/INT_L.SR1END2->>WW2BEG2 INT_L_X2Y95/INT_L.WW2END2->>ER1BEG3 INT_R_X3Y95/INT_R.ER1END3->>NR1BEG3 INT_R_X3Y96/INT_R.NR1END3->>IMUX47 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_R_X3Y96/INT_R.NR1END3->>IMUX31 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_R_X3Y96/INT_R.NR1END3->>EE2BEG3 INT_R_X5Y96/INT_R.EE2END3->>IMUX47 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_R_X5Y96/INT_R.EE2END3->>IMUX31 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_R_X3Y95/INT_R.ER1END3->>IMUX47 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_R_X3Y95/INT_R.ER1END3->>IMUX31 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X4Y95/INT_L.SR1END2->>ER1BEG3 INT_R_X5Y95/INT_R.ER1END3->>IMUX47 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_R_X5Y95/INT_R.ER1END3->>IMUX31 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X4Y94/INT_L.WL1END1->>IMUX_L12 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 INT_R_X5Y94/INT_R.LOGIC_OUTS6->>IMUX29 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2
INTERSITE point_end[5] SLICE_X4Y95/D3 SLICE_X2Y96/C6 SLICE_X2Y95/D6 SLICE_X6Y96/C6 SLICE_X6Y95/D6 SLICE_X4Y94/B4 SLICE_X2Y95/C6 SLICE_X2Y96/D6 SLICE_X5Y94/AMUX SLICE_X5Y94/A2 SLICE_X6Y95/C6 SLICE_X4Y95/B1 SLICE_X6Y96/D6 SLICE_X5Y94/C3 
ROUTE point_end[5] CLBLL_L_X4Y94/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X4Y94/INT_L.LOGIC_OUTS_L16->>WL1BEG1 INT_R_X3Y94/INT_R.WL1END1->>NN2BEG2 INT_R_X3Y96/INT_R.NN2END2->>IMUX43 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X3Y96/INT_R.NN2END2->>IMUX35 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X4Y94/INT_L.LOGIC_OUTS_L16->>NE2BEG2 INT_R_X5Y95/INT_R.NE2END2->>WR1BEG3 INT_L_X4Y95/INT_L.WR1END3->>IMUX_L38 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 INT_L_X4Y95/INT_L.WR1END3->>IMUX_L15 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 INT_R_X5Y95/INT_R.NE2END2->>IMUX43 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X5Y95/INT_R.NE2END2->>IMUX35 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X4Y94/INT_L.LOGIC_OUTS_L16->>NW2BEG2 INT_R_X3Y95/INT_R.NW2END2->>NL1BEG1 INT_R_X3Y96/INT_R.NL1END1->>EE2BEG1 INT_R_X5Y96/INT_R.EE2END1->>IMUX43 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X5Y96/INT_R.EE2END1->>IMUX35 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_R_X3Y95/INT_R.NW2END2->>IMUX43 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X3Y95/INT_R.NW2END2->>IMUX35 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X4Y94/INT_L.LOGIC_OUTS_L16->>BYP_ALT3 INT_L_X4Y94/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X4Y94/INT_L.BYP_BOUNCE3->>IMUX_L23 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 INT_L_X4Y94/INT_L.BYP_BOUNCE3->>FAN_ALT3 INT_L_X4Y94/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X4Y94/INT_L.FAN_BOUNCE3->>IMUX_L3 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X4Y94/INT_L.FAN_BOUNCE3->>IMUX_L27 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4
INTERSITE point_end[5]_i_2_n_0 SLICE_X5Y95/AMUX SLICE_X5Y94/A4 
ROUTE point_end[5]_i_2_n_0 CLBLL_L_X4Y95/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X4Y95/INT_L.LOGIC_OUTS_L16->>SR1BEG3 INT_L_X4Y94/INT_L.SR1END3->>SR1BEG_S0 INT_L_X4Y94/INT_L.SR1BEG_S0->>IMUX_L10 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4
INTERSITE point_end[6] SLICE_X5Y94/BQ SLICE_X5Y94/B2 SLICE_X4Y94/C2 SLICE_X6Y95/CX SLICE_X2Y95/CX SLICE_X2Y96/CX SLICE_X6Y96/CX 
ROUTE point_end[6] CLBLL_L_X4Y94/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X4Y94/INT_L.LOGIC_OUTS_L1->>NW2BEG1 INT_R_X3Y95/INT_R.NW2END1->>NL1BEG0 INT_R_X3Y96/INT_R.NL1END0->>EL1BEG_N3 INT_L_X4Y95/INT_L.EL1END3->>NE2BEG3 INT_R_X5Y96/INT_R.NE2END3->>BYP_ALT3 INT_R_X5Y96/INT_R.BYP_ALT3->>BYP3 CLBLM_R_X5Y96/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_R_X3Y96/INT_R.NL1END0->>NL1BEG_N3 INT_R_X3Y96/INT_R.NL1BEG_N3->>EL1BEG2 INT_L_X4Y96/INT_L.EL1END2->>SE2BEG2 INT_R_X5Y95/INT_R.SE2END2->>SW2BEG2 INT_L_X4Y94/INT_L.SW2END2->>IMUX_L29 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 INT_R_X5Y95/INT_R.SE2END2->>BYP_ALT3 INT_R_X5Y95/INT_R.BYP_ALT3->>BYP3 CLBLM_R_X5Y95/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_R_X3Y96/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X3Y96/INT_R.BYP_ALT3->>BYP3 CLBLM_R_X3Y96/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_R_X3Y95/INT_R.NW2END1->>BYP_ALT4 INT_R_X3Y95/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X3Y95/INT_R.BYP_BOUNCE4->>BYP_ALT3 INT_R_X3Y95/INT_R.BYP_ALT3->>BYP3 CLBLM_R_X3Y95/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_L_X4Y94/INT_L.LOGIC_OUTS_L1->>IMUX_L19 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2
INTERSITE point_end[7] SLICE_X5Y94/B1 SLICE_X5Y94/BMUX SLICE_X5Y93/D5 SLICE_X4Y93/D3 SLICE_X4Y94/C3 
ROUTE point_end[7] CLBLL_L_X4Y94/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X4Y94/INT_L.LOGIC_OUTS_L17->>SL1BEG3 INT_L_X4Y93/INT_L.SL1END3->>IMUX_L46 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 INT_L_X4Y93/INT_L.SL1END3->>IMUX_L38 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 INT_L_X4Y94/INT_L.LOGIC_OUTS_L17->>IMUX_L22 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 INT_L_X4Y94/INT_L.LOGIC_OUTS_L17->>IMUX_L14 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1
INTERSITE point_end[7]_i_10_n_0 SLICE_X4Y95/C1 SLICE_X4Y95/A 
ROUTE point_end[7]_i_10_n_0 CLBLL_L_X4Y95/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X4Y95/INT_L.LOGIC_OUTS_L12->>IMUX_L32 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1
INTERSITE point_end[7]_i_1_n_0 SLICE_X5Y94/CE SLICE_X6Y94/CE SLICE_X5Y93/C 
ROUTE point_end[7]_i_1_n_0 CLBLL_L_X4Y93/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X4Y93/INT_L.LOGIC_OUTS_L10->>NE2BEG2 INT_R_X5Y94/INT_R.NE2END2->>WR1BEG3 INT_L_X4Y94/INT_L.WR1END3->>FAN_ALT1 INT_L_X4Y94/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X4Y94/INT_L.FAN_BOUNCE1->>FAN_ALT6 INT_L_X4Y94/INT_L.FAN_ALT6->>FAN_L6 CLBLL_L_X4Y94/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE INT_R_X5Y94/INT_R.NE2END2->>FAN_ALT7 INT_R_X5Y94/INT_R.FAN_ALT7->>FAN7 CLBLM_R_X5Y94/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE
INTERSITE point_end[7]_i_3_n_0 SLICE_X4Y93/A SLICE_X7Y96/B1 SLICE_X5Y96/A4 SLICE_X7Y96/C4 SLICE_X7Y97/B1 SLICE_X7Y97/A2 SLICE_X6Y94/D3 SLICE_X6Y97/A4 SLICE_X3Y92/B3 SLICE_X5Y93/C4 SLICE_X7Y96/A5 
ROUTE point_end[7]_i_3_n_0 CLBLL_L_X4Y93/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X4Y93/INT_L.LOGIC_OUTS_L12->>NN2BEG0 INT_L_X4Y95/INT_L.NN2END0->>NE2BEG0 INT_R_X5Y96/INT_R.NE2END0->>NL1BEG_N3 INT_R_X5Y96/INT_R.NL1BEG_N3->>IMUX21 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_R_X5Y96/INT_R.NL1BEG_N3->>IMUX14 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_R_X5Y96/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X5Y97/INT_R.NL1END2->>IMUX11 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X5Y97/INT_R.NL1END2->>BYP_ALT2 INT_R_X5Y97/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X5Y97/INT_R.BYP_BOUNCE2->>IMUX14 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_R_X5Y97/INT_R.NL1END2->>IMUX3 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X5Y96/INT_R.NE2END0->>IMUX9 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X5Y96/INT_R.NE2END0->>WR1BEG1 INT_L_X4Y96/INT_L.WR1END1->>IMUX_L10 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 INT_L_X4Y95/INT_L.NN2END0->>EL1BEG_N3 INT_R_X5Y94/INT_R.EL1END3->>IMUX38 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X4Y93/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X4Y93/INT_L.NL1BEG_N3->>IMUX_L21 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 INT_L_X4Y93/INT_L.LOGIC_OUTS_L12->>SW2BEG0 INT_R_X3Y92/INT_R.SW2END0->>FAN_ALT2 INT_R_X3Y92/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X3Y92/INT_R.FAN_BOUNCE2->>IMUX16 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3
INTERSITE point_end[7]_i_4_n_0 SLICE_X7Y96/A2 SLICE_X7Y96/C1 SLICE_X7Y97/B3 SLICE_X4Y95/B SLICE_X3Y92/B5 SLICE_X5Y93/C2 SLICE_X4Y92/A2 SLICE_X7Y96/B4 SLICE_X6Y94/D5 SLICE_X6Y97/A5 SLICE_X7Y97/A5 SLICE_X5Y96/A3 
ROUTE point_end[7]_i_4_n_0 CLBLL_L_X4Y95/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X4Y95/INT_L.LOGIC_OUTS_L13->>NE2BEG1 INT_R_X5Y96/INT_R.NE2END1->>IMUX33 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_R_X5Y96/INT_R.NE2END1->>IMUX26 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_R_X5Y96/INT_R.NE2END1->>IMUX3 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X4Y95/INT_L.LOGIC_OUTS_L13->>NL1BEG0 INT_L_X4Y96/INT_L.NL1END0->>EL1BEG_N3 INT_R_X5Y95/INT_R.EL1END3->>SL1BEG3 INT_R_X5Y94/INT_R.SL1END3->>IMUX47 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X4Y96/INT_L.NL1END0->>NE2BEG0 INT_R_X5Y97/INT_R.NE2END0->>IMUX9 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X5Y97/INT_R.NE2END0->>IMUX8 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_R_X5Y97/INT_R.NE2END0->>IMUX16 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X4Y96/INT_L.NL1END0->>IMUX_L0 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 INT_L_X4Y95/INT_L.LOGIC_OUTS_L13->>SS2BEG1 INT_L_X4Y93/INT_L.SS2END1->>IMUX_L20 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 INT_L_X4Y93/INT_L.SS2END1->>SL1BEG1 INT_L_X4Y92/INT_L.SL1END1->>WL1BEG0 INT_R_X3Y92/INT_R.WL1END0->>IMUX25 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X4Y92/INT_L.SL1END1->>IMUX_L2 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2
INTERSITE point_end[7]_i_5_n_0 SLICE_X5Y93/C1 SLICE_X5Y93/A 
ROUTE point_end[7]_i_5_n_0 CLBLL_L_X4Y93/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X4Y93/INT_L.LOGIC_OUTS_L8->>IMUX_L33 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1
INTERSITE point_end[7]_i_6_n_0 SLICE_X5Y94/C SLICE_X5Y94/B5 
ROUTE point_end[7]_i_6_n_0 CLBLL_L_X4Y94/CLBLL_L.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_L_X4Y94/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X4Y94/INT_L.LOGIC_OUTS_L18->>IMUX_L25 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5
INTERSITE point_end[7]_i_7_n_0 SLICE_X4Y94/A SLICE_X5Y94/A3 SLICE_X5Y94/B3 SLICE_X6Y94/B6 SLICE_X6Y94/A4 SLICE_X6Y94/C6 
ROUTE point_end[7]_i_7_n_0 CLBLL_L_X4Y94/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X4Y94/INT_L.LOGIC_OUTS_L12->>ER1BEG1 INT_R_X5Y94/INT_R.ER1END1->>IMUX35 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_R_X5Y94/INT_R.ER1END1->>IMUX12 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X5Y94/INT_R.ER1END1->>IMUX11 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X4Y94/INT_L.LOGIC_OUTS_L12->>IMUX_L0 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 INT_L_X4Y94/INT_L.LOGIC_OUTS_L12->>IMUX_L16 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3
INTERSITE point_end[7]_i_8_n_0 SLICE_X4Y95/C SLICE_X4Y95/B5 SLICE_X4Y93/C1 
ROUTE point_end[7]_i_8_n_0 CLBLL_L_X4Y95/CLBLL_L.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_L_X4Y95/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_L_X4Y95/INT_L.LOGIC_OUTS_L22->>SS2BEG0 INT_L_X4Y93/INT_L.SS2END0->>IMUX_L32 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 INT_L_X4Y95/INT_L.LOGIC_OUTS_L22->>IMUX_L24 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5
INTERSITE point_end[7]_i_9_n_0 SLICE_X5Y95/A SLICE_X4Y95/B4 SLICE_X4Y95/D6 
ROUTE point_end[7]_i_9_n_0 CLBLL_L_X4Y95/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X4Y95/INT_L.LOGIC_OUTS_L8->>BYP_ALT1 INT_L_X4Y95/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X4Y95/INT_L.BYP_BOUNCE1->>IMUX_L27 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 INT_L_X4Y95/INT_L.BYP_BOUNCE1->>IMUX_L43 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6
INTRASITE point_end_next[1]
INTRASITE point_end_next[2]
INTRASITE point_end_next[3]
INTRASITE point_end_next[4]
INTRASITE point_end_next[5]
INTRASITE point_end_next[6]
INTRASITE point_end_next[7]
INTERSITE point_index[0] SLICE_X6Y97/B1 SLICE_X2Y95/A1 SLICE_X6Y93/AQ SLICE_X2Y96/B1 SLICE_X6Y95/A1 SLICE_X6Y96/B1 SLICE_X6Y94/D2 SLICE_X7Y97/A1 SLICE_X5Y95/C4 SLICE_X2Y95/B1 SLICE_X2Y96/A1 SLICE_X7Y97/C3 SLICE_X5Y96/A1 SLICE_X7Y96/D5 SLICE_X6Y95/B1 SLICE_X6Y96/A1 
ROUTE point_index[0] CLBLM_R_X5Y93/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X5Y93/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X5Y94/INT_R.NR1END0->>NL1BEG_N3 INT_R_X5Y94/INT_R.NL1BEG_N3->>IMUX45 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_R_X5Y94/INT_R.NL1BEG_N3->>NW2BEG3 INT_L_X4Y95/INT_L.NW2END3->>IMUX_L21 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 INT_R_X5Y94/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X5Y95/INT_R.NR1END3->>NW2BEG3 INT_L_X4Y96/INT_L.NW2END3->>WW2BEG2 INT_L_X2Y96/INT_L.WW2END2->>ER1BEG3 INT_R_X3Y96/INT_R.ER1END3->>IMUX7 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_R_X3Y96/INT_R.ER1END3->>IMUX15 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X3Y96/INT_R.ER1END3->>SL1BEG3 INT_R_X3Y95/INT_R.SL1END3->>IMUX15 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X3Y95/INT_R.SL1END3->>IMUX7 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X4Y96/INT_L.NW2END3->>IMUX_L6 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 INT_R_X5Y95/INT_R.NR1END3->>IMUX7 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_R_X5Y95/INT_R.NR1END3->>IMUX15 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X5Y94/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X5Y96/INT_R.NN2END3->>IMUX7 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_R_X5Y96/INT_R.NN2END3->>IMUX46 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_R_X5Y96/INT_R.NN2END3->>IMUX15 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X5Y96/INT_R.NN2END3->>NR1BEG3 INT_R_X5Y97/INT_R.NR1END3->>IMUX23 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_R_X5Y97/INT_R.NR1END3->>IMUX6 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_R_X5Y97/INT_R.NR1END3->>IMUX15 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1
INTERSITE point_index[0]_i_1_n_0 SLICE_X6Y93/CE SLICE_X6Y97/CE SLICE_X7Y96/CE SLICE_X5Y93/B SLICE_X7Y97/CE SLICE_X5Y96/CE 
ROUTE point_index[0]_i_1_n_0 CLBLL_L_X4Y93/CLBLL_L.CLBLL_L_B->>CLBLL_L_BMUX CLBLL_L_X4Y93/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X4Y93/INT_L.LOGIC_OUTS_L17->>NN2BEG3 INT_L_X4Y95/INT_L.NN2END3->>NL1BEG2 INT_L_X4Y96/INT_L.NL1END2->>NE2BEG2 INT_R_X5Y97/INT_R.NE2END2->>FAN_ALT7 INT_R_X5Y97/INT_R.FAN_ALT7->>FAN7 CLBLM_R_X5Y97/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_R_X5Y97/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X5Y97/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X5Y97/INT_R.FAN_ALT6->>FAN6 CLBLM_R_X5Y97/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X4Y96/INT_L.NL1END2->>EL1BEG1 INT_R_X5Y96/INT_R.EL1END1->>FAN_ALT6 INT_R_X5Y96/INT_R.FAN_ALT6->>FAN6 CLBLM_R_X5Y96/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X4Y96/INT_L.NL1END2->>FAN_ALT6 INT_L_X4Y96/INT_L.FAN_ALT6->>FAN_L6 CLBLL_L_X4Y96/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE INT_L_X4Y93/INT_L.LOGIC_OUTS_L17->>EL1BEG2 INT_R_X5Y93/INT_R.EL1END2->>FAN_ALT7 INT_R_X5Y93/INT_R.FAN_ALT7->>FAN7 CLBLM_R_X5Y93/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE
INTERSITE point_index[1] SLICE_X6Y97/B2 SLICE_X2Y95/A2 SLICE_X5Y96/A6 SLICE_X2Y96/B2 SLICE_X6Y95/A2 SLICE_X5Y95/C2 SLICE_X6Y96/B2 SLICE_X7Y97/A3 SLICE_X7Y97/C2 SLICE_X2Y95/B2 SLICE_X2Y96/A2 SLICE_X7Y96/D3 SLICE_X5Y96/AQ SLICE_X6Y95/B2 SLICE_X6Y96/A2 
ROUTE point_index[1] CLBLL_L_X4Y96/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X4Y96/INT_L.LOGIC_OUTS_L0->>EE2BEG0 INT_L_X6Y96/INT_L.EE2END0->>WR1BEG1 INT_R_X5Y96/INT_R.WR1END1->>IMUX2 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_R_X5Y96/INT_R.WR1END1->>IMUX18 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_R_X5Y96/INT_R.WR1END1->>WR1BEG2 INT_L_X4Y96/INT_L.WR1END2->>IMUX_L5 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_R_X5Y96/INT_R.WR1END1->>NL1BEG0 INT_R_X5Y97/INT_R.NL1END0->>BYP_ALT0 INT_R_X5Y97/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X5Y97/INT_R.BYP_BOUNCE0->>IMUX20 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_R_X5Y97/INT_R.BYP_BOUNCE0->>IMUX18 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_R_X5Y96/INT_R.NL1END_S3_0->>IMUX39 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_R_X5Y97/INT_R.NL1END0->>IMUX0 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X4Y96/INT_L.LOGIC_OUTS_L0->>WR1BEG1 INT_R_X3Y96/INT_R.WR1END1->>IMUX2 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_R_X3Y96/INT_R.WR1END1->>IMUX18 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X4Y96/INT_L.LOGIC_OUTS_L0->>SR1BEG1 INT_L_X4Y95/INT_L.SR1END1->>IMUX_L20 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 INT_L_X4Y95/INT_L.SR1END1->>SE2BEG1 INT_R_X5Y94/INT_R.SE2END1->>NR1BEG1 INT_R_X5Y95/INT_R.NR1END1->>IMUX18 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_R_X5Y95/INT_R.NR1END1->>IMUX2 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X4Y95/INT_L.SR1END1->>WL1BEG0 INT_R_X3Y95/INT_R.WL1END0->>IMUX2 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_R_X3Y95/INT_R.WL1END0->>IMUX18 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2
INTERSITE point_index[2] SLICE_X6Y96/A3 SLICE_X6Y95/B3 SLICE_X2Y95/A3 SLICE_X6Y97/B5 SLICE_X2Y96/B3 SLICE_X5Y95/C1 SLICE_X6Y95/A3 SLICE_X7Y97/AQ SLICE_X6Y96/B3 SLICE_X7Y96/D1 SLICE_X2Y96/A3 SLICE_X2Y95/B3 SLICE_X7Y97/A6 SLICE_X7Y97/C5 
ROUTE point_index[2] CLBLM_R_X5Y97/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X5Y97/INT_R.LOGIC_OUTS0->>IMUX24 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_R_X5Y97/INT_R.LOGIC_OUTS0->>SL1BEG0 INT_R_X5Y96/INT_R.SL1END0->>WW2BEG0 INT_R_X3Y96/INT_R.WW2END0->>IMUX1 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_R_X3Y96/INT_R.WW2END0->>IMUX17 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_R_X5Y96/INT_R.SL1END0->>SL1BEG0 INT_R_X5Y95/INT_R.SL1END0->>WW2BEG0 INT_R_X3Y95/INT_R.WW2END0->>IMUX1 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_R_X3Y95/INT_R.WW2END0->>IMUX17 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_R_X5Y95/INT_R.SL1END0->>IMUX1 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_R_X5Y95/INT_R.SL1END0->>IMUX17 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_R_X5Y96/INT_R.SL1END0->>IMUX41 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_R_X5Y96/INT_R.SL1END0->>IMUX1 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_R_X5Y96/INT_R.SL1END0->>IMUX17 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_R_X5Y96/INT_R.SL1END0->>SW2BEG0 INT_L_X4Y95/INT_L.SW2END0->>IMUX_L33 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 INT_R_X5Y97/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X5Y97/INT_R.NL1BEG_N3->>IMUX30 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_R_X5Y97/INT_R.NL1BEG_N3->>IMUX5 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6
INTERSITE point_index[2]_i_2_n_0 SLICE_X6Y94/DMUX SLICE_X7Y96/C6 SLICE_X7Y97/A4 
ROUTE point_index[2]_i_2_n_0 CLBLM_R_X5Y94/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X5Y94/INT_R.LOGIC_OUTS23->>NN2BEG1 INT_R_X5Y96/INT_R.NN2END1->>NR1BEG1 INT_R_X5Y97/INT_R.NR1END1->>IMUX10 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_R_X5Y96/INT_R.NN2END1->>IMUX34 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6
INTERSITE point_index[3] SLICE_X6Y95/B4 SLICE_X6Y96/A4 SLICE_X4Y95/A2 SLICE_X2Y95/A4 SLICE_X2Y96/B4 SLICE_X6Y97/AQ SLICE_X6Y95/A4 SLICE_X6Y97/A3 SLICE_X6Y96/B4 SLICE_X7Y97/C1 SLICE_X4Y95/C6 SLICE_X2Y95/B4 SLICE_X2Y96/A4 SLICE_X7Y96/D6 
ROUTE point_index[3] CLBLM_R_X5Y97/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X5Y97/INT_R.LOGIC_OUTS4->>IMUX1 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_R_X5Y97/INT_R.LOGIC_OUTS4->>WW2BEG0 INT_R_X3Y97/INT_R.WW2END0->>SR1BEG1 INT_R_X3Y96/INT_R.SR1END1->>IMUX27 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_R_X3Y96/INT_R.SR1END1->>SE2BEG1 INT_L_X4Y95/INT_L.SE2END1->>IMUX_L2 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_R_X3Y96/INT_R.SR1END1->>IMUX11 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X3Y96/INT_R.SR1END1->>SS2BEG1 INT_R_X3Y94/INT_R.SS2END1->>NR1BEG1 INT_R_X3Y95/INT_R.NR1END1->>EE2BEG1 INT_R_X5Y95/INT_R.EE2END1->>IMUX11 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X5Y95/INT_R.EE2END1->>NR1BEG1 INT_R_X5Y96/INT_R.NR1END1->>IMUX42 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_R_X5Y95/INT_R.EE2END1->>IMUX27 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_R_X3Y95/INT_R.NR1END1->>IMUX11 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X3Y95/INT_R.NR1END1->>IMUX27 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_R_X5Y97/INT_R.LOGIC_OUTS4->>SR1BEG1 INT_R_X5Y96/INT_R.SR1END1->>SW2BEG1 INT_L_X4Y95/INT_L.SW2END1->>IMUX_L35 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 INT_R_X5Y96/INT_R.SR1END1->>IMUX27 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_R_X5Y96/INT_R.SR1END1->>IMUX11 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X5Y97/INT_R.LOGIC_OUTS4->>IMUX33 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1
INTERSITE point_index[3]_i_2_n_0 SLICE_X6Y97/B SLICE_X6Y97/A1 
ROUTE point_index[3]_i_2_n_0 CLBLM_R_X5Y97/CLBLM_R.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_R_X5Y97/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X5Y97/INT_R.LOGIC_OUTS21->>IMUX7 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1
INTERSITE point_index[4] SLICE_X7Y97/BQ SLICE_X5Y95/B5 SLICE_X7Y97/B2 SLICE_X6Y96/A5 SLICE_X6Y95/B5 SLICE_X2Y95/A5 SLICE_X2Y96/B5 SLICE_X4Y95/C4 SLICE_X6Y95/A5 SLICE_X6Y96/B5 SLICE_X7Y96/D4 SLICE_X7Y97/C4 SLICE_X2Y95/B5 SLICE_X2Y96/A5 
ROUTE point_index[4] CLBLM_R_X5Y97/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X5Y97/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X5Y97/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X5Y97/INT_R.BYP_BOUNCE5->>IMUX21 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_R_X5Y97/INT_R.LOGIC_OUTS1->>SR1BEG2 INT_R_X5Y96/INT_R.SR1END2->>SR1BEG3 INT_R_X5Y95/INT_R.SR1END3->>WW2BEG3 INT_R_X3Y95/INT_R.WW2END3->>SW2BEG3 INT_L_X2Y94/INT_L.SW2END3->>ER1BEG_S0 INT_R_X3Y95/INT_R.ER1END0->>FAN_ALT2 INT_R_X3Y95/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X3Y95/INT_R.FAN_BOUNCE2->>IMUX8 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_R_X3Y95/INT_R.ER1END0->>IMUX24 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_R_X3Y95/INT_R.WW2END3->>ER1BEG_S0 INT_L_X4Y96/INT_L.ER1END0->>SL1BEG0 INT_L_X4Y95/INT_L.SL1END0->>IMUX_L25 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 INT_L_X4Y96/INT_L.ER1END0->>SE2BEG0 INT_R_X5Y95/INT_R.SE2END0->>IMUX8 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_R_X5Y95/INT_R.SE2END0->>IMUX24 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_R_X3Y96/INT_R.WW2END_N0_3->>IMUX8 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_R_X3Y96/INT_R.WW2END_N0_3->>IMUX24 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_R_X5Y96/INT_R.SR1END_N3_3->>IMUX8 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_R_X5Y96/INT_R.SR1END_N3_3->>IMUX24 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_R_X5Y95/INT_R.SR1END3->>WL1BEG2 INT_L_X4Y95/INT_L.WL1END2->>IMUX_L28 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 INT_R_X5Y96/INT_R.SR1END2->>IMUX37 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_R_X5Y97/INT_R.LOGIC_OUTS1->>IMUX19 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2
INTERSITE point_index[4]_i_2_n_0 SLICE_X7Y97/B5 SLICE_X7Y97/CMUX 
ROUTE point_index[4]_i_2_n_0 CLBLM_R_X5Y97/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X5Y97/INT_R.LOGIC_OUTS18->>IMUX25 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5
INTERSITE point_index[5] SLICE_X7Y96/A4 SLICE_X4Y95/D5 SLICE_X6Y95/B6 SLICE_X6Y96/A6 SLICE_X2Y95/A6 SLICE_X2Y96/B6 SLICE_X6Y95/A6 SLICE_X7Y96/D2 SLICE_X6Y96/B6 SLICE_X4Y95/B3 SLICE_X7Y96/AQ SLICE_X2Y95/B6 SLICE_X2Y96/A6 
ROUTE point_index[5] CLBLM_R_X5Y96/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X5Y96/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X5Y96/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X5Y96/INT_R.BYP_BOUNCE0->>IMUX36 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_R_X5Y96/INT_R.BYP_BOUNCE0->>IMUX4 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X5Y96/INT_R.BYP_BOUNCE0->>IMUX12 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X5Y96/INT_R.BYP_BOUNCE0->>IMUX10 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_R_X5Y96/INT_R.LOGIC_OUTS0->>WL1BEG_N3 INT_L_X4Y95/INT_L.WL1END3->>IMUX_L47 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 INT_R_X5Y96/INT_R.LOGIC_OUTS0->>SR1BEG1 INT_R_X5Y95/INT_R.SR1END1->>WL1BEG0 INT_L_X4Y95/INT_L.WL1END0->>IMUX_L17 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X4Y95/INT_L.WL1END0->>NW2BEG1 INT_R_X3Y96/INT_R.NW2END1->>SR1BEG1 INT_R_X3Y95/INT_R.SR1END1->>IMUX12 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X3Y95/INT_R.SR1END1->>IMUX4 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X3Y96/INT_R.NW2END1->>BYP_ALT4 INT_R_X3Y96/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X3Y96/INT_R.BYP_BOUNCE4->>IMUX4 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X3Y96/INT_R.BYP_BOUNCE4->>IMUX12 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X5Y95/INT_R.SR1END1->>IMUX4 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X5Y95/INT_R.SR1END1->>IMUX12 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6
INTERSITE point_index[5]_i_2_n_0 SLICE_X7Y96/A6 SLICE_X7Y97/C 
ROUTE point_index[5]_i_2_n_0 CLBLM_R_X5Y97/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X5Y97/INT_R.LOGIC_OUTS10->>SL1BEG2 INT_R_X5Y96/INT_R.SL1END2->>IMUX5 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6
INTERSITE point_index[6] SLICE_X7Y96/BQ SLICE_X6Y95/AX SLICE_X2Y95/AX SLICE_X4Y94/C5 SLICE_X2Y96/AX SLICE_X6Y96/AX SLICE_X7Y96/B2 SLICE_X7Y96/C3 
ROUTE point_index[6] CLBLM_R_X5Y96/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X5Y96/INT_R.LOGIC_OUTS1->>NW2BEG1 INT_L_X4Y97/INT_L.NW2END1->>SW2BEG0 INT_R_X3Y96/INT_R.SW2END0->>BYP_ALT1 INT_R_X3Y96/INT_R.BYP_ALT1->>BYP1 CLBLM_R_X3Y96/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_R_X5Y96/INT_R.LOGIC_OUTS1->>SE2BEG1 INT_L_X6Y95/INT_L.SE2END1->>WL1BEG0 INT_R_X5Y95/INT_R.WL1END0->>WL1BEG_N3 INT_L_X4Y95/INT_L.WL1END_N1_3->>WR1BEG1 INT_R_X3Y95/INT_R.WR1END1->>BYP_ALT1 INT_R_X3Y95/INT_R.BYP_ALT1->>BYP1 CLBLM_R_X3Y95/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X4Y94/INT_L.WL1END3->>IMUX_L31 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 INT_R_X5Y95/INT_R.WL1END0->>BYP_ALT1 INT_R_X5Y95/INT_R.BYP_ALT1->>BYP1 CLBLM_R_X5Y95/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_R_X5Y96/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X5Y96/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X5Y96/INT_R.BYP_BOUNCE5->>FAN_ALT5 INT_R_X5Y96/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X5Y96/INT_R.FAN_BOUNCE5->>BYP_ALT1 INT_R_X5Y96/INT_R.BYP_ALT1->>BYP1 CLBLM_R_X5Y96/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_R_X5Y96/INT_R.BYP_BOUNCE5->>IMUX23 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_R_X5Y96/INT_R.LOGIC_OUTS1->>IMUX19 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2
INTERSITE point_index[6]_i_2_n_0 SLICE_X7Y96/B5 SLICE_X7Y96/D SLICE_X7Y96/C5 
ROUTE point_index[6]_i_2_n_0 CLBLM_R_X5Y96/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X5Y96/INT_R.LOGIC_OUTS11->>SR1BEG_S0 INT_R_X5Y96/INT_R.SR1BEG_S0->>IMUX25 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_R_X5Y96/INT_R.LOGIC_OUTS11->>IMUX30 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5
INTERSITE point_index[7] SLICE_X7Y96/CQ SLICE_X7Y96/C2 SLICE_X4Y94/C4 SLICE_X3Y95/A2 
ROUTE point_index[7] CLBLM_R_X5Y96/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X5Y96/INT_R.LOGIC_OUTS2->>SW2BEG2 INT_L_X4Y95/INT_L.SW2END2->>SL1BEG2 INT_L_X4Y94/INT_L.SL1END2->>IMUX_L28 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 INT_L_X4Y95/INT_L.SW2END2->>WL1BEG1 INT_R_X3Y95/INT_R.WL1END1->>IMUX3 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X5Y96/INT_R.LOGIC_OUTS2->>IMUX20 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2
INTERSITE point_index_next[0] SLICE_X6Y94/D SLICE_X6Y93/A1 
ROUTE point_index_next[0] CLBLM_R_X5Y94/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X5Y94/INT_R.LOGIC_OUTS15->>SL1BEG3 INT_R_X5Y93/INT_R.SL1END3->>IMUX7 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1
INTRASITE point_index_next[1]
INTRASITE point_index_next[2]
INTRASITE point_index_next[3]
INTRASITE point_index_next[4]
INTRASITE point_index_next[5]
INTRASITE point_index_next[6]
INTRASITE point_index_next[7]
INTERSITE r_regHS[4]_i_2_n_0 SLICE_X4Y65/A5 SLICE_X3Y63/B3 SLICE_X4Y65/C SLICE_X4Y63/D1 SLICE_X3Y63/A3 
ROUTE r_regHS[4]_i_2_n_0 CLBLL_L_X4Y65/CLBLL_L.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_L_X4Y65/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_L_X4Y65/INT_L.LOGIC_OUTS_L22->>IMUX_L8 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X4Y65/INT_L.LOGIC_OUTS_L22->>SS2BEG0 INT_L_X4Y63/INT_L.SS2END0->>WL1BEG_N3 INT_R_X3Y63/INT_R.WL1END_N1_3->>IMUX16 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X3Y63/INT_R.WL1END_N1_3->>IMUX0 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X4Y63/INT_L.SS2END0->>IMUX_L40 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1
INTERSITE r_regHS[9]_i_2_n_0 SLICE_X3Y67/A4 SLICE_X3Y66/B4 SLICE_X5Y65/A5 SLICE_X4Y66/A5 SLICE_X5Y65/B5 SLICE_X4Y65/C1 SLICE_X3Y65/B 
ROUTE r_regHS[9]_i_2_n_0 CLBLM_R_X3Y65/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X3Y65/INT_R.LOGIC_OUTS9->>NR1BEG1 INT_R_X3Y66/INT_R.NR1END1->>NR1BEG1 INT_R_X3Y67/INT_R.NR1END1->>IMUX10 CLBLM_R_X3Y67/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_R_X3Y66/INT_R.NR1END1->>EL1BEG0 INT_L_X4Y66/INT_L.EL1END0->>SL1BEG0 INT_L_X4Y65/INT_L.SL1END0->>IMUX_L9 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X4Y65/INT_L.SL1END0->>IMUX_L25 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 INT_L_X4Y65/INT_L.SL1END0->>IMUX_L32 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 INT_L_X4Y66/INT_L.EL1END0->>IMUX_L8 CLBLL_L_X4Y66/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_R_X3Y66/INT_R.NR1END1->>IMUX26 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4
INTERSITE r_regVS[0]_i_2_n_0 SLICE_X4Y64/A2 SLICE_X4Y64/D SLICE_X4Y64/C5 SLICE_X4Y64/B3 
ROUTE r_regVS[0]_i_2_n_0 CLBLL_L_X4Y64/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X4Y64/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X4Y64/INT_L.SR1BEG_S0->>IMUX_L2 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X4Y64/INT_L.SR1BEG_S0->>IMUX_L17 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X4Y64/INT_L.LOGIC_OUTS_L15->>IMUX_L31 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5
INTERSITE r_regVS[9]_i_3_n_0 SLICE_X4Y64/C SLICE_X5Y64/B4 SLICE_X4Y63/C6 SLICE_X4Y63/B4 SLICE_X5Y64/A3 SLICE_X5Y64/C6 SLICE_X4Y63/A6 
ROUTE r_regVS[9]_i_3_n_0 CLBLL_L_X4Y64/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X4Y64/INT_L.LOGIC_OUTS_L14->>SL1BEG2 INT_L_X4Y63/INT_L.SL1END2->>IMUX_L4 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X4Y64/CLBLL_L.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_L_X4Y64/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_L_X4Y64/INT_L.LOGIC_OUTS_L22->>SR1BEG1 INT_L_X4Y63/INT_L.SR1END1->>IMUX_L35 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 INT_L_X4Y63/INT_L.SR1END1->>IMUX_L27 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 INT_L_X4Y64/INT_L.LOGIC_OUTS_L22->>BYP_ALT0 INT_L_X4Y64/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X4Y64/INT_L.BYP_BOUNCE0->>IMUX_L34 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 INT_L_X4Y64/INT_L.BYP_BOUNCE0->>IMUX_L26 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 INT_L_X4Y64/INT_L.LOGIC_OUTS_L22->>IMUX_L0 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3
INTERSITE r_regVS[9]_i_4_n_0 SLICE_X3Y64/BMUX SLICE_X5Y64/A5 SLICE_X1Y64/C4 SLICE_X5Y64/B5 SLICE_X5Y64/C1 SLICE_X1Y64/D4 SLICE_X1Y64/B6 SLICE_X0Y64/A5 
ROUTE r_regVS[9]_i_4_n_0 CLBLM_R_X3Y64/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X3Y64/INT_R.LOGIC_OUTS17->>EL1BEG2 INT_L_X4Y64/INT_L.EL1END2->>FAN_ALT5 INT_L_X4Y64/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X4Y64/INT_L.FAN_BOUNCE5->>IMUX_L25 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 INT_L_X4Y64/INT_L.FAN_BOUNCE5->>IMUX_L9 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X4Y64/INT_L.FAN_BOUNCE5->>IMUX_L33 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 INT_R_X3Y64/INT_R.LOGIC_OUTS17->>WL1BEG2 INT_L_X2Y64/INT_L.WL1END2->>FAN_ALT5 INT_L_X2Y64/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X2Y64/INT_L.FAN_BOUNCE5->>FAN_ALT2 INT_L_X2Y64/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X2Y64/INT_L.FAN_BOUNCE2->>IMUX_L8 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X2Y64/INT_L.WL1END2->>IMUX_L13 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X2Y64/INT_L.WL1END2->>IMUX_L37 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 INT_L_X2Y64/INT_L.WL1END2->>IMUX_L21 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4
INTERSITE r_regVS[9]_i_5_n_0 SLICE_X0Y111/D2 SLICE_X3Y64/A3 SLICE_X0Y111/A1 SLICE_X1Y111/A1 SLICE_X0Y111/B1 SLICE_X0Y64/A SLICE_X1Y111/B1 SLICE_X0Y109/A1 SLICE_X5Y64/A4 SLICE_X0Y111/C2 SLICE_X1Y111/C5 
ROUTE r_regVS[9]_i_5_n_0 CLBLL_L_X2Y64/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X2Y64/INT_L.LOGIC_OUTS_L12->>NN6BEG0 INT_L_X2Y70/INT_L.NN6END0->>LV_L0 INT_L_X2Y88/INT_L.LV_L18->>NN6BEG3 INT_L_X2Y94/INT_L.NN6END3->>NN2BEG3 INT_L_X2Y96/INT_L.NN2END3->>NN6BEG3 INT_L_X2Y102/INT_L.NN6END3->>NN6BEG3 INT_L_X2Y108/INT_L.NN6END3->>NR1BEG3 INT_L_X2Y109/INT_L.NR1END3->>NN2BEG3 INT_L_X2Y111/INT_L.NN2END3->>IMUX_L45 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 INT_L_X2Y111/INT_L.NN2END3->>IMUX_L29 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 INT_L_X2Y111/INT_L.NN2END3->>IMUX_L7 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 INT_L_X2Y111/INT_L.NN2END3->>IMUX_L6 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X2Y111/INT_L.NN2END3->>IMUX_L30 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 INT_L_X2Y111/INT_L.NN2END3->>IMUX_L15 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 INT_L_X2Y111/INT_L.NN2END3->>IMUX_L14 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 INT_L_X2Y109/INT_L.NR1END3->>IMUX_L7 CLBLL_L_X2Y109/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 INT_L_X2Y64/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X2Y64/INT_L.NL1BEG_N3->>EL1BEG2 INT_R_X3Y64/INT_R.EL1END2->>FAN_ALT7 INT_R_X3Y64/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X3Y64/INT_R.FAN_BOUNCE7->>IMUX0 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X3Y64/INT_R.EL1END2->>EL1BEG1 INT_L_X4Y64/INT_L.EL1END1->>IMUX_L10 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4
INTRASITE rand_temp[0]_i_1_n_0
INTERSITE rand_temp[2] SLICE_X7Y95/BQ SLICE_X7Y95/CX SLICE_X7Y95/A2 
ROUTE rand_temp[2] CLBLM_R_X5Y95/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X5Y95/INT_R.LOGIC_OUTS1->>SE2BEG1 INT_L_X6Y94/INT_L.SE2END1->>NR1BEG1 INT_L_X6Y95/INT_L.NR1END1->>WR1BEG2 INT_R_X5Y95/INT_R.WR1END2->>BYP_ALT2 INT_R_X5Y95/INT_R.BYP_ALT2->>BYP2 CLBLM_R_X5Y95/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX INT_R_X5Y95/INT_R.LOGIC_OUTS1->>IMUX3 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2
INTERSITE rand_temp[3] SLICE_X7Y95/CQ SLICE_X7Y95/A3 
ROUTE rand_temp[3] CLBLM_R_X5Y95/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X5Y95/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X5Y95/INT_R.SR1END_N3_3->>IMUX0 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3
INTERSITE read_color[0] SLICE_X4Y93/A4 SLICE_X2Y93/A2 SLICE_X2Y93/C1 SLICE_X2Y94/C4 SLICE_X3Y95/AQ SLICE_X2Y94/A3 SLICE_X4Y94/A1 SLICE_X2Y94/B3 
ROUTE read_color[0] CLBLM_R_X3Y95/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X3Y95/INT_R.LOGIC_OUTS0->>SS2BEG0 INT_R_X3Y93/INT_R.SS2END0->>IMUX2 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_R_X3Y93/INT_R.SS2END0->>IMUX32 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_R_X3Y93/INT_R.SS2END0->>ER1BEG1 INT_L_X4Y93/INT_L.ER1END1->>IMUX_L11 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 INT_R_X3Y95/INT_R.LOGIC_OUTS0->>SR1BEG1 INT_R_X3Y94/INT_R.SR1END1->>IMUX28 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_R_X3Y95/INT_R.LOGIC_OUTS0->>EL1BEG_N3 INT_L_X4Y94/INT_L.EL1END3->>IMUX_L7 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 INT_R_X3Y95/INT_R.LOGIC_OUTS0->>SL1BEG0 INT_R_X3Y94/INT_R.SL1END0->>IMUX1 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_R_X3Y94/INT_R.SL1END0->>IMUX17 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3
INTERSITE read_color[1] SLICE_X2Y93/C4 SLICE_X2Y94/A1 SLICE_X2Y94/B1 SLICE_X4Y93/A1 SLICE_X2Y93/B3 SLICE_X2Y94/C5 SLICE_X3Y95/AMUX SLICE_X4Y94/A6 
ROUTE read_color[1] CLBLM_R_X3Y95/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X3Y95/INT_R.LOGIC_OUTS16->>SS2BEG2 INT_R_X3Y93/INT_R.SS2END2->>IMUX28 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_R_X3Y93/INT_R.SS2END2->>FAN_ALT5 INT_R_X3Y93/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X3Y93/INT_R.FAN_BOUNCE5->>IMUX17 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_R_X3Y95/INT_R.LOGIC_OUTS16->>SE2BEG2 INT_L_X4Y94/INT_L.SE2END2->>IMUX_L4 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 INT_R_X3Y95/INT_R.LOGIC_OUTS16->>SR1BEG3 INT_R_X3Y94/INT_R.SR1END3->>IMUX15 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X3Y94/INT_R.SR1END3->>SE2BEG3 INT_L_X4Y93/INT_L.SE2END3->>IMUX_L7 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 INT_R_X3Y94/INT_R.SR1END3->>IMUX31 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_R_X3Y94/INT_R.SR1END3->>IMUX7 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1
INTERSITE ready SLICE_X3Y93/D6 SLICE_X0Y78/C SLICE_X0Y75/A1 SLICE_X0Y75/B1 SLICE_X5Y93/A1 SLICE_X5Y93/B1 SLICE_X0Y76/A2 
ROUTE ready CLBLL_L_X2Y78/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X2Y78/INT_L.LOGIC_OUTS_L14->>NE2BEG2 INT_R_X3Y79/INT_R.NE2END2->>NN6BEG2 INT_R_X3Y85/INT_R.NN6END2->>NN6BEG2 INT_R_X3Y91/INT_R.NN6END2->>NN2BEG2 INT_R_X3Y93/INT_R.NN2END2->>EE2BEG2 INT_R_X5Y93/INT_R.EE2END2->>WR1BEG3 INT_L_X4Y93/INT_L.WR1END3->>WL1BEG1 INT_R_X3Y93/INT_R.WL1END1->>IMUX42 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X4Y93/INT_L.WR1END3->>IMUX_L14 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 INT_L_X4Y93/INT_L.WR1END3->>IMUX_L6 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X2Y78/INT_L.LOGIC_OUTS_L14->>SL1BEG2 INT_L_X2Y77/INT_L.SL1END2->>SR1BEG3 INT_L_X2Y76/INT_L.SR1END3->>SR1BEG_S0 INT_L_X2Y76/INT_L.SR1BEG_S0->>IMUX_L2 CLBLL_L_X2Y76/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X2Y76/INT_L.SR1END3->>SL1BEG3 INT_L_X2Y75/INT_L.SL1END3->>IMUX_L7 CLBLL_L_X2Y75/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 INT_L_X2Y75/INT_L.SL1END3->>IMUX_L15 CLBLL_L_X2Y75/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1
INTERSITE rec1/rx_bit SLICE_X5Y88/A3 SLICE_X5Y87/D2 SLICE_X5Y89/D1 SLICE_X5Y87/B6 SLICE_X5Y89/B5 SLICE_X7Y90/B3 SLICE_X7Y90/D1 SLICE_X4Y90/B6 SLICE_X5Y88/C6 SLICE_X5Y89/C1 SLICE_X5Y88/B3 SLICE_X4Y87/A6 SLICE_X5Y87/A6 SLICE_X5Y88/D2 SLICE_X6Y90/C1 SLICE_X5Y87/C5 SLICE_X5Y89/A5 SLICE_X5Y90/A6 SLICE_X4Y88/C 
ROUTE rec1/rx_bit CLBLL_L_X4Y88/CLBLL_L.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_L_X4Y88/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_L_X4Y88/INT_L.LOGIC_OUTS_L22->>IMUX_L16 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 INT_L_X4Y88/INT_L.LOGIC_OUTS_L22->>IMUX_L0 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X4Y88/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X4Y88/INT_L.LOGIC_OUTS_L14->>IMUX_L36 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 INT_L_X4Y88/INT_L.LOGIC_OUTS_L14->>SW2BEG2 INT_R_X3Y87/INT_R.SW2END2->>ER1BEG3 INT_L_X4Y87/INT_L.ER1END3->>IMUX_L30 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 INT_L_X4Y88/INT_L.LOGIC_OUTS_L14->>NN2BEG2 INT_L_X4Y90/INT_L.NN2END2->>IMUX_L12 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 INT_L_X4Y90/INT_L.NN2END2->>EL1BEG1 INT_R_X5Y90/INT_R.EL1END1->>FAN_ALT2 INT_R_X5Y90/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X5Y90/INT_R.FAN_BOUNCE2->>IMUX32 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_R_X5Y90/INT_R.FAN_BOUNCE2->>IMUX16 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X5Y90/INT_R.EL1END1->>IMUX41 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X4Y90/INT_L.NN2END2->>IMUX_L5 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X4Y88/INT_L.LOGIC_OUTS_L14->>SL1BEG2 INT_L_X4Y87/INT_L.SL1END2->>IMUX_L36 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 INT_L_X4Y87/INT_L.SL1END2->>IMUX_L13 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X4Y87/INT_L.SL1END2->>IMUX_L4 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 INT_L_X4Y87/INT_L.SL1END2->>IMUX_L5 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X4Y88/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X4Y89/INT_L.NL1END1->>IMUX_L41 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 INT_L_X4Y89/INT_L.NL1END1->>IMUX_L33 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 INT_L_X4Y89/INT_L.NL1END1->>IMUX_L9 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X4Y89/INT_L.NL1END1->>IMUX_L25 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 INT_L_X4Y88/INT_L.LOGIC_OUTS_L14->>FAN_ALT7 INT_L_X4Y88/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X4Y88/INT_L.FAN_BOUNCE7->>IMUX_L34 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6
INTERSITE rec1/rx_half_bit SLICE_X5Y89/B1 SLICE_X5Y88/A4 SLICE_X5Y88/C3 SLICE_X5Y89/D2 SLICE_X5Y87/D5 SLICE_X5Y87/A1 SLICE_X5Y89/A1 SLICE_X5Y90/A1 SLICE_X4Y87/A4 SLICE_X5Y87/C3 SLICE_X5Y88/B4 SLICE_X5Y89/C3 SLICE_X6Y90/C4 SLICE_X5Y88/D6 SLICE_X5Y87/B1 SLICE_X4Y88/D 
ROUTE rec1/rx_half_bit CLBLL_L_X4Y88/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X4Y88/INT_L.LOGIC_OUTS_L15->>SL1BEG3 INT_L_X4Y87/INT_L.SL1END3->>IMUX_L6 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X4Y87/INT_L.SL1END3->>IMUX_L14 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 INT_L_X4Y87/INT_L.SL1END3->>IMUX_L46 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 INT_L_X4Y87/INT_L.SL1END3->>IMUX_L23 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 INT_L_X4Y88/INT_L.LOGIC_OUTS_L15->>NR1BEG3 INT_L_X4Y89/INT_L.NR1END3->>NR1BEG3 INT_L_X4Y90/INT_L.NR1END3->>EL1BEG2 INT_R_X5Y90/INT_R.EL1END2->>IMUX28 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X4Y90/INT_L.NR1END3->>IMUX_L6 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X4Y89/INT_L.NR1END3->>IMUX_L23 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 INT_L_X4Y89/INT_L.NR1END3->>IMUX_L14 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 INT_L_X4Y89/INT_L.NR1END3->>IMUX_L6 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X4Y88/INT_L.LOGIC_OUTS_L15->>NL1BEG2 INT_L_X4Y89/INT_L.NL1END2->>IMUX_L36 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 INT_L_X4Y88/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X4Y88/INT_L.SR1BEG_S0->>IMUX_L42 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 INT_L_X4Y88/INT_L.SR1BEG_S0->>IMUX_L26 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 INT_L_X4Y88/INT_L.SR1BEG_S0->>IMUX_L10 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 INT_L_X4Y88/INT_L.SR1BEG_S0->>SR1BEG1 INT_L_X4Y87/INT_L.SR1END1->>IMUX_L11 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 INT_L_X4Y88/INT_L.LOGIC_OUTS_L15->>IMUX_L23 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3
INTERSITE rec1/shift SLICE_X8Y90/A1 SLICE_X7Y90/D SLICE_X8Y90/B1 
ROUTE rec1/shift CLBLM_R_X5Y90/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X5Y90/INT_R.LOGIC_OUTS11->>EE2BEG3 INT_R_X7Y90/INT_R.EE2END3->>IMUX7 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_R_X7Y90/INT_R.EE2END3->>IMUX15 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1
INTERSITE rec1/state_reg[0] SLICE_X5Y88/C1 SLICE_X4Y90/D2 SLICE_X5Y87/B5 SLICE_X6Y90/B3 SLICE_X5Y87/D4 SLICE_X5Y89/B6 SLICE_X4Y87/A2 SLICE_X5Y89/D5 SLICE_X7Y90/D4 SLICE_X6Y90/AQ SLICE_X5Y88/D1 SLICE_X5Y87/A5 SLICE_X5Y87/C4 SLICE_X5Y89/A4 SLICE_X6Y90/A3 SLICE_X5Y90/A4 SLICE_X6Y90/A4 SLICE_X5Y88/B5 SLICE_X7Y90/C1 SLICE_X7Y90/A5 SLICE_X5Y89/C5 SLICE_X5Y88/A2 SLICE_X4Y90/B1 
ROUTE rec1/state_reg[0] CLBLM_R_X5Y90/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X5Y90/INT_R.LOGIC_OUTS4->>WL1BEG_N3 INT_L_X4Y90/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X4Y90/INT_L.NL1BEG_N3->>BYP_ALT3 INT_L_X4Y90/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X4Y90/INT_L.BYP_BOUNCE3->>IMUX_L15 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 INT_L_X4Y90/INT_L.NL1BEG_N3->>IMUX_L45 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 INT_L_X4Y89/INT_L.WL1END3->>IMUX_L46 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 INT_L_X4Y89/INT_L.WL1END3->>SR1BEG_S0 INT_L_X4Y89/INT_L.SR1BEG_S0->>IMUX_L10 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 INT_L_X4Y89/INT_L.SR1BEG_S0->>BYP_ALT1 INT_L_X4Y89/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X4Y89/INT_L.BYP_BOUNCE1->>IMUX_L13 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X4Y89/INT_L.SR1BEG_S0->>SR1BEG1 INT_L_X4Y88/INT_L.SR1END1->>IMUX_L3 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X4Y88/INT_L.SR1END1->>SR1BEG2 INT_L_X4Y87/INT_L.SR1END2->>IMUX_L21 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 INT_L_X4Y87/INT_L.SR1END2->>IMUX_L37 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 INT_L_X4Y88/INT_L.SR1END1->>FAN_ALT6 INT_L_X4Y88/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X4Y88/INT_L.FAN_BOUNCE6->>IMUX_L33 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 INT_L_X4Y88/INT_L.FAN_BOUNCE6->>IMUX_L25 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 INT_L_X4Y88/INT_L.FAN_BOUNCE6->>IMUX_L41 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 INT_L_X4Y89/INT_L.SR1BEG_S0->>SS2BEG0 INT_L_X4Y87/INT_L.SS2END0->>IMUX_L2 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X4Y87/INT_L.SS2END0->>IMUX_L9 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X4Y87/INT_L.SS2END0->>IMUX_L25 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 INT_L_X4Y89/INT_L.WL1END3->>IMUX_L30 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 INT_R_X5Y90/INT_R.LOGIC_OUTS4->>BYP_ALT1 INT_R_X5Y90/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X5Y90/INT_R.BYP_BOUNCE1->>IMUX11 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X5Y90/INT_R.BYP_BOUNCE1->>IMUX37 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_R_X5Y90/INT_R.LOGIC_OUTS4->>WR1BEG1 INT_L_X4Y90/INT_L.WR1END1->>IMUX_L10 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 INT_R_X5Y90/INT_R.LOGIC_OUTS4->>IMUX9 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X5Y90/INT_R.LOGIC_OUTS4->>IMUX1 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_R_X5Y90/INT_R.LOGIC_OUTS4->>IMUX17 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_R_X5Y90/INT_R.LOGIC_OUTS4->>IMUX33 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1
INTERSITE rec1/state_reg[1] SLICE_X7Y90/C6 SLICE_X6Y90/BQ SLICE_X4Y90/B3 SLICE_X5Y87/B4 SLICE_X6Y90/B1 SLICE_X4Y90/D1 SLICE_X7Y90/B1 SLICE_X5Y89/B4 SLICE_X5Y88/A6 SLICE_X5Y88/C4 SLICE_X6Y90/B4 SLICE_X4Y87/A1 SLICE_X5Y87/D6 SLICE_X7Y90/D2 SLICE_X5Y88/B1 SLICE_X5Y89/D6 SLICE_X6Y90/A1 SLICE_X5Y87/A4 SLICE_X5Y89/A2 SLICE_X5Y90/A5 SLICE_X5Y88/D4 SLICE_X6Y90/C3 SLICE_X5Y87/C6 SLICE_X5Y89/C6 
ROUTE rec1/state_reg[1] CLBLM_R_X5Y90/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X5Y90/INT_R.LOGIC_OUTS5->>WL1BEG0 INT_L_X4Y90/INT_L.WL1END0->>IMUX_L40 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 INT_L_X4Y90/INT_L.WL1END0->>IMUX_L9 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X4Y90/INT_L.WL1END0->>IMUX_L17 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 INT_R_X5Y90/INT_R.LOGIC_OUTS5->>SW2BEG1 INT_L_X4Y89/INT_L.SW2END1->>IMUX_L3 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X4Y89/INT_L.SW2END1->>IMUX_L42 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 INT_L_X4Y89/INT_L.SW2END1->>IMUX_L34 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 INT_L_X4Y89/INT_L.SW2END1->>SR1BEG2 INT_L_X4Y88/INT_L.SR1END2->>IMUX_L14 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 INT_L_X4Y88/INT_L.SR1END2->>IMUX_L21 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 INT_L_X4Y88/INT_L.SR1END2->>IMUX_L37 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 INT_L_X4Y88/INT_L.SR1END2->>IMUX_L5 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X4Y88/INT_L.SR1END2->>SR1BEG3 INT_L_X4Y87/INT_L.SR1END3->>IMUX_L7 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 INT_L_X4Y87/INT_L.SR1END3->>SR1BEG_S0 INT_L_X4Y87/INT_L.SR1BEG_S0->>IMUX_L42 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 INT_L_X4Y87/INT_L.SR1BEG_S0->>IMUX_L34 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 INT_L_X4Y87/INT_L.SR1BEG_S0->>IMUX_L26 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 INT_L_X4Y87/INT_L.SR1BEG_S0->>IMUX_L10 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 INT_L_X4Y89/INT_L.SW2END1->>IMUX_L26 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 INT_R_X5Y90/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X5Y90/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X5Y90/INT_R.BYP_BOUNCE4->>IMUX36 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_R_X5Y90/INT_R.BYP_BOUNCE4->>IMUX14 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_R_X5Y90/INT_R.BYP_BOUNCE4->>IMUX22 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_R_X5Y90/INT_R.BYP_BOUNCE4->>BYP_ALT5 INT_R_X5Y90/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X5Y90/INT_R.BYP_BOUNCE5->>FAN_ALT3 INT_R_X5Y90/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X5Y90/INT_R.FAN_BOUNCE3->>IMUX27 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_R_X5Y90/INT_R.BYP_BOUNCE5->>IMUX15 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X5Y90/INT_R.BYP_BOUNCE5->>IMUX7 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_R_X5Y90/INT_R.LOGIC_OUTS5->>IMUX34 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6
INTERSITE rec1/state_reg[2] SLICE_X5Y87/B3 SLICE_X5Y87/D1 SLICE_X5Y89/B3 SLICE_X5Y88/A5 SLICE_X4Y90/B4 SLICE_X5Y88/C5 SLICE_X5Y89/D4 SLICE_X6Y90/B5 SLICE_X4Y90/D6 SLICE_X4Y87/A3 SLICE_X5Y87/A2 SLICE_X5Y87/C1 SLICE_X7Y90/B6 SLICE_X5Y90/A2 SLICE_X7Y90/D5 SLICE_X7Y90/AQ SLICE_X7Y90/A3 SLICE_X6Y90/C2 SLICE_X5Y88/B6 SLICE_X6Y90/A5 SLICE_X5Y89/C4 SLICE_X5Y89/A6 SLICE_X5Y88/D5 SLICE_X7Y90/C5 
ROUTE rec1/state_reg[2] CLBLM_R_X5Y90/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X5Y90/INT_R.LOGIC_OUTS0->>IMUX0 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X5Y90/INT_R.LOGIC_OUTS0->>IMUX8 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_R_X5Y90/INT_R.LOGIC_OUTS0->>IMUX24 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_R_X5Y90/INT_R.LOGIC_OUTS0->>SL1BEG0 INT_R_X5Y89/INT_R.SL1END0->>SW2BEG0 INT_L_X4Y88/INT_L.SW2END0->>IMUX_L9 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X4Y88/INT_L.SW2END0->>BYP_ALT1 INT_L_X4Y88/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X4Y88/INT_L.BYP_BOUNCE1->>IMUX_L13 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X4Y88/INT_L.SW2END0->>SL1BEG0 INT_L_X4Y87/INT_L.SL1END0->>IMUX_L41 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 INT_L_X4Y87/INT_L.SL1END0->>BYP_ALT1 INT_L_X4Y87/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X4Y87/INT_L.BYP_BOUNCE1->>IMUX_L3 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X4Y87/INT_L.SL1END0->>IMUX_L16 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 INT_L_X4Y87/INT_L.SL1END0->>IMUX_L1 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 INT_L_X4Y87/INT_L.SL1END0->>IMUX_L33 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 INT_R_X5Y89/INT_R.SL1END0->>WL1BEG_N3 INT_L_X4Y89/INT_L.WL1END_N1_3->>IMUX_L16 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 INT_L_X4Y88/INT_L.WL1END3->>IMUX_L30 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 INT_L_X4Y89/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X4Y89/INT_L.NL1BEG_N3->>IMUX_L5 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X4Y89/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X4Y90/INT_L.NL1END2->>IMUX_L27 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 INT_L_X4Y90/INT_L.NL1END2->>IMUX_L3 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X4Y90/INT_L.NL1END2->>IMUX_L43 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 INT_L_X4Y89/INT_L.NL1BEG_N3->>IMUX_L21 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 INT_L_X4Y89/INT_L.NL1BEG_N3->>IMUX_L37 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 INT_L_X4Y88/INT_L.WL1END3->>IMUX_L46 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 INT_R_X5Y90/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X5Y90/INT_R.NL1BEG_N3->>IMUX46 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_R_X5Y90/INT_R.NL1BEG_N3->>IMUX13 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_R_X5Y90/INT_R.NL1BEG_N3->>IMUX29 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_R_X5Y90/INT_R.NL1BEG_N3->>IMUX30 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5
INTERSITE rec1/symbol_count[0] SLICE_X8Y90/A3 SLICE_X8Y90/B3 SLICE_X8Y90/AQ 
ROUTE rec1/symbol_count[0] CLBLM_R_X7Y90/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X7Y90/INT_R.LOGIC_OUTS4->>IMUX1 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_R_X7Y90/INT_R.LOGIC_OUTS4->>IMUX17 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3
INTRASITE rec1/symbol_count[0]_i_1_n_0
INTERSITE rec1/symbol_count[1] SLICE_X8Y90/B2 SLICE_X8Y90/BQ SLICE_X8Y90/A2 
ROUTE rec1/symbol_count[1] CLBLM_R_X7Y90/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X7Y90/INT_R.LOGIC_OUTS5->>IMUX18 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_R_X7Y90/INT_R.LOGIC_OUTS5->>IMUX2 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2
INTRASITE rec1/symbol_count[1]_i_1_n_0
INTERSITE rec1/symbol_count[2] SLICE_X8Y90/BMUX SLICE_X7Y90/B4 SLICE_X8Y90/B4 
ROUTE rec1/symbol_count[2] CLBLM_R_X7Y90/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X7Y90/INT_R.LOGIC_OUTS21->>FAN_ALT3 INT_R_X7Y90/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X7Y90/INT_R.FAN_BOUNCE3->>IMUX27 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_R_X7Y90/INT_R.LOGIC_OUTS21->>WL1BEG2 INT_L_X6Y90/INT_L.WL1END2->>WL1BEG1 INT_R_X5Y90/INT_R.WL1END1->>IMUX26 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4
INTRASITE rec1/symbol_count[2]_i_1_n_0
INTERSITE rec1/timer_count_reg[0] SLICE_X4Y88/B3 SLICE_X5Y87/AQ SLICE_X4Y88/A3 SLICE_X5Y87/A3 
ROUTE rec1/timer_count_reg[0] CLBLL_L_X4Y87/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X4Y87/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X4Y88/INT_L.NR1END0->>IMUX_L1 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 INT_L_X4Y88/INT_L.NR1END0->>IMUX_L17 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X4Y87/INT_L.LOGIC_OUTS_L0->>IMUX_L0 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3
INTERSITE rec1/timer_count_reg[10] SLICE_X4Y88/C2 SLICE_X5Y89/CQ SLICE_X4Y88/A6 SLICE_X5Y89/C2 
ROUTE rec1/timer_count_reg[10] CLBLL_L_X4Y89/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X4Y89/INT_L.LOGIC_OUTS_L2->>SL1BEG2 INT_L_X4Y88/INT_L.SL1END2->>IMUX_L29 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 INT_L_X4Y88/INT_L.SL1END2->>IMUX_L4 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 INT_L_X4Y89/INT_L.LOGIC_OUTS_L2->>IMUX_L20 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2
INTERSITE rec1/timer_count_reg[11] SLICE_X5Y89/D3 SLICE_X5Y89/DQ SLICE_X6Y88/B4 SLICE_X6Y88/A1 
ROUTE rec1/timer_count_reg[11] CLBLL_L_X4Y89/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X4Y89/INT_L.LOGIC_OUTS_L3->>IMUX_L39 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 INT_L_X4Y89/INT_L.LOGIC_OUTS_L3->>SE2BEG3 INT_R_X5Y88/INT_R.SE2END3->>IMUX7 CLBLM_R_X5Y88/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_R_X5Y88/INT_R.SE2END3->>FAN_ALT3 INT_R_X5Y88/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X5Y88/INT_R.FAN_BOUNCE3->>IMUX27 CLBLM_R_X5Y88/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4
INTERSITE rec1/timer_count_reg[12] SLICE_X6Y88/B5 SLICE_X5Y90/A3 SLICE_X5Y90/AQ SLICE_X6Y88/A5 
ROUTE rec1/timer_count_reg[12] CLBLL_L_X4Y90/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X4Y90/INT_L.LOGIC_OUTS_L0->>SE2BEG0 INT_R_X5Y89/INT_R.SE2END0->>SL1BEG0 INT_R_X5Y88/INT_R.SL1END0->>IMUX24 CLBLM_R_X5Y88/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_R_X5Y88/INT_R.SL1END0->>IMUX8 CLBLM_R_X5Y88/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X4Y90/INT_L.LOGIC_OUTS_L0->>IMUX_L0 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3
INTERSITE rec1/timer_count_reg[1] SLICE_X4Y88/A5 SLICE_X5Y87/BQ SLICE_X4Y88/B2 SLICE_X5Y87/B2 
ROUTE rec1/timer_count_reg[1] CLBLL_L_X4Y87/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X4Y87/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X4Y88/INT_L.NR1END1->>IMUX_L18 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 INT_L_X4Y87/INT_L.LOGIC_OUTS_L1->>NL1BEG0 INT_L_X4Y88/INT_L.NL1END0->>IMUX_L8 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X4Y87/INT_L.LOGIC_OUTS_L1->>IMUX_L19 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2
INTERSITE rec1/timer_count_reg[2] SLICE_X6Y88/A2 SLICE_X5Y87/C2 SLICE_X5Y87/CQ SLICE_X4Y88/B6 
ROUTE rec1/timer_count_reg[2] CLBLL_L_X4Y87/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X4Y87/INT_L.LOGIC_OUTS_L2->>NR1BEG2 INT_L_X4Y88/INT_L.NR1END2->>EL1BEG1 INT_R_X5Y88/INT_R.EL1END1->>IMUX2 CLBLM_R_X5Y88/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X4Y88/INT_L.NR1END2->>IMUX_L12 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 INT_L_X4Y87/INT_L.LOGIC_OUTS_L2->>IMUX_L20 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2
INTERSITE rec1/timer_count_reg[3] SLICE_X5Y87/DQ SLICE_X6Y88/B3 SLICE_X4Y88/A2 SLICE_X5Y87/D3 
ROUTE rec1/timer_count_reg[3] CLBLL_L_X4Y87/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X4Y87/INT_L.LOGIC_OUTS_L3->>IMUX_L39 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 INT_L_X4Y87/INT_L.LOGIC_OUTS_L3->>NR1BEG3 INT_L_X4Y88/INT_L.NR1END3->>FAN_ALT1 INT_L_X4Y88/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X4Y88/INT_L.FAN_BOUNCE1->>IMUX_L2 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X4Y87/INT_L.LOGIC_OUTS_L3->>ER1BEG_S0 INT_R_X5Y88/INT_R.ER1END0->>IMUX17 CLBLM_R_X5Y88/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3
INTERSITE rec1/timer_count_reg[4] SLICE_X4Y88/D2 SLICE_X5Y88/AQ SLICE_X5Y88/A1 SLICE_X4Y88/C1 
ROUTE rec1/timer_count_reg[4] CLBLL_L_X4Y88/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X4Y88/INT_L.LOGIC_OUTS_L0->>IMUX_L32 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 INT_L_X4Y88/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X4Y88/INT_L.NL1BEG_N3->>IMUX_L6 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X4Y88/INT_L.NL1BEG_N3->>IMUX_L45 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2
INTERSITE rec1/timer_count_reg[5] SLICE_X5Y88/B2 SLICE_X4Y88/B4 SLICE_X6Y88/A3 SLICE_X5Y88/BQ 
ROUTE rec1/timer_count_reg[5] CLBLL_L_X4Y88/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X4Y88/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_R_X5Y88/INT_R.EL1END0->>IMUX1 CLBLM_R_X5Y88/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X4Y88/INT_L.LOGIC_OUTS_L1->>IMUX_L19 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 INT_L_X4Y88/INT_L.LOGIC_OUTS_L1->>IMUX_L27 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4
INTERSITE rec1/timer_count_reg[6] SLICE_X5Y88/CQ SLICE_X4Y88/A4 SLICE_X6Y88/B6 SLICE_X5Y88/C2 
ROUTE rec1/timer_count_reg[6] CLBLL_L_X4Y88/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X4Y88/INT_L.LOGIC_OUTS_L2->>IMUX_L20 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 INT_L_X4Y88/INT_L.LOGIC_OUTS_L2->>NE2BEG2 INT_R_X5Y89/INT_R.NE2END2->>SL1BEG2 INT_R_X5Y88/INT_R.SL1END2->>WL1BEG1 INT_L_X4Y88/INT_L.WL1END1->>IMUX_L11 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 INT_R_X5Y88/INT_R.SL1END2->>IMUX12 CLBLM_R_X5Y88/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6
INTERSITE rec1/timer_count_reg[7] SLICE_X5Y88/DQ SLICE_X4Y88/A1 SLICE_X4Y88/B1 SLICE_X5Y88/D3 
ROUTE rec1/timer_count_reg[7] CLBLL_L_X4Y88/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X4Y88/INT_L.LOGIC_OUTS_L3->>IMUX_L39 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 INT_L_X4Y88/INT_L.LOGIC_OUTS_L3->>IMUX_L7 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 INT_L_X4Y88/INT_L.LOGIC_OUTS_L3->>IMUX_L15 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1
INTERSITE rec1/timer_count_reg[8] SLICE_X4Y88/D1 SLICE_X5Y89/A3 SLICE_X4Y88/B5 SLICE_X5Y89/AQ 
ROUTE rec1/timer_count_reg[8] CLBLL_L_X4Y89/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X4Y89/INT_L.LOGIC_OUTS_L0->>SL1BEG0 INT_L_X4Y88/INT_L.SL1END0->>IMUX_L24 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X4Y88/INT_L.SL1END0->>IMUX_L40 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 INT_L_X4Y89/INT_L.LOGIC_OUTS_L0->>IMUX_L0 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3
INTERSITE rec1/timer_count_reg[9] SLICE_X5Y89/BQ SLICE_X4Y88/C6 SLICE_X4Y88/D6 SLICE_X5Y89/B2 
ROUTE rec1/timer_count_reg[9] CLBLL_L_X4Y89/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X4Y89/INT_L.LOGIC_OUTS_L1->>SL1BEG1 INT_L_X4Y88/INT_L.SL1END1->>IMUX_L43 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 INT_L_X4Y88/INT_L.SL1END1->>IMUX_L35 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 INT_L_X4Y89/INT_L.LOGIC_OUTS_L1->>IMUX_L19 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2
INTERSITE reg[0] SLICE_X3Y79/AQ SLICE_X3Y79/A3 SLICE_X2Y79/AX 
ROUTE reg[0] CLBLM_R_X3Y79/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X3Y79/INT_R.LOGIC_OUTS0->>IMUX0 CLBLM_R_X3Y79/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X3Y79/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X3Y79/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X3Y79/INT_R.BYP_BOUNCE0->>BYP_ALT1 INT_R_X3Y79/INT_R.BYP_ALT1->>BYP1 CLBLM_R_X3Y79/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX
INTRASITE reg[0]_i_1_n_0
INTERSITE reg[10] SLICE_X2Y81/BQ SLICE_X3Y81/B4 SLICE_X2Y81/B6 
ROUTE reg[10] CLBLM_R_X3Y81/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X3Y81/INT_R.LOGIC_OUTS5->>FAN_ALT2 INT_R_X3Y81/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X3Y81/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X3Y81/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X3Y81/INT_R.BYP_BOUNCE0->>IMUX12 CLBLM_R_X3Y81/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X3Y81/INT_R.LOGIC_OUTS5->>IMUX26 CLBLM_R_X3Y81/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4
INTERSITE reg[11] SLICE_X2Y81/CQ SLICE_X3Y81/B6 SLICE_X2Y81/C6 
ROUTE reg[11] CLBLM_R_X3Y81/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X3Y81/INT_R.LOGIC_OUTS6->>FAN_ALT5 INT_R_X3Y81/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X3Y81/INT_R.FAN_BOUNCE5->>IMUX35 CLBLM_R_X3Y81/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_R_X3Y81/INT_R.LOGIC_OUTS6->>IMUX13 CLBLM_R_X3Y81/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6
INTERSITE reg[12] SLICE_X2Y81/D6 SLICE_X3Y81/A2 SLICE_X2Y81/DQ 
ROUTE reg[12] CLBLM_R_X3Y81/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_R_X3Y81/INT_R.LOGIC_OUTS7->>WR1BEG_S0 INT_L_X2Y81/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_L_X2Y81/INT_L.SR1BEG_S0->>ER1BEG1 INT_R_X3Y81/INT_R.ER1END1->>IMUX3 CLBLM_R_X3Y81/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X3Y81/INT_R.ER1END1->>IMUX43 CLBLM_R_X3Y81/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6
INTERSITE reg[13] SLICE_X4Y82/CX SLICE_X2Y82/AQ SLICE_X3Y81/A6 SLICE_X2Y82/A6 
ROUTE reg[13] CLBLM_R_X3Y82/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X3Y82/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X3Y82/INT_R.NL1BEG_N3->>EL1BEG2 INT_L_X4Y82/INT_L.EL1END2->>BYP_ALT2 INT_L_X4Y82/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X4Y82/INT_L.BYP_BOUNCE2->>BYP_ALT3 INT_L_X4Y82/INT_L.BYP_ALT3->>BYP_L3 CLBLL_L_X4Y82/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX INT_R_X3Y82/INT_R.NL1BEG_N3->>FAN_ALT1 INT_R_X3Y82/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X3Y82/INT_R.FAN_BOUNCE1->>IMUX4 CLBLM_R_X3Y82/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X3Y82/INT_R.LOGIC_OUTS4->>FAN_ALT4 INT_R_X3Y82/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X3Y81/INT_R.FAN_BOUNCE_S3_4->>IMUX5 CLBLM_R_X3Y81/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6
INTERSITE reg[14] SLICE_X4Y82/DX SLICE_X3Y81/A1 SLICE_X2Y82/BQ SLICE_X2Y82/B6 
ROUTE reg[14] CLBLM_R_X3Y82/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X3Y82/INT_R.LOGIC_OUTS5->>SR1BEG2 INT_R_X3Y81/INT_R.SR1END2->>ER1BEG3 INT_L_X4Y81/INT_L.ER1END3->>NR1BEG3 INT_L_X4Y82/INT_L.NR1END3->>BYP_ALT6 INT_L_X4Y82/INT_L.BYP_ALT6->>BYP_L6 CLBLL_L_X4Y82/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX INT_R_X3Y82/INT_R.LOGIC_OUTS5->>FAN_ALT2 INT_R_X3Y82/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X3Y81/INT_R.FAN_BOUNCE_S3_2->>IMUX6 CLBLM_R_X3Y81/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_R_X3Y82/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X3Y82/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X3Y82/INT_R.BYP_BOUNCE0->>IMUX12 CLBLM_R_X3Y82/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6
INTERSITE reg[14]_i_1_n_0 SLICE_X2Y82/SR SLICE_X3Y81/A SLICE_X2Y80/SR SLICE_X2Y79/SR SLICE_X3Y79/SR SLICE_X2Y81/SR 
ROUTE reg[14]_i_1_n_0 CLBLM_R_X3Y81/CLBLM_R.CLBLM_L_A->>CLBLM_L_AMUX CLBLM_R_X3Y81/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X3Y81/INT_R.LOGIC_OUTS16->>NR1BEG2 INT_R_X3Y82/INT_R.NR1END2->>CTRL1 CLBLM_R_X3Y82/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X3Y81/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X3Y81/INT_R.LOGIC_OUTS8->>SR1BEG1 INT_R_X3Y80/INT_R.SR1END1->>SR1BEG2 INT_R_X3Y79/INT_R.SR1END2->>CTRL1 CLBLM_R_X3Y79/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_R_X3Y79/INT_R.SR1END2->>CTRL0 CLBLM_R_X3Y79/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_R_X3Y81/INT_R.LOGIC_OUTS8->>FAN_ALT4 INT_R_X3Y81/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X3Y80/INT_R.FAN_BOUNCE_S3_4->>FAN_ALT1 INT_R_X3Y80/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X3Y80/INT_R.FAN_BOUNCE1->>CTRL1 CLBLM_R_X3Y80/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_R_X3Y81/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X3Y81/INT_R.NL1BEG_N3->>FAN_ALT1 INT_R_X3Y81/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X3Y81/INT_R.FAN_BOUNCE1->>CTRL1 CLBLM_R_X3Y81/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR
INTERSITE reg[14]_i_2_n_0 SLICE_X3Y81/A4 SLICE_X3Y81/B 
ROUTE reg[14]_i_2_n_0 CLBLM_R_X3Y81/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X3Y81/INT_R.LOGIC_OUTS9->>IMUX10 CLBLM_R_X3Y81/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4
INTERSITE reg[14]_i_3_n_0 SLICE_X3Y81/A5 SLICE_X3Y79/A 
ROUTE reg[14]_i_3_n_0 CLBLM_R_X3Y79/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X3Y79/INT_R.LOGIC_OUTS8->>NN2BEG0 INT_R_X3Y81/INT_R.NN2END0->>IMUX9 CLBLM_R_X3Y81/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5
INTERSITE reg[14]_i_4_n_0 SLICE_X3Y80/A SLICE_X3Y81/A3 
ROUTE reg[14]_i_4_n_0 CLBLM_R_X3Y80/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X3Y80/INT_R.LOGIC_OUTS8->>NR1BEG0 INT_R_X3Y81/INT_R.NR1END0->>IMUX0 CLBLM_R_X3Y81/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3
INTERSITE reg[1] SLICE_X3Y79/A5 SLICE_X2Y79/A3 SLICE_X2Y79/AQ 
ROUTE reg[1] CLBLM_R_X3Y79/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X3Y79/INT_R.LOGIC_OUTS4->>IMUX9 CLBLM_R_X3Y79/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X3Y79/INT_R.LOGIC_OUTS4->>IMUX1 CLBLM_R_X3Y79/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3
INTERSITE reg[2] SLICE_X2Y79/BQ SLICE_X2Y79/B6 SLICE_X3Y79/A4 
ROUTE reg[2] CLBLM_R_X3Y79/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X3Y79/INT_R.LOGIC_OUTS5->>SW2BEG1 INT_L_X2Y78/INT_L.SW2END1->>ER1BEG2 INT_R_X3Y78/INT_R.ER1END2->>NR1BEG2 INT_R_X3Y79/INT_R.NR1END2->>IMUX12 CLBLM_R_X3Y79/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X3Y79/INT_R.LOGIC_OUTS5->>IMUX10 CLBLM_R_X3Y79/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4
INTERSITE reg[3] SLICE_X2Y79/CQ SLICE_X3Y79/A2 SLICE_X2Y79/C6 
ROUTE reg[3] CLBLM_R_X3Y79/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X3Y79/INT_R.LOGIC_OUTS6->>FAN_ALT5 INT_R_X3Y79/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X3Y79/INT_R.FAN_BOUNCE5->>IMUX3 CLBLM_R_X3Y79/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X3Y79/INT_R.FAN_BOUNCE5->>IMUX35 CLBLM_R_X3Y79/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6
INTERSITE reg[4] SLICE_X3Y80/A2 SLICE_X2Y79/DQ SLICE_X2Y79/D6 
ROUTE reg[4] CLBLM_R_X3Y79/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_R_X3Y79/INT_R.LOGIC_OUTS7->>SW2BEG3 INT_L_X2Y79/INT_L.SW2END_N0_3->>NL1BEG_N3 INT_L_X2Y79/INT_L.NL1BEG_N3->>EL1BEG2 INT_R_X3Y79/INT_R.EL1END2->>IMUX43 CLBLM_R_X3Y79/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X3Y79/INT_R.LOGIC_OUTS7->>NL1BEG2 INT_R_X3Y80/INT_R.NL1END2->>IMUX3 CLBLM_R_X3Y80/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2
INTERSITE reg[5] SLICE_X3Y80/A5 SLICE_X2Y80/A6 SLICE_X2Y80/AQ 
ROUTE reg[5] CLBLM_R_X3Y80/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X3Y80/INT_R.LOGIC_OUTS4->>WL1BEG_N3 INT_L_X2Y80/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X2Y80/INT_L.NL1BEG_N3->>EL1BEG2 INT_R_X3Y80/INT_R.EL1END2->>IMUX4 CLBLM_R_X3Y80/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X3Y80/INT_R.LOGIC_OUTS4->>IMUX9 CLBLM_R_X3Y80/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5
INTERSITE reg[6] SLICE_X2Y80/BQ SLICE_X2Y80/B6 SLICE_X3Y80/A4 
ROUTE reg[6] CLBLM_R_X3Y80/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X3Y80/INT_R.LOGIC_OUTS5->>FAN_ALT2 INT_R_X3Y80/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X3Y80/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X3Y80/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X3Y80/INT_R.BYP_BOUNCE0->>IMUX12 CLBLM_R_X3Y80/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X3Y80/INT_R.LOGIC_OUTS5->>IMUX10 CLBLM_R_X3Y80/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4
INTERSITE reg[7] SLICE_X2Y80/CQ SLICE_X3Y80/A6 SLICE_X2Y80/C6 
ROUTE reg[7] CLBLM_R_X3Y80/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X3Y80/INT_R.LOGIC_OUTS6->>FAN_ALT5 INT_R_X3Y80/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X3Y80/INT_R.FAN_BOUNCE5->>IMUX35 CLBLM_R_X3Y80/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_R_X3Y80/INT_R.LOGIC_OUTS6->>IMUX5 CLBLM_R_X3Y80/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6
INTERSITE reg[8] SLICE_X2Y80/DQ SLICE_X3Y81/B2 SLICE_X2Y80/D6 
ROUTE reg[8] CLBLM_R_X3Y80/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_R_X3Y80/INT_R.LOGIC_OUTS7->>WR1BEG_S0 INT_L_X2Y80/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_L_X2Y80/INT_L.SR1BEG_S0->>ER1BEG1 INT_R_X3Y80/INT_R.ER1END1->>IMUX43 CLBLM_R_X3Y80/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X3Y80/INT_R.LOGIC_OUTS7->>NL1BEG2 INT_R_X3Y81/INT_R.NL1END2->>IMUX19 CLBLM_R_X3Y81/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2
INTERSITE reg[9] SLICE_X2Y81/AQ SLICE_X2Y81/A6 SLICE_X3Y81/B5 
ROUTE reg[9] CLBLM_R_X3Y81/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X3Y81/INT_R.LOGIC_OUTS4->>WL1BEG_N3 INT_L_X2Y81/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X2Y81/INT_L.NL1BEG_N3->>EL1BEG2 INT_R_X3Y81/INT_R.EL1END2->>IMUX4 CLBLM_R_X3Y81/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X3Y81/INT_R.LOGIC_OUTS4->>IMUX25 CLBLM_R_X3Y81/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5
INTRASITE rst
INTERSITE rst_IBUF SLICE_X3Y100/SR SLICE_X3Y98/SR SLICE_X5Y88/SR SLICE_X0Y113/SR SLICE_X9Y94/SR SLICE_X11Y93/SR SLICE_X4Y65/SR SLICE_X0Y79/SR SLICE_X3Y67/SR SLICE_X1Y97/SR SLICE_X2Y89/SR SLICE_X7Y93/SR SLICE_X2Y90/SR SLICE_X1Y111/SR SLICE_X2Y64/SR SLICE_X0Y94/SR K17/I SLICE_X6Y90/SR SLICE_X5Y92/SR SLICE_X0Y63/SR SLICE_X0Y111/SR SLICE_X11Y91/SR SLICE_X3Y91/SR SLICE_X4Y63/SR SLICE_X7Y96/SR SLICE_X2Y93/SR SLICE_X0Y77/SR SLICE_X3Y65/SR SLICE_X0Y72/SR SLICE_X7Y91/SR SLICE_X1Y90/SR SLICE_X6Y93/SR SLICE_X1Y89/SR SLICE_X2Y62/SR SLICE_X0Y92/SR SLICE_X1Y64/SR SLICE_X0Y66/SR SLICE_X3Y101/SR SLICE_X3Y99/SR SLICE_X5Y90/SR SLICE_X5Y89/SR SLICE_X11Y94/SR SLICE_X4Y92/SR SLICE_X5Y64/SR SLICE_X7Y79/SR SLICE_X3Y94/SR SLICE_X4Y66/SR SLICE_X1Y98/SR SLICE_X0Y75/SR SLICE_X5Y78/SR SLICE_X2Y91/SR SLICE_X3Y63/SR SLICE_X1Y112/SR SLICE_X2Y65/SR SLICE_X0Y95/SR SLICE_X6Y91/SR SLICE_X1Y62/SR SLICE_X0Y89/SR SLICE_X0Y64/SR SLICE_X3Y97/SR SLICE_X5Y87/SR SLICE_X0Y112/SR SLICE_X11Y92/SR SLICE_X7Y77/SR SLICE_X9Y93/SR SLICE_X3Y92/SR SLICE_X4Y64/SR SLICE_X0Y78/SR SLICE_X7Y97/SR SLICE_X3Y66/SR SLICE_X8Y90/SR SLICE_X2Y88/SR SLICE_X2Y63/SR SLICE_X6Y94/SR SLICE_X5Y96/SR SLICE_X1Y65/SR SLICE_X0Y93/SR SLICE_X0Y67/SR SLICE_X5Y91/SR SLICE_X0Y62/SR SLICE_X5Y65/SR SLICE_X0Y109/SR SLICE_X0Y110/SR SLICE_X3Y89/SR SLICE_X6Y77/SR SLICE_X3Y90/SR SLICE_X3Y64/SR SLICE_X0Y76/SR SLICE_X2Y92/SR SLICE_X6Y97/SR SLICE_X1Y94/SR SLICE_X2Y66/SR SLICE_X1Y113/SR SLICE_X7Y90/SR SLICE_X5Y94/SR SLICE_X1Y63/SR SLICE_X0Y65/SR 
ROUTE rst_IBUF LIOI3_X0Y97/LIOI3.LIOI_IBUF0->LIOI_I0 LIOI3_X0Y97/LIOI3.LIOI_I0->LIOI_ILOGIC0_D LIOI3_X0Y97/LIOI3.LIOI_ILOGIC0_D->>IOI_ILOGIC0_O LIOI3_X0Y97/LIOI3.IOI_ILOGIC0_O->>IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y98/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y98/INT_L.LOGIC_OUTS_L18->>ER1BEG1 INT_R_X1Y98/INT_R.ER1END1->>SE2BEG1 INT_L_X2Y97/INT_L.SE2END1->>SE2BEG1 INT_R_X3Y96/INT_R.SE2END1->>SL1BEG1 INT_R_X3Y95/INT_R.SL1END1->>SR1BEG2 INT_R_X3Y94/INT_R.SR1END2->>CTRL0 CLBLM_R_X3Y94/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_R_X3Y96/INT_R.SE2END1->>ER1BEG2 INT_L_X4Y96/INT_L.ER1END2->>CTRL_L0 CLBLL_L_X4Y96/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR INT_L_X2Y97/INT_L.SE2END1->>SL1BEG1 INT_L_X2Y96/INT_L.SL1END1->>SS2BEG1 INT_L_X2Y94/INT_L.SS2END1->>SL1BEG1 INT_L_X2Y93/INT_L.SL1END1->>SL1BEG1 INT_L_X2Y92/INT_L.SL1END1->>SL1BEG1 INT_L_X2Y91/INT_L.SL1END1->>SL1BEG1 INT_L_X2Y90/INT_L.SL1END1->>ER1BEG2 INT_R_X3Y90/INT_R.ER1END2->>CTRL1 CLBLM_R_X3Y90/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_R_X3Y90/INT_R.ER1END2->>CTRL0 CLBLM_R_X3Y90/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_L_X2Y90/INT_L.SL1END1->>SR1BEG2 INT_L_X2Y89/INT_L.SR1END2->>CTRL_L1 CLBLL_L_X2Y89/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_L_X2Y89/INT_L.SR1END2->>CTRL_L0 CLBLL_L_X2Y89/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR INT_L_X2Y90/INT_L.SL1END1->>SL1BEG1 INT_L_X2Y89/INT_L.SL1END1->>SL1BEG1 INT_L_X2Y88/INT_L.SL1END1->>ER1BEG2 INT_R_X3Y88/INT_R.ER1END2->>SS2BEG2 INT_R_X3Y86/INT_R.SS2END2->>SS6BEG2 INT_R_X3Y80/INT_R.SS6END2->>SL1BEG2 INT_R_X3Y79/INT_R.SL1END2->>WL1BEG1 INT_L_X2Y79/INT_L.WL1END1->>SW2BEG1 INT_R_X1Y78/INT_R.SW2END1->>EE4BEG1 INT_R_X5Y78/INT_R.EE4END1->>NE2BEG1 INT_L_X6Y79/INT_L.NE2END1->>WR1BEG2 INT_R_X5Y79/INT_R.WR1END2->>CTRL0 CLBLM_R_X5Y79/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_R_X5Y78/INT_R.EE4END1->>WR1BEG2 INT_L_X4Y78/INT_L.WR1END2->>CTRL_L0 CLBLL_L_X4Y78/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR INT_R_X1Y78/INT_R.SW2END1->>SL1BEG1 INT_R_X1Y77/INT_R.SL1END1->>SL1BEG1 INT_R_X1Y76/INT_R.SL1END1->>ER1BEG2 INT_L_X2Y76/INT_L.ER1END2->>CTRL_L1 CLBLL_L_X2Y76/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_R_X1Y76/INT_R.SL1END1->>SL1BEG1 INT_R_X1Y75/INT_R.SL1END1->>ER1BEG2 INT_L_X2Y75/INT_L.ER1END2->>CTRL_L1 CLBLL_L_X2Y75/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_R_X1Y75/INT_R.SL1END1->>SE2BEG1 INT_L_X2Y74/INT_L.SE2END1->>SS6BEG1 INT_L_X2Y68/INT_L.SS6END1->>SL1BEG1 INT_L_X2Y67/INT_L.SL1END1->>ER1BEG2 INT_R_X3Y67/INT_R.ER1END2->>SS2BEG2 INT_R_X3Y65/INT_R.SS2END2->>SS2BEG2 INT_R_X3Y63/INT_R.SS2END2->>NR1BEG2 INT_R_X3Y64/INT_R.NR1END2->>NR1BEG2 INT_R_X3Y65/INT_R.NR1END2->>NR1BEG2 INT_R_X3Y66/INT_R.NR1END2->>NL1BEG1 INT_R_X3Y67/INT_R.NL1END1->>WR1BEG2 INT_L_X2Y67/INT_L.WR1END2->>CTRL_L1 CLBLL_L_X2Y67/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_R_X3Y66/INT_R.NR1END2->>CTRL1 CLBLM_R_X3Y66/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_R_X3Y66/INT_R.NR1END2->>CTRL0 CLBLM_R_X3Y66/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_R_X3Y65/INT_R.NR1END2->>CTRL1 CLBLM_R_X3Y65/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_R_X3Y65/INT_R.NR1END2->>CTRL0 CLBLM_R_X3Y65/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_R_X3Y64/INT_R.NR1END2->>CTRL1 CLBLM_R_X3Y64/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_R_X3Y64/INT_R.NR1END2->>CTRL0 CLBLM_R_X3Y64/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_R_X3Y67/INT_R.ER1END2->>CTRL0 CLBLM_R_X3Y67/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_L_X2Y67/INT_L.SL1END1->>SR1BEG2 INT_L_X2Y66/INT_L.SR1END2->>CTRL_L1 CLBLL_L_X2Y66/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_L_X2Y66/INT_L.SR1END2->>SS2BEG2 INT_L_X2Y64/INT_L.SS2END2->>FAN_ALT1 INT_L_X2Y64/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X2Y64/INT_L.FAN_BOUNCE1->>CTRL_L1 CLBLL_L_X2Y64/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_L_X2Y64/INT_L.FAN_BOUNCE1->>CTRL_L0 CLBLL_L_X2Y64/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR INT_L_X2Y64/INT_L.SS2END2->>SS2BEG2 INT_L_X2Y62/INT_L.SS2END2->>NR1BEG2 INT_L_X2Y63/INT_L.NR1END2->>EL1BEG1 INT_R_X3Y63/INT_R.EL1END1->>ER1BEG2 INT_L_X4Y63/INT_L.ER1END2->>CTRL_L1 CLBLL_L_X4Y63/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_L_X2Y63/INT_L.NR1END2->>CTRL_L1 CLBLL_L_X2Y63/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_L_X2Y63/INT_L.NR1END2->>CTRL_L0 CLBLL_L_X2Y63/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR INT_L_X2Y62/INT_L.SS2END2->>FAN_ALT1 INT_L_X2Y62/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X2Y62/INT_L.FAN_BOUNCE1->>CTRL_L1 CLBLL_L_X2Y62/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_L_X2Y62/INT_L.FAN_BOUNCE1->>CTRL_L0 CLBLL_L_X2Y62/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR INT_L_X2Y62/INT_L.SS2END2->>SE2BEG2 INT_R_X3Y61/INT_R.SE2END2->>NR1BEG2 INT_R_X3Y62/INT_R.NR1END2->>NR1BEG2 INT_R_X3Y63/INT_R.NR1END2->>CTRL1 CLBLM_R_X3Y63/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_R_X3Y63/INT_R.NR1END2->>CTRL0 CLBLM_R_X3Y63/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_R_X3Y62/INT_R.NR1END2->>CTRL1 CLBLM_R_X3Y62/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_L_X2Y64/INT_L.SS2END2->>NR1BEG2 INT_L_X2Y65/INT_L.NR1END2->>CTRL_L1 CLBLL_L_X2Y65/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_L_X2Y65/INT_L.NR1END2->>CTRL_L0 CLBLL_L_X2Y65/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR INT_L_X2Y65/INT_L.NR1END2->>EL1BEG1 INT_R_X3Y65/INT_R.EL1END1->>NE2BEG1 INT_L_X4Y66/INT_L.NE2END1->>SL1BEG1 INT_L_X4Y65/INT_L.SL1END1->>SR1BEG2 INT_L_X4Y64/INT_L.SR1END2->>CTRL_L1 CLBLL_L_X4Y64/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_L_X4Y64/INT_L.SR1END2->>CTRL_L0 CLBLL_L_X4Y64/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR INT_R_X3Y65/INT_R.EL1END1->>ER1BEG2 INT_L_X4Y65/INT_L.ER1END2->>NR1BEG2 INT_L_X4Y66/INT_L.NR1END2->>CTRL_L1 CLBLL_L_X4Y66/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_L_X4Y65/INT_L.ER1END2->>CTRL_L1 CLBLL_L_X4Y65/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_L_X4Y65/INT_L.ER1END2->>CTRL_L0 CLBLL_L_X4Y65/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR INT_L_X2Y74/INT_L.SE2END1->>SL1BEG1 INT_L_X2Y73/INT_L.SL1END1->>SR1BEG2 INT_L_X2Y72/INT_L.SR1END2->>CTRL_L1 CLBLL_L_X2Y72/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_R_X1Y77/INT_R.SL1END1->>ER1BEG2 INT_L_X2Y77/INT_L.ER1END2->>CTRL_L1 CLBLL_L_X2Y77/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_L_X2Y79/INT_L.WL1END1->>SR1BEG2 INT_L_X2Y78/INT_L.SR1END2->>SE2BEG2 INT_R_X3Y77/INT_R.SE2END2->>EL1BEG1 INT_L_X4Y77/INT_L.EL1END1->>ER1BEG2 INT_R_X5Y77/INT_R.ER1END2->>CTRL1 CLBLM_R_X5Y77/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_R_X5Y77/INT_R.ER1END2->>CTRL0 CLBLM_R_X5Y77/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_L_X2Y78/INT_L.SR1END2->>CTRL_L1 CLBLL_L_X2Y78/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_R_X3Y80/INT_R.SS6END2->>WL1BEG1 INT_L_X2Y80/INT_L.WL1END1->>SR1BEG2 INT_L_X2Y79/INT_L.SR1END2->>CTRL_L1 CLBLL_L_X2Y79/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_R_X3Y88/INT_R.ER1END2->>CTRL1 CLBLM_R_X3Y88/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_L_X2Y89/INT_L.SL1END1->>ER1BEG2 INT_R_X3Y89/INT_R.ER1END2->>CTRL1 CLBLM_R_X3Y89/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_R_X3Y89/INT_R.ER1END2->>CTRL0 CLBLM_R_X3Y89/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_L_X2Y90/INT_L.SL1END1->>SE2BEG1 INT_R_X3Y89/INT_R.SE2END1->>SL1BEG1 INT_R_X3Y88/INT_R.SL1END1->>SL1BEG1 INT_R_X3Y87/INT_R.SL1END1->>ER1BEG2 INT_L_X4Y87/INT_L.ER1END2->>CTRL_L0 CLBLL_L_X4Y87/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR INT_R_X3Y88/INT_R.SL1END1->>ER1BEG2 INT_L_X4Y88/INT_L.ER1END2->>CTRL_L0 CLBLL_L_X4Y88/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR INT_R_X3Y89/INT_R.SE2END1->>ER1BEG2 INT_L_X4Y89/INT_L.ER1END2->>CTRL_L0 CLBLL_L_X4Y89/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR INT_L_X2Y91/INT_L.SL1END1->>SR1BEG2 INT_L_X2Y90/INT_L.SR1END2->>CTRL_L0 CLBLL_L_X2Y90/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR INT_L_X2Y91/INT_L.SL1END1->>ER1BEG2 INT_R_X3Y91/INT_R.ER1END2->>CTRL0 CLBLM_R_X3Y91/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_R_X3Y91/INT_R.ER1END2->>CTRL1 CLBLM_R_X3Y91/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_L_X2Y91/INT_L.SL1END1->>SE2BEG1 INT_R_X3Y90/INT_R.SE2END1->>ER1BEG2 INT_L_X4Y90/INT_L.ER1END2->>CTRL_L0 CLBLL_L_X4Y90/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR INT_L_X2Y92/INT_L.SL1END1->>ER1BEG2 INT_R_X3Y92/INT_R.ER1END2->>SE2BEG2 INT_L_X4Y91/INT_L.SE2END2->>EE4BEG2 INT_L_X8Y91/INT_L.EE4END2->>CTRL_L0 CLBLM_L_X8Y91/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR INT_L_X8Y91/INT_L.EE4END2->>NR1BEG2 INT_L_X8Y92/INT_L.NR1END2->>NR1BEG2 INT_L_X8Y93/INT_L.NR1END2->>NN2BEG2 INT_L_X8Y95/INT_L.NN2END2->>SR1BEG2 INT_L_X8Y94/INT_L.SR1END2->>CTRL_L0 CLBLM_L_X8Y94/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR INT_L_X8Y93/INT_L.NR1END2->>CTRL_L0 CLBLM_L_X8Y93/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR INT_L_X8Y92/INT_L.NR1END2->>CTRL_L0 CLBLM_L_X8Y92/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR INT_L_X4Y91/INT_L.SE2END2->>NR1BEG2 INT_L_X4Y92/INT_L.NR1END2->>CTRL_L1 CLBLL_L_X4Y92/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_L_X4Y92/INT_L.NR1END2->>CTRL_L0 CLBLL_L_X4Y92/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR INT_R_X3Y92/INT_R.ER1END2->>CTRL1 CLBLM_R_X3Y92/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_R_X3Y92/INT_R.ER1END2->>CTRL0 CLBLM_R_X3Y92/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_L_X2Y93/INT_L.SL1END1->>SR1BEG2 INT_L_X2Y92/INT_L.SR1END2->>CTRL_L1 CLBLL_L_X2Y92/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_L_X2Y93/INT_L.SL1END1->>ER1BEG2 INT_R_X3Y93/INT_R.ER1END2->>CTRL1 CLBLM_R_X3Y93/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_L_X2Y94/INT_L.SS2END1->>SR1BEG2 INT_L_X2Y93/INT_L.SR1END2->>CTRL_L1 CLBLL_L_X2Y93/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_L_X2Y96/INT_L.SL1END1->>SL1BEG1 INT_L_X2Y95/INT_L.SL1END1->>SR1BEG2 INT_L_X2Y94/INT_L.SR1END2->>CTRL_L1 CLBLL_L_X2Y94/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_L_X2Y94/INT_L.SR1END2->>CTRL_L0 CLBLL_L_X2Y94/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR INT_L_X2Y96/INT_L.SL1END1->>SR1BEG2 INT_L_X2Y95/INT_L.SR1END2->>CTRL_L1 CLBLL_L_X2Y95/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_L_X2Y97/INT_L.SE2END1->>ER1BEG2 INT_R_X3Y97/INT_R.ER1END2->>EL1BEG1 INT_L_X4Y97/INT_L.EL1END1->>SL1BEG1 INT_L_X4Y96/INT_L.SL1END1->>ER1BEG2 INT_R_X5Y96/INT_R.ER1END2->>CTRL0 CLBLM_R_X5Y96/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_L_X4Y96/INT_L.SL1END1->>SL1BEG1 INT_L_X4Y95/INT_L.SL1END1->>SL1BEG1 INT_L_X4Y94/INT_L.SL1END1->>ER1BEG2 INT_R_X5Y94/INT_R.ER1END2->>SS2BEG2 INT_R_X5Y92/INT_R.SS2END2->>NR1BEG2 INT_R_X5Y93/INT_R.NR1END2->>CTRL1 CLBLM_R_X5Y93/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_R_X5Y93/INT_R.NR1END2->>CTRL0 CLBLM_R_X5Y93/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_R_X5Y92/INT_R.SS2END2->>SS2BEG2 INT_R_X5Y90/INT_R.SS2END2->>FAN_ALT1 INT_R_X5Y90/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X5Y90/INT_R.FAN_BOUNCE1->>CTRL0 CLBLM_R_X5Y90/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_R_X5Y90/INT_R.FAN_BOUNCE1->>CTRL1 CLBLM_R_X5Y90/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_R_X5Y90/INT_R.SS2END2->>NR1BEG2 INT_R_X5Y91/INT_R.NR1END2->>CTRL1 CLBLM_R_X5Y91/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_R_X5Y91/INT_R.NR1END2->>EL1BEG1 INT_L_X6Y91/INT_L.EL1END1->>SL1BEG1 INT_L_X6Y90/INT_L.SL1END1->>ER1BEG2 INT_R_X7Y90/INT_R.ER1END2->>CTRL1 CLBLM_R_X7Y90/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_R_X5Y91/INT_R.NR1END2->>CTRL0 CLBLM_R_X5Y91/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_R_X5Y91/INT_R.NR1END2->>NW2BEG2 INT_L_X4Y92/INT_L.NW2END2->>SR1BEG2 INT_L_X4Y91/INT_L.SR1END2->>CTRL_L0 CLBLL_L_X4Y91/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR INT_R_X5Y94/INT_R.ER1END2->>CTRL1 CLBLM_R_X5Y94/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_R_X5Y94/INT_R.ER1END2->>EL1BEG1 INT_L_X6Y94/INT_L.EL1END1->>ER1BEG2 INT_R_X7Y94/INT_R.ER1END2->>CTRL0 CLBLM_R_X7Y94/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_L_X6Y94/INT_L.EL1END1->>SL1BEG1 INT_L_X6Y93/INT_L.SL1END1->>ER1BEG2 INT_R_X7Y93/INT_R.ER1END2->>CTRL0 CLBLM_R_X7Y93/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_L_X4Y95/INT_L.SL1END1->>SR1BEG2 INT_L_X4Y94/INT_L.SR1END2->>CTRL_L0 CLBLL_L_X4Y94/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR INT_L_X4Y97/INT_L.EL1END1->>ER1BEG2 INT_R_X5Y97/INT_R.ER1END2->>CTRL0 CLBLM_R_X5Y97/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_R_X5Y97/INT_R.ER1END2->>CTRL1 CLBLM_R_X5Y97/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_R_X3Y97/INT_R.ER1END2->>CTRL0 CLBLM_R_X3Y97/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_R_X1Y98/INT_R.ER1END1->>ER1BEG2 INT_L_X2Y98/INT_L.ER1END2->>SE2BEG2 INT_R_X3Y97/INT_R.SE2END2->>NR1BEG2 INT_R_X3Y98/INT_R.NR1END2->>NN2BEG2 INT_R_X3Y100/INT_R.NN2END2->>NR1BEG2 INT_R_X3Y101/INT_R.NR1END2->>NW2BEG2 INT_L_X2Y102/INT_L.NW2END2->>NN6BEG2 INT_L_X2Y108/INT_L.NN6END2->>NR1BEG2 INT_L_X2Y109/INT_L.NR1END2->>NR1BEG2 INT_L_X2Y110/INT_L.NR1END2->>NR1BEG2 INT_L_X2Y111/INT_L.NR1END2->>NR1BEG2 INT_L_X2Y112/INT_L.NR1END2->>CTRL_L1 CLBLL_L_X2Y112/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_L_X2Y112/INT_L.NR1END2->>CTRL_L0 CLBLL_L_X2Y112/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR INT_L_X2Y112/INT_L.NR1END2->>NN2BEG2 INT_L_X2Y114/INT_L.NN2END2->>SR1BEG2 INT_L_X2Y113/INT_L.SR1END2->>CTRL_L1 CLBLL_L_X2Y113/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_L_X2Y113/INT_L.SR1END2->>CTRL_L0 CLBLL_L_X2Y113/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR INT_L_X2Y111/INT_L.NR1END2->>CTRL_L1 CLBLL_L_X2Y111/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_L_X2Y111/INT_L.NR1END2->>CTRL_L0 CLBLL_L_X2Y111/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR INT_L_X2Y110/INT_L.NR1END2->>CTRL_L1 CLBLL_L_X2Y110/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_L_X2Y109/INT_L.NR1END2->>CTRL_L1 CLBLL_L_X2Y109/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_R_X3Y101/INT_R.NR1END2->>CTRL0 CLBLM_R_X3Y101/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_R_X3Y98/INT_R.NR1END2->>NR1BEG2 INT_R_X3Y99/INT_R.NR1END2->>NN2BEG2 INT_R_X3Y101/INT_R.NN2END2->>SR1BEG2 INT_R_X3Y100/INT_R.SR1END2->>CTRL0 CLBLM_R_X3Y100/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_R_X3Y99/INT_R.NR1END2->>CTRL0 CLBLM_R_X3Y99/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_R_X3Y98/INT_R.NR1END2->>CTRL0 CLBLM_R_X3Y98/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_L_X2Y98/INT_L.ER1END2->>CTRL_L0 CLBLL_L_X2Y98/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR INT_L_X0Y98/INT_L.LOGIC_OUTS_L18->>SL1BEG0 INT_L_X0Y97/INT_L.SL1END0->>ER1BEG1 INT_R_X1Y97/INT_R.ER1END1->>ER1BEG2 INT_L_X2Y97/INT_L.ER1END2->>CTRL_L0 CLBLL_L_X2Y97/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR
INTRASITE rx_busy
INTERSITE rx_busy_OBUF SLICE_X4Y90/D L18/O 
ROUTE rx_busy_OBUF CLBLL_L_X4Y90/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X4Y90/INT_L.LOGIC_OUTS_L15->>WW4BEG3 INT_L_X0Y90/INT_L.WW4END3->>NL1BEG2 INT_L_X0Y91/INT_L.NL1END2->>NL1BEG1 INT_L_X0Y92/INT_L.NL1END1->>IMUX_L34 LIOI3_X0Y91/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y91/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y91/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0
INTERSITE rx_d1 SLICE_X2Y99/AQ SLICE_X4Y96/AX 
ROUTE rx_d1 CLBLM_R_X3Y99/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X3Y99/INT_R.LOGIC_OUTS4->>SE2BEG0 INT_L_X4Y98/INT_L.SE2END0->>SS2BEG0 INT_L_X4Y96/INT_L.SS2END0->>BYP_ALT1 INT_L_X4Y96/INT_L.BYP_ALT1->>BYP_L1 CLBLL_L_X4Y96/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX
INTERSITE rx_d2 SLICE_X4Y96/AQ SLICE_X7Y90/C2 SLICE_X6Y90/C6 SLICE_X4Y90/B5 SLICE_X7Y90/B2 
ROUTE rx_d2 CLBLL_L_X4Y96/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X4Y96/INT_L.LOGIC_OUTS_L4->>SS6BEG0 INT_L_X4Y90/INT_L.SS6END0->>ER1BEG1 INT_R_X5Y90/INT_R.ER1END1->>SL1BEG1 INT_R_X5Y89/INT_R.SL1END1->>WL1BEG0 INT_L_X4Y89/INT_L.WL1END0->>NL1BEG0 INT_L_X4Y90/INT_L.NL1END0->>IMUX_L24 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 INT_R_X5Y90/INT_R.ER1END1->>IMUX19 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_R_X5Y90/INT_R.ER1END1->>IMUX35 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_R_X5Y90/INT_R.ER1END1->>IMUX20 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2
INTRASITE rx_in
INTERSITE rx_in_IBUF R11/I SLICE_X2Y99/A4 
ROUTE rx_in_IBUF LIOI3_SING_X0Y99/LIOI3_SING.LIOI_IBUF0->LIOI_I0 LIOI3_SING_X0Y99/LIOI3_SING.LIOI_I0->LIOI_ILOGIC0_D LIOI3_SING_X0Y99/LIOI3_SING.LIOI_ILOGIC0_D->>IOI_ILOGIC0_O LIOI3_SING_X0Y99/LIOI3_SING.IOI_ILOGIC0_O->>IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y99/IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y99/INT_L.LOGIC_OUTS_L18->>ER1BEG1 INT_R_X1Y99/INT_R.ER1END1->>EE2BEG1 INT_R_X3Y99/INT_R.EE2END1->>IMUX11 CLBLM_R_X3Y99/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4
INTERSITE score[0] SLICE_X1Y89/A2 SLICE_X0Y89/A4 SLICE_X3Y90/A1 SLICE_X1Y90/A5 SLICE_X2Y90/C4 SLICE_X1Y89/AX SLICE_X3Y89/C4 SLICE_X3Y91/D4 SLICE_X2Y88/A2 SLICE_X2Y90/BQ SLICE_X2Y90/B2 SLICE_X0Y91/A5 
ROUTE score[0] CLBLM_R_X3Y90/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X3Y90/INT_R.LOGIC_OUTS5->>WL1BEG0 INT_L_X2Y90/INT_L.WL1END0->>NL1BEG0 INT_L_X2Y91/INT_L.NL1END0->>NL1BEG_N3 INT_L_X2Y91/INT_L.NL1BEG_N3->>EL1BEG2 INT_R_X3Y91/INT_R.EL1END2->>BYP_ALT5 INT_R_X3Y91/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X3Y91/INT_R.BYP_BOUNCE5->>IMUX37 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_R_X3Y91/INT_R.EL1END2->>SE2BEG2 INT_L_X4Y90/INT_L.SE2END2->>SW2BEG2 INT_R_X3Y89/INT_R.SW2END2->>SR1BEG3 INT_R_X3Y88/INT_R.SR1END3->>WW2BEG3 INT_R_X1Y88/INT_R.WW2END3->>ER1BEG_S0 INT_L_X2Y89/INT_L.ER1END0->>BYP_ALT0 INT_L_X2Y89/INT_L.BYP_ALT0->>BYP_L0 CLBLL_L_X2Y89/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX INT_R_X3Y88/INT_R.SR1END3->>SR1BEG_S0 INT_R_X3Y88/INT_R.SR1BEG_S0->>IMUX2 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_R_X3Y89/INT_R.SW2END2->>IMUX21 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X2Y91/INT_L.NL1END0->>IMUX_L8 CLBLL_L_X2Y91/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X2Y90/INT_L.WL1END0->>IMUX_L9 CLBLL_L_X2Y90/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X2Y90/INT_L.WL1END0->>SR1BEG1 INT_L_X2Y89/INT_L.SR1END1->>IMUX_L3 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X2Y89/INT_L.SR1END1->>IMUX_L11 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 INT_R_X3Y90/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X3Y90/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X3Y90/INT_R.BYP_BOUNCE4->>IMUX28 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_R_X3Y90/INT_R.BYP_BOUNCE4->>IMUX6 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_R_X3Y90/INT_R.LOGIC_OUTS5->>IMUX18 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2
INTRASITE score[0]_i_1_n_0
INTERSITE score[1] SLICE_X2Y88/AX SLICE_X1Y90/A1 SLICE_X1Y89/A1 SLICE_X2Y89/A1 SLICE_X3Y89/A1 SLICE_X3Y90/A5 SLICE_X2Y90/C5 SLICE_X3Y91/D2 SLICE_X1Y91/A1 SLICE_X2Y90/B1 SLICE_X2Y90/BMUX SLICE_X2Y88/A5 
ROUTE score[1] CLBLM_R_X3Y90/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X3Y90/INT_R.LOGIC_OUTS21->>IMUX15 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X3Y90/INT_R.LOGIC_OUTS21->>IMUX31 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_R_X3Y90/INT_R.LOGIC_OUTS21->>NL1BEG2 INT_R_X3Y91/INT_R.NL1END2->>IMUX36 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_R_X3Y91/INT_R.NL1END2->>WR1BEG3 INT_L_X2Y91/INT_L.WR1END3->>IMUX_L6 CLBLL_L_X2Y91/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X2Y91/INT_L.WR1END3->>SR1BEG3 INT_L_X2Y90/INT_L.SR1END3->>SL1BEG3 INT_L_X2Y89/INT_L.SL1END3->>IMUX_L6 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 INT_R_X3Y90/INT_R.LOGIC_OUTS21->>SL1BEG3 INT_R_X3Y89/INT_R.SL1END3->>IMUX7 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_R_X3Y89/INT_R.SL1END3->>IMUX6 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_R_X3Y89/INT_R.SL1END3->>SS2BEG3 INT_R_X3Y88/INT_R.SS2END_N0_3->>IMUX8 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_R_X3Y90/INT_R.LOGIC_OUTS21->>WL1BEG2 INT_L_X2Y90/INT_L.WL1END2->>IMUX_L6 CLBLL_L_X2Y90/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 INT_R_X3Y90/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X3Y90/INT_R.SR1BEG_S0->>SE2BEG0 INT_L_X4Y89/INT_L.SE2END0->>SW2BEG0 INT_R_X3Y88/INT_R.SW2END0->>BYP_ALT1 INT_R_X3Y88/INT_R.BYP_ALT1->>BYP1 CLBLM_R_X3Y88/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_R_X3Y90/INT_R.SR1BEG_S0->>IMUX9 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5
INTRASITE score[1]_i_1_n_0
INTERSITE score[2] SLICE_X2Y88/B5 SLICE_X3Y89/B3 SLICE_X3Y90/B4 SLICE_X1Y90/A3 SLICE_X3Y91/D5 SLICE_X2Y89/A3 SLICE_X1Y89/B3 SLICE_X1Y90/AQ SLICE_X2Y88/BX SLICE_X2Y90/C6 SLICE_X1Y91/B3 
ROUTE score[2] CLBLL_L_X2Y90/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X2Y90/INT_L.LOGIC_OUTS_L0->>SE2BEG0 INT_R_X3Y89/INT_R.SE2END0->>IMUX16 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X3Y89/INT_R.SE2END0->>IMUX1 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X2Y90/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_R_X3Y91/INT_R.NE2END0->>NL1BEG_N3 INT_R_X3Y91/INT_R.NL1BEG_N3->>IMUX46 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X2Y90/INT_L.LOGIC_OUTS_L0->>SL1BEG0 INT_L_X2Y89/INT_L.SL1END0->>IMUX_L16 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 INT_L_X2Y89/INT_L.SL1END0->>SE2BEG0 INT_R_X3Y88/INT_R.SE2END0->>IMUX24 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X2Y90/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X2Y91/INT_L.NR1END0->>IMUX_L16 CLBLL_L_X2Y91/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 INT_L_X2Y90/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_R_X3Y90/INT_R.ER1END1->>SS2BEG1 INT_R_X3Y88/INT_R.SS2END1->>BYP_ALT4 INT_R_X3Y88/INT_R.BYP_ALT4->>BYP4 CLBLM_R_X3Y88/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_R_X3Y90/INT_R.ER1END1->>IMUX26 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_R_X3Y90/INT_R.ER1END1->>IMUX35 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X2Y90/INT_L.LOGIC_OUTS_L0->>IMUX_L0 CLBLL_L_X2Y90/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3
INTRASITE score[2]_i_1_n_0
INTERSITE score[3] SLICE_X2Y89/B5 SLICE_X0Y88/B1 SLICE_X3Y90/B5 SLICE_X1Y88/B1 SLICE_X1Y89/BX SLICE_X1Y90/AMUX SLICE_X1Y90/A2 SLICE_X2Y90/C2 SLICE_X2Y88/B4 SLICE_X0Y88/D5 SLICE_X3Y91/D1 SLICE_X0Y88/A1 SLICE_X4Y90/A5 SLICE_X0Y88/C1 SLICE_X1Y88/C1 SLICE_X1Y89/B2 SLICE_X1Y88/A5 
ROUTE score[3] CLBLL_L_X2Y90/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X2Y90/INT_L.LOGIC_OUTS_L16->>EL1BEG1 INT_R_X3Y90/INT_R.EL1END1->>EL1BEG0 INT_L_X4Y90/INT_L.EL1END0->>IMUX_L8 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X2Y90/INT_L.LOGIC_OUTS_L16->>SR1BEG3 INT_L_X2Y89/INT_L.SR1END3->>ER1BEG_S0 INT_R_X3Y90/INT_R.ER1END0->>SL1BEG0 INT_R_X3Y89/INT_R.SL1END0->>IMUX24 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_R_X3Y89/INT_R.SL1END0->>SR1BEG1 INT_R_X3Y88/INT_R.SR1END1->>WL1BEG0 INT_L_X2Y88/INT_L.WL1END0->>IMUX_L9 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X2Y88/INT_L.WL1END0->>IMUX_L32 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 INT_L_X2Y88/INT_L.WL1END0->>IMUX_L33 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 INT_R_X3Y88/INT_R.SR1END1->>IMUX27 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_R_X3Y90/INT_R.ER1END0->>BYP_ALT1 INT_R_X3Y90/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X3Y90/INT_R.BYP_BOUNCE1->>IMUX29 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_R_X3Y90/INT_R.ER1END0->>NR1BEG0 INT_R_X3Y91/INT_R.NR1END0->>IMUX41 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_R_X3Y90/INT_R.ER1END0->>IMUX25 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X2Y89/INT_L.SR1END3->>SL1BEG3 INT_L_X2Y88/INT_L.SL1END3->>IMUX_L15 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 INT_L_X2Y88/INT_L.SL1END3->>IMUX_L7 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 INT_L_X2Y88/INT_L.SL1END3->>IMUX_L14 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 INT_L_X2Y88/INT_L.SL1END3->>IMUX_L47 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 INT_L_X2Y89/INT_L.SR1END3->>FAN_ALT3 INT_L_X2Y89/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X2Y89/INT_L.FAN_BOUNCE3->>BYP_ALT5 INT_L_X2Y89/INT_L.BYP_ALT5->>BYP_L5 CLBLL_L_X2Y89/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX INT_L_X2Y89/INT_L.FAN_BOUNCE3->>IMUX_L19 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 INT_L_X2Y90/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 INT_L_X2Y90/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X2Y90/INT_L.FAN_BOUNCE5->>IMUX_L3 CLBLL_L_X2Y90/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2
INTRASITE score[3]_i_1_n_0
INTERSITE score[4] SLICE_X1Y89/CX SLICE_X1Y89/C4 SLICE_X2Y88/C5 SLICE_X2Y89/B1 SLICE_X2Y90/CQ SLICE_X3Y91/D6 SLICE_X3Y90/C4 SLICE_X2Y90/C1 SLICE_X2Y91/B2 SLICE_X0Y91/A1 
ROUTE score[4] CLBLM_R_X3Y90/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X3Y90/INT_R.LOGIC_OUTS6->>NL1BEG1 INT_R_X3Y91/INT_R.NL1END1->>IMUX42 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_R_X3Y91/INT_R.NL1END1->>IMUX18 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_R_X3Y90/INT_R.LOGIC_OUTS6->>SR1BEG3 INT_R_X3Y89/INT_R.SR1END3->>SL1BEG3 INT_R_X3Y88/INT_R.SL1END3->>IMUX31 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_R_X3Y89/INT_R.SR1END3->>WL1BEG2 INT_L_X2Y89/INT_L.WL1END2->>NN2BEG3 INT_L_X2Y91/INT_L.NN2END3->>IMUX_L7 CLBLL_L_X2Y91/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 INT_L_X2Y89/INT_L.WL1END2->>IMUX_L21 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 INT_L_X2Y89/INT_L.WL1END2->>BYP_ALT2 INT_L_X2Y89/INT_L.BYP_ALT2->>BYP_L2 CLBLL_L_X2Y89/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX INT_R_X3Y90/INT_R.SR1END_N3_3->>IMUX32 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_R_X3Y89/INT_R.SR1END3->>IMUX15 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X3Y90/INT_R.LOGIC_OUTS6->>IMUX21 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4
INTRASITE score[4]_i_1_n_0
INTERSITE score[5] SLICE_X3Y91/A3 SLICE_X2Y88/CX SLICE_X2Y89/C4 SLICE_X3Y91/AQ SLICE_X1Y91/A4 SLICE_X2Y90/D1 SLICE_X2Y88/C3 SLICE_X1Y89/C3 SLICE_X3Y90/C1 
ROUTE score[5] CLBLM_R_X3Y91/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X3Y91/INT_R.LOGIC_OUTS0->>WR1BEG1 INT_L_X2Y91/INT_L.WR1END1->>IMUX_L10 CLBLL_L_X2Y91/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 INT_R_X3Y91/INT_R.LOGIC_OUTS0->>SL1BEG0 INT_R_X3Y90/INT_R.SL1END0->>WL1BEG_N3 INT_L_X2Y89/INT_L.WL1END3->>IMUX_L23 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 INT_R_X3Y90/INT_R.SL1END0->>SR1BEG1 INT_R_X3Y89/INT_R.SR1END1->>SR1BEG2 INT_R_X3Y88/INT_R.SR1END2->>BYP_ALT3 INT_R_X3Y88/INT_R.BYP_ALT3->>BYP3 CLBLM_R_X3Y88/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_R_X3Y88/INT_R.SR1END2->>IMUX22 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_R_X3Y89/INT_R.SR1END1->>IMUX28 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_R_X3Y90/INT_R.SL1END0->>IMUX40 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_R_X3Y90/INT_R.SL1END0->>IMUX33 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_R_X3Y91/INT_R.LOGIC_OUTS0->>IMUX0 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3
INTRASITE score[5]_i_1_n_0
INTERSITE score[6] SLICE_X2Y90/A1 SLICE_X3Y90/D2 SLICE_X2Y88/DX SLICE_X2Y89/C1 SLICE_X1Y91/B2 SLICE_X3Y91/AMUX SLICE_X1Y89/D2 SLICE_X2Y88/D2 SLICE_X3Y91/A2 
ROUTE score[6] CLBLM_R_X3Y91/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X3Y91/INT_R.LOGIC_OUTS16->>WL1BEG1 INT_L_X2Y91/INT_L.WL1END1->>IMUX_L19 CLBLL_L_X2Y91/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 INT_R_X3Y91/INT_R.LOGIC_OUTS16->>SR1BEG3 INT_R_X3Y90/INT_R.SR1END3->>SS2BEG3 INT_R_X3Y88/INT_R.SS2END3->>BYP_ALT6 INT_R_X3Y88/INT_R.BYP_ALT6->>BYP6 CLBLM_R_X3Y88/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_R_X3Y88/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X3Y89/INT_R.BYP_BOUNCE_N3_6->>IMUX32 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_R_X3Y90/INT_R.SR1END3->>IMUX7 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_R_X3Y91/INT_R.LOGIC_OUTS16->>SL1BEG2 INT_R_X3Y90/INT_R.SL1END2->>SW2BEG2 INT_L_X2Y89/INT_L.SW2END2->>IMUX_L36 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 INT_R_X3Y90/INT_R.SL1END2->>SL1BEG2 INT_R_X3Y89/INT_R.SL1END2->>SL1BEG2 INT_R_X3Y88/INT_R.SL1END2->>IMUX45 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_R_X3Y90/INT_R.SL1END2->>IMUX36 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_R_X3Y91/INT_R.LOGIC_OUTS16->>FAN_ALT5 INT_R_X3Y91/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X3Y91/INT_R.FAN_BOUNCE5->>IMUX3 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2
INTERSITE score[6]_i_10_n_0 SLICE_X4Y95/AMUX SLICE_X4Y95/D4 
ROUTE score[6]_i_10_n_0 CLBLL_L_X4Y95/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X4Y95/INT_L.LOGIC_OUTS_L20->>IMUX_L44 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4
INTERSITE score[6]_i_11_n_0 SLICE_X5Y95/B SLICE_X4Y95/D1 
ROUTE score[6]_i_11_n_0 CLBLL_L_X4Y95/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X4Y95/INT_L.LOGIC_OUTS_L9->>FAN_ALT2 INT_L_X4Y95/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X4Y95/INT_L.FAN_BOUNCE2->>IMUX_L40 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1
INTERSITE score[6]_i_12_n_0 SLICE_X4Y94/C6 SLICE_X4Y94/B 
ROUTE score[6]_i_12_n_0 CLBLL_L_X4Y94/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X4Y94/INT_L.LOGIC_OUTS_L13->>IMUX_L35 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6
INTRASITE score[6]_i_2_n_0
INTERSITE score[6]_i_3_n_0 SLICE_X2Y90/AMUX SLICE_X4Y93/B4 
ROUTE score[6]_i_3_n_0 CLBLM_R_X3Y90/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X3Y90/INT_R.LOGIC_OUTS20->>NE2BEG2 INT_L_X4Y91/INT_L.NE2END2->>NN2BEG2 INT_L_X4Y93/INT_L.NN2END2->>IMUX_L27 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4
INTERSITE score[6]_i_4_n_0 SLICE_X4Y95/D SLICE_X4Y93/B2 
ROUTE score[6]_i_4_n_0 CLBLL_L_X4Y95/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X4Y95/INT_L.LOGIC_OUTS_L15->>SS2BEG3 INT_L_X4Y93/INT_L.SS2END3->>SR1BEG_S0 INT_L_X4Y93/INT_L.SR1BEG_S0->>IMUX_L18 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2
INTERSITE score[6]_i_5_n_0 SLICE_X4Y93/C2 SLICE_X4Y95/B2 SLICE_X4Y93/B5 SLICE_X4Y94/C 
ROUTE score[6]_i_5_n_0 CLBLL_L_X4Y94/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X4Y94/INT_L.LOGIC_OUTS_L14->>SL1BEG2 INT_L_X4Y93/INT_L.SL1END2->>IMUX_L29 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 INT_L_X4Y93/INT_L.SL1END2->>FAN_ALT7 INT_L_X4Y93/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X4Y93/INT_L.FAN_BOUNCE7->>IMUX_L24 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X4Y94/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X4Y95/INT_L.NL1END1->>IMUX_L18 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2
INTERSITE score[6]_i_6_n_0 SLICE_X5Y91/D2 SLICE_X4Y93/C3 SLICE_X4Y93/AMUX SLICE_X4Y93/B6 
ROUTE score[6]_i_6_n_0 CLBLL_L_X4Y93/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X4Y93/INT_L.LOGIC_OUTS_L20->>IMUX_L12 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 INT_L_X4Y93/INT_L.LOGIC_OUTS_L20->>BYP_ALT2 INT_L_X4Y93/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X4Y93/INT_L.BYP_BOUNCE2->>IMUX_L22 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 INT_L_X4Y93/INT_L.LOGIC_OUTS_L20->>SS2BEG2 INT_L_X4Y91/INT_L.SS2END2->>IMUX_L36 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2
INTERSITE score[6]_i_7_n_0 SLICE_X3Y93/AMUX SLICE_X4Y93/B1 
ROUTE score[6]_i_7_n_0 CLBLM_R_X3Y93/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X3Y93/INT_R.LOGIC_OUTS16->>ER1BEG3 INT_L_X4Y93/INT_L.ER1END3->>IMUX_L15 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1
INTERSITE score[6]_i_8_n_0 SLICE_X3Y91/D SLICE_X3Y91/A1 
ROUTE score[6]_i_8_n_0 CLBLM_R_X3Y91/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X3Y91/INT_R.LOGIC_OUTS11->>IMUX6 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1
INTERSITE score[6]_i_9_n_0 SLICE_X5Y95/C SLICE_X4Y95/C2 SLICE_X4Y95/D2 
ROUTE score[6]_i_9_n_0 CLBLL_L_X4Y95/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X4Y95/INT_L.LOGIC_OUTS_L10->>IMUX_L45 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 INT_L_X4Y95/INT_L.LOGIC_OUTS_L10->>IMUX_L29 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2
INTERSITE score_next SLICE_X3Y91/CE SLICE_X4Y93/B SLICE_X4Y93/D6 SLICE_X1Y90/CE SLICE_X2Y90/CE SLICE_X5Y93/D3 
ROUTE score_next CLBLL_L_X4Y93/CLBLL_L.CLBLL_LL_B->>CLBLL_LL_BMUX CLBLL_L_X4Y93/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X4Y93/INT_L.LOGIC_OUTS_L21->>IMUX_L39 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X4Y93/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X4Y93/INT_L.LOGIC_OUTS_L13->>SS2BEG1 INT_L_X4Y91/INT_L.SS2END1->>SW2BEG1 INT_R_X3Y90/INT_R.SW2END1->>FAN_ALT7 INT_R_X3Y90/INT_R.FAN_ALT7->>FAN7 CLBLM_R_X3Y90/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X4Y93/INT_L.LOGIC_OUTS_L13->>SR1BEG2 INT_L_X4Y92/INT_L.SR1END2->>SL1BEG2 INT_L_X4Y91/INT_L.SL1END2->>WL1BEG1 INT_R_X3Y91/INT_R.WL1END1->>SW2BEG1 INT_L_X2Y90/INT_L.SW2END1->>FAN_ALT6 INT_L_X2Y90/INT_L.FAN_ALT6->>FAN_L6 CLBLL_L_X2Y90/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE INT_R_X3Y91/INT_R.WL1END1->>FAN_ALT6 INT_R_X3Y91/INT_R.FAN_ALT6->>FAN6 CLBLM_R_X3Y91/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X4Y93/INT_L.LOGIC_OUTS_L13->>IMUX_L43 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6
INTRASITE seg[0]
INTRASITE seg[1]
INTRASITE seg[2]
INTRASITE seg[3]
INTRASITE seg[4]
INTRASITE seg[5]
INTRASITE seg[6]
INTERSITE seg_OBUF[0] SLICE_X0Y88/A R15/O 
ROUTE seg_OBUF[0] CLBLL_L_X2Y88/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X2Y88/INT_L.LOGIC_OUTS_L12->>SS6BEG0 INT_L_X2Y82/INT_L.SS6END0->>SS6BEG0 INT_L_X2Y76/INT_L.SS6END0->>SW6BEG0 INT_L_X0Y72/INT_L.SW6END0->>NW2BEG1 INT_L_X0Y73/INT_L.NE2END1->>IMUX_L34 LIOI3_X0Y73/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y73/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y73/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1
INTERSITE seg_OBUF[1] P15/O SLICE_X0Y88/B 
ROUTE seg_OBUF[1] CLBLL_L_X2Y88/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X2Y88/INT_L.LOGIC_OUTS_L13->>SS2BEG1 INT_L_X2Y86/INT_L.SS2END1->>SW6BEG1 INT_L_X0Y82/INT_L.SW6END1->>SS6BEG1 INT_L_X0Y76/INT_L.SS6END1->>SS2BEG1 INT_L_X0Y74/INT_L.SS2END1->>IMUX_L34 LIOI3_X0Y73/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y73/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y73/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0
INTERSITE seg_OBUF[2] R17/O SLICE_X0Y88/C 
ROUTE seg_OBUF[2] CLBLL_L_X2Y88/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X2Y88/INT_L.LOGIC_OUTS_L14->>SS6BEG2 INT_L_X2Y82/INT_L.SS6END2->>SS6BEG2 INT_L_X2Y76/INT_L.SS6END2->>WL1BEG1 INT_R_X1Y76/INT_R.WL1END1->>SW2BEG1 INT_L_X0Y75/INT_L.SW2END1->>IMUX_L34 LIOI3_X0Y75/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y75/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y75/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1
INTERSITE seg_OBUF[3] SLICE_X1Y88/A P17/O 
ROUTE seg_OBUF[3] CLBLL_L_X2Y88/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X2Y88/INT_L.LOGIC_OUTS_L8->>SW6BEG0 INT_L_X0Y84/INT_L.SW6END0->>SS6BEG0 INT_L_X0Y78/INT_L.SS6END0->>SR1BEG1 INT_L_X0Y77/INT_L.SR1END1->>SL1BEG1 INT_L_X0Y76/INT_L.SL1END1->>IMUX_L34 LIOI3_X0Y75/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y75/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y75/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0
INTERSITE seg_OBUF[4] SLICE_X1Y88/B N16/O 
ROUTE seg_OBUF[4] CLBLL_L_X2Y88/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X2Y88/INT_L.LOGIC_OUTS_L9->>SS6BEG1 INT_L_X2Y82/INT_L.SS6END1->>SW6BEG1 INT_L_X0Y78/INT_L.SW6END1->>SL1BEG1 INT_L_X0Y77/INT_L.SL1END1->>IMUX_L34 LIOI3_X0Y77/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y77/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y77/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1
INTERSITE seg_OBUF[5] SLICE_X1Y88/C M17/O 
ROUTE seg_OBUF[5] CLBLL_L_X2Y88/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X2Y88/INT_L.LOGIC_OUTS_L10->>SW6BEG2 INT_L_X0Y84/INT_L.SW6END2->>SS6BEG2 INT_L_X0Y78/INT_L.SS6END2->>WL1BEG1 INT_L_X0Y78/INT_L.EL1END1->>NR1BEG1 INT_L_X0Y79/INT_L.NR1END1->>IMUX_L34 LIOI3_X0Y79/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y79/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y79/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1
INTERSITE seg_OBUF[6] M16/O SLICE_X0Y88/D 
ROUTE seg_OBUF[6] CLBLL_L_X2Y88/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X2Y88/INT_L.LOGIC_OUTS_L15->>SS2BEG3 INT_L_X2Y86/INT_L.SS2END3->>SS6BEG3 INT_L_X2Y80/INT_L.SS6END3->>WW2BEG3 INT_L_X0Y80/INT_L.WW2END3->>SR1BEG_S0 INT_L_X0Y80/INT_L.SR1BEG_S0->>IMUX_L34 LIOI3_X0Y79/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y79/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y79/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0
INTERSITE seg_OBUF[6]_inst_i_2_n_0 SLICE_X0Y88/C6 SLICE_X0Y88/D1 SLICE_X1Y88/A4 SLICE_X0Y91/A SLICE_X0Y88/B5 SLICE_X1Y88/B5 SLICE_X0Y88/A3 SLICE_X1Y88/C4 
ROUTE seg_OBUF[6]_inst_i_2_n_0 CLBLL_L_X2Y91/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X2Y91/INT_L.LOGIC_OUTS_L12->>SL1BEG0 INT_L_X2Y90/INT_L.SL1END0->>SS2BEG0 INT_L_X2Y88/INT_L.SS2END0->>IMUX_L25 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 INT_L_X2Y88/INT_L.SS2END0->>IMUX_L1 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 INT_L_X2Y88/INT_L.SS2END0->>IMUX_L40 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 INT_L_X2Y88/INT_L.SS2END0->>IMUX_L10 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 INT_L_X2Y88/INT_L.SS2END0->>BYP_ALT1 INT_L_X2Y88/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X2Y88/INT_L.BYP_BOUNCE1->>IMUX_L35 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 INT_L_X2Y88/INT_L.BYP_BOUNCE1->>IMUX_L21 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 INT_L_X2Y88/INT_L.SS2END0->>IMUX_L24 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5
INTERSITE seg_OBUF[6]_inst_i_3_n_0 SLICE_X1Y88/A3 SLICE_X0Y88/D2 SLICE_X1Y91/BMUX SLICE_X1Y88/C3 SLICE_X1Y88/B4 SLICE_X0Y88/A6 SLICE_X0Y88/B6 SLICE_X0Y88/C5 
ROUTE seg_OBUF[6]_inst_i_3_n_0 CLBLL_L_X2Y91/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X2Y91/INT_L.LOGIC_OUTS_L17->>SL1BEG3 INT_L_X2Y90/INT_L.SL1END3->>SS2BEG3 INT_L_X2Y88/INT_L.SS2END3->>IMUX_L23 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 INT_L_X2Y88/INT_L.SS2END3->>SR1BEG_S0 INT_L_X2Y88/INT_L.SR1BEG_S0->>IMUX_L26 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 INT_L_X2Y88/INT_L.SR1BEG_S0->>FAN_ALT2 INT_L_X2Y88/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X2Y88/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X2Y88/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X2Y88/INT_L.BYP_BOUNCE0->>BYP_ALT5 INT_L_X2Y88/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X2Y88/INT_L.BYP_BOUNCE5->>IMUX_L45 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 INT_L_X2Y88/INT_L.BYP_BOUNCE0->>IMUX_L12 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 INT_L_X2Y88/INT_L.BYP_BOUNCE0->>IMUX_L4 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 INT_L_X2Y88/INT_L.FAN_BOUNCE2->>IMUX_L0 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 INT_L_X2Y88/INT_L.SS2END3->>IMUX_L31 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5
INTERSITE seg_OBUF[6]_inst_i_4_n_0 SLICE_X1Y88/B6 SLICE_X1Y91/AMUX SLICE_X0Y88/C3 SLICE_X1Y88/C6 SLICE_X0Y88/A2 SLICE_X1Y88/A6 SLICE_X0Y88/D4 SLICE_X0Y88/B2 
ROUTE seg_OBUF[6]_inst_i_4_n_0 CLBLL_L_X2Y91/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X2Y91/INT_L.LOGIC_OUTS_L16->>SL1BEG2 INT_L_X2Y90/INT_L.SL1END2->>SS2BEG2 INT_L_X2Y88/INT_L.SS2END2->>IMUX_L44 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 INT_L_X2Y88/INT_L.SS2END2->>FAN_ALT1 INT_L_X2Y88/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X2Y88/INT_L.FAN_BOUNCE1->>IMUX_L18 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 INT_L_X2Y88/INT_L.FAN_BOUNCE1->>IMUX_L34 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 INT_L_X2Y88/INT_L.FAN_BOUNCE1->>IMUX_L2 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X2Y88/INT_L.SS2END2->>IMUX_L13 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X2Y88/INT_L.SS2END2->>IMUX_L22 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 INT_L_X2Y88/INT_L.SS2END2->>IMUX_L5 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6
INTERSITE seq_ram_reg_0_127_0_0_i_1_n_0 SLICE_X2Y96/CE SLICE_X4Y93/D SLICE_X2Y95/CE 
ROUTE seq_ram_reg_0_127_0_0_i_1_n_0 CLBLL_L_X4Y93/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X4Y93/INT_L.LOGIC_OUTS_L15->>NW2BEG3 INT_R_X3Y94/INT_R.NW2END3->>NL1BEG2 INT_R_X3Y95/INT_R.NL1END2->>NR1BEG2 INT_R_X3Y96/INT_R.NR1END2->>FAN_ALT7 INT_R_X3Y96/INT_R.FAN_ALT7->>FAN7 CLBLM_R_X3Y96/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_R_X3Y95/INT_R.NL1END2->>FAN_ALT7 INT_R_X3Y95/INT_R.FAN_ALT7->>FAN7 CLBLM_R_X3Y95/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE
INTERSITE seq_ram_reg_0_127_0_0_n_0 SLICE_X3Y95/A4 SLICE_X2Y96/AMUX 
ROUTE seq_ram_reg_0_127_0_0_n_0 CLBLM_R_X3Y96/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X3Y96/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X3Y95/INT_R.SR1END3->>SR1BEG_S0 INT_R_X3Y95/INT_R.SR1BEG_S0->>IMUX10 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4
INTERSITE seq_ram_reg_0_127_1_1_n_0 SLICE_X3Y95/A3 SLICE_X2Y95/AMUX 
ROUTE seq_ram_reg_0_127_1_1_n_0 CLBLM_R_X3Y95/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X3Y95/INT_R.LOGIC_OUTS20->>SW2BEG2 INT_L_X2Y94/INT_L.SW2END2->>ER1BEG3 INT_R_X3Y95/INT_R.ER1END_N3_3->>IMUX0 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3
INTERSITE seq_ram_reg_128_255_0_0_i_1_n_0 SLICE_X5Y93/D SLICE_X6Y96/CE SLICE_X6Y95/CE 
ROUTE seq_ram_reg_128_255_0_0_i_1_n_0 CLBLL_L_X4Y93/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X4Y93/INT_L.LOGIC_OUTS_L11->>NE2BEG3 INT_R_X5Y94/INT_R.NE2END3->>NL1BEG2 INT_R_X5Y95/INT_R.NL1END2->>NR1BEG2 INT_R_X5Y96/INT_R.NR1END2->>FAN_ALT7 INT_R_X5Y96/INT_R.FAN_ALT7->>FAN7 CLBLM_R_X5Y96/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_R_X5Y95/INT_R.NL1END2->>FAN_ALT7 INT_R_X5Y95/INT_R.FAN_ALT7->>FAN7 CLBLM_R_X5Y95/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE
INTERSITE seq_ram_reg_128_255_0_0_n_0 SLICE_X3Y95/A1 SLICE_X6Y96/AMUX 
ROUTE seq_ram_reg_128_255_0_0_n_0 CLBLM_R_X5Y96/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X5Y96/INT_R.LOGIC_OUTS20->>NW2BEG2 INT_L_X4Y97/INT_L.NW2END2->>SW2BEG1 INT_R_X3Y96/INT_R.SW2END1->>SR1BEG2 INT_R_X3Y95/INT_R.SR1END2->>IMUX6 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1
INTERSITE seq_ram_reg_128_255_1_1_n_0 SLICE_X6Y95/AMUX SLICE_X3Y95/A5 
ROUTE seq_ram_reg_128_255_1_1_n_0 CLBLM_R_X5Y95/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X5Y95/INT_R.LOGIC_OUTS20->>WW2BEG2 INT_R_X3Y95/INT_R.WW2END2->>FAN_ALT5 INT_R_X3Y95/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X3Y95/INT_R.FAN_BOUNCE5->>IMUX9 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5
INTERSITE seven_seg/anode_select[0] SLICE_X1Y88/B2 SLICE_X0Y91/B2 SLICE_X0Y88/B4 SLICE_X0Y88/D6 SLICE_X1Y91/B5 SLICE_X4Y82/CQ SLICE_X1Y88/A2 SLICE_X0Y88/A4 SLICE_X1Y88/C2 SLICE_X1Y91/A2 SLICE_X0Y88/C4 SLICE_X0Y91/A4 
ROUTE seven_seg/anode_select[0] CLBLL_L_X4Y82/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X4Y82/INT_L.LOGIC_OUTS_L6->>NN6BEG2 INT_L_X4Y88/INT_L.NN6END2->>WW2BEG1 INT_L_X2Y88/INT_L.WW2END1->>IMUX_L27 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 INT_L_X2Y88/INT_L.WW2END1->>NL1BEG1 INT_L_X2Y89/INT_L.NL1END1->>NN2BEG1 INT_L_X2Y91/INT_L.NN2END1->>IMUX_L25 CLBLL_L_X2Y91/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 INT_L_X2Y91/INT_L.NN2END1->>IMUX_L18 CLBLL_L_X2Y91/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 INT_L_X2Y91/INT_L.NN2END1->>IMUX_L11 CLBLL_L_X2Y91/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 INT_L_X2Y91/INT_L.NN2END1->>IMUX_L3 CLBLL_L_X2Y91/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X2Y88/INT_L.WW2END1->>IMUX_L43 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 INT_L_X2Y88/INT_L.WW2END1->>IMUX_L3 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X2Y88/INT_L.WW2END1->>IMUX_L28 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 INT_L_X2Y88/INT_L.WW2END1->>IMUX_L20 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 INT_L_X2Y88/INT_L.WW2END1->>IMUX_L19 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 INT_L_X2Y88/INT_L.WW2END1->>IMUX_L11 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4
INTERSITE seven_seg/anode_select[1] SLICE_X1Y88/C5 SLICE_X4Y82/DQ SLICE_X0Y88/B3 SLICE_X1Y88/B3 SLICE_X0Y88/D3 SLICE_X1Y91/B4 SLICE_X0Y91/B6 SLICE_X1Y88/A1 SLICE_X0Y88/C2 SLICE_X0Y91/A2 SLICE_X0Y88/A5 SLICE_X1Y91/A3 
ROUTE seven_seg/anode_select[1] CLBLL_L_X4Y82/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X4Y82/INT_L.LOGIC_OUTS_L7->>NN6BEG3 INT_L_X4Y88/INT_L.NN6END3->>WW2BEG2 INT_L_X2Y88/INT_L.WW2END2->>IMUX_L38 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 INT_L_X2Y88/INT_L.WW2END2->>NL1BEG2 INT_L_X2Y89/INT_L.NL1END2->>NN2BEG2 INT_L_X2Y91/INT_L.NN2END2->>FAN_ALT7 INT_L_X2Y91/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X2Y91/INT_L.FAN_BOUNCE7->>IMUX_L2 CLBLL_L_X2Y91/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X2Y91/INT_L.FAN_BOUNCE7->>IMUX_L26 CLBLL_L_X2Y91/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 INT_L_X2Y91/INT_L.FAN_BOUNCE7->>IMUX_L0 CLBLL_L_X2Y91/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 INT_L_X2Y91/INT_L.NN2END2->>IMUX_L12 CLBLL_L_X2Y91/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 INT_L_X2Y88/INT_L.WW2END2->>IMUX_L29 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 INT_L_X2Y88/INT_L.WW2END2->>IMUX_L30 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 INT_L_X2Y88/INT_L.WW2END2->>IMUX_L6 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X2Y88/INT_L.WW2END2->>FAN_ALT5 INT_L_X2Y88/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X2Y88/INT_L.FAN_BOUNCE5->>IMUX_L17 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X2Y88/INT_L.FAN_BOUNCE5->>FAN_ALT7 INT_L_X2Y88/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X2Y88/INT_L.FAN_BOUNCE7->>IMUX_L8 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X2Y88/INT_L.FAN_BOUNCE7->>IMUX_L16 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3
INTERSITE seven_seg/plusOp_carry__0_n_0 SLICE_X2Y80/COUT SLICE_X2Y81/CIN 
ROUTE seven_seg/plusOp_carry__0_n_0 CLBLM_R_X3Y80/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N
INTRASITE seven_seg/plusOp_carry__0_n_4
INTRASITE seven_seg/plusOp_carry__0_n_5
INTRASITE seven_seg/plusOp_carry__0_n_6
INTRASITE seven_seg/plusOp_carry__0_n_7
INTERSITE seven_seg/plusOp_carry__1_n_0 SLICE_X2Y81/COUT SLICE_X2Y82/CIN 
ROUTE seven_seg/plusOp_carry__1_n_0 CLBLM_R_X3Y81/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N
INTRASITE seven_seg/plusOp_carry__1_n_4
INTRASITE seven_seg/plusOp_carry__1_n_5
INTRASITE seven_seg/plusOp_carry__1_n_6
INTRASITE seven_seg/plusOp_carry__1_n_7
INTRASITE seven_seg/plusOp_carry__2_n_6
INTRASITE seven_seg/plusOp_carry__2_n_7
INTERSITE seven_seg/plusOp_carry_n_0 SLICE_X2Y79/COUT SLICE_X2Y80/CIN 
ROUTE seven_seg/plusOp_carry_n_0 CLBLM_R_X3Y79/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N
INTRASITE seven_seg/plusOp_carry_n_4
INTRASITE seven_seg/plusOp_carry_n_5
INTRASITE seven_seg/plusOp_carry_n_6
INTRASITE seven_seg/plusOp_carry_n_7
INTRASITE sound_out
INTERSITE sound_out_OBUF SLICE_X1Y94/COUT L16/O SLICE_X1Y94/DMUX 
ROUTE sound_out_OBUF CLBLL_L_X2Y94/CLBLL_L.CLBLL_L_COUT->>CLBLL_L_DMUX CLBLL_L_X2Y94/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_L_X2Y94/INT_L.LOGIC_OUTS_L19->>WR1BEG2 INT_R_X1Y94/INT_R.WR1END2->>SW2BEG1 INT_L_X0Y93/INT_L.SW2END1->>IMUX_L34 LIOI3_TBYTESRC_X0Y93/LIOI3_TBYTESRC.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_TBYTESRC_X0Y93/LIOI3_TBYTESRC.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_TBYTESRC_X0Y93/LIOI3_TBYTESRC.LIOI_OLOGIC1_OQ->>LIOI_O1
INTRASITE sound_out_OBUF_inst_i_10_n_0
INTRASITE sound_out_OBUF_inst_i_11_n_0
INTRASITE sound_out_OBUF_inst_i_12_n_0
INTRASITE sound_out_OBUF_inst_i_13_n_0
INTRASITE sound_out_OBUF_inst_i_14_n_0
INTRASITE sound_out_OBUF_inst_i_15_n_0
INTRASITE sound_out_OBUF_inst_i_16_n_0
INTRASITE sound_out_OBUF_inst_i_17_n_0
INTRASITE sound_out_OBUF_inst_i_18_n_0
INTERSITE sound_out_OBUF_inst_i_19_n_0 SLICE_X1Y94/D1 SLICE_X2Y94/A 
ROUTE sound_out_OBUF_inst_i_19_n_0 CLBLM_R_X3Y94/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X3Y94/INT_R.LOGIC_OUTS12->>WR1BEG1 INT_L_X2Y94/INT_L.WR1END1->>IMUX_L41 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1
INTERSITE sound_out_OBUF_inst_i_20_n_0 SLICE_X2Y94/B SLICE_X1Y94/C1 
ROUTE sound_out_OBUF_inst_i_20_n_0 CLBLM_R_X3Y94/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X3Y94/INT_R.LOGIC_OUTS13->>WL1BEG0 INT_L_X2Y94/INT_L.WL1END0->>IMUX_L33 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1
INTERSITE sound_out_OBUF_inst_i_21_n_0 SLICE_X2Y94/C SLICE_X1Y93/D2 SLICE_X1Y94/C2 SLICE_X1Y94/B4 
ROUTE sound_out_OBUF_inst_i_21_n_0 CLBLM_R_X3Y94/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X3Y94/INT_R.LOGIC_OUTS14->>SW2BEG2 INT_L_X2Y93/INT_L.SW2END2->>IMUX_L36 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 INT_R_X3Y94/INT_R.LOGIC_OUTS14->>WL1BEG1 INT_L_X2Y94/INT_L.WL1END1->>IMUX_L20 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 INT_L_X2Y94/INT_L.WL1END1->>IMUX_L26 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4
INTERSITE sound_out_OBUF_inst_i_22_n_0 SLICE_X2Y93/C SLICE_X1Y93/D4 SLICE_X1Y94/A2 SLICE_X1Y93/C2 SLICE_X1Y93/B1 SLICE_X1Y93/A2 
ROUTE sound_out_OBUF_inst_i_22_n_0 CLBLM_R_X3Y93/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X3Y93/INT_R.LOGIC_OUTS14->>WR1BEG3 INT_L_X2Y93/INT_L.WR1END3->>NL1BEG2 INT_L_X2Y94/INT_L.NL1END2->>IMUX_L3 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X2Y93/INT_L.WR1END3->>IMUX_L37 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 INT_L_X2Y93/INT_L.WR1END3->>IMUX_L14 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 INT_R_X3Y93/INT_R.LOGIC_OUTS14->>WL1BEG1 INT_L_X2Y93/INT_L.WL1END1->>IMUX_L3 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X2Y93/INT_L.WL1END1->>IMUX_L20 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2
INTERSITE sound_out_OBUF_inst_i_23_n_0 SLICE_X2Y94/C3 SLICE_X2Y93/D SLICE_X2Y94/A2 SLICE_X2Y93/C5 SLICE_X2Y94/B2 
ROUTE sound_out_OBUF_inst_i_23_n_0 CLBLM_R_X3Y93/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X3Y93/INT_R.LOGIC_OUTS15->>NR1BEG3 INT_R_X3Y94/INT_R.NR1END3->>FAN_ALT1 INT_R_X3Y94/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X3Y94/INT_R.FAN_BOUNCE1->>IMUX2 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_R_X3Y94/INT_R.FAN_BOUNCE1->>IMUX18 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_R_X3Y94/INT_R.NR1END3->>IMUX22 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_R_X3Y93/INT_R.LOGIC_OUTS15->>IMUX31 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5
INTERSITE sound_out_OBUF_inst_i_24_n_0 SLICE_X3Y93/B SLICE_X2Y94/A6 SLICE_X2Y94/B6 SLICE_X2Y94/C6 SLICE_X2Y93/C3 
ROUTE sound_out_OBUF_inst_i_24_n_0 CLBLM_R_X3Y93/CLBLM_R.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_R_X3Y93/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X3Y93/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X3Y94/INT_R.NL1END2->>IMUX4 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X3Y94/INT_R.NL1END2->>IMUX12 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X3Y94/INT_R.NL1END2->>IMUX35 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_R_X3Y93/INT_R.LOGIC_OUTS17->>IMUX22 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3
INTERSITE sound_out_OBUF_inst_i_2_n_0 SLICE_X1Y93/COUT SLICE_X1Y94/CIN 
ROUTE sound_out_OBUF_inst_i_2_n_0 CLBLL_L_X2Y93/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N
INTRASITE sound_out_OBUF_inst_i_3_n_0
INTRASITE sound_out_OBUF_inst_i_4_n_0
INTRASITE sound_out_OBUF_inst_i_5_n_0
INTRASITE sound_out_OBUF_inst_i_6_n_0
INTRASITE sound_out_OBUF_inst_i_7_n_0
INTRASITE sound_out_OBUF_inst_i_8_n_0
INTRASITE sound_out_OBUF_inst_i_9_n_0
INTRASITE sound_reg[0]_i_5_n_0
INTERSITE sound_reg_reg[0] SLICE_X0Y92/AQ SLICE_X1Y93/A5 SLICE_X0Y92/A3 
ROUTE sound_reg_reg[0] CLBLL_L_X2Y92/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y92/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X2Y93/INT_L.NR1END0->>IMUX_L9 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X2Y92/INT_L.LOGIC_OUTS_L4->>IMUX_L1 CLBLL_L_X2Y92/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3
INTERSITE sound_reg_reg[0]_i_1_n_0 SLICE_X0Y92/COUT SLICE_X0Y93/CIN 
ROUTE sound_reg_reg[0]_i_1_n_0 CLBLL_L_X2Y92/CLBLL_L.CLBLL_LL_COUT->CLBLL_LL_COUT_N
INTRASITE sound_reg_reg[0]_i_1_n_4
INTRASITE sound_reg_reg[0]_i_1_n_5
INTRASITE sound_reg_reg[0]_i_1_n_6
INTRASITE sound_reg_reg[0]_i_1_n_7
INTERSITE sound_reg_reg[10] SLICE_X0Y94/CQ SLICE_X1Y94/B2 SLICE_X0Y94/C6 
ROUTE sound_reg_reg[10] CLBLL_L_X2Y94/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X2Y94/INT_L.LOGIC_OUTS_L6->>FAN_ALT5 INT_L_X2Y94/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X2Y94/INT_L.FAN_BOUNCE5->>IMUX_L35 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 INT_L_X2Y94/INT_L.FAN_BOUNCE5->>IMUX_L19 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2
INTERSITE sound_reg_reg[11] SLICE_X1Y94/B1 SLICE_X0Y94/DQ SLICE_X0Y94/D6 
ROUTE sound_reg_reg[11] CLBLL_L_X2Y94/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X2Y94/INT_L.LOGIC_OUTS_L7->>WR1BEG_S0 INT_R_X1Y94/INT_R.WR1END_S1_0->>SR1BEG_S0 INT_R_X1Y94/INT_R.SR1BEG_S0->>ER1BEG1 INT_L_X2Y94/INT_L.ER1END1->>IMUX_L43 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 INT_L_X2Y94/INT_L.LOGIC_OUTS_L7->>IMUX_L14 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1
INTERSITE sound_reg_reg[12] SLICE_X1Y94/C4 SLICE_X0Y95/A6 SLICE_X0Y95/AQ 
ROUTE sound_reg_reg[12] CLBLL_L_X2Y95/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y95/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X2Y95/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X2Y95/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X2Y95/INT_L.FAN_BOUNCE1->>IMUX_L4 CLBLL_L_X2Y95/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 INT_L_X2Y95/INT_L.LOGIC_OUTS_L4->>FAN_ALT4 INT_L_X2Y95/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X2Y94/INT_L.FAN_BOUNCE_S3_4->>IMUX_L21 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4
INTRASITE sound_reg_reg[12]_i_1_n_4
INTRASITE sound_reg_reg[12]_i_1_n_5
INTRASITE sound_reg_reg[12]_i_1_n_6
INTRASITE sound_reg_reg[12]_i_1_n_7
INTERSITE sound_reg_reg[13] SLICE_X0Y95/BQ SLICE_X1Y94/C5 SLICE_X0Y95/B6 
ROUTE sound_reg_reg[13] CLBLL_L_X2Y95/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X2Y95/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X2Y95/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X2Y95/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X2Y95/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X2Y95/INT_L.BYP_BOUNCE0->>IMUX_L12 CLBLL_L_X2Y95/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 INT_L_X2Y94/INT_L.FAN_BOUNCE_S3_2->>IMUX_L30 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5
INTERSITE sound_reg_reg[14] SLICE_X1Y94/D3 SLICE_X0Y95/CQ SLICE_X0Y95/C6 
ROUTE sound_reg_reg[14] CLBLL_L_X2Y95/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X2Y95/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X2Y94/INT_L.SR1END3->>IMUX_L39 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 INT_L_X2Y95/INT_L.LOGIC_OUTS_L6->>FAN_ALT5 INT_L_X2Y95/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X2Y95/INT_L.FAN_BOUNCE5->>IMUX_L35 CLBLL_L_X2Y95/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6
INTERSITE sound_reg_reg[15] SLICE_X0Y95/DQ SLICE_X1Y94/D5 SLICE_X0Y95/D6 
ROUTE sound_reg_reg[15] CLBLL_L_X2Y95/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X2Y95/INT_L.LOGIC_OUTS_L7->>SL1BEG3 INT_L_X2Y94/INT_L.SL1END3->>IMUX_L46 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 INT_L_X2Y95/INT_L.LOGIC_OUTS_L7->>WR1BEG_S0 INT_R_X1Y95/INT_R.WR1END_S1_0->>SR1BEG_S0 INT_R_X1Y95/INT_R.SR1BEG_S0->>ER1BEG1 INT_L_X2Y95/INT_L.ER1END1->>IMUX_L43 CLBLL_L_X2Y95/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6
INTERSITE sound_reg_reg[1] SLICE_X1Y93/A3 SLICE_X0Y92/BQ SLICE_X0Y92/B6 
ROUTE sound_reg_reg[1] CLBLL_L_X2Y92/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X2Y92/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X2Y93/INT_L.NL1END0->>FAN_ALT0 INT_L_X2Y93/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X2Y92/INT_L.FAN_BOUNCE_S3_0->>IMUX_L12 CLBLL_L_X2Y92/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 INT_L_X2Y93/INT_L.NL1END0->>IMUX_L0 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3
INTERSITE sound_reg_reg[2] SLICE_X0Y92/CQ SLICE_X1Y93/B4 SLICE_X0Y92/C6 
ROUTE sound_reg_reg[2] CLBLL_L_X2Y92/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X2Y92/INT_L.LOGIC_OUTS_L6->>NL1BEG1 INT_L_X2Y93/INT_L.NL1END1->>IMUX_L26 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 INT_L_X2Y92/INT_L.LOGIC_OUTS_L6->>FAN_ALT5 INT_L_X2Y92/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X2Y92/INT_L.FAN_BOUNCE5->>IMUX_L35 CLBLL_L_X2Y92/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6
INTERSITE sound_reg_reg[3] SLICE_X1Y93/B2 SLICE_X0Y92/D6 SLICE_X0Y92/DQ 
ROUTE sound_reg_reg[3] CLBLL_L_X2Y92/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X2Y92/INT_L.LOGIC_OUTS_L7->>NL1BEG2 INT_L_X2Y93/INT_L.NL1END2->>IMUX_L19 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 INT_L_X2Y92/INT_L.LOGIC_OUTS_L7->>WR1BEG_S0 INT_R_X1Y92/INT_R.WR1END_S1_0->>SR1BEG_S0 INT_R_X1Y92/INT_R.SR1BEG_S0->>ER1BEG1 INT_L_X2Y92/INT_L.ER1END1->>IMUX_L43 CLBLL_L_X2Y92/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6
INTERSITE sound_reg_reg[4] SLICE_X1Y93/C1 SLICE_X0Y93/AQ SLICE_X0Y93/A6 
ROUTE sound_reg_reg[4] CLBLL_L_X2Y93/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y93/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X2Y93/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X2Y93/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X2Y93/INT_L.FAN_BOUNCE1->>IMUX_L4 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 INT_L_X2Y93/INT_L.LOGIC_OUTS_L4->>IMUX_L33 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1
INTERSITE sound_reg_reg[4]_i_1_n_0 SLICE_X0Y93/COUT SLICE_X0Y94/CIN 
ROUTE sound_reg_reg[4]_i_1_n_0 CLBLL_L_X2Y93/CLBLL_L.CLBLL_LL_COUT->CLBLL_LL_COUT_N
INTRASITE sound_reg_reg[4]_i_1_n_4
INTRASITE sound_reg_reg[4]_i_1_n_5
INTRASITE sound_reg_reg[4]_i_1_n_6
INTRASITE sound_reg_reg[4]_i_1_n_7
INTERSITE sound_reg_reg[5] SLICE_X0Y93/BQ SLICE_X1Y93/C3 SLICE_X0Y93/B6 
ROUTE sound_reg_reg[5] CLBLL_L_X2Y93/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X2Y93/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X2Y94/INT_L.NL1END0->>FAN_ALT0 INT_L_X2Y94/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X2Y93/INT_L.FAN_BOUNCE_S3_0->>IMUX_L12 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 INT_L_X2Y93/INT_L.NL1END_S3_0->>IMUX_L23 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3
INTERSITE sound_reg_reg[6] SLICE_X0Y93/C6 SLICE_X1Y93/D1 SLICE_X0Y93/CQ 
ROUTE sound_reg_reg[6] CLBLL_L_X2Y93/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X2Y93/INT_L.LOGIC_OUTS_L6->>FAN_ALT5 INT_L_X2Y93/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X2Y93/INT_L.FAN_BOUNCE5->>IMUX_L41 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 INT_L_X2Y93/INT_L.FAN_BOUNCE5->>IMUX_L35 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6
INTERSITE sound_reg_reg[7] SLICE_X0Y93/DQ SLICE_X1Y93/D5 SLICE_X0Y93/D6 
ROUTE sound_reg_reg[7] CLBLL_L_X2Y93/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X2Y93/INT_L.LOGIC_OUTS_L7->>WR1BEG_S0 INT_R_X1Y93/INT_R.WR1END_S1_0->>SR1BEG_S0 INT_R_X1Y93/INT_R.SR1BEG_S0->>ER1BEG1 INT_L_X2Y93/INT_L.ER1END1->>IMUX_L43 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 INT_L_X2Y93/INT_L.LOGIC_OUTS_L7->>IMUX_L46 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5
INTERSITE sound_reg_reg[8] SLICE_X0Y94/AQ SLICE_X1Y94/A5 SLICE_X0Y94/A6 
ROUTE sound_reg_reg[8] CLBLL_L_X2Y94/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y94/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X2Y94/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X2Y94/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X2Y94/INT_L.FAN_BOUNCE1->>IMUX_L4 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 INT_L_X2Y94/INT_L.LOGIC_OUTS_L4->>IMUX_L9 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5
INTERSITE sound_reg_reg[8]_i_1_n_0 SLICE_X0Y94/COUT SLICE_X0Y95/CIN 
ROUTE sound_reg_reg[8]_i_1_n_0 CLBLL_L_X2Y94/CLBLL_L.CLBLL_LL_COUT->CLBLL_LL_COUT_N
INTRASITE sound_reg_reg[8]_i_1_n_4
INTRASITE sound_reg_reg[8]_i_1_n_5
INTRASITE sound_reg_reg[8]_i_1_n_6
INTRASITE sound_reg_reg[8]_i_1_n_7
INTERSITE sound_reg_reg[9] SLICE_X0Y94/B6 SLICE_X1Y94/A4 SLICE_X0Y94/BQ 
ROUTE sound_reg_reg[9] CLBLL_L_X2Y94/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X2Y94/INT_L.LOGIC_OUTS_L5->>SW2BEG1 INT_R_X1Y93/INT_R.SW2END1->>ER1BEG2 INT_L_X2Y93/INT_L.ER1END2->>NR1BEG2 INT_L_X2Y94/INT_L.NR1END2->>IMUX_L12 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 INT_L_X2Y94/INT_L.LOGIC_OUTS_L5->>IMUX_L10 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4
INTERSITE state_reg[0] SLICE_X4Y91/C1 SLICE_X3Y93/A2 SLICE_X3Y89/B4 SLICE_X4Y91/A3 SLICE_X2Y92/D2 SLICE_X5Y91/C1 SLICE_X3Y93/C2 SLICE_X2Y92/B5 SLICE_X5Y92/B2 SLICE_X2Y90/D5 SLICE_X2Y93/A6 SLICE_X4Y92/B4 SLICE_X2Y91/B1 SLICE_X5Y93/A5 SLICE_X4Y90/A3 SLICE_X2Y90/A5 SLICE_X3Y89/A4 SLICE_X4Y90/C1 SLICE_X3Y89/C3 SLICE_X2Y92/C3 SLICE_X4Y91/B3 SLICE_X3Y93/B2 SLICE_X5Y91/DQ SLICE_X4Y94/A2 SLICE_X5Y91/B3 SLICE_X3Y91/B6 SLICE_X3Y94/C2 SLICE_X2Y91/D5 SLICE_X3Y93/D2 SLICE_X2Y93/B6 SLICE_X3Y92/C5 SLICE_X2Y91/A1 SLICE_X5Y93/B4 SLICE_X4Y92/C6 SLICE_X2Y93/D6 
ROUTE state_reg[0] CLBLL_L_X4Y91/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X4Y91/INT_L.LOGIC_OUTS_L3->>NL1BEG2 INT_L_X4Y92/INT_L.NL1END2->>IMUX_L19 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 INT_L_X4Y92/INT_L.NL1END2->>WR1BEG3 INT_R_X3Y92/INT_R.WR1END3->>NL1BEG2 INT_R_X3Y93/INT_R.NL1END2->>NR1BEG2 INT_R_X3Y94/INT_R.NR1END2->>IMUX20 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_R_X3Y93/INT_R.NL1END2->>IMUX3 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X3Y93/INT_R.NL1END2->>IMUX19 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_R_X3Y93/INT_R.NL1END2->>IMUX43 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X3Y92/INT_R.WR1END3->>IMUX30 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_R_X3Y92/INT_R.WR1END3->>SR1BEG3 INT_R_X3Y91/INT_R.SR1END3->>IMUX7 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_R_X3Y92/INT_R.SR1END_N3_3->>IMUX24 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_R_X3Y91/INT_R.SR1END3->>IMUX47 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_R_X3Y91/INT_R.SR1END3->>SL1BEG3 INT_R_X3Y90/INT_R.SL1END3->>ER1BEG_S0 INT_L_X4Y91/INT_L.ER1END0->>IMUX_L32 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 INT_L_X4Y91/INT_L.ER1END0->>FAN_ALT2 INT_L_X4Y91/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X4Y91/INT_L.FAN_BOUNCE2->>IMUX_L16 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 INT_R_X3Y90/INT_R.SL1END3->>IMUX47 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_R_X3Y91/INT_R.SR1END3->>IMUX15 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X3Y92/INT_R.WR1END3->>IMUX45 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_R_X3Y92/INT_R.WR1END3->>IMUX22 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X4Y92/INT_L.NL1END2->>NL1BEG1 INT_L_X4Y93/INT_L.NL1END1->>WR1BEG2 INT_R_X3Y93/INT_R.WR1END2->>IMUX4 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X3Y93/INT_R.WR1END2->>IMUX20 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_R_X3Y93/INT_R.WR1END2->>IMUX12 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X3Y93/INT_R.WR1END2->>IMUX36 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X4Y93/INT_L.NL1END1->>IMUX_L9 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X4Y93/INT_L.NL1END1->>IMUX_L26 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 INT_L_X4Y93/INT_L.NL1END1->>NR1BEG1 INT_L_X4Y94/INT_L.NR1END1->>IMUX_L2 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X4Y92/INT_L.NL1END2->>IMUX_L27 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 INT_L_X4Y92/INT_L.NL1END2->>IMUX_L35 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 INT_L_X4Y91/INT_L.LOGIC_OUTS_L3->>WL1BEG2 INT_R_X3Y91/INT_R.WL1END2->>IMUX13 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X4Y91/INT_L.LOGIC_OUTS_L3->>SR1BEG_S0 INT_L_X4Y91/INT_L.SR1BEG_S0->>SL1BEG0 INT_L_X4Y90/INT_L.SL1END0->>WL1BEG_N3 INT_R_X3Y89/INT_R.WL1END3->>SR1BEG_S0 INT_R_X3Y89/INT_R.SR1BEG_S0->>IMUX26 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_R_X3Y89/INT_R.SR1BEG_S0->>IMUX10 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_R_X3Y89/INT_R.WL1END3->>IMUX23 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_R_X3Y90/INT_R.WL1END_N1_3->>IMUX8 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X4Y90/INT_L.SL1END0->>IMUX_L1 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 INT_L_X4Y90/INT_L.SL1END0->>IMUX_L32 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 INT_L_X4Y91/INT_L.SR1BEG_S0->>IMUX_L1 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 INT_L_X4Y91/INT_L.SR1BEG_S0->>IMUX_L17 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X4Y91/INT_L.SR1BEG_S0->>IMUX_L33 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1
INTRASITE state_reg[0]_i_1_n_0
INTERSITE state_reg[0]_i_2_n_0 SLICE_X5Y91/AMUX SLICE_X5Y91/D4 
ROUTE state_reg[0]_i_2_n_0 CLBLL_L_X4Y91/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X4Y91/INT_L.LOGIC_OUTS_L16->>IMUX_L37 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4
INTERSITE state_reg[0]_i_3_n_0 SLICE_X5Y91/D6 SLICE_X2Y91/D 
ROUTE state_reg[0]_i_3_n_0 CLBLM_R_X3Y91/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X3Y91/INT_R.LOGIC_OUTS15->>EL1BEG2 INT_L_X4Y91/INT_L.EL1END2->>FAN_ALT7 INT_L_X4Y91/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X4Y91/INT_L.FAN_BOUNCE7->>IMUX_L42 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6
INTERSITE state_reg[1] SLICE_X3Y92/BQ SLICE_X5Y91/A1 SLICE_X2Y89/B4 SLICE_X2Y91/A4 SLICE_X4Y92/B1 SLICE_X2Y90/D4 SLICE_X3Y93/A3 SLICE_X7Y92/C6 SLICE_X2Y93/A5 SLICE_X4Y91/C4 SLICE_X5Y92/B3 SLICE_X3Y92/D3 SLICE_X0Y89/A3 SLICE_X2Y90/A2 SLICE_X3Y93/C4 SLICE_X2Y92/D5 SLICE_X7Y97/B6 SLICE_X4Y90/A1 SLICE_X5Y91/C5 SLICE_X3Y89/A2 SLICE_X2Y89/A4 SLICE_X3Y91/B1 SLICE_X5Y93/A6 SLICE_X4Y91/B1 SLICE_X3Y92/A2 SLICE_X5Y91/B1 SLICE_X2Y91/B4 SLICE_X5Y94/D4 SLICE_X2Y89/C5 SLICE_X6Y94/D4 SLICE_X2Y91/D3 SLICE_X3Y92/C3 SLICE_X4Y90/C4 SLICE_X3Y89/C5 SLICE_X3Y93/B3 SLICE_X2Y93/D3 SLICE_X2Y92/C5 SLICE_X2Y93/B5 SLICE_X6Y97/A6 SLICE_X5Y93/B2 SLICE_X4Y92/C3 SLICE_X7Y96/B6 SLICE_X5Y96/A2 SLICE_X3Y94/C4 SLICE_X5Y91/D5 SLICE_X3Y89/B2 SLICE_X7Y96/A1 
ROUTE state_reg[1] CLBLM_R_X3Y92/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X3Y92/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X3Y92/INT_R.NL1END_S3_0->>IMUX23 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_R_X3Y92/INT_R.NL1END_S3_0->>IMUX39 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_R_X3Y92/INT_R.NL1END_S3_0->>IMUX31 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_R_X3Y92/INT_R.NL1END_S3_0->>IMUX47 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_R_X3Y93/INT_R.NL1END0->>EL1BEG_N3 INT_L_X4Y92/INT_L.EL1END3->>SL1BEG3 INT_L_X4Y91/INT_L.SL1END3->>IMUX_L46 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 INT_L_X4Y91/INT_L.SL1END3->>IMUX_L30 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 INT_L_X4Y91/INT_L.SL1END3->>IMUX_L15 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 INT_L_X4Y91/INT_L.SL1END3->>SL1BEG3 INT_L_X4Y90/INT_L.SL1END3->>WL1BEG2 INT_R_X3Y90/INT_R.WL1END2->>IMUX44 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_R_X3Y90/INT_R.WL1END2->>FAN_ALT1 INT_R_X3Y90/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X3Y90/INT_R.FAN_BOUNCE1->>IMUX2 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X4Y90/INT_L.SL1END3->>IMUX_L7 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 INT_L_X4Y90/INT_L.SL1END3->>SW2BEG3 INT_R_X3Y89/INT_R.SW2END3->>IMUX31 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_R_X3Y89/INT_R.SW2END3->>IMUX30 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X4Y92/INT_L.EL1END3->>IMUX_L15 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 INT_R_X3Y93/INT_R.NL1END0->>NL1BEG_N3 INT_R_X3Y93/INT_R.NL1BEG_N3->>IMUX21 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_R_X3Y93/INT_R.NL1BEG_N3->>IMUX38 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_R_X3Y93/INT_R.NL1BEG_N3->>EL1BEG2 INT_L_X4Y93/INT_L.EL1END2->>IMUX_L5 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X4Y93/INT_L.EL1END2->>FAN_ALT5 INT_L_X4Y93/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X4Y93/INT_L.FAN_BOUNCE5->>IMUX_L19 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 INT_R_X3Y93/INT_R.NL1BEG_N3->>NE2BEG3 INT_L_X4Y94/INT_L.NE2END3->>IMUX_L37 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 INT_L_X4Y94/INT_L.NE2END3->>NN2BEG3 INT_L_X4Y96/INT_L.NN2END3->>EL1BEG2 INT_R_X5Y96/INT_R.EL1END2->>IMUX13 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_R_X5Y96/INT_R.EL1END2->>BYP_ALT2 INT_R_X5Y96/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X5Y96/INT_R.BYP_BOUNCE2->>IMUX6 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_R_X5Y96/INT_R.EL1END2->>SS2BEG2 INT_R_X5Y94/INT_R.SS2END2->>IMUX44 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_R_X5Y94/INT_R.SS2END2->>WW2BEG2 INT_R_X3Y94/INT_R.WW2END2->>IMUX21 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_R_X5Y96/INT_R.EL1END2->>NR1BEG2 INT_R_X5Y97/INT_R.NR1END2->>IMUX4 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X5Y97/INT_R.NR1END2->>IMUX13 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X4Y96/INT_L.NN2END3->>FAN_ALT3 INT_L_X4Y96/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X4Y96/INT_L.FAN_BOUNCE3->>IMUX_L3 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 INT_R_X3Y93/INT_R.NL1END0->>IMUX8 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_R_X3Y93/INT_R.NL1END0->>IMUX24 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_R_X3Y93/INT_R.NL1END0->>IMUX16 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X3Y93/INT_R.NL1END0->>IMUX0 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X3Y92/INT_R.LOGIC_OUTS1->>SL1BEG1 INT_R_X3Y91/INT_R.SL1END1->>IMUX27 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_R_X3Y91/INT_R.SL1END1->>BYP_ALT4 INT_R_X3Y91/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X3Y91/INT_R.BYP_BOUNCE4->>IMUX38 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_R_X3Y91/INT_R.BYP_BOUNCE4->>IMUX14 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_R_X3Y91/INT_R.SL1END1->>ER1BEG2 INT_L_X4Y91/INT_L.ER1END2->>IMUX_L14 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 INT_L_X4Y91/INT_L.ER1END2->>SL1BEG2 INT_L_X4Y90/INT_L.SL1END2->>IMUX_L28 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 INT_L_X4Y91/INT_L.ER1END2->>IMUX_L6 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X4Y91/INT_L.ER1END2->>IMUX_L28 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 INT_L_X4Y91/INT_L.ER1END2->>BYP_ALT2 INT_L_X4Y91/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X4Y92/INT_L.BYP_BOUNCE_N3_2->>IMUX_L16 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 INT_R_X3Y91/INT_R.SL1END1->>IMUX11 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X3Y91/INT_R.SL1END1->>SS2BEG1 INT_R_X3Y89/INT_R.SS2END1->>WL1BEG0 INT_L_X2Y89/INT_L.WL1END0->>IMUX_L1 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 INT_R_X3Y89/INT_R.SS2END1->>IMUX27 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_R_X3Y89/INT_R.SS2END1->>IMUX11 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X3Y89/INT_R.SS2END1->>IMUX19 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_R_X3Y89/INT_R.SS2END1->>IMUX3 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X3Y92/INT_R.LOGIC_OUTS1->>ER1BEG2 INT_L_X4Y92/INT_L.ER1END2->>EL1BEG1 INT_R_X5Y92/INT_R.EL1END1->>IMUX34 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X4Y92/INT_L.ER1END2->>IMUX_L22 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 INT_R_X3Y92/INT_R.LOGIC_OUTS1->>IMUX3 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2
INTRASITE state_reg[1]_i_1_n_0
INTERSITE state_reg[1]_i_2_n_0 SLICE_X4Y91/B SLICE_X3Y92/B4 
ROUTE state_reg[1]_i_2_n_0 CLBLL_L_X4Y91/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X4Y91/INT_L.LOGIC_OUTS_L13->>NW2BEG1 INT_R_X3Y92/INT_R.NW2END1->>IMUX26 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4
INTERSITE state_reg[1]_i_3_n_0 SLICE_X3Y92/AMUX SLICE_X3Y92/B2 
ROUTE state_reg[1]_i_3_n_0 CLBLM_R_X3Y92/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X3Y92/INT_R.LOGIC_OUTS16->>FAN_ALT5 INT_R_X3Y92/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X3Y92/INT_R.FAN_BOUNCE5->>IMUX19 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2
INTERSITE state_reg[1]_i_4_n_0 SLICE_X3Y92/B6 SLICE_X3Y91/C 
ROUTE state_reg[1]_i_4_n_0 CLBLM_R_X3Y91/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X3Y91/INT_R.LOGIC_OUTS10->>NR1BEG2 INT_R_X3Y92/INT_R.NR1END2->>IMUX13 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6
INTERSITE state_reg[1]_i_5_n_0 SLICE_X2Y90/D SLICE_X3Y91/C3 
ROUTE state_reg[1]_i_5_n_0 CLBLM_R_X3Y90/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X3Y90/INT_R.LOGIC_OUTS15->>NR1BEG3 INT_R_X3Y91/INT_R.NR1END3->>IMUX23 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3
INTERSITE state_reg[2] SLICE_X3Y91/C1 SLICE_X3Y93/A1 SLICE_X7Y96/A3 SLICE_X5Y96/A5 SLICE_X2Y90/B5 SLICE_X3Y93/C1 SLICE_X2Y93/A4 SLICE_X3Y91/A5 SLICE_X2Y92/D3 SLICE_X4Y92/B3 SLICE_X5Y91/C2 SLICE_X4Y91/A5 SLICE_X7Y97/B4 SLICE_X5Y91/A5 SLICE_X5Y93/A3 SLICE_X4Y93/A5 SLICE_X5Y94/D1 SLICE_X3Y92/D5 SLICE_X1Y90/A4 SLICE_X3Y92/A1 SLICE_X6Y94/D1 SLICE_X4Y92/AQ SLICE_X6Y97/A2 SLICE_X2Y90/C3 SLICE_X3Y91/B3 SLICE_X2Y92/A4 SLICE_X2Y92/C2 SLICE_X7Y96/B3 SLICE_X4Y92/C2 SLICE_X3Y94/C1 SLICE_X3Y93/D1 SLICE_X2Y93/B4 SLICE_X4Y94/A3 SLICE_X4Y93/B3 SLICE_X3Y92/C4 SLICE_X4Y91/B5 SLICE_X3Y93/B5 SLICE_X5Y93/B3 SLICE_X2Y93/D4 SLICE_X2Y91/A3 
ROUTE state_reg[2] CLBLL_L_X4Y92/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X4Y92/INT_L.LOGIC_OUTS_L4->>SR1BEG1 INT_L_X4Y91/INT_L.SR1END1->>IMUX_L20 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 INT_L_X4Y92/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_R_X3Y91/INT_R.WL1END3->>SR1BEG_S0 INT_R_X3Y91/INT_R.SR1BEG_S0->>IMUX33 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_R_X3Y91/INT_R.SR1BEG_S0->>IMUX9 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X3Y91/INT_R.SR1BEG_S0->>SW2BEG0 INT_L_X2Y90/INT_L.SW2END0->>IMUX_L10 CLBLL_L_X2Y90/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 INT_R_X3Y91/INT_R.SR1BEG_S0->>FAN_ALT2 INT_R_X3Y91/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X3Y90/INT_R.FAN_BOUNCE_S3_2->>IMUX22 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_R_X3Y91/INT_R.FAN_BOUNCE2->>IMUX16 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X3Y91/INT_R.SR1BEG_S0->>IMUX1 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X4Y92/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X3Y92/INT_R.WR1END1->>IMUX11 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X4Y92/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X4Y93/INT_L.NR1END0->>IMUX_L16 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 INT_L_X4Y93/INT_L.NR1END0->>IMUX_L0 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 INT_L_X4Y93/INT_L.NR1END0->>NE2BEG0 INT_R_X5Y94/INT_R.NE2END0->>IMUX40 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_R_X5Y94/INT_R.NE2END0->>NN2BEG0 INT_R_X5Y96/INT_R.NN2END0->>IMUX0 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X5Y96/INT_R.NN2END0->>IMUX16 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X5Y96/INT_R.NN2END0->>NE2BEG0 INT_L_X6Y97/INT_L.NE2END0->>WR1BEG1 INT_R_X5Y97/INT_R.WR1END1->>IMUX2 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_R_X5Y97/INT_R.WR1END1->>IMUX26 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X4Y93/INT_L.NR1END0->>NR1BEG0 INT_L_X4Y94/INT_L.NR1END0->>IMUX_L41 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 INT_L_X4Y94/INT_L.NR1END0->>WR1BEG1 INT_R_X3Y94/INT_R.WR1END1->>IMUX33 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_R_X3Y94/INT_R.WR1END1->>SR1BEG1 INT_R_X3Y93/INT_R.SR1END1->>IMUX27 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_R_X3Y93/INT_R.SR1END1->>SR1BEG2 INT_R_X3Y92/INT_R.SR1END2->>IMUX6 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_R_X3Y92/INT_R.SR1END2->>IMUX46 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_R_X3Y92/INT_R.SR1END2->>IMUX21 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_R_X3Y92/INT_R.SR1END2->>IMUX38 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_R_X3Y92/INT_R.SR1END2->>IMUX29 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_R_X3Y93/INT_R.SR1END1->>IMUX44 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X4Y94/INT_L.NR1END0->>IMUX_L1 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 INT_L_X4Y94/INT_L.NR1END0->>NN2BEG0 INT_L_X4Y96/INT_L.NN2END0->>IMUX_L9 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X4Y93/INT_L.NR1END0->>WR1BEG1 INT_R_X3Y93/INT_R.WR1END1->>IMUX41 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_R_X3Y93/INT_R.WR1END1->>IMUX11 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X3Y93/INT_R.WR1END1->>IMUX33 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_R_X3Y93/INT_R.WR1END1->>IMUX25 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X4Y93/INT_L.NR1END0->>IMUX_L17 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X4Y93/INT_L.NR1END0->>IMUX_L8 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X4Y92/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_L_X4Y91/INT_L.SL1END0->>SW2BEG0 INT_R_X3Y90/INT_R.SW2END0->>IMUX24 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X4Y91/INT_L.SL1END0->>IMUX_L8 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X4Y91/INT_L.SL1END0->>IMUX_L9 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X4Y91/INT_L.SL1END0->>IMUX_L24 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X4Y92/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X4Y92/INT_L.NL1BEG_N3->>NW2BEG3 INT_R_X3Y93/INT_R.NW2END3->>IMUX6 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X4Y92/INT_L.NL1BEG_N3->>IMUX_L29 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 INT_L_X4Y92/INT_L.LOGIC_OUTS_L4->>IMUX_L17 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3
INTERSITE state_reg[2]_i_10_n_0 SLICE_X5Y91/CMUX SLICE_X4Y92/D5 
ROUTE state_reg[2]_i_10_n_0 CLBLL_L_X4Y91/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X4Y91/INT_L.LOGIC_OUTS_L18->>NN2BEG0 INT_L_X4Y92/INT_L.NN2END_S2_0->>IMUX_L47 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5
INTERSITE state_reg[2]_i_11_n_0 SLICE_X7Y92/C SLICE_X4Y92/D2 
ROUTE state_reg[2]_i_11_n_0 CLBLM_R_X5Y92/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X5Y92/INT_R.LOGIC_OUTS10->>WR1BEG3 INT_L_X4Y92/INT_L.WR1END3->>IMUX_L45 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2
INTERSITE state_reg[2]_i_12_n_0 SLICE_X4Y92/D6 SLICE_X4Y92/BMUX 
ROUTE state_reg[2]_i_12_n_0 CLBLL_L_X4Y92/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X4Y92/INT_L.LOGIC_OUTS_L21->>FAN_ALT3 INT_L_X4Y92/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X4Y92/INT_L.FAN_BOUNCE3->>IMUX_L43 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6
INTERSITE state_reg[2]_i_13_n_0 SLICE_X7Y92/AMUX SLICE_X7Y92/C4 
ROUTE state_reg[2]_i_13_n_0 CLBLM_R_X5Y92/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X5Y92/INT_R.LOGIC_OUTS16->>IMUX21 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4
INTRASITE state_reg[2]_i_1_n_0
INTERSITE state_reg[2]_i_2_n_0 SLICE_X4Y92/A6 SLICE_X4Y93/C 
ROUTE state_reg[2]_i_2_n_0 CLBLL_L_X4Y93/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X4Y93/INT_L.LOGIC_OUTS_L14->>SL1BEG2 INT_L_X4Y92/INT_L.SL1END2->>IMUX_L4 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6
INTERSITE state_reg[2]_i_3_n_0 SLICE_X4Y92/A1 SLICE_X4Y92/D 
ROUTE state_reg[2]_i_3_n_0 CLBLL_L_X4Y92/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X4Y92/INT_L.LOGIC_OUTS_L15->>IMUX_L7 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1
INTERSITE state_reg[2]_i_4_n_0 SLICE_X4Y91/C SLICE_X4Y92/A3 
ROUTE state_reg[2]_i_4_n_0 CLBLL_L_X4Y91/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X4Y91/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X4Y92/INT_L.NL1END1->>IMUX_L1 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3
INTERSITE state_reg[2]_i_5_n_0 SLICE_X4Y92/A5 SLICE_X3Y93/A 
ROUTE state_reg[2]_i_5_n_0 CLBLM_R_X3Y93/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X3Y93/INT_R.LOGIC_OUTS8->>SE2BEG0 INT_L_X4Y92/INT_L.SE2END0->>IMUX_L8 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5
INTERSITE state_reg[2]_i_6_n_0 SLICE_X4Y93/C4 SLICE_X4Y90/AMUX 
ROUTE state_reg[2]_i_6_n_0 CLBLL_L_X4Y90/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X4Y90/INT_L.LOGIC_OUTS_L20->>NN2BEG2 INT_L_X4Y92/INT_L.NN2END2->>NR1BEG2 INT_L_X4Y93/INT_L.NR1END2->>IMUX_L28 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4
INTERSITE state_reg[2]_i_7_n_0 SLICE_X4Y95/BMUX SLICE_X4Y93/C5 
ROUTE state_reg[2]_i_7_n_0 CLBLL_L_X4Y95/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X4Y95/INT_L.LOGIC_OUTS_L21->>SE2BEG3 INT_R_X5Y94/INT_R.SE2END3->>SW2BEG3 INT_L_X4Y93/INT_L.SW2END3->>IMUX_L31 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5
INTERSITE state_reg[2]_i_8_n_0 SLICE_X4Y92/B SLICE_X4Y93/C6 
ROUTE state_reg[2]_i_8_n_0 CLBLL_L_X4Y92/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X4Y92/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X4Y93/INT_L.NR1END1->>IMUX_L35 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6
INTERSITE state_reg[2]_i_9_n_0 SLICE_X4Y91/A SLICE_X4Y92/D1 
ROUTE state_reg[2]_i_9_n_0 CLBLL_L_X4Y91/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X4Y91/INT_L.LOGIC_OUTS_L12->>NR1BEG0 INT_L_X4Y92/INT_L.NR1END0->>IMUX_L40 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1
INTERSITE state_reg[3] SLICE_X3Y94/C6 SLICE_X2Y92/B3 SLICE_X3Y91/C2 SLICE_X2Y91/A6 SLICE_X4Y91/C2 SLICE_X4Y91/A4 SLICE_X4Y92/B5 SLICE_X5Y91/C4 SLICE_X2Y92/D6 SLICE_X3Y93/C6 SLICE_X2Y92/A2 SLICE_X2Y92/C1 SLICE_X5Y91/BQ SLICE_X3Y92/C1 SLICE_X3Y93/B1 SLICE_X3Y92/A4 SLICE_X4Y92/C1 SLICE_X5Y91/B2 SLICE_X5Y94/D6 SLICE_X5Y91/D1 SLICE_X4Y91/B4 SLICE_X2Y93/D5 
ROUTE state_reg[3] CLBLL_L_X4Y91/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X4Y91/INT_L.LOGIC_OUTS_L1->>IMUX_L11 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 INT_L_X4Y91/INT_L.LOGIC_OUTS_L1->>IMUX_L19 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 INT_L_X4Y91/INT_L.LOGIC_OUTS_L1->>IMUX_L27 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 INT_L_X4Y91/INT_L.LOGIC_OUTS_L1->>WR1BEG2 INT_R_X3Y91/INT_R.WR1END2->>IMUX20 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_R_X3Y91/INT_R.WR1END2->>NL1BEG1 INT_R_X3Y92/INT_R.NL1END1->>IMUX2 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_R_X3Y92/INT_R.NL1END1->>BYP_ALT1 INT_R_X3Y92/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X3Y92/INT_R.BYP_BOUNCE1->>IMUX43 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X3Y92/INT_R.BYP_BOUNCE1->>GFAN0 INT_R_X3Y92/INT_R.GFAN0->>IMUX32 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_R_X3Y92/INT_R.NL1END1->>IMUX33 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_R_X3Y92/INT_R.NL1END1->>EL1BEG0 INT_L_X4Y92/INT_L.EL1END0->>IMUX_L24 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X4Y92/INT_L.EL1END0->>IMUX_L32 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 INT_R_X3Y92/INT_R.NL1END1->>IMUX10 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_R_X3Y92/INT_R.NL1END1->>NR1BEG1 INT_R_X3Y93/INT_R.NR1END1->>IMUX34 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_R_X3Y93/INT_R.NR1END1->>GFAN1 INT_R_X3Y93/INT_R.GFAN1->>IMUX47 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_R_X3Y93/INT_R.GFAN1->>IMUX14 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_R_X3Y93/INT_R.NR1END1->>NR1BEG1 INT_R_X3Y94/INT_R.NR1END1->>IMUX34 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_R_X3Y93/INT_R.NR1END1->>NE2BEG1 INT_L_X4Y94/INT_L.NE2END1->>IMUX_L42 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 INT_R_X3Y92/INT_R.NL1END1->>IMUX17 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_R_X3Y91/INT_R.WR1END2->>IMUX4 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X4Y91/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 INT_L_X4Y91/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X4Y91/INT_L.BYP_BOUNCE5->>IMUX_L21 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 INT_L_X4Y91/INT_L.BYP_BOUNCE5->>IMUX_L29 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 INT_L_X4Y91/INT_L.BYP_BOUNCE5->>FAN_ALT5 INT_L_X4Y91/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X4Y91/INT_L.FAN_BOUNCE5->>IMUX_L41 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1
INTRASITE state_reg[3]_i_1_n_0
INTERSITE state_reg[3]_i_2_n_0 SLICE_X5Y91/C SLICE_X5Y91/B6 
ROUTE state_reg[3]_i_2_n_0 CLBLL_L_X4Y91/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X4Y91/INT_L.LOGIC_OUTS_L10->>IMUX_L13 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6
INTERSITE state_reg[4] SLICE_X2Y91/C2 SLICE_X4Y91/A2 SLICE_X4Y90/B2 SLICE_X2Y92/B2 SLICE_X2Y91/A5 SLICE_X4Y92/B2 SLICE_X3Y91/C4 SLICE_X5Y91/A4 SLICE_X2Y92/D4 SLICE_X4Y92/D3 SLICE_X5Y92/B4 SLICE_X7Y91/A4 SLICE_X4Y91/C6 SLICE_X5Y94/D2 SLICE_X4Y90/A2 SLICE_X7Y91/C4 SLICE_X7Y93/A5 SLICE_X3Y92/CQ SLICE_X4Y91/B2 SLICE_X2Y91/D2 SLICE_X3Y92/A3 SLICE_X3Y92/C2 SLICE_X7Y91/B1 SLICE_X2Y93/D2 SLICE_X2Y92/C4 SLICE_X4Y92/A4 SLICE_X5Y91/B4 SLICE_X5Y92/A4 SLICE_X3Y94/C3 SLICE_X4Y92/C5 SLICE_X3Y93/D4 SLICE_X3Y93/B6 
ROUTE state_reg[4] CLBLM_R_X3Y92/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X3Y92/INT_R.LOGIC_OUTS2->>NR1BEG2 INT_R_X3Y93/INT_R.NR1END2->>IMUX45 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_R_X3Y93/INT_R.NR1END2->>IMUX37 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_R_X3Y93/INT_R.NR1END2->>IMUX13 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_R_X3Y93/INT_R.NR1END2->>NE2BEG2 INT_L_X4Y94/INT_L.NE2END2->>WR1BEG3 INT_R_X3Y94/INT_R.WR1END3->>IMUX23 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X4Y94/INT_L.NE2END2->>IMUX_L36 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 INT_R_X3Y92/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_L_X4Y92/INT_L.ER1END3->>ER1BEG_S0 INT_R_X5Y93/INT_R.ER1END0->>IMUX9 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X5Y93/INT_R.ER1END0->>SS2BEG0 INT_R_X5Y91/INT_R.SS2END0->>IMUX10 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X4Y92/INT_L.ER1END3->>IMUX_L38 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 INT_L_X4Y92/INT_L.ER1END3->>IMUX_L31 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 INT_R_X3Y92/INT_R.LOGIC_OUTS2->>SL1BEG2 INT_R_X3Y91/INT_R.SL1END2->>IMUX45 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_R_X3Y91/INT_R.SL1END2->>FAN_ALT7 INT_R_X3Y91/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X3Y91/INT_R.FAN_BOUNCE7->>IMUX8 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_R_X3Y91/INT_R.SL1END2->>IMUX29 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_R_X3Y91/INT_R.SL1END2->>IMUX21 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_R_X3Y92/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_L_X4Y92/INT_L.EL1END1->>SL1BEG1 INT_L_X4Y91/INT_L.SL1END1->>IMUX_L35 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 INT_L_X4Y91/INT_L.SL1END1->>IMUX_L2 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X4Y91/INT_L.SL1END1->>ER1BEG2 INT_R_X5Y91/INT_R.ER1END2->>IMUX21 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_R_X5Y91/INT_R.ER1END2->>IMUX14 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X4Y91/INT_L.SL1END1->>SL1BEG1 INT_L_X4Y90/INT_L.SL1END1->>IMUX_L18 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 INT_L_X4Y90/INT_L.SL1END1->>IMUX_L2 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X4Y91/INT_L.SL1END1->>IMUX_L10 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 INT_L_X4Y91/INT_L.SL1END1->>IMUX_L26 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 INT_L_X4Y91/INT_L.SL1END1->>IMUX_L18 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 INT_L_X4Y92/INT_L.EL1END1->>IMUX_L11 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 INT_L_X4Y92/INT_L.EL1END1->>IMUX_L26 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 INT_L_X4Y92/INT_L.EL1END1->>IMUX_L18 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 INT_L_X4Y92/INT_L.EL1END1->>IMUX_L10 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 INT_R_X3Y92/INT_R.LOGIC_OUTS2->>FAN_ALT7 INT_R_X3Y92/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X3Y92/INT_R.FAN_BOUNCE7->>IMUX18 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_R_X3Y92/INT_R.FAN_BOUNCE7->>IMUX0 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X3Y92/INT_R.LOGIC_OUTS2->>IMUX28 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_R_X3Y92/INT_R.LOGIC_OUTS2->>IMUX20 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_R_X3Y92/INT_R.LOGIC_OUTS2->>IMUX44 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4
INTRASITE state_reg[4]_i_1_n_0
INTERSITE state_reg[5] SLICE_X2Y91/C3 SLICE_X2Y92/B4 SLICE_X5Y91/C3 SLICE_X3Y91/C5 SLICE_X4Y91/C5 SLICE_X4Y92/CQ SLICE_X2Y93/D1 SLICE_X3Y93/B4 SLICE_X5Y91/D3 SLICE_X2Y92/C6 SLICE_X2Y91/A2 SLICE_X3Y92/C6 SLICE_X4Y91/A1 
ROUTE state_reg[5] CLBLL_L_X4Y92/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X4Y92/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X4Y91/INT_L.SR1END3->>IMUX_L39 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 INT_L_X4Y91/INT_L.SR1END3->>IMUX_L31 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 INT_L_X4Y91/INT_L.SR1END3->>IMUX_L23 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 INT_L_X4Y91/INT_L.SR1END3->>IMUX_L7 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 INT_L_X4Y92/INT_L.LOGIC_OUTS_L6->>WL1BEG1 INT_R_X3Y92/INT_R.WL1END1->>NL1BEG1 INT_R_X3Y93/INT_R.NL1END1->>IMUX26 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_R_X3Y93/INT_R.NL1END1->>FAN_ALT2 INT_R_X3Y93/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X3Y93/INT_R.FAN_BOUNCE2->>IMUX40 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_R_X3Y92/INT_R.WL1END1->>SR1BEG2 INT_R_X3Y91/INT_R.SR1END2->>FAN_ALT1 INT_R_X3Y91/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X3Y91/INT_R.FAN_BOUNCE1->>IMUX2 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_R_X3Y91/INT_R.SR1END2->>IMUX22 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_R_X3Y91/INT_R.SR1END2->>IMUX30 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_R_X3Y92/INT_R.WL1END1->>IMUX35 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_R_X3Y92/INT_R.WL1END1->>IMUX27 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_R_X3Y92/INT_R.WL1END1->>IMUX34 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6
INTERSITE state_reg[5]_i_10_n_0 SLICE_X7Y92/B1 SLICE_X7Y92/D SLICE_X7Y92/C5 
ROUTE state_reg[5]_i_10_n_0 CLBLM_R_X5Y92/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X5Y92/INT_R.LOGIC_OUTS11->>IMUX30 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_R_X5Y92/INT_R.LOGIC_OUTS11->>IMUX14 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1
INTERSITE state_reg[5]_i_1_n_0 SLICE_X3Y92/D SLICE_X3Y92/CE SLICE_X4Y92/CE SLICE_X5Y91/CE 
ROUTE state_reg[5]_i_1_n_0 CLBLM_R_X3Y92/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X3Y92/INT_R.LOGIC_OUTS11->>EL1BEG2 INT_L_X4Y92/INT_L.EL1END2->>SE2BEG2 INT_R_X5Y91/INT_R.SE2END2->>WL1BEG1 INT_L_X4Y91/INT_L.WL1END1->>FAN_ALT6 INT_L_X4Y91/INT_L.FAN_ALT6->>FAN_L6 CLBLL_L_X4Y91/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE INT_L_X4Y92/INT_L.EL1END2->>FAN_ALT7 INT_L_X4Y92/INT_L.FAN_ALT7->>FAN_L7 CLBLL_L_X4Y92/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE INT_R_X3Y92/INT_R.LOGIC_OUTS11->>FAN_ALT1 INT_R_X3Y92/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X3Y92/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X3Y92/INT_R.FAN_ALT6->>FAN6 CLBLM_R_X3Y92/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE
INTRASITE state_reg[5]_i_2_n_0
INTERSITE state_reg[5]_i_3_n_0 SLICE_X4Y90/B SLICE_X3Y92/D1 
ROUTE state_reg[5]_i_3_n_0 CLBLL_L_X4Y90/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X4Y90/INT_L.LOGIC_OUTS_L13->>WL1BEG0 INT_R_X3Y90/INT_R.WL1END0->>NN2BEG1 INT_R_X3Y92/INT_R.NN2END1->>IMUX41 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1
INTERSITE state_reg[5]_i_4_n_0 SLICE_X3Y93/C SLICE_X3Y92/D2 
ROUTE state_reg[5]_i_4_n_0 CLBLM_R_X3Y93/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X3Y93/INT_R.LOGIC_OUTS10->>SL1BEG2 INT_R_X3Y92/INT_R.SL1END2->>IMUX36 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2
INTERSITE state_reg[5]_i_5_n_0 SLICE_X3Y92/D4 SLICE_X2Y92/B 
ROUTE state_reg[5]_i_5_n_0 CLBLM_R_X3Y92/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X3Y92/INT_R.LOGIC_OUTS13->>BYP_ALT5 INT_R_X3Y92/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X3Y92/INT_R.BYP_BOUNCE5->>IMUX37 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4
INTERSITE state_reg[5]_i_6_n_0 SLICE_X4Y92/C4 SLICE_X5Y91/B5 SLICE_X7Y92/B 
ROUTE state_reg[5]_i_6_n_0 CLBLM_R_X5Y92/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X5Y92/INT_R.LOGIC_OUTS9->>WR1BEG2 INT_L_X4Y92/INT_L.WR1END2->>IMUX_L28 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 INT_R_X5Y92/INT_R.LOGIC_OUTS9->>SL1BEG1 INT_R_X5Y91/INT_R.SL1END1->>WL1BEG0 INT_L_X4Y91/INT_L.WL1END0->>IMUX_L25 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5
INTERSITE state_reg[5]_i_7_n_0 SLICE_X3Y93/D SLICE_X3Y93/C5 
ROUTE state_reg[5]_i_7_n_0 CLBLM_R_X3Y93/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X3Y93/INT_R.LOGIC_OUTS11->>IMUX30 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5
INTERSITE state_reg[5]_i_8_n_0 SLICE_X7Y91/D SLICE_X7Y92/C3 SLICE_X7Y92/B4 
ROUTE state_reg[5]_i_8_n_0 CLBLM_R_X5Y91/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X5Y91/INT_R.LOGIC_OUTS11->>NR1BEG3 INT_R_X5Y92/INT_R.NR1END3->>FAN_ALT1 INT_R_X5Y92/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X5Y92/INT_R.FAN_BOUNCE1->>IMUX26 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_R_X5Y92/INT_R.NR1END3->>IMUX23 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3
INTERSITE state_reg[5]_i_9_n_0 SLICE_X7Y92/B5 SLICE_X7Y92/C1 SLICE_X7Y92/A 
ROUTE state_reg[5]_i_9_n_0 CLBLM_R_X5Y92/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X5Y92/INT_R.LOGIC_OUTS8->>IMUX33 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_R_X5Y92/INT_R.LOGIC_OUTS8->>IMUX25 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5
INTERSITE timer_count_reg[0]_i_2_n_0 SLICE_X5Y87/AX SLICE_X4Y87/A 
ROUTE timer_count_reg[0]_i_2_n_0 CLBLL_L_X4Y87/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X4Y87/INT_L.LOGIC_OUTS_L12->>BYP_ALT0 INT_L_X4Y87/INT_L.BYP_ALT0->>BYP_L0 CLBLL_L_X4Y87/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX
INTRASITE timer_count_reg[0]_i_3_n_0
INTRASITE timer_count_reg[0]_i_4_n_0
INTRASITE timer_count_reg[0]_i_5_n_0
INTRASITE timer_count_reg[0]_i_6_n_0
INTRASITE timer_count_reg[12]_i_2_n_0
INTRASITE timer_count_reg[4]_i_2_n_0
INTRASITE timer_count_reg[4]_i_3_n_0
INTRASITE timer_count_reg[4]_i_4_n_0
INTRASITE timer_count_reg[4]_i_5_n_0
INTRASITE timer_count_reg[8]_i_2_n_0
INTRASITE timer_count_reg[8]_i_3_n_0
INTRASITE timer_count_reg[8]_i_4_n_0
INTRASITE timer_count_reg[8]_i_5_n_0
INTERSITE timer_count_reg_reg[0]_i_1_n_0 SLICE_X5Y87/COUT SLICE_X5Y88/CIN 
ROUTE timer_count_reg_reg[0]_i_1_n_0 CLBLL_L_X4Y87/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N
INTRASITE timer_count_reg_reg[0]_i_1_n_4
INTRASITE timer_count_reg_reg[0]_i_1_n_5
INTRASITE timer_count_reg_reg[0]_i_1_n_6
INTRASITE timer_count_reg_reg[0]_i_1_n_7
INTRASITE timer_count_reg_reg[12]_i_1_n_7
INTERSITE timer_count_reg_reg[4]_i_1_n_0 SLICE_X5Y88/COUT SLICE_X5Y89/CIN 
ROUTE timer_count_reg_reg[4]_i_1_n_0 CLBLL_L_X4Y88/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N
INTRASITE timer_count_reg_reg[4]_i_1_n_4
INTRASITE timer_count_reg_reg[4]_i_1_n_5
INTRASITE timer_count_reg_reg[4]_i_1_n_6
INTRASITE timer_count_reg_reg[4]_i_1_n_7
INTERSITE timer_count_reg_reg[8]_i_1_n_0 SLICE_X5Y89/COUT SLICE_X5Y90/CIN 
ROUTE timer_count_reg_reg[8]_i_1_n_0 CLBLL_L_X4Y89/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N
INTRASITE timer_count_reg_reg[8]_i_1_n_4
INTRASITE timer_count_reg_reg[8]_i_1_n_5
INTRASITE timer_count_reg_reg[8]_i_1_n_6
INTRASITE timer_count_reg_reg[8]_i_1_n_7
INTERSITE user_in[0] SLICE_X2Y94/A5 SLICE_X3Y94/AQ SLICE_X4Y94/A4 SLICE_X2Y93/A3 SLICE_X2Y94/B5 SLICE_X2Y93/C6 SLICE_X4Y93/A2 SLICE_X2Y94/C1 SLICE_X3Y94/A3 
ROUTE user_in[0] CLBLM_R_X3Y94/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X3Y94/INT_R.LOGIC_OUTS0->>IMUX8 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_R_X3Y94/INT_R.LOGIC_OUTS0->>IMUX24 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_R_X3Y94/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_L_X4Y94/INT_L.ER1END1->>SL1BEG1 INT_L_X4Y93/INT_L.SL1END1->>WL1BEG0 INT_R_X3Y93/INT_R.WL1END0->>IMUX1 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_R_X3Y93/INT_R.WL1END0->>BYP_ALT1 INT_R_X3Y93/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X3Y93/INT_R.BYP_BOUNCE1->>IMUX35 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X4Y93/INT_L.SL1END1->>IMUX_L2 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X4Y94/INT_L.ER1END1->>IMUX_L11 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 INT_R_X3Y94/INT_R.LOGIC_OUTS0->>IMUX32 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_R_X3Y94/INT_R.LOGIC_OUTS0->>IMUX0 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3
INTRASITE user_in[0]_i_1_n_0
INTERSITE user_in[1] SLICE_X2Y94/B4 SLICE_X2Y93/B2 SLICE_X3Y94/BQ SLICE_X2Y93/C2 SLICE_X4Y94/A5 SLICE_X2Y94/A4 SLICE_X4Y93/A3 SLICE_X2Y94/C2 SLICE_X3Y94/B2 
ROUTE user_in[1] CLBLM_R_X3Y94/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X3Y94/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_L_X4Y94/INT_L.EL1END0->>SL1BEG0 INT_L_X4Y93/INT_L.SL1END0->>IMUX_L1 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 INT_L_X4Y94/INT_L.EL1END0->>IMUX_L8 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_R_X3Y94/INT_R.LOGIC_OUTS1->>IMUX11 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X3Y94/INT_R.LOGIC_OUTS1->>SR1BEG2 INT_R_X3Y93/INT_R.SR1END2->>IMUX29 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_R_X3Y94/INT_R.LOGIC_OUTS1->>SL1BEG1 INT_R_X3Y93/INT_R.SL1END1->>IMUX18 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_R_X3Y94/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X3Y94/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X3Y94/INT_R.BYP_BOUNCE5->>IMUX29 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_R_X3Y94/INT_R.LOGIC_OUTS1->>IMUX19 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_R_X3Y94/INT_R.LOGIC_OUTS1->>IMUX27 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4
INTRASITE user_in[1]_i_1_n_0
INTERSITE user_in_next SLICE_X3Y94/C SLICE_X3Y94/A6 SLICE_X3Y94/B6 
ROUTE user_in_next CLBLM_R_X3Y94/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X3Y94/INT_R.LOGIC_OUTS10->>IMUX13 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_R_X3Y94/INT_R.LOGIC_OUTS10->>IMUX5 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6
INTRASITE vgaBlue[0]
INTRASITE vgaBlue[1]
INTERSITE vgaBlue_OBUF[0] C16/O SLICE_X0Y109/B 
ROUTE vgaBlue_OBUF[0] CLBLL_L_X2Y109/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X2Y109/INT_L.LOGIC_OUTS_L13->>WL1BEG0 INT_R_X1Y109/INT_R.WL1END0->>NW2BEG1 INT_L_X0Y110/INT_L.NW2END1->>IMUX_L34 LIOI3_X0Y109/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y109/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y109/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0
INTERSITE vgaBlue_OBUF[1] SLICE_X0Y109/C H15/O 
ROUTE vgaBlue_OBUF[1] CLBLL_L_X2Y109/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X2Y109/INT_L.LOGIC_OUTS_L14->>WW2BEG2 INT_L_X0Y109/INT_L.WW2END2->>NL1BEG2 INT_L_X0Y110/INT_L.NL1END2->>NL1BEG1 INT_L_X0Y111/INT_L.NL1END1->>IMUX_L34 LIOI3_X0Y111/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y111/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y111/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1
INTRASITE vgaGreen[0]
INTRASITE vgaGreen[1]
INTRASITE vgaGreen[2]
INTERSITE vgaGreen_OBUF[0] SLICE_X0Y103/A J17/O 
ROUTE vgaGreen_OBUF[0] CLBLL_L_X2Y103/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X2Y103/INT_L.LOGIC_OUTS_L12->>NW2BEG0 INT_R_X1Y104/INT_R.NW2END0->>WR1BEG1 INT_L_X0Y104/INT_L.WR1END1->>IMUX_L34 LIOI3_X0Y103/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y103/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y103/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0
INTERSITE vgaGreen_OBUF[1] SLICE_X0Y107/A F18/O 
ROUTE vgaGreen_OBUF[1] CLBLL_L_X2Y107/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X2Y107/INT_L.LOGIC_OUTS_L12->>SS2BEG0 INT_L_X2Y105/INT_L.SS2END0->>WW2BEG0 INT_L_X0Y105/INT_L.WW2END0->>IMUX_L34 LIOI3_X0Y105/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y105/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y105/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1
INTERSITE vgaGreen_OBUF[2] SLICE_X0Y107/B G18/O 
ROUTE vgaGreen_OBUF[2] CLBLL_L_X2Y107/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X2Y107/INT_L.LOGIC_OUTS_L13->>WR1BEG2 INT_R_X1Y107/INT_R.WR1END2->>SW2BEG1 INT_L_X0Y106/INT_L.SW2END1->>IMUX_L34 LIOI3_X0Y105/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y105/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y105/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0
INTRASITE vgaRed[0]
INTRASITE vgaRed[1]
INTRASITE vgaRed[2]
INTERSITE vgaRed[2]_i_2_n_0 SLICE_X2Y66/C SLICE_X0Y111/D6 SLICE_X0Y109/A6 SLICE_X0Y111/B4 SLICE_X1Y111/C2 SLICE_X0Y111/A6 SLICE_X0Y111/C4 SLICE_X1Y111/A6 SLICE_X1Y111/B6 
ROUTE vgaRed[2]_i_2_n_0 CLBLM_R_X3Y66/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X3Y66/INT_R.LOGIC_OUTS14->>NN6BEG2 INT_R_X3Y72/INT_R.NN6END2->>NN6BEG2 INT_R_X3Y78/INT_R.NN6END2->>NN6BEG2 INT_R_X3Y84/INT_R.NN6END2->>NN6BEG2 INT_R_X3Y90/INT_R.NN6END2->>NN6BEG2 INT_R_X3Y96/INT_R.NN6END2->>NN6BEG2 INT_R_X3Y102/INT_R.NN6END2->>NN6BEG2 INT_R_X3Y108/INT_R.NN6END2->>NW2BEG2 INT_L_X2Y109/INT_L.NW2END2->>NN2BEG2 INT_L_X2Y111/INT_L.NN2END2->>IMUX_L5 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X2Y111/INT_L.NN2END2->>IMUX_L27 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 INT_L_X2Y111/INT_L.NN2END2->>IMUX_L43 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 INT_L_X2Y111/INT_L.NN2END2->>IMUX_L28 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 INT_L_X2Y111/INT_L.NN2END2->>IMUX_L13 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X2Y111/INT_L.NN2END2->>IMUX_L4 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 INT_L_X2Y111/INT_L.NN2END2->>IMUX_L20 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 INT_L_X2Y109/INT_L.NW2END2->>IMUX_L4 CLBLL_L_X2Y109/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6
INTERSITE vgaRed[2]_i_3_n_0 SLICE_X1Y111/B3 SLICE_X0Y109/A2 SLICE_X1Y111/C6 SLICE_X0Y111/B5 SLICE_X1Y111/A2 SLICE_X0Y111/C1 SLICE_X2Y66/B SLICE_X0Y111/D1 SLICE_X0Y111/A4 
ROUTE vgaRed[2]_i_3_n_0 CLBLM_R_X3Y66/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X3Y66/INT_R.LOGIC_OUTS13->>NN6BEG1 INT_R_X3Y72/INT_R.NN6END1->>NN6BEG1 INT_R_X3Y78/INT_R.NN6END1->>NN6BEG1 INT_R_X3Y84/INT_R.NN6END1->>NN6BEG1 INT_R_X3Y90/INT_R.NN6END1->>NN6BEG1 INT_R_X3Y96/INT_R.NN6END1->>NN6BEG1 INT_R_X3Y102/INT_R.NN6END1->>NN6BEG1 INT_R_X3Y108/INT_R.NN6END1->>NW2BEG1 INT_L_X2Y109/INT_L.NW2END1->>NN2BEG1 INT_L_X2Y111/INT_L.NN2END1->>FAN_ALT2 INT_L_X2Y111/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X2Y111/INT_L.FAN_BOUNCE2->>IMUX_L40 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 INT_L_X2Y111/INT_L.FAN_BOUNCE2->>IMUX_L32 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 INT_L_X2Y111/INT_L.FAN_BOUNCE2->>IMUX_L16 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 INT_L_X2Y111/INT_L.FAN_BOUNCE2->>IMUX_L24 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X2Y111/INT_L.NN2END1->>IMUX_L3 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X2Y111/INT_L.NN2END1->>IMUX_L11 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 INT_L_X2Y111/INT_L.NN2END1->>IMUX_L34 CLBLL_L_X2Y111/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 INT_L_X2Y109/INT_L.NW2END1->>IMUX_L2 CLBLL_L_X2Y109/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2
INTERSITE vgaRed[2]_i_4_n_0 SLICE_X2Y66/D SLICE_X2Y66/C6 
ROUTE vgaRed[2]_i_4_n_0 CLBLM_R_X3Y66/CLBLM_R.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_R_X3Y66/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X3Y66/INT_R.LOGIC_OUTS23->>IMUX35 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6
INTERSITE vgaRed_OBUF[0] SLICE_X0Y107/C D18/O 
ROUTE vgaRed_OBUF[0] CLBLL_L_X2Y107/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X2Y107/INT_L.LOGIC_OUTS_L14->>WR1BEG3 INT_R_X1Y107/INT_R.WR1END3->>WL1BEG1 INT_L_X0Y107/INT_L.WL1END1->>IMUX_L34 LIOI3_TBYTESRC_X0Y107/LIOI3_TBYTESRC.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_TBYTESRC_X0Y107/LIOI3_TBYTESRC.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_TBYTESRC_X0Y107/LIOI3_TBYTESRC.LIOI_OLOGIC1_OQ->>LIOI_O1
INTERSITE vgaRed_OBUF[1] E18/O SLICE_X0Y107/D 
ROUTE vgaRed_OBUF[1] CLBLL_L_X2Y107/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X2Y107/INT_L.LOGIC_OUTS_L15->>WR1BEG_S0 INT_R_X1Y108/INT_R.WR1END0->>WR1BEG1 INT_L_X0Y108/INT_L.WR1END1->>IMUX_L34 LIOI3_TBYTESRC_X0Y107/LIOI3_TBYTESRC.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_TBYTESRC_X0Y107/LIOI3_TBYTESRC.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_TBYTESRC_X0Y107/LIOI3_TBYTESRC.LIOI_OLOGIC0_OQ->>LIOI_O0
INTERSITE vgaRed_OBUF[2] SLICE_X0Y109/D C17/O 
ROUTE vgaRed_OBUF[2] CLBLL_L_X2Y109/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X2Y109/INT_L.LOGIC_OUTS_L15->>WW2BEG3 INT_L_X0Y109/INT_L.WW2END3->>SR1BEG_S0 INT_L_X0Y109/INT_L.SR1BEG_S0->>IMUX_L34 LIOI3_X0Y109/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y109/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y109/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1
INTERSITE vgaRed_OBUF[2]_inst_i_2_n_0 SLICE_X7Y100/A SLICE_X0Y107/B3 SLICE_X0Y109/B1 SLICE_X0Y107/D2 SLICE_X0Y103/A6 SLICE_X0Y109/C2 SLICE_X0Y107/A3 SLICE_X0Y107/C1 SLICE_X0Y109/D2 
ROUTE vgaRed_OBUF[2]_inst_i_2_n_0 CLBLM_R_X5Y100/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X5Y100/INT_R.LOGIC_OUTS8->>NW6BEG0 INT_R_X3Y104/INT_R.NW6END0->>WR1BEG1 INT_L_X2Y104/INT_L.WR1END1->>SR1BEG1 INT_L_X2Y103/INT_L.SR1END1->>IMUX_L4 CLBLL_L_X2Y103/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 INT_L_X2Y104/INT_L.WR1END1->>NL1BEG0 INT_L_X2Y105/INT_L.NL1END0->>NN2BEG0 INT_L_X2Y107/INT_L.NN2END0->>IMUX_L32 CLBLL_L_X2Y107/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 INT_L_X2Y107/INT_L.NN2END0->>NL1BEG_N3 INT_L_X2Y107/INT_L.NL1BEG_N3->>IMUX_L45 CLBLL_L_X2Y107/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 INT_L_X2Y107/INT_L.NL1BEG_N3->>NN2BEG3 INT_L_X2Y109/INT_L.NN2END3->>IMUX_L29 CLBLL_L_X2Y109/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 INT_L_X2Y109/INT_L.NN2END3->>IMUX_L15 CLBLL_L_X2Y109/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 INT_L_X2Y109/INT_L.NN2END3->>IMUX_L45 CLBLL_L_X2Y109/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 INT_L_X2Y107/INT_L.NN2END0->>IMUX_L1 CLBLL_L_X2Y107/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 INT_L_X2Y107/INT_L.NN2END0->>IMUX_L17 CLBLL_L_X2Y107/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3
INTERSITE vgaRed_OBUF[2]_inst_i_3_n_0 SLICE_X0Y107/D1 SLICE_X0Y107/C6 SLICE_X0Y109/D3 SLICE_X7Y100/B SLICE_X0Y103/A1 SLICE_X0Y107/A5 SLICE_X0Y107/B5 SLICE_X0Y109/B3 SLICE_X0Y109/C3 
ROUTE vgaRed_OBUF[2]_inst_i_3_n_0 CLBLM_R_X5Y100/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X5Y100/INT_R.LOGIC_OUTS9->>NW6BEG1 INT_R_X3Y104/INT_R.NW6END1->>WL1BEG_N3 INT_L_X2Y104/INT_L.WL1END_N1_3->>NN2BEG0 INT_L_X2Y106/INT_L.NN2END0->>NR1BEG0 INT_L_X2Y107/INT_L.NR1END0->>BYP_ALT1 INT_L_X2Y107/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X2Y107/INT_L.BYP_BOUNCE1->>IMUX_L35 CLBLL_L_X2Y107/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 INT_L_X2Y107/INT_L.NR1END0->>IMUX_L40 CLBLL_L_X2Y107/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 INT_L_X2Y107/INT_L.NR1END0->>IMUX_L8 CLBLL_L_X2Y107/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X2Y107/INT_L.NR1END0->>IMUX_L24 CLBLL_L_X2Y107/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X2Y107/INT_L.NR1END0->>NR1BEG0 INT_L_X2Y108/INT_L.NR1END0->>NR1BEG0 INT_L_X2Y109/INT_L.NR1END0->>NL1BEG_N3 INT_L_X2Y109/INT_L.NL1BEG_N3->>IMUX_L38 CLBLL_L_X2Y109/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 INT_L_X2Y109/INT_L.NL1BEG_N3->>IMUX_L22 CLBLL_L_X2Y109/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 INT_L_X2Y109/INT_L.NR1END0->>IMUX_L17 CLBLL_L_X2Y109/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X2Y103/INT_L.WL1END3->>IMUX_L7 CLBLL_L_X2Y103/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1
INTERSITE wait_count[0] SLICE_X11Y91/AQ SLICE_X10Y90/AX SLICE_X11Y91/A3 
ROUTE wait_count[0] CLBLM_L_X8Y91/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y91/INT_L.LOGIC_OUTS_L0->>SL1BEG0 INT_L_X8Y90/INT_L.SL1END0->>BYP_ALT1 INT_L_X8Y90/INT_L.BYP_ALT1->>BYP_L1 CLBLM_L_X8Y90/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX INT_L_X8Y91/INT_L.LOGIC_OUTS_L0->>IMUX_L0 CLBLM_L_X8Y91/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3
INTERSITE wait_count[10] SLICE_X9Y93/C1 SLICE_X9Y94/AQ SLICE_X10Y92/B6 
ROUTE wait_count[10] CLBLM_R_X7Y94/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X7Y94/INT_R.LOGIC_OUTS0->>SL1BEG0 INT_R_X7Y93/INT_R.SL1END0->>SL1BEG0 INT_R_X7Y92/INT_R.SL1END0->>ER1BEG1 INT_L_X8Y92/INT_L.ER1END1->>IMUX_L12 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X7Y93/INT_R.SL1END0->>IMUX33 CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1
INTERSITE wait_count[11] SLICE_X10Y92/C6 SLICE_X11Y93/AQ SLICE_X11Y94/C6 
ROUTE wait_count[11] CLBLM_L_X8Y93/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y93/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_R_X9Y94/INT_R.NE2END0->>WR1BEG1 INT_L_X8Y94/INT_L.WR1END1->>IMUX_L34 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X8Y93/INT_L.LOGIC_OUTS_L0->>SR1BEG1 INT_L_X8Y92/INT_L.SR1END1->>IMUX_L35 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6
INTERSITE wait_count[12] SLICE_X11Y93/D3 SLICE_X10Y92/D6 SLICE_X11Y92/AQ 
ROUTE wait_count[12] CLBLM_L_X8Y92/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y92/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X8Y92/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X8Y93/INT_L.NR1END3->>IMUX_L39 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X8Y92/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X8Y92/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y92/INT_L.FAN_BOUNCE5->>IMUX_L43 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6
INTERSITE wait_count[13] SLICE_X9Y93/AQ SLICE_X11Y94/C5 SLICE_X10Y93/A6 
ROUTE wait_count[13] CLBLM_R_X7Y93/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X7Y93/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X7Y93/INT_R.NL1BEG_N3->>NE2BEG3 INT_L_X8Y94/INT_L.NE2END3->>IMUX_L30 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_R_X7Y93/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_L_X8Y93/INT_L.ER1END1->>IMUX_L4 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6
INTERSITE wait_count[14] SLICE_X9Y93/C5 SLICE_X10Y93/B6 SLICE_X9Y93/BQ 
ROUTE wait_count[14] CLBLM_R_X7Y93/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X7Y93/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X9Y93/INT_R.EE2END1->>WR1BEG2 INT_L_X8Y93/INT_L.WR1END2->>WR1BEG3 INT_R_X7Y93/INT_R.WR1END3->>IMUX30 CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X8Y93/INT_L.WR1END2->>IMUX_L12 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6
INTERSITE wait_count[15] SLICE_X10Y93/C6 SLICE_X11Y92/BQ SLICE_X11Y93/D6 
ROUTE wait_count[15] CLBLM_L_X8Y92/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X8Y92/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X8Y93/INT_L.NR1END1->>IMUX_L42 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X8Y93/INT_L.NR1END1->>IMUX_L35 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6
INTERSITE wait_count[16] SLICE_X11Y93/BQ SLICE_X9Y94/C6 SLICE_X10Y93/D6 
ROUTE wait_count[16] CLBLM_L_X8Y93/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X8Y93/INT_L.LOGIC_OUTS_L1->>NW2BEG1 INT_R_X7Y94/INT_R.NW2END1->>IMUX34 CLBLM_R_X7Y94/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X8Y93/INT_L.LOGIC_OUTS_L1->>IMUX_L43 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6
INTERSITE wait_count[17] SLICE_X10Y94/A6 SLICE_X11Y93/CQ SLICE_X11Y93/D2 
ROUTE wait_count[17] CLBLM_L_X8Y93/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X8Y93/INT_L.LOGIC_OUTS_L2->>NR1BEG2 INT_L_X8Y94/INT_L.NR1END2->>IMUX_L4 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X8Y93/INT_L.LOGIC_OUTS_L2->>IMUX_L36 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2
INTERSITE wait_count[18] SLICE_X11Y94/AQ SLICE_X10Y94/B6 SLICE_X11Y94/D4 
ROUTE wait_count[18] CLBLM_L_X8Y94/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y94/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X8Y94/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X8Y94/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X8Y94/INT_L.FAN_BOUNCE1->>IMUX_L12 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X8Y94/INT_L.NL1BEG_N3->>IMUX_L37 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4
INTERSITE wait_count[19] SLICE_X11Y94/AMUX SLICE_X11Y94/C4 SLICE_X10Y94/C6 
ROUTE wait_count[19] CLBLM_L_X8Y94/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X8Y94/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 INT_L_X8Y94/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y94/INT_L.FAN_BOUNCE5->>IMUX_L35 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X8Y94/INT_L.LOGIC_OUTS_L16->>IMUX_L21 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4
INTERSITE wait_count[1] SLICE_X11Y92/BMUX SLICE_X11Y91/A1 SLICE_X10Y90/A1 
ROUTE wait_count[1] CLBLM_L_X8Y92/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X8Y92/INT_L.LOGIC_OUTS_L17->>SL1BEG3 INT_L_X8Y91/INT_L.SL1END3->>SL1BEG3 INT_L_X8Y90/INT_L.SL1END3->>IMUX_L7 CLBLM_L_X8Y90/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X8Y91/INT_L.SL1END3->>IMUX_L6 CLBLM_L_X8Y91/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1
INTERSITE wait_count[20] SLICE_X11Y93/AMUX SLICE_X11Y93/D4 SLICE_X10Y94/D6 
ROUTE wait_count[20] CLBLM_L_X8Y93/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X8Y93/INT_L.LOGIC_OUTS_L16->>EL1BEG1 INT_R_X9Y93/INT_R.EL1END1->>NR1BEG1 INT_R_X9Y94/INT_R.NR1END1->>WR1BEG2 INT_L_X8Y94/INT_L.WR1END2->>IMUX_L43 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X8Y93/INT_L.LOGIC_OUTS_L16->>IMUX_L37 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4
INTERSITE wait_count[21] SLICE_X9Y94/AMUX SLICE_X9Y94/C4 SLICE_X10Y95/A6 
ROUTE wait_count[21] CLBLM_R_X7Y94/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X7Y94/INT_R.LOGIC_OUTS16->>NE2BEG2 INT_L_X8Y95/INT_L.NE2END2->>IMUX_L4 CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X7Y94/INT_R.LOGIC_OUTS16->>IMUX21 CLBLM_R_X7Y94/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4
INTERSITE wait_count[22] SLICE_X9Y94/BQ SLICE_X10Y95/B6 SLICE_X9Y94/C3 
ROUTE wait_count[22] CLBLM_R_X7Y94/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X7Y94/INT_R.LOGIC_OUTS1->>ER1BEG2 INT_L_X8Y94/INT_L.ER1END2->>NR1BEG2 INT_L_X8Y95/INT_L.NR1END2->>IMUX_L12 CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X7Y94/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X7Y94/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X7Y94/INT_R.BYP_BOUNCE5->>IMUX23 CLBLM_R_X7Y94/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3
INTERSITE wait_count[23] SLICE_X11Y94/C3 SLICE_X11Y94/BQ SLICE_X10Y95/C6 
ROUTE wait_count[23] CLBLM_L_X8Y94/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X8Y94/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X8Y95/INT_L.NR1END1->>IMUX_L35 CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X8Y94/INT_L.LOGIC_OUTS_L1->>NL1BEG0 INT_L_X8Y94/INT_L.NL1END_S3_0->>IMUX_L23 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3
INTERSITE wait_count[24] SLICE_X11Y92/CQ SLICE_X11Y94/D2 SLICE_X10Y95/D6 
ROUTE wait_count[24] CLBLM_L_X8Y92/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X8Y92/INT_L.LOGIC_OUTS_L2->>NN2BEG2 INT_L_X8Y94/INT_L.NN2END2->>EL1BEG1 INT_R_X9Y94/INT_R.EL1END1->>NR1BEG1 INT_R_X9Y95/INT_R.NR1END1->>WR1BEG2 INT_L_X8Y95/INT_L.WR1END2->>IMUX_L43 CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X8Y94/INT_L.NN2END2->>IMUX_L36 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2
INTERSITE wait_count[24]_i_10_n_0 SLICE_X9Y94/C SLICE_X11Y94/D5 
ROUTE wait_count[24]_i_10_n_0 CLBLM_R_X7Y94/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X7Y94/INT_R.LOGIC_OUTS10->>ER1BEG3 INT_L_X8Y94/INT_L.ER1END3->>IMUX_L46 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5
INTERSITE wait_count[24]_i_11_n_0 SLICE_X11Y93/D SLICE_X11Y91/A2 
ROUTE wait_count[24]_i_11_n_0 CLBLM_L_X8Y93/CLBLM_L.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_L_X8Y93/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X8Y93/INT_L.LOGIC_OUTS_L19->>SS2BEG1 INT_L_X8Y91/INT_L.SS2END1->>IMUX_L3 CLBLM_L_X8Y91/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2
INTERSITE wait_count[24]_i_12_n_0 SLICE_X11Y94/C SLICE_X9Y94/C5 
ROUTE wait_count[24]_i_12_n_0 CLBLM_L_X8Y94/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X8Y94/INT_L.LOGIC_OUTS_L10->>WR1BEG3 INT_R_X7Y94/INT_R.WR1END3->>IMUX30 CLBLM_R_X7Y94/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5
INTERSITE wait_count[24]_i_13_n_0 SLICE_X9Y94/C1 SLICE_X9Y93/C 
ROUTE wait_count[24]_i_13_n_0 CLBLM_R_X7Y93/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X7Y93/INT_R.LOGIC_OUTS10->>NL1BEG1 INT_R_X7Y94/INT_R.NL1END1->>IMUX33 CLBLM_R_X7Y94/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1
INTERSITE wait_count[24]_i_1_n_0 SLICE_X9Y93/CE SLICE_X11Y92/CE SLICE_X3Y92/B1 SLICE_X5Y94/D SLICE_X11Y93/CE SLICE_X9Y94/CE SLICE_X11Y94/CE SLICE_X11Y91/CE 
ROUTE wait_count[24]_i_1_n_0 CLBLL_L_X4Y94/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X4Y94/INT_L.LOGIC_OUTS_L11->>SS2BEG3 INT_L_X4Y92/INT_L.SS2END3->>WL1BEG2 INT_R_X3Y92/INT_R.WL1END2->>IMUX14 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X4Y94/INT_L.LOGIC_OUTS_L11->>ER1BEG_S0 INT_R_X5Y95/INT_R.ER1END0->>ER1BEG1 INT_L_X6Y95/INT_L.ER1END1->>SE2BEG1 INT_R_X7Y94/INT_R.SE2END1->>SE2BEG1 INT_L_X8Y93/INT_L.SE2END1->>NR1BEG1 INT_L_X8Y94/INT_L.NR1END1->>FAN_ALT6 INT_L_X8Y94/INT_L.FAN_ALT6->>FAN_L6 CLBLM_L_X8Y94/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE INT_L_X8Y93/INT_L.SE2END1->>FAN_ALT6 INT_L_X8Y93/INT_L.FAN_ALT6->>FAN_L6 CLBLM_L_X8Y93/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE INT_R_X7Y94/INT_R.SE2END1->>SL1BEG1 INT_R_X7Y93/INT_R.SL1END1->>SE2BEG1 INT_L_X8Y92/INT_L.SE2END1->>SL1BEG1 INT_L_X8Y91/INT_L.SL1END1->>FAN_ALT6 INT_L_X8Y91/INT_L.FAN_ALT6->>FAN_L6 CLBLM_L_X8Y91/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE INT_L_X8Y92/INT_L.SE2END1->>FAN_ALT6 INT_L_X8Y92/INT_L.FAN_ALT6->>FAN_L6 CLBLM_L_X8Y92/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE INT_R_X7Y93/INT_R.SL1END1->>FAN_ALT6 INT_R_X7Y93/INT_R.FAN_ALT6->>FAN6 CLBLM_R_X7Y93/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_R_X7Y94/INT_R.SE2END1->>FAN_ALT6 INT_R_X7Y94/INT_R.FAN_ALT6->>FAN6 CLBLM_R_X7Y94/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE
INTERSITE wait_count[24]_i_4_n_0 SLICE_X5Y93/B6 SLICE_X11Y93/C1 SLICE_X9Y94/A3 SLICE_X11Y94/B1 SLICE_X11Y94/D SLICE_X9Y93/B4 SLICE_X11Y92/A1 SLICE_X3Y92/D6 SLICE_X9Y94/B1 SLICE_X11Y93/B1 SLICE_X11Y94/A1 SLICE_X11Y92/C3 SLICE_X9Y93/A5 SLICE_X11Y92/B1 SLICE_X11Y93/A1 
ROUTE wait_count[24]_i_4_n_0 CLBLM_L_X8Y94/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X8Y94/INT_L.LOGIC_OUTS_L11->>SL1BEG3 INT_L_X8Y93/INT_L.SL1END3->>SR1BEG_S0 INT_L_X8Y93/INT_L.SR1BEG_S0->>IMUX_L33 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X8Y93/INT_L.SL1END3->>SL1BEG3 INT_L_X8Y92/INT_L.SL1END3->>IMUX_L6 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X8Y92/INT_L.SL1END3->>IMUX_L23 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X8Y92/INT_L.SL1END3->>IMUX_L14 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X8Y93/INT_L.SL1END3->>IMUX_L6 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X8Y93/INT_L.SL1END3->>IMUX_L14 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X8Y94/INT_L.LOGIC_OUTS_L11->>WL1BEG2 INT_R_X7Y94/INT_R.WL1END2->>SR1BEG3 INT_R_X7Y94/INT_R.SR1END_N3_3->>IMUX0 CLBLM_R_X7Y94/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X7Y93/INT_R.SR1END3->>SR1BEG_S0 INT_R_X7Y93/INT_R.SR1BEG_S0->>IMUX26 CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_R_X7Y93/INT_R.SR1BEG_S0->>WW2BEG0 INT_R_X5Y93/INT_R.WW2END0->>WR1BEG2 INT_L_X4Y93/INT_L.WR1END2->>SW2BEG1 INT_R_X3Y92/INT_R.SW2END1->>IMUX42 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X4Y93/INT_L.WR1END2->>IMUX_L13 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 INT_R_X7Y93/INT_R.SR1BEG_S0->>IMUX9 CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X7Y94/INT_R.WL1END2->>IMUX14 CLBLM_R_X7Y94/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X8Y94/INT_L.LOGIC_OUTS_L11->>IMUX_L6 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X8Y94/INT_L.LOGIC_OUTS_L11->>IMUX_L14 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1
INTERSITE wait_count[24]_i_9_n_0 SLICE_X11Y91/AMUX SLICE_X11Y94/D1 
ROUTE wait_count[24]_i_9_n_0 CLBLM_L_X8Y91/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X8Y91/INT_L.LOGIC_OUTS_L16->>NN2BEG2 INT_L_X8Y93/INT_L.NN2END2->>NL1BEG1 INT_L_X8Y94/INT_L.NL1END1->>IMUX_L41 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1
INTERSITE wait_count[2] SLICE_X11Y93/BMUX SLICE_X11Y94/D3 SLICE_X10Y90/B6 
ROUTE wait_count[2] CLBLM_L_X8Y93/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X8Y93/INT_L.LOGIC_OUTS_L17->>SS2BEG3 INT_L_X8Y91/INT_L.SS2END3->>SR1BEG_S0 INT_L_X8Y91/INT_L.SR1BEG_S0->>SR1BEG1 INT_L_X8Y90/INT_L.SR1END1->>IMUX_L12 CLBLM_L_X8Y90/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X8Y93/INT_L.LOGIC_OUTS_L17->>NR1BEG3 INT_L_X8Y94/INT_L.NR1END3->>IMUX_L39 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3
INTERSITE wait_count[3] SLICE_X9Y93/BMUX SLICE_X9Y94/C2 SLICE_X10Y90/C6 
ROUTE wait_count[3] CLBLM_R_X7Y93/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X7Y93/INT_R.LOGIC_OUTS17->>SE6BEG3 INT_R_X9Y89/INT_R.SE6END3->>WL1BEG2 INT_L_X8Y89/INT_L.WL1END2->>NL1BEG2 INT_L_X8Y90/INT_L.NL1END2->>IMUX_L35 CLBLM_L_X8Y90/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_R_X7Y93/INT_R.LOGIC_OUTS17->>NW2BEG3 INT_L_X6Y94/INT_L.NW2END3->>EL1BEG2 INT_R_X7Y94/INT_R.EL1END2->>IMUX20 CLBLM_R_X7Y94/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2
INTERSITE wait_count[4] SLICE_X9Y93/AMUX SLICE_X9Y93/C4 SLICE_X10Y90/D6 
ROUTE wait_count[4] CLBLM_R_X7Y93/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X7Y93/INT_R.LOGIC_OUTS16->>EL1BEG1 INT_L_X8Y93/INT_L.EL1END1->>SL1BEG1 INT_L_X8Y92/INT_L.SL1END1->>SS2BEG1 INT_L_X8Y90/INT_L.SS2END1->>IMUX_L43 CLBLM_L_X8Y90/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X7Y93/INT_R.LOGIC_OUTS16->>IMUX21 CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4
INTERSITE wait_count[5] SLICE_X11Y91/A4 SLICE_X10Y91/A6 SLICE_X11Y92/AMUX 
ROUTE wait_count[5] CLBLM_L_X8Y92/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X8Y92/INT_L.LOGIC_OUTS_L16->>SL1BEG2 INT_L_X8Y91/INT_L.SL1END2->>FAN_ALT7 INT_L_X8Y91/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X8Y91/INT_L.FAN_BOUNCE7->>IMUX_L10 CLBLM_L_X8Y91/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X8Y91/INT_L.SL1END2->>IMUX_L4 CLBLM_L_X8Y91/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6
INTERSITE wait_count[6] SLICE_X11Y93/CMUX SLICE_X11Y94/C1 SLICE_X10Y91/B6 
ROUTE wait_count[6] CLBLM_L_X8Y93/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X8Y93/INT_L.LOGIC_OUTS_L18->>NR1BEG0 INT_L_X8Y94/INT_L.NR1END0->>IMUX_L33 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X8Y93/INT_L.LOGIC_OUTS_L18->>SS2BEG0 INT_L_X8Y91/INT_L.SS2END0->>BYP_ALT0 INT_L_X8Y91/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y91/INT_L.BYP_BOUNCE0->>IMUX_L12 CLBLM_L_X8Y91/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6
INTERSITE wait_count[7] SLICE_X11Y92/CMUX SLICE_X11Y91/A5 SLICE_X10Y91/C6 
ROUTE wait_count[7] CLBLM_L_X8Y92/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X8Y92/INT_L.LOGIC_OUTS_L18->>SL1BEG0 INT_L_X8Y91/INT_L.SL1END0->>IMUX_L9 CLBLM_L_X8Y91/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X8Y92/INT_L.LOGIC_OUTS_L18->>SR1BEG1 INT_L_X8Y91/INT_L.SR1END1->>IMUX_L35 CLBLM_L_X8Y91/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6
INTERSITE wait_count[8] SLICE_X10Y91/D6 SLICE_X11Y94/BMUX SLICE_X9Y93/C3 
ROUTE wait_count[8] CLBLM_L_X8Y94/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X8Y94/INT_L.LOGIC_OUTS_L17->>SW2BEG3 INT_R_X7Y93/INT_R.SW2END3->>SS2BEG3 INT_R_X7Y91/INT_R.SS2END3->>SR1BEG_S0 INT_R_X7Y91/INT_R.SR1BEG_S0->>ER1BEG1 INT_L_X8Y91/INT_L.ER1END1->>IMUX_L43 CLBLM_L_X8Y91/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X7Y93/INT_R.SW2END3->>IMUX23 CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3
INTERSITE wait_count[9] SLICE_X9Y94/BMUX SLICE_X10Y92/A6 SLICE_X11Y94/C2 
ROUTE wait_count[9] CLBLM_R_X7Y94/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X7Y94/INT_R.LOGIC_OUTS17->>EL1BEG2 INT_L_X8Y94/INT_L.EL1END2->>SL1BEG2 INT_L_X8Y93/INT_L.SL1END2->>SL1BEG2 INT_L_X8Y92/INT_L.SL1END2->>IMUX_L4 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X8Y94/INT_L.EL1END2->>IMUX_L20 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2
INTRASITE wait_count_next[0]
INTRASITE wait_count_next[10]
INTRASITE wait_count_next[11]
INTRASITE wait_count_next[12]
INTRASITE wait_count_next[13]
INTRASITE wait_count_next[14]
INTRASITE wait_count_next[15]
INTRASITE wait_count_next[16]
INTRASITE wait_count_next[17]
INTRASITE wait_count_next[18]
INTRASITE wait_count_next[19]
INTRASITE wait_count_next[1]
INTRASITE wait_count_next[20]
INTRASITE wait_count_next[21]
INTRASITE wait_count_next[22]
INTRASITE wait_count_next[23]
INTRASITE wait_count_next[24]
INTRASITE wait_count_next[2]
INTRASITE wait_count_next[3]
INTRASITE wait_count_next[4]
INTRASITE wait_count_next[5]
INTRASITE wait_count_next[6]
INTRASITE wait_count_next[7]
INTRASITE wait_count_next[8]
INTRASITE wait_count_next[9]
INTERSITE wait_count_reg[12]_i_2_n_0 SLICE_X10Y92/COUT SLICE_X10Y93/CIN 
ROUTE wait_count_reg[12]_i_2_n_0 CLBLM_L_X8Y92/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N
INTERSITE wait_count_reg[12]_i_2_n_4 SLICE_X10Y92/DMUX SLICE_X11Y92/A2 
ROUTE wait_count_reg[12]_i_2_n_4 CLBLM_L_X8Y92/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X8Y92/INT_L.LOGIC_OUTS_L23->>IMUX_L3 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2
INTERSITE wait_count_reg[12]_i_2_n_5 SLICE_X10Y92/CMUX SLICE_X11Y93/A3 
ROUTE wait_count_reg[12]_i_2_n_5 CLBLM_L_X8Y92/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X8Y92/INT_L.LOGIC_OUTS_L22->>NR1BEG0 INT_L_X8Y93/INT_L.NR1END0->>IMUX_L0 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3
INTERSITE wait_count_reg[12]_i_2_n_6 SLICE_X9Y94/A2 SLICE_X10Y92/BMUX 
ROUTE wait_count_reg[12]_i_2_n_6 CLBLM_L_X8Y92/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X8Y92/INT_L.LOGIC_OUTS_L21->>NW2BEG3 INT_R_X7Y93/INT_R.NW2END3->>NL1BEG2 INT_R_X7Y94/INT_R.NL1END2->>IMUX3 CLBLM_R_X7Y94/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2
INTERSITE wait_count_reg[12]_i_2_n_7 SLICE_X10Y92/AMUX SLICE_X9Y94/B3 
ROUTE wait_count_reg[12]_i_2_n_7 CLBLM_L_X8Y92/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X8Y92/INT_L.LOGIC_OUTS_L20->>WL1BEG1 INT_R_X7Y92/INT_R.WL1END1->>NL1BEG1 INT_R_X7Y93/INT_R.NL1END1->>NL1BEG0 INT_R_X7Y94/INT_R.NL1END0->>IMUX16 CLBLM_R_X7Y94/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3
INTERSITE wait_count_reg[16]_i_2_n_0 SLICE_X10Y93/COUT SLICE_X10Y94/CIN 
ROUTE wait_count_reg[16]_i_2_n_0 CLBLM_L_X8Y93/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N
INTERSITE wait_count_reg[16]_i_2_n_4 SLICE_X11Y93/B2 SLICE_X10Y93/DMUX 
ROUTE wait_count_reg[16]_i_2_n_4 CLBLM_L_X8Y93/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X8Y93/INT_L.LOGIC_OUTS_L23->>IMUX_L19 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2
INTERSITE wait_count_reg[16]_i_2_n_5 SLICE_X10Y93/CMUX SLICE_X11Y92/B5 
ROUTE wait_count_reg[16]_i_2_n_5 CLBLM_L_X8Y93/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X8Y93/INT_L.LOGIC_OUTS_L22->>SL1BEG0 INT_L_X8Y92/INT_L.SL1END0->>IMUX_L25 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5
INTERSITE wait_count_reg[16]_i_2_n_6 SLICE_X10Y93/BMUX SLICE_X9Y93/B1 
ROUTE wait_count_reg[16]_i_2_n_6 CLBLM_L_X8Y93/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X8Y93/INT_L.LOGIC_OUTS_L21->>WL1BEG2 INT_R_X7Y93/INT_R.WL1END2->>IMUX14 CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1
INTERSITE wait_count_reg[16]_i_2_n_7 SLICE_X10Y93/AMUX SLICE_X9Y93/A2 
ROUTE wait_count_reg[16]_i_2_n_7 CLBLM_L_X8Y93/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X8Y93/INT_L.LOGIC_OUTS_L20->>WL1BEG1 INT_R_X7Y93/INT_R.WL1END1->>IMUX3 CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2
INTERSITE wait_count_reg[20]_i_2_n_0 SLICE_X10Y94/COUT SLICE_X10Y95/CIN 
ROUTE wait_count_reg[20]_i_2_n_0 CLBLM_L_X8Y94/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N
INTERSITE wait_count_reg[20]_i_2_n_4 SLICE_X11Y93/A4 SLICE_X10Y94/DMUX 
ROUTE wait_count_reg[20]_i_2_n_4 CLBLM_L_X8Y94/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X8Y94/INT_L.LOGIC_OUTS_L23->>SL1BEG1 INT_L_X8Y93/INT_L.SL1END1->>IMUX_L10 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4
INTERSITE wait_count_reg[20]_i_2_n_5 SLICE_X10Y94/CMUX SLICE_X11Y94/A3 
ROUTE wait_count_reg[20]_i_2_n_5 CLBLM_L_X8Y94/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X8Y94/INT_L.LOGIC_OUTS_L22->>IMUX_L0 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3
INTERSITE wait_count_reg[20]_i_2_n_6 SLICE_X10Y94/BMUX SLICE_X11Y94/A4 
ROUTE wait_count_reg[20]_i_2_n_6 CLBLM_L_X8Y94/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X8Y94/INT_L.LOGIC_OUTS_L21->>SR1BEG_S0 INT_L_X8Y94/INT_L.SR1BEG_S0->>IMUX_L10 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4
INTERSITE wait_count_reg[20]_i_2_n_7 SLICE_X10Y94/AMUX SLICE_X11Y93/C3 
ROUTE wait_count_reg[20]_i_2_n_7 CLBLM_L_X8Y94/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X8Y94/INT_L.LOGIC_OUTS_L20->>SR1BEG3 INT_L_X8Y93/INT_L.SR1END3->>IMUX_L23 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3
INTERSITE wait_count_reg[24]_i_3_n_4 SLICE_X10Y95/DMUX SLICE_X11Y92/C2 
ROUTE wait_count_reg[24]_i_3_n_4 CLBLM_L_X8Y95/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X8Y95/INT_L.LOGIC_OUTS_L23->>SL1BEG1 INT_L_X8Y94/INT_L.SL1END1->>SS2BEG1 INT_L_X8Y92/INT_L.SS2END1->>IMUX_L20 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2
INTERSITE wait_count_reg[24]_i_3_n_5 SLICE_X11Y94/B2 SLICE_X10Y95/CMUX 
ROUTE wait_count_reg[24]_i_3_n_5 CLBLM_L_X8Y95/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X8Y95/INT_L.LOGIC_OUTS_L22->>SR1BEG1 INT_L_X8Y94/INT_L.SR1END1->>IMUX_L19 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2
INTERSITE wait_count_reg[24]_i_3_n_6 SLICE_X10Y95/BMUX SLICE_X9Y94/B4 
ROUTE wait_count_reg[24]_i_3_n_6 CLBLM_L_X8Y95/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X8Y95/INT_L.LOGIC_OUTS_L21->>SW2BEG3 INT_R_X7Y94/INT_R.SW2END3->>SR1BEG_S0 INT_R_X7Y94/INT_R.SR1BEG_S0->>IMUX26 CLBLM_R_X7Y94/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4
INTERSITE wait_count_reg[24]_i_3_n_7 SLICE_X10Y95/AMUX SLICE_X9Y94/A4 
ROUTE wait_count_reg[24]_i_3_n_7 CLBLM_L_X8Y95/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X8Y95/INT_L.LOGIC_OUTS_L20->>SW2BEG2 INT_R_X7Y94/INT_R.SW2END2->>FAN_ALT1 INT_R_X7Y94/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X7Y94/INT_R.FAN_BOUNCE1->>IMUX10 CLBLM_R_X7Y94/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4
INTERSITE wait_count_reg[4]_i_2_n_0 SLICE_X10Y90/COUT SLICE_X10Y91/CIN 
ROUTE wait_count_reg[4]_i_2_n_0 CLBLM_L_X8Y90/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N
INTERSITE wait_count_reg[4]_i_2_n_4 SLICE_X9Y93/A4 SLICE_X10Y90/DMUX 
ROUTE wait_count_reg[4]_i_2_n_4 CLBLM_L_X8Y90/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X8Y90/INT_L.LOGIC_OUTS_L23->>NN2BEG1 INT_L_X8Y92/INT_L.NN2END1->>NW2BEG1 INT_R_X7Y93/INT_R.NW2END1->>IMUX10 CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4
INTERSITE wait_count_reg[4]_i_2_n_5 SLICE_X9Y93/B3 SLICE_X10Y90/CMUX 
ROUTE wait_count_reg[4]_i_2_n_5 CLBLM_L_X8Y90/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X8Y90/INT_L.LOGIC_OUTS_L22->>NN2BEG0 INT_L_X8Y92/INT_L.NN2END0->>NW2BEG0 INT_R_X7Y93/INT_R.NW2END0->>IMUX16 CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3
INTERSITE wait_count_reg[4]_i_2_n_6 SLICE_X11Y93/B5 SLICE_X10Y90/BMUX 
ROUTE wait_count_reg[4]_i_2_n_6 CLBLM_L_X8Y90/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X8Y90/INT_L.LOGIC_OUTS_L21->>NR1BEG3 INT_L_X8Y91/INT_L.NR1END3->>NL1BEG2 INT_L_X8Y92/INT_L.NL1END2->>NL1BEG1 INT_L_X8Y93/INT_L.NL1END1->>IMUX_L25 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5
INTERSITE wait_count_reg[4]_i_2_n_7 SLICE_X10Y90/AMUX SLICE_X11Y92/B3 
ROUTE wait_count_reg[4]_i_2_n_7 CLBLM_L_X8Y90/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X8Y90/INT_L.LOGIC_OUTS_L20->>NL1BEG1 INT_L_X8Y91/INT_L.NL1END1->>NL1BEG0 INT_L_X8Y92/INT_L.NL1END0->>IMUX_L16 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3
INTERSITE wait_count_reg[8]_i_2_n_0 SLICE_X10Y91/COUT SLICE_X10Y92/CIN 
ROUTE wait_count_reg[8]_i_2_n_0 CLBLM_L_X8Y91/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N
INTERSITE wait_count_reg[8]_i_2_n_4 SLICE_X10Y91/DMUX SLICE_X11Y94/B3 
ROUTE wait_count_reg[8]_i_2_n_4 CLBLM_L_X8Y91/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X8Y91/INT_L.LOGIC_OUTS_L23->>NN2BEG1 INT_L_X8Y93/INT_L.NN2END1->>NL1BEG0 INT_L_X8Y94/INT_L.NL1END0->>IMUX_L16 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3
INTERSITE wait_count_reg[8]_i_2_n_5 SLICE_X11Y92/C1 SLICE_X10Y91/CMUX 
ROUTE wait_count_reg[8]_i_2_n_5 CLBLM_L_X8Y91/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X8Y91/INT_L.LOGIC_OUTS_L22->>NR1BEG0 INT_L_X8Y92/INT_L.NR1END0->>IMUX_L33 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1
INTERSITE wait_count_reg[8]_i_2_n_6 SLICE_X11Y93/C5 SLICE_X10Y91/BMUX 
ROUTE wait_count_reg[8]_i_2_n_6 CLBLM_L_X8Y91/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X8Y91/INT_L.LOGIC_OUTS_L21->>NN2BEG3 INT_L_X8Y93/INT_L.NN2END3->>IMUX_L30 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5
INTERSITE wait_count_reg[8]_i_2_n_7 SLICE_X10Y91/AMUX SLICE_X11Y92/A4 
ROUTE wait_count_reg[8]_i_2_n_7 CLBLM_L_X8Y91/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X8Y91/INT_L.LOGIC_OUTS_L20->>NL1BEG1 INT_L_X8Y92/INT_L.NL1END1->>IMUX_L10 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4
INTRASITE seq_ram_reg_0_127_0_0/DPO0
INTRASITE seq_ram_reg_0_127_0_0/DPO1
INTRASITE seq_ram_reg_0_127_0_0/SPO0
INTRASITE seq_ram_reg_0_127_0_0/SPO1
INTRASITE seq_ram_reg_0_127_1_1/DPO0
INTRASITE seq_ram_reg_0_127_1_1/DPO1
INTRASITE seq_ram_reg_0_127_1_1/SPO0
INTRASITE seq_ram_reg_0_127_1_1/SPO1
INTRASITE seq_ram_reg_128_255_0_0/DPO0
INTRASITE seq_ram_reg_128_255_0_0/DPO1
INTRASITE seq_ram_reg_128_255_0_0/SPO0
INTRASITE seq_ram_reg_128_255_0_0/SPO1
INTRASITE seq_ram_reg_128_255_1_1/DPO0
INTRASITE seq_ram_reg_128_255_1_1/DPO1
INTRASITE seq_ram_reg_128_255_1_1/SPO0
INTRASITE seq_ram_reg_128_255_1_1/SPO1
INTERSITE VCC RAMB18_X0Y40/DIBDI15 RAMB18_X0Y40/DIADI7 RAMB18_X0Y40/ADDRBWRADDR9 RAMB18_X0Y40/DIBDI0 RAMB18_X0Y40/ENARDEN RAMB18_X0Y40/DIBDI1 M18/O RAMB18_X0Y40/DIBDI2 RAMB18_X0Y40/DIBDI3 RAMB18_X0Y40/DIBDI4 RAMB18_X0Y40/DIBDI5 RAMB18_X0Y40/ADDRBWRADDR0 RAMB18_X0Y40/ADDRBWRADDR10 RAMB18_X0Y40/DIBDI6 RAMB18_X0Y40/ADDRBWRADDR1 RAMB18_X0Y40/ADDRBWRADDR11 RAMB18_X0Y40/DIADI0 RAMB18_X0Y40/ADDRBWRADDR2 RAMB18_X0Y40/DIBDI7 RAMB18_X0Y40/DIPBDIP0 RAMB18_X0Y40/DIBDI8 RAMB18_X0Y40/ADDRBWRADDR12 RAMB18_X0Y40/DIADI1 RAMB18_X0Y40/ADDRBWRADDR3 SLICE_X0Y92/AX RAMB18_X0Y40/DIADI2 RAMB18_X0Y40/ADDRBWRADDR13 RAMB18_X0Y40/ADDRBWRADDR4 RAMB18_X0Y40/DIBDI10 RAMB18_X0Y40/DIBDI9 RAMB18_X0Y40/DIPBDIP1 RAMB18_X0Y40/DIBDI11 RAMB18_X0Y40/ADDRBWRADDR5 RAMB18_X0Y40/DIADI3 RAMB18_X0Y40/DIADI4 RAMB18_X0Y40/ADDRBWRADDR6 RAMB18_X0Y40/DIBDI12 RAMB18_X0Y40/DIBDI13 RAMB18_X0Y40/ADDRBWRADDR7 RAMB18_X0Y40/DIADI5 RAMB18_X0Y40/DIADI6 RAMB18_X0Y40/ADDRBWRADDR8 RAMB18_X0Y40/DIBDI14
INTERSITE GND RAMB18_X0Y40/ADDRARDADDR5 SLICE_X5Y88/DX N14/O RAMB18_X0Y40/ADDRARDADDR6 SLICE_X10Y95/DX RAMB18_X0Y40/ADDRARDADDR7 RAMB18_X0Y40/ADDRARDADDR8 SLICE_X10Y91/AX SLICE_X6Y93/BX RAMB18_X0Y40/ADDRARDADDR9 SLICE_X2Y101/AX SLICE_X0Y92/BX RAMB18_X0Y40/RSTREGARSTREG SLICE_X10Y90/DX SLICE_X2Y98/CX SLICE_X2Y82/BX SLICE_X2Y100/DX SLICE_X0Y95/AX T14/O SLICE_X10Y93/CX SLICE_X6Y78/CX SLICE_X5Y89/BX SLICE_X5Y90/BX D15/O SLICE_X0Y94/DX R18/O RAMB18_X0Y40/DIPADIP0 F15/O RAMB18_X0Y40/DIADI10 RAMB18_X0Y40/DIPADIP1 SLICE_X2Y80/AX RAMB18_X0Y40/WEA0 T18/O E17/O RAMB18_X0Y40/DIADI11 RAMB18_X0Y40/WEA1 SLICE_X6Y93/CX SLICE_X10Y91/BX RAMB18_X0Y40/ADDRARDADDR10 RAMB18_X0Y40/DIADI12 SLICE_X2Y99/AX RAMB18_X0Y40/WEA2 K13/O G17/O SLICE_X0Y92/CX SLICE_X2Y101/BX RAMB18_X0Y40/DIADI13 RAMB18_X0Y40/ADDRARDADDR11 RAMB18_X0Y40/WEA3 SLICE_X10Y94/AX RAMB18_X0Y40/DIADI14 SLICE_X2Y98/DX SLICE_X6Y80/AX RAMB18_X0Y40/ADDRARDADDR12 SLICE_X6Y79/AX SLICE_X2Y82/CX SLICE_X0Y95/BX RAMB18_X0Y40/DIADI15 RAMB18_X0Y40/ADDRARDADDR13 SLICE_X5Y89/CX SLICE_X5Y90/CX SLICE_X10Y93/DX SLICE_X6Y78/DX SLICE_X6Y91/BX RAMB18_X0Y40/DIADI8 RAMB18_X0Y40/DIADI9 SLICE_X2Y80/BX SLICE_X2Y79/BX SLICE_X0Y93/AX SLICE_X10Y91/CX SLICE_X5Y87/BX SLICE_X2Y99/BX SLICE_X6Y93/DX SLICE_X2Y101/CX SLICE_X0Y92/DX SLICE_X2Y82/DX SLICE_X6Y80/BX SLICE_X10Y94/BX SLICE_X6Y79/BX T15/O SLICE_X0Y95/CX SLICE_X5Y89/DX SLICE_X5Y90/DX SLICE_X6Y91/CX G14/O F16/O SLICE_X2Y80/CX SLICE_X10Y92/AX SLICE_X2Y79/CX SLICE_X0Y93/BX H16/O SLICE_X10Y91/DX SLICE_X2Y99/CX SLICE_X5Y87/CX SLICE_X2Y101/DX SLICE_X6Y80/CX SLICE_X6Y79/CX SLICE_X10Y94/CX SLICE_X0Y95/DX SLICE_X6Y92/AX SLICE_X6Y91/DX SLICE_X2Y97/BX SLICE_X2Y81/AX RAMB18_X0Y40/REGCEAREGCE SLICE_X2Y80/DX SLICE_X6Y77/BX SLICE_X5Y88/AX SLICE_X10Y92/BX SLICE_X2Y79/DX SLICE_X0Y93/CX C15/O SLICE_X2Y99/DX SLICE_X10Y95/AX SLICE_X5Y87/DX RAMB18_X0Y40/RSTRAMB SLICE_X6Y80/DX SLICE_X6Y79/DX SLICE_X10Y94/DX SLICE_X6Y92/BX D17/O SLICE_X2Y100/AX SLICE_X2Y81/BX SLICE_X2Y97/CX J13/O RAMB18_X0Y40/CLKBWRCLK SLICE_X0Y94/AX H17/O SLICE_X5Y88/BX SLICE_X6Y77/CX SLICE_X10Y92/CX L13/O SLICE_X0Y93/DX RAMB18_X0Y40/ENBWREN SLICE_X10Y95/BX SLICE_X2Y98/AX SLICE_X10Y90/BX SLICE_X6Y92/CX R13/O SLICE_X2Y100/BX SLICE_X10Y93/AX SLICE_X6Y78/AX SLICE_X2Y81/CX SLICE_X2Y97/DX RAMB18_X0Y40/REGCEB SLICE_X0Y94/BX RAMB18_X0Y40/RSTREGB SLICE_X5Y88/CX SLICE_X6Y77/DX SLICE_X10Y92/DX SLICE_X10Y95/CX RAMB18_X0Y40/RSTRAMARSTRAM E16/O SLICE_X6Y93/AX H14/O RAMB18_X0Y40/ADDRARDADDR0 G16/O SLICE_X2Y98/BX SLICE_X2Y82/AX RAMB18_X0Y40/ADDRARDADDR1 SLICE_X10Y90/CX SLICE_X6Y92/DX J14/O RAMB18_X0Y40/ADDRARDADDR2 SLICE_X2Y100/CX SLICE_X10Y93/BX SLICE_X6Y78/BX SLICE_X5Y90/AX SLICE_X5Y89/AX RAMB18_X0Y40/ADDRARDADDR3 SLICE_X2Y81/DX SLICE_X0Y94/CX RAMB18_X0Y40/ADDRARDADDR4
VCC INT_L_X6Y101/INT_L.VCC_WIRE->>FAN_ALT5 INT_L_X6Y101/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X6Y101/INT_L.FAN_BOUNCE5->>CLK_L0 BRAM_L_X6Y100/BRAM_L.BRAM_CLK0_1->BRAM_FIFO18_CLKBWRCLK INT_L_X6Y101/INT_L.VCC_WIRE->>BYP_ALT4 INT_L_X6Y101/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X6Y101/INT_L.BYP_BOUNCE4->>CTRL_L0 BRAM_L_X6Y100/BRAM_L.BRAM_CTRL0_1->BRAM_FIFO18_RSTRAMB INT_L_X6Y101/INT_L.VCC_WIRE->>IMUX_L1 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX1_1->BRAM_FIFO18_DIPBDIP1 INT_L_X6Y101/INT_L.VCC_WIRE->>IMUX_L7 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX7_1->BRAM_FIFO18_DIBDI14 INT_L_X6Y101/INT_L.VCC_WIRE->>IMUX_L5 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX5_1->BRAM_FIFO18_DIBDI13 INT_L_X6Y101/INT_L.VCC_WIRE->>IMUX_L3 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX3_1->BRAM_FIFO18_DIBDI12 INT_L_X6Y101/INT_L.VCC_WIRE->>IMUX_L6 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX6_1->BRAM_FIFO18_DIBDI6 INT_L_X6Y101/INT_L.VCC_WIRE->>IMUX_L4 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX4_1->BRAM_FIFO18_DIBDI5 INT_L_X6Y101/INT_L.VCC_WIRE->>IMUX_L2 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX2_1->BRAM_FIFO18_DIBDI4 INT_L_X6Y101/INT_L.VCC_WIRE->>IMUX_L32 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX32_1->BRAM_FIFO18_DIBDI0 INT_L_X6Y101/INT_L.VCC_WIRE->>IMUX_L45 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX45_1->BRAM_FIFO18_DIADI6 INT_L_X6Y101/INT_L.VCC_WIRE->>IMUX_L43 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX43_1->BRAM_FIFO18_DIADI5 INT_L_X6Y101/INT_L.VCC_WIRE->>IMUX_L41 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX41_1->BRAM_FIFO18_DIADI4 INT_L_X6Y101/INT_L.VCC_WIRE->>IMUX_L16 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX16_1->BRAM_FIFO18_DIADI0 INT_L_X6Y101/INT_L.VCC_WIRE->>IMUX_L39 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX39_1->BRAM_IMUX_ADDRBWRADDRL13 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRBWRADDRL13->BRAM_ADDRBWRADDRL13 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRBWRADDRL13->>BRAM_FIFO18_ADDRBWRADDR12 INT_L_X6Y101/INT_L.VCC_WIRE->>IMUX_L38 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX38_1->BRAM_IMUX_ADDRBWRADDRL11 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRBWRADDRL11->BRAM_ADDRBWRADDRL11 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRBWRADDRL11->>BRAM_FIFO18_ADDRBWRADDR10 INT_L_X6Y101/INT_L.VCC_WIRE->>IMUX_L36 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX36_1->BRAM_IMUX_ADDRBWRADDRL8 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRBWRADDRL8->BRAM_ADDRBWRADDRL8 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRBWRADDRL8->>BRAM_FIFO18_ADDRBWRADDR7 INT_L_X6Y101/INT_L.VCC_WIRE->>IMUX_L37 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX37_1->BRAM_IMUX_ADDRBWRADDRL4 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRBWRADDRL4->BRAM_ADDRBWRADDRL4 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRBWRADDRL4->>BRAM_FIFO18_ADDRBWRADDR3 INT_L_X6Y101/INT_L.VCC_WIRE->>IMUX_L35 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX35_1->BRAM_IMUX_ADDRBWRADDRL2 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRBWRADDRL2->BRAM_ADDRBWRADDRL2 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRBWRADDRL2->>BRAM_FIFO18_ADDRBWRADDR1 INT_L_X6Y101/INT_L.VCC_WIRE->>IMUX_L34 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX34_1->BRAM_IMUX_ADDRBWRADDRL1 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRBWRADDRL1->BRAM_ADDRBWRADDRL1 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRBWRADDRL1->>BRAM_FIFO18_ADDRBWRADDR0 INT_L_X6Y101/INT_L.VCC_WIRE->>IMUX_L33 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX33_1->BRAM_IMUX_ADDRBWRADDRL0 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRBWRADDRL0->BRAM_ADDRBWRADDRL0 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRBWRADDRL0->>BRAM_FIFO18_ADDRBTIEHIGH0 INT_L_X6Y101/INT_L.VCC_WIRE->>IMUX_L17 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX17_1->BRAM_IMUX_ADDRARDADDRL0 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRARDADDRL0->BRAM_ADDRARDADDRL0 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRARDADDRL0->>BRAM_FIFO18_ADDRATIEHIGH0 INT_L_X6Y103/INT_L.VCC_WIRE->>BYP_ALT4 INT_L_X6Y103/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X6Y103/INT_L.BYP_BOUNCE4->>CTRL_L0 BRAM_L_X6Y100/BRAM_L.BRAM_CTRL0_3->BRAM_FIFO18_RSTRAMARSTRAM INT_L_X6Y103/INT_L.VCC_WIRE->>IMUX_L38 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX38_3->BRAM_IMUX_ADDRBWRADDRL14 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRBWRADDRL14->BRAM_ADDRBWRADDRL14 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRBWRADDRL14->>BRAM_FIFO18_ADDRBWRADDR13 INT_L_X6Y103/INT_L.VCC_WIRE->>IMUX_L37 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX37_3->BRAM_IMUX_ADDRBWRADDRL12 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRBWRADDRL12->BRAM_ADDRBWRADDRL12 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRBWRADDRL12->>BRAM_FIFO18_ADDRBWRADDR11 INT_L_X6Y103/INT_L.VCC_WIRE->>IMUX_L35 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX35_3->BRAM_IMUX_ADDRBWRADDRL9 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRBWRADDRL9->BRAM_ADDRBWRADDRL9 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRBWRADDRL9->>BRAM_FIFO18_ADDRBWRADDR8 INT_L_X6Y103/INT_L.VCC_WIRE->>IMUX_L33 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX33_3->BRAM_IMUX_ADDRBWRADDRL7 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRBWRADDRL7->BRAM_ADDRBWRADDRL7 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRBWRADDRL7->>BRAM_FIFO18_ADDRBWRADDR6 INT_L_X6Y103/INT_L.VCC_WIRE->>IMUX_L32 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX32_3->BRAM_IMUX_ADDRBWRADDRL6 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRBWRADDRL6->BRAM_ADDRBWRADDRL6 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRBWRADDRL6->>BRAM_FIFO18_ADDRBWRADDR5 INT_L_X6Y103/INT_L.VCC_WIRE->>IMUX_L36 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX36_3->BRAM_IMUX_ADDRBWRADDRL5 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRBWRADDRL5->BRAM_ADDRBWRADDRL5 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRBWRADDRL5->>BRAM_FIFO18_ADDRBWRADDR4 INT_L_X6Y103/INT_L.VCC_WIRE->>IMUX_L34 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX34_3->BRAM_IMUX_ADDRBWRADDRL3 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRBWRADDRL3->BRAM_ADDRBWRADDRL3 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRBWRADDRL3->>BRAM_FIFO18_ADDRBWRADDR2 INT_L_X6Y103/INT_L.VCC_WIRE->>IMUX_L39 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX39_3->BRAM_IMUX_ADDRBWRADDRL15 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRBWRADDRL15->>BRAM_FIFO18_ADDRBTIEHIGH1 INT_L_X6Y103/INT_L.VCC_WIRE->>IMUX_L31 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX31_3->BRAM_IMUX_ADDRARDADDRL15 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRARDADDRL15->>BRAM_FIFO18_ADDRATIEHIGH1 INT_L_X6Y102/INT_L.VCC_WIRE->>IMUX_L34 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX34_2->BRAM_FIFO18_ENBWREN INT_L_X6Y102/INT_L.VCC_WIRE->>IMUX_L18 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX18_2->BRAM_FIFO18_ENARDEN INT_L_X6Y102/INT_L.VCC_WIRE->>IMUX_L4 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX4_2->BRAM_FIFO18_DIPBDIP0 INT_L_X6Y102/INT_L.VCC_WIRE->>IMUX_L2 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX2_2->BRAM_FIFO18_DIBDI15 INT_L_X6Y102/INT_L.VCC_WIRE->>IMUX_L1 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX1_2->BRAM_FIFO18_DIBDI7 INT_L_X6Y102/INT_L.VCC_WIRE->>IMUX_L40 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX40_2->BRAM_FIFO18_DIADI7 INT_L_X6Y102/INT_L.VCC_WIRE->>IMUX_L36 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX36_2->BRAM_IMUX_ADDRBWRADDRL10 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRBWRADDRL10->BRAM_ADDRBWRADDRL10 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRBWRADDRL10->>BRAM_FIFO18_ADDRBWRADDR9 INT_L_X6Y100/INT_L.VCC_WIRE->>BYP_ALT4 INT_L_X6Y100/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X6Y100/INT_L.BYP_BOUNCE4->>CTRL_L0 BRAM_L_X6Y100/BRAM_L.BRAM_CTRL0_0->BRAM_FIFO18_RSTREGB INT_L_X6Y100/INT_L.VCC_WIRE->>FAN_ALT5 INT_L_X6Y100/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X6Y100/INT_L.FAN_BOUNCE5->>CLK_L0 BRAM_L_X6Y100/BRAM_L.BRAM_CLK0_0->BRAM_FIFO18_REGCLKB INT_L_X6Y100/INT_L.VCC_WIRE->>IMUX_L39 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX39_0->BRAM_FIFO18_DIBDI11 INT_L_X6Y100/INT_L.VCC_WIRE->>IMUX_L37 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX37_0->BRAM_FIFO18_DIBDI10 INT_L_X6Y100/INT_L.VCC_WIRE->>IMUX_L35 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX35_0->BRAM_FIFO18_DIBDI9 INT_L_X6Y100/INT_L.VCC_WIRE->>IMUX_L33 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX33_0->BRAM_FIFO18_DIBDI8 INT_L_X6Y100/INT_L.VCC_WIRE->>IMUX_L38 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX38_0->BRAM_FIFO18_DIBDI3 INT_L_X6Y100/INT_L.VCC_WIRE->>IMUX_L36 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX36_0->BRAM_FIFO18_DIBDI2 INT_L_X6Y100/INT_L.VCC_WIRE->>IMUX_L34 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX34_0->BRAM_FIFO18_DIBDI1 INT_L_X6Y100/INT_L.VCC_WIRE->>IMUX_L30 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX30_0->BRAM_FIFO18_DIADI3 INT_L_X6Y100/INT_L.VCC_WIRE->>IMUX_L28 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX28_0->BRAM_FIFO18_DIADI2 INT_L_X6Y100/INT_L.VCC_WIRE->>IMUX_L26 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX26_0->BRAM_FIFO18_DIADI1 INT_L_X6Y104/INT_L.VCC_WIRE->>BYP_ALT4 INT_L_X6Y104/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X6Y104/INT_L.BYP_BOUNCE4->>CTRL_L0 BRAM_L_X6Y100/BRAM_L.BRAM_CTRL0_4->BRAM_FIFO18_RSTREGARSTREG INT_L_X6Y104/INT_L.VCC_WIRE->>FAN_ALT5 INT_L_X6Y104/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X6Y104/INT_L.FAN_BOUNCE5->>CLK_L0 BRAM_L_X6Y100/BRAM_L.BRAM_CLK0_4->BRAM_FIFO18_REGCLKARDRCLK INT_R_X3Y99/INT_R.VCC_WIRE->>IMUX4 CLBLM_R_X3Y99/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X3Y97/INT_R.VCC_WIRE->>IMUX4 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X5Y97/INT_R.VCC_WIRE->>IMUX34 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_R_X3Y95/INT_R.VCC_WIRE->>IMUX5 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X4Y95/INT_L.VCC_WIRE->>IMUX_L12 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 INT_L_X4Y95/INT_L.VCC_WIRE->>IMUX_L4 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 INT_L_X4Y95/INT_L.VCC_WIRE->>IMUX_L5 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X2Y94/INT_L.VCC_WIRE->>IMUX_L42 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 INT_L_X2Y94/INT_L.VCC_WIRE->>IMUX_L34 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 INT_L_X2Y94/INT_L.VCC_WIRE->>IMUX_L13 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X2Y94/INT_L.VCC_WIRE->>IMUX_L5 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X4Y94/INT_L.VCC_WIRE->>IMUX_L13 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X4Y94/INT_L.VCC_WIRE->>IMUX_L5 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_R_X5Y94/INT_R.VCC_WIRE->>IMUX43 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X5Y94/INT_R.VCC_WIRE->>IMUX4 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X7Y94/INT_R.VCC_WIRE->>IMUX13 CLBLM_R_X7Y94/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_R_X7Y94/INT_R.VCC_WIRE->>IMUX5 CLBLM_R_X7Y94/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X8Y94/INT_L.VCC_WIRE->>IMUX_L13 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X8Y94/INT_L.VCC_WIRE->>IMUX_L5 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X2Y93/INT_L.VCC_WIRE->>IMUX_L42 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 INT_L_X2Y93/INT_L.VCC_WIRE->>IMUX_L34 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 INT_L_X2Y93/INT_L.VCC_WIRE->>IMUX_L13 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X2Y93/INT_L.VCC_WIRE->>IMUX_L5 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_R_X3Y93/INT_R.VCC_WIRE->>IMUX5 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X4Y93/INT_L.VCC_WIRE->>IMUX_L4 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 INT_R_X5Y93/INT_R.VCC_WIRE->>IMUX5 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_R_X5Y93/INT_R.VCC_WIRE->>IMUX4 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X7Y93/INT_R.VCC_WIRE->>IMUX13 CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_R_X7Y93/INT_R.VCC_WIRE->>IMUX5 CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X8Y93/INT_L.VCC_WIRE->>IMUX_L34 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X8Y93/INT_L.VCC_WIRE->>IMUX_L13 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X8Y93/INT_L.VCC_WIRE->>IMUX_L5 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X2Y92/INT_L.VCC_WIRE->>BYP_ALT1 INT_L_X2Y92/INT_L.BYP_ALT1->>BYP_L1 CLBLL_L_X2Y92/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX INT_R_X3Y92/INT_R.VCC_WIRE->>IMUX5 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_R_X3Y92/INT_R.VCC_WIRE->>IMUX12 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X3Y92/INT_R.VCC_WIRE->>IMUX4 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X4Y92/INT_L.VCC_WIRE->>IMUX_L12 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 INT_L_X4Y92/INT_L.VCC_WIRE->>IMUX_L13 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X4Y92/INT_L.VCC_WIRE->>IMUX_L5 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_R_X5Y92/INT_R.VCC_WIRE->>IMUX5 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X8Y92/INT_L.VCC_WIRE->>IMUX_L34 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X8Y92/INT_L.VCC_WIRE->>IMUX_L13 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X8Y92/INT_L.VCC_WIRE->>IMUX_L5 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X0Y91/INT_L.VCC_WIRE->>IMUX_L34 LIOI3_X0Y91/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y91/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y91/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1 INT_L_X2Y91/INT_L.VCC_WIRE->>IMUX_L4 CLBLL_L_X2Y91/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 INT_L_X2Y91/INT_L.VCC_WIRE->>IMUX_L13 CLBLL_L_X2Y91/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X2Y91/INT_L.VCC_WIRE->>IMUX_L5 CLBLL_L_X2Y91/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_R_X3Y91/INT_R.VCC_WIRE->>IMUX5 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_R_X3Y91/INT_R.VCC_WIRE->>IMUX12 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X4Y91/INT_L.VCC_WIRE->>IMUX_L4 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 INT_L_X4Y91/INT_L.VCC_WIRE->>IMUX_L34 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 INT_L_X4Y91/INT_L.VCC_WIRE->>IMUX_L5 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_R_X5Y91/INT_R.VCC_WIRE->>IMUX13 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_R_X5Y91/INT_R.VCC_WIRE->>IMUX5 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_R_X5Y91/INT_R.VCC_WIRE->>IMUX12 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X5Y91/INT_R.VCC_WIRE->>IMUX4 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X8Y91/INT_L.VCC_WIRE->>IMUX_L5 CLBLM_L_X8Y91/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X2Y90/INT_L.VCC_WIRE->>IMUX_L5 CLBLL_L_X2Y90/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_R_X3Y90/INT_R.VCC_WIRE->>IMUX42 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_R_X3Y90/INT_R.VCC_WIRE->>IMUX34 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_R_X3Y90/INT_R.VCC_WIRE->>IMUX13 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_R_X3Y90/INT_R.VCC_WIRE->>IMUX5 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_R_X3Y90/INT_R.VCC_WIRE->>IMUX43 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X3Y90/INT_R.VCC_WIRE->>IMUX12 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X3Y90/INT_R.VCC_WIRE->>IMUX4 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X4Y90/INT_L.VCC_WIRE->>IMUX_L4 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 INT_R_X7Y90/INT_R.VCC_WIRE->>IMUX12 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X7Y90/INT_R.VCC_WIRE->>IMUX4 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X8Y90/INT_L.VCC_WIRE->>IMUX_L4 CLBLM_L_X8Y90/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X2Y89/INT_L.VCC_WIRE->>IMUX_L42 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 INT_L_X2Y89/INT_L.VCC_WIRE->>IMUX_L34 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 INT_L_X2Y89/INT_L.VCC_WIRE->>IMUX_L13 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X2Y89/INT_L.VCC_WIRE->>IMUX_L5 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_R_X3Y89/INT_R.VCC_WIRE->>IMUX35 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_R_X3Y89/INT_R.VCC_WIRE->>IMUX12 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X3Y89/INT_R.VCC_WIRE->>IMUX4 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X3Y88/INT_R.VCC_WIRE->>IMUX43 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X3Y88/INT_R.VCC_WIRE->>IMUX35 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_R_X3Y88/INT_R.VCC_WIRE->>IMUX12 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X3Y88/INT_R.VCC_WIRE->>IMUX4 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X3Y79/INT_R.VCC_WIRE->>IMUX5 CLBLM_R_X3Y79/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_R_X3Y79/INT_R.VCC_WIRE->>IMUX4 CLBLM_R_X3Y79/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X5Y79/INT_R.VCC_WIRE->>IMUX13 CLBLM_R_X5Y79/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_R_X5Y79/INT_R.VCC_WIRE->>IMUX5 CLBLM_R_X5Y79/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X4Y78/INT_L.VCC_WIRE->>IMUX_L13 CLBLL_L_X4Y78/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X4Y78/INT_L.VCC_WIRE->>IMUX_L5 CLBLL_L_X4Y78/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_R_X5Y77/INT_R.VCC_WIRE->>IMUX34 CLBLM_R_X5Y77/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_R_X5Y77/INT_R.VCC_WIRE->>IMUX13 CLBLM_R_X5Y77/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_R_X5Y77/INT_R.VCC_WIRE->>IMUX5 CLBLM_R_X5Y77/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_R_X5Y77/INT_R.VCC_WIRE->>IMUX12 CLBLM_R_X5Y77/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X5Y77/INT_R.VCC_WIRE->>IMUX4 CLBLM_R_X5Y77/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X3Y66/INT_R.VCC_WIRE->>IMUX13 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_R_X3Y65/INT_R.VCC_WIRE->>IMUX13 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_R_X3Y65/INT_R.VCC_WIRE->>IMUX12 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X3Y65/INT_R.VCC_WIRE->>IMUX4 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X4Y65/INT_L.VCC_WIRE->>IMUX_L4 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 INT_L_X2Y64/INT_L.VCC_WIRE->>IMUX_L4 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 INT_R_X3Y64/INT_R.VCC_WIRE->>IMUX13 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X4Y64/INT_L.VCC_WIRE->>IMUX_L13 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X4Y64/INT_L.VCC_WIRE->>IMUX_L5 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_R_X3Y63/INT_R.VCC_WIRE->>IMUX13 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X4Y63/INT_L.VCC_WIRE->>IMUX_L12 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6
START_WIRES INT_L_X6Y101/VCC_WIRE INT_L_X6Y103/VCC_WIRE INT_L_X6Y102/VCC_WIRE INT_L_X6Y100/VCC_WIRE INT_L_X6Y104/VCC_WIRE INT_R_X3Y99/VCC_WIRE INT_R_X3Y97/VCC_WIRE INT_R_X5Y97/VCC_WIRE INT_R_X3Y95/VCC_WIRE INT_L_X4Y95/VCC_WIRE INT_L_X2Y94/VCC_WIRE INT_L_X4Y94/VCC_WIRE INT_R_X5Y94/VCC_WIRE INT_R_X7Y94/VCC_WIRE INT_L_X8Y94/VCC_WIRE INT_L_X2Y93/VCC_WIRE INT_R_X3Y93/VCC_WIRE INT_L_X4Y93/VCC_WIRE INT_R_X5Y93/VCC_WIRE INT_R_X7Y93/VCC_WIRE INT_L_X8Y93/VCC_WIRE INT_L_X2Y92/VCC_WIRE INT_R_X3Y92/VCC_WIRE INT_L_X4Y92/VCC_WIRE INT_R_X5Y92/VCC_WIRE INT_L_X8Y92/VCC_WIRE INT_L_X0Y91/VCC_WIRE INT_L_X2Y91/VCC_WIRE INT_R_X3Y91/VCC_WIRE INT_L_X4Y91/VCC_WIRE INT_R_X5Y91/VCC_WIRE INT_L_X8Y91/VCC_WIRE INT_L_X2Y90/VCC_WIRE INT_R_X3Y90/VCC_WIRE INT_L_X4Y90/VCC_WIRE INT_R_X7Y90/VCC_WIRE INT_L_X8Y90/VCC_WIRE INT_L_X2Y89/VCC_WIRE INT_R_X3Y89/VCC_WIRE INT_R_X3Y88/VCC_WIRE INT_R_X3Y79/VCC_WIRE INT_R_X5Y79/VCC_WIRE INT_L_X4Y78/VCC_WIRE INT_R_X5Y77/VCC_WIRE INT_R_X3Y66/VCC_WIRE INT_R_X3Y65/VCC_WIRE INT_L_X4Y65/VCC_WIRE INT_L_X2Y64/VCC_WIRE INT_R_X3Y64/VCC_WIRE INT_L_X4Y64/VCC_WIRE INT_R_X3Y63/VCC_WIRE INT_L_X4Y63/VCC_WIRE
GND INT_L_X0Y127/INT_L.GND_WIRE->>GFAN0 INT_L_X0Y127/INT_L.GFAN0->>IMUX_L34 LIOI3_X0Y127/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y127/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y127/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1 INT_L_X0Y125/INT_L.GND_WIRE->>GFAN0 INT_L_X0Y125/INT_L.GFAN0->>IMUX_L34 LIOI3_X0Y125/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y125/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y125/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1 INT_L_X0Y126/INT_L.GND_WIRE->>GFAN0 INT_L_X0Y126/INT_L.GFAN0->>IMUX_L34 LIOI3_X0Y125/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y125/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y125/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0 INT_L_X0Y123/INT_L.GND_WIRE->>GFAN0 INT_L_X0Y123/INT_L.GFAN0->>IMUX_L34 LIOI3_X0Y123/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y123/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y123/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1 INT_L_X0Y124/INT_L.GND_WIRE->>GFAN0 INT_L_X0Y124/INT_L.GFAN0->>IMUX_L34 LIOI3_X0Y123/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y123/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y123/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0 INT_L_X0Y121/INT_L.GND_WIRE->>GFAN0 INT_L_X0Y121/INT_L.GFAN0->>IMUX_L34 LIOI3_X0Y121/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y121/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y121/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1 INT_L_X0Y122/INT_L.GND_WIRE->>GFAN0 INT_L_X0Y122/INT_L.GFAN0->>IMUX_L34 LIOI3_X0Y121/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y121/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y121/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0 INT_L_X0Y119/INT_L.GND_WIRE->>GFAN0 INT_L_X0Y119/INT_L.GFAN0->>IMUX_L34 LIOI3_TBYTESRC_X0Y119/LIOI3_TBYTESRC.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_TBYTESRC_X0Y119/LIOI3_TBYTESRC.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_TBYTESRC_X0Y119/LIOI3_TBYTESRC.LIOI_OLOGIC1_OQ->>LIOI_O1 INT_L_X0Y120/INT_L.GND_WIRE->>GFAN0 INT_L_X0Y120/INT_L.GFAN0->>IMUX_L34 LIOI3_TBYTESRC_X0Y119/LIOI3_TBYTESRC.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_TBYTESRC_X0Y119/LIOI3_TBYTESRC.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_TBYTESRC_X0Y119/LIOI3_TBYTESRC.LIOI_OLOGIC0_OQ->>LIOI_O0 INT_L_X0Y117/INT_L.GND_WIRE->>GFAN0 INT_L_X0Y117/INT_L.GFAN0->>IMUX_L34 LIOI3_X0Y117/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y117/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y117/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1 INT_L_X0Y118/INT_L.GND_WIRE->>GFAN0 INT_L_X0Y118/INT_L.GFAN0->>IMUX_L34 LIOI3_X0Y117/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y117/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y117/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0 INT_L_X0Y115/INT_L.GND_WIRE->>GFAN0 INT_L_X0Y115/INT_L.GFAN0->>IMUX_L34 LIOI3_X0Y115/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y115/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y115/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1 INT_L_X0Y116/INT_L.GND_WIRE->>GFAN0 INT_L_X0Y116/INT_L.GFAN0->>IMUX_L34 LIOI3_X0Y115/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y115/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y115/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0 INT_L_X0Y113/INT_L.GND_WIRE->>GFAN0 INT_L_X0Y113/INT_L.GFAN0->>IMUX_L34 LIOI3_TBYTETERM_X0Y113/LIOI3_TBYTETERM.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_TBYTETERM_X0Y113/LIOI3_TBYTETERM.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_TBYTETERM_X0Y113/LIOI3_TBYTETERM.LIOI_OLOGIC1_OQ->>LIOI_O1 INT_L_X0Y114/INT_L.GND_WIRE->>GFAN0 INT_L_X0Y114/INT_L.GFAN0->>IMUX_L34 LIOI3_TBYTETERM_X0Y113/LIOI3_TBYTETERM.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_TBYTETERM_X0Y113/LIOI3_TBYTETERM.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_TBYTETERM_X0Y113/LIOI3_TBYTETERM.LIOI_OLOGIC0_OQ->>LIOI_O0 INT_L_X0Y112/INT_L.GND_WIRE->>GFAN0 INT_L_X0Y112/INT_L.GFAN0->>IMUX_L34 LIOI3_X0Y111/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y111/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y111/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0 INT_R_X3Y101/INT_R.GND_WIRE->>GFAN1 INT_R_X3Y101/INT_R.GFAN1->>BYP_ALT6 INT_R_X3Y101/INT_R.BYP_ALT6->>BYP6 CLBLM_R_X3Y101/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_R_X3Y101/INT_R.GFAN1->>BYP_ALT3 INT_R_X3Y101/INT_R.BYP_ALT3->>BYP3 CLBLM_R_X3Y101/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_R_X3Y101/INT_R.GND_WIRE->>GFAN0 INT_R_X3Y101/INT_R.GFAN0->>BYP_ALT4 INT_R_X3Y101/INT_R.BYP_ALT4->>BYP4 CLBLM_R_X3Y101/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_R_X3Y101/INT_R.GFAN0->>BYP_ALT1 INT_R_X3Y101/INT_R.BYP_ALT1->>BYP1 CLBLM_R_X3Y101/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_R_X3Y100/INT_R.GND_WIRE->>GFAN1 INT_R_X3Y100/INT_R.GFAN1->>BYP_ALT6 INT_R_X3Y100/INT_R.BYP_ALT6->>BYP6 CLBLM_R_X3Y100/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_R_X3Y100/INT_R.GFAN1->>BYP_ALT3 INT_R_X3Y100/INT_R.BYP_ALT3->>BYP3 CLBLM_R_X3Y100/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_R_X3Y100/INT_R.GND_WIRE->>GFAN0 INT_R_X3Y100/INT_R.GFAN0->>BYP_ALT4 INT_R_X3Y100/INT_R.BYP_ALT4->>BYP4 CLBLM_R_X3Y100/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_R_X3Y100/INT_R.GFAN0->>BYP_ALT1 INT_R_X3Y100/INT_R.BYP_ALT1->>BYP1 CLBLM_R_X3Y100/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X6Y101/INT_L.GND_WIRE->>GFAN1 INT_L_X6Y101/INT_L.GFAN1->>IMUX_L46 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX46_1->BRAM_FIFO18_DIADI14 INT_L_X6Y101/INT_L.GFAN1->>IMUX_L44 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX44_1->BRAM_FIFO18_DIADI13 INT_L_X6Y101/INT_L.GFAN1->>IMUX_L23 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX23_1->BRAM_IMUX_ADDRARDADDRL13 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRARDADDRL13->BRAM_ADDRARDADDRL13 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRARDADDRL13->>BRAM_FIFO18_ADDRARDADDR12 INT_L_X6Y101/INT_L.GFAN1->>IMUX_L22 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX22_1->BRAM_IMUX_ADDRARDADDRL11 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRARDADDRL11->BRAM_ADDRARDADDRL11 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRARDADDRL11->>BRAM_FIFO18_ADDRARDADDR10 INT_L_X6Y101/INT_L.GFAN1->>IMUX_L20 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX20_1->BRAM_IMUX_ADDRARDADDRL8 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRARDADDRL8->BRAM_ADDRARDADDRL8 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRARDADDRL8->>BRAM_FIFO18_ADDRARDADDR7 INT_L_X6Y101/INT_L.GFAN1->>IMUX_L21 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX21_1->BRAM_IMUX_ADDRARDADDRL4 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRARDADDRL4->BRAM_ADDRARDADDRL4 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRARDADDRL4->>BRAM_FIFO18_ADDRARDADDR3 INT_L_X6Y101/INT_L.GND_WIRE->>GFAN0 INT_L_X6Y101/INT_L.GFAN0->>IMUX_L40 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX40_1->BRAM_FIFO18_DIPADIP1 INT_L_X6Y101/INT_L.GFAN0->>IMUX_L42 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX42_1->BRAM_FIFO18_DIADI12 INT_L_X6Y101/INT_L.GFAN0->>IMUX_L19 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX19_1->BRAM_IMUX_ADDRARDADDRL2 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRARDADDRL2->BRAM_ADDRARDADDRL2 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRARDADDRL2->>BRAM_FIFO18_ADDRARDADDR1 INT_L_X6Y101/INT_L.GFAN0->>IMUX_L18 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX18_1->BRAM_IMUX_ADDRARDADDRL1 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRARDADDRL1->BRAM_ADDRARDADDRL1 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRARDADDRL1->>BRAM_FIFO18_ADDRARDADDR0 INT_L_X6Y103/INT_L.GND_WIRE->>GFAN1 INT_L_X6Y103/INT_L.GFAN1->>IMUX_L22 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX22_3->BRAM_IMUX_ADDRARDADDRL14 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRARDADDRL14->BRAM_ADDRARDADDRL14 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRARDADDRL14->>BRAM_FIFO18_ADDRARDADDR13 INT_L_X6Y103/INT_L.GFAN1->>IMUX_L21 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX21_3->BRAM_IMUX_ADDRARDADDRL12 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRARDADDRL12->BRAM_ADDRARDADDRL12 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRARDADDRL12->>BRAM_FIFO18_ADDRARDADDR11 INT_L_X6Y103/INT_L.GFAN1->>IMUX_L20 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX20_3->BRAM_IMUX_ADDRARDADDRL5 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRARDADDRL5->BRAM_ADDRARDADDRL5 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRARDADDRL5->>BRAM_FIFO18_ADDRARDADDR4 INT_L_X6Y103/INT_L.GND_WIRE->>GFAN0 INT_L_X6Y103/INT_L.GFAN0->>IMUX_L19 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX19_3->BRAM_IMUX_ADDRARDADDRL9 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRARDADDRL9->BRAM_ADDRARDADDRL9 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRARDADDRL9->>BRAM_FIFO18_ADDRARDADDR8 INT_L_X6Y103/INT_L.GFAN0->>IMUX_L17 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX17_3->BRAM_IMUX_ADDRARDADDRL7 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRARDADDRL7->BRAM_ADDRARDADDRL7 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRARDADDRL7->>BRAM_FIFO18_ADDRARDADDR6 INT_L_X6Y103/INT_L.GFAN0->>IMUX_L16 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX16_3->BRAM_IMUX_ADDRARDADDRL6 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRARDADDRL6->BRAM_ADDRARDADDRL6 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRARDADDRL6->>BRAM_FIFO18_ADDRARDADDR5 INT_L_X6Y103/INT_L.GFAN0->>IMUX_L18 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX18_3->BRAM_IMUX_ADDRARDADDRL3 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRARDADDRL3->BRAM_ADDRARDADDRL3 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRARDADDRL3->>BRAM_FIFO18_ADDRARDADDR2 INT_L_X6Y102/INT_L.GND_WIRE->>GFAN0 INT_L_X6Y102/INT_L.GFAN0->>IMUX_L33 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX33_2->BRAM_FIFO18_WEA3 INT_L_X6Y102/INT_L.GFAN0->>IMUX_L17 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX17_2->BRAM_FIFO18_WEA2 INT_L_X6Y102/INT_L.GFAN0->>IMUX_L32 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX32_2->BRAM_FIFO18_WEA1 INT_L_X6Y102/INT_L.GFAN0->>IMUX_L16 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX16_2->BRAM_FIFO18_WEA0 INT_L_X6Y102/INT_L.GFAN0->>IMUX_L35 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX35_2->BRAM_FIFO18_REGCEB INT_L_X6Y102/INT_L.GFAN0->>IMUX_L19 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX19_2->BRAM_FIFO18_REGCEAREGCE INT_L_X6Y102/INT_L.GFAN0->>IMUX_L3 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX3_2->BRAM_FIFO18_DIPADIP0 INT_L_X6Y102/INT_L.GFAN0->>IMUX_L41 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX41_2->BRAM_FIFO18_DIADI15 INT_L_X6Y102/INT_L.GND_WIRE->>GFAN1 INT_L_X6Y102/INT_L.GFAN1->>BYP_ALT6 INT_L_X6Y102/INT_L.BYP_ALT6->>BYP_L6 BRAM_L_X6Y100/BRAM_L.BRAM_BYP6_2->BRAM_FIFO18_WEBWE7 INT_L_X6Y102/INT_L.GFAN1->>IMUX_L38 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX38_2->BRAM_FIFO18_WEBWE6 INT_L_X6Y102/INT_L.GFAN1->>IMUX_L22 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX22_2->BRAM_FIFO18_WEBWE5 INT_L_X6Y102/INT_L.GFAN1->>IMUX_L6 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX6_2->BRAM_FIFO18_WEBWE4 INT_L_X6Y102/INT_L.GFAN1->>BYP_ALT3 INT_L_X6Y102/INT_L.BYP_ALT3->>BYP_L3 BRAM_L_X6Y100/BRAM_L.BRAM_BYP3_2->BRAM_FIFO18_WEBWE3 INT_L_X6Y102/INT_L.GFAN1->>IMUX_L37 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX37_2->BRAM_FIFO18_WEBWE2 INT_L_X6Y102/INT_L.GFAN1->>IMUX_L21 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX21_2->BRAM_FIFO18_WEBWE1 INT_L_X6Y102/INT_L.GFAN1->>IMUX_L5 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX5_2->BRAM_FIFO18_WEBWE0 INT_L_X6Y102/INT_L.GFAN1->>IMUX_L20 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX20_2->BRAM_IMUX_ADDRARDADDRL10 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX_ADDRARDADDRL10->BRAM_ADDRARDADDRL10 BRAM_L_X6Y100/BRAM_L.BRAM_ADDRARDADDRL10->>BRAM_FIFO18_ADDRARDADDR9 INT_L_X6Y100/INT_L.GND_WIRE->>GFAN1 INT_L_X6Y100/INT_L.GFAN1->>IMUX_L31 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX31_0->BRAM_FIFO18_DIADI11 INT_L_X6Y100/INT_L.GFAN1->>IMUX_L29 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX29_0->BRAM_FIFO18_DIADI10 INT_L_X6Y100/INT_L.GND_WIRE->>GFAN0 INT_L_X6Y100/INT_L.GFAN0->>IMUX_L27 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX27_0->BRAM_FIFO18_DIADI9 INT_L_X6Y100/INT_L.GFAN0->>IMUX_L25 BRAM_L_X6Y100/BRAM_L.BRAM_IMUX25_0->BRAM_FIFO18_DIADI8 INT_R_X3Y99/INT_R.GND_WIRE->>GFAN1 INT_R_X3Y99/INT_R.GFAN1->>BYP_ALT6 INT_R_X3Y99/INT_R.BYP_ALT6->>BYP6 CLBLM_R_X3Y99/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_R_X3Y99/INT_R.GFAN1->>BYP_ALT3 INT_R_X3Y99/INT_R.BYP_ALT3->>BYP3 CLBLM_R_X3Y99/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_R_X3Y99/INT_R.GND_WIRE->>GFAN0 INT_R_X3Y99/INT_R.GFAN0->>BYP_ALT4 INT_R_X3Y99/INT_R.BYP_ALT4->>BYP4 CLBLM_R_X3Y99/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_R_X3Y99/INT_R.GFAN0->>BYP_ALT1 INT_R_X3Y99/INT_R.BYP_ALT1->>BYP1 CLBLM_R_X3Y99/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_R_X3Y98/INT_R.GND_WIRE->>GFAN1 INT_R_X3Y98/INT_R.GFAN1->>BYP_ALT6 INT_R_X3Y98/INT_R.BYP_ALT6->>BYP6 CLBLM_R_X3Y98/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_R_X3Y98/INT_R.GFAN1->>BYP_ALT3 INT_R_X3Y98/INT_R.BYP_ALT3->>BYP3 CLBLM_R_X3Y98/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_R_X3Y98/INT_R.GND_WIRE->>GFAN0 INT_R_X3Y98/INT_R.GFAN0->>BYP_ALT4 INT_R_X3Y98/INT_R.BYP_ALT4->>BYP4 CLBLM_R_X3Y98/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_R_X3Y98/INT_R.GFAN0->>BYP_ALT1 INT_R_X3Y98/INT_R.BYP_ALT1->>BYP1 CLBLM_R_X3Y98/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_R_X3Y97/INT_R.GND_WIRE->>GFAN1 INT_R_X3Y97/INT_R.GFAN1->>BYP_ALT6 INT_R_X3Y97/INT_R.BYP_ALT6->>BYP6 CLBLM_R_X3Y97/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_R_X3Y97/INT_R.GFAN1->>BYP_ALT3 INT_R_X3Y97/INT_R.BYP_ALT3->>BYP3 CLBLM_R_X3Y97/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_R_X3Y97/INT_R.GND_WIRE->>GFAN0 INT_R_X3Y97/INT_R.GFAN0->>BYP_ALT4 INT_R_X3Y97/INT_R.BYP_ALT4->>BYP4 CLBLM_R_X3Y97/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_L_X2Y95/INT_L.GND_WIRE->>GFAN1 INT_L_X2Y95/INT_L.GFAN1->>BYP_ALT6 INT_L_X2Y95/INT_L.BYP_ALT6->>BYP_L6 CLBLL_L_X2Y95/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX INT_L_X2Y95/INT_L.GFAN1->>BYP_ALT3 INT_L_X2Y95/INT_L.BYP_ALT3->>BYP_L3 CLBLL_L_X2Y95/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX INT_L_X2Y95/INT_L.GND_WIRE->>GFAN0 INT_L_X2Y95/INT_L.GFAN0->>BYP_ALT4 INT_L_X2Y95/INT_L.BYP_ALT4->>BYP_L4 CLBLL_L_X2Y95/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX INT_L_X2Y95/INT_L.GFAN0->>BYP_ALT1 INT_L_X2Y95/INT_L.BYP_ALT1->>BYP_L1 CLBLL_L_X2Y95/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX INT_L_X8Y95/INT_L.GND_WIRE->>GFAN1 INT_L_X8Y95/INT_L.GFAN1->>BYP_ALT6 INT_L_X8Y95/INT_L.BYP_ALT6->>BYP_L6 CLBLM_L_X8Y95/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX INT_L_X8Y95/INT_L.GFAN1->>BYP_ALT3 INT_L_X8Y95/INT_L.BYP_ALT3->>BYP_L3 CLBLM_L_X8Y95/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX INT_L_X8Y95/INT_L.GND_WIRE->>GFAN0 INT_L_X8Y95/INT_L.GFAN0->>BYP_ALT4 INT_L_X8Y95/INT_L.BYP_ALT4->>BYP_L4 CLBLM_L_X8Y95/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX INT_L_X8Y95/INT_L.GFAN0->>BYP_ALT1 INT_L_X8Y95/INT_L.BYP_ALT1->>BYP_L1 CLBLM_L_X8Y95/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX INT_L_X2Y94/INT_L.GND_WIRE->>GFAN1 INT_L_X2Y94/INT_L.GFAN1->>BYP_ALT6 INT_L_X2Y94/INT_L.BYP_ALT6->>BYP_L6 CLBLL_L_X2Y94/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX INT_L_X2Y94/INT_L.GFAN1->>BYP_ALT3 INT_L_X2Y94/INT_L.BYP_ALT3->>BYP_L3 CLBLL_L_X2Y94/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX INT_L_X2Y94/INT_L.GND_WIRE->>GFAN0 INT_L_X2Y94/INT_L.GFAN0->>BYP_ALT4 INT_L_X2Y94/INT_L.BYP_ALT4->>BYP_L4 CLBLL_L_X2Y94/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX INT_L_X2Y94/INT_L.GFAN0->>BYP_ALT1 INT_L_X2Y94/INT_L.BYP_ALT1->>BYP_L1 CLBLL_L_X2Y94/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX INT_L_X8Y94/INT_L.GND_WIRE->>GFAN1 INT_L_X8Y94/INT_L.GFAN1->>BYP_ALT6 INT_L_X8Y94/INT_L.BYP_ALT6->>BYP_L6 CLBLM_L_X8Y94/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX INT_L_X8Y94/INT_L.GFAN1->>BYP_ALT3 INT_L_X8Y94/INT_L.BYP_ALT3->>BYP_L3 CLBLM_L_X8Y94/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX INT_L_X8Y94/INT_L.GND_WIRE->>GFAN0 INT_L_X8Y94/INT_L.GFAN0->>BYP_ALT4 INT_L_X8Y94/INT_L.BYP_ALT4->>BYP_L4 CLBLM_L_X8Y94/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX INT_L_X8Y94/INT_L.GFAN0->>BYP_ALT1 INT_L_X8Y94/INT_L.BYP_ALT1->>BYP_L1 CLBLM_L_X8Y94/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX INT_L_X2Y93/INT_L.GND_WIRE->>GFAN1 INT_L_X2Y93/INT_L.GFAN1->>BYP_ALT6 INT_L_X2Y93/INT_L.BYP_ALT6->>BYP_L6 CLBLL_L_X2Y93/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX INT_L_X2Y93/INT_L.GFAN1->>BYP_ALT3 INT_L_X2Y93/INT_L.BYP_ALT3->>BYP_L3 CLBLL_L_X2Y93/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX INT_L_X2Y93/INT_L.GND_WIRE->>GFAN0 INT_L_X2Y93/INT_L.GFAN0->>BYP_ALT4 INT_L_X2Y93/INT_L.BYP_ALT4->>BYP_L4 CLBLL_L_X2Y93/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX INT_L_X2Y93/INT_L.GFAN0->>BYP_ALT1 INT_L_X2Y93/INT_L.BYP_ALT1->>BYP_L1 CLBLL_L_X2Y93/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX INT_R_X5Y93/INT_R.GND_WIRE->>GFAN1 INT_R_X5Y93/INT_R.GFAN1->>BYP_ALT6 INT_R_X5Y93/INT_R.BYP_ALT6->>BYP6 CLBLM_R_X5Y93/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_R_X5Y93/INT_R.GFAN1->>BYP_ALT3 INT_R_X5Y93/INT_R.BYP_ALT3->>BYP3 CLBLM_R_X5Y93/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_R_X5Y93/INT_R.GND_WIRE->>GFAN0 INT_R_X5Y93/INT_R.GFAN0->>BYP_ALT4 INT_R_X5Y93/INT_R.BYP_ALT4->>BYP4 CLBLM_R_X5Y93/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_R_X5Y93/INT_R.GFAN0->>BYP_ALT1 INT_R_X5Y93/INT_R.BYP_ALT1->>BYP1 CLBLM_R_X5Y93/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X8Y93/INT_L.GND_WIRE->>GFAN1 INT_L_X8Y93/INT_L.GFAN1->>BYP_ALT6 INT_L_X8Y93/INT_L.BYP_ALT6->>BYP_L6 CLBLM_L_X8Y93/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX INT_L_X8Y93/INT_L.GFAN1->>BYP_ALT3 INT_L_X8Y93/INT_L.BYP_ALT3->>BYP_L3 CLBLM_L_X8Y93/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX INT_L_X8Y93/INT_L.GND_WIRE->>GFAN0 INT_L_X8Y93/INT_L.GFAN0->>BYP_ALT4 INT_L_X8Y93/INT_L.BYP_ALT4->>BYP_L4 CLBLM_L_X8Y93/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX INT_L_X8Y93/INT_L.GFAN0->>BYP_ALT1 INT_L_X8Y93/INT_L.BYP_ALT1->>BYP_L1 CLBLM_L_X8Y93/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX INT_L_X2Y92/INT_L.GND_WIRE->>GFAN1 INT_L_X2Y92/INT_L.GFAN1->>BYP_ALT6 INT_L_X2Y92/INT_L.BYP_ALT6->>BYP_L6 CLBLL_L_X2Y92/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX INT_L_X2Y92/INT_L.GFAN1->>BYP_ALT3 INT_L_X2Y92/INT_L.BYP_ALT3->>BYP_L3 CLBLL_L_X2Y92/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX INT_L_X2Y92/INT_L.GND_WIRE->>GFAN0 INT_L_X2Y92/INT_L.GFAN0->>BYP_ALT4 INT_L_X2Y92/INT_L.BYP_ALT4->>BYP_L4 CLBLL_L_X2Y92/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX INT_R_X5Y92/INT_R.GND_WIRE->>GFAN1 INT_R_X5Y92/INT_R.GFAN1->>BYP_ALT6 INT_R_X5Y92/INT_R.BYP_ALT6->>BYP6 CLBLM_R_X5Y92/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_R_X5Y92/INT_R.GFAN1->>BYP_ALT3 INT_R_X5Y92/INT_R.BYP_ALT3->>BYP3 CLBLM_R_X5Y92/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_R_X5Y92/INT_R.GND_WIRE->>GFAN0 INT_R_X5Y92/INT_R.GFAN0->>BYP_ALT4 INT_R_X5Y92/INT_R.BYP_ALT4->>BYP4 CLBLM_R_X5Y92/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_R_X5Y92/INT_R.GFAN0->>BYP_ALT1 INT_R_X5Y92/INT_R.BYP_ALT1->>BYP1 CLBLM_R_X5Y92/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X8Y92/INT_L.GND_WIRE->>GFAN1 INT_L_X8Y92/INT_L.GFAN1->>BYP_ALT6 INT_L_X8Y92/INT_L.BYP_ALT6->>BYP_L6 CLBLM_L_X8Y92/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX INT_L_X8Y92/INT_L.GFAN1->>BYP_ALT3 INT_L_X8Y92/INT_L.BYP_ALT3->>BYP_L3 CLBLM_L_X8Y92/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX INT_L_X8Y92/INT_L.GND_WIRE->>GFAN0 INT_L_X8Y92/INT_L.GFAN0->>BYP_ALT4 INT_L_X8Y92/INT_L.BYP_ALT4->>BYP_L4 CLBLM_L_X8Y92/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX INT_L_X8Y92/INT_L.GFAN0->>BYP_ALT1 INT_L_X8Y92/INT_L.BYP_ALT1->>BYP_L1 CLBLM_L_X8Y92/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX INT_R_X5Y91/INT_R.GND_WIRE->>GFAN1 INT_R_X5Y91/INT_R.GFAN1->>BYP_ALT6 INT_R_X5Y91/INT_R.BYP_ALT6->>BYP6 CLBLM_R_X5Y91/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_R_X5Y91/INT_R.GFAN1->>BYP_ALT3 INT_R_X5Y91/INT_R.BYP_ALT3->>BYP3 CLBLM_R_X5Y91/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_R_X5Y91/INT_R.GND_WIRE->>GFAN0 INT_R_X5Y91/INT_R.GFAN0->>BYP_ALT4 INT_R_X5Y91/INT_R.BYP_ALT4->>BYP4 CLBLM_R_X5Y91/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_L_X8Y91/INT_L.GND_WIRE->>GFAN1 INT_L_X8Y91/INT_L.GFAN1->>BYP_ALT6 INT_L_X8Y91/INT_L.BYP_ALT6->>BYP_L6 CLBLM_L_X8Y91/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX INT_L_X8Y91/INT_L.GFAN1->>BYP_ALT3 INT_L_X8Y91/INT_L.BYP_ALT3->>BYP_L3 CLBLM_L_X8Y91/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX INT_L_X8Y91/INT_L.GND_WIRE->>GFAN0 INT_L_X8Y91/INT_L.GFAN0->>BYP_ALT4 INT_L_X8Y91/INT_L.BYP_ALT4->>BYP_L4 CLBLM_L_X8Y91/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX INT_L_X8Y91/INT_L.GFAN0->>BYP_ALT1 INT_L_X8Y91/INT_L.BYP_ALT1->>BYP_L1 CLBLM_L_X8Y91/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX INT_L_X4Y90/INT_L.GND_WIRE->>GFAN1 INT_L_X4Y90/INT_L.GFAN1->>BYP_ALT7 INT_L_X4Y90/INT_L.BYP_ALT7->>BYP_L7 CLBLL_L_X4Y90/CLBLL_L.CLBLL_BYP7->CLBLL_L_DX INT_L_X4Y90/INT_L.GFAN1->>BYP_ALT2 INT_L_X4Y90/INT_L.BYP_ALT2->>BYP_L2 CLBLL_L_X4Y90/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX INT_L_X4Y90/INT_L.GND_WIRE->>GFAN0 INT_L_X4Y90/INT_L.GFAN0->>BYP_ALT5 INT_L_X4Y90/INT_L.BYP_ALT5->>BYP_L5 CLBLL_L_X4Y90/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX INT_L_X4Y90/INT_L.GFAN0->>BYP_ALT0 INT_L_X4Y90/INT_L.BYP_ALT0->>BYP_L0 CLBLL_L_X4Y90/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX INT_L_X8Y90/INT_L.GND_WIRE->>GFAN1 INT_L_X8Y90/INT_L.GFAN1->>BYP_ALT6 INT_L_X8Y90/INT_L.BYP_ALT6->>BYP_L6 CLBLM_L_X8Y90/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX INT_L_X8Y90/INT_L.GFAN1->>BYP_ALT3 INT_L_X8Y90/INT_L.BYP_ALT3->>BYP_L3 CLBLM_L_X8Y90/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX INT_L_X8Y90/INT_L.GND_WIRE->>GFAN0 INT_L_X8Y90/INT_L.GFAN0->>BYP_ALT4 INT_L_X8Y90/INT_L.BYP_ALT4->>BYP_L4 CLBLM_L_X8Y90/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX INT_L_X0Y89/INT_L.GND_WIRE->>GFAN0 INT_L_X0Y89/INT_L.GFAN0->>IMUX_L34 LIOI3_X0Y89/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y89/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y89/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1 INT_L_X4Y89/INT_L.GND_WIRE->>GFAN1 INT_L_X4Y89/INT_L.GFAN1->>BYP_ALT7 INT_L_X4Y89/INT_L.BYP_ALT7->>BYP_L7 CLBLL_L_X4Y89/CLBLL_L.CLBLL_BYP7->CLBLL_L_DX INT_L_X4Y89/INT_L.GFAN1->>BYP_ALT2 INT_L_X4Y89/INT_L.BYP_ALT2->>BYP_L2 CLBLL_L_X4Y89/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX INT_L_X4Y89/INT_L.GND_WIRE->>GFAN0 INT_L_X4Y89/INT_L.GFAN0->>BYP_ALT5 INT_L_X4Y89/INT_L.BYP_ALT5->>BYP_L5 CLBLL_L_X4Y89/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX INT_L_X4Y89/INT_L.GFAN0->>BYP_ALT0 INT_L_X4Y89/INT_L.BYP_ALT0->>BYP_L0 CLBLL_L_X4Y89/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX INT_L_X4Y88/INT_L.GND_WIRE->>GFAN1 INT_L_X4Y88/INT_L.GFAN1->>BYP_ALT7 INT_L_X4Y88/INT_L.BYP_ALT7->>BYP_L7 CLBLL_L_X4Y88/CLBLL_L.CLBLL_BYP7->CLBLL_L_DX INT_L_X4Y88/INT_L.GFAN1->>BYP_ALT2 INT_L_X4Y88/INT_L.BYP_ALT2->>BYP_L2 CLBLL_L_X4Y88/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX INT_L_X4Y88/INT_L.GND_WIRE->>GFAN0 INT_L_X4Y88/INT_L.GFAN0->>BYP_ALT5 INT_L_X4Y88/INT_L.BYP_ALT5->>BYP_L5 CLBLL_L_X4Y88/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX INT_L_X4Y88/INT_L.GFAN0->>BYP_ALT0 INT_L_X4Y88/INT_L.BYP_ALT0->>BYP_L0 CLBLL_L_X4Y88/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX INT_L_X0Y88/INT_L.GND_WIRE->>GFAN0 INT_L_X0Y88/INT_L.GFAN0->>IMUX_L34 LIOI3_TBYTETERM_X0Y87/LIOI3_TBYTETERM.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_TBYTETERM_X0Y87/LIOI3_TBYTETERM.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_TBYTETERM_X0Y87/LIOI3_TBYTETERM.LIOI_OLOGIC0_OQ->>LIOI_O0 INT_L_X4Y87/INT_L.GND_WIRE->>GFAN1 INT_L_X4Y87/INT_L.GFAN1->>BYP_ALT7 INT_L_X4Y87/INT_L.BYP_ALT7->>BYP_L7 CLBLL_L_X4Y87/CLBLL_L.CLBLL_BYP7->CLBLL_L_DX INT_L_X4Y87/INT_L.GFAN1->>BYP_ALT2 INT_L_X4Y87/INT_L.BYP_ALT2->>BYP_L2 CLBLL_L_X4Y87/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX INT_L_X4Y87/INT_L.GND_WIRE->>GFAN0 INT_L_X4Y87/INT_L.GFAN0->>BYP_ALT5 INT_L_X4Y87/INT_L.BYP_ALT5->>BYP_L5 CLBLL_L_X4Y87/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX INT_L_X0Y85/INT_L.GND_WIRE->>GFAN0 INT_L_X0Y85/INT_L.GFAN0->>IMUX_L34 LIOI3_X0Y85/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y85/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y85/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1 INT_L_X0Y86/INT_L.GND_WIRE->>GFAN0 INT_L_X0Y86/INT_L.GFAN0->>IMUX_L34 LIOI3_X0Y85/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y85/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y85/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0 INT_L_X0Y84/INT_L.GND_WIRE->>GFAN0 INT_L_X0Y84/INT_L.GFAN0->>IMUX_L34 LIOI3_X0Y83/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y83/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y83/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0 INT_R_X3Y82/INT_R.GND_WIRE->>GFAN1 INT_R_X3Y82/INT_R.GFAN1->>BYP_ALT6 INT_R_X3Y82/INT_R.BYP_ALT6->>BYP6 CLBLM_R_X3Y82/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_R_X3Y82/INT_R.GFAN1->>BYP_ALT3 INT_R_X3Y82/INT_R.BYP_ALT3->>BYP3 CLBLM_R_X3Y82/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_R_X3Y82/INT_R.GND_WIRE->>GFAN0 INT_R_X3Y82/INT_R.GFAN0->>BYP_ALT4 INT_R_X3Y82/INT_R.BYP_ALT4->>BYP4 CLBLM_R_X3Y82/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_R_X3Y82/INT_R.GFAN0->>BYP_ALT1 INT_R_X3Y82/INT_R.BYP_ALT1->>BYP1 CLBLM_R_X3Y82/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_R_X3Y81/INT_R.GND_WIRE->>GFAN1 INT_R_X3Y81/INT_R.GFAN1->>BYP_ALT6 INT_R_X3Y81/INT_R.BYP_ALT6->>BYP6 CLBLM_R_X3Y81/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_R_X3Y81/INT_R.GFAN1->>BYP_ALT3 INT_R_X3Y81/INT_R.BYP_ALT3->>BYP3 CLBLM_R_X3Y81/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_R_X3Y81/INT_R.GND_WIRE->>GFAN0 INT_R_X3Y81/INT_R.GFAN0->>BYP_ALT4 INT_R_X3Y81/INT_R.BYP_ALT4->>BYP4 CLBLM_R_X3Y81/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_R_X3Y81/INT_R.GFAN0->>BYP_ALT1 INT_R_X3Y81/INT_R.BYP_ALT1->>BYP1 CLBLM_R_X3Y81/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_R_X3Y80/INT_R.GND_WIRE->>GFAN1 INT_R_X3Y80/INT_R.GFAN1->>BYP_ALT6 INT_R_X3Y80/INT_R.BYP_ALT6->>BYP6 CLBLM_R_X3Y80/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_R_X3Y80/INT_R.GFAN1->>BYP_ALT3 INT_R_X3Y80/INT_R.BYP_ALT3->>BYP3 CLBLM_R_X3Y80/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_R_X3Y80/INT_R.GND_WIRE->>GFAN0 INT_R_X3Y80/INT_R.GFAN0->>BYP_ALT4 INT_R_X3Y80/INT_R.BYP_ALT4->>BYP4 CLBLM_R_X3Y80/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_R_X3Y80/INT_R.GFAN0->>BYP_ALT1 INT_R_X3Y80/INT_R.BYP_ALT1->>BYP1 CLBLM_R_X3Y80/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_R_X5Y80/INT_R.GND_WIRE->>GFAN1 INT_R_X5Y80/INT_R.GFAN1->>BYP_ALT6 INT_R_X5Y80/INT_R.BYP_ALT6->>BYP6 CLBLM_R_X5Y80/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_R_X5Y80/INT_R.GFAN1->>BYP_ALT3 INT_R_X5Y80/INT_R.BYP_ALT3->>BYP3 CLBLM_R_X5Y80/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_R_X5Y80/INT_R.GND_WIRE->>GFAN0 INT_R_X5Y80/INT_R.GFAN0->>BYP_ALT4 INT_R_X5Y80/INT_R.BYP_ALT4->>BYP4 CLBLM_R_X5Y80/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_R_X5Y80/INT_R.GFAN0->>BYP_ALT1 INT_R_X5Y80/INT_R.BYP_ALT1->>BYP1 CLBLM_R_X5Y80/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_R_X3Y79/INT_R.GND_WIRE->>GFAN1 INT_R_X3Y79/INT_R.GFAN1->>BYP_ALT6 INT_R_X3Y79/INT_R.BYP_ALT6->>BYP6 CLBLM_R_X3Y79/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_R_X3Y79/INT_R.GFAN1->>BYP_ALT3 INT_R_X3Y79/INT_R.BYP_ALT3->>BYP3 CLBLM_R_X3Y79/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_R_X3Y79/INT_R.GND_WIRE->>GFAN0 INT_R_X3Y79/INT_R.GFAN0->>BYP_ALT4 INT_R_X3Y79/INT_R.BYP_ALT4->>BYP4 CLBLM_R_X3Y79/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_R_X5Y79/INT_R.GND_WIRE->>GFAN1 INT_R_X5Y79/INT_R.GFAN1->>BYP_ALT6 INT_R_X5Y79/INT_R.BYP_ALT6->>BYP6 CLBLM_R_X5Y79/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_R_X5Y79/INT_R.GFAN1->>BYP_ALT3 INT_R_X5Y79/INT_R.BYP_ALT3->>BYP3 CLBLM_R_X5Y79/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_R_X5Y79/INT_R.GND_WIRE->>GFAN0 INT_R_X5Y79/INT_R.GFAN0->>BYP_ALT4 INT_R_X5Y79/INT_R.BYP_ALT4->>BYP4 CLBLM_R_X5Y79/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_R_X5Y79/INT_R.GFAN0->>BYP_ALT1 INT_R_X5Y79/INT_R.BYP_ALT1->>BYP1 CLBLM_R_X5Y79/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_R_X5Y78/INT_R.GND_WIRE->>GFAN1 INT_R_X5Y78/INT_R.GFAN1->>BYP_ALT6 INT_R_X5Y78/INT_R.BYP_ALT6->>BYP6 CLBLM_R_X5Y78/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_R_X5Y78/INT_R.GFAN1->>BYP_ALT3 INT_R_X5Y78/INT_R.BYP_ALT3->>BYP3 CLBLM_R_X5Y78/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_R_X5Y78/INT_R.GND_WIRE->>GFAN0 INT_R_X5Y78/INT_R.GFAN0->>BYP_ALT4 INT_R_X5Y78/INT_R.BYP_ALT4->>BYP4 CLBLM_R_X5Y78/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_R_X5Y78/INT_R.GFAN0->>BYP_ALT1 INT_R_X5Y78/INT_R.BYP_ALT1->>BYP1 CLBLM_R_X5Y78/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_R_X5Y77/INT_R.GND_WIRE->>GFAN1 INT_R_X5Y77/INT_R.GFAN1->>BYP_ALT6 INT_R_X5Y77/INT_R.BYP_ALT6->>BYP6 CLBLM_R_X5Y77/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_R_X5Y77/INT_R.GFAN1->>BYP_ALT3 INT_R_X5Y77/INT_R.BYP_ALT3->>BYP3 CLBLM_R_X5Y77/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_R_X5Y77/INT_R.GND_WIRE->>GFAN0 INT_R_X5Y77/INT_R.GFAN0->>BYP_ALT4 INT_R_X5Y77/INT_R.BYP_ALT4->>BYP4 CLBLM_R_X5Y77/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_L_X0Y71/INT_L.GND_WIRE->>GFAN0 INT_L_X0Y71/INT_L.GFAN0->>IMUX_L34 LIOI3_X0Y71/LIOI3.IOI_IMUX34_0->IOI_OLOGIC1_D1 LIOI3_X0Y71/LIOI3.IOI_OLOGIC1_D1->>LIOI_OLOGIC1_OQ LIOI3_X0Y71/LIOI3.LIOI_OLOGIC1_OQ->>LIOI_O1 INT_L_X0Y72/INT_L.GND_WIRE->>GFAN0 INT_L_X0Y72/INT_L.GFAN0->>IMUX_L34 LIOI3_X0Y71/LIOI3.IOI_IMUX34_1->IOI_OLOGIC0_D1 LIOI3_X0Y71/LIOI3.IOI_OLOGIC0_D1->>LIOI_OLOGIC0_OQ LIOI3_X0Y71/LIOI3.LIOI_OLOGIC0_OQ->>LIOI_O0
START_WIRES INT_L_X0Y127/GND_WIRE INT_L_X0Y125/GND_WIRE INT_L_X0Y126/GND_WIRE INT_L_X0Y123/GND_WIRE INT_L_X0Y124/GND_WIRE INT_L_X0Y121/GND_WIRE INT_L_X0Y122/GND_WIRE INT_L_X0Y119/GND_WIRE INT_L_X0Y120/GND_WIRE INT_L_X0Y117/GND_WIRE INT_L_X0Y118/GND_WIRE INT_L_X0Y115/GND_WIRE INT_L_X0Y116/GND_WIRE INT_L_X0Y113/GND_WIRE INT_L_X0Y114/GND_WIRE INT_L_X0Y112/GND_WIRE INT_R_X3Y101/GND_WIRE INT_R_X3Y100/GND_WIRE INT_L_X6Y101/GND_WIRE INT_L_X6Y103/GND_WIRE INT_L_X6Y102/GND_WIRE INT_L_X6Y100/GND_WIRE INT_R_X3Y99/GND_WIRE INT_R_X3Y98/GND_WIRE INT_R_X3Y97/GND_WIRE INT_L_X2Y95/GND_WIRE INT_L_X8Y95/GND_WIRE INT_L_X2Y94/GND_WIRE INT_L_X8Y94/GND_WIRE INT_L_X2Y93/GND_WIRE INT_R_X5Y93/GND_WIRE INT_L_X8Y93/GND_WIRE INT_L_X2Y92/GND_WIRE INT_R_X5Y92/GND_WIRE INT_L_X8Y92/GND_WIRE INT_R_X5Y91/GND_WIRE INT_L_X8Y91/GND_WIRE INT_L_X4Y90/GND_WIRE INT_L_X8Y90/GND_WIRE INT_L_X0Y89/GND_WIRE INT_L_X4Y89/GND_WIRE INT_L_X4Y88/GND_WIRE INT_L_X0Y88/GND_WIRE INT_L_X4Y87/GND_WIRE INT_L_X0Y85/GND_WIRE INT_L_X0Y86/GND_WIRE INT_L_X0Y84/GND_WIRE INT_R_X3Y82/GND_WIRE INT_R_X3Y81/GND_WIRE INT_R_X3Y80/GND_WIRE INT_R_X5Y80/GND_WIRE INT_R_X3Y79/GND_WIRE INT_R_X5Y79/GND_WIRE INT_R_X5Y78/GND_WIRE INT_R_X5Y77/GND_WIRE INT_L_X0Y71/GND_WIRE INT_L_X0Y72/GND_WIRE
