interrupt_mask_reset_mask	,	F_14
SPR_PERF_COUNT_STS	,	V_8
interrupt_mask_set_mask	,	F_16
unmask_pmc_interrupts	,	F_13
reserve_pmc_hardware	,	F_5
new_perf_irq	,	V_6
TILE_BASE_COUNTERS	,	V_10
INT_AUX_PERF_COUNT	,	V_13
release_pmc_hardware	,	F_7
SPR_AUX_PERF_COUNT_STS	,	V_9
pmc_ack_overflow	,	F_10
cmpxchg	,	F_6
mask	,	V_11
pt_regs	,	V_1
fault	,	V_3
"Unexpected PERF_COUNT interrupt %d\n"	,	L_1
regs	,	V_2
nmi_exit	,	F_4
pmc_mask	,	F_12
retval	,	V_4
panic	,	F_2
__insn_mfspr	,	F_9
mask_pmc_interrupts	,	F_15
nmi_enter	,	F_3
__insn_mtspr	,	F_11
pmc_get_overflow	,	F_8
INT_PERF_COUNT	,	V_12
perf_irq	,	V_5
perf_irq_t	,	T_1
handle_perf_interrupt	,	F_1
status	,	V_7
