[
  {
    "author": [
      {
        "literal": "M. Schmid () • C. Schmitt • F. Hannig Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU"
      },
      {
        "literal": "frank.hannig@fau.de G.A. Malazgirt • A. Yurdakul Bogazici University, Istanbul, Turkey N. Sonmez • A. Cristal Barcelona"
      }
    ],
    "container-title": [
      "de Investigaciones Cientificas (IIIA-CSIC"
    ],
    "location": [
      "Barcelona, Spain Centro Superior",
      "Barcelona",
      "Barcelona, Spain"
    ],
    "publisher": [
      "Supercomputing Center",
      "Spain Universitat Politecnica de Catalunya"
    ],
    "title": [
      "Erlangen, Germany e-mail: moritz.schmid@fau.de"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Abdelfattah",
        "given": "M."
      },
      {
        "family": "Hagiescu",
        "given": "A."
      },
      {
        "family": "Singh",
        "given": "D."
      },
      {
        "family": "Aditya",
        "given": "S."
      },
      {
        "family": "Kathail",
        "given": "V."
      }
    ],
    "citation-number": [
      "AHS14"
    ],
    "container-title": [
      "Proceedings of the International Workshop on OpenCL (IWOCL",
      "Chap"
    ],
    "date": [
      "2014-05",
      "2008"
    ],
    "edition": [
      "1st edn"
    ],
    "issue": [
      "1–4"
    ],
    "note": [
      "in Coussy, Morawiec [CM08],"
    ],
    "pages": [
      "53–74"
    ],
    "title": [
      "Gzip on a chip: high performance lossless data compression on FPGAs using OpenCL",
      "Algorithmic Synthesis Using PICO: An Integrated Framework for Application Engine Synthesis and Verification from High Level C Algorithms"
    ],
    "type": "article-journal",
    "volume": [
      "4",
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Adler",
        "given": "M."
      },
      {
        "family": "Fleming",
        "given": "K."
      },
      {
        "family": "Parashar",
        "given": "A."
      },
      {
        "family": "Pellauer",
        "given": "M."
      },
      {
        "family": "Emer",
        "given": "J."
      }
    ],
    "container-title": [
      "Proceedings of the 19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA), February 2011 (ACM"
    ],
    "date": [
      "2011"
    ],
    "genre": [
      "[AFPC 11]"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "25–28"
    ],
    "title": [
      "LEAP scratchpads: automatic memory and cache management for reconfigurable logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Agne",
        "given": "A."
      },
      {
        "family": "Happe",
        "given": "M."
      },
      {
        "family": "Lösch",
        "given": "A."
      },
      {
        "family": "Plessl",
        "given": "C."
      },
      {
        "family": "Platzner",
        "given": "M."
      },
      {
        "family": "Agne",
        "given": "A."
      },
      {
        "family": "Happe",
        "given": "M."
      },
      {
        "family": "Lübbers",
        "given": "E."
      },
      {
        "family": "Plattner",
        "given": "B."
      },
      {
        "family": "Platzner",
        "given": "M."
      },
      {
        "family": "Plessl",
        "given": "C."
      },
      {
        "family": "Agne",
        "given": "A."
      },
      {
        "family": "Platzner",
        "given": "M."
      },
      {
        "family": "Lübbers",
        "given": "E."
      },
      {
        "family": "Agron",
        "given": "J."
      }
    ],
    "citation-number": [
      "APL11",
      "Agr09"
    ],
    "container-title": [
      "Proceedings of the International Conference on Field Programmable Logic and Applications (FPL), September 2011 (IEEE Computer Society, Los Alamitos",
      "Proceedings of the IFIP TC 2 Working Conference on Domain-Specific Languages",
      "ACM Trans. Reconfigurable Technol. Syst",
      "IEEE Micro"
    ],
    "date": [
      "2014",
      "2014",
      "2011",
      "2009-07",
      "2009"
    ],
    "genre": [
      "[AHLC 14a]"
    ],
    "issue": [
      "2",
      "1"
    ],
    "location": [
      "Berlin"
    ],
    "note": [
      "AHLC 14b",
      "Lecture Notes in Computer Science (LNCS),"
    ],
    "pages": [
      "60–71",
      "185–188",
      "262–284"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Self-awareness as a model for designing and operating heterogeneous multicores",
      "ReconOS – an operating system approach for reconfigurable computing",
      "Memory virtualization for multithreaded reconfigurable hardware",
      "Domain-specific language for HW/SW co-design for FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "7",
      "34",
      "5658"
    ]
  },
  {
    "author": [
      {
        "family": "Group",
        "given": "A.H.A.Products"
      },
      {
        "given": "AHA3642"
      }
    ],
    "citation-number": [
      "AHA14"
    ],
    "date": [
      "2014"
    ],
    "note": [
      "Accessed 4 Aug 2015 [Online"
    ],
    "title": [
      "Action=GetProductDetails&ProductID=38"
    ],
    "type": null,
    "url": [
      "http://www.aha.com/DrawProducts.aspx?"
    ]
  },
  {
    "author": [
      {
        "family": "Aho",
        "given": "A."
      },
      {
        "family": "Lam",
        "given": "M."
      },
      {
        "family": "Sethi",
        "given": "R."
      },
      {
        "family": "Ullman",
        "given": "J."
      }
    ],
    "citation-number": [
      "ALSU06"
    ],
    "date": [
      "2006"
    ],
    "edition": [
      "2nd edn"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Addison-Wesley Longman Publishing Co., Inc"
    ],
    "title": [
      "Compilers: Principles, Techniques, and Tools"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Aldham",
        "given": "M."
      },
      {
        "family": "Anderson",
        "given": "J."
      },
      {
        "family": "Brown",
        "given": "S."
      },
      {
        "family": "Canis",
        "given": "A."
      }
    ],
    "citation-number": [
      "AABC11"
    ],
    "container-title": [
      "Proceedings of the 22nd IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP), September 2011"
    ],
    "date": [
      "2011"
    ],
    "pages": [
      "61–68"
    ],
    "publisher": [
      "IEEE Computer Society, Los Alamitos"
    ],
    "title": [
      "Low-cost hardware profiling of run-time and energy in FPGA embedded processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Corp.",
        "given": "Alt10a] Altera"
      },
      {
        "family": "San Jose",
        "given": "C.A."
      }
    ],
    "date": [
      "2010"
    ],
    "title": [
      "DE4 Development Board"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "Alt10b] Altera"
      }
    ],
    "date": [
      "2010"
    ],
    "location": [
      "San Jose, CA"
    ],
    "publisher": [
      "Stratix-IV Data Sheet"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "Alt13a] Altera"
      }
    ],
    "date": [
      "2013"
    ],
    "note": [
      "Accessed 4 Aug 2015 [Online"
    ],
    "title": [
      "Altera SoCs: When Architecture Matters"
    ],
    "type": null,
    "url": [
      "http://www.altera."
    ]
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "Alt14a] Altera"
      }
    ],
    "date": [
      "2014"
    ],
    "title": [
      "San Jose, CA, Altera SoC Embedded Design Suite User Guide (ug-1137"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "Alt14b] Altera"
      }
    ],
    "date": [
      "2014"
    ],
    "pages": [
      "–1005"
    ],
    "title": [
      "San Jose, CA, Comparing Altera SoC Device Family Features"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "Alt15a] Altera"
      }
    ],
    "container-title": [
      "CA, Nios II Classic Software Developer’s Handbook (NII5V2"
    ],
    "date": [
      "2015"
    ],
    "title": [
      "San Jose"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "literal": "Alt15b] Altera Corp., San Jose, CA, Nios II"
      }
    ],
    "container-title": [
      "Core Implementation Details"
    ],
    "date": [
      "2015"
    ],
    "type": "article-journal",
    "volume": [
      "NII51016"
    ]
  },
  {
    "author": [
      {
        "literal": "Alt15c] Altera Corp., San Jose, CA, Quartus II Handbook"
      }
    ],
    "collection-title": [
      "Design and Synthesis"
    ],
    "date": [
      "2015"
    ],
    "type": null,
    "volume": [
      "1",
      "QII5V1"
    ]
  },
  {
    "author": [
      {
        "family": "Limited",
        "given": "Alt13b] Altium"
      },
      {
        "family": "Andrade",
        "given": "H."
      },
      {
        "family": "Kovner",
        "given": "S."
      }
    ],
    "citation-number": [
      "AK98"
    ],
    "container-title": [
      "Proceedings of the IEEE Asilomar Conference on Signals, Systems, and Computers"
    ],
    "date": [
      "2013",
      "1998-11"
    ],
    "pages": [
      "1705–1709"
    ],
    "title": [
      "C-to-Hardware Compiler User Manual (GU0122",
      "Software synthesis from dataflow models for G and LabVIEW"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Andrews",
        "given": "D."
      },
      {
        "family": "Niehaus",
        "given": "D."
      },
      {
        "family": "Jidin",
        "given": "R."
      },
      {
        "family": "Finley",
        "given": "M."
      },
      {
        "family": "Peck",
        "given": "W."
      },
      {
        "family": "Frisbie",
        "given": "M."
      },
      {
        "family": "Ortiz",
        "given": "J."
      },
      {
        "family": "Komp",
        "given": "E."
      },
      {
        "family": "Ashenden",
        "given": "P."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2004"
    ],
    "genre": [
      "[ANJC 04]"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "42–53"
    ],
    "title": [
      "Programming models for hybrid FPGA-CPU computational components: a missing link"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Andrews",
        "given": "D."
      },
      {
        "family": "Sass",
        "given": "R."
      },
      {
        "family": "Anderson",
        "given": "E."
      },
      {
        "family": "Agron",
        "given": "J."
      },
      {
        "family": "Peck",
        "given": "W."
      },
      {
        "family": "Stevens",
        "given": "J."
      },
      {
        "family": "Baijot",
        "given": "F."
      },
      {
        "family": "Komp",
        "given": "E."
      },
      {
        "family": "Arcas-Abella",
        "given": "O."
      },
      {
        "family": "Ndu",
        "given": "G."
      },
      {
        "family": "Sonmez",
        "given": "N."
      },
      {
        "family": "Ghasempour",
        "given": "M."
      },
      {
        "family": "Armejach",
        "given": "A."
      },
      {
        "family": "Navaridas",
        "given": "J."
      },
      {
        "family": "Song",
        "given": "W."
      },
      {
        "family": "Mawer",
        "given": "J."
      },
      {
        "family": "Cristal",
        "given": "A."
      },
      {
        "family": "Luján",
        "given": "M."
      },
      {
        "family": "Arram",
        "given": "J."
      },
      {
        "family": "Luk",
        "given": "W."
      },
      {
        "family": "Jiang",
        "given": "P."
      },
      {
        "family": "Babb",
        "given": "J."
      },
      {
        "family": "Tessier",
        "given": "R."
      },
      {
        "family": "Agarwal",
        "given": "A."
      },
      {
        "family": "Babb",
        "given": "J."
      },
      {
        "family": "Tessier",
        "given": "R."
      },
      {
        "family": "Dahl",
        "given": "M."
      },
      {
        "family": "Hanono",
        "given": "S."
      },
      {
        "family": "Hoki",
        "given": "D."
      },
      {
        "family": "Agarwal",
        "given": "A."
      },
      {
        "family": "Bachrach",
        "given": "J."
      },
      {
        "family": "Vo",
        "given": "H."
      },
      {
        "family": "Richards",
        "given": "B."
      },
      {
        "family": "Lee",
        "given": "Y."
      },
      {
        "family": "Waterman",
        "given": "A."
      },
      {
        "family": "Avizienis",
        "given": "R."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      },
      {
        "family": "Asanovic",
        "given": "K."
      },
      {
        "family": "Barbacci",
        "given": "M."
      },
      {
        "family": "Barbacci",
        "given": "M."
      },
      {
        "family": "Siewiorek",
        "given": "D."
      },
      {
        "family": "Bastoul",
        "given": "C."
      },
      {
        "family": "Batcher",
        "given": "K."
      },
      {
        "family": "Bazargan",
        "given": "K."
      },
      {
        "family": "Kastner",
        "given": "R."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      },
      {
        "family": "Becher",
        "given": "A."
      },
      {
        "family": "Bauer",
        "given": "F."
      },
      {
        "family": "Ziener",
        "given": "D."
      },
      {
        "family": "Teich",
        "given": "J."
      }
    ],
    "citation-number": [
      "ALJ15",
      "BTA93",
      "Bar76",
      "BS73",
      "Bas04",
      "Bat68",
      "BKS00",
      "BBZT14"
    ],
    "container-title": [
      "Proceedings of the 24th International Conference on Field Programmable Logic and Applications (FPL",
      "Proceedings of the 23rd ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA), February 2015 (ACM",
      "Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines (FCCM",
      "Proceedings of the 49th ACM/EDAC/IEEE Design Automation Conference (DAC",
      "Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques (PACT",
      "Proceedings of the Spring Joint Computer Conference (AFIPS",
      "Proceedings of the 24th International Conference on Field Programmable Logic and Applications (FPL",
      "tutorial and use cases, in Proceedings of the 6th International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), June 2011 (IEEE",
      "IEEE Trans. Very Large Scale Integr. VLSI Syst",
      "IEEE Trans. Comput. Aided Des",
      "Archit. News",
      "IEEE Des. Test Comput"
    ],
    "date": [
      "2008",
      "2014-09",
      "2015",
      "1993-04",
      "1997",
      "2012-06",
      "1976",
      "1973",
      "2004",
      "1968",
      "2000",
      "2014",
      "2011"
    ],
    "genre": [
      "[ASAC 08]",
      "[ANSC 14]",
      "[BTDC 97]",
      "[BVRC 12]",
      "Technical report,"
    ],
    "issue": [
      "1",
      "6",
      "4",
      "1"
    ],
    "location": [
      "New York",
      "Pittsburgh",
      "Washington, DC",
      "New York",
      "New York",
      "New York"
    ],
    "note": [
      "BKT11] C. Beckhoff, D. Koch, J. Torresen, The Xilinx design language (XDL):"
    ],
    "pages": [
      "34–44",
      "1–8",
      "250–259",
      "142–151",
      "609–626",
      "1212–1221",
      "101–106",
      "7–16",
      "307–314",
      "68–83",
      "1–8",
      "1–8"
    ],
    "publisher": [
      "Department of Computer Science, Carnegie Mellon University",
      "IEEE Computer Society",
      "ACM",
      "IEEE"
    ],
    "title": [
      "Achieving programming model abstractions for reconfigurable computing",
      "An empirical evaluation of high-level synthesis languages and tools for database acceleration",
      "Ramethy: reconfigurable acceleration of bisulfite sequence alignment",
      "Virtual wires: overcoming pin limitations in FPGA-based logic emulators",
      "Logic emulation with virtual wires",
      "Chisel: constructing hardware in a Scala embedded language",
      "The symbolic manipulation of computer descriptions: ISPL compiler and simulator",
      "Automated exploration of the design space for register transfer (RT) systems.ACM SIGARCH Comput",
      "Code generation in the polyhedral model is easier than you think",
      "Sorting networks and their applications",
      "Fast template placement for reconfigurable computing systems",
      "Energy-aware SQL query acceleration through FPGA-based dynamic partial reconfiguration"
    ],
    "type": "article-journal",
    "volume": [
      "16",
      "16",
      "2",
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Bergmann",
        "given": "N."
      },
      {
        "family": "Williams",
        "given": "J."
      },
      {
        "family": "Han",
        "given": "J."
      },
      {
        "family": "Chen",
        "given": "Y."
      },
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Marquardt",
        "given": "A."
      }
    ],
    "citation-number": [
      "BWHC06",
      "BRM99"
    ],
    "container-title": [
      "Workshop Proceedings of the International Conference on Architecture of Computing Systems (ARCS), March 2006. Lecture Notes in Informatics (LNI",
      "Pattern Recognition and Machine Learning (Information Science and Statistics"
    ],
    "date": [
      "1999",
      "2006"
    ],
    "editor": [
      {
        "family": "Bishop",
        "given": "C."
      }
    ],
    "location": [
      "Norwell",
      "New York, Secaucus"
    ],
    "note": [
      "Gesellschaft für Informatik (GI), Bonn, 2006),",
      "Bis06"
    ],
    "pages": [
      "205–214"
    ],
    "publisher": [
      "Kluwer Academic",
      "Springer"
    ],
    "title": [
      "A process model for hardware modules in reconfigurable system-on-chip",
      "Architecture and CAD for Deep-Submicron FPGAs"
    ],
    "type": "paper-conference",
    "volume": [
      "81"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Bluespec"
      }
    ],
    "citation-number": [
      "Blu04"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Bluespec SystemVerilog Version 3.8 Reference Guide"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Bobda",
        "given": "C."
      },
      {
        "family": "Bollaert",
        "given": "T."
      },
      {
        "family": "Brant",
        "given": "A."
      },
      {
        "family": "Lemieux",
        "given": "G."
      },
      {
        "family": "Brebner",
        "given": "G."
      },
      {
        "family": "Brown",
        "given": "S."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "Bob07",
      "Bol08",
      "BL12",
      "Bre96",
      "BR96"
    ],
    "container-title": [
      "Coussy, Morawiec [CM08",
      "Proceedings of the IEEE 20th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM",
      "Proceedings of the International Workshop Fiel-Programmable Logic and Applications (FPL",
      "Chap",
      "IEEE Des. Test Comput"
    ],
    "date": [
      "2007",
      "2008",
      "2012",
      "1996",
      "1996"
    ],
    "edition": [
      "1st edn"
    ],
    "issue": [
      "2"
    ],
    "location": [
      "Netherlands"
    ],
    "pages": [
      "29–52",
      "93–96",
      "327–336",
      "42–57"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Introduction to Reconfigurable Computing: Architectures, Algorithms, and Applications",
      "Catapult Synthesis: A Practical Introduction to Interactive C Synthesis",
      "ZUMA: an open FPGA overlay architecture",
      "A virtual hardware operating system for the Xilinx XC6200",
      "FPGA and CPLD architectures: a tutorial"
    ],
    "type": "article-journal",
    "volume": [
      "3",
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Buyukkurt",
        "given": "B."
      },
      {
        "family": "Cortes",
        "given": "J."
      },
      {
        "family": "Villarreal",
        "given": "J."
      },
      {
        "family": "Najjar",
        "given": "W."
      },
      {
        "family": "Calagar",
        "given": "N."
      },
      {
        "family": "Brown",
        "given": "S."
      },
      {
        "family": "Anderson",
        "given": "J."
      },
      {
        "family": "Canis",
        "given": "A."
      },
      {
        "family": "Anderson",
        "given": "J."
      },
      {
        "family": "Brown",
        "given": "S."
      }
    ],
    "citation-number": [
      "BCVN10",
      "CAB13"
    ],
    "container-title": [
      "Proceedings of the 24th International Conference on Field Programmable Logic and Applications (FPL), September 2014 (IEEE",
      "High-Level VLSI Synthesis",
      "Proceedings of the Conference on Design, Automation and Test in Europe",
      "Modulo SDC scheduling with recurrence minimization in high-level synthesis, in Proceedings of the 24th International Conference on Field Programmable Logic and Applications (FPL), September 2014 (IEEE",
      "ACM Trans. Archit. Code Optim"
    ],
    "date": [
      "2010",
      "2014",
      "1991",
      "2013",
      "2014"
    ],
    "editor": [
      {
        "family": "Camposano",
        "given": "R."
      },
      {
        "family": "Wolf",
        "given": "W."
      },
      {
        "family": "Canis",
        "given": "A."
      },
      {
        "family": "Brown",
        "given": "S."
      },
      {
        "family": "Anderson",
        "given": "J."
      }
    ],
    "issue": [
      "4"
    ],
    "location": [
      "New York",
      "Norwell",
      "New York"
    ],
    "note": [
      "CBA14a",
      "CBA14b"
    ],
    "pages": [
      "1–8 91",
      "194–197",
      "1–8"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "Impact of high-level transformations within the ROCCC framework",
      "Source-level debugging for FPGA highlevel synthesis",
      "Multi-pumping for resource reduction in FPGA high-level synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "7",
      "DATE"
    ]
  },
  {
    "author": [
      {
        "family": "Canis",
        "given": "A."
      },
      {
        "family": "Choi",
        "given": "J."
      },
      {
        "family": "Aldham",
        "given": "M."
      },
      {
        "family": "Zhang",
        "given": "V."
      },
      {
        "family": "Kammoona",
        "given": "A."
      },
      {
        "family": "Czajkowski",
        "given": "T."
      },
      {
        "family": "Brown",
        "given": "S."
      },
      {
        "family": "Anderson",
        "given": "J."
      }
    ],
    "container-title": [
      "ACM Trans. Embed. Comput. Syst"
    ],
    "date": [
      "2013"
    ],
    "genre": [
      "[CCAC 13]"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "LegUp: an open-source high-level synthesis tool for FPGA-based processor/accelerator systems"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Corpus",
        "given": "Canterbury"
      },
      {
        "family": "Corpora",
        "given": "Descriptions",
        "particle": "of the"
      },
      {
        "family": "Capalija",
        "given": "D."
      },
      {
        "family": "Abdelrahman",
        "given": "T."
      }
    ],
    "citation-number": [
      "Can15"
    ],
    "container-title": [
      "Proceedings of the 23rd International Conference on Field Programmable Logic and Applications (FPL"
    ],
    "date": [
      "2015",
      "2013-09"
    ],
    "note": [
      "Accessed 4 Aug 2015 [Online] [CA13"
    ],
    "pages": [
      "1–8"
    ],
    "title": [
      "A high-performance overlay architecture for pipelined execution of data flow graphs"
    ],
    "type": "paper-conference",
    "url": [
      "http://corpus.canterbury."
    ]
  },
  {
    "author": [
      {
        "family": "Cardoso",
        "given": "J."
      },
      {
        "family": "Diniz",
        "given": "P."
      },
      {
        "family": "Weinhardt",
        "given": "M."
      },
      {
        "family": "Carloni",
        "given": "L."
      },
      {
        "family": "McMillan",
        "given": "K."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Casper",
        "given": "J."
      },
      {
        "family": "Olukotun",
        "given": "K."
      },
      {
        "family": "Chen",
        "given": "D."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Pan",
        "given": "P."
      },
      {
        "family": "Choi",
        "given": "J."
      },
      {
        "family": "Brown",
        "given": "S."
      },
      {
        "family": "Anderson",
        "given": "J."
      }
    ],
    "citation-number": [
      "CDW10",
      "CMS01",
      "CO14",
      "CCP06",
      "CBA13"
    ],
    "container-title": [
      "Proceedings of the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA",
      "Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT",
      "ACM Comput. Surv",
      "IEEE Trans. Comput. Aided Des",
      "Found. Trend. Electron. Des. Autom"
    ],
    "date": [
      "2010",
      "2001",
      "2014",
      "2006",
      "2013"
    ],
    "issue": [
      "4",
      "9",
      "3"
    ],
    "pages": [
      "1059–1076",
      "151–160",
      "139–169",
      "270–277"
    ],
    "title": [
      "Compiling for reconfigurable computing: a survey",
      "Theory of latency-insensitive design",
      "Hardware acceleration of database operations",
      "FPGA design automation: a survey",
      "From software threads to parallel hardware in highlevel synthesis for FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "42",
      "20",
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Chung",
        "given": "E."
      },
      {
        "family": "Hoe",
        "given": "J."
      },
      {
        "family": "Mai",
        "given": "K."
      },
      {
        "family": "Cilardo",
        "given": "A."
      },
      {
        "family": "Gallo",
        "given": "L."
      }
    ],
    "citation-number": [
      "CHM11",
      "CG15"
    ],
    "container-title": [
      "Proceedings of the 19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA",
      "ACM Trans. Archit. Code Optim"
    ],
    "date": [
      "2011",
      "2015"
    ],
    "issue": [
      "4"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "97–106"
    ],
    "publisher": [
      "ACM"
    ],
    "title": [
      "CoRAM: an in-fabric memory abstraction for FPGA-based computing",
      "Improving multibank memory access parallelism with latticebased partitioning"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Compton",
        "given": "K."
      },
      {
        "family": "Cooley",
        "given": "J."
      },
      {
        "family": "Knol",
        "given": "S."
      },
      {
        "family": "Hauck",
        "given": "S."
      },
      {
        "family": "Compton",
        "given": "K."
      },
      {
        "family": "Hauck",
        "given": "S."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Ding",
        "given": "Y."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Huang",
        "given": "M."
      },
      {
        "family": "Liu",
        "given": "B."
      },
      {
        "family": "Zhang",
        "given": "P."
      },
      {
        "family": "Zou",
        "given": "Y."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Huang",
        "given": "M."
      },
      {
        "family": "Zhang",
        "given": "P."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Jiang",
        "given": "W."
      },
      {
        "family": "Liu",
        "given": "B."
      },
      {
        "family": "Zou",
        "given": "Y."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Jiang",
        "given": "W."
      },
      {
        "family": "Liu",
        "given": "B."
      },
      {
        "family": "Zou",
        "given": "Y."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Liu",
        "given": "B."
      },
      {
        "family": "Neuendorffer",
        "given": "S."
      },
      {
        "family": "Noguera",
        "given": "J."
      },
      {
        "family": "Vissers",
        "given": "K."
      },
      {
        "family": "Zhang",
        "given": "Z."
      }
    ],
    "citation-number": [
      "CCKH00",
      "CH02",
      "CD94",
      "CHZ14",
      "CJLZ09",
      "CJLZ11"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Field-Programmable Custom Computing Machines (FCCM",
      "Proceedings of the Conference on Design, Automation and Test in Europe (DATE",
      "Proceedings of the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA",
      "Proceedings of the International Conference on Computer-Aided Design (ICCAD",
      "Proceedings of the 49th Annual Design Automation Conference (DAC",
      "ACM Comput. Surv",
      "IEEE Trans. Comput. Aided Des",
      "ACM Trans. Des. Autom. Electron. Syst",
      "IEEE Trans. Comput.-Aided Des"
    ],
    "date": [
      "2000",
      "2002",
      "1994",
      "2012",
      "2014",
      "2009",
      "2011",
      "2011",
      "2006",
      "2012"
    ],
    "genre": [
      "[CHLC 12]",
      "[CLNC 11]"
    ],
    "issue": [
      "2",
      "1",
      "2",
      "4"
    ],
    "location": [
      "San Jose",
      "New York",
      "New York",
      "New York"
    ],
    "note": [
      "CZ06] J. Cong, Z. Zhang, An efficient and versatile scheduling algorithm based on SDC formulation, in Proceedings of the IEEE/ACM Design Automation Conference (DAC",
      "CZZ12] J. Cong, P. Zhang, Y. Zou, Optimizing memory hierarchy allocation with loop transformations for high-level synthesis,"
    ],
    "pages": [
      "279–280",
      "171–210",
      "1–12",
      "1018–1023",
      "213–222",
      "697–704",
      "473–491",
      "433–438",
      "1233–1238"
    ],
    "publisher": [
      "EDA Consortium",
      "ACM",
      "ACM",
      "ACM"
    ],
    "title": [
      "Configuration relocation and defragmentation for reconfigurable computing",
      "Reconfigurable computing: a survey of systems and software",
      "FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs",
      "Combining module selection and replication for throughput-driven streaming programs",
      "Combining computation and communication optimizations in system synthesis for streaming applications",
      "Automatic memory partitioning and scheduling for throughput and power optimization",
      "Automatic memory partitioning and scheduling for throughput and power optimization",
      "High-level synthesis for FPGAs: from prototyping to deployment"
    ],
    "type": "article-journal",
    "volume": [
      "34",
      "13",
      "16",
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Computers",
        "given": "Convey"
      }
    ],
    "citation-number": [
      "Con15"
    ],
    "date": [
      "2015"
    ],
    "note": [
      "Accessed 2 April 2015 [Online"
    ],
    "type": null,
    "url": [
      "http://www.conveycomputer.com/."
    ]
  },
  {
    "author": [
      {
        "family": "Coole",
        "given": "J."
      },
      {
        "family": "Stitt",
        "given": "G."
      }
    ],
    "citation-number": [
      "CS10"
    ],
    "container-title": [
      "Proceedings of IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS"
    ],
    "date": [
      "2010-10"
    ],
    "pages": [
      "13–22"
    ],
    "title": [
      "Intermediate fabrics: virtual architectures for circuit portability and fast placement and routing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Coole",
        "given": "J."
      },
      {
        "family": "Stitt",
        "given": "G."
      }
    ],
    "citation-number": [
      "CS15"
    ],
    "container-title": [
      "Proceedings of the IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM"
    ],
    "date": [
      "2015-05"
    ],
    "pages": [
      "21–24"
    ],
    "title": [
      "Adjustable-cost overlays for runtime compilation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Coussy",
        "given": "P."
      },
      {
        "family": "Chavet",
        "given": "C."
      },
      {
        "family": "Bomel",
        "given": "P."
      },
      {
        "family": "Heller",
        "given": "D."
      },
      {
        "family": "Senn",
        "given": "E."
      },
      {
        "family": "Martin",
        "given": "E."
      },
      {
        "family": "Craft",
        "given": "D."
      }
    ],
    "citation-number": [
      "Cra98"
    ],
    "container-title": [
      "High-Level Synthesis: From Algorithm to Digital Circuit",
      "Chap",
      "IBM J. Res. Dev"
    ],
    "date": [
      "2008",
      "2008",
      "1998"
    ],
    "edition": [
      "1st edn",
      "1st edn"
    ],
    "editor": [
      {
        "family": "Coussy",
        "given": "P."
      },
      {
        "family": "Morawiec",
        "given": "A."
      }
    ],
    "genre": [
      "[CCBC 08]"
    ],
    "issue": [
      "6"
    ],
    "location": [
      "New York"
    ],
    "note": [
      "in Coussy, Morawiec [CM08],"
    ],
    "pages": [
      "147–169",
      "08",
      "733–746"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "GAUT: A High-Level Synthesis Tool for DSP Applications",
      "A fast hardware data compression algorithm and some algorithmic extensions"
    ],
    "type": "article-journal",
    "volume": [
      "9",
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Markovsky",
        "given": "Y."
      },
      {
        "family": "Caspi",
        "given": "E."
      },
      {
        "family": "Chu",
        "given": "M."
      },
      {
        "family": "Huang",
        "given": "R."
      },
      {
        "family": "Perissakis",
        "given": "S."
      },
      {
        "family": "Pozzi",
        "given": "L."
      },
      {
        "family": "Yeh",
        "given": "J."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      },
      {
        "family": "Dennard",
        "given": "R."
      },
      {
        "family": "Gaensslen",
        "given": "F."
      },
      {
        "family": "Yu",
        "given": "H.-N."
      },
      {
        "family": "Rideout",
        "given": "V."
      },
      {
        "family": "Bassous",
        "given": "E."
      },
      {
        "family": "LeBlanc",
        "given": "A."
      },
      {
        "family": "Dlugosch",
        "given": "P."
      },
      {
        "family": "Brown",
        "given": "D."
      },
      {
        "family": "Glendenning",
        "given": "P."
      },
      {
        "family": "Leventhal",
        "given": "M."
      },
      {
        "family": "Noyes",
        "given": "H."
      },
      {
        "family": "Du",
        "given": "Z."
      },
      {
        "family": "Li",
        "given": "X."
      },
      {
        "family": "Yang",
        "given": "X."
      },
      {
        "family": "Shen",
        "given": "K."
      },
      {
        "family": "Edwards",
        "given": "S."
      },
      {
        "family": "Ghany",
        "given": "M.El"
      },
      {
        "family": "Salama",
        "given": "A."
      },
      {
        "family": "Khalil",
        "given": "A."
      }
    ],
    "citation-number": [
      "DLYS13",
      "Edw06",
      "ESK07"
    ],
    "container-title": [
      "High Performance Computing. Communications in Computer and Information Science",
      "Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS",
      "Microprocess. Microsyst",
      "IEEE J. Solid-State Circuits",
      "IEEE Trans. Parallel Distrib. Syst",
      "IEEE Des. Test Comput"
    ],
    "date": [
      "2006",
      "1974",
      "2014",
      "2013",
      "2006",
      "2007-05"
    ],
    "genre": [
      "[DMCC 06]",
      "[DBGC 14]"
    ],
    "issue": [
      "5",
      "12",
      "5"
    ],
    "location": [
      "Berlin"
    ],
    "note": [
      "DGYC 74"
    ],
    "pages": [
      "334–354",
      "256–268",
      "3088–3098",
      "375–386",
      "3691–3695"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Stream computations organized for reconfigurable execution",
      "Design of ion-implanted MOSFET’s with very small physical dimensions",
      "An efficient and scalable semiconductor architecture for parallel automata processing",
      "A parallel multigrid poisson PDE solver for Gigapixel image editing",
      "The challenges of synthesizing hardware from C-like languages",
      "Design and implementation of FPGA-based systolic array for LZ data compression"
    ],
    "type": "article-journal",
    "volume": [
      "30",
      "9",
      "25",
      "207",
      "23"
    ]
  },
  {
    "author": [
      {
        "given": "Exar"
      }
    ],
    "citation-number": [
      "Exa13"
    ],
    "date": [
      "2013"
    ],
    "note": [
      "Accessed 4 Aug 2015 [Online"
    ],
    "title": [
      "GX 1700 Series"
    ],
    "type": null,
    "url": [
      "http://www.exar.com/common/content/document."
    ]
  },
  {
    "author": [
      {
        "family": "Feautrier",
        "given": "P."
      }
    ],
    "citation-number": [
      "Fea92"
    ],
    "container-title": [
      "Multidimensional time. Int. J. Parallel Prog"
    ],
    "date": [
      "1992"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "389–420"
    ],
    "title": [
      "Some efficient solutions to the affine scheduling problem. Part II"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Fernandez",
        "given": "E."
      },
      {
        "family": "Villarreal",
        "given": "J."
      },
      {
        "family": "Lonardi",
        "given": "S."
      },
      {
        "family": "Najjar",
        "given": "W."
      }
    ],
    "citation-number": [
      "FVLN15"
    ],
    "container-title": [
      "IEEE/ACM Trans. Comput. Biol. Bioinform"
    ],
    "date": [
      "2015"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "973–981"
    ],
    "title": [
      "FHAST: FPGA-based acceleration of BOWTIE in hardware"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Ferreira",
        "given": "R."
      },
      {
        "family": "Vendramini",
        "given": "J."
      },
      {
        "family": "Mucida",
        "given": "L."
      },
      {
        "family": "Pereira",
        "given": "M."
      },
      {
        "family": "Carro",
        "given": "L."
      },
      {
        "family": "Fingeroff",
        "given": "M."
      },
      {
        "family": "Fleming",
        "given": "K."
      },
      {
        "family": "Adler",
        "given": "M."
      },
      {
        "family": "Pellauer",
        "given": "M."
      },
      {
        "family": "Parashar",
        "given": "A."
      },
      {
        "family": "Arvind",
        "given": "J.Emer"
      },
      {
        "family": "Flynn",
        "given": "M."
      },
      {
        "family": "Pell",
        "given": "O."
      },
      {
        "family": "Mencer",
        "given": "O."
      }
    ],
    "citation-number": [
      "Fin10",
      "FPM12"
    ],
    "container-title": [
      "Proceedings of the 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES",
      "Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays (FPGA",
      "Proceedings of the 22nd International Conference on Field Programmable Logic and Applications (FPL"
    ],
    "date": [
      "2011",
      "2012",
      "2012"
    ],
    "genre": [
      "[FVMC 11]",
      "[FAPC 12]"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "195–204",
      "175–184",
      "1–3"
    ],
    "publisher": [
      "ACM"
    ],
    "title": [
      "An FPGA-based heterogeneous coarse-grained dynamically reconfigurable architecture",
      "High-Level Synthesis Blue Book (Xlibris Corporation, Bloomington, 2010",
      "Leveraging latency-insensitivity to ease multiple FPGA design",
      "Dataflow supercomputing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Franchetti",
        "given": "F."
      },
      {
        "family": "Voronenko",
        "given": "Y."
      },
      {
        "family": "Milder",
        "given": "P."
      },
      {
        "family": "Chellappa",
        "given": "S."
      },
      {
        "family": "Telgarsky",
        "given": "M."
      },
      {
        "family": "Shen",
        "given": "H."
      },
      {
        "family": "D’Alberto",
        "given": "P."
      },
      {
        "family": "Mesmay",
        "given": "F.",
        "particle": "de"
      },
      {
        "family": "Hoe",
        "given": "J."
      },
      {
        "family": "Moura",
        "given": "J."
      },
      {
        "family": "Püschel",
        "given": "M."
      },
      {
        "family": "Francis",
        "given": "R."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Chung",
        "given": "K."
      },
      {
        "family": "Freidlin",
        "given": "M."
      },
      {
        "family": "Fu",
        "given": "W."
      },
      {
        "family": "Compton",
        "given": "K."
      },
      {
        "family": "Gajski",
        "given": "D."
      },
      {
        "family": "Dutt",
        "given": "N."
      },
      {
        "family": "Wu",
        "given": "A."
      },
      {
        "family": "Lin",
        "given": "S."
      },
      {
        "family": "Gan",
        "given": "L."
      },
      {
        "family": "Fu",
        "given": "H."
      },
      {
        "family": "Yang",
        "given": "C."
      },
      {
        "family": "Luk",
        "given": "W."
      },
      {
        "family": "Xue",
        "given": "W."
      },
      {
        "family": "Mencer",
        "given": "O."
      },
      {
        "family": "Huang",
        "given": "X."
      },
      {
        "family": "Yang",
        "given": "G."
      },
      {
        "family": "Garcia",
        "given": "P."
      },
      {
        "family": "Compton",
        "given": "K."
      },
      {
        "family": "Goeders",
        "given": "J."
      },
      {
        "family": "Wilton",
        "given": "S."
      },
      {
        "family": "Goeders",
        "given": "J."
      },
      {
        "family": "Wilton",
        "given": "S."
      },
      {
        "family": "Gopal",
        "given": "V."
      },
      {
        "family": "Guilford",
        "given": "J."
      },
      {
        "family": "Feghali",
        "given": "W."
      },
      {
        "family": "Ozturk",
        "given": "E."
      },
      {
        "family": "Wolrich",
        "given": "G."
      },
      {
        "family": "Intel Architecture Processors",
        "given": "High Performance D.E.F.L.A.T.E.",
        "particle": "on"
      },
      {
        "family": "Gort",
        "given": "M."
      },
      {
        "family": "Anderson",
        "given": "J."
      },
      {
        "family": "Goulding-Hotta",
        "given": "N."
      },
      {
        "family": "Sampson",
        "given": "J."
      },
      {
        "family": "Venkatesh",
        "given": "G."
      },
      {
        "family": "Garcia",
        "given": "S."
      },
      {
        "family": "Auricchio",
        "given": "J."
      },
      {
        "family": "Huang",
        "given": "P."
      },
      {
        "family": "Arora",
        "given": "M."
      },
      {
        "family": "Nath",
        "given": "S."
      },
      {
        "family": "Bhatt",
        "given": "V."
      },
      {
        "family": "Babb",
        "given": "J."
      },
      {
        "family": "Swanson",
        "given": "S."
      },
      {
        "family": "Taylor",
        "given": "M."
      },
      {
        "family": "Guo",
        "given": "Z."
      },
      {
        "family": "Buyukkurt",
        "given": "A."
      },
      {
        "family": "Cortes",
        "given": "J."
      },
      {
        "family": "Mitra",
        "given": "A."
      },
      {
        "family": "Najjar",
        "given": "W."
      },
      {
        "family": "Gupta",
        "given": "R."
      },
      {
        "family": "Brewer",
        "given": "F."
      }
    ],
    "citation-number": [
      "FRC90",
      "Fre96",
      "FC05",
      "GDWL92",
      "GC07",
      "GW14",
      "GW15",
      "GB08"
    ],
    "container-title": [
      "IEEE International Symposium on Parallel and Distributed Processing (IPDPS",
      "Proceedings of the 27th ACM/IEEE Design Automation Conference (DAC",
      "Markov Processes and Differential Equations. Lectures in Mathematics ETH Zurich (Birkhäuser",
      "Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM",
      "Proceedings of the 24th International Conference on Field Programmable Logic and Applications (FPL), September 2014 (IEEE",
      "Proceedings of the International Symposium on Field-Programmable Custom Computing Machines (FCCM), April 2007 (IEEE Computer Society, Los Alamitos",
      "Proceedings of the International Conference on Field Programmable Logic and Applications (FPL), September 2014 (IEEE",
      "Proceedings of the IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM",
      "Proceedings of the IEEE/ACM Asia and South Pacific Design Automation Conference (ASP-DAC",
      "A CAD framework for Malibu: An FPGA with time-multiplexed coarse-grained elements, in Proceedings of the 19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA",
      "IEEE Micro",
      "Int. J. Parallel Prog",
      "ACM Trans. Archit. Code Optim",
      "Chap"
    ],
    "date": [
      "2008-04",
      "1990",
      "1996",
      "2005-04",
      "1992",
      "2014",
      "2007",
      "2014",
      "2015-05",
      "2011",
      "2013",
      "2011",
      "2011",
      "2008",
      "2004",
      "2008",
      "2008"
    ],
    "edition": [
      "1st edn"
    ],
    "editor": [
      {
        "family": "Grant",
        "given": "D."
      },
      {
        "family": "Wang",
        "given": "C."
      },
      {
        "family": "Lemieux",
        "given": "G."
      }
    ],
    "genre": [
      "[FVMC 08]",
      "[GFYC 14]",
      "[GGFC 11]",
      "[GHSVC 11]",
      "[GBCC 08]"
    ],
    "issue": [
      "2",
      "5",
      "1"
    ],
    "location": [
      "New York",
      "Basel",
      "Norwell",
      "New York",
      "New York",
      "New York",
      "New York"
    ],
    "note": [
      "Accessed 4 Aug 2015 [Online] [GA13",
      "GBN04] Z. Guo, B. Buyukkurt, W. Najjar, Input data reuse in compiling window operations onto reconfigurable hardware, in Proceedings of the ACM SIGPLAN/SIGBED Conference on Languages, Compilers and Tools for Embedded Systems, June 2004 (ACM,",
      "GNB08",
      "in Coussy, Morawiec [CM08],"
    ],
    "pages": [
      "1–5",
      "613–619",
      "79–89",
      "149–158",
      "1–6",
      "73–84",
      "1–8",
      "127–134",
      "773–779",
      "86–95",
      "11",
      "123–132",
      "493–520",
      "249–256",
      "13–28"
    ],
    "producer": [
      {
        "family": "Guo",
        "given": "Z."
      },
      {
        "family": "Najjar",
        "given": "W."
      },
      {
        "family": "Buyukkurt",
        "given": "B."
      }
    ],
    "publisher": [
      "ACM",
      "Kluwer Academic",
      "ACM"
    ],
    "title": [
      "Domain-specific library generation for parallel software and hardware platforms",
      "Chortle: a technology mapping program for lookup table-based field programmable gate arrays",
      "Diffusion processes and PDE’s in narrow branching tubes",
      "An execution environment for reconfigurable computing",
      "High-level Synthesis: Introduction to Chip and System Design",
      "A highlyefficient and green data flow engine for solving Euler atmospheric equations",
      "A reconfigurable hardware interface for a modern computing system",
      "Effective FPGA debug for high-level synthesis generated circuits",
      "Using dynamic signal-tracing to debug compiler-optimized HLS circuits on FPGAs",
      "Range and bitmask analysis for hardware optimization in high-level synthesis",
      "The GreenDroid mobile application processor: an architecture for silicon’s dark future",
      "A compiler intermediate representation for reconfigurable fabrics",
      "Efficient hardware code generation for FPGAs",
      "High-Level Synthesis: A Retrospective"
    ],
    "type": "article-journal",
    "url": [
      "http://www.intel.com/content/"
    ],
    "volume": [
      "31",
      "36",
      "5",
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Gupta",
        "given": "R."
      },
      {
        "family": "Dutt",
        "given": "N."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "citation-number": [
      "GGDN04a"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Norwell"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Gupta",
        "given": "R.K."
      },
      {
        "family": "Dutt",
        "given": "N.D."
      },
      {
        "family": "Nicolau",
        "given": "A."
      },
      {
        "family": "Gustafsson",
        "given": "B."
      },
      {
        "family": "Lötstedt",
        "given": "P."
      }
    ],
    "citation-number": [
      "GGDN04b",
      "GL91"
    ],
    "container-title": [
      "Multigrid Methods III. International Series of Numerical Mathematics",
      "Profilingdriven multi-cycling in FPGA high-level synthesis, in Proceedings of the Conference on Design, Automation and Test in Europe",
      "ACM Trans. Des. Autom. Electron. Syst"
    ],
    "date": [
      "2004",
      "1991",
      "2015"
    ],
    "editor": [
      {
        "family": "Hadjis",
        "given": "S."
      },
      {
        "family": "Canis",
        "given": "A."
      },
      {
        "family": "Sobue",
        "given": "R."
      },
      {
        "family": "Hara-Azumi",
        "given": "Y."
      },
      {
        "family": "Tomiyama",
        "given": "H."
      },
      {
        "family": "Anderson",
        "given": "J."
      }
    ],
    "genre": [
      "[HCSC 15]"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "441–470",
      "223–234",
      "31–36"
    ],
    "title": [
      "Coordinated parallelizing compiler optimizations and high-level synthesis",
      "Analysis of multigrid methods for general systems of PDE"
    ],
    "type": "article-journal",
    "volume": [
      "9",
      "98",
      "DATE"
    ]
  },
  {
    "author": [
      {
        "family": "Hagiescu",
        "given": "A."
      },
      {
        "family": "Wong",
        "given": "W.-F."
      },
      {
        "family": "Bacon",
        "given": "D."
      },
      {
        "family": "Rabbah",
        "given": "R."
      },
      {
        "family": "Halstead",
        "given": "R."
      },
      {
        "family": "Absalyamov",
        "given": "I."
      },
      {
        "family": "Najjar",
        "given": "W."
      },
      {
        "family": "Tsotras",
        "given": "V."
      },
      {
        "family": "Halstead",
        "given": "R."
      },
      {
        "family": "Villarreal",
        "given": "J."
      },
      {
        "family": "Najjar",
        "given": "W."
      },
      {
        "family": "Hamilton",
        "given": "B."
      },
      {
        "family": "Inggs",
        "given": "M."
      },
      {
        "family": "So",
        "given": "H."
      },
      {
        "family": "Hannig",
        "given": "F."
      },
      {
        "family": "Lari",
        "given": "V."
      },
      {
        "family": "Boppu",
        "given": "S."
      },
      {
        "family": "Tanase",
        "given": "A."
      },
      {
        "family": "Reiche",
        "given": "O."
      },
      {
        "family": "Hannig",
        "given": "F."
      },
      {
        "family": "Ruckdeschel",
        "given": "H."
      },
      {
        "family": "Dutta",
        "given": "H."
      },
      {
        "family": "Teich",
        "given": "J."
      },
      {
        "family": "Hannig",
        "given": "F."
      },
      {
        "family": "Ruckdeschel",
        "given": "H."
      },
      {
        "family": "Teich",
        "given": "J."
      },
      {
        "family": "Happe",
        "given": "M."
      },
      {
        "family": "Huang",
        "given": "Y."
      },
      {
        "family": "Keller",
        "given": "A."
      },
      {
        "family": "Happe",
        "given": "M."
      },
      {
        "family": "Lübbers",
        "given": "E."
      },
      {
        "family": "Platzner",
        "given": "M."
      },
      {
        "family": "Hara",
        "given": "Y."
      },
      {
        "family": "Tomiyama",
        "given": "H."
      },
      {
        "family": "Honda",
        "given": "S."
      },
      {
        "family": "Takada",
        "given": "H."
      },
      {
        "family": "Hauck",
        "given": "S."
      },
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "HWBR09",
      "HANT15",
      "HVN14",
      "HIS14",
      "HRDT08",
      "HRT08",
      "HHK14",
      "HLP11",
      "HTHT09",
      "HD07"
    ],
    "container-title": [
      "Proceedings of the 46th ACM/IEEE Design Automation Conference (DAC",
      "Online Proceedings of the Seventh Biennial Conference on Innovative Data Systems Research (CIDR",
      "Proceedings of the 24th International Conference on Field Programmable Logic and Applications (FPL",
      "Proceedings of the Fourth International Workshop on Applied Reconfigurable Computing (ARC), London, United Kingdom. Lecture Notes in Computer Science",
      "Proceedings of the GI/ITG/GMM-Workshop",
      "Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig), December 2014 (IEEE",
      "Preemptive hardware multitasking in ReconOS, in Proceedings of the Symposium on Applied Reconfigurable Computing (ARC",
      "Proceedings of the 4th Alvey Vision Conference",
      "Int. J. High Perform. Comput. Netw",
      "ACM Trans. Embed. Comput. Syst",
      "J. Real-Time Image Proc",
      "J. Inf. Process"
    ],
    "date": [
      "2009",
      "2015",
      "2014",
      "2014-09",
      "2014",
      "2008",
      "2008",
      "2014",
      "2011",
      "2015-03",
      "2015",
      "2009",
      "1988"
    ],
    "editor": [
      {
        "family": "Happe",
        "given": "M."
      },
      {
        "family": "Traber",
        "given": "A."
      },
      {
        "family": "Keller",
        "given": "A."
      }
    ],
    "genre": [
      "[HLBC 14]"
    ],
    "issue": [
      "4",
      "4s",
      "1"
    ],
    "location": [
      "New York",
      "Berlin",
      "Shaker, Dresden",
      "New York",
      "Berlin",
      "San"
    ],
    "note": [
      "Lecture Notes in Computer Science (LNCS),",
      "HS88] C. Harris, M. Stephens, A combined corner and edge detector,",
      "Francisco, 2007"
    ],
    "pages": [
      "282–287",
      "1–9",
      "258–268",
      "1–4",
      "287–293",
      "129–138",
      "1–6",
      "1–16",
      "15",
      "79–90",
      "242–254",
      "147–151"
    ],
    "publisher": [
      "IEEE",
      "Springer",
      "Springer",
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "A computing origami: Folding streams in FPGAs",
      "FPGA-based multithreading for in-memory hash joins",
      "Compiling irregular applications for reconfigurable systems",
      "Mixed-architecture process scheduling on tightly coupled reconfigurable computers",
      "Invasive tightly-coupled processor arrays: a domain-specific architecture/compiler co-design approach",
      "PARO: synthesis of hardware accelerators for multi-dimensional dataflow-intensive applications",
      "The PAULA language for designing multidimensional dataflow-intensive applications",
      "Dynamic protocol stacks in smart camera networks",
      "A self-adaptive heterogeneous multi-core architecture for embedded real-time video object tracking",
      "Proposal and quantitative analysis of the CHStone benchmark program suite for practical C-based high-level synthesis",
      "Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation"
    ],
    "type": "article-journal",
    "volume": [
      "7",
      "13",
      "LNCS), vol. 4943",
      "8",
      "9040",
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Hess",
        "given": "R."
      }
    ],
    "citation-number": [
      "Hes13"
    ],
    "date": [
      "2013"
    ],
    "title": [
      "Particle Filter Object Tracking – C code"
    ],
    "type": null,
    "url": [
      "http://blogs.oregonstate."
    ]
  },
  {
    "author": [
      {
        "family": "Hoe",
        "given": "J."
      },
      {
        "given": "Arvind"
      }
    ],
    "citation-number": [
      "HA00"
    ],
    "container-title": [
      "VLSI: Systems on a Chip",
      "IFIP – The International Federation for Information Processing"
    ],
    "date": [
      "2000"
    ],
    "editor": [
      {
        "family": "Silveira",
        "given": "L."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Reis",
        "given": "R."
      }
    ],
    "location": [
      "Berlin"
    ],
    "pages": [
      "595–619"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Hardware synthesis from term rewriting systems"
    ],
    "type": "chapter",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Hofstee",
        "given": "P."
      }
    ],
    "citation-number": [
      "Hof13"
    ],
    "container-title": [
      "Keynote Talk at the 8th IEEE International Conference on Networking, Architecture, and Storage (NAS"
    ],
    "date": [
      "2013-07"
    ],
    "title": [
      "The big deal about big data"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hogg",
        "given": "S."
      },
      {
        "family": "LabVIEW?",
        "given": "What",
        "particle": "is"
      }
    ],
    "citation-number": [
      "Hog15"
    ],
    "date": [
      "2015"
    ],
    "note": [
      "Accessed 4 Aug 2015 [Online"
    ],
    "type": null,
    "url": [
      "http://www.ni.com/newsletter/51141/en/."
    ]
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "Q."
      },
      {
        "family": "Lian",
        "given": "R."
      },
      {
        "family": "Canis",
        "given": "A."
      },
      {
        "family": "Choi",
        "given": "J."
      },
      {
        "family": "Xi",
        "given": "R."
      },
      {
        "family": "Calagar",
        "given": "N."
      },
      {
        "family": "Brown",
        "given": "S."
      },
      {
        "family": "Anderson",
        "given": "J."
      },
      {
        "family": "Hung",
        "given": "E."
      },
      {
        "family": "Wilton",
        "given": "S."
      }
    ],
    "citation-number": [
      "HW13"
    ],
    "container-title": [
      "Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA",
      "ACM Trans. Reconfigurable Technol. Syst"
    ],
    "date": [
      "2015",
      "2013"
    ],
    "genre": [
      "[HLCC 15]"
    ],
    "issue": [
      "3"
    ],
    "location": [
      "New York"
    ],
    "note": [
      "HW14] E. Hung, S. Wilton, Incremental trace-buffer insertion for FPGA debug."
    ],
    "pages": [
      "19–28"
    ],
    "publisher": [
      "ACM",
      "IEEE Trans"
    ],
    "title": [
      "The effect of compiler optimizations on high-level synthesis-generated hardware",
      "Towards simulator-like observability for FPGAs: a virtual overlay network for trace-buffers"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "container-title": [
      "VLSI Syst"
    ],
    "date": [
      "2014"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "850–863"
    ],
    "title": [
      "Very Large Scale Integr"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Hutton",
        "given": "M."
      },
      {
        "family": "Betz",
        "given": "V."
      }
    ],
    "citation-number": [
      "HB06"
    ],
    "container-title": [
      "Chap"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Boca Raton"
    ],
    "pages": [
      "1–13 30"
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "FPGA Synthesis and Physical Design"
    ],
    "type": "article-journal",
    "volume": [
      "13",
      13
    ]
  },
  {
    "author": [
      {
        "family": "Inomize",
        "given": "G.Z.I.P.H.W.Accelerator"
      },
      {
        "family": "Corp",
        "given": "Intel"
      },
      {
        "family": "Ismail",
        "given": "A."
      },
      {
        "family": "Shannon",
        "given": "L."
      }
    ],
    "citation-number": [
      "Ino12",
      "Int13"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Field-Programmable Custom Computing Machines (FCCM"
    ],
    "date": [
      "2012",
      "2013",
      "2011"
    ],
    "location": [
      "New York"
    ],
    "note": [
      "Accessed 4 Aug 2015 [Online",
      "Accessed 4 Aug 2015 [Online] [IS11"
    ],
    "pages": [
      "170–177"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Scaling Acceleration Capacity from 5 to 50 Gbps and Beyond with Intel QuickAssist Technology",
      "FUSE: front-end user framework for O/S abstraction of hardware accelerators"
    ],
    "type": "paper-conference",
    "url": [
      "http://www.inomize.com/index.php/",
      "http://www.intel.com/content/dam/www/public/us/"
    ]
  },
  {
    "author": [
      {
        "family": "Iturbe",
        "given": "X."
      },
      {
        "family": "Benkrid",
        "given": "K."
      },
      {
        "family": "Erdogan",
        "given": "A."
      },
      {
        "family": "Arslan",
        "given": "T."
      },
      {
        "family": "Azkarate",
        "given": "M."
      },
      {
        "family": "Martinez",
        "given": "I."
      },
      {
        "family": "Perez",
        "given": "A."
      },
      {
        "family": "Jain",
        "given": "A."
      },
      {
        "family": "Fahmy",
        "given": "S."
      },
      {
        "family": "Maskell",
        "given": "D."
      }
    ],
    "citation-number": [
      "JFM15"
    ],
    "container-title": [
      "Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems (AHS",
      "Proceedings of the IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM"
    ],
    "date": [
      "2010",
      "2015-05"
    ],
    "genre": [
      "[IBEC 10]"
    ],
    "pages": [
      "99–104",
      "25–28"
    ],
    "title": [
      "R3TOS: a reliable reconfigurable real-time operating system",
      "Efficient overlay architecture based on DSP blocks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kathail",
        "given": "V."
      },
      {
        "family": "Aditya",
        "given": "S."
      },
      {
        "family": "Schreiber",
        "given": "R."
      },
      {
        "family": "Rau",
        "given": "B."
      },
      {
        "family": "Cronquist",
        "given": "D."
      },
      {
        "family": "Sivaraman",
        "given": "M."
      },
      {
        "family": "Keller",
        "given": "A."
      },
      {
        "family": "Borkmann",
        "given": "D."
      },
      {
        "family": "Neuhaus",
        "given": "S."
      },
      {
        "family": "Happe",
        "given": "M."
      },
      {
        "family": "Kernighan",
        "given": "B."
      },
      {
        "family": "Ritchie",
        "given": "D."
      }
    ],
    "citation-number": [
      "KBNH14",
      "KR88"
    ],
    "container-title": [
      "Computer",
      "Int. J. Reconfigurable Comput",
      "The C programming language"
    ],
    "date": [
      "2002",
      "2014"
    ],
    "edition": [
      "ANSI-C edn"
    ],
    "genre": [
      "[KASC 02]"
    ],
    "issue": [
      "9"
    ],
    "note": [
      "Prentice-Hall, Englewood Cliffs, 1988"
    ],
    "pages": [
      "39–47"
    ],
    "title": [
      "PICO: automatically designing custom computers",
      "Self-awareness in computer networks",
      "Article ID 692076"
    ],
    "type": "article-journal",
    "volume": [
      "35",
      "2nd"
    ]
  },
  {
    "author": [
      {
        "family": "Group",
        "given": "Khronos OpenCL Working"
      },
      {
        "family": "Kingyens",
        "given": "J."
      },
      {
        "family": "Steffan",
        "given": "J."
      }
    ],
    "citation-number": [
      "Khr08",
      "KS11"
    ],
    "container-title": [
      "Int. J. Reconfigurable Comput"
    ],
    "date": [
      "2008",
      "2011"
    ],
    "note": [
      "Article ID 514581"
    ],
    "title": [
      "The OpenCL Specification, version 1.0.29",
      "The potential for a GPU-Like overlay architecture for FPGAs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kissler",
        "given": "D."
      },
      {
        "family": "Hannig",
        "given": "F."
      },
      {
        "family": "Kupriyanov",
        "given": "A."
      },
      {
        "family": "Teich",
        "given": "J."
      },
      {
        "family": "Koch",
        "given": "D."
      },
      {
        "family": "Koch",
        "given": "D."
      },
      {
        "family": "Beckhoff",
        "given": "C."
      },
      {
        "family": "Lemieux",
        "given": "G."
      }
    ],
    "citation-number": [
      "KHKT06",
      "Koc13",
      "KBL13"
    ],
    "container-title": [
      "Proceedings of the 2nd International Workshop on Reconfigurable Communication Centric",
      "Proceedings of the 23rd International Conference on Field Programmable Logic and Applications (FPL"
    ],
    "date": [
      "2006",
      "2013",
      "2013-09"
    ],
    "director": [
      {
        "given": "System-on-Chips"
      }
    ],
    "location": [
      "Berlin"
    ],
    "pages": [
      "31–37",
      "1–8"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "A dynamically reconfigurable weakly programmable processor array architecture template",
      "Partial Reconfiguration on FPGAs – Architectures, Tools and Applications",
      "An efficient FPGA overlay for portable custom instruction set extensions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Koch",
        "given": "D."
      },
      {
        "family": "Beckhoff",
        "given": "C."
      },
      {
        "family": "Teich",
        "given": "J."
      },
      {
        "family": "Koch",
        "given": "D."
      },
      {
        "family": "Torresen",
        "given": "J."
      },
      {
        "family": "Kuon",
        "given": "I."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Lattner",
        "given": "C."
      },
      {
        "family": "Adve",
        "given": "V."
      }
    ],
    "citation-number": [
      "KBT08",
      "KT11",
      "KR06",
      "LA04"
    ],
    "container-title": [
      "Proceedings of the International Conference on Field Programmable Logic and Applications (FPL",
      "Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA",
      "Proceedings of the ACM/SIGDA 14th International Symposium on Field Programmable Gate Arrays (FPGA",
      "Proceedings of the International Symposium on Code Generation and Optimization (CGO"
    ],
    "date": [
      "2008-09",
      "2011",
      "2006",
      "2004"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "119–124",
      "45–54",
      "21–30",
      "75–88"
    ],
    "publisher": [
      "ACM",
      "IEEE Computer Society, Los Alamitos"
    ],
    "title": [
      "ReCoBus-Builder: a novel tool and technique to build statically and dynamically reconfigurable systems for FPGAs",
      "FPGASort: a high performance sorting architecture exploiting run-time reconfiguration on FPGAs for large problem sorting",
      "Measuring the gap between FPGAs and ASICs",
      "LLVM: a compilation framework for lifelong program analysis & transformation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lavin",
        "given": "C."
      },
      {
        "family": "Padilla",
        "given": "M."
      },
      {
        "family": "Lamprecht",
        "given": "J."
      },
      {
        "family": "Lundrigan",
        "given": "P."
      },
      {
        "family": "Nelson",
        "given": "B."
      },
      {
        "family": "Hutchings",
        "given": "B."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM"
    ],
    "date": [
      "2011-05"
    ],
    "genre": [
      "[LPLC 11]"
    ],
    "pages": [
      "117–124"
    ],
    "title": [
      "HMFlow: accelerating FPGA compilation with hard macros for rapid prototyping"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lebedev",
        "given": "I."
      },
      {
        "family": "Cheng",
        "given": "S."
      },
      {
        "family": "Doupnik",
        "given": "A."
      },
      {
        "family": "Martin",
        "given": "J."
      },
      {
        "family": "Fletcher",
        "given": "C."
      },
      {
        "family": "Burke",
        "given": "D."
      },
      {
        "family": "Lin",
        "given": "M."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      },
      {
        "family": "Lin",
        "given": "C."
      },
      {
        "family": "So",
        "given": "H."
      },
      {
        "family": "Lindtjorn",
        "given": "O."
      },
      {
        "family": "Clapp",
        "given": "R."
      },
      {
        "family": "Pell",
        "given": "O."
      },
      {
        "family": "Fu",
        "given": "H."
      },
      {
        "family": "Flynn",
        "given": "M."
      },
      {
        "family": "Mencer",
        "given": "O."
      }
    ],
    "citation-number": [
      "LS12"
    ],
    "container-title": [
      "Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig",
      "So, Automatic nested loop acceleration on FPGAs using soft CGRA overlay, in Proceedings of the Second International Workshop on FPGAs for Software Programmers (FSP",
      "ACM SIGARCH Comput. Archit. News",
      "IEEE Micro"
    ],
    "date": [
      "2010-12",
      "2012",
      "2011",
      "2015-09"
    ],
    "editor": [
      {
        "family": "Liu",
        "given": "C."
      },
      {
        "family": "Ng",
        "given": "H."
      },
      {
        "given": "H."
      }
    ],
    "genre": [
      "[LCDC 10]",
      "[LCPC 11]"
    ],
    "issue": [
      "5",
      "2"
    ],
    "pages": [
      "7–12",
      "58–63",
      "41–49",
      "15",
      "13–18"
    ],
    "title": [
      "MARC: a many-core approach to reconfigurable computing",
      "Energy-efficient dataflow computations on FPGAs using applicationspecific coarse-grain architecture synthesis",
      "Beyond traditional microprocessors for geoscience high-performance computing applications"
    ],
    "type": "article-journal",
    "volume": [
      "40",
      "31"
    ]
  },
  {
    "author": [
      {
        "literal": "LLVM, LLVM - Low Level Virtual Machine"
      },
      {
        "family": "Lübbers",
        "given": "E."
      },
      {
        "family": "Platzner",
        "given": "M."
      },
      {
        "family": "Lübbers",
        "given": "E."
      },
      {
        "family": "Platzner",
        "given": "M."
      }
    ],
    "citation-number": [
      "LLV15"
    ],
    "container-title": [
      "Proceedings of the IEEE International Conference on Field Programmable Logic and Applications (FPL",
      "ACM Trans. Embed. Comput. Syst"
    ],
    "date": [
      "2015",
      "2009",
      "2009"
    ],
    "issue": [
      "1"
    ],
    "location": [
      "New York"
    ],
    "note": [
      "Accessed 1 April 2015 [Online] [LP09a",
      "LP09b"
    ],
    "pages": [
      "1–4"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Cooperative multithreading in dynamically reconfigurable systems",
      "ReconOS: multithreaded programming for reconfigurable computers"
    ],
    "type": "article-journal",
    "url": [
      "http://www.llvm.org."
    ],
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Lysecky",
        "given": "R."
      },
      {
        "family": "Miller",
        "given": "K."
      },
      {
        "family": "Vahid",
        "given": "F."
      },
      {
        "family": "Vissers",
        "given": "K."
      },
      {
        "family": "Malazgirt",
        "given": "G."
      },
      {
        "family": "Sonmez",
        "given": "N."
      },
      {
        "family": "Yurdakul",
        "given": "A."
      },
      {
        "family": "Unsal",
        "given": "O."
      },
      {
        "family": "Cristal",
        "given": "A."
      },
      {
        "family": "Martin",
        "given": "A."
      },
      {
        "family": "Jamsek",
        "given": "D."
      },
      {
        "family": "Agarwal",
        "given": "K."
      }
    ],
    "citation-number": [
      "LMVV05",
      "MJA13"
    ],
    "container-title": [
      "Proceedings of the 2005 ACM/SIGDA 13th International Symposium on Field-Programmable Gate Arrays (FPGA",
      "Proceedings of the FPGAworld Conference",
      "Proceedings of the International Conference on Computer-Aided Design (ICCAD",
      "IEEE Des. Test Comput"
    ],
    "date": [
      "2005",
      "2015-09",
      "2013",
      "2009"
    ],
    "genre": [
      "[MSYC 15]",
      "Past, present,"
    ],
    "issue": [
      "4"
    ],
    "location": [
      "New York"
    ],
    "note": [
      "MS09] G. Martin, G. Smith, High-level synthesis:"
    ],
    "pages": [
      "271",
      "1–6",
      "18–25"
    ],
    "publisher": [
      "ACM"
    ],
    "title": [
      "Firm-core virtual FPGA for just-in-time FPGA compilation",
      "High level synthesis based hardware accelerator design for processing SQL queries",
      "FPGA-based application acceleration: case study with GZIP compression/decompression streaming engine",
      "and future"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Matthews",
        "given": "E."
      },
      {
        "family": "Shannon",
        "given": "L."
      },
      {
        "family": "Fedorova",
        "given": "A."
      },
      {
        "family": "McMurchie",
        "given": "L."
      },
      {
        "family": "Ebeling",
        "given": "C."
      }
    ],
    "citation-number": [
      "MSF12",
      "ME95"
    ],
    "container-title": [
      "International Conference on Field Programmable Logic and Applications",
      "Proceedings of the ACM third International Symposium on Field-Programmable Gate Arrays (FPGA"
    ],
    "date": [
      "2012-08",
      "1995"
    ],
    "pages": [
      "224–230",
      "111–117"
    ],
    "title": [
      "Polyblaze: from one to many bringing the MicroBlaze into the multicore era with linux SMP support",
      "Pathfinder: a negotiation-based performance-driven router for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Meeus",
        "given": "W."
      },
      {
        "family": "Beeck",
        "given": "K.",
        "particle": "Van"
      },
      {
        "family": "Goedemé",
        "given": "T."
      },
      {
        "family": "Meel",
        "given": "J."
      },
      {
        "family": "Stroobandt",
        "given": "D."
      },
      {
        "family": "Membarth",
        "given": "R."
      },
      {
        "family": "Hannig",
        "given": "F."
      },
      {
        "family": "Teich",
        "given": "J."
      },
      {
        "family": "Körner",
        "given": "M."
      },
      {
        "family": "Eckert",
        "given": "W."
      },
      {
        "family": "Membarth",
        "given": "R."
      },
      {
        "family": "Reiche",
        "given": "O."
      },
      {
        "family": "Hannig",
        "given": "F."
      },
      {
        "family": "Teich",
        "given": "J."
      },
      {
        "family": "Membarth",
        "given": "R."
      },
      {
        "family": "Reiche",
        "given": "O."
      },
      {
        "family": "Hannig",
        "given": "F."
      },
      {
        "family": "Teich",
        "given": "J."
      },
      {
        "family": "Körner",
        "given": "M."
      },
      {
        "family": "Eckert",
        "given": "W."
      },
      {
        "family": "Meredith",
        "given": "M."
      },
      {
        "family": "Micheli",
        "given": "G."
      },
      {
        "family": "Moore",
        "given": "G."
      },
      {
        "family": "Mueller",
        "given": "R."
      },
      {
        "family": "Teubner",
        "given": "J."
      },
      {
        "family": "Alonso",
        "given": "G."
      },
      {
        "given": "Ross"
      }
    ],
    "citation-number": [
      "MRHT14",
      "Mer08",
      "Mic94",
      "Moo65",
      "MTA10"
    ],
    "container-title": [
      "Proceedings of the 26th IEEE International Parallel & Distributed Processing Symposium (IPDPS), May 2012 (IEEE",
      "Proceedings of the Conference on Design, Automation and Test in Europe (DATE",
      "Coussy, Morawiec [CM08",
      "Proceedings of the ACM SIGMOD International Conference on Management of Data",
      "Des. Autom. Embed. Syst",
      "IEEE Trans. Parallel Distrib. Syst",
      "Chap",
      "Electronics",
      "IEEE Comput"
    ],
    "date": [
      "2012",
      "2012",
      "2014-03",
      "2016",
      "2008",
      "1994",
      "1965",
      "2010",
      "2003"
    ],
    "edition": [
      "1st edn",
      "1st edn"
    ],
    "genre": [
      "[MVGC 12]",
      "[MHTC 12]",
      "[MRHC 16]",
      "[NBDC 03]"
    ],
    "issue": [
      "3",
      "1",
      "8",
      "8"
    ],
    "location": [
      "New York",
      "New York"
    ],
    "note": [
      "Muc97] S. Muchnick, Advanced Compiler Design and Implementation (Morgan Kaufmann Publishers, San Francisco, 1997"
    ],
    "pages": [
      "31–51",
      "569–581",
      "1–6",
      "210–224",
      "75–97",
      "114–117",
      "1159–1162",
      "63–69"
    ],
    "producer": [
      {
        "family": "Najjar",
        "given": "W."
      },
      {
        "family": "Böhm",
        "given": "A."
      },
      {
        "family": "Draper",
        "given": "B."
      },
      {
        "family": "Hammes",
        "given": "J."
      },
      {
        "family": "Rinker",
        "given": "R."
      },
      {
        "family": "Beveridge",
        "given": "J."
      },
      {
        "family": "Chawathe",
        "given": "M."
      },
      {
        "given": "C."
      }
    ],
    "publisher": [
      "McGraw-Hill Higher Education"
    ],
    "title": [
      "An overview of today’s high-level synthesis tools",
      "Generating device-specific GPU code for local operators in medical imaging",
      "Code generation for embedded heterogeneous architectures on Android",
      "HIPAcc: a domain-specific language and compiler for image processing",
      "High-Level SystemC Synthesis with Forte’s Cynthesizer",
      "Synthesis and Optimization of Digital Circuits",
      "Cramming more components onto integrated circuits",
      "Glacier: a query-to-hardware compiler",
      "High-level language abstraction for reconfigurable computing"
    ],
    "type": "article-journal",
    "volume": [
      "16",
      "27",
      "5",
      "38",
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Najjar",
        "given": "W."
      },
      {
        "family": "Ienne",
        "given": "P."
      }
    ],
    "citation-number": [
      "NI14"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2014"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "4–6"
    ],
    "title": [
      "Reconfigurable computing"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "given": "Nat15a"
      }
    ],
    "date": [
      "2015"
    ],
    "note": [
      "Accessed 4 Aug 2015 [Online"
    ],
    "title": [
      "National Instruments, LabVIEW Communications System Design Suite Overview"
    ],
    "type": null,
    "url": [
      "http://www.ni.com/white-paper/52502/en/."
    ]
  },
  {
    "author": [
      {
        "given": "Nat15b"
      }
    ],
    "date": [
      "2015"
    ],
    "note": [
      "Accessed 4 Aug 2015 [Online"
    ],
    "title": [
      "National Instruments, LabVIEW FPGA"
    ],
    "type": null,
    "url": [
      "http://www.ni.com/fpga/."
    ]
  },
  {
    "author": [
      {
        "family": "Instruments",
        "given": "Nat15c] National"
      },
      {
        "family": "Architecture",
        "given": "LabVIEW R.I.O."
      }
    ],
    "date": [
      "2015"
    ],
    "note": [
      "Accessed 4 Aug 2015 [Online"
    ],
    "type": null,
    "url": [
      "http://www.ni.com/"
    ]
  },
  {
    "author": [
      {
        "given": "Nat15d"
      }
    ],
    "date": [
      "2015"
    ],
    "note": [
      "Accessed 4 Aug 2015 [Online"
    ],
    "title": [
      "National Instruments, NI myRIO"
    ],
    "type": null,
    "url": [
      "http://www.ni.com/myrio/."
    ]
  },
  {
    "author": [
      {
        "family": "Nat15e] National Instruments",
        "given": "N.I.Scan Engine Advanced I./O.Access"
      },
      {
        "family": "Nikhil",
        "given": "R."
      }
    ],
    "citation-number": [
      "Nik04"
    ],
    "container-title": [
      "Proceedings of the Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE",
      "A General-Purpose Approach to High-Level Synthesis Based on Parallel Atomic Transactions"
    ],
    "date": [
      "2015",
      "2004-06",
      "2008"
    ],
    "edition": [
      "1st edn"
    ],
    "editor": [
      {
        "family": "Nikhil",
        "given": "Nik08] R."
      },
      {
        "given": "Bluespec"
      }
    ],
    "issue": [
      "ap. 8"
    ],
    "note": [
      "Accessed 4 Aug 2015 [Online",
      "in Coussy, Morawiec [CM08],"
    ],
    "pages": [
      "– 8071",
      "69–70",
      "129–146"
    ],
    "title": [
      "Bluespec system verilog: efficient, correct RTL from high level specifications"
    ],
    "type": "article-journal",
    "url": [
      "http://www.ni."
    ],
    "volume": []
  },
  {
    "author": [
      {
        "family": "Nollet",
        "given": "V."
      },
      {
        "family": "Coene",
        "given": "P."
      },
      {
        "family": "Verkest",
        "given": "D."
      },
      {
        "family": "Vernalde",
        "given": "S."
      },
      {
        "family": "Lauwereins",
        "given": "R."
      }
    ],
    "container-title": [
      "Proceedings of the International Parallel and Distributed Processing Symposium (IPDPS",
      "Programming in Scala: A Comprehensive Stepby-Step Guide"
    ],
    "date": [
      "2003"
    ],
    "edition": [
      "2nd edn"
    ],
    "editor": [
      {
        "family": "Odersky",
        "given": "M."
      },
      {
        "family": "Spoon",
        "given": "L."
      },
      {
        "family": "Venners",
        "given": "B."
      }
    ],
    "genre": [
      "[NCVC 03]"
    ],
    "note": [
      "Artima Incorporation, Walnut Creek, 2011"
    ],
    "pages": [
      "1–7 11"
    ],
    "title": [
      "Designing an operating system for a heterogeneous reconfigurable SoC"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "OpenACC",
        "given": "Ope15a]"
      }
    ],
    "date": [
      "2015"
    ],
    "note": [
      "Accessed 4 Aug 2015 [Online"
    ],
    "title": [
      "OpenACC directives for accelerators"
    ],
    "type": null,
    "url": [
      "http://www.openaccstandard.org/."
    ]
  },
  {
    "author": [
      {
        "family": "OpenMP",
        "given": "Ope15b]"
      }
    ],
    "date": [
      "2015"
    ],
    "note": [
      "Accessed 4 Aug 2015 [Online"
    ],
    "title": [
      "The OpenMP API Specification for Parallel Programming"
    ],
    "type": null,
    "url": [
      "http://"
    ]
  },
  {
    "author": [
      {
        "family": "Papaefstathiou",
        "given": "I."
      }
    ],
    "citation-number": [
      "Pap03"
    ],
    "container-title": [
      "Proceedings of the IEEE Computer Society Annual Symposium on VLSI"
    ],
    "date": [
      "2003-02"
    ],
    "pages": [
      "234–235"
    ],
    "title": [
      "Titan II: an IPComp processor for 10Gbit/sec networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Parashar",
        "given": "A."
      },
      {
        "family": "Pellauer",
        "given": "M."
      },
      {
        "family": "Adler",
        "given": "M."
      },
      {
        "family": "Ahsan",
        "given": "B."
      },
      {
        "family": "Crago",
        "given": "N."
      },
      {
        "family": "Lustig",
        "given": "D."
      },
      {
        "family": "Pavlov",
        "given": "V."
      },
      {
        "family": "Zhai",
        "given": "A."
      },
      {
        "family": "Gambhir",
        "given": "M."
      },
      {
        "family": "Jaleel",
        "given": "A."
      },
      {
        "family": "Allmon",
        "given": "R."
      },
      {
        "family": "Rayess",
        "given": "R."
      },
      {
        "family": "Maresh",
        "given": "S."
      },
      {
        "family": "Emer",
        "given": "J."
      },
      {
        "family": "Paulin",
        "given": "P."
      },
      {
        "family": "Knight",
        "given": "J."
      },
      {
        "family": "Pellauer",
        "given": "M."
      },
      {
        "family": "Adler",
        "given": "M."
      },
      {
        "family": "Chiou",
        "given": "D."
      },
      {
        "family": "Emer",
        "given": "J."
      },
      {
        "family": "Pham",
        "given": "N."
      },
      {
        "family": "Singh",
        "given": "A."
      },
      {
        "family": "Kumar",
        "given": "A."
      },
      {
        "family": "Khin",
        "given": "M."
      },
      {
        "family": "Pouchet",
        "given": "L.-N."
      },
      {
        "family": "Zhang",
        "given": "P."
      },
      {
        "family": "Sadayappan",
        "given": "P."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "PK89",
      "PACE09",
      "PSKK15",
      "PZSC13"
    ],
    "container-title": [
      "Proceedings of the 27th ACM/IEEE Design Automation Conference (DAC",
      "Proceedings of the Conference on Design, Automation and Test in Europe (DATE",
      "Proceedings of the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA",
      "ACM SIGARCH Comput. Archit. News",
      "IEEE Trans. Comput. Aided Des",
      "Commun. ACM"
    ],
    "date": [
      "2013",
      "1989",
      "2009",
      "2015",
      "2010",
      "2013",
      "2012"
    ],
    "genre": [
      "[PPAC 13]",
      "PhD thesis,"
    ],
    "issue": [
      "3",
      "6",
      "6"
    ],
    "location": [
      "New York",
      "San Jose",
      "Orsay, France",
      "New York"
    ],
    "note": [
      "Pou10] L.-N. Pouchet, Iterative optimization in the polyhedral model,",
      "PBKE12"
    ],
    "pages": [
      "142–153",
      "661–679",
      "276–281",
      "157–162",
      "29–38",
      "61–69"
    ],
    "producer": [
      {
        "family": "Pulli",
        "given": "K."
      },
      {
        "family": "Baksheev",
        "given": "A."
      },
      {
        "family": "Kornyakov",
        "given": "K."
      },
      {
        "family": "Eruhimov",
        "given": "V."
      }
    ],
    "publisher": [
      "ACM",
      "EDA Consortium",
      "University of Paris-Sud 11",
      "ACM"
    ],
    "title": [
      "Triggered instructions: a control paradigm for spatially-programmed architectures",
      "Force-directed scheduling for the behavioral synthesis of ASICs",
      "Soft connections: addressing the hardware-design modularity problem",
      "Exploiting loop-array dependencies to accelerate the design space exploration with high level synthesis",
      "Polyhedral-based data reuse optimization for configurable computing",
      "Real-time computer vision with OpenCV"
    ],
    "type": "article-journal",
    "volume": [
      "41",
      "8",
      "55"
    ]
  },
  {
    "author": [
      {
        "family": "Putnam",
        "given": "A."
      },
      {
        "family": "Caulfield",
        "given": "A."
      },
      {
        "family": "Chung",
        "given": "E."
      },
      {
        "family": "Chiou",
        "given": "D."
      },
      {
        "family": "Constantinides",
        "given": "K."
      },
      {
        "family": "Demme",
        "given": "J."
      },
      {
        "family": "Esmaeilzadeh",
        "given": "H."
      },
      {
        "family": "Fowers",
        "given": "J."
      },
      {
        "family": "Gopal",
        "given": "G."
      },
      {
        "family": "Gray",
        "given": "J."
      },
      {
        "family": "Haselman",
        "given": "M."
      },
      {
        "family": "Hauck",
        "given": "S."
      },
      {
        "family": "Heil",
        "given": "S."
      },
      {
        "family": "Hormati",
        "given": "A."
      },
      {
        "family": "Kim",
        "given": "J.-Y."
      },
      {
        "family": "Lanka",
        "given": "S."
      },
      {
        "family": "Larus",
        "given": "J."
      },
      {
        "family": "Peterson",
        "given": "E."
      },
      {
        "family": "Pope",
        "given": "S."
      },
      {
        "family": "Smith",
        "given": "A."
      },
      {
        "family": "Thong",
        "given": "J."
      },
      {
        "family": "Xiao",
        "given": "P."
      },
      {
        "family": "Burger",
        "given": "D."
      }
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE 41st International Symposium on Computer Architecture (ISCA",
      "Iterative modulo scheduling: an algorithm for software pipelining loops, in Proceedings of the 27th Annual International Symposium on Microarchitecture (MICRO"
    ],
    "date": [
      "2014",
      "1994"
    ],
    "editor": [
      {
        "family": "Rau",
        "given": "Rau94] B."
      }
    ],
    "genre": [
      "[PCCC 14]"
    ],
    "location": [
      "New York",
      "New York"
    ],
    "pages": [
      "13–24",
      "63–74"
    ],
    "publisher": [
      "IEEE",
      "ACM"
    ],
    "title": [
      "A reconfigurable fabric for accelerating large-scale datacenter service"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rau",
        "given": "B."
      }
    ],
    "citation-number": [
      "Rau96"
    ],
    "date": [
      "1996"
    ],
    "genre": [
      "Technical report,"
    ],
    "location": [
      "USA"
    ],
    "publisher": [
      "HP"
    ],
    "title": [
      "Iterative modulo scheduling"
    ],
    "type": "report",
    "url": [
      "http://www."
    ]
  },
  {
    "author": [
      {
        "family": "Reiche",
        "given": "O."
      },
      {
        "family": "Schmid",
        "given": "M."
      },
      {
        "family": "Hannig",
        "given": "F."
      },
      {
        "family": "Membarth",
        "given": "R."
      },
      {
        "family": "Teich",
        "given": "J."
      },
      {
        "family": "Rigler",
        "given": "S."
      },
      {
        "family": "Bishop",
        "given": "W."
      },
      {
        "family": "Kennings",
        "given": "A."
      },
      {
        "family": "Robinson",
        "given": "J."
      },
      {
        "family": "Vafaee",
        "given": "S."
      },
      {
        "family": "Scobbie",
        "given": "J."
      },
      {
        "family": "Ritche",
        "given": "M."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Rodchenko",
        "given": "A."
      },
      {
        "family": "Nisbet",
        "given": "A."
      },
      {
        "family": "Pop",
        "given": "A."
      },
      {
        "given": "M."
      }
    ],
    "citation-number": [
      "RBK07",
      "RNPL15"
    ],
    "container-title": [
      "Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), October 2014 (ACM",
      "Proceedings of the Canadian Conference on and Computer Engineering (CCECE",
      "Proceedings of the Southern Programmable Logic Conference (SPL",
      "Effective barrier synchronization on Intel Xeon Phi coprocessor, in Proceedings of the 21st International Conference on Parallel Processing (Euro-Par"
    ],
    "date": [
      "2014",
      "2007-04",
      "2010-03",
      "2015-08"
    ],
    "genre": [
      "[RSHC 14]",
      "[RVSC 10]"
    ],
    "location": [
      "New York"
    ],
    "note": [
      "Lecture Notes in Computer Science (LNCS),"
    ],
    "pages": [
      "1–10",
      "1235–1238",
      "3–8",
      "588–600"
    ],
    "title": [
      "Code generation from a domain-specific language for C-based HLS of hardware accelerators",
      "FPGA-based lossless data compression using Huffman and LZ77 algorithms",
      "The Supersmall soft processor",
      "Luján"
    ],
    "type": "paper-conference",
    "volume": [
      "9233"
    ]
  },
  {
    "author": [
      {
        "family": "Technologies",
        "given": "Sandgate"
      },
      {
        "given": "Inc"
      }
    ],
    "citation-number": [
      "San12"
    ],
    "date": [
      "2012"
    ],
    "note": [
      "Accessed 4 Aug 2015 [Online"
    ],
    "pages": [
      "20 20 20 20 28 1 2 29"
    ],
    "title": [
      "GZIP/GUNZIP Silicon IP Family"
    ],
    "type": null,
    "url": [
      "http://www."
    ]
  },
  {
    "author": [
      {
        "family": "Schafer",
        "given": "B."
      },
      {
        "family": "Wakabayashi",
        "given": "K."
      }
    ],
    "citation-number": [
      "SW10"
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "153–157"
    ],
    "title": [
      "Design space exploration acceleration through operation clustering"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Schafer",
        "given": "B."
      },
      {
        "family": "Wakabayashi",
        "given": "K."
      }
    ],
    "citation-number": [
      "SW12"
    ],
    "container-title": [
      "ACM Trans. Des. Autom. Electron. Syst"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Divide and conquer high-level synthesis design space exploration"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Schmid",
        "given": "M."
      },
      {
        "family": "Apelt",
        "given": "N."
      },
      {
        "family": "Hannig",
        "given": "F."
      },
      {
        "family": "Teich",
        "given": "J."
      }
    ],
    "citation-number": [
      "SAHT14"
    ],
    "container-title": [
      "Proceedings of the 24th International Conference on Field Programmable Logic and Applications (FPL), September 2014 (IEEE"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "1–4"
    ],
    "title": [
      "An image processing library for C-based high-level synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schmid",
        "given": "M."
      },
      {
        "family": "Tanase",
        "given": "A."
      },
      {
        "family": "Hannig",
        "given": "F."
      },
      {
        "family": "Teich",
        "given": "J."
      },
      {
        "family": "Bhadouria",
        "given": "V."
      },
      {
        "family": "Ghoshal",
        "given": "D."
      },
      {
        "family": "Schmitt",
        "given": "C."
      },
      {
        "family": "Kuckuk",
        "given": "S."
      },
      {
        "family": "Hannig",
        "given": "F."
      },
      {
        "family": "Köstler",
        "given": "H."
      },
      {
        "family": "Teich",
        "given": "J."
      },
      {
        "family": "Schmitt",
        "given": "C."
      },
      {
        "family": "Schmid",
        "given": "M."
      },
      {
        "family": "Hannig",
        "given": "F."
      },
      {
        "family": "Teich",
        "given": "J."
      },
      {
        "family": "Kuckuk",
        "given": "S."
      },
      {
        "family": "Köstler",
        "given": "H."
      }
    ],
    "container-title": [
      "Proceedings of the 25th IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP), June 2014 (IEEE",
      "Proceedings of the 4th International Workshop on Domain-Specific Languages and High-Level Frameworks for High Performance Computing (WOLFHPC), November 2014 (IEEE Computer Society, Los Alamitos",
      "Proceedings of the 2nd International Workshop on High-Performance Stencil Computations (HiStencils"
    ],
    "date": [
      "2014",
      "2014",
      "2015-01"
    ],
    "genre": [
      "[STHC 14]",
      "[SKHC 14]",
      "[SSHC 15]"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "173–177",
      "42–51",
      "9–15"
    ],
    "title": [
      "Domainspecific augmentations for high-level synthesis",
      "ExaSlang: a domain-specific language for highly scalable multigrid solvers",
      "Generation of multigrid-based numerical solvers for FPGA accelerators"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schutten",
        "given": "J."
      },
      {
        "family": "Severance",
        "given": "A."
      },
      {
        "family": "Lemieux",
        "given": "G."
      }
    ],
    "citation-number": [
      "Sch96",
      "SL12"
    ],
    "container-title": [
      "Proceedings of the International Conference on Field-Programmable Technology (FPT",
      "Oper. Res. Lett"
    ],
    "date": [
      "1996",
      "2012-12"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "167–170",
      "261–268"
    ],
    "title": [
      "List scheduling revisited",
      "VENICE: a compact vector processor for FPGA applications"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Shukla",
        "given": "S."
      },
      {
        "family": "Bergmann",
        "given": "N."
      },
      {
        "family": "Becker",
        "given": "J."
      }
    ],
    "citation-number": [
      "SBB06"
    ],
    "container-title": [
      "Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures"
    ],
    "date": [
      "2006-03"
    ],
    "pages": [
      "1–6"
    ],
    "title": [
      "QUKU: a two-level reconfigurable architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "S."
      },
      {
        "family": "So",
        "given": "H."
      },
      {
        "family": "Brodersen",
        "given": "R."
      },
      {
        "family": "So",
        "given": "H."
      },
      {
        "family": "Brodersen",
        "given": "R."
      },
      {
        "family": "Soltani",
        "given": "A."
      },
      {
        "family": "Sharifian",
        "given": "S."
      }
    ],
    "citation-number": [
      "Sin11",
      "SB06",
      "SB08",
      "SS15"
    ],
    "container-title": [
      "Proceedings of the International Conference on Field Programmable Logic and Applications (FPL",
      "Commun. ACM",
      "ACM Trans. Embed. Comput. Syst",
      "Microprocess. Microsyst"
    ],
    "date": [
      "2011",
      "2006-08",
      "2008",
      "2015"
    ],
    "issue": [
      "8",
      "2",
      "7"
    ],
    "pages": [
      "46–54",
      "1–6",
      "480–493"
    ],
    "title": [
      "Computing without processors",
      "Improving usability of FPGA-based reconfigurable computers through operating system support",
      "A unified hardware/software runtime environment for FPGA-based reconfigurable computers using BORPH",
      "An ultra-high throughput and fully pipelined implementation of AES algorithm on FPGA"
    ],
    "type": "article-journal",
    "volume": [
      "54",
      "7",
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Steiger",
        "given": "C."
      },
      {
        "family": "Walder",
        "given": "H."
      },
      {
        "family": "Platzner",
        "given": "M."
      },
      {
        "family": "Stein",
        "given": "F."
      },
      {
        "family": "Stüben",
        "given": "K."
      },
      {
        "family": "Trottenberg",
        "given": "U."
      }
    ],
    "citation-number": [
      "SWP04",
      "Ste04",
      "ST82"
    ],
    "container-title": [
      "Pattern Recognition. Lecture Notes in Computer Science",
      "Multigrid Methods. Lecture Notes in Mathematics",
      "IEEE Trans. Comput"
    ],
    "date": [
      "2004",
      "2004",
      "1982"
    ],
    "issue": [
      "11"
    ],
    "location": [
      "Berlin",
      "Berlin"
    ],
    "note": [
      "Sum08] T. Summers, Hardware based GZIP Compression, Benefits and Applications"
    ],
    "pages": [
      "1392–1407",
      "79–86",
      "1–176"
    ],
    "publisher": [
      "Springer",
      "Springer"
    ],
    "title": [
      "Operating systems for reconfigurable embedded platforms: online scheduling of real-time tasks",
      "Efficient computation of optical flow using the census transform",
      "Multigrid methods: fundamental algorithms, model problem analysis and applications"
    ],
    "type": "article-journal",
    "volume": [
      "53",
      "LNCS), vol. 3175",
      "960"
    ]
  },
  {
    "date": [
      "2008"
    ],
    "note": [
      "Accessed 4 Aug 2015 [Online"
    ],
    "type": null,
    "url": [
      "http://www.comtechaha.com/Uploads/GZIP-Benefits-Apps.pdf."
    ]
  },
  {
    "author": [
      {
        "family": "Tahghighi",
        "given": "M."
      },
      {
        "family": "Mousavi",
        "given": "M."
      },
      {
        "family": "Khadivi",
        "given": "P."
      },
      {
        "family": "Tessier",
        "given": "R."
      },
      {
        "family": "Burleson",
        "given": "W."
      },
      {
        "family": "Tessier",
        "given": "R."
      },
      {
        "family": "Pocek",
        "given": "K."
      },
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Thevenaz",
        "given": "P."
      },
      {
        "family": "Blu",
        "given": "T."
      },
      {
        "family": "Unser",
        "given": "M."
      }
    ],
    "citation-number": [
      "TMK10",
      "TB01",
      "TPD15",
      "TBU00"
    ],
    "container-title": [
      "Proceedings of the 18th Iranian Conference on Electrical Engineering (ICEE), May 2010 (IEEE",
      "J. VLSI Signal Process. Syst. Signal Image Video Technol",
      "Proc. IEEE",
      "IEEE Trans. Med. Imaging"
    ],
    "date": [
      "2010",
      "2001",
      "2015",
      "2000"
    ],
    "issue": [
      "1–2",
      "3",
      "7"
    ],
    "location": [
      "New York"
    ],
    "note": [
      "Tra08] Transaction Processing Performance Council, TPC-H Benchmark Specification (2008),"
    ],
    "pages": [
      "566–569",
      "7–27",
      "332–354",
      "739–758"
    ],
    "title": [
      "Hardware implementation of a novel adaptive version of deflate compression algorithm",
      "Reconfigurable computing for digital signal processing: a survey",
      "Reconfigurable computing architectures",
      "Interpolation revisited"
    ],
    "type": "article-journal",
    "url": [
      "http://www.tpc.org/tpch/spec/tpch2.6.0.pdf"
    ],
    "volume": [
      "28",
      "103",
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Trimberger",
        "given": "S."
      },
      {
        "family": "Carberry",
        "given": "D."
      },
      {
        "family": "Johnson",
        "given": "A."
      },
      {
        "family": "Wong",
        "given": "J."
      },
      {
        "family": "Tripp",
        "given": "J."
      },
      {
        "family": "Gokhale",
        "given": "M."
      },
      {
        "family": "Peterson",
        "given": "K."
      }
    ],
    "citation-number": [
      "TCJW97",
      "TGP07"
    ],
    "container-title": [
      "Proceedings of the 5th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), April 1997 (IEEE Computer Society",
      "Van94] E. Van de Velde, Poisson solvers, in Concurrent Scientific Computing. Texts in Applied Mathematics",
      "Computer"
    ],
    "date": [
      "1997",
      "2007",
      "1994"
    ],
    "issue": [
      "3"
    ],
    "location": [
      "Washington, DC",
      "Springer New York"
    ],
    "pages": [
      "22–28",
      "28–37",
      "183–216"
    ],
    "title": [
      "A time-multiplexed FPGA",
      "Trident: from high-level language to hardware circuitry"
    ],
    "type": "article-journal",
    "volume": [
      "40",
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Vermij",
        "given": "E."
      },
      {
        "family": "Fiorin",
        "given": "L."
      },
      {
        "family": "Hagleitner",
        "given": "C."
      },
      {
        "family": "Bertels",
        "given": "K."
      },
      {
        "family": "J. Kunkel",
        "particle": "by"
      },
      {
        "family": "Ludwig",
        "given": "T."
      },
      {
        "family": "Meuer",
        "given": "H."
      },
      {
        "family": "Vuletic",
        "given": "M."
      },
      {
        "family": "Pozzi",
        "given": "L."
      },
      {
        "family": "Ienne",
        "given": "P."
      },
      {
        "family": "Wakabayashi",
        "given": "K."
      },
      {
        "family": "Okamoto",
        "given": "T."
      },
      {
        "family": "Wakabayashi",
        "given": "K."
      },
      {
        "family": "Schafer",
        "given": "B."
      },
      {
        "family": "Wang",
        "given": "Y."
      },
      {
        "family": "Li",
        "given": "P."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "VFHB14",
      "VPI05",
      "WO00",
      "WS08",
      "WLC14"
    ],
    "collection-title": [
      "Lecture Notes in Computer Science"
    ],
    "container-title": [
      "Proceedings of the 29th International Conference on Supercomputing (ISC",
      "Coussy, Morawiec [CM08",
      "A Survey of High Level Synthesis Systems",
      "Proceedings of the 2014 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA",
      "IEEE Des. Test Comput",
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst",
      "Chap"
    ],
    "date": [
      "2014-06",
      "2014",
      "2005",
      "2000",
      "2008",
      "1991",
      "2014"
    ],
    "edition": [
      "1st edn"
    ],
    "editor": [
      {
        "literal": "ed."
      },
      {
        "family": "Walker",
        "given": "R."
      },
      {
        "family": "Camposano",
        "given": "R."
      }
    ],
    "issue": [
      "2",
      "12"
    ],
    "location": [
      "Berlin",
      "Norwell",
      "New York"
    ],
    "pages": [
      "35–52",
      "102–113",
      "1507–1522",
      "113–127",
      "91",
      "199–208"
    ],
    "publisher": [
      "Springer",
      "Kluwer Academic",
      "ACM"
    ],
    "title": [
      "Exascale radio astronomy: can we ride the technology wave?",
      "Seamless hardware-software integration in reconfigurable computing systems",
      "C-based SoC design flow and EDA tools: an ASIC and system vendor perspective",
      "All-in-C” Behavioral Synthesis and Verification with CyberWorkBench",
      "Theory and algorithm for generalized memory partitioning in high-level synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "LNCS), vol. 8488",
      "22",
      "19",
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "Y."
      },
      {
        "family": "Li",
        "given": "P."
      },
      {
        "family": "Zhang",
        "given": "P."
      },
      {
        "family": "Zhang",
        "given": "C."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Wang",
        "given": "Y."
      },
      {
        "family": "Yan",
        "given": "J."
      },
      {
        "family": "Zhou",
        "given": "X."
      },
      {
        "family": "Wang",
        "given": "L."
      },
      {
        "family": "Luk",
        "given": "W."
      },
      {
        "family": "Peng",
        "given": "C."
      },
      {
        "family": "Tong",
        "given": "J."
      },
      {
        "family": "Wang",
        "given": "Y."
      },
      {
        "family": "Zhang",
        "given": "P."
      },
      {
        "family": "Cheng",
        "given": "X."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Weicker",
        "given": "R."
      },
      {
        "family": "Weston",
        "given": "S."
      },
      {
        "family": "Spooner",
        "given": "J."
      },
      {
        "family": "Racanière",
        "given": "S."
      },
      {
        "family": "Mencer",
        "given": "O."
      }
    ],
    "citation-number": [
      "WZCC12",
      "Wei84",
      "WSRM12"
    ],
    "container-title": [
      "Proceedings of the 50th Annual Design Automation Conference (DAC",
      "Proceedings of the International Conference on Field-Programmable Technology (FPT",
      "Proceedings of the 17th Asia and South Pacific Design Automation Conference (ASP-DAC",
      "Commun. ACM",
      "Concurr. Comput"
    ],
    "date": [
      "2013",
      "2012",
      "2012",
      "1984",
      "2012"
    ],
    "genre": [
      "[WLZC 13]",
      "[WYZC 12]"
    ],
    "issue": [
      "10",
      "8"
    ],
    "location": [
      "New York",
      "New York"
    ],
    "pages": [
      "1–12 8",
      "269–276",
      "257–262",
      "1013–1030",
      "880–894"
    ],
    "publisher": [
      "ACM",
      "IEEE"
    ],
    "title": [
      "Memory partitioning for multidimensional arrays in high-level synthesis",
      "A partially reconfigurable architecture supporting hardware threads",
      "An integrated and automated memory optimization flow for FPGA behavioral synthesis",
      "Dhrystone: a synthetic systems programming benchmark",
      "Rapid computation of value and risk for derivatives portfolios"
    ],
    "type": "article-journal",
    "volume": [
      "27",
      "24",
      12
    ]
  },
  {
    "author": [
      {
        "given": "Wikipedia"
      }
    ],
    "citation-number": [
      "Wik15"
    ],
    "date": [
      "2015"
    ],
    "note": [
      "Accessed 4 Aug 2015 [Online"
    ],
    "title": [
      "AirPlay — Wikipedia, The Free Encyclopedia"
    ],
    "type": null,
    "url": [
      "https://en."
    ]
  },
  {
    "author": [
      {
        "family": "Wilson",
        "given": "R."
      },
      {
        "family": "French",
        "given": "R."
      },
      {
        "family": "Wilson",
        "given": "C."
      },
      {
        "family": "Amarasinghe",
        "given": "S."
      },
      {
        "family": "Anderson",
        "given": "J."
      },
      {
        "family": "Tjiang",
        "given": "S."
      },
      {
        "family": "Liao",
        "given": "S.-W."
      },
      {
        "family": "Tseng",
        "given": "C.-W."
      },
      {
        "family": "Hall",
        "given": "M."
      },
      {
        "family": "Lam",
        "given": "M."
      },
      {
        "family": "Hennessy",
        "given": "J."
      }
    ],
    "container-title": [
      "ACM SIGPLAN Not"
    ],
    "date": [
      "1994"
    ],
    "genre": [
      "[WFWC 94]"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "31–37"
    ],
    "title": [
      "SUIF: an infrastructure for research on parallelizing and optimizing compilers"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "River",
        "given": "Wind"
      },
      {
        "family": "Linux",
        "given": "Wind River"
      }
    ],
    "citation-number": [
      "Win15"
    ],
    "date": [
      "2015"
    ],
    "note": [
      "Accessed 26 July 2015 [Online"
    ],
    "type": null,
    "url": [
      "http://www.windriver.com/products/linux."
    ]
  },
  {
    "author": [
      {
        "family": "Winterstein",
        "given": "F."
      },
      {
        "family": "Bayliss",
        "given": "S."
      },
      {
        "family": "Constantinides",
        "given": "G."
      }
    ],
    "citation-number": [
      "WBC14"
    ],
    "container-title": [
      "Proceedings of the IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "1–8"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Separation logic-assisted code transformations for efficient high-level synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Winterstein",
        "given": "F."
      },
      {
        "family": "Fleming",
        "given": "K."
      },
      {
        "family": "Yang",
        "given": "H.-J."
      },
      {
        "family": "Bayliss",
        "given": "S."
      },
      {
        "family": "Constantinides",
        "given": "G."
      },
      {
        "family": "Wolf",
        "given": "M."
      },
      {
        "family": "Lam",
        "given": "M."
      },
      {
        "family": "Wolfe",
        "given": "M."
      },
      {
        "family": "Wu",
        "given": "L."
      },
      {
        "family": "Lottarini",
        "given": "A."
      },
      {
        "family": "Paine",
        "given": "T."
      },
      {
        "family": "Kim",
        "given": "M."
      },
      {
        "family": "Ross",
        "given": "K."
      }
    ],
    "citation-number": [
      "WL91",
      "Wol96"
    ],
    "container-title": [
      "Proceedings of the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA",
      "Proceedings of the 19th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS",
      "IEEE Trans. Parallel Distrib. Syst"
    ],
    "date": [
      "2015",
      "1991",
      "1996",
      "2014"
    ],
    "genre": [
      "[WFYC 15]",
      "[WLPC 14]"
    ],
    "issue": [
      "4"
    ],
    "location": [
      "New York",
      "Boston"
    ],
    "pages": [
      "136–145",
      "452–471",
      "255–268"
    ],
    "publisher": [
      "ACM",
      "Addison-Wesley"
    ],
    "title": [
      "MATCHUP: Memory abstractions for heap manipulating programs",
      "A loop transformation theory and an algorithm to maximize parallelism",
      "High performance compilers for parallel computing",
      "Q100: the architecture and design of a database processing unit"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "Xil11"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "3"
    ],
    "note": [
      "Accessed 19 Sept 2012 [Online"
    ],
    "title": [
      "Data2MEM User Guide"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/"
    ],
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xil15a] Xilinx"
      }
    ],
    "container-title": [
      "MicroBlaze Processor Reference Guide"
    ],
    "date": [
      "2015"
    ],
    "issue": [
      "1"
    ],
    "type": "article-journal",
    "volume": [
      "2014"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xil15b] Xilinx"
      }
    ],
    "date": [
      "2015"
    ],
    "note": [
      "Accessed 22 July 2015 [Online"
    ],
    "title": [
      "MicroBlaze Soft Processor Core"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/tools/"
    ]
  },
  {
    "citation-number": [
      "Xil15c"
    ],
    "container-title": [
      "Xilinx Inc., OS and Libraries Document Collection"
    ],
    "date": [
      "2015"
    ],
    "issue": [
      "2"
    ],
    "type": "article-journal",
    "volume": [
      "2015"
    ]
  },
  {
    "author": [
      {
        "family": "Inc.",
        "given": "Xil15d] Xilinx"
      },
      {
        "family": "Tools",
        "given": "PetaLinux"
      }
    ],
    "date": [
      "2015"
    ],
    "note": [
      "Accessed 26 July 2015 [Online"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/tools/petalinux-sdk."
    ]
  },
  {
    "author": [
      {
        "family": "Xilinx",
        "given": "Xil15e]"
      },
      {
        "given": "Inc"
      }
    ],
    "date": [
      "2015"
    ],
    "note": [
      "Accessed 12 July 2015[Online"
    ],
    "title": [
      "Vivado High-Level Synthesis"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/products/"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xil15f] Xilinx"
      }
    ],
    "date": [
      "DS190",
      "2015"
    ],
    "issue": [
      "8"
    ],
    "title": [
      "Zynq-7000 All Programmable SoC Overview"
    ],
    "type": null,
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xil15g] Xilinx"
      }
    ],
    "date": [
      "2015"
    ],
    "title": [
      "Zynq UltraScale+ MPSoC Product Tables and Product Selection Guide"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "H."
      },
      {
        "family": "Fleming",
        "given": "K."
      },
      {
        "family": "Adler",
        "given": "M."
      },
      {
        "family": "Emer",
        "given": "J."
      },
      {
        "family": "Yiannacouras",
        "given": "P."
      },
      {
        "family": "Steffan",
        "given": "J."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Yue",
        "given": "M."
      },
      {
        "family": "Koch",
        "given": "D."
      },
      {
        "family": "Lemieux",
        "given": "G."
      }
    ],
    "citation-number": [
      "YFAE14",
      "YSR09",
      "YKL15"
    ],
    "container-title": [
      "Proceedings of the Symposium on Field-Programmable Custom Computing Machines (FCCM",
      "Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES",
      "Proceedings of the IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM"
    ],
    "date": [
      "2014",
      "2009",
      "2015-05"
    ],
    "location": [
      "New York",
      "New York"
    ],
    "note": [
      "ZFJC 08] Z. Zhang, Y. Fan, W. Jiang, G. Han, C. Yang, J. Cong, AutoPilot: A Platform-Based ESL Synthesis System, Chap.",
      "in Coussy, Morawiec [CM08"
    ],
    "pages": [
      "117–124",
      "97–106",
      "17–20",
      "99–112"
    ],
    "publisher": [
      "IEEE",
      "ACM"
    ],
    "title": [
      "LEAP shared memories: automating the construction of FPGA coherent memories",
      "Fine-grain performance scaling of soft vector processors",
      "Rapid overlay builder for Xilinx FPGAs"
    ],
    "type": "paper-conference",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "Z."
      },
      {
        "family": "Liu",
        "given": "B."
      }
    ],
    "citation-number": [
      "ZL13"
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2013"
    ],
    "pages": [
      "211–218"
    ],
    "title": [
      "SDC-based modulo scheduling for pipeline synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ziv",
        "given": "J."
      },
      {
        "family": "Lempel",
        "given": "A."
      }
    ],
    "citation-number": [
      "ZL77"
    ],
    "container-title": [
      "IEEE Trans. Inf. Theory"
    ],
    "date": [
      "1977"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "337–343"
    ],
    "title": [
      "A universal algorithm for sequential data compression"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Zuo",
        "given": "W."
      },
      {
        "family": "Li",
        "given": "P."
      },
      {
        "family": "Chen",
        "given": "D."
      },
      {
        "family": "Pouchet",
        "given": "L.-N."
      },
      {
        "family": "Zhong",
        "given": "S."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "container-title": [
      "Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS"
    ],
    "date": [
      "2013"
    ],
    "genre": [
      "[ZLCC 13]"
    ],
    "pages": [
      "1–10"
    ],
    "publisher": [
      "IEEE Press, Piscataway"
    ],
    "title": [
      "Improving polyhedral code generation for high-level synthesis"
    ],
    "type": "paper-conference"
  }
]
