// Seed: 3214703658
module module_0;
  assign id_1 = 1;
  logic [7:0][1  -  1] id_2 = 1'b0;
  assign module_1.type_13 = 0;
endmodule
module module_0 (
    input uwire id_0,
    output wor id_1
    , id_9,
    input tri1 id_2,
    output tri1 id_3
    , id_10,
    input supply1 id_4,
    output uwire id_5,
    output tri1 id_6,
    input tri id_7
);
  module_1 id_11 (
      id_7 - 1 - 1,
      1,
      1,
      id_10[1] == id_0,
      1,
      1,
      id_4
  );
  nor primCall (id_1, id_10, id_11, id_2, id_4, id_7, id_9);
  module_0 modCall_1 ();
endmodule
