

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Entity - phy_plus_lane &mdash; spacefibrelight</title>
      <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=b86133f3" />
      <link rel="stylesheet" type="text/css" href="../../_static/css/theme.css?v=e59714d7" />
      <link rel="stylesheet" type="text/css" href="../../_static/style/linty.css?v=252e56ff" />

  
      <script src="../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
      <script src="../../_static/doctools.js?v=9bcbadda"></script>
      <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            spacefibrelight<br><br>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul>
<li class="toctree-l1"><a class="reference internal" href="../index.html">Summary Report</a></li>
<li class="toctree-l1"><a class="reference internal" href="../design_hierarchy.html">Design Hierarchy</a></li>
<li class="toctree-l1"><a class="reference internal" href="../clock_domains.html">Clock Domains</a></li>
<li class="toctree-l1"><a class="reference internal" href="../reset_domains.html">Reset Domains</a></li>
<li class="toctree-l1"><a class="reference internal" href="../clock_domain_crossings.html">Clock Domain Crossings (CDC)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../reset_domain_crossings.html">Reset Domain Crossings (RDC)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../finite_state_machines.html">Finite State Machines (FSM)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../combinational_loops.html">Combinational Loops</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">spacefibrelight<br><br></a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
      <li class="breadcrumb-item active">Entity - phy_plus_lane</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/reports/design/module_32.md.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <p><a class="reference internal" href="../design_hierarchy.html#vhdl-entities"><span class="std std-ref">Back to Design Hierarchy Report</span></a></p>
<br>
<section id="entity-phy-plus-lane">
<h1>Entity - phy_plus_lane<a class="headerlink" href="#entity-phy-plus-lane" title="Link to this heading"></a></h1>
<section id="summary">
<h2>Summary<a class="headerlink" href="#summary" title="Link to this heading"></a></h2>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Location</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>phy_plus_lane</p></td>
<td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#41">phy_plus_lane.vhd#41</linty-anchor></p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
</section>
<section id="instantiations">
<h2>Instantiations<a class="headerlink" href="#instantiations" title="Link to this heading"></a></h2>
<p>Count: 1</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Location</p></th>
<th class="head"><p>Description</p></th>
<th class="head text-center"><p>Details</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>inst_phy_plus_lane</p></td>
<td><p><linty-anchor href="/src/ip_spacefibre_light_top/spacefibre_light_top.vhd#802">spacefibre_light_top.vhd#802</linty-anchor></p></td>
<td><p></p></td>
<td class="text-center"><p><a class="reference internal" href="module_32/instantiation_1.html"><span class="std std-doc"><img title="View Instantiation Details" src="/spacefibrelight/_static/images/icon_details.png" style="max-height: 25px; width: auto;" alt="View Instantiation Details"></span></a></p></td>
</tr>
</tbody>
</table>
</section>
<section id="generics">
<h2>Generics<a class="headerlink" href="#generics" title="Link to this heading"></a></h2>
<p>Count: 0</p>
</section>
<section id="ports">
<h2>Ports<a class="headerlink" href="#ports" title="Link to this heading"></a></h2>
<p>Count: 37</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#43">RST_N</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>global reset</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#44">CLK</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Main clock</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#46">LANE_RESET_PPL_OUT</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#47">RST_TXCLK_N</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Synchronous reset on clock generated by GTY PLL</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#48">CLK_TX_OUT</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>Clock generated by manufacturer IP</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#49">RST_TX_DONE</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>Up when internal rx reset done</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#51">CLK_GTY</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Clock for the extended phy layer IP</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#53">DATA_TX</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 31 downto 00 )</p></td>
<td><p>32-bit Data parallel to be send from Data-Link Layer</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#54">LANE_RESET_DL</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Lane reset command from Data-Link Layer</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#55">CAPABILITY_TX</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 07 downto 00 )</p></td>
<td><p>Capability field send in INIT3 control word</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#56">NEW_DATA_TX</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Flag new data</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#57">VALID_K_CHARAC_TX</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 03 downto 00 )</p></td>
<td><p>4-bit valid K character flags from Data-link layer</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#58">FIFO_TX_FULL</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>FiFo TX full flag</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#61">FIFO_RX_RD_EN</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>FiFo RX read enable flag</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#62">DATA_RX</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 31 downto 00 )</p></td>
<td><p>32-bit Data parallel to be received to Data-Link Layer</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#63">FIFO_RX_EMPTY</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>FiFo RX empty flag</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#64">FIFO_RX_DATA_VALID</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>FiFo RX data valid flag</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#65">VALID_K_CHARAC_RX</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 03 downto 00 )</p></td>
<td><p>4-bit valid K character flags to Data-link layer</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#66">FAR_END_CAPA_DL</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 07 downto 00 )</p></td>
<td><p>Capability field receive in INIT3 control word</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#67">LANE_ACTIVE_DL</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>Lane Active flag for the DATA Link Layer</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#70">TX_POS</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>Positive LVDS serial data send</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#71">TX_NEG</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>Negative LVDS serial data send</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#72">RX_POS</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Positive LVDS serial data received</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#73">RX_NEG</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Negative LVDS serial data received</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#76">LANE_START</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Asserts or de-asserts LaneStart for the lane</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#77">AUTOSTART</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Asserts or de-asserts AutoStart for the lane</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#78">LANE_RESET</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Asserts or de-asserts LaneReset for the lane</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#79">PARALLEL_LOOPBACK_EN</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Enables or disables the parallel loopback for the lane</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#80">STANDBY_REASON</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 07 downto 00 )</p></td>
<td><p>In case of error, pauses communication</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#81">NEAR_END_SERIAL_LB_EN</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Enables or disables the near-end serial loopback for the lane</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#82">FAR_END_SERIAL_LB_EN</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Enables or disables the far-end serial loopback for the lane</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#84">LANE_STATE</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 03 downto 00 )</p></td>
<td><p>Indicates the current state of the Lane Initialization state machine in a lane</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#85">RX_ERROR_CNT</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 07 downto 00 )</p></td>
<td><p>Counter of error detected on the RX link</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#86">RX_ERROR_OVF</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>Overflow flag of the RX_ERROR_CNT</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#87">LOSS_SIGNAL</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>Set when no signal is received on RX link</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#88">FAR_END_CAPA</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 07 downto 00 )</p></td>
<td><p>Capabilities field (INT3 flags)</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/module_phy_plus_lane/phy_plus_lane.vhd#89">RX_POLARITY</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>Set when the receiver polarity is inverted</p></td>
</tr>
</tbody>
</table>
<br>
<p><a class="reference internal" href="../design_hierarchy.html#vhdl-entities"><span class="std std-ref">Back to Design Hierarchy Report</span></a></p>
</section>
</section>


           </div>
          </div>
          <footer>

  <hr/>

  <div role="contentinfo">
  <p>spacefibrelight</p>
  <p>Generated July 03, 2025 at 12:47:27 by <a href="https://linty-services.com">Linty Services</a></p>
  <script src="/spacefibrelight/_static/js/linty-viewer.js"></script>

  </div>

   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>