$date
	Mon Oct 05 21:14:38 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module checker_tb $end
$var wire 1 ! c $end
$var reg 1 " p $end
$var reg 1 # x $end
$var reg 1 $ y $end
$var reg 1 % z $end
$scope module p1 $end
$var wire 1 ! c $end
$var wire 1 " p $end
$var wire 1 # x $end
$var wire 1 $ y $end
$var wire 1 % z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
1"
1!
$end
#10
0!
1%
#20
1!
0"
0%
1$
#30
1"
1%
#40
0!
0%
0$
1#
#50
1!
1%
#60
0!
0"
0%
1$
#70
1"
1%
