vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd" \
"../../../bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/sim/PmodMTDS_axi_quad_spi_0_0.vhd" \
"../../../bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_gpio_0_0/sim/PmodMTDS_axi_gpio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_PmodMTDS_0_0/src/axi_timer_0/sim/axi_timer_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
