{
  "board": {
    "active_layer": 0,
    "active_layer_preset": "",
    "auto_track_width": true,
    "hidden_netclasses": [],
    "hidden_nets": [
      "Net-(C1-Pad2)",
      "Net-(C1-Pad1)",
      "Net-(U1-AVDD)",
      "GND",
      "Net-(U1-INN)",
      "/Power_Schem/BOOT",
      "/Power_Schem/SW",
      "/Power_Schem/5V_FPGA_Power",
      "/Power_Schem/FB",
      "/Power_Schem/VCC",
      "Net-(U2-OUT1)",
      "Net-(U2-OUT2)",
      "Net-(J5-Pin_1)",
      "Net-(J7-Pin_1)",
      "Net-(J8-Pin_1)",
      "Net-(J9-Pin_1)",
      "Net-(U2-ISEN)",
      "Net-(U1-INP)",
      "/Power_Schem/PG",
      "Net-(Cff1-Pad1)",
      "/USB_UART_Schem/3V3_OUT",
      "/USB_UART_Schem/VCC",
      "/USB_UART_Schem/TXD",
      "/USB_UART_Schem/RXD",
      "/USB_UART_Schem/CTS",
      "/USB_UART_Schem/RTS",
      "/USB_UART_Schem/CBUS3",
      "/USB_UART_Schem/CBUS0",
      "Net-(J11-CC1)",
      "Net-(U4-USBD-)",
      "Net-(J11-CC2)",
      "Net-(U4-USBD+)",
      "/V_Battery"
    ],
    "high_contrast_mode": 0,
    "net_color_mode": 1,
    "opacity": {
      "images": 0.6,
      "pads": 1.0,
      "shapes": 1.0,
      "tracks": 1.0,
      "vias": 1.0,
      "zones": 0.6
    },
    "selection_filter": {
      "dimensions": true,
      "footprints": true,
      "graphics": true,
      "keepouts": true,
      "lockedItems": true,
      "otherItems": true,
      "pads": true,
      "text": true,
      "tracks": true,
      "vias": true,
      "zones": true
    },
    "visible_items": [
      "vias",
      "footprint_text",
      "footprint_anchors",
      "ratsnest",
      "grid",
      "footprints_front",
      "footprints_back",
      "footprint_values",
      "footprint_references",
      "tracks",
      "drc_errors",
      "drawing_sheet",
      "bitmaps",
      "pads",
      "zones",
      "drc_warnings",
      "drc_exclusions",
      "locked_item_shadows",
      "conflict_shadows",
      "shapes"
    ],
    "visible_layers": "ffffffff_ffffffff_ffffffff_ffffffff",
    "zone_display_mode": 0
  },
  "git": {
    "repo_type": "",
    "repo_username": "",
    "ssh_key": ""
  },
  "meta": {
    "filename": "FPGA_Anemometer_PCB.kicad_prl",
    "version": 5
  },
  "net_inspector_panel": {
    "col_hidden": [
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false
    ],
    "col_order": [
      0,
      1,
      2,
      3,
      4,
      5,
      6,
      7,
      8,
      9,
      10,
      11
    ],
    "col_widths": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "custom_group_rules": [],
    "expanded_rows": [],
    "filter_by_net_name": true,
    "filter_by_netclass": true,
    "filter_text": "",
    "group_by_constraint": false,
    "group_by_netclass": false,
    "show_unconnected_nets": false,
    "show_zero_pad_nets": false,
    "sort_ascending": true,
    "sorting_column": 0
  },
  "open_jobsets": [],
  "project": {
    "files": []
  },
  "schematic": {
    "selection_filter": {
      "graphics": true,
      "images": true,
      "labels": true,
      "lockedItems": false,
      "otherItems": true,
      "pins": true,
      "symbols": true,
      "text": true,
      "wires": true
    }
  }
}
