module pipeline_reg #(
    parameter int DATA_WIDTH = 32
)(
    input  logic                   clk,
    input  logic                   rst_n,

    // Input interface
    input  logic                   in_valid,
    output logic                   in_ready,
    input  logic [DATA_WIDTH-1:0]  in_data,

    // Output interface
    output logic                   out_valid,
    input  logic                   out_ready,
    output logic [DATA_WIDTH-1:0]  out_data
);

    // Ready when buffer is empty OR downstream is ready
    assign in_ready = ~out_valid || out_ready;

    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            out_valid <= 1'b0;
            out_data  <= '0;
        end
        else begin
            if (in_ready) begin
                // Load new data if available
                out_valid <= in_valid;
                if (in_valid) begin
                    out_data <= in_data;
                end
            end
            // else: hold data & valid (backpressure)
        end
    end

endmodule
