
---------- Begin Simulation Statistics ----------
simSeconds                                   0.016905                       # Number of seconds simulated (Second)
simTicks                                  16904547000                       # Number of ticks simulated (Tick)
finalTick                                 16904547000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    541.41                       # Real time elapsed on the host (Second)
hostTickRate                                 31223236                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     633880                       # Number of bytes of host memory used (Byte)
simInsts                                      3640848                       # Number of instructions simulated (Count)
simOps                                        5708258                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                     6725                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      10543                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         16904548                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         6130187                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       62                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        5995817                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    625                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               421985                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            596158                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  44                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            16881596                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.355169                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.929966                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  13933431     82.54%     82.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1319668      7.82%     90.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    826105      4.89%     95.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    392049      2.32%     97.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    262366      1.55%     99.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    104138      0.62%     99.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     32967      0.20%     99.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      7140      0.04%     99.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      3732      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              16881596                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    7054     96.99%     96.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     96.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     96.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     96.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     96.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     96.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     96.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     96.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     96.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     96.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     96.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                    127      1.75%     98.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     98.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     10      0.14%     98.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     98.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      1      0.01%     98.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     2      0.03%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     41      0.56%     99.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    19      0.26%     99.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 8      0.11%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               11      0.15%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         4972      0.08%      0.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       4749605     79.22%     79.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          570      0.01%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            21      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          139      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd        69610      1.16%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          148      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           46      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          230      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt           21      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult           22      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       564571      9.42%     89.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       535466      8.93%     98.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          111      0.00%     98.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        70285      1.17%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        5995817                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.354687                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                7273                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.001213                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 28477627                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 6338532                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         5743890                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    403501                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   213789                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           197681                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     5796290                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       201828                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                         21701                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                       12346603                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                       518351                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    6130249                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      973                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       570207                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      612937                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                        23                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                         92700                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                       328605                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 88                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              13416                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           10010                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                    23426                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           5953283                       # Number of executed instructions (Count)
system.cpu.loadInsts                           558158                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     42534                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1168607                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         379965                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       610449                       # Number of stores executed (Count)
system.cpu.numRate                           0.352170                       # Inst execution rate ((Count/Cycle))
system.cpu.loadsRA                               4829                       # Number of load instructions executed in runahead mode (Count)
system.cpu.instsToCommit                      5948536                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     5941571                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       4695614                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       9466129                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.351478                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.496044                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             320                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           22952                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     3640848                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       5708258                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               4.643025                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          4.643025                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.215377                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.215377                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   10079462                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   4826887                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      402044                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     131291                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     3400428                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    3854843                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1952341                       # number of misc regfile reads (Count)
system.cpu.robFull                              80095                       # Number of times that the ROB becomes full (Count)
system.cpu.robFullRA                            71524                       # Number of times that the ROB becomes full in runahead mode. (Count)
system.cpu.enterRA                               1380                       # Number of times the CPU enters runahead (Count)
system.cpu.fetchedRA                            44694                       # Number of instructions fetched in runahead mode. (Count)
system.cpu.totalCyclesRA                        71524                       # total number of cycles the CPU spends in runahead (Cycle)
system.cpu.cyclesAvgRA                         51.829                       # average number of cycles the CPU spends in runahead ((Cycle/Count))
system.cpu.pctRobEmptyRA                        0.000                       # percentage of cycles spent in runahead, when ROB would be empty (Ratio)
system.cpu.insertedAvgRA                        0.000                       # average number of instructions inserted into ROB in runahead (Ratio)
system.cpu.maxAtRobHd                             768                       # maximum number of cycles one instruction spends at the head of ROB in runahead (Count)
system.cpu.totalDecodedRA                       41094                       # total number of instructions decoded in runahead (Count)
system.cpu.decodedAvgRA                        29.778                       # average number of instructions decoded in runahead (Ratio)
system.cpu.freeIQWhenEnter                      11547                       # Total number of free entries in Instruction Queue when entering PRE (Count)
system.cpu.freeIQAvg                            8.367                       # Average number of free entries in Instruction Queue when entering PRE (Ratio)
system.cpu.freeSQWhenEnter                      10971                       # Total number of free entries in Store Queue when entering PRE (Count)
system.cpu.freeSQAvg                            7.950                       # Average number of free entries in Store Queue when entering PRE (Ratio)
system.cpu.freeLQWhenEnter                      12137                       # Total number of free entries in Load Queue when entering PRE (Count)
system.cpu.freeLQAvg                            8.795                       # Average number of free entries in Load Queue when entering PRE (Ratio)
system.cpu.freeRegsWhenEnter                   367918                       # Total number of free integer and floating point registers when entering PRE (Count)
system.cpu.freeRegsAvg                        266.607                       # Average number of free integer and floating point registers when entering PRE (Ratio)
system.cpu.totalExecutedPRE                   5995817                       # Number of instructions executed while the CPU is in PRE mode (Count)
system.cpu.executedPREAvg                    4344.795                       # Average number of instructions executed while the CPU is in PRE mode (Ratio)
system.cpu.MemDepUnit__0.insertedLoads         570207                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        612937                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       368089                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       412002                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  459606                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            438893                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             20221                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               323565                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  322615                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.997064                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     479                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             413                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 21                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              392                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           93                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          380920                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             20093                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     16823467                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.339303                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.276702                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        14744748     87.64%     87.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1245569      7.40%     95.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          149160      0.89%     95.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           51961      0.31%     96.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           68530      0.41%     96.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          241602      1.44%     98.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           21529      0.13%     98.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            5762      0.03%     98.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          294606      1.75%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     16823467                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              3640848                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                5708258                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1145626                       # Number of memory references committed (Count)
system.cpu.commit.loads                        545727                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          12                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     359462                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     189633                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     5580116                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   280                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         4527      0.08%      0.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      4491496     78.68%     78.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          523      0.01%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          137      0.00%     78.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     78.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd        65536      1.15%     79.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           94      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          216      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt           18      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult           18      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       545644      9.56%     89.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       533897      9.35%     98.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           83      0.00%     98.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        66002      1.16%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      5708258                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        294606                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         934464                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            934464                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        934464                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           934464                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       224953                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          224953                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       224953                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         224953                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  15711750996                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  15711750996                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  15711750996                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  15711750996                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1159417                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1159417                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1159417                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1159417                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.194023                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.194023                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.194023                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.194023                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 69844.594186                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 69844.594186                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 69844.594186                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 69844.594186                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs        26438                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         1339                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      19.744586                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       223978                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            223978                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          350                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           350                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          350                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          350                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       224603                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       224603                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       224603                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       224603                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  15242535996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  15242535996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  15242535996                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  15242535996                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.193721                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.193721                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.193721                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.193721                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 67864.347297                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 67864.347297                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 67864.347297                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 67864.347297                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                 224091                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       343103                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          343103                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       216415                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        216415                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  14849635000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  14849635000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       559518                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       559518                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.386788                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.386788                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 68616.477601                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 68616.477601                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          349                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          349                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       216066                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       216066                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  14397568000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  14397568000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.386165                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.386165                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 66635.046699                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 66635.046699                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       591361                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         591361                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         8538                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         8538                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    862115996                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    862115996                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       599899                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       599899                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.014232                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.014232                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 100973.998126                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 100973.998126                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         8537                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         8537                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    844967996                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    844967996                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.014231                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.014231                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 98977.157784                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 98977.157784                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  16904547000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           510.521937                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1159067                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             224603                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               5.160514                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              222000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   510.521937                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.997113                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.997113                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          103                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          371                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           38                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            2543437                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           2543437                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16904547000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   409709                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              15514806                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    383652                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                551728                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  21701                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               313227                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   251                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                6332995                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1151                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             533916                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4114721                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      459606                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             323115                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      16324857                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   43878                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  130                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           709                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    513956                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5837                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           16881596                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.387066                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.561707                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 15701507     93.01%     93.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    61471      0.36%     93.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   139992      0.83%     94.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   150224      0.89%     95.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   118538      0.70%     95.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    71780      0.43%     96.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    66821      0.40%     96.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    61916      0.37%     96.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   509347      3.02%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             16881596                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.027188                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.243409                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         513281                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            513281                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        513281                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           513281                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          674                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             674                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          674                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            674                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     64145000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     64145000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     64145000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     64145000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       513955                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        513955                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       513955                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       513955                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001311                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001311                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001311                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001311                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 95170.623145                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 95170.623145                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 95170.623145                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 95170.623145                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          152                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      30.400000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          134                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           134                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          134                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          134                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          540                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          540                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          540                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          540                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     53278000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     53278000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     53278000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     53278000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001051                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001051                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001051                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001051                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 98662.962963                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 98662.962963                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 98662.962963                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 98662.962963                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    285                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       513281                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          513281                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          674                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           674                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     64145000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     64145000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       513955                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       513955                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001311                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001311                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 95170.623145                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 95170.623145                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          134                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          134                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          540                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          540                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     53278000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     53278000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001051                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001051                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 98662.962963                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 98662.962963                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  16904547000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           250.741514                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               513820                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                539                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             953.283859                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   250.741514                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.979459                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.979459                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          254                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           46                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          208                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.992188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            1028449                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           1028449                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16904547000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                        1851                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   24480                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  88                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  13038                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1076                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             545727                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             29.417330                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            45.806309                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 328972     60.28%     60.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  332      0.06%     60.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               116671     21.38%     81.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  160      0.03%     81.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  111      0.02%     81.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  317      0.06%     81.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1488      0.27%     82.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   35      0.01%     82.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   21      0.00%     82.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                14693      2.69%     84.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                155      0.03%     84.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              34443      6.31%     91.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              41415      7.59%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                570      0.10%     98.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                559      0.10%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1063      0.19%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                778      0.14%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                949      0.17%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                506      0.09%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                288      0.05%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                228      0.04%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                127      0.02%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 48      0.01%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 48      0.01%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 68      0.01%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 68      0.01%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 88      0.02%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                143      0.03%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 87      0.02%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                134      0.02%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1162      0.21%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              515                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               545727                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  561458                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  605620                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     98795                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      4096                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16904547000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  514085                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       180                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16904547000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  16904547000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  21701                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   580171                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                13321384                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            144                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    701551                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2256645                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                6252107                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 10905                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1517387                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                      5                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 601335                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             9205520                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16764273                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 10567523                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    403092                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               8515478                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   690036                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       7                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   7                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   3067084                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         22072814                       # The number of ROB reads (Count)
system.cpu.rob.writes                        12236582                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  3640848                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    5708258                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    12                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp               216605                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty         327203                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               1051                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                8537                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               8537                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq          216606                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         1364                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       673297                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   674661                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        34496                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     28709184                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  28743680                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                            103878                       # Total snoops (Count)
system.l2bus.snoopTraffic                     6606400                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples              329021                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.001079                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.032830                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                    328666     99.89%     99.89% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       355      0.11%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                329021                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  16904547000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            897475000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1617000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           673809000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          449519                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests       224376                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               355                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          355                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                25                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data            117233                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total               117258                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst               25                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data           117233                       # number of overall hits (Count)
system.l2cache.overallHits::total              117258                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             515                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data          107370                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total             107885                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            515                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data         107370                       # number of overall misses (Count)
system.l2cache.overallMisses::total            107885                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     51124000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data  12092482000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total   12143606000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     51124000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data  12092482000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total  12143606000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           540                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data        224603                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total           225143                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          540                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data       224603                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total          225143                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.953704                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.478043                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.479184                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.953704                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.478043                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.479184                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 99269.902913                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::cpu.data 112624.401602                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::total 112560.652547                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 99269.902913                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.data 112624.401602                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::total 112560.652547                       # average overall miss latency ((Cycle/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          103225                       # number of writebacks (Count)
system.l2cache.writebacks::total               103225                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          515                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data       107370                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total         107885                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          515                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data       107370                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total        107885                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     40844000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data   9945082000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total   9985926000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     40844000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data   9945082000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total   9985926000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.953704                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.478043                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.479184                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.953704                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.478043                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.479184                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 79308.737864                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 92624.401602                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::total 92560.837929                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 79308.737864                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 92624.401602                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::total 92560.837929                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.replacements                    103878                       # number of replacements (Count)
system.l2cache.l2Miss                          198071                       # number of times a miss in L2 occurred in normal mode (Count)
system.l2cache.l2MissRA                          5102                       # number of times a miss in L2 occurred in runahead mode (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks           53                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total           53                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data           195                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total              195                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         8342                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           8342                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    814302000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    814302000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         8537                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         8537                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.977158                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.977158                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 97614.720690                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 97614.720690                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         8342                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         8342                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data    647462000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    647462000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.977158                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.977158                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 77614.720690                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 77614.720690                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst           25                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data       117038                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total       117063                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          515                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data        99028                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total        99543                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     51124000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data  11278180000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total  11329304000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          540                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data       216066                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total       216606                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.953704                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.458323                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.459558                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 99269.902913                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 113888.799128                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 113813.166169                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          515                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data        99028                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total        99543                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     40844000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data   9297620000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total   9338464000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.953704                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.458323                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.459558                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 79308.737864                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 93888.799128                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 93813.367088                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks       223978                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       223978                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       223978                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       223978                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  16904547000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4045.155307                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                  449465                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                107974                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  4.162715                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  86000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks    11.819386                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst    11.859594                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  4021.476327                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.002886                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.002895                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.981806                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.987587                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             107                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             496                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            2888                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3             603                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4               2                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               3704126                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              3704126                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16904547000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    103193.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       514.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    106013.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.001326498250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          6097                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          6097                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               314223                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               97162                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       107884                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      103225                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     107884                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    103225                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    1357                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     32                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.48                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 107884                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                103225                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   102222                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     3792                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      470                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       39                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    2553                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    2845                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    6004                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    6128                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    6120                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    6135                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    6125                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    6114                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    6129                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    6115                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    6115                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    6169                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    6117                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    6107                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    6104                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    6098                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    6097                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    6098                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         6097                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       17.470559                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.704275                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      54.716615                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255           6096     99.98%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4351            1      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           6097                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         6097                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.921109                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.889354                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.046104                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              3286     53.90%     53.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               243      3.99%     57.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              2392     39.23%     97.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               126      2.07%     99.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                39      0.64%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                11      0.18%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           6097                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    86848                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  6904576                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               6606400                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               408444899.46994740                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               390806094.95184934                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    16904511000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       80074.80                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        32896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      6784832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      6602752                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1945985.302061037393                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 401361361.531900286674                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 390590295.025356233120                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          514                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       107370                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       103225                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     14455750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   4425963000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 400004329250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28124.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     41221.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   3875072.21                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        32896                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      6871680                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         6904576                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        32896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        32896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      6606400                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      6606400                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           514                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        107370                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           107884                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       103225                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          103225                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         1945985                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       406498914                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          408444899                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      1945985                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        1945985                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    390806095                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         390806095                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    390806095                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        1945985                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      406498914                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         799250994                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                106527                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               103168                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          7137                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          6565                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          6630                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          6404                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          7059                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          6675                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          6453                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          6153                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          7089                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          6675                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         6578                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         6347                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         6995                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         6781                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         6756                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         6230                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          7014                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          6341                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          6412                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          6084                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          6855                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          6443                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          6281                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          5960                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          6943                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          6390                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         6385                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         6132                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         6858                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         6585                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         6502                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         5983                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               2443037500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              532635000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          4440418750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 22933.51                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            41683.51                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                23935                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               52957                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             22.47                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            51.33                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       132800                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   101.055904                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    87.443635                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    85.553193                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        85390     64.30%     64.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        42933     32.33%     96.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         3429      2.58%     99.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          227      0.17%     99.38% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           41      0.03%     99.41% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           40      0.03%     99.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           46      0.03%     99.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           60      0.05%     99.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          634      0.48%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       132800                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                6817728                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten             6602752                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               403.307347                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               390.590295                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     6.20                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 3.15                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                3.05                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                36.67                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  16904547000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        474367320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        252124620                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       378962640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      268255800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1334383440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   7085565690                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    524554080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    10318213590                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    610.380958                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   1300449750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    564460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  15039637250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        473846100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        251851380                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       381640140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      270281160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1334383440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   7055323200                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    550021440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    10317346860                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    610.329686                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   1367233500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    564460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  14972853500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  16904547000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               99542                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        103225                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               350                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               8342                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              8342                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          99542                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port       319343                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total       319343                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  319343                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port     13510976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total     13510976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 13510976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             107884                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   107884    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               107884                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  16904547000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           624359000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy          595807250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         211459                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       103575                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
