<abstracts-retrieval-response xmlns="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:dn="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:ait="http://www.elsevier.com/xml/ani/ait" xmlns:ce="http://www.elsevier.com/xml/ani/common" xmlns:cto="http://www.elsevier.com/xml/cto/dtd" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:xocs="http://www.elsevier.com/xml/xocs/dtd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><coredata><prism:url>https://api.elsevier.com/content/abstract/scopus_id/0026825925</prism:url><dc:identifier>SCOPUS_ID:0026825925</dc:identifier><eid>2-s2.0-0026825925</eid><pii>0167-8191(92)90098-R</pii><prism:doi>10.1016/0167-8191(92)90098-R</prism:doi><dc:title>Area optimization of dataflow-graph mappings</dc:title><prism:aggregationType>Journal</prism:aggregationType><srctype>j</srctype><subtype>ar</subtype><subtypeDescription>Article</subtypeDescription><citedby-count>10</citedby-count><prism:publicationName>Parallel Computing</prism:publicationName><source-id>26138</source-id><prism:issn>01678191</prism:issn><prism:volume>18</prism:volume><prism:issueIdentifier>3</prism:issueIdentifier><prism:startingPage>297</prism:startingPage><prism:endingPage>311</prism:endingPage><prism:pageRange>297-311</prism:pageRange><prism:coverDate>1992-01-01</prism:coverDate><openaccess>0</openaccess><openaccessFlag>false</openaccessFlag><dc:creator><author seq="1" auid="55947972500"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name><preferred-name><ce:initials>B.</ce:initials><ce:indexed-name>Robič B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/55947972500</author-url><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"/></author></dc:creator><dc:description><abstract xmlns="" original="y" xml:lang="eng"> <ce:para>The problem of area efficient mapping of dataflow program graphs onto a data-driven hexagonally connected array is examined. A particular mapping scheme is analyzed to show that, in general, it results in a low area utilization. An optimization method for reducing the hosting area, called graph compaction, is introduced. The method was inspired by dynamic physical systems. Two possible implementations, based on Iterative Improvement and Simulated Annealing algorithms are given. Several measures are defined for evaluating the quality of the graph compaction. Using basic mapping scheme augmented with graph compaction, bigger graphs can be mapped on a given array and the communication delay is reduced. The experimental results justify the use of graph compaction as an improvement of the main mapping scheme. © 1992.</ce:para> </abstract></dc:description><link href="https://api.elsevier.com/content/abstract/scopus_id/0026825925" rel="self"/><link href="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=0026825925&amp;origin=inward" rel="scopus"/><link href="https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&amp;scp=0026825925&amp;origin=inward" rel="scopus-citedby"/></coredata><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"><affilname>Jozef Stefan Institute</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><authors><author seq="1" auid="55947972500"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name><preferred-name><ce:initials>B.</ce:initials><ce:indexed-name>Robič B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/55947972500</author-url><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"/></author><author seq="2" auid="6508214176"><ce:initials>P.</ce:initials><ce:indexed-name>Kolbezen P.</ce:indexed-name><ce:surname>Kolbezen</ce:surname><ce:given-name>Peter</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Kolbezen P.</ce:indexed-name><ce:surname>Kolbezen</ce:surname><ce:given-name>Peter</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6508214176</author-url><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"/></author><author seq="3" auid="6602885301"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name><preferred-name><ce:initials>J.</ce:initials><ce:indexed-name>Šilc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6602885301</author-url><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"/></author></authors><language xml:lang="eng"/><authkeywords><author-keyword>Hexagonally connected data-driven array</author-keyword><author-keyword>iterative improvement</author-keyword><author-keyword>mapping algorithms</author-keyword><author-keyword>optimization methods</author-keyword><author-keyword>simulated annealing</author-keyword></authkeywords><idxterms><mainterm weight="a" candidate="n">Simulated Anneling Algorithms</mainterm></idxterms><subject-areas><subject-area code="1712" abbrev="COMP">Software</subject-area><subject-area code="2614" abbrev="MATH">Theoretical Computer Science</subject-area><subject-area code="1708" abbrev="COMP">Hardware and Architecture</subject-area><subject-area code="1705" abbrev="COMP">Computer Networks and Communications</subject-area><subject-area code="1704" abbrev="COMP">Computer Graphics and Computer-Aided Design</subject-area><subject-area code="1702" abbrev="COMP">Artificial Intelligence</subject-area></subject-areas><item xmlns=""><xocs:meta><xocs:funding-list has-funding-info="1" pui-match="primary"><xocs:funding-source-document source-document-type="pii">016781919290098R</xocs:funding-source-document><xocs:funding-addon-generated-timestamp>2019-04-04T07:55:39Z</xocs:funding-addon-generated-timestamp><xocs:funding-addon-type>http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/nlp</xocs:funding-addon-type><xocs:funding><xocs:funding-agency-matched-string>MZT of the Republic of Slovenia</xocs:funding-agency-matched-string><xocs:funding-id>C2-0521-106-91</xocs:funding-id></xocs:funding><xocs:funding-text>* This work was supported by the MZT of the Republic of Slovenia under grant number C2-0521-106-91.</xocs:funding-text></xocs:funding-list></xocs:meta><ait:process-info><ait:date-delivered day="22" month="11" timestamp="2017-11-22T04:07:55.000055-05:00" year="2017"/><ait:date-sort day="01" month="01" year="1992"/><ait:status stage="S300" state="update" type="core"/></ait:process-info><bibrecord><item-info><copyright type="Elsevier">Copyright 2014 Elsevier B.V., All rights reserved.</copyright><itemidlist> <ce:pii>0167-8191(92)90098-R</ce:pii> <ce:doi>10.1016/0167-8191(92)90098-R</ce:doi> <itemid idtype="PUI">222276365</itemid> <itemid idtype="ARCELS">2007709215</itemid> <itemid idtype="CAR-ID">45069731</itemid> <itemid idtype="SCP">0026825925</itemid> <itemid idtype="SGR">0026825925</itemid> <itemid idtype="PUIsecondary">22829255</itemid> <itemid idtype="CPX">1992060509590</itemid> </itemidlist><history> <date-created day="20" month="11" year="2014"/> </history><dbcollection>ARCELS</dbcollection><dbcollection>Scopusbase</dbcollection><dbcollection>CPX</dbcollection></item-info><head><citation-info><citation-type code="ar"/><citation-language xml:lang="eng" language="English"/><abstract-language xml:lang="eng" language="English"/><author-keywords> <author-keyword>Hexagonally connected data-driven array</author-keyword> <author-keyword>iterative improvement</author-keyword> <author-keyword>mapping algorithms</author-keyword> <author-keyword>optimization methods</author-keyword> <author-keyword>simulated annealing</author-keyword> </author-keywords></citation-info><citation-title><titletext original="y" xml:lang="eng" language="English">Area optimization of dataflow-graph mappings</titletext></citation-title><author-group><author auid="55947972500" seq="1" type="auth"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name><preferred-name> <ce:initials>B.</ce:initials> <ce:indexed-name>Robič B.</ce:indexed-name> <ce:surname>Robič</ce:surname> <ce:given-name>Borut</ce:given-name> </preferred-name></author><author auid="6508214176" seq="2" type="auth"><ce:initials>P.</ce:initials><ce:indexed-name>Kolbezen P.</ce:indexed-name><ce:surname>Kolbezen</ce:surname><ce:given-name>Peter</ce:given-name><preferred-name> <ce:initials>P.</ce:initials> <ce:indexed-name>Kolbezen P.</ce:indexed-name> <ce:surname>Kolbezen</ce:surname> <ce:given-name>Peter</ce:given-name> </preferred-name></author><author auid="6602885301" seq="3" type="auth"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name><preferred-name> <ce:initials>J.</ce:initials> <ce:indexed-name>Šilc J.</ce:indexed-name> <ce:surname>Šilc</ce:surname> <ce:given-name>Jurij</ce:given-name> </preferred-name></author><affiliation afid="60023955" country="svn" dptid="105412938"><organization>Department of Computer Science, Jožef Stefan Institute</organization><address-part>Jamova 39</address-part><city-group>Ljubljana</city-group><affiliation-id afid="60023955" dptid="105412938"/><country>Slovenia</country></affiliation></author-group><correspondence><person> <ce:initials>B.</ce:initials> <ce:indexed-name>Robic B.</ce:indexed-name> <ce:surname>Robič</ce:surname> </person><affiliation country="svn"><organization>Department of Computer Science, Jožef Stefan Institute</organization><address-part>Jamova 39</address-part><city-group>Ljubljana</city-group><country>Slovenia</country></affiliation></correspondence><abstracts><abstract original="y" xml:lang="eng"> <ce:para>The problem of area efficient mapping of dataflow program graphs onto a data-driven hexagonally connected array is examined. A particular mapping scheme is analyzed to show that, in general, it results in a low area utilization. An optimization method for reducing the hosting area, called graph compaction, is introduced. The method was inspired by dynamic physical systems. Two possible implementations, based on Iterative Improvement and Simulated Annealing algorithms are given. Several measures are defined for evaluating the quality of the graph compaction. Using basic mapping scheme augmented with graph compaction, bigger graphs can be mapped on a given array and the communication delay is reduced. The experimental results justify the use of graph compaction as an improvement of the main mapping scheme. © 1992.</ce:para> </abstract></abstracts><source srcid="26138" type="j"><sourcetitle>Parallel Computing</sourcetitle><sourcetitle-abbrev>Parallel Comput</sourcetitle-abbrev><issn type="print">01678191</issn><codencode>PACOE</codencode><volisspag> <voliss issue="3" volume="18"/> <pagerange first="297" last="311"/> </volisspag><publicationyear first="1992"/><publicationdate> <year>1992</year> <date-text>March 1992</date-text> </publicationdate></source><enhancement><classificationgroup><classifications type="CPXCLASS"> <classification>722</classification> <classification>723</classification> <classification>921</classification> <classification>922</classification> </classifications><classifications type="ASJC"> <classification>1712</classification> <classification>2614</classification> <classification>1708</classification> <classification>1705</classification> <classification>1704</classification> <classification>1702</classification> </classifications><classifications type="SUBJABBR"><classification>COMP</classification><classification>MATH</classification></classifications></classificationgroup></enhancement></head><tail><bibliography refcount="20"> <reference id="1"> <ref-info> <ref-title> <ref-titletext>Addressing routing and broadcasting in hexagonal mesh multiprocessors</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0025260272</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:indexed-name>Chen</ce:indexed-name> <ce:surname>Chen</ce:surname> <ce:given-name>M.-S</ce:given-name> </author> <author seq="2"> <ce:indexed-name>Shin</ce:indexed-name> <ce:surname>Shin</ce:surname> <ce:given-name>K.G</ce:given-name> </author> <author seq="3"> <ce:indexed-name>Kandlur</ce:indexed-name> <ce:surname>Kandlur</ce:surname> <ce:given-name>D.D</ce:given-name> </author> </ref-authors> <ref-sourcetitle>IEEE Transactions on Computers</ref-sourcetitle> <ref-publicationyear first="1990"/> <ref-volisspag> <voliss issue="1" volume="100-139"/> <pagerange first="10" last="18"/> </ref-volisspag> </ref-info> </reference> <reference id="2"> <ref-info> <ref-title> <ref-titletext>Data flow program graphs</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0020087077</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:indexed-name>Davis</ce:indexed-name> <ce:surname>Davis</ce:surname> <ce:given-name>A.L</ce:given-name> </author> <author seq="2"> <ce:indexed-name>Keller</ce:indexed-name> <ce:surname>Keller</ce:surname> <ce:given-name>R.M</ce:given-name> </author> </ref-authors> <ref-sourcetitle>IEEE Comput.</ref-sourcetitle> <ref-publicationyear first="1982"/> <ref-volisspag> <voliss issue="2" volume="15"/> <pagerange first="26" last="41"/> </ref-volisspag> </ref-info> </reference> <reference id="3"> <ref-info> <ref-title> <ref-titletext>Data flow supercomputers</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0019079721</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:indexed-name>Dennis</ce:indexed-name> <ce:surname>Dennis</ce:surname> <ce:given-name>J.B</ce:given-name> </author> </ref-authors> <ref-sourcetitle>IEEE Comput.</ref-sourcetitle> <ref-publicationyear first="1980"/> <ref-volisspag> <voliss issue="11" volume="13"/> <pagerange first="48" last="56"/> </ref-volisspag> </ref-info> </reference> <reference id="4"> <ref-info> <ref-title> <ref-titletext>ACCEL Automated Circuit Card Etching Layout</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">33947405538</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:indexed-name>Fisk</ce:indexed-name> <ce:surname>Fisk</ce:surname> <ce:given-name>C.J</ce:given-name> </author> <author seq="2"> <ce:indexed-name>Caskey</ce:indexed-name> <ce:surname>Caskey</ce:surname> <ce:given-name>D.L</ce:given-name> </author> <author seq="3"> <ce:indexed-name>West</ce:indexed-name> <ce:surname>West</ce:surname> <ce:given-name>L.E</ce:given-name> </author> </ref-authors> <ref-sourcetitle>Proceedings of the IEEE</ref-sourcetitle> <ref-publicationyear first="1967"/> <ref-volisspag> <voliss volume="55"/> <pagerange first="1971" last="1982"/> </ref-volisspag> <ref-text>2nd ed., (11)</ref-text> </ref-info> </reference> <reference id="5"> <ref-info> <ref-title> <ref-titletext>Embedding tree structures in VLSI hexagonal arrays</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0021204358</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:indexed-name>Gordon</ce:indexed-name> <ce:surname>Gordon</ce:surname> <ce:given-name>D</ce:given-name> </author> <author seq="2"> <ce:indexed-name>Koren</ce:indexed-name> <ce:surname>Koren</ce:surname> <ce:given-name>I</ce:given-name> </author> <author seq="3"> <ce:indexed-name>Silberman</ce:indexed-name> <ce:surname>Silberman</ce:surname> <ce:given-name>G.M</ce:given-name> </author> </ref-authors> <ref-sourcetitle>IEEE Transactions on Computers</ref-sourcetitle> <ref-publicationyear first="1984"/> <ref-volisspag> <voliss issue="1" volume="100-133"/> <pagerange first="104" last="107"/> </ref-volisspag> </ref-info> </reference> <reference id="6"> <ref-info> <ref-title> <ref-titletext>An algorithm for drawing general undirected graphs</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0024640140</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:indexed-name>Kamada</ce:indexed-name> <ce:surname>Kamada</ce:surname> <ce:given-name>T</ce:given-name> </author> <author seq="2"> <ce:indexed-name>Kaway</ce:indexed-name> <ce:surname>Kaway</ce:surname> <ce:given-name>S</ce:given-name> </author> </ref-authors> <ref-sourcetitle>Inform. Processing Letters</ref-sourcetitle> <ref-publicationyear first="1989"/> <ref-volisspag> <voliss issue="1" volume="31"/> <pagerange first="7" last="15"/> </ref-volisspag> </ref-info> </reference> <reference id="7"> <ref-info> <ref-title> <ref-titletext>Japanese three-dimensional device project</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0039964149</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:indexed-name>Kokubu</ce:indexed-name> <ce:surname>Kokubu</ce:surname> <ce:given-name>A</ce:given-name> </author> </ref-authors> <ref-sourcetitle>Preconference Tutorial 13th Internat. Symp. Comp. Arch.</ref-sourcetitle> <ref-publicationyear first="1986"/> <ref-volisspag> <pagerange first="1" last="29"/> </ref-volisspag> </ref-info> </reference> <reference id="8"> <ref-info> <ref-title> <ref-titletext>A data-driven VLSI array for arbitrary algorithms</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0024088366</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:indexed-name>Koren</ce:indexed-name> <ce:surname>Koren</ce:surname> <ce:given-name>I</ce:given-name> </author> <author seq="2"> <ce:indexed-name>Mendelson</ce:indexed-name> <ce:surname>Mendelson</ce:surname> <ce:given-name>B</ce:given-name> </author> <author seq="3"> <ce:indexed-name>Peled</ce:indexed-name> <ce:surname>Peled</ce:surname> <ce:given-name>I</ce:given-name> </author> <author seq="4"> <ce:indexed-name>Silberman</ce:indexed-name> <ce:surname>Silberman</ce:surname> <ce:given-name>G.M</ce:given-name> </author> </ref-authors> <ref-sourcetitle>IEEE Comput.</ref-sourcetitle> <ref-publicationyear first="1988"/> <ref-volisspag> <voliss issue="10" volume="21"/> <pagerange first="30" last="43"/> </ref-volisspag> </ref-info> </reference> <reference id="9"> <ref-info> <ref-title> <ref-titletext>The concept and implementation of data-driven processor arrays</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0023386582</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:indexed-name>Koren</ce:indexed-name> <ce:surname>Koren</ce:surname> <ce:given-name>I</ce:given-name> </author> <author seq="2"> <ce:indexed-name>Peled</ce:indexed-name> <ce:surname>Peled</ce:surname> <ce:given-name>I</ce:given-name> </author> </ref-authors> <ref-sourcetitle>IEEE Comput.</ref-sourcetitle> <ref-publicationyear first="1987"/> <ref-volisspag> <voliss issue="7" volume="20"/> <pagerange first="102" last="103"/> </ref-volisspag> </ref-info> </reference> <reference id="10"> <ref-info> <ref-title> <ref-titletext>A direct mapping of algorithms onto VLSI processing arrays based on the data flow approach</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0020590217</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:indexed-name>Koren</ce:indexed-name> <ce:surname>Koren</ce:surname> <ce:given-name>I</ce:given-name> </author> <author seq="2"> <ce:indexed-name>Silberman</ce:indexed-name> <ce:surname>Silberman</ce:surname> <ce:given-name>G.M</ce:given-name> </author> </ref-authors> <ref-sourcetitle>Proc. 1983 Internat. Conf. Parallel Processing</ref-sourcetitle> <ref-publicationyear first="1983"/> <ref-volisspag> <pagerange first="335" last="337"/> </ref-volisspag> </ref-info> </reference> <reference id="11"> <ref-info> <refd-itemidlist> <itemid idtype="SGR">0003859414</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:indexed-name>Kung</ce:indexed-name> <ce:surname>Kung</ce:surname> <ce:given-name>S.Y</ce:given-name> </author> </ref-authors> <ref-sourcetitle>VLSI Array Processors</ref-sourcetitle> <ref-publicationyear first="1988"/> <ref-text>Prentice-Hall, Englewood Cliffs, NJ</ref-text> </ref-info> </reference> <reference id="12"> <ref-info> <ref-title> <ref-titletext>Comparing quenching and slow simulated annealing on the mapping problem</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">30244457333</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:indexed-name>Lee</ce:indexed-name> <ce:surname>Lee</ce:surname> <ce:given-name>C</ce:given-name> </author> <author seq="2"> <ce:indexed-name>Bic</ce:indexed-name> <ce:surname>Bic</ce:surname> <ce:given-name>L</ce:given-name> </author> </ref-authors> <ref-sourcetitle>Proc. 3rd Annual Parallel Proc. Symp.</ref-sourcetitle> <ref-publicationyear first="1989"/> <ref-volisspag> <pagerange first="671" last="685"/> </ref-volisspag> </ref-info> </reference> <reference id="13"> <ref-info> <ref-title> <ref-titletext>Mapping data flow programs on a VLSI array of processors</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0023209763</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:indexed-name>Mendelson</ce:indexed-name> <ce:surname>Mendelson</ce:surname> <ce:given-name>B</ce:given-name> </author> <author seq="2"> <ce:indexed-name>Silberman</ce:indexed-name> <ce:surname>Silberman</ce:surname> <ce:given-name>G.M</ce:given-name> </author> </ref-authors> <ref-sourcetitle>Proc. 14th Annual Internat. Symp. Comp. Arch.</ref-sourcetitle> <ref-publicationyear first="1987"/> <ref-volisspag> <pagerange first="72" last="80"/> </ref-volisspag> <ref-text>2nd ed.</ref-text> </ref-info> </reference> <reference id="14"> <ref-info> <ref-title> <ref-titletext>The honeycomb architecture</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0344611417</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:indexed-name>Milutinovic</ce:indexed-name> <ce:surname>Milutinović</ce:surname> <ce:given-name>D</ce:given-name> </author> <author seq="2"> <ce:indexed-name>Milutinovic</ce:indexed-name> <ce:surname>Milutinović</ce:surname> <ce:given-name>V</ce:given-name> </author> <author seq="3"> <ce:indexed-name>Soucek</ce:indexed-name> <ce:surname>Souček</ce:surname> <ce:given-name>B</ce:given-name> </author> </ref-authors> <ref-sourcetitle>IEEE Comput.</ref-sourcetitle> <ref-publicationyear first="1987"/> <ref-volisspag> <voliss issue="4" volume="20"/> <pagerange first="81" last="83"/> </ref-volisspag> </ref-info> </reference> <reference id="15"> <ref-info> <ref-title> <ref-titletext>An optimization method for mapping algorithms onto honeycomb architecture</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">84909854999</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:indexed-name>Robic</ce:indexed-name> <ce:surname>Robić</ce:surname> <ce:given-name>B</ce:given-name> </author> <author seq="2"> <ce:indexed-name>Kolbezen</ce:indexed-name> <ce:surname>Kolbezen</ce:surname> <ce:given-name>P</ce:given-name> </author> </ref-authors> <ref-sourcetitle>Proc. 9th IASTED Internat. Symp. Applied Informatics</ref-sourcetitle> <ref-publicationyear first="1991"/> <ref-volisspag> <pagerange first="367" last="370"/> </ref-volisspag> </ref-info> </reference> <reference id="16"> <ref-info> <ref-title> <ref-titletext>Graph compactor for mapping of algorithms on VLSI processor arrays</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">84909830682</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:indexed-name>Robic</ce:indexed-name> <ce:surname>Robič</ce:surname> <ce:given-name>B</ce:given-name> </author> <author seq="2"> <ce:indexed-name>Kolbezen</ce:indexed-name> <ce:surname>Kolbezen</ce:surname> <ce:given-name>P</ce:given-name> </author> <author seq="3"> <ce:indexed-name>Silc</ce:indexed-name> <ce:surname>Silc</ce:surname> <ce:given-name>J</ce:given-name> </author> </ref-authors> <ref-sourcetitle>ISMM Internat. Workshop Parallel Computing</ref-sourcetitle> <ref-publicationyear first="1991"/> <ref-volisspag> <pagerange first="198" last="200"/> </ref-volisspag> <ref-text>2nd ed.</ref-text> </ref-info> </reference> <reference id="17"> <ref-info> <ref-title> <ref-titletext>On reducing the dataflow-graph hosting area</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0026392909</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:indexed-name>Robic</ce:indexed-name> <ce:surname>Robič</ce:surname> <ce:given-name>B</ce:given-name> </author> <author seq="2"> <ce:indexed-name>Silc</ce:indexed-name> <ce:surname>Šilc</ce:surname> <ce:given-name>J</ce:given-name> </author> <author seq="3"> <ce:indexed-name>Blaznik</ce:indexed-name> <ce:surname>Blaznik</ce:surname> <ce:given-name>P</ce:given-name> </author> <author seq="4"> <ce:indexed-name>Kolbezen</ce:indexed-name> <ce:surname>Kolbezen</ce:surname> <ce:given-name>P</ce:given-name> </author> </ref-authors> <ref-sourcetitle>Proc. 5th IEEE Annual European Comp. Conf.-CompEuro</ref-sourcetitle> <ref-publicationyear first="1991"/> <ref-volisspag> <pagerange first="138" last="142"/> </ref-volisspag> </ref-info> </reference> <reference id="18"> <ref-info> <ref-title> <ref-titletext>A random, distributed algorithm to embed trees in partially faluty processor arrays</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0026153332</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:indexed-name>Sitaram</ce:indexed-name> <ce:surname>Sitaram</ce:surname> <ce:given-name>D</ce:given-name> </author> <author seq="2"> <ce:indexed-name>Koren</ce:indexed-name> <ce:surname>Koren</ce:surname> <ce:given-name>I</ce:given-name> </author> <author seq="3"> <ce:indexed-name>Krishna</ce:indexed-name> <ce:surname>Krishna</ce:surname> <ce:given-name>C.M</ce:given-name> </author> </ref-authors> <ref-sourcetitle>J. Parallel Distributed Comput.</ref-sourcetitle> <ref-publicationyear first="1991"/> <ref-volisspag> <voliss issue="1" volume="12"/> <pagerange first="1" last="11"/> </ref-volisspag> </ref-info> </reference> <reference id="19"> <ref-info> <refd-itemidlist> <itemid idtype="SGR">0003533473</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:indexed-name>van Laarhoven</ce:indexed-name> <ce:surname>van Laarhoven</ce:surname> <ce:given-name>P.J.M</ce:given-name> </author> <author seq="2"> <ce:indexed-name>Aarts</ce:indexed-name> <ce:surname>Aarts</ce:surname> <ce:given-name>E.H.L</ce:given-name> </author> </ref-authors> <ref-sourcetitle>Simulated Annealing: Theory and Applications</ref-sourcetitle> <ref-publicationyear first="1987"/> <ref-text>Kluwer, Dordrecht</ref-text> </ref-info> </reference> <reference id="20"> <ref-info> <ref-title> <ref-titletext>Architectural improvements for data-driven VLSI processing arrays</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">84909826528</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:indexed-name>Weiss</ce:indexed-name> <ce:surname>Weiss</ce:surname> <ce:given-name>S</ce:given-name> </author> <author seq="2"> <ce:indexed-name>Spillinger</ce:indexed-name> <ce:surname>Spillinger</ce:surname> <ce:given-name>I</ce:given-name> </author> <author seq="3"> <ce:indexed-name>Silberman</ce:indexed-name> <ce:surname>Silberman</ce:surname> <ce:given-name>G.M</ce:given-name> </author> </ref-authors> <ref-sourcetitle>Proc. FPCA'89</ref-sourcetitle> <ref-publicationyear first="1989"/> <ref-volisspag> <pagerange first="243" last="259"/> </ref-volisspag> </ref-info> </reference> </bibliography></tail></bibrecord></item></abstracts-retrieval-response>