
#Circuit Summary:
#---------------
#number of inputs = 41
#number of outputs = 32
#number of gates = 554
#number of wires = 595
#atpg: cputime for reading in circuit ../sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c499.ckt: 0.0s 0.0s
#number of equivalent faults = 1278
#atpg: cputime for generating fault list ../sample_circuits/c499.ckt: 0.0s 0.0s
T'10000000000000001000000010010000111100110'
T'00000000000000001000000010000001011000000'
T'01000000000001000000000000000000101100010'
T'00000000000000001000000000000100000011101'
T'10100000000000001000100100000000001110100'
T'10110000000000001001100000010000110100100'
T'10001000010100001000000010000100001110100'
T'01001100100100001110001010000000010100100'
T'10111010100000001000100000000010101000010'
T'10111011000000001010100001000000001110100'
T'10110001101000001000000000001001101011110'
T'10000100100010001000000010001000111101100'
T'10111000101110101000100000000000110010110'
T'10111000101110111000100000000000001010100'
T'00000000000000000100000000000100101111000'
T'10100010100000000100110000000000001011110'
T'10001000000000011011100110100000101011110'
T'00000000000000001000000000000100000001001'
T'00000000000000000100000000001000000000101'
T'01000000000010000000000000000000110100110'
T'00000000000000000001000000001000000010011'
T'00010000000010000000000000000000000100001'
T'00100000000010000000000000000000001000001'
T'01000000000010000000000000000000010000001'
T'10000000000001000000000000000000111000001'
T'00010000100000000000100000001011100100001'
T'00000000000000000001000010010001010101010'
T'00000000000000000010000010100010001100100'
T'00000000000000001000000000001100001110010'
T'00000000000000001000000000000100001100000'
T'00000000000000000100000011000100101110010'
T'00000000000000001000000011001000000001000'
T'00100000100000001000000010110000001000001'
T'11000000000001001000101110000000100000011'
T'00000000000000001000101000001000100000110'
T'00000000000000000010101000001000001111010'
T'00000000000000001000110000001000001111010'
T'00000000000000000100110000001000110010000'
T'10000000000001001011000010110000100000001'
T'10000000000001001100000011000000100000001'
T'00001000000010110001000010000000000000011'
T'00010000100100010000000000000000110101000'
T'10000000000000100000000000000000011000100'
T'00100000101000100000000000000000110111110'
T'00001000000011000001000000000000000101011'
T'01000000110001000000000000000000101101000'
T'10000000110010000000000000000000000010100'
T'10000000101100000010000010000000000000101'
T'10001010000010000000000000000000000110100'
T'10001100000010000000000000000000001000010'
T'01001100000010000000000000000000110010010'
T'10000000000000001010000010000000000111101'
T'10000000100000000100000000001000000001001'
T'10010000100000000000100000000000100100011'
T'10100000100000001000000000000000011000011'
T'01000000000010001000000010000000011000001'
T'11000000010000001000100110000000110000001'
T'10000000000000001000010010000000110000011'
T'10001001000010000000000000000000101100100'
T'10000100100000001000000000000000000110001'
T'00010000100110000000000000000000000100010'
T'00001000000010100001000010000000000100011'
T'00100000101010000000000000000000000010110'
T'10100000000010001000000000100000101000001'
T'10000000010000001000001010000000100000011'
T'10000000001000001010000000001000000001101'
T'10000010100000001000000001000000000110001'
T'01000000000010001000100010001000011000001'
T'10001000100010000100000000001000000001001'
T'00001000000010000001000000000000011011110'
T'00100000000000001000000010000000100100100'
T'00010000000000000000100000001000110001000'
T'00100000000000000000000000001000010000010'
T'00001000100000000000100010000000111001010'

#number of aborted faults = 50

#number of redundant faults = 0

#number of calling podem1 = 124

#total number of backtracks = 2502

#FAULT COVERAGE RESULTS :
#number of test vectors = 74
#total number of gate faults (uncollapsed) = 2390
#total number of detected faults = 2280
#total gate fault coverage = 95.40%
#number of equivalent gate faults (collapsed) = 1278
#number of equivalent detected faults = 1233
#equivalent gate fault coverage = 96.48%

#atpg: cputime for test pattern generation ../sample_circuits/c499.ckt: 0.1s 0.1s
