$date
	Thu Aug 24 18:30:52 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Or_tb $end
$var wire 1 ! o0 $end
$var reg 1 " a0 $end
$var reg 1 # a1 $end
$scope module or1 $end
$var wire 1 " in_a $end
$var wire 1 # in_b $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
0!
$end
#10
1!
1#
#20
1"
#30
0#
#40
