<profile>

<section name = "Vivado HLS Report for 'dct_Loop_Xpose_Col_Outer_Loop_proc'" level="0">
<item name = "Date">Mon Jun 13 11:45:34 2016
</item>
<item name = "Version">2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)</item>
<item name = "Project">dct_prj</item>
<item name = "Solution">solution6</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.68, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">66, 66, 66, 66, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop">64, 64, 2, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 45</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 20</column>
<column name="Register">-, -, 30, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_171_p2">+, 0, 0, 4, 4, 1</column>
<column name="indvar_flatten_next_fu_110_p2">+, 0, 0, 7, 7, 1</column>
<column name="j_fu_116_p2">+, 0, 0, 4, 4, 1</column>
<column name="tmp_1_fu_160_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp_2_fu_191_p2">+, 0, 0, 8, 8, 8</column>
<column name="exitcond_flatten_fu_104_p2">icmp, 0, 0, 3, 7, 8</column>
<column name="exitcond_i2_fu_122_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="ap_sig_78">or, 0, 0, 1, 1, 1</column>
<column name="i_3_i_mid2_fu_128_p3">select, 0, 0, 4, 1, 1</column>
<column name="tmp_1_mid2_v_fu_136_p3">select, 0, 0, 4, 1, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 4, 1, 4</column>
<column name="i_3_i_reg_93">4, 2, 4, 8</column>
<column name="indvar_flatten_reg_71">7, 2, 7, 14</column>
<column name="j_1_i_phi_fu_86_p4">4, 2, 4, 8</column>
<column name="j_1_i_reg_82">4, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_202">1, 0, 1, 0</column>
<column name="i_3_i_mid2_reg_211">4, 0, 4, 0</column>
<column name="i_3_i_reg_93">4, 0, 4, 0</column>
<column name="indvar_flatten_reg_71">7, 0, 7, 0</column>
<column name="j_1_i_reg_82">4, 0, 4, 0</column>
<column name="tmp_1_mid2_v_reg_216">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct_Loop_Xpose_Col_Outer_Loop_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct_Loop_Xpose_Col_Outer_Loop_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct_Loop_Xpose_Col_Outer_Loop_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct_Loop_Xpose_Col_Outer_Loop_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dct_Loop_Xpose_Col_Outer_Loop_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct_Loop_Xpose_Col_Outer_Loop_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct_Loop_Xpose_Col_Outer_Loop_proc, return value</column>
<column name="col_outbuf_i_address0">out, 6, ap_memory, col_outbuf_i, array</column>
<column name="col_outbuf_i_ce0">out, 1, ap_memory, col_outbuf_i, array</column>
<column name="col_outbuf_i_q0">in, 16, ap_memory, col_outbuf_i, array</column>
<column name="buf_2d_out_address0">out, 6, ap_memory, buf_2d_out, array</column>
<column name="buf_2d_out_ce0">out, 1, ap_memory, buf_2d_out, array</column>
<column name="buf_2d_out_we0">out, 1, ap_memory, buf_2d_out, array</column>
<column name="buf_2d_out_d0">out, 16, ap_memory, buf_2d_out, array</column>
</table>
</item>
</section>
</profile>
