Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 30 20:13:31 2018
| Host         : DESKTOP-7JLTO9Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7vx690t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   386 |
| Unused register locations in slices containing registers |   964 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            8 |
|      4 |            7 |
|      6 |            3 |
|      8 |           17 |
|     10 |           29 |
|     12 |            4 |
|     14 |            3 |
|    16+ |          315 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6934 |         1061 |
| No           | No                    | Yes                    |             246 |           39 |
| No           | Yes                   | No                     |           10158 |         1659 |
| Yes          | No                    | No                     |           14814 |         2111 |
| Yes          | No                    | Yes                    |             868 |          117 |
| Yes          | Yes                   | No                     |            3792 |          575 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                        Clock Signal                                                        |                                                                                                                Enable Signal                                                                                                                |                                                                                              Set/Reset Signal                                                                                              | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             |                                                                                                                                                                                                                                             | design_1_i/AP_CTRL/inst/ap_start_i_2_n_0                                                                                                                                                                   |                1 |              2 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/reader/rTxnOffLastValid                                                                                                                           |                                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/FSM_onehot_fsm_reg_n_0_[1]                                                                                                            |                1 |              2 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/rMaxPayloadTrain0_n_0                                                                                    |                1 |              2 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/rMaxPayloadShift0_n_0                                                                                    |                1 |              2 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                         | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_2                                                                                                                      |                1 |              2 |
|  design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/wDirSet |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/wDirClr                                                                                 |                1 |              2 |
|  design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/wDirSet     |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/wDirClr                                                                                     |                1 |              2 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/tx_mux_inst/req_ack_fifo/mem/E[0]                                                                                                                                                    |                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                              |                                                                                                                                                                                                                                             |                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          |                                                                                                                                                                                                                                             | design_1_i/inv/Res[0]                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/Q[0]                                                                                                                                                              |                1 |              4 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/PCIE/inst/pcie_top_i/pcie_7vx_i/user_reset_int_reg_0                                                                                                                                 |                2 |              4 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy_reg[1]                                                                                                        |                1 |              4 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/PCIE/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]_i_1_n_0                                                                                                                |                1 |              4 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/tmp_14_i_reg_1028[2]_i_1__0_n_4                                                                                                                                         |                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Riffa2Axis_inst/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                       | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Riffa2Axis_inst/addra[11]_i_3__0_n_0                                                                                                                                 |                1 |              6 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_342/tmp_14_i_reg_10280                                                                                                                                                      |                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/_wTxMuxSelectReady                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][0]          |                2 |              8 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/reset_extender_inst/rst_counter/E[0]                                                                                                                                                 | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/reg_inst/chnl_output_register/pipeline_inst/rCtrValue_reg[3][0]                                                                                     |                1 |              8 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Mat2AXIvideo_U0/E[0]                                                                                                                                                                                            | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/grp_scaled_fixed2ieee_fu_218/SR[0]                                                                                                     |                1 |              8 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][32]_0                                                                          |                1 |              8 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/writer/RST0                                                                                                      |                1 |              8 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/writer/rMaxPayloadShift[2]                                                                                       |                1 |              8 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/tx_mux_inst/tx_mux_128_inst/rCapState[3]_i_1_n_0                                                                                                                                     | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                              |                1 |              8 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/PCIE/inst/pcie_top_i/pcie_init_ctrl_7vx_i/data0                                                                                                                                      |                2 |              8 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/_wTxMuxSelectReady                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][0]          |                2 |              8 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/tmp_145_loc_channel_U/U_fifo_w2_d2_A_ram/shiftReg_ce                                                                                                                                                            |                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/meta_DW1_register/SR[0]                                                                            |                1 |              8 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/output_pipeline/pipeline_inst/rDone_reg[0]                                                         |                1 |              8 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/ref_4oPi_table_100_V_U/sin_or_cos_float_dEe_rom_U/E[0]                                                                                                                  | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/tmp_13_reg_1012[3]_i_1__0_n_4                                                                                                          |                2 |              8 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][33]                                                                            |                1 |              8 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_342/ref_4oPi_table_100_V_U/sin_or_cos_float_dEe_rom_U/E[0]                                                                                                                  | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_342/tmp_13_reg_1012[3]_i_1_n_4                                                                                                             |                2 |              8 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/reader/RST00_out                                                                                                 |                2 |              8 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/PCIE/inst/pcie_top_i/pcie_7vx_i/cfg_max_read_req[2]                                                                                                                                  |                2 |              8 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/reorderQueue/data_output/rTag                                                                                                                                                        | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                              |                1 |             10 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/PCIE/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_mgmt_reset_timer                                                                                                                                                        | design_1_i/RIFFA_AXIS/PCIE/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_mgmt_reset_timer[4]_i_1_n_0                                                                                                            |                1 |             10 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                         | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_8                                                                                                                      |                3 |             10 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].perfifo_ctr_inst/rCtrValue                                        | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/rst_shiftreg/wShiftRegRst[0]                                                                       |                2 |             10 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/tx_mux_inst/tx_mux_128_inst/WEA                                                                                                                                                      | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                              |                1 |             10 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_trans_inst/rc/rst_counter/wEnable                                                                                               | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_trans_inst/rc/rst_counter/rCtrValue[4]_i_1__7_n_0                                              |                1 |             10 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_trans_inst/rc/rst_counter/wEnable                                                                                               | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_trans_inst/rc/rst_counter/rCtrValue[4]_i_1__8_n_0                                              |                1 |             10 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/_wTxMuxSelectReady                                             |                                                                                                                                                                                                            |                2 |             10 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_pipeline_inst_/pipeline_inst/E[0]                            | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/rst_shiftreg/wShiftRegRst[0]                                                                       |                1 |             10 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/reorderQueue/data_output/rTagCurr_0                                                                                                                                                  |                                                                                                                                                                                                            |                1 |             10 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/writer/rLen[4]_i_1__1_n_0                                                                                        |                2 |             10 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                              | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/index                                                                                                                                                       | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                         |                1 |             10 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].perfifo_ctr_inst/rCtrValue                                        | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/rst_shiftreg/wShiftRegRst[0]                                                                       |                1 |             10 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Axis2Riffa_inst/state                                                                                                                                                                                 | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Axis2Riffa_inst/len[24]_i_3_n_0                                                                                                                                      |                2 |             10 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].perfifo_ctr_inst/rCtrValue                                        | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/rst_shiftreg/wShiftRegRst[0]                                                                       |                2 |             10 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                              | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/index                                                                                                                                                       | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                         |                2 |             10 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/_wTxMuxSelectReady                                             |                                                                                                                                                                                                            |                2 |             10 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].perfifo_ctr_inst/rCtrValue                                        | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/rst_shiftreg/wShiftRegRst[0]                                                                       |                1 |             10 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                              | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/index                                                                                                                                                       | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                         |                2 |             10 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_pipeline_inst_/pipeline_inst/E[0]                            | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/rst_shiftreg/wShiftRegRst[0]                                                                       |                1 |             10 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                         | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_10                                                                                                                     |                2 |             10 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                              | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/index                                                                                                                                                       | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                         |                2 |             10 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                              | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/index                                                                                                                                                       | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                         |                1 |             10 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                              | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index                                                                                                                                                       | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                         |                2 |             10 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].perfifo_ctr_inst/rCtrValue                                        | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/rst_shiftreg/wShiftRegRst[0]                                                                       |                2 |             10 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                              | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/index                                                                                                                                                       | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                         |                1 |             10 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                              | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/index                                                                                                                                                       | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                         |                2 |             10 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/reader/rLen[4]_i_1__0_n_0                                                                                        |                1 |             10 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_pipeline_inst_/pipeline_inst/E[0]                            | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/rst_shiftreg/wShiftRegRst[0]                                                                       |                1 |             10 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                              | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1__0_n_0                                                                                 | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                         |                3 |             12 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/rRST                                                                                               |                1 |             12 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/reorderQueue/data_output/rShift_1                                                                                                                                                    | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                              |                2 |             12 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                              | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1_n_0                                                                                    | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                         |                2 |             12 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/grp_scaled_fixed2ieee_fu_218/ap_CS_fsm_state3                                                                                                                           |                                                                                                                                                                                                            |                2 |             14 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             |                                                                                                                                                                                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                                                                  |                2 |             14 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_342/grp_scaled_fixed2ieee_fu_218/ap_CS_fsm_state3                                                                                                                           |                                                                                                                                                                                                            |                2 |             14 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                         | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_4                                                                                                                      |                3 |             16 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/writer/rTxState[7]_i_2_n_0                                                                                                                        | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/monitor/rTxState_reg[0][0]                                                                                       |                3 |             16 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                    |                4 |             16 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/tx_mux_inst/tx_mux_128_inst/WEA                                                                                                                                                      |                                                                                                                                                                                                            |                1 |             16 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Block_Mat_exit2628_p_U0/grp_Mat2Array2D_fu_58/ap_enable_reg_pp0_iter00                                                                                                                                          |                                                                                                                                                                                                            |                2 |             16 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                    |                3 |             16 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_load_B                                                                                                                                                                |                                                                                                                                                                                                            |                2 |             16 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_load_A                                                                                                                                                                |                                                                                                                                                                                                            |                2 |             16 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Array2D2Mat_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                         |                                                                                                                                                                                                            |                3 |             16 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_load_B                                                                                                                                                                |                                                                                                                                                                                                            |                2 |             16 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/PCIE/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o1                                                                                                       |                2 |             16 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_load_A                                                                                                                                                                |                                                                                                                                                                                                            |                1 |             16 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_342/grp_scaled_fixed2ieee_fu_218/c_U/scaled_fixed2ieee_c_ram_U/c_ce0                                                                                                        |                                                                                                                                                                                                            |                4 |             16 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/grp_scaled_fixed2ieee_fu_218/c_U/scaled_fixed2ieee_c_ram_U/c_ce0                                                                                                        |                                                                                                                                                                                                            |                3 |             16 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Array2D2Mat_U0/pix_val_0_2_reg_4780                                                                                                                                                                             | design_1_i/ImageRotate/inst/Array2D2Mat_U0/pix_val_0_2_reg_478                                                                                                                                             |                4 |             16 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/reader/rRxState[7]_i_1_n_0                                                                                                                        | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/AR[0]                                                                                                            |                3 |             16 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/rState[7]_i_1_n_0                                                                                                                         | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/AR[0]                                                                                                            |                3 |             16 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/rState[7]_i_1__0_n_0                                                                                                                      | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/AR[0]                                                                                                            |                3 |             16 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                         | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_8                                                                                                                      |                5 |             18 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/reorderQueue/data_output/rWords[7]_i_1__1_n_0                                                                                                                                        |                                                                                                                                                                                                            |                4 |             18 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/AXIvideo2Mat_U0/ap_NS_fsm[3]                                                                                                                                                                                    |                                                                                                                                                                                                            |                3 |             18 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_sel2                                                                                                                                                                  |                                                                                                                                                                                                            |                3 |             18 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                         | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_8                                                                                                                      |                5 |             18 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/gen_stages[1].rData_reg[1][6]_0[0]                                                              | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][6]_0        |                3 |             20 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/rMemory_reg_0_0[0]                                                      | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/rst_shiftreg/wShiftRegRst[0]                                                                       |                2 |             20 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/AXIvideo2Mat_U0/eol_2_i_reg_243[0]_i_1_n_4                                                                                                                                                                      |                                                                                                                                                                                                            |                5 |             20 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/AXIvideo2Mat_U0/eol_reg_195                                                                                                                                                                                     |                                                                                                                                                                                                            |                4 |             20 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/E[0]                                                                                        | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/rst_shiftreg/wShiftRegRst[0]                                                                       |                2 |             20 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/writer/rAckCount[9]_i_1_n_0                                                                                      |                3 |             20 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/rMemory_reg_0_0[0]                                                      | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/rst_shiftreg/wShiftRegRst[0]                                                                       |                4 |             20 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/E[0]                                                                                        | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/rst_shiftreg/wShiftRegRst[0]                                                                       |                3 |             20 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/PCIE/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]                                                                                                                        |                5 |             20 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                         | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_9                                                                                                                      |                5 |             20 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                         | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_2                                                                                                                      |                6 |             20 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/reorderQueue/data_output/rDataAddr                                                                                                                                                   | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                              |                4 |             20 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/rAckCount_reg[0][0]                                                                                              |                3 |             22 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/rAckCount_reg[0]_0[0]                                                                                            |                3 |             22 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                         | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_9                                                                                                                      |                6 |             22 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/monitor/_rState                                                                                                                                   | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/AR[0]                                                                                                            |                4 |             24 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/tx_mux_inst/req_ack_fifo/mem/rRdPtr_reg[5]                                                                                                                                           | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                              |                2 |             24 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/tx_mux_inst/req_ack_fifo/mem/E[0]                                                                                                                                                    | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                              |                2 |             24 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/reader/_rMainState                                                                                                                                | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/AR[0]                                                                                                            |                4 |             24 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                         | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_4                                                                                                                      |                7 |             28 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                         | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_8                                                                                                                      |                8 |             28 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/sel                                                            | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[3].packet_valid_register/pipeline_inst/clear |                4 |             30 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/ap_CS_fsm_state14                                                                                                                                                                                     | design_1_i/ImageRotate/inst/Rotate_U0/x_assign_4_reg_2986                                                                                                                                                  |                5 |             30 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/ap_CS_fsm_state14                                                                                                                                                                                     | design_1_i/ImageRotate/inst/Rotate_U0/x_assign_3_reg_2980                                                                                                                                                  |                5 |             30 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__2_n_0                                                                                                                           |                                                                                                                                                                                                            |                7 |             30 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__4_n_0                                                                                                                           |                                                                                                                                                                                                            |                4 |             30 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__6_n_0                                                                                                                           |                                                                                                                                                                                                            |                5 |             30 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__0_n_0                                                                                                                           |                                                                                                                                                                                                            |                4 |             30 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__1_n_0                                                                                                                           |                                                                                                                                                                                                            |                5 |             30 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__5_n_0                                                                                                                           |                                                                                                                                                                                                            |                6 |             30 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                            |                8 |             30 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/pcie_top_i/force_adapt_i/eq_state[3]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                            |                7 |             30 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__3_n_0                                                                                                                           |                                                                                                                                                                                                            |                5 |             30 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/sel                                                            | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/gen_data_input_regs[3].packet_valid_register/pipeline_inst/clear |                4 |             30 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Riffa2Axis_inst/i                                                                                                                                                                                     | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Riffa2Axis_inst/rows[31]_i_2_n_0                                                                                                                                     |                4 |             32 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/AXIvideo2Mat_U0/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                            |                7 |             32 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/reorderQueue/data_input/p_0_in[4]                                                                                                                   |                5 |             32 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Block_Mat_exit2628_p_U0/grp_Mat2Array2D_fu_58/tmp_58_reg_5580                                                                                                                                                   |                                                                                                                                                                                                            |                4 |             32 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/reorderQueue/WEA0__0                                                                                                                                                                 |                                                                                                                                                                                                            |                2 |             32 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Riffa2Axis_inst/i                                                                                                                                                                                     | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Riffa2Axis_inst/rows[15]_i_1_n_0                                                                                                                                     |                4 |             32 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/reorderQueue/data_input/rFinish[31]_i_1_n_0                                                                                                         |                6 |             32 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Array2D2Mat_U0/shiftReg_ce                                                                                                                                                                                      |                                                                                                                                                                                                            |                7 |             32 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/tmp_37_reg_32690                                                                                                                                                                                      |                                                                                                                                                                                                            |                6 |             32 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/reorderQueue/data_input/p_1_in                                                                                                                                                       |                                                                                                                                                                                                            |                2 |             32 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/writer/_rMainState__4                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/AR[0]                                                                                                            |                8 |             32 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/sel                                                                                                                                                                                                   |                                                                                                                                                                                                            |                5 |             34 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/output_pipeline/pipeline_inst/E[0]                                                                                                  | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                              |                5 |             34 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Array2D2Mat_U0/idx_3_fu_921                                                                                                                                                                                     | design_1_i/ImageRotate/inst/Array2D2Mat_U0/ap_enable_reg_pp0_iter00                                                                                                                                        |                5 |             34 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Mat2AXIvideo_U0/t_V_3_reg_1510                                                                                                                                                                                  | design_1_i/ImageRotate/inst/Mat2AXIvideo_U0/t_V_3_reg_151                                                                                                                                                  |                5 |             34 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             |                                                                                                                                                                                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/ap_NS_fsm164_out                                                                                                                                                     |                5 |             34 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/ap_CS_fsm_state26                                                                                                                                                                                     | design_1_i/ImageRotate/inst/Rotate_U0/i_i_i_reg_307                                                                                                                                                        |                4 |             34 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/arr1_cols_c_U/U_fifo_w17_d3_A_ram/shiftReg_ce                                                                                                                                                                   |                                                                                                                                                                                                            |                3 |             34 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/Q[2]                                                                                                                                                                                                  |                                                                                                                                                                                                            |                7 |             34 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/arr1_rows_c_U/Block_Mat_exit2633_p_U0_arr1_rows_out_write                                                                                                                                                       | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/grp_scaled_fixed2ieee_fu_218/SR[0]                                                                                                     |                7 |             34 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/j_reg_3245[0]_i_1_n_4                                                                                                                                                                                 |                                                                                                                                                                                                            |                5 |             34 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             |                                                                                                                                                                                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/j5_i_i_reg_318[16]_i_1_n_4                                                                                                                                           |                5 |             34 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/PCIE/inst/user_reset                                                                                                                                                                 |                7 |             34 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/arr1_rows_c49_U/U_fifo_w17_d3_A_ram/shiftReg_ce                                                                                                                                                                 |                                                                                                                                                                                                            |                3 |             34 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/i_reg_30710                                                                                                                                                                                           |                                                                                                                                                                                                            |                5 |             34 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/i_2_reg_30460                                                                                                                                                                                         |                                                                                                                                                                                                            |                5 |             34 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/ap_CS_fsm_state22                                                                                                                                                                                     | design_1_i/ImageRotate/inst/Rotate_U0/i4_i_i_reg_296                                                                                                                                                       |                3 |             34 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Array2D2Mat_U0/Q[0]                                                                                                                                                                                             |                                                                                                                                                                                                            |                5 |             36 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Array2D2Mat_U0/ap_CS_fsm_state5                                                                                                                                                                                 | design_1_i/ImageRotate/inst/Array2D2Mat_U0/i_i_reg_155                                                                                                                                                     |                5 |             36 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Mat2AXIvideo_U0/i_V_reg_2430                                                                                                                                                                                    |                                                                                                                                                                                                            |                6 |             36 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Mat2AXIvideo_U0/ap_CS_fsm_state6                                                                                                                                                                                | design_1_i/ImageRotate/inst/Mat2AXIvideo_U0/t_V_reg_140                                                                                                                                                    |                3 |             36 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                         | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_8                                                                                                                      |                7 |             36 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                         | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_9                                                                                                                      |               10 |             38 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                         | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_10                                                                                                                     |               11 |             38 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/E[0]                                               | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/rst_shiftreg/wShiftRegRst[0]                                                                       |                6 |             40 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/monitor/rRAM_reg_1[0]                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/writer/rRdPtrPlus1_reg[1][0]                                                                                     |                6 |             40 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].input_pipeline_inst_/pipeline_inst/E[0]                           | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/rst_shiftreg/wShiftRegRst[0]                                                                       |                5 |             40 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].input_pipeline_inst_/pipeline_inst/E[0]                           | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/rst_shiftreg/wShiftRegRst[0]                                                                       |                6 |             40 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/E[0]                                               | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/rst_shiftreg/wShiftRegRst[0]                                                                       |                4 |             40 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/E[0]                                               | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/rst_shiftreg/wShiftRegRst[0]                                                                       |                4 |             40 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/E[0]                                               | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/rst_shiftreg/wShiftRegRst[0]                                                                       |                5 |             40 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/E[0]                                               | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/rst_shiftreg/wShiftRegRst[0]                                                                       |                3 |             40 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/E[0]                           | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/rst_shiftreg/wShiftRegRst[0]                                                                       |                5 |             40 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/rRdPtr0                                                                                                                               | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/writer/rRdPtrPlus1_reg[1][0]                                                                                     |                5 |             40 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/rMemory_reg[0]                 | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/rst_shiftreg/wShiftRegRst[0]                                                                       |                4 |             40 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/rMemory_reg_0[0]               | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/rst_shiftreg/wShiftRegRst[0]                                                                       |                4 |             40 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/E[0]                                               | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/rst_shiftreg/wShiftRegRst[0]                                                                       |                5 |             40 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/E[0]                                               | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/rst_shiftreg/wShiftRegRst[0]                                                                       |                6 |             40 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/E[0]                                               | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/rst_shiftreg/wShiftRegRst[0]                                                                       |                4 |             40 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/AR[0]                                                                                                            |                8 |             42 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/sel                                                                                                                                                        | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/converge_cnt[0]_i_1__12_n_0                                                                                               |                6 |             44 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/sel                                                                                                                                                        | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/converge_cnt[0]_i_1__14_n_0                                                                                               |                6 |             44 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                                                                                                                        | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt[0]_i_1__0_n_0                                                                                                |                6 |             44 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                                                                                                                        | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt[0]_i_1__2_n_0                                                                                                |                6 |             44 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                                                                                                                        | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt[0]_i_1__4_n_0                                                                                                |                6 |             44 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                                                                                                                        | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt[0]_i_1__6_n_0                                                                                                |                6 |             44 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/sel                                                                                                                                                        | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt[0]_i_1__8_n_0                                                                                                |                6 |             44 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_6                                                                                                                      |                6 |             44 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/sel                                                                                                                                                        | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/converge_cnt[0]_i_1__10_n_0                                                                                               |                6 |             44 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             |                                                                                                                                                                                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/ImageRotate_fdiv_mb6_U54/ImageRotate_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                                                                  |                7 |             44 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/sgListReader/E[0]                                                                                                                                 | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                    |                7 |             44 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/sgListReader/E[0]                                                                                                                                 | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                    |                7 |             44 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/WEA                                                                                                                                | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                    |                5 |             44 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/WEA                                                                                                                                | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                    |                5 |             44 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Riffa2Axis_inst/param                                                                                                                                                                                 | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Riffa2Axis_inst/rows[31]_i_2_n_0                                                                                                                                     |                5 |             46 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/writer/rRdPtrPlus1_reg[1][0]                                                                                     |               10 |             50 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Riffa2Axis_inst/rows[31]_i_1_n_0                                                                                                                                                                      | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Riffa2Axis_inst/rows[31]_i_2_n_0                                                                                                                                     |                8 |             50 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Riffa2Axis_inst/len_0                                                                                                                                                                                 | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Riffa2Axis_inst/addra[11]_i_3__0_n_0                                                                                                                                 |                7 |             50 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][77] | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][108]                                                                           |               14 |             50 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Axis2Riffa_inst/len                                                                                                                                                                                   | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Axis2Riffa_inst/len[24]_i_3_n_0                                                                                                                                      |                7 |             50 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          |                                                                                                                                                                                                                                             |                                                                                                                                                                                                            |               12 |             52 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/meta_DW1_register/wRxSrSop                                                                                                          |                                                                                                                                                                                                            |               13 |             54 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Axis2Riffa_inst/addra[15]_i_1_n_0                                                                                                                                                                     | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Axis2Riffa_inst/len[24]_i_3_n_0                                                                                                                                      |                7 |             56 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Riffa2Axis_inst/addra[11]_i_1_n_0                                                                                                                                                                     | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Riffa2Axis_inst/addra[11]_i_3__0_n_0                                                                                                                                 |                7 |             56 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/grp_sin_or_cos_float_s_fu_357_ap_start_reg_reg[1]                                                                                                                       |                                                                                                                                                                                                            |               11 |             56 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_342/cos_basis_reg_1130_reg[0]_0[0]                                                                                                                                          |                                                                                                                                                                                                            |               10 |             56 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/grp_scaled_fixed2ieee_fu_218/c_U/scaled_fixed2ieee_c_ram_U/E[0]                                                                                                         |                                                                                                                                                                                                            |               16 |             58 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_342/grp_scaled_fixed2ieee_fu_218/c_U/scaled_fixed2ieee_c_ram_U/E[0]                                                                                                         |                                                                                                                                                                                                            |               17 |             58 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rConsumedStable[31]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                            |                7 |             62 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/gate/countSync/sigAtoB/metaFF/E[0]                                                                                                                |                                                                                                                                                                                                            |                8 |             62 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Block_Mat_exit2628_p_U0/grp_Mat2Array2D_fu_58/ap_CS_fsm_state2                                                                                                                                                  |                                                                                                                                                                                                            |                9 |             62 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Block_Mat_exit2628_p_U0/grp_Mat2Array2D_fu_58/j_reg_1390                                                                                                                                                        | design_1_i/ImageRotate/inst/Block_Mat_exit2628_p_U0/grp_Mat2Array2D_fu_58/j_reg_139                                                                                                                        |                8 |             62 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/grp_scaled_fixed2ieee_fu_218/c_U/scaled_fixed2ieee_c_ram_U/ap_NS_fsm[1]                                                                                                 |                                                                                                                                                                                                            |               16 |             62 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/grp_scaled_fixed2ieee_fu_218/c_U/scaled_fixed2ieee_c_ram_U/ap_return_preg_reg[0]                                                                                        | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/grp_scaled_fixed2ieee_fu_218/SR[0]                                                                                                     |               15 |             62 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/RSTP                                                                                                                    |                8 |             62 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_342/grp_scaled_fixed2ieee_fu_218/c_U/scaled_fixed2ieee_c_ram_U/ap_NS_fsm[1]                                                                                                 |                                                                                                                                                                                                            |               15 |             62 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_342/grp_scaled_fixed2ieee_fu_218/c_U/scaled_fixed2ieee_c_ram_U/ap_return_preg_reg[0]                                                                                        | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/grp_scaled_fixed2ieee_fu_218/SR[0]                                                                                                     |               15 |             62 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Block_Mat_exit2628_p_U0/grp_Mat2Array2D_fu_58/ap_CS_fsm_state5                                                                                                                                                  | design_1_i/ImageRotate/inst/Block_Mat_exit2628_p_U0/grp_Mat2Array2D_fu_58/i_reg_128_0                                                                                                                      |                8 |             62 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/i___136_n_0                                                                                                                     |                9 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/i___135_n_0                                                                                                                     |               15 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/i___23_n_0                                                                                                                      |                8 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/i___22_n_0                                                                                                                      |                8 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/i___45_n_0                                                                                                                      |                9 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/i___46_n_0                                                                                                                      |                7 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/i__n_0                                                                                                                          |                8 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_6[0]                             |                                                                                                                                                                                                            |                5 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/reset_extender_inst/rst_shiftreg/rUse_reg[31][0]                                                                                                    |                5 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/_wTxcDataReady                 |                                                                                                                                                                                                            |               10 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/wRdTxDataReady                 |                                                                                                                                                                                                            |                5 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/reorderQueue/data_output/rClear                                                                                                                                                      | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                              |                7 |             64 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/AXIvideo2Mat_U0/sof_1_i_fu_840                                                                                                                                                                                  | design_1_i/ImageRotate/inst/AXIvideo2Mat_U0/t_V_4_reg_172                                                                                                                                                  |                8 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/E[0]                                                           |                                                                                                                                                                                                            |                8 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_2[0]                             |                                                                                                                                                                                                            |                6 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_3[0]                             |                                                                                                                                                                                                            |                8 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_8[0]                             |                                                                                                                                                                                                            |                5 |             64 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/ap_CS_fsm_state2                                                                                                                                                                                      |                                                                                                                                                                                                            |                7 |             64 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Array2D2Mat_U0/offset_3_fu_88                                                                                                                                                                                   | design_1_i/ImageRotate/inst/Array2D2Mat_U0/offset_3_fu_88[0]_i_1_n_4                                                                                                                                       |                8 |             64 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/ap_CS_fsm_state9                                                                                                                                                                                      |                                                                                                                                                                                                            |               16 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/reader/_rDoneLen                                                                                                                                  | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/AR[0]                                                                                                            |                8 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_4[0]                             |                                                                                                                                                                                                            |                6 |             64 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Riffa2Axis_inst/j                                                                                                                                                                                     | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Riffa2Axis_inst/rows[31]_i_2_n_0                                                                                                                                     |                8 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/reorderQueue/data_input/p_2_in                                                                                                                                                       |                                                                                                                                                                                                            |                4 |             64 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Block_Mat_exit2628_p_U0/grp_Mat2Array2D_fu_58/ap_NS_fsm19_out                                                                                                                                                   |                                                                                                                                                                                                            |                9 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_2[0]                             |                                                                                                                                                                                                            |                5 |             64 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Riffa2Axis_inst/cnt                                                                                                                                                                                   | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Riffa2Axis_inst/addra[11]_i_3__0_n_0                                                                                                                                 |                8 |             64 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/AXIvideo2Mat_U0/ap_CS_fsm_state10                                                                                                                                                                               | design_1_i/ImageRotate/inst/AXIvideo2Mat_U0/ap_CS_fsm_state3                                                                                                                                               |                8 |             64 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Block_Mat_exit2628_p_U0/grp_Mat2Array2D_fu_58/idx_fu_761                                                                                                                                                        | design_1_i/ImageRotate/inst/Block_Mat_exit2628_p_U0/grp_Mat2Array2D_fu_58/offset_fu_72[0]_i_1_n_4                                                                                                          |                8 |             64 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Block_Mat_exit2628_p_U0/grp_Mat2Array2D_fu_58/idx_fu_76                                                                                                                                                         | design_1_i/ImageRotate/inst/Block_Mat_exit2628_p_U0/grp_Mat2Array2D_fu_58/idx_fu_76[0]_i_1_n_4                                                                                                             |                8 |             64 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Axis2Riffa_inst/j                                                                                                                                                                                     | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Axis2Riffa_inst/len[24]_i_3_n_0                                                                                                                                      |                8 |             64 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Axis2Riffa_inst/i                                                                                                                                                                                     | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Axis2Riffa_inst/len[24]_i_3_n_0                                                                                                                                      |                8 |             64 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/AXIvideo2Mat_U0/ap_CS_fsm_state4                                                                                                                                                                                |                                                                                                                                                                                                            |                9 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/mainFifoPacker/wMask[127]                                                                                        |               10 |             64 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Axis2Riffa_inst/cnt                                                                                                                                                                                   | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Axis2Riffa_inst/len[24]_i_3_n_0                                                                                                                                      |                8 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/writer/_rDoneLen                                                                                                                                  | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/AR[0]                                                                                                            |                6 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/wMask[99]                                                                                         |                8 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/reader/rReadWords0                                                                                                                                |                                                                                                                                                                                                            |               12 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/wMask[99]                                                                                         |                8 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_8[0]                             |                                                                                                                                                                                                            |                5 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/writer/p_0_in                                                                                                    |                8 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/E[0]                           |                                                                                                                                                                                                            |                6 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/i___0_n_0                                                                                                                       |                8 |             64 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/ImageRotate_fmul_lbW_U53/grp_fu_372_ce                                                                                                                                                                |                                                                                                                                                                                                            |               17 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/i___134_n_0                                                                                                                     |               10 |             64 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/ImageRotate_fmul_lbW_U53/ce_r                                                                                                                                                                         |                                                                                                                                                                                                            |                8 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/reader/rTxnLenValid                                                                                                                               |                                                                                                                                                                                                            |                7 |             64 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Array2D2Mat_U0/idx_3_fu_92                                                                                                                                                                                      | design_1_i/ImageRotate/inst/Array2D2Mat_U0/idx_3_fu_92[0]_i_1_n_4                                                                                                                                          |                8 |             64 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_5[0]                             |                                                                                                                                                                                                            |                5 |             66 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/gen_stages[1].rData_reg[1][1]_0[0]                     |                                                                                                                                                                                                            |                6 |             66 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_3[0]                             |                                                                                                                                                                                                            |                5 |             66 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/output_pipeline/pipeline_inst/rData_reg[96]                                                        |                7 |             66 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_7[0]                             |                                                                                                                                                                                                            |                6 |             66 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/gen_stages[1].rData_reg[1][1]_0[0]                     |                                                                                                                                                                                                            |                5 |             66 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/writer/rMainState[1]_i_1__0_n_0                                                                                                                   |                                                                                                                                                                                                            |               10 |             66 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_7[0]                             |                                                                                                                                                                                                            |                5 |             66 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/E[0]                                                           |                                                                                                                                                                                                            |                5 |             66 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_4[0]                             |                                                                                                                                                                                                            |                5 |             66 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_6[0]                             |                                                                                                                                                                                                            |                5 |             66 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_5[0]                             |                                                                                                                                                                                                            |                5 |             66 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/gen_stages[1].rData_reg[1][1]_0[0]                     |                                                                                                                                                                                                            |                8 |             66 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/tmp_145_loc_channel_U/U_fifo_w2_d2_A_ram/E[0]                                                                                                                                                                   |                                                                                                                                                                                                            |                9 |             68 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/val_assign20_loc_cha_U/U_fifo_w17_d2_A_ram/shiftReg_ce                                                                                                                                                          |                                                                                                                                                                                                            |               14 |             68 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/wRdTxDataReady                 |                                                                                                                                                                                                            |                6 |             68 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Block_Mat_exit2628_p_U0/grp_Mat2Array2D_fu_58/idx_fu_761                                                                                                                                                        |                                                                                                                                                                                                            |               13 |             68 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/arr1_rows_c_U/U_fifo_w17_d2_A_ram/shiftReg_ce                                                                                                                                                                   |                                                                                                                                                                                                            |               13 |             68 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_342/grp_scaled_fixed2ieee_fu_218/c_U/scaled_fixed2ieee_c_ram_U/i2_reg_1840                                                                                                  | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_342/grp_scaled_fixed2ieee_fu_218/ap_NS_fsm1                                                                                                |                9 |             68 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/grp_scaled_fixed2ieee_fu_218/c_U/scaled_fixed2ieee_c_ram_U/i2_reg_1840                                                                                                  | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/grp_scaled_fixed2ieee_fu_218/ap_NS_fsm1                                                                                                |                9 |             68 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/tmp_145_loc_channel_U/U_fifo_w2_d2_A_ram/tmp_17_reg_3037_reg[16][0]                                                                                                                                             |                                                                                                                                                                                                            |               10 |             68 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/arr1_cols_c50_U/U_fifo_w17_d2_A_ram/shiftReg_ce                                                                                                                                                                 |                                                                                                                                                                                                            |                8 |             68 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/arr1_cols_c_U/E[0]                                                                                                                                                                                              | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/grp_scaled_fixed2ieee_fu_218/SR[0]                                                                                                     |               11 |             68 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/mat1_cols_V_c_U/U_fifo_w17_d2_A_ram/shiftReg_ce                                                                                                                                                                 |                                                                                                                                                                                                            |                6 |             68 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/param1_val_0_V_U/U_fifo_w19_d2_A_ram/shiftReg_ce                                                                                                                                                                |                                                                                                                                                                                                            |               12 |             68 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/param1_val_1_V_U/U_fifo_w19_d2_A_ram/shiftReg_ce                                                                                                                                                                |                                                                                                                                                                                                            |                9 |             68 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/gen_stages[1].rData_reg[1][32]_1[0]                                                             |                                                                                                                                                                                                            |                7 |             70 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Mat2AXIvideo_U0/Mat2AXIvideo_U0_img_rows_V_read                                                                                                                                                                 |                                                                                                                                                                                                            |               11 |             70 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Array2D2Mat_U0/Array2D2Mat_U0_arr_rows_read                                                                                                                                                                     |                                                                                                                                                                                                            |               10 |             70 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/E[0]                                                                    |                                                                                                                                                                                                            |                6 |             70 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/reset_extender_inst/rst_shiftreg/gen_stages[1].rData_reg[1][1]_0[0]                                                                                                                  |                                                                                                                                                                                                            |                5 |             70 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/gen_stages[1].rData_reg[1][32]_0[0]                                                             |                                                                                                                                                                                                            |                5 |             70 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/rst_shiftreg/wShiftRegRst[0]                                                                       |               15 |             72 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/mat1_rows_V_c_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                                                                                                                 |                                                                                                                                                                                                            |                9 |             72 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/reader/AR[0]                                                                                                     |               10 |             76 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/ap_CS_fsm_reg_n_4_[3]                                                                                                                                                   |                                                                                                                                                                                                            |               13 |             78 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Riffa2Axis_inst/rows[31]_i_1_n_0                                                                                                                                                                      | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Riffa2Axis_inst/rows[15]_i_1_n_0                                                                                                                                     |               12 |             78 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_342/ap_CS_fsm_state4                                                                                                                                                        |                                                                                                                                                                                                            |               15 |             78 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Riffa2Axis_inst/param                                                                                                                                                                                 | design_1_i/RIFFA_AXIS/Riffa_Axis/inst/Riffa2Axis_inst/rows[15]_i_1_n_0                                                                                                                                     |               13 |             82 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/rst_shiftreg/wShiftRegRst[0]                                                                       |               18 |             84 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][77] |                                                                                                                                                                                                            |               11 |             84 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/ap_NS_fsm164_out                                                                                                                                                                                      |                                                                                                                                                                                                            |                9 |             84 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/j5_i_i_reg_318[16]_i_1_n_4                                                                                                                                                                            |                                                                                                                                                                                                            |               14 |             84 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/reader/AR[0]                                                                                                     |               12 |             86 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/ap_CS_fsm_state5                                                                                                                                                        |                                                                                                                                                                                                            |               42 |             92 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_342/ap_CS_fsm_state5                                                                                                                                                        |                                                                                                                                                                                                            |               41 |             92 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/metadata_DW0_register/WR_DATA0                                                                                                      |                                                                                                                                                                                                            |               11 |            100 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_342/ap_CS_fsm_state6                                                                                                                                                        |                                                                                                                                                                                                            |               20 |            104 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/ap_CS_fsm_reg_n_4_[5]                                                                                                                                                   |                                                                                                                                                                                                            |               21 |            104 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_342/grp_scaled_fixed2ieee_fu_218/c_U/scaled_fixed2ieee_c_ram_U/p_Val2_in_reg_195_reg[5][0]                                                                                  |                                                                                                                                                                                                            |               22 |            110 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/grp_scaled_fixed2ieee_fu_218/c_U/scaled_fixed2ieee_c_ram_U/p_Val2_in_reg_195_reg[5][0]                                                                                  |                                                                                                                                                                                                            |               19 |            110 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_342/ap_CS_fsm_state3                                                                                                                                                        |                                                                                                                                                                                                            |               16 |            116 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/ap_CS_fsm_reg_n_4_[2]                                                                                                                                                   |                                                                                                                                                                                                            |               18 |            116 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/writer/rMainState_reg[4]__0_0[0]                                                                                 |               16 |            124 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/mat0_rows_V_c_U/U_fifo_w32_d2_A_ram/shiftReg_ce                                                                                                                                                                 |                                                                                                                                                                                                            |               18 |            128 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/mat0_cols_V_c48_U/U_fifo_w32_d2_A_ram/shiftReg_ce                                                                                                                                                               |                                                                                                                                                                                                            |               22 |            128 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/AXIvideo2Mat_U0/AXIvideo2Mat_U0_img_cols_V_read                                                                                                                                                                 |                                                                                                                                                                                                            |               16 |            128 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/E[0]                                                                                                                                |                                                                                                                                                                                                            |               15 |            128 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Block_Mat_exit2628_p_U0/grp_Mat2Array2D_fu_58/SRL_SIG_reg[1][0][0]                                                                                                                                              |                                                                                                                                                                                                            |               22 |            128 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/mat0_cols_V_c_U/U_fifo_w32_d2_A_ram/shiftReg_ce                                                                                                                                                                 |                                                                                                                                                                                                            |               17 |            128 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Block_Mat_exit2628_p_U0/grp_Mat2Array2D_fu_58/SRL_SIG_reg[1][0]_0[0]                                                                                                                                            |                                                                                                                                                                                                            |               23 |            128 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/tmp_loc_channel_U/U_fifo_w32_d2_A_ram/shiftReg_ce                                                                                                                                                               |                                                                                                                                                                                                            |               27 |            128 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/Rotate_U0_src_cols_read                                                                                                                                                                               |                                                                                                                                                                                                            |               29 |            128 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Block_Mat_exit2628_p_U0/Block_Mat_exit2628_p_U0_mat0_rows_V_read                                                                                                                                                |                                                                                                                                                                                                            |               24 |            128 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/mat0_rows_V_c47_U/U_fifo_w32_d2_A_ram/shiftReg_ce                                                                                                                                                               |                                                                                                                                                                                                            |               13 |            128 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/p_Val2_42_reg_31010                                                                                                                                                                                   |                                                                                                                                                                                                            |               16 |            128 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/p_Val2_39_reg_32500                                                                                                                                                                                   |                                                                                                                                                                                                            |               16 |            128 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_342/ap_NS_fsm165_out                                                                                                                                                        |                                                                                                                                                                                                            |               33 |            132 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/p_Val2_68_0_1_i_i_reg_32310                                                                                                                                                                           |                                                                                                                                                                                                            |               16 |            132 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/Q[1]                                                                                                                                                                                                  |                                                                                                                                                                                                            |               26 |            134 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_10                                                                                                                     |               26 |            140 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/reader/E[0]                                                                                                                                       |                                                                                                                                                                                                            |               27 |            144 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/writer/rNotRequesting0                                                                                                                            |                                                                                                                                                                                                            |               25 |            144 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                                                   |                                                                                                                                                                                                                                             |                                                                                                                                                                                                            |               32 |            144 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/reader/rMainState_reg[0]__0_n_0                                                                                  |               19 |            150 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/tx_mux_inst/tx_mux_128_inst/rCountIsWr_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                            |               15 |            156 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/tx_mux_inst/tx_mux_128_inst/rCapIsWr_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                            |               21 |            158 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/E[0]                                                                    |                                                                                                                                                                                                            |               16 |            158 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/ap_CS_fsm_state13                                                                                                                                                                                     |                                                                                                                                                                                                            |               37 |            174 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/gen_stages[1].rData_reg[1][6]_0[0]                                                              |                                                                                                                                                                                                            |               17 |            178 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/sgListReader/_rCapState                                                                                                                           |                                                                                                                                                                                                            |               32 |            190 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/i___219_n_0                                                                                                                                                      |                                                                                                                                                                                                            |               34 |            190 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_2                                                                                                                      |               40 |            190 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/ap_CS_fsm_state14                                                                                                                                                                                     |                                                                                                                                                                                                            |               28 |            192 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/gen_stages[1].rData_reg[1][0][0]                                                                |                                                                                                                                                                                                            |               21 |            198 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/OP1_V_5_cast_i_i_reg_31560                                                                                                                                                                            |                                                                                                                                                                                                            |               39 |            224 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_8                                                                                                                      |               26 |            224 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_4                                                                                                                      |               32 |            236 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_7                                                                                                                      |               41 |            244 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/ref_4oPi_table_100_V_U/sin_or_cos_float_dEe_rom_U/E[0]                                                                                                                  |                                                                                                                                                                                                            |               57 |            252 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_342/ref_4oPi_table_100_V_U/sin_or_cos_float_dEe_rom_U/E[0]                                                                                                                  |                                                                                                                                                                                                            |               56 |            252 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/rCache[127]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                            |               27 |            256 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/rxPort/rData[127]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                            |               29 |            256 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/i___220_n_0                                                                                                                                                      | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/i___220__2_n_0                                                                                                                  |               38 |            256 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_11                                                                                                                     |               41 |            260 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_trans_inst/input_inst/pipeline_inst/E[0]                                                                                        |                                                                                                                                                                                                            |               24 |            262 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/E[0]                                                                     |                                                                                                                                                                                                            |               23 |            262 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_trans_inst/input_inst/pipeline_inst/E[0]                                                                                        |                                                                                                                                                                                                            |               39 |            262 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_trans_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_0[0]                                                          |                                                                                                                                                                                                            |               35 |            262 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/E[0]                                                                     |                                                                                                                                                                                                            |               22 |            262 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_trans_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_0[0]                                                          |                                                                                                                                                                                                            |               37 |            262 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_trans_inst/output_inst/pipeline_inst/wSAxisRqTReady                                                                             |                                                                                                                                                                                                            |               29 |            264 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_trans_inst/output_inst/pipeline_inst/wTxcPktReady                                                                               |                                                                                                                                                                                                            |               35 |            264 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/E[0]                           |                                                                                                                                                                                                            |               26 |            264 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_3                                                                                                                      |               47 |            286 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/gen_data_input_regs[3].packet_valid_register/pipeline_inst/E[0]                                   |                                                                                                                                                                                                            |               22 |            300 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[3].packet_valid_register/pipeline_inst/E[0]                                   |                                                                                                                                                                                                            |               25 |            300 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/gen_data_input_regs[3].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][1][0]       |                                                                                                                                                                                                            |               23 |            314 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          | design_1_i/RIFFA_AXIS/riffa_controller/inst/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[3].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][1][0]       |                                                                                                                                                                                                            |               26 |            314 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             |                                                                                                                                                                                                                                             | design_1_i/ImageRotate/inst/Rotate_U0/grp_sin_or_cos_float_s_fu_357/grp_scaled_fixed2ieee_fu_218/SR[0]                                                                                                     |               82 |            324 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_9                                                                                                                      |               50 |            334 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                                                                             |               57 |            346 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2                                                                                                                     |               51 |            352 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_1                                                                                                                      |               61 |            376 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_5                                                                                                                      |               56 |            386 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/SS[0]                                                                                                                                 |               62 |            452 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN                                                                                                                        |               72 |            472 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                              |               98 |            618 |
|  design_1_i/RIFFA_AXIS/clk_wiz_0/inst/clk_out1                                                                             |                                                                                                                                                                                                                                             |                                                                                                                                                                                                            |              165 |            724 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/riffa_controller/inst/riffa_inst/channels[0].channel/channel/txPort/AR[0]                                                                                                            |              269 |           1400 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                              |                                                                                                                                                                                                                                             | design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                         |              249 |           1520 |
|  design_1_i/RIFFA_AXIS/PCIE/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                          |                                                                                                                                                                                                                                             |                                                                                                                                                                                                            |              917 |           6662 |
+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


