
---------- Begin Simulation Statistics ----------
final_tick                                 3698910000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 143865                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726124                       # Number of bytes of host memory used
host_op_rate                                   281943                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    81.70                       # Real time elapsed on the host
host_tick_rate                               45274421                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11753725                       # Number of instructions simulated
sim_ops                                      23034683                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003699                       # Number of seconds simulated
sim_ticks                                  3698910000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12256462                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9752305                       # number of cc regfile writes
system.cpu.committedInsts                    11753725                       # Number of Instructions Simulated
system.cpu.committedOps                      23034683                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.629402                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.629402                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463829                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4332467                       # number of floating regfile writes
system.cpu.idleCycles                          133523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               122464                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2441973                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.438121                       # Inst execution rate
system.cpu.iew.exec_refs                      4914721                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     534810                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  502291                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4684370                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                206                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              9863                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               717555                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27250584                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4379911                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            274576                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25434607                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    582                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 93873                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 117201                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 94930                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            330                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41822                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80642                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33970636                       # num instructions consuming a value
system.cpu.iew.wb_count                      25271902                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.626558                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21284572                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.416128                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25324549                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31883311                       # number of integer regfile reads
system.cpu.int_regfile_writes                19249703                       # number of integer regfile writes
system.cpu.ipc                               1.588809                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.588809                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            166179      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17468569     67.95%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18971      0.07%     68.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630577      2.45%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              198436      0.77%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               324152      1.26%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11149      0.04%     73.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55479      0.22%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1233      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667728      6.49%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98704      0.38%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49221      0.19%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49152      0.19%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2550610      9.92%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              370706      1.44%     92.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1866900      7.26%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178971      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25709183                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4607014                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9131314                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4510744                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5035298                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      176233                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006855                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   79998     45.39%     45.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     45.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     45.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     45.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     45.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     45.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     45.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     45.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     45.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     45.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     45.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     45.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     45.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    282      0.16%     45.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     45.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     69      0.04%     45.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    92      0.05%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     45.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  10939      6.21%     51.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1337      0.76%     52.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             79938     45.36%     97.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3578      2.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21112223                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           49737651                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20761158                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26431475                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27248311                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25709183                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2273                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4215895                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             10068                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2074                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6274648                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7264298                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.539115                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.364377                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1462459     20.13%     20.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              342850      4.72%     24.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              465670      6.41%     31.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              941131     12.96%     44.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1186781     16.34%     60.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1242050     17.10%     77.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              988162     13.60%     91.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              356306      4.90%     96.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              278889      3.84%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7264298                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.475237                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            283666                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           237245                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4684370                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              717555                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9803268                       # number of misc regfile reads
system.cpu.numCycles                          7397821                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3195                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9397                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          106                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        72099                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3427                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       146237                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3431                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2842                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1987                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1205                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3363                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3363                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2842                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        15602                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        15602                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  15602                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       524288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       524288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  524288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6205                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6205    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6205                       # Request fanout histogram
system.membus.reqLayer2.occupancy            18825000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           32908750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3698910000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             67056                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        58879                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          886                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18715                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7082                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7082                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1903                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        65154                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4689                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       215684                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                220373                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       178304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8264192                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                8442496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            6384                       # Total snoops (count)
system.tol2bus.snoopTraffic                    127296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            80521                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.043989                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.205313                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  76983     95.61%     95.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3534      4.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              80521                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          130896500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         108354499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2853499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3698910000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   64                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                67866                       # number of demand (read+write) hits
system.l2.demand_hits::total                    67930                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  64                       # number of overall hits
system.l2.overall_hits::.cpu.data               67866                       # number of overall hits
system.l2.overall_hits::total                   67930                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1837                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4370                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6207                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1837                       # number of overall misses
system.l2.overall_misses::.cpu.data              4370                       # number of overall misses
system.l2.overall_misses::total                  6207                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    146607000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    345382500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        491989500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    146607000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    345382500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       491989500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1901                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            72236                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                74137                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1901                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           72236                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               74137                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.966334                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.060496                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.083723                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.966334                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.060496                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.083723                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79807.838868                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79034.897025                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79263.653939                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79807.838868                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79034.897025                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79263.653939                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1987                       # number of writebacks
system.l2.writebacks::total                      1987                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1837                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4369                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6206                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1837                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4369                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6206                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    128247000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    301633000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    429880000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    128247000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    301633000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    429880000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.966334                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.060482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.083710                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.966334                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.060482                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.083710                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69813.282526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69039.368276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69268.449887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69813.282526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69039.368276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69268.449887                       # average overall mshr miss latency
system.l2.replacements                           6382                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        56892                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            56892                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        56892                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        56892                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          885                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              885                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          885                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          885                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          239                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           239                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              3719                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3719                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3363                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3363                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    260731500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     260731500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          7082                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7082                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.474866                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.474866                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77529.438002                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77529.438002                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3363                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3363                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    227101500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    227101500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.474866                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.474866                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67529.438002                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67529.438002                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             64                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 64                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1837                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1837                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    146607000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    146607000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1901                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1901                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.966334                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.966334                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79807.838868                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79807.838868                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1837                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1837                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    128247000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    128247000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.966334                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.966334                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69813.282526                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69813.282526                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         64147                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             64147                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1007                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1007                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     84651000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     84651000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        65154                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         65154                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.015456                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.015456                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84062.562066                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84062.562066                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1006                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1006                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     74531500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     74531500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.015440                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.015440                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74086.978131                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74086.978131                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3698910000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1988.787923                       # Cycle average of tags in use
system.l2.tags.total_refs                      145890                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8430                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.306050                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     527.677320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       206.135094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1254.975509                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.257655                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.100652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.612781                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971088                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1828                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    592954                       # Number of tag accesses
system.l2.tags.data_accesses                   592954                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3698910000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      1987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004311514500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          115                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          115                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               14963                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1857                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6205                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1987                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6205                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1987                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     42                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.65                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6205                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1987                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.539130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.764752                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    290.530558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           113     98.26%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.87%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.87%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           115                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.095652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.039927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.426405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               64     55.65%     55.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      3.48%     59.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               31     26.96%     86.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      8.70%     94.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.87%     95.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      3.48%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.87%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           115                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  397120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               127168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    107.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3698821000                       # Total gap between requests
system.mem_ctrls.avgGap                     451516.24                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       117504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       276928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       125824                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 31767196.282147981226                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 74867460.954713687301                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 34016507.565742336214                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1836                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4369                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1987                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     52721250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    122542000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  67452225250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28715.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28048.07                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  33946766.61                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       117504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       279616                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        397120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       117504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       117504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       127168                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       127168                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1836                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4369                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6205                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1987                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1987                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     31767196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     75594162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        107361358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     31767196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     31767196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     34379858                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        34379858                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     34379858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     31767196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     75594162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       141741216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6163                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1966                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          411                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          505                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          480                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          557                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          345                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          428                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          242                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          401                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          343                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          129                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          131                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          107                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           52                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           85                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           65                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           26                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           66                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          207                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                59707000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              30815000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          175263250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9687.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28437.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4931                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1637                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.01                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.27                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1559                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   333.588198                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   210.232147                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   315.435371                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          460     29.51%     29.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          358     22.96%     52.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          211     13.53%     66.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          140      8.98%     74.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          103      6.61%     81.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           54      3.46%     85.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           41      2.63%     87.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           30      1.92%     89.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          162     10.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1559                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                394432                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             125824                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              106.634657                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               34.016508                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.10                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         5055120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2679270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       19156620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       4483980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 291954000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    438811650                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1050855840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1812996480                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   490.143442                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2727570500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    123500000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    847839500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         6090420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         3237135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       24847200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       5778540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 291954000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    379255770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1101008160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1812171225                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   489.920335                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2858597750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    123500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    716812250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3698910000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3698910000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 117201                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   993703                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  637570                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1533                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4512796                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1001495                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28309437                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2043                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 345346                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 168157                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 318385                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27315                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37091049                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    69050693                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36636048                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6953480                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30398301                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6692742                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      14                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  18                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2155527                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3698910000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3698910000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       751188                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           751188                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       751188                       # number of overall hits
system.cpu.icache.overall_hits::total          751188                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2848                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2848                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2848                       # number of overall misses
system.cpu.icache.overall_misses::total          2848                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    201724500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    201724500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    201724500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    201724500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       754036                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       754036                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       754036                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       754036                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003777                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003777                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003777                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003777                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70830.231742                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70830.231742                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70830.231742                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70830.231742                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          894                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.875000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          886                       # number of writebacks
system.cpu.icache.writebacks::total               886                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          945                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          945                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          945                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          945                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1903                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1903                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1903                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1903                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    150167500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    150167500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    150167500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    150167500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002524                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002524                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002524                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002524                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78910.930110                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78910.930110                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78910.930110                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78910.930110                       # average overall mshr miss latency
system.cpu.icache.replacements                    886                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       751188                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          751188                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2848                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2848                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    201724500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    201724500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       754036                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       754036                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003777                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003777                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70830.231742                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70830.231742                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          945                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          945                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1903                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1903                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    150167500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    150167500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002524                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002524                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78910.930110                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78910.930110                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3698910000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           991.891807                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              753090                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1902                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            395.946372                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   991.891807                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.968644                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.968644                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1016                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          945                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3018046                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3018046                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3698910000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       82986                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  599345                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  654                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 330                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 262982                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  258                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    651                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4472214                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      535483                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           339                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           282                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3698910000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3698910000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3698910000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      754833                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           957                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3698910000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   734082                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1578386                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4359566                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                475063                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 117201                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2387641                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2820                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28947100                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11785                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         31652709                       # The number of ROB reads
system.cpu.rob.writes                        54986853                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      4237487                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4237487                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4239597                       # number of overall hits
system.cpu.dcache.overall_hits::total         4239597                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       603573                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         603573                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       604203                       # number of overall misses
system.cpu.dcache.overall_misses::total        604203                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5769706997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5769706997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5769706997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5769706997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4841060                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4841060                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4843800                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4843800                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.124678                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.124678                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.124737                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.124737                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data  9559.252977                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9559.252977                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data  9549.285583                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9549.285583                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13780                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               846                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.288416                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        56892                       # number of writebacks
system.cpu.dcache.writebacks::total             56892                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       531747                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       531747                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       531747                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       531747                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        71826                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        71826                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        72236                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        72236                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1159601497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1159601497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1168945497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1168945497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014837                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014837                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014913                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014913                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16144.592446                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16144.592446                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16182.312102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16182.312102                       # average overall mshr miss latency
system.cpu.dcache.replacements                  71212                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3789334                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3789334                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       596485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        596485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5451465000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5451465000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4385819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4385819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.136003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.136003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9139.316161                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9139.316161                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       531740                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       531740                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        64745                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        64745                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    848690500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    848690500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014762                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014762                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13108.201406                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13108.201406                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       448153                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         448153                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         7088                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7088                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    318241997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    318241997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455241                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455241                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015570                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015570                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44898.701608                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44898.701608                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         7081                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7081                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    310910997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    310910997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015554                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015554                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 43907.780963                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43907.780963                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2110                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2110                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          630                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          630                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2740                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2740                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.229927                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.229927                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          410                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          410                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      9344000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      9344000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.149635                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.149635                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 22790.243902                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 22790.243902                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3698910000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           979.557106                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4311833                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             72236                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.690916                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   979.557106                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.956599                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.956599                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          463                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          428                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19447436                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19447436                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3698910000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3698910000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3063717                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2900593                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117466                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2518684                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2514497                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.833762                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   37167                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11978                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8670                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3308                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          468                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4163515                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            115456                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      6676852                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.449932                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.461930                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2130249     31.90%     31.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1041071     15.59%     47.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          495186      7.42%     54.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          296177      4.44%     59.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          289872      4.34%     63.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           80798      1.21%     64.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           56025      0.84%     65.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           84711      1.27%     67.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2202763     32.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      6676852                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11753725                       # Number of instructions committed
system.cpu.commit.opsCommitted               23034683                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539598                       # Number of memory references committed
system.cpu.commit.loads                       4085025                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257226                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20467786                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134211      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15318520     66.50%     67.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245123      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286822      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23034683                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2202763                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11753725                       # Number of Instructions committed
system.cpu.thread0.numOps                    23034683                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles             843060                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15791467                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3063717                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2560334                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6294849                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  239844                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  752                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5661                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    754038                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 20996                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            7264298                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              4.144404                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.400623                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  1805723     24.86%     24.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    66081      0.91%     25.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1816464     25.01%     50.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   134617      1.85%     52.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   155285      2.14%     54.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   114150      1.57%     56.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   177846      2.45%     58.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   208697      2.87%     61.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2785435     38.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7264298                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.414138                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.134611                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
