{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 11:42:45 2019 " "Info: Processing started: Sat May 18 11:42:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[0\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[0\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[0\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[0\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[31\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[31\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[0\] " "Warning: Node \"mux_IorD:IorDMux\|out\[0\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[1\] " "Warning: Node \"mux_IorD:IorDMux\|out\[1\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[2\] " "Warning: Node \"mux_IorD:IorDMux\|out\[2\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[3\] " "Warning: Node \"mux_IorD:IorDMux\|out\[3\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[4\] " "Warning: Node \"mux_IorD:IorDMux\|out\[4\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[5\] " "Warning: Node \"mux_IorD:IorDMux\|out\[5\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[6\] " "Warning: Node \"mux_IorD:IorDMux\|out\[6\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[7\] " "Warning: Node \"mux_IorD:IorDMux\|out\[7\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[30\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[30\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[31\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[31\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[30\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[30\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[28\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[28\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[29\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[29\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[24\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[24\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[26\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[26\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[1\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[1\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[1\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[1\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[2\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[2\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[2\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[2\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[3\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[3\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[3\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[3\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[4\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[4\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[4\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[4\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[5\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[5\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[6\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[6\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[6\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[6\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[28\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[28\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[29\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[29\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[27\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[27\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[25\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[25\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[25\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[25\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[24\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[24\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[23\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[23\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[22\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[22\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[26\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[26\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[27\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[27\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[20\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[20\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[5\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[5\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[7\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[7\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[7\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[7\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[22\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[22\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[23\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[23\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[21\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[21\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[21\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[21\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[20\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[20\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[18\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[18\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[19\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[19\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[16\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[16\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[18\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[18\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[19\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[19\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[17\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[17\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[16\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[16\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[17\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[17\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[14\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[14\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[15\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[15\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[12\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[12\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[15\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[15\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[14\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[14\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[13\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[13\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[12\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[12\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[13\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[13\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[10\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[10\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[11\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[11\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[8\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[8\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[8\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[8\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[0\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[0\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[10\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[10\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[11\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[11\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[9\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[9\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[9\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[9\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[31\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[31\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[30\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[30\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[28\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[28\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[29\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[29\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[24\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[24\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[26\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[26\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[1\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[1\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[2\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[2\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[3\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[3\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[4\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[4\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[5\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[5\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[6\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[6\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[27\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[27\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[25\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[25\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[23\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[23\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[22\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[22\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[20\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[20\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[7\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[7\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[21\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[21\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[18\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[18\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[19\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[19\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[16\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[16\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[17\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[17\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[14\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[14\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[15\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[15\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[12\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[12\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[13\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[13\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[10\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[10\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[11\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[11\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[8\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[8\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[9\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[9\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|MemToReg\[0\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|MemToReg\[0\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|MemToReg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|MemToReg\[1\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|MemToReg\[1\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|MemToReg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|MemToReg\[2\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|MemToReg\[2\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|MemToReg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mega_mux:MemToRegMux\|Mux32~0 " "Info: Detected gated clock \"mega_mux:MemToRegMux\|Mux32~0\" as buffer" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "mega_mux:MemToRegMux\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|MemToReg\[3\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|MemToReg\[3\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|MemToReg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux_IorD:IorDMux\|Mux8~0 " "Info: Detected gated clock \"mux_IorD:IorDMux\|Mux8~0\" as buffer" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux_IorD:IorDMux\|Mux8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|IorD\[1\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|IorD\[1\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|IorD\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|IorD\[2\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|IorD\[2\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|IorD\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux_srcB:ALUSrcB\|Mux32~0 " "Info: Detected gated clock \"mux_srcB:ALUSrcB\|Mux32~0\" as buffer" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux_srcB:ALUSrcB\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcB\[2\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcB\[2\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcB\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcB\[0\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcB\[1\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcB\[1\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcB\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux_srcA:ALUSrcA\|Mux32~0 " "Info: Detected gated clock \"mux_srcA:ALUSrcA\|Mux32~0\" as buffer" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux_srcA:ALUSrcA\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcA\[0\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcA\[1\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcA\[1\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcA\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register mux_srcB:ALUSrcB\|out\[0\] register Registrador:PC\|Saida\[10\] 37.99 MHz 26.32 ns Internal " "Info: Clock \"clock\" has Internal fmax of 37.99 MHz between source register \"mux_srcB:ALUSrcB\|out\[0\]\" and destination register \"Registrador:PC\|Saida\[10\]\" (period= 26.32 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.602 ns + Longest register register " "Info: + Longest register to register delay is 9.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux_srcB:ALUSrcB\|out\[0\] 1 REG LCCOMB_X15_Y13_N22 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X15_Y13_N22; Fanout = 6; REG Node = 'mux_srcB:ALUSrcB\|out\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_srcB:ALUSrcB|out[0] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.225 ns) 0.468 ns Ula32:ALU\|carry_temp\[0\]~1 2 COMB LCCOMB_X15_Y13_N20 3 " "Info: 2: + IC(0.243 ns) + CELL(0.225 ns) = 0.468 ns; Loc. = LCCOMB_X15_Y13_N20; Fanout = 3; COMB Node = 'Ula32:ALU\|carry_temp\[0\]~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { mux_srcB:ALUSrcB|out[0] Ula32:ALU|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.225 ns) 1.015 ns Ula32:ALU\|carry_temp\[1\]~2 3 COMB LCCOMB_X15_Y13_N14 8 " "Info: 3: + IC(0.322 ns) + CELL(0.225 ns) = 1.015 ns; Loc. = LCCOMB_X15_Y13_N14; Fanout = 8; COMB Node = 'Ula32:ALU\|carry_temp\[1\]~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { Ula32:ALU|carry_temp[0]~1 Ula32:ALU|carry_temp[1]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.357 ns) 1.638 ns Ula32:ALU\|carry_temp\[4\]~4DUPLICATE 4 COMB LCCOMB_X15_Y13_N6 1 " "Info: 4: + IC(0.266 ns) + CELL(0.357 ns) = 1.638 ns; Loc. = LCCOMB_X15_Y13_N6; Fanout = 1; COMB Node = 'Ula32:ALU\|carry_temp\[4\]~4DUPLICATE'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { Ula32:ALU|carry_temp[1]~2 Ula32:ALU|carry_temp[4]~4DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.225 ns) 2.175 ns Ula32:ALU\|carry_temp\[5\]~6 5 COMB LCCOMB_X14_Y13_N10 5 " "Info: 5: + IC(0.312 ns) + CELL(0.225 ns) = 2.175 ns; Loc. = LCCOMB_X14_Y13_N10; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[5\]~6'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Ula32:ALU|carry_temp[4]~4DUPLICATE Ula32:ALU|carry_temp[5]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 2.442 ns Ula32:ALU\|carry_temp\[7\]~7 6 COMB LCCOMB_X14_Y13_N0 6 " "Info: 6: + IC(0.214 ns) + CELL(0.053 ns) = 2.442 ns; Loc. = LCCOMB_X14_Y13_N0; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[7\]~7'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:ALU|carry_temp[5]~6 Ula32:ALU|carry_temp[7]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 2.706 ns Ula32:ALU\|carry_temp\[9\]~8 7 COMB LCCOMB_X14_Y13_N14 6 " "Info: 7: + IC(0.211 ns) + CELL(0.053 ns) = 2.706 ns; Loc. = LCCOMB_X14_Y13_N14; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[9\]~8'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:ALU|carry_temp[7]~7 Ula32:ALU|carry_temp[9]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 2.985 ns Ula32:ALU\|carry_temp\[11\]~9 8 COMB LCCOMB_X14_Y13_N16 6 " "Info: 8: + IC(0.226 ns) + CELL(0.053 ns) = 2.985 ns; Loc. = LCCOMB_X14_Y13_N16; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[11\]~9'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.279 ns" { Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 3.258 ns Ula32:ALU\|carry_temp\[13\]~10 9 COMB LCCOMB_X14_Y13_N20 6 " "Info: 9: + IC(0.220 ns) + CELL(0.053 ns) = 3.258 ns; Loc. = LCCOMB_X14_Y13_N20; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[13\]~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[13]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 3.526 ns Ula32:ALU\|carry_temp\[15\]~11 10 COMB LCCOMB_X14_Y13_N24 6 " "Info: 10: + IC(0.215 ns) + CELL(0.053 ns) = 3.526 ns; Loc. = LCCOMB_X14_Y13_N24; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[15\]~11'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:ALU|carry_temp[13]~10 Ula32:ALU|carry_temp[15]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.053 ns) 4.197 ns Ula32:ALU\|carry_temp\[17\]~12 11 COMB LCCOMB_X14_Y15_N0 6 " "Info: 11: + IC(0.618 ns) + CELL(0.053 ns) = 4.197 ns; Loc. = LCCOMB_X14_Y15_N0; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[17\]~12'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.053 ns) 4.485 ns Ula32:ALU\|carry_temp\[19\]~13 12 COMB LCCOMB_X14_Y15_N4 6 " "Info: 12: + IC(0.235 ns) + CELL(0.053 ns) = 4.485 ns; Loc. = LCCOMB_X14_Y15_N4; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[19\]~13'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.288 ns" { Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.225 ns) 5.827 ns Ula32:ALU\|Maior~8 13 COMB LCCOMB_X14_Y15_N8 1 " "Info: 13: + IC(1.117 ns) + CELL(0.225 ns) = 5.827 ns; Loc. = LCCOMB_X14_Y15_N8; Fanout = 1; COMB Node = 'Ula32:ALU\|Maior~8'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { Ula32:ALU|carry_temp[19]~13 Ula32:ALU|Maior~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.053 ns) 6.179 ns Ula32:ALU\|Maior~9 14 COMB LCCOMB_X13_Y15_N26 1 " "Info: 14: + IC(0.299 ns) + CELL(0.053 ns) = 6.179 ns; Loc. = LCCOMB_X13_Y15_N26; Fanout = 1; COMB Node = 'Ula32:ALU\|Maior~9'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.352 ns" { Ula32:ALU|Maior~8 Ula32:ALU|Maior~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.154 ns) 6.638 ns Ula32:ALU\|Maior~10 15 COMB LCCOMB_X13_Y15_N28 1 " "Info: 15: + IC(0.305 ns) + CELL(0.154 ns) = 6.638 ns; Loc. = LCCOMB_X13_Y15_N28; Fanout = 1; COMB Node = 'Ula32:ALU\|Maior~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { Ula32:ALU|Maior~9 Ula32:ALU|Maior~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.053 ns) 6.992 ns Ula32:ALU\|Maior~11 16 COMB LCCOMB_X14_Y15_N28 6 " "Info: 16: + IC(0.301 ns) + CELL(0.053 ns) = 6.992 ns; Loc. = LCCOMB_X14_Y15_N28; Fanout = 6; COMB Node = 'Ula32:ALU\|Maior~11'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.354 ns" { Ula32:ALU|Maior~10 Ula32:ALU|Maior~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.053 ns) 7.646 ns Ula32:ALU\|Maior~12 17 COMB LCCOMB_X14_Y16_N26 4 " "Info: 17: + IC(0.601 ns) + CELL(0.053 ns) = 7.646 ns; Loc. = LCCOMB_X14_Y16_N26; Fanout = 4; COMB Node = 'Ula32:ALU\|Maior~12'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { Ula32:ALU|Maior~11 Ula32:ALU|Maior~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.053 ns) 7.935 ns PCWCtrl~0DUPLICATE 18 COMB LCCOMB_X14_Y16_N18 21 " "Info: 18: + IC(0.236 ns) + CELL(0.053 ns) = 7.935 ns; Loc. = LCCOMB_X14_Y16_N18; Fanout = 21; COMB Node = 'PCWCtrl~0DUPLICATE'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.289 ns" { Ula32:ALU|Maior~12 PCWCtrl~0DUPLICATE } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.746 ns) 9.602 ns Registrador:PC\|Saida\[10\] 19 REG LCFF_X11_Y12_N5 3 " "Info: 19: + IC(0.921 ns) + CELL(0.746 ns) = 9.602 ns; Loc. = LCFF_X11_Y12_N5; Fanout = 3; REG Node = 'Registrador:PC\|Saida\[10\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { PCWCtrl~0DUPLICATE Registrador:PC|Saida[10] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.740 ns ( 28.54 % ) " "Info: Total cell delay = 2.740 ns ( 28.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.862 ns ( 71.46 % ) " "Info: Total interconnect delay = 6.862 ns ( 71.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.602 ns" { mux_srcB:ALUSrcB|out[0] Ula32:ALU|carry_temp[0]~1 Ula32:ALU|carry_temp[1]~2 Ula32:ALU|carry_temp[4]~4DUPLICATE Ula32:ALU|carry_temp[5]~6 Ula32:ALU|carry_temp[7]~7 Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[13]~10 Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 Ula32:ALU|Maior~8 Ula32:ALU|Maior~9 Ula32:ALU|Maior~10 Ula32:ALU|Maior~11 Ula32:ALU|Maior~12 PCWCtrl~0DUPLICATE Registrador:PC|Saida[10] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.602 ns" { mux_srcB:ALUSrcB|out[0] {} Ula32:ALU|carry_temp[0]~1 {} Ula32:ALU|carry_temp[1]~2 {} Ula32:ALU|carry_temp[4]~4DUPLICATE {} Ula32:ALU|carry_temp[5]~6 {} Ula32:ALU|carry_temp[7]~7 {} Ula32:ALU|carry_temp[9]~8 {} Ula32:ALU|carry_temp[11]~9 {} Ula32:ALU|carry_temp[13]~10 {} Ula32:ALU|carry_temp[15]~11 {} Ula32:ALU|carry_temp[17]~12 {} Ula32:ALU|carry_temp[19]~13 {} Ula32:ALU|Maior~8 {} Ula32:ALU|Maior~9 {} Ula32:ALU|Maior~10 {} Ula32:ALU|Maior~11 {} Ula32:ALU|Maior~12 {} PCWCtrl~0DUPLICATE {} Registrador:PC|Saida[10] {} } { 0.000ns 0.243ns 0.322ns 0.266ns 0.312ns 0.214ns 0.211ns 0.226ns 0.220ns 0.215ns 0.618ns 0.235ns 1.117ns 0.299ns 0.305ns 0.301ns 0.601ns 0.236ns 0.921ns } { 0.000ns 0.225ns 0.225ns 0.357ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.468 ns - Smallest " "Info: - Smallest clock skew is -3.468 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.493 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1418 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1418; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.618 ns) 2.493 ns Registrador:PC\|Saida\[10\] 3 REG LCFF_X11_Y12_N5 3 " "Info: 3: + IC(0.678 ns) + CELL(0.618 ns) = 2.493 ns; Loc. = LCFF_X11_Y12_N5; Fanout = 3; REG Node = 'Registrador:PC\|Saida\[10\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { clock~clkctrl Registrador:PC|Saida[10] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.05 % ) " "Info: Total cell delay = 1.472 ns ( 59.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.021 ns ( 40.95 % ) " "Info: Total interconnect delay = 1.021 ns ( 40.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clock clock~clkctrl Registrador:PC|Saida[10] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[10] {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.961 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 5.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.712 ns) 2.596 ns UnidadeControle:CtrlUnit\|ALUSrcB\[1\] 2 REG LCFF_X9_Y10_N17 22 " "Info: 2: + IC(1.030 ns) + CELL(0.712 ns) = 2.596 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit\|ALUSrcB\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.053 ns) 3.686 ns mux_srcB:ALUSrcB\|Mux32~0 3 COMB LCCOMB_X6_Y14_N10 1 " "Info: 3: + IC(1.037 ns) + CELL(0.053 ns) = 3.686 ns; Loc. = LCCOMB_X6_Y14_N10; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB\|Mux32~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.000 ns) 5.011 ns mux_srcB:ALUSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G0 32 " "Info: 4: + IC(1.325 ns) + CELL(0.000 ns) = 5.011 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB\|Mux32~0clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.053 ns) 5.961 ns mux_srcB:ALUSrcB\|out\[0\] 5 REG LCCOMB_X15_Y13_N22 6 " "Info: 5: + IC(0.897 ns) + CELL(0.053 ns) = 5.961 ns; Loc. = LCCOMB_X15_Y13_N22; Fanout = 6; REG Node = 'mux_srcB:ALUSrcB\|out\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[0] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 28.05 % ) " "Info: Total cell delay = 1.672 ns ( 28.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.289 ns ( 71.95 % ) " "Info: Total interconnect delay = 4.289 ns ( 71.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.961 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.961 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[1] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[0] {} } { 0.000ns 0.000ns 1.030ns 1.037ns 1.325ns 0.897ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clock clock~clkctrl Registrador:PC|Saida[10] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[10] {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.961 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.961 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[1] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[0] {} } { 0.000ns 0.000ns 1.030ns 1.037ns 1.325ns 0.897ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } } { "Registrador.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.602 ns" { mux_srcB:ALUSrcB|out[0] Ula32:ALU|carry_temp[0]~1 Ula32:ALU|carry_temp[1]~2 Ula32:ALU|carry_temp[4]~4DUPLICATE Ula32:ALU|carry_temp[5]~6 Ula32:ALU|carry_temp[7]~7 Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[13]~10 Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 Ula32:ALU|Maior~8 Ula32:ALU|Maior~9 Ula32:ALU|Maior~10 Ula32:ALU|Maior~11 Ula32:ALU|Maior~12 PCWCtrl~0DUPLICATE Registrador:PC|Saida[10] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.602 ns" { mux_srcB:ALUSrcB|out[0] {} Ula32:ALU|carry_temp[0]~1 {} Ula32:ALU|carry_temp[1]~2 {} Ula32:ALU|carry_temp[4]~4DUPLICATE {} Ula32:ALU|carry_temp[5]~6 {} Ula32:ALU|carry_temp[7]~7 {} Ula32:ALU|carry_temp[9]~8 {} Ula32:ALU|carry_temp[11]~9 {} Ula32:ALU|carry_temp[13]~10 {} Ula32:ALU|carry_temp[15]~11 {} Ula32:ALU|carry_temp[17]~12 {} Ula32:ALU|carry_temp[19]~13 {} Ula32:ALU|Maior~8 {} Ula32:ALU|Maior~9 {} Ula32:ALU|Maior~10 {} Ula32:ALU|Maior~11 {} Ula32:ALU|Maior~12 {} PCWCtrl~0DUPLICATE {} Registrador:PC|Saida[10] {} } { 0.000ns 0.243ns 0.322ns 0.266ns 0.312ns 0.214ns 0.211ns 0.226ns 0.220ns 0.215ns 0.618ns 0.235ns 1.117ns 0.299ns 0.305ns 0.301ns 0.601ns 0.236ns 0.921ns } { 0.000ns 0.225ns 0.225ns 0.357ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.746ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clock clock~clkctrl Registrador:PC|Saida[10] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[10] {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.961 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.961 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[1] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[0] {} } { 0.000ns 0.000ns 1.030ns 1.037ns 1.325ns 0.897ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:ALUOutReg\|Saida\[25\] mega_mux:MemToRegMux\|out\[25\] clock 2.957 ns " "Info: Found hold time violation between source  pin or register \"Registrador:ALUOutReg\|Saida\[25\]\" and destination pin or register \"mega_mux:MemToRegMux\|out\[25\]\" for clock \"clock\" (Hold time is 2.957 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.005 ns + Largest " "Info: + Largest clock skew is 4.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.460 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.712 ns) 2.385 ns UnidadeControle:CtrlUnit\|MemToReg\[1\] 2 REG LCFF_X5_Y10_N19 24 " "Info: 2: + IC(0.819 ns) + CELL(0.712 ns) = 2.385 ns; Loc. = LCFF_X5_Y10_N19; Fanout = 24; REG Node = 'UnidadeControle:CtrlUnit\|MemToReg\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { clock UnidadeControle:CtrlUnit|MemToReg[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.346 ns) 3.475 ns mega_mux:MemToRegMux\|Mux32~0 3 COMB LCCOMB_X10_Y10_N28 1 " "Info: 3: + IC(0.744 ns) + CELL(0.346 ns) = 3.475 ns; Loc. = LCCOMB_X10_Y10_N28; Fanout = 1; COMB Node = 'mega_mux:MemToRegMux\|Mux32~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { UnidadeControle:CtrlUnit|MemToReg[1] mega_mux:MemToRegMux|Mux32~0 } "NODE_NAME" } } { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.893 ns) + CELL(0.000 ns) 5.368 ns mega_mux:MemToRegMux\|Mux32~0clkctrl 4 COMB CLKCTRL_G7 32 " "Info: 4: + IC(1.893 ns) + CELL(0.000 ns) = 5.368 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'mega_mux:MemToRegMux\|Mux32~0clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.893 ns" { mega_mux:MemToRegMux|Mux32~0 mega_mux:MemToRegMux|Mux32~0clkctrl } "NODE_NAME" } } { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.225 ns) 6.460 ns mega_mux:MemToRegMux\|out\[25\] 5 REG LCCOMB_X14_Y19_N4 32 " "Info: 5: + IC(0.867 ns) + CELL(0.225 ns) = 6.460 ns; Loc. = LCCOMB_X14_Y19_N4; Fanout = 32; REG Node = 'mega_mux:MemToRegMux\|out\[25\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { mega_mux:MemToRegMux|Mux32~0clkctrl mega_mux:MemToRegMux|out[25] } "NODE_NAME" } } { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.137 ns ( 33.08 % ) " "Info: Total cell delay = 2.137 ns ( 33.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.323 ns ( 66.92 % ) " "Info: Total interconnect delay = 4.323 ns ( 66.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.460 ns" { clock UnidadeControle:CtrlUnit|MemToReg[1] mega_mux:MemToRegMux|Mux32~0 mega_mux:MemToRegMux|Mux32~0clkctrl mega_mux:MemToRegMux|out[25] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.460 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|MemToReg[1] {} mega_mux:MemToRegMux|Mux32~0 {} mega_mux:MemToRegMux|Mux32~0clkctrl {} mega_mux:MemToRegMux|out[25] {} } { 0.000ns 0.000ns 0.819ns 0.744ns 1.893ns 0.867ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.455 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1418 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1418; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.618 ns) 2.455 ns Registrador:ALUOutReg\|Saida\[25\] 3 REG LCFF_X14_Y19_N23 4 " "Info: 3: + IC(0.640 ns) + CELL(0.618 ns) = 2.455 ns; Loc. = LCFF_X14_Y19_N23; Fanout = 4; REG Node = 'Registrador:ALUOutReg\|Saida\[25\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { clock~clkctrl Registrador:ALUOutReg|Saida[25] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.96 % ) " "Info: Total cell delay = 1.472 ns ( 59.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 40.04 % ) " "Info: Total interconnect delay = 0.983 ns ( 40.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { clock clock~clkctrl Registrador:ALUOutReg|Saida[25] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.455 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:ALUOutReg|Saida[25] {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.460 ns" { clock UnidadeControle:CtrlUnit|MemToReg[1] mega_mux:MemToRegMux|Mux32~0 mega_mux:MemToRegMux|Mux32~0clkctrl mega_mux:MemToRegMux|out[25] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.460 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|MemToReg[1] {} mega_mux:MemToRegMux|Mux32~0 {} mega_mux:MemToRegMux|Mux32~0clkctrl {} mega_mux:MemToRegMux|out[25] {} } { 0.000ns 0.000ns 0.819ns 0.744ns 1.893ns 0.867ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.000ns 0.225ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { clock clock~clkctrl Registrador:ALUOutReg|Saida[25] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.455 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:ALUOutReg|Saida[25] {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.954 ns - Shortest register register " "Info: - Shortest register to register delay is 0.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:ALUOutReg\|Saida\[25\] 1 REG LCFF_X14_Y19_N23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y19_N23; Fanout = 4; REG Node = 'Registrador:ALUOutReg\|Saida\[25\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:ALUOutReg|Saida[25] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.228 ns) 0.491 ns mega_mux:MemToRegMux\|Mux25~1 2 COMB LCCOMB_X14_Y19_N6 1 " "Info: 2: + IC(0.263 ns) + CELL(0.228 ns) = 0.491 ns; Loc. = LCCOMB_X14_Y19_N6; Fanout = 1; COMB Node = 'mega_mux:MemToRegMux\|Mux25~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { Registrador:ALUOutReg|Saida[25] mega_mux:MemToRegMux|Mux25~1 } "NODE_NAME" } } { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.228 ns) 0.954 ns mega_mux:MemToRegMux\|out\[25\] 3 REG LCCOMB_X14_Y19_N4 32 " "Info: 3: + IC(0.235 ns) + CELL(0.228 ns) = 0.954 ns; Loc. = LCCOMB_X14_Y19_N4; Fanout = 32; REG Node = 'mega_mux:MemToRegMux\|out\[25\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { mega_mux:MemToRegMux|Mux25~1 mega_mux:MemToRegMux|out[25] } "NODE_NAME" } } { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.456 ns ( 47.80 % ) " "Info: Total cell delay = 0.456 ns ( 47.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.498 ns ( 52.20 % ) " "Info: Total interconnect delay = 0.498 ns ( 52.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Registrador:ALUOutReg|Saida[25] mega_mux:MemToRegMux|Mux25~1 mega_mux:MemToRegMux|out[25] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.954 ns" { Registrador:ALUOutReg|Saida[25] {} mega_mux:MemToRegMux|Mux25~1 {} mega_mux:MemToRegMux|out[25] {} } { 0.000ns 0.263ns 0.235ns } { 0.000ns 0.228ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.460 ns" { clock UnidadeControle:CtrlUnit|MemToReg[1] mega_mux:MemToRegMux|Mux32~0 mega_mux:MemToRegMux|Mux32~0clkctrl mega_mux:MemToRegMux|out[25] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.460 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|MemToReg[1] {} mega_mux:MemToRegMux|Mux32~0 {} mega_mux:MemToRegMux|Mux32~0clkctrl {} mega_mux:MemToRegMux|out[25] {} } { 0.000ns 0.000ns 0.819ns 0.744ns 1.893ns 0.867ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.000ns 0.225ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { clock clock~clkctrl Registrador:ALUOutReg|Saida[25] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.455 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:ALUOutReg|Saida[25] {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Registrador:ALUOutReg|Saida[25] mega_mux:MemToRegMux|Mux25~1 mega_mux:MemToRegMux|out[25] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.954 ns" { Registrador:ALUOutReg|Saida[25] {} mega_mux:MemToRegMux|Mux25~1 {} mega_mux:MemToRegMux|out[25] {} } { 0.000ns 0.263ns 0.235ns } { 0.000ns 0.228ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "UnidadeControle:CtrlUnit\|IorD\[1\] reset clock 6.220 ns register " "Info: tsu for register \"UnidadeControle:CtrlUnit\|IorD\[1\]\" (data pin = \"reset\", clock pin = \"clock\") is 6.220 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.193 ns + Longest pin register " "Info: + Longest pin to register delay is 8.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 PIN PIN_N25 24 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 24; PIN Node = 'reset'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.482 ns) + CELL(0.225 ns) 5.581 ns UnidadeControle:CtrlUnit\|MemWR~1 2 COMB LCCOMB_X5_Y10_N12 1 " "Info: 2: + IC(4.482 ns) + CELL(0.225 ns) = 5.581 ns; Loc. = LCCOMB_X5_Y10_N12; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit\|MemWR~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.707 ns" { reset UnidadeControle:CtrlUnit|MemWR~1 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.357 ns) 6.634 ns UnidadeControle:CtrlUnit\|MemWR~3 3 COMB LCCOMB_X5_Y14_N4 4 " "Info: 3: + IC(0.696 ns) + CELL(0.357 ns) = 6.634 ns; Loc. = LCCOMB_X5_Y14_N4; Fanout = 4; COMB Node = 'UnidadeControle:CtrlUnit\|MemWR~3'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { UnidadeControle:CtrlUnit|MemWR~1 UnidadeControle:CtrlUnit|MemWR~3 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.746 ns) 8.193 ns UnidadeControle:CtrlUnit\|IorD\[1\] 4 REG LCFF_X1_Y10_N9 9 " "Info: 4: + IC(0.813 ns) + CELL(0.746 ns) = 8.193 ns; Loc. = LCFF_X1_Y10_N9; Fanout = 9; REG Node = 'UnidadeControle:CtrlUnit\|IorD\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { UnidadeControle:CtrlUnit|MemWR~3 UnidadeControle:CtrlUnit|IorD[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.202 ns ( 26.88 % ) " "Info: Total cell delay = 2.202 ns ( 26.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.991 ns ( 73.12 % ) " "Info: Total interconnect delay = 5.991 ns ( 73.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.193 ns" { reset UnidadeControle:CtrlUnit|MemWR~1 UnidadeControle:CtrlUnit|MemWR~3 UnidadeControle:CtrlUnit|IorD[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.193 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|MemWR~1 {} UnidadeControle:CtrlUnit|MemWR~3 {} UnidadeControle:CtrlUnit|IorD[1] {} } { 0.000ns 0.000ns 4.482ns 0.696ns 0.813ns } { 0.000ns 0.874ns 0.225ns 0.357ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.063 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.618 ns) 2.063 ns UnidadeControle:CtrlUnit\|IorD\[1\] 2 REG LCFF_X1_Y10_N9 9 " "Info: 2: + IC(0.591 ns) + CELL(0.618 ns) = 2.063 ns; Loc. = LCFF_X1_Y10_N9; Fanout = 9; REG Node = 'UnidadeControle:CtrlUnit\|IorD\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { clock UnidadeControle:CtrlUnit|IorD[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 71.35 % ) " "Info: Total cell delay = 1.472 ns ( 71.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.591 ns ( 28.65 % ) " "Info: Total interconnect delay = 0.591 ns ( 28.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.063 ns" { clock UnidadeControle:CtrlUnit|IorD[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.063 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|IorD[1] {} } { 0.000ns 0.000ns 0.591ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.193 ns" { reset UnidadeControle:CtrlUnit|MemWR~1 UnidadeControle:CtrlUnit|MemWR~3 UnidadeControle:CtrlUnit|IorD[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.193 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|MemWR~1 {} UnidadeControle:CtrlUnit|MemWR~3 {} UnidadeControle:CtrlUnit|IorD[1] {} } { 0.000ns 0.000ns 4.482ns 0.696ns 0.813ns } { 0.000ns 0.874ns 0.225ns 0.357ns 0.746ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.063 ns" { clock UnidadeControle:CtrlUnit|IorD[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.063 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|IorD[1] {} } { 0.000ns 0.000ns 0.591ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock LessThan mux_srcB:ALUSrcB\|out\[0\] 17.356 ns register " "Info: tco from clock \"clock\" to destination pin \"LessThan\" through register \"mux_srcB:ALUSrcB\|out\[0\]\" is 17.356 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.961 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 5.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.712 ns) 2.596 ns UnidadeControle:CtrlUnit\|ALUSrcB\[1\] 2 REG LCFF_X9_Y10_N17 22 " "Info: 2: + IC(1.030 ns) + CELL(0.712 ns) = 2.596 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit\|ALUSrcB\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.053 ns) 3.686 ns mux_srcB:ALUSrcB\|Mux32~0 3 COMB LCCOMB_X6_Y14_N10 1 " "Info: 3: + IC(1.037 ns) + CELL(0.053 ns) = 3.686 ns; Loc. = LCCOMB_X6_Y14_N10; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB\|Mux32~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.000 ns) 5.011 ns mux_srcB:ALUSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G0 32 " "Info: 4: + IC(1.325 ns) + CELL(0.000 ns) = 5.011 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB\|Mux32~0clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.053 ns) 5.961 ns mux_srcB:ALUSrcB\|out\[0\] 5 REG LCCOMB_X15_Y13_N22 6 " "Info: 5: + IC(0.897 ns) + CELL(0.053 ns) = 5.961 ns; Loc. = LCCOMB_X15_Y13_N22; Fanout = 6; REG Node = 'mux_srcB:ALUSrcB\|out\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[0] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 28.05 % ) " "Info: Total cell delay = 1.672 ns ( 28.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.289 ns ( 71.95 % ) " "Info: Total interconnect delay = 4.289 ns ( 71.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.961 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.961 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[1] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[0] {} } { 0.000ns 0.000ns 1.030ns 1.037ns 1.325ns 0.897ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.395 ns + Longest register pin " "Info: + Longest register to pin delay is 11.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux_srcB:ALUSrcB\|out\[0\] 1 REG LCCOMB_X15_Y13_N22 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X15_Y13_N22; Fanout = 6; REG Node = 'mux_srcB:ALUSrcB\|out\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_srcB:ALUSrcB|out[0] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.225 ns) 0.468 ns Ula32:ALU\|carry_temp\[0\]~1 2 COMB LCCOMB_X15_Y13_N20 3 " "Info: 2: + IC(0.243 ns) + CELL(0.225 ns) = 0.468 ns; Loc. = LCCOMB_X15_Y13_N20; Fanout = 3; COMB Node = 'Ula32:ALU\|carry_temp\[0\]~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { mux_srcB:ALUSrcB|out[0] Ula32:ALU|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.225 ns) 1.015 ns Ula32:ALU\|carry_temp\[1\]~2 3 COMB LCCOMB_X15_Y13_N14 8 " "Info: 3: + IC(0.322 ns) + CELL(0.225 ns) = 1.015 ns; Loc. = LCCOMB_X15_Y13_N14; Fanout = 8; COMB Node = 'Ula32:ALU\|carry_temp\[1\]~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { Ula32:ALU|carry_temp[0]~1 Ula32:ALU|carry_temp[1]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.357 ns) 1.638 ns Ula32:ALU\|carry_temp\[4\]~4DUPLICATE 4 COMB LCCOMB_X15_Y13_N6 1 " "Info: 4: + IC(0.266 ns) + CELL(0.357 ns) = 1.638 ns; Loc. = LCCOMB_X15_Y13_N6; Fanout = 1; COMB Node = 'Ula32:ALU\|carry_temp\[4\]~4DUPLICATE'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { Ula32:ALU|carry_temp[1]~2 Ula32:ALU|carry_temp[4]~4DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.225 ns) 2.175 ns Ula32:ALU\|carry_temp\[5\]~6 5 COMB LCCOMB_X14_Y13_N10 5 " "Info: 5: + IC(0.312 ns) + CELL(0.225 ns) = 2.175 ns; Loc. = LCCOMB_X14_Y13_N10; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[5\]~6'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Ula32:ALU|carry_temp[4]~4DUPLICATE Ula32:ALU|carry_temp[5]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 2.442 ns Ula32:ALU\|carry_temp\[7\]~7 6 COMB LCCOMB_X14_Y13_N0 6 " "Info: 6: + IC(0.214 ns) + CELL(0.053 ns) = 2.442 ns; Loc. = LCCOMB_X14_Y13_N0; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[7\]~7'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:ALU|carry_temp[5]~6 Ula32:ALU|carry_temp[7]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 2.706 ns Ula32:ALU\|carry_temp\[9\]~8 7 COMB LCCOMB_X14_Y13_N14 6 " "Info: 7: + IC(0.211 ns) + CELL(0.053 ns) = 2.706 ns; Loc. = LCCOMB_X14_Y13_N14; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[9\]~8'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:ALU|carry_temp[7]~7 Ula32:ALU|carry_temp[9]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 2.985 ns Ula32:ALU\|carry_temp\[11\]~9 8 COMB LCCOMB_X14_Y13_N16 6 " "Info: 8: + IC(0.226 ns) + CELL(0.053 ns) = 2.985 ns; Loc. = LCCOMB_X14_Y13_N16; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[11\]~9'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.279 ns" { Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 3.258 ns Ula32:ALU\|carry_temp\[13\]~10 9 COMB LCCOMB_X14_Y13_N20 6 " "Info: 9: + IC(0.220 ns) + CELL(0.053 ns) = 3.258 ns; Loc. = LCCOMB_X14_Y13_N20; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[13\]~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[13]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 3.526 ns Ula32:ALU\|carry_temp\[15\]~11 10 COMB LCCOMB_X14_Y13_N24 6 " "Info: 10: + IC(0.215 ns) + CELL(0.053 ns) = 3.526 ns; Loc. = LCCOMB_X14_Y13_N24; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[15\]~11'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:ALU|carry_temp[13]~10 Ula32:ALU|carry_temp[15]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.053 ns) 4.197 ns Ula32:ALU\|carry_temp\[17\]~12 11 COMB LCCOMB_X14_Y15_N0 6 " "Info: 11: + IC(0.618 ns) + CELL(0.053 ns) = 4.197 ns; Loc. = LCCOMB_X14_Y15_N0; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[17\]~12'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.053 ns) 4.485 ns Ula32:ALU\|carry_temp\[19\]~13 12 COMB LCCOMB_X14_Y15_N4 6 " "Info: 12: + IC(0.235 ns) + CELL(0.053 ns) = 4.485 ns; Loc. = LCCOMB_X14_Y15_N4; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[19\]~13'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.288 ns" { Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 4.760 ns Ula32:ALU\|carry_temp\[21\]~14 13 COMB LCCOMB_X14_Y15_N10 6 " "Info: 13: + IC(0.222 ns) + CELL(0.053 ns) = 4.760 ns; Loc. = LCCOMB_X14_Y15_N10; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[21\]~14'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:ALU|carry_temp[19]~13 Ula32:ALU|carry_temp[21]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 5.035 ns Ula32:ALU\|carry_temp\[23\]~15 14 COMB LCCOMB_X14_Y15_N14 7 " "Info: 14: + IC(0.222 ns) + CELL(0.053 ns) = 5.035 ns; Loc. = LCCOMB_X14_Y15_N14; Fanout = 7; COMB Node = 'Ula32:ALU\|carry_temp\[23\]~15'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:ALU|carry_temp[21]~14 Ula32:ALU|carry_temp[23]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 5.304 ns Ula32:ALU\|carry_temp\[25\]~16 15 COMB LCCOMB_X14_Y15_N16 7 " "Info: 15: + IC(0.216 ns) + CELL(0.053 ns) = 5.304 ns; Loc. = LCCOMB_X14_Y15_N16; Fanout = 7; COMB Node = 'Ula32:ALU\|carry_temp\[25\]~16'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:ALU|carry_temp[23]~15 Ula32:ALU|carry_temp[25]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 5.582 ns Ula32:ALU\|carry_temp\[27\]~17 16 COMB LCCOMB_X14_Y15_N20 5 " "Info: 16: + IC(0.225 ns) + CELL(0.053 ns) = 5.582 ns; Loc. = LCCOMB_X14_Y15_N20; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[27\]~17'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:ALU|carry_temp[25]~16 Ula32:ALU|carry_temp[27]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 5.846 ns Ula32:ALU\|carry_temp\[29\]~18 17 COMB LCCOMB_X14_Y15_N24 11 " "Info: 17: + IC(0.211 ns) + CELL(0.053 ns) = 5.846 ns; Loc. = LCCOMB_X14_Y15_N24; Fanout = 11; COMB Node = 'Ula32:ALU\|carry_temp\[29\]~18'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:ALU|carry_temp[27]~17 Ula32:ALU|carry_temp[29]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.053 ns) 6.509 ns Ula32:ALU\|carry_temp\[31\]~19 18 COMB LCCOMB_X14_Y16_N24 14 " "Info: 18: + IC(0.610 ns) + CELL(0.053 ns) = 6.509 ns; Loc. = LCCOMB_X14_Y16_N24; Fanout = 14; COMB Node = 'Ula32:ALU\|carry_temp\[31\]~19'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { Ula32:ALU|carry_temp[29]~18 Ula32:ALU|carry_temp[31]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.378 ns) 7.753 ns Ula32:ALU\|Menor 19 COMB LCCOMB_X11_Y18_N2 1 " "Info: 19: + IC(0.866 ns) + CELL(0.378 ns) = 7.753 ns; Loc. = LCCOMB_X11_Y18_N2; Fanout = 1; COMB Node = 'Ula32:ALU\|Menor'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { Ula32:ALU|carry_temp[31]~19 Ula32:ALU|Menor } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(2.144 ns) 11.395 ns LessThan 20 PIN PIN_L23 0 " "Info: 20: + IC(1.498 ns) + CELL(2.144 ns) = 11.395 ns; Loc. = PIN_L23; Fanout = 0; PIN Node = 'LessThan'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.642 ns" { Ula32:ALU|Menor LessThan } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.243 ns ( 37.24 % ) " "Info: Total cell delay = 4.243 ns ( 37.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.152 ns ( 62.76 % ) " "Info: Total interconnect delay = 7.152 ns ( 62.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "11.395 ns" { mux_srcB:ALUSrcB|out[0] Ula32:ALU|carry_temp[0]~1 Ula32:ALU|carry_temp[1]~2 Ula32:ALU|carry_temp[4]~4DUPLICATE Ula32:ALU|carry_temp[5]~6 Ula32:ALU|carry_temp[7]~7 Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[13]~10 Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 Ula32:ALU|carry_temp[21]~14 Ula32:ALU|carry_temp[23]~15 Ula32:ALU|carry_temp[25]~16 Ula32:ALU|carry_temp[27]~17 Ula32:ALU|carry_temp[29]~18 Ula32:ALU|carry_temp[31]~19 Ula32:ALU|Menor LessThan } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "11.395 ns" { mux_srcB:ALUSrcB|out[0] {} Ula32:ALU|carry_temp[0]~1 {} Ula32:ALU|carry_temp[1]~2 {} Ula32:ALU|carry_temp[4]~4DUPLICATE {} Ula32:ALU|carry_temp[5]~6 {} Ula32:ALU|carry_temp[7]~7 {} Ula32:ALU|carry_temp[9]~8 {} Ula32:ALU|carry_temp[11]~9 {} Ula32:ALU|carry_temp[13]~10 {} Ula32:ALU|carry_temp[15]~11 {} Ula32:ALU|carry_temp[17]~12 {} Ula32:ALU|carry_temp[19]~13 {} Ula32:ALU|carry_temp[21]~14 {} Ula32:ALU|carry_temp[23]~15 {} Ula32:ALU|carry_temp[25]~16 {} Ula32:ALU|carry_temp[27]~17 {} Ula32:ALU|carry_temp[29]~18 {} Ula32:ALU|carry_temp[31]~19 {} Ula32:ALU|Menor {} LessThan {} } { 0.000ns 0.243ns 0.322ns 0.266ns 0.312ns 0.214ns 0.211ns 0.226ns 0.220ns 0.215ns 0.618ns 0.235ns 0.222ns 0.222ns 0.216ns 0.225ns 0.211ns 0.610ns 0.866ns 1.498ns } { 0.000ns 0.225ns 0.225ns 0.357ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.378ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.961 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.961 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[1] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[0] {} } { 0.000ns 0.000ns 1.030ns 1.037ns 1.325ns 0.897ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "11.395 ns" { mux_srcB:ALUSrcB|out[0] Ula32:ALU|carry_temp[0]~1 Ula32:ALU|carry_temp[1]~2 Ula32:ALU|carry_temp[4]~4DUPLICATE Ula32:ALU|carry_temp[5]~6 Ula32:ALU|carry_temp[7]~7 Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[13]~10 Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 Ula32:ALU|carry_temp[21]~14 Ula32:ALU|carry_temp[23]~15 Ula32:ALU|carry_temp[25]~16 Ula32:ALU|carry_temp[27]~17 Ula32:ALU|carry_temp[29]~18 Ula32:ALU|carry_temp[31]~19 Ula32:ALU|Menor LessThan } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "11.395 ns" { mux_srcB:ALUSrcB|out[0] {} Ula32:ALU|carry_temp[0]~1 {} Ula32:ALU|carry_temp[1]~2 {} Ula32:ALU|carry_temp[4]~4DUPLICATE {} Ula32:ALU|carry_temp[5]~6 {} Ula32:ALU|carry_temp[7]~7 {} Ula32:ALU|carry_temp[9]~8 {} Ula32:ALU|carry_temp[11]~9 {} Ula32:ALU|carry_temp[13]~10 {} Ula32:ALU|carry_temp[15]~11 {} Ula32:ALU|carry_temp[17]~12 {} Ula32:ALU|carry_temp[19]~13 {} Ula32:ALU|carry_temp[21]~14 {} Ula32:ALU|carry_temp[23]~15 {} Ula32:ALU|carry_temp[25]~16 {} Ula32:ALU|carry_temp[27]~17 {} Ula32:ALU|carry_temp[29]~18 {} Ula32:ALU|carry_temp[31]~19 {} Ula32:ALU|Menor {} LessThan {} } { 0.000ns 0.243ns 0.322ns 0.266ns 0.312ns 0.214ns 0.211ns 0.226ns 0.220ns 0.215ns 0.618ns 0.235ns 0.222ns 0.222ns 0.216ns 0.225ns 0.211ns 0.610ns 0.866ns 1.498ns } { 0.000ns 0.225ns 0.225ns 0.357ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.378ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "UnidadeControle:CtrlUnit\|state\[4\] reset clock -0.061 ns register " "Info: th for register \"UnidadeControle:CtrlUnit\|state\[4\]\" (data pin = \"reset\", clock pin = \"clock\") is -0.061 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.461 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1418 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1418; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 2.461 ns UnidadeControle:CtrlUnit\|state\[4\] 3 REG LCFF_X15_Y15_N19 72 " "Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X15_Y15_N19; Fanout = 72; REG Node = 'UnidadeControle:CtrlUnit\|state\[4\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { clock~clkctrl UnidadeControle:CtrlUnit|state[4] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.81 % ) " "Info: Total cell delay = 1.472 ns ( 59.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 40.19 % ) " "Info: Total interconnect delay = 0.989 ns ( 40.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[4] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[4] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.671 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 PIN PIN_N25 24 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 24; PIN Node = 'reset'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.503 ns) 2.671 ns UnidadeControle:CtrlUnit\|state\[4\] 2 REG LCFF_X15_Y15_N19 72 " "Info: 2: + IC(1.294 ns) + CELL(0.503 ns) = 2.671 ns; Loc. = LCFF_X15_Y15_N19; Fanout = 72; REG Node = 'UnidadeControle:CtrlUnit\|state\[4\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { reset UnidadeControle:CtrlUnit|state[4] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.377 ns ( 51.55 % ) " "Info: Total cell delay = 1.377 ns ( 51.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.294 ns ( 48.45 % ) " "Info: Total interconnect delay = 1.294 ns ( 48.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { reset UnidadeControle:CtrlUnit|state[4] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|state[4] {} } { 0.000ns 0.000ns 1.294ns } { 0.000ns 0.874ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[4] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[4] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { reset UnidadeControle:CtrlUnit|state[4] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|state[4] {} } { 0.000ns 0.000ns 1.294ns } { 0.000ns 0.874ns 0.503ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 108 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 11:42:47 2019 " "Info: Processing ended: Sat May 18 11:42:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
