C:/Users/madan/OneDrive/Desktop/verilog/rtl/converter.v {1 {vlog -work work -stats=none C:/Users/madan/OneDrive/Desktop/verilog/rtl/converter.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module converter

Top level modules:
	converter

} {} {}} C:/Users/madan/OneDrive/Desktop/verilog/tb/converter_tb.v {2 {vlog -work work -stats=none C:/Users/madan/OneDrive/Desktop/verilog/tb/converter_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module converter_tb
** Warning: C:/Users/madan/OneDrive/Desktop/verilog/tb/converter_tb.v(8): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.

Top level modules:
	converter_tb

} {} {}}
