#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: DESKTOP-HL6DT46
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu Oct 13 11:01:34 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {pad_dq_ch0[0]} LOC=T8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[0]} LOC=T8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[1]} LOC=T6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[1]} LOC=T6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[2]} LOC=R6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[2]} LOC=R6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[3]} LOC=R9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[3]} LOC=R9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[4]} LOC=T9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[4]} LOC=T9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[5]} LOC=N4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[5]} LOC=N4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[6]} LOC=N5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[6]} LOC=N5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[7]} LOC=P6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[7]} LOC=P6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[8]} LOC=T4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[8]} LOC=T4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[9]} LOC=V9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[9]} LOC=V9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[10]} LOC=U9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[10]} LOC=U9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[11]} LOC=V7 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[11]} LOC=V7 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[12]} LOC=U7 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[12]} LOC=U7 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[13]} LOC=V6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[13]} LOC=V6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[14]} LOC=U6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[14]} LOC=U6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[15]} LOC=V5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[15]} LOC=V5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dqs_ch0[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dqs_ch0[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dqs_ch0[1]} LOC=U8 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dqs_ch0[1]} LOC=U8 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dqsn_ch0[0]} LOC=N7 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dqsn_ch0[0]} LOC=N7 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dqsn_ch0[1]} LOC=V8 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dqsn_ch0[1]} LOC=V8 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {led_ddr_init_done} LOC=F3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=SLOW NONE=TRUE
Executing : def_port {led_ddr_init_done} LOC=F3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led_error} LOC=J6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=SLOW NONE=TRUE
Executing : def_port {led_error} LOC=J6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {pad_addr_ch0[0]} LOC=M4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[0]} LOC=M4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[1]} LOC=M3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[1]} LOC=M3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[2]} LOC=P2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[2]} LOC=P2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[3]} LOC=P1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[3]} LOC=P1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[4]} LOC=L5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[4]} LOC=L5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[5]} LOC=M5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[5]} LOC=M5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[6]} LOC=N2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[6]} LOC=N2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[7]} LOC=N1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[7]} LOC=N1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[8]} LOC=K4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[8]} LOC=K4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[9]} LOC=M1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[9]} LOC=M1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[10]} LOC=M6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[10]} LOC=M6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[11]} LOC=L1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[11]} LOC=L1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[12]} LOC=K2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[12]} LOC=K2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[13]} LOC=K1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[13]} LOC=K1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[14]} LOC=J2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[14]} LOC=J2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[15]} LOC=J1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[15]} LOC=J1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_ba_ch0[0]} LOC=U2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_ba_ch0[0]} LOC=U2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_ba_ch0[1]} LOC=U1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_ba_ch0[1]} LOC=U1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_ba_ch0[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_ba_ch0[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_casn_ch0} LOC=T1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_casn_ch0} LOC=T1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_cke_ch0} LOC=L4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_cke_ch0} LOC=L4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_csn_ch0} LOC=R1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_csn_ch0} LOC=R1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_ddr_clk_w} LOC=U3 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_ddr_clk_w} LOC=U3 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_ddr_clkn_w} LOC=V3 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_ddr_clkn_w} LOC=V3 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_dm_rdqs_ch0[0]} LOC=R8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_dm_rdqs_ch0[0]} LOC=R8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_dm_rdqs_ch0[1]} LOC=U5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_dm_rdqs_ch0[1]} LOC=U5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_loop_out} LOC=P8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_loop_out} LOC=P8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_loop_out_h} LOC=U4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_loop_out_h} LOC=U4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_odt_ch0} LOC=V2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_odt_ch0} LOC=V2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_rasn_ch0} LOC=R2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_rasn_ch0} LOC=R2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_rstn_ch0} LOC=M2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_rstn_ch0} LOC=M2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_wen_ch0} LOC=V1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_wen_ch0} LOC=V1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_loop_in} LOC=P7 VCCIO=1.5 IOSTANDARD=SSTL15_I VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_loop_in} LOC=P7 VCCIO=1.5 IOSTANDARD=SSTL15_I VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_loop_in_h} LOC=V4 VCCIO=1.5 IOSTANDARD=SSTL15_I VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_loop_in_h} LOC=V4 VCCIO=1.5 IOSTANDARD=SSTL15_I VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {sys_clk} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {sys_clk} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {sys_rst_n} LOC=G5 VCCIO=1.5 IOSTANDARD=SSTL15_I PULLUP=TRUE
Executing : def_port {sys_rst_n} LOC=G5 VCCIO=1.5 IOSTANDARD=SSTL15_I PULLUP=TRUE successfully
Executing : def_inst_site {u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll} PLL_82_71
Executing : def_inst_site {u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll} PLL_82_71 successfully
Constraint check end.
I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC to HMEMC_16_1.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0 to DQSL_6_96.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0 to DQSL_6_24.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll to DLL_7_59.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0 to DQSL_6_52.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0 to DQSL_6_148.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0 to DQSL_6_176.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv to IOCKDIV_6_64.
The driver sys_clk_ibuf/opit_1 of pin CLKIN1 of PLL u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll fixs in IOL_7_298, and PLL fixs in PLL_82_71, it is incompatible.
C: Place-2039: The placement site of sys_clk_ibuf/opit_1 and u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll is incompatible.
Phase 1.1 1st GP placement started.
Design Utilization : 6%.
Wirelength after clock region global placement is 28262.
1st GP placement takes 1.44 sec.

Phase 1.2 Clock placement started.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate to IOCKGATE_6_56.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf02_dut/gopclkgate to IOCKGATE_6_181.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Mapping instance clkbufg_2/gopclkbufg to USCM_74_106.
Clock placement takes 0.06 sec.

Pre global placement takes 2.22 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst led_ddr_init_done_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst led_error_obuf/opit_1 on IOL_7_226.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_241.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O on IOL_7_22.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O on IOL_7_102.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_00_dut/opit_0_iol on IOL_7_5.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_01_dut/opit_1 on IOL_7_6.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL on IOL_7_9.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL on IOL_7_46.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL on IOL_7_49.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL on IOL_7_50.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL on IOL_7_73.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL on IOL_7_74.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL on IOL_7_77.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL on IOL_7_78.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL on IOL_7_81.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL on IOL_7_82.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_38_dut/opit_0_iol on IOL_7_117.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_39_dut/opit_1 on IOL_7_118.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL on IOL_7_129.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL on IOL_7_130.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL on IOL_7_133.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL on IOL_7_134.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL on IOL_7_137.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL on IOL_7_138.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL on IOL_7_141.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL on IOL_7_142.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL on IOL_7_146.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_50_dut/opit_1 on IOL_7_157.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL on IOL_7_158.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL on IOL_7_161.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL on IOL_7_166.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL on IOL_7_169.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL on IOL_7_170.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL on IOL_7_173.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL on IOL_7_174.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO on IOL_7_10.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO on IOL_7_13.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO on IOL_7_14.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO on IOL_7_17.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO on IOL_7_18.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO on IOL_7_33.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO on IOL_7_34.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO on IOL_7_37.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO on IOL_7_86.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO on IOL_7_89.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO on IOL_7_90.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO on IOL_7_105.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO on IOL_7_106.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO on IOL_7_109.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO on IOL_7_110.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO on IOL_7_113.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_74_106.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll on DLL_7_59.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0 on DQSL_6_24.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0 on DQSL_6_52.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0 on DQSL_6_96.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0 on DQSL_6_148.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0 on DQSL_6_176.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate on IOCKGATE_6_56.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf02_dut/gopclkgate on IOCKGATE_6_181.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv on IOCKDIV_6_64.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC on HMEMC_16_1.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll on PLL_82_71.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_2_20.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Placed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0(gopDQS_DDC) on DQSL_6_24.
Placed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0(gopDQS_DDC) on DQSL_6_52.
Placed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0(gopDQS_DDC) on DQSL_6_96.
Placed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0(gopDQS_DDC) on DQSL_6_148.
Placed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0(gopDQS_DDC) on DQSL_6_176.
Forbidden IOL_7_38.
Forbidden IOL_7_41.
Forbidden IOL_7_42.
Forbidden IOL_7_85.
Forbidden IOL_7_162.
Forbidden IOL_7_165.
I: The IO driver of u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll(CLKIN1) is not constraint at pllpad, its clock path will pass through SRB.
Process placement takes 0.02 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -1718.
	4 iterations finished.
	Final slack 197.
Super clustering done.
Design Utilization : 6%.
2nd GP placement takes 1.05 sec.

Wirelength after global placement is 27610.
Global placement takes 1.06 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 28156.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -1718.
	4 iterations finished.
	Final slack 197.
Super clustering done.
Design Utilization : 6%.
3rd GP placement takes 0.95 sec.

Wirelength after post global placement is 27248.
Post global placement takes 0.95 sec.

Phase 4 Legalization started.
The average distance in LP is 0.989510.
Wirelength after legalization is 28076.
Legalization takes 0.03 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 1606.
Replication placement takes 0.09 sec.

Wirelength after replication placement is 28076.
Phase 5.2 DP placement started.
Legalized cost 1606.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.06 sec.

Wirelength after detailed placement is 28076.
Timing-driven detailed placement takes 0.16 sec.

Worst slack is 1606, TNS after placement is 0.
Placement done.
Total placement takes 4.94 sec.
Finished placement. (CPU time elapsed 0h:00m:04s)

Routing started.
Building routing graph takes 0.55 sec.
Worst slack is 1606, TNS before global route is 0.
Processing design graph takes 0.12 sec.
Total memory for routing:
	48.017380 M.
Total nets for routing : 2445.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 57 nets, it takes 0.02 sec.
Unrouted nets 145 at the end of iteration 0.
Unrouted nets 121 at the end of iteration 1.
Unrouted nets 77 at the end of iteration 2.
Unrouted nets 44 at the end of iteration 3.
Unrouted nets 36 at the end of iteration 4.
Unrouted nets 17 at the end of iteration 5.
Unrouted nets 16 at the end of iteration 6.
Unrouted nets 8 at the end of iteration 7.
Unrouted nets 6 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 0 at the end of iteration 10.
Global Routing step 2 processed 253 nets, it takes 0.41 sec.
Unrouted nets 6 at the end of iteration 0.
Unrouted nets 5 at the end of iteration 1.
Unrouted nets 0 at the end of iteration 2.
Global Routing step 3 processed 396 nets, it takes 0.05 sec.
Global routing takes 0.47 sec.
Total 2550 subnets.
    forward max bucket size 246 , backward 204.
        Unrouted nets 1153 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.328125 sec.
    forward max bucket size 381 , backward 203.
        Unrouted nets 951 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.281250 sec.
    forward max bucket size 351 , backward 174.
        Unrouted nets 761 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.250000 sec.
    forward max bucket size 426 , backward 184.
        Unrouted nets 606 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.234375 sec.
    forward max bucket size 439 , backward 427.
        Unrouted nets 515 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.187500 sec.
    forward max bucket size 571 , backward 860.
        Unrouted nets 411 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.140625 sec.
    forward max bucket size 515 , backward 629.
        Unrouted nets 301 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.140625 sec.
    forward max bucket size 673 , backward 668.
        Unrouted nets 208 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.093750 sec.
    forward max bucket size 548 , backward 331.
        Unrouted nets 172 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.093750 sec.
    forward max bucket size 764 , backward 301.
        Unrouted nets 138 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.046875 sec.
    forward max bucket size 565 , backward 324.
        Unrouted nets 94 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.046875 sec.
    forward max bucket size 514 , backward 308.
        Unrouted nets 59 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.015625 sec.
    forward max bucket size 470 , backward 338.
        Unrouted nets 56 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.015625 sec.
    forward max bucket size 466 , backward 190.
        Unrouted nets 44 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.031250 sec.
    forward max bucket size 497 , backward 239.
        Unrouted nets 46 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.015625 sec.
    forward max bucket size 590 , backward 198.
        Unrouted nets 38 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.015625 sec.
    forward max bucket size 569 , backward 338.
        Unrouted nets 38 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.015625 sec.
    forward max bucket size 559 , backward 165.
        Unrouted nets 36 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.031250 sec.
    forward max bucket size 589 , backward 393.
        Unrouted nets 41 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.015625 sec.
    forward max bucket size 434 , backward 99.
        Unrouted nets 41 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.015625 sec.
    forward max bucket size 665 , backward 124.
        Unrouted nets 38 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.031250 sec.
    forward max bucket size 612 , backward 395.
        Unrouted nets 46 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.000000 sec.
    forward max bucket size 535 , backward 371.
        Unrouted nets 46 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.031250 sec.
    forward max bucket size 586 , backward 208.
        Unrouted nets 36 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.031250 sec.
    forward max bucket size 642 , backward 277.
        Unrouted nets 33 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.015625 sec.
    forward max bucket size 397 , backward 165.
        Unrouted nets 31 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.000000 sec.
    forward max bucket size 518 , backward 259.
        Unrouted nets 26 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.000000 sec.
    forward max bucket size 395 , backward 274.
        Unrouted nets 25 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.031250 sec.
    forward max bucket size 782 , backward 420.
        Unrouted nets 27 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.015625 sec.
    forward max bucket size 658 , backward 273.
        Unrouted nets 9 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.000000 sec.
    forward max bucket size 419 , backward 88.
        Unrouted nets 6 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.000000 sec.
    forward max bucket size 623 , backward 68.
        Unrouted nets 7 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.000000 sec.
    forward max bucket size 428 , backward 70.
        Unrouted nets 11 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.015625 sec.
    forward max bucket size 657 , backward 184.
        Unrouted nets 9 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.000000 sec.
    forward max bucket size 301 , backward 35.
        Unrouted nets 7 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.015625 sec.
    forward max bucket size 404 , backward 43.
        Unrouted nets 11 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.000000 sec.
    forward max bucket size 281 , backward 96.
        Unrouted nets 11 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.015625 sec.
    forward max bucket size 272 , backward 82.
        Unrouted nets 7 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.000000 sec.
    forward max bucket size 262 , backward 81.
        Unrouted nets 8 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.000000 sec.
    forward max bucket size 349 , backward 150.
        Unrouted nets 11 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.000000 sec.
    forward max bucket size 391 , backward 146.
        Unrouted nets 17 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.000000 sec.
    forward max bucket size 422 , backward 229.
        Unrouted nets 25 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.015625 sec.
    forward max bucket size 308 , backward 139.
        Unrouted nets 23 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.015625 sec.
    forward max bucket size 900 , backward 284.
        Unrouted nets 25 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.015625 sec.
    forward max bucket size 416 , backward 192.
        Unrouted nets 24 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.000000 sec.
    forward max bucket size 348 , backward 185.
        Unrouted nets 21 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.015625 sec.
    forward max bucket size 403 , backward 283.
        Unrouted nets 16 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.015625 sec.
    forward max bucket size 590 , backward 219.
        Unrouted nets 9 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.000000 sec.
    forward max bucket size 441 , backward 129.
        Unrouted nets 16 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.015625 sec.
    forward max bucket size 389 , backward 636.
        Unrouted nets 17 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.015625 sec.
    forward max bucket size 346 , backward 499.
        Unrouted nets 22 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.015625 sec.
    forward max bucket size 344 , backward 396.
        Unrouted nets 14 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.015625 sec.
    forward max bucket size 731 , backward 541.
        Unrouted nets 27 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.015625 sec.
    forward max bucket size 592 , backward 255.
        Unrouted nets 22 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.015625 sec.
    forward max bucket size 483 , backward 211.
        Unrouted nets 23 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.015625 sec.
    forward max bucket size 449 , backward 83.
        Unrouted nets 17 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.015625 sec.
    forward max bucket size 422 , backward 255.
        Unrouted nets 12 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.015625 sec.
    forward max bucket size 421 , backward 199.
        Unrouted nets 13 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.046875 sec.
    forward max bucket size 215 , backward 132.
        Unrouted nets 4 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.000000 sec.
    forward max bucket size 214 , backward 80.
        Unrouted nets 4 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.015625 sec.
    forward max bucket size 264 , backward 108.
        Unrouted nets 6 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.000000 sec.
    forward max bucket size 845 , backward 702.
        Unrouted nets 5 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.000000 sec.
    forward max bucket size 313 , backward 51.
        Unrouted nets 2 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.015625 sec.
    forward max bucket size 38 , backward 63.
        Unrouted nets 2 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.015625 sec.
    forward max bucket size 43 , backward 63.
        Unrouted nets 0 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.000000 sec.
Detailed routing takes 64 iterations
C: Route-2036: The clock path from u_ddr3_top/u_rw_ctrl_128bit/axi_wlast/opit_0_inv_L5Q:Q to u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC:WLAST_0 is routed by SRB.
C: Route-2036: The clock path from u_ddr3_top/u_rw_ctrl_128bit/axi_arvalid/opit_0_inv_L5Q:Q to u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC:ARVALID_0 is routed by SRB.
C: Route-2036: The clock path from sys_clk_ibuf/opit_1:OUT to u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll:CLKIN1 is routed by SRB.
Detailed routing takes 2.59 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.14 sec.
Hold violation fix iter 0 takes 3.02 sec, total_step_forward 647197.
Incremental timing analysis takes 0.14 sec.
Hold violation fix iter 1 takes 0.53 sec, total_step_forward 123701.
Incremental timing analysis takes 0.14 sec.
Hold violation fix iter 2 takes 0.52 sec, total_step_forward 120799.
Incremental timing analysis takes 0.14 sec.
Hold violation fix iter 3 takes 0.50 sec, total_step_forward 120811.
Incremental timing analysis takes 0.14 sec.
Hold violation fix iter 4 takes 0.52 sec, total_step_forward 121385.
Incremental timing analysis takes 0.14 sec.
Hold violation fix iter 5 takes 0.52 sec, total_step_forward 120939.
Hold Violation Fix in router takes 6 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 6.61 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.14 sec.
Used SRB routing arc is 17926.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 10.70 sec.
W: Timing-4105: The worst slack of endpoint u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D of clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred is -1306ps(slow corner), but required hold violation threshold is 200ps.
C: STA-3017: There are 1 clock cross SRB paths do not meet the required hold violation threshold(200ps).


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 3        | 6             | 50                 
| Use of CLMA              | 260      | 3274          | 8                  
|   FF                     | 457      | 19644         | 3                  
|   LUT                    | 761      | 13096         | 6                  
|   LUT-FF pairs           | 141      | 13096         | 2                  
| Use of CLMS              | 81       | 1110          | 8                  
|   FF                     | 135      | 6660          | 3                  
|   LUT                    | 225      | 4440          | 6                  
|   LUT-FF pairs           | 43       | 4440          | 1                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 2        | 6             | 34                 
| Use of DQSL              | 5        | 18            | 28                 
| Use of DRM               | 16       | 48            | 34                 
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 1        | 2             | 50                 
| Use of IO                | 58       | 240           | 25                 
|   IOBD                   | 29       | 120           | 25                 
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 29       | 114           | 26                 
| Use of IOCKDIV           | 1        | 12            | 9                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 2        | 12            | 17                 
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 58       | 240           | 25                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 1        | 24            | 5                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 20            | 15                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:10s)
Design 'ddr3_rw_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:21s)
Action pnr: Real time elapsed is 0h:0m:23s
Action pnr: CPU time elapsed is 0h:0m:22s
Action pnr: Process CPU time elapsed is 0h:0m:22s
Current time: Thu Oct 13 11:01:56 2022
Action pnr: Peak memory pool usage is 635 MB
