Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu Feb 09 12:10:59 2017
| Host         : DESKTOP-AO4G6AL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file scaler_to_vpss_timing_summary_postroute_physopted.rpt -rpx scaler_to_vpss_timing_summary_postroute_physopted.rpx
| Design       : scaler_to_vpss
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.010        0.000                      0               108212        0.015        0.000                      0                93831        1.416        0.000                       0                 43530  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
clk_fpga_0             {0.000 10.000}       20.000          50.000          
clk_fpga_1             {0.000 3.333}        6.666           150.015         
clk_fpga_2             {0.000 2.666}        5.333           187.512         
fmc_imageon_hdmii_clk  {0.000 3.365}        6.730           148.588         
si570_usrclk_p         {0.000 3.365}        6.730           148.588         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                   7.453        0.000                      0                 8725        0.015        0.000                      0                 8725        8.750        0.000                       0                  4617  
clk_fpga_1                   0.010        0.000                      0                63617        0.018        0.000                      0                49342        2.083        0.000                       0                 24876  
clk_fpga_2                   0.158        0.000                      0                23004        0.029        0.000                      0                23004        1.416        0.000                       0                  9255  
fmc_imageon_hdmii_clk        0.489        0.000                      0                 4764        0.027        0.000                      0                 4764        2.385        0.000                       0                  2381  
si570_usrclk_p               0.180        0.000                      0                 4965        0.052        0.000                      0                 4965        2.385        0.000                       0                  2401  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_2      clk_fpga_1            3.369        0.000                      0                   30                                                                        
clk_fpga_1      clk_fpga_2            4.800        0.000                      0                   30                                                                        
si570_usrclk_p  clk_fpga_2            4.762        0.000                      0                   23                                                                        
clk_fpga_2      si570_usrclk_p        3.565        0.000                      0                   23                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clk_fpga_0             clk_fpga_0                  16.804        0.000                      0                  925        0.159        0.000                      0                  925  
**async_default**      clk_fpga_1             clk_fpga_1                   3.507        0.000                      0                 1204        0.301        0.000                      0                 1204  
**async_default**      clk_fpga_2             clk_fpga_2                   0.860        0.000                      0                  886        0.301        0.000                      0                  886  
**async_default**      fmc_imageon_hdmii_clk  fmc_imageon_hdmii_clk        4.455        0.000                      0                    8        0.411        0.000                      0                    8  
**async_default**      si570_usrclk_p         si570_usrclk_p               3.656        0.000                      0                    8        0.400        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.453ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.856ns  (logic 0.828ns (6.984%)  route 11.028ns (93.016%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.907     3.201    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X60Y101        FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDRE (Prop_fdre_C_Q)         0.456     3.657 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=141, routed)         7.378    11.035    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[3]
    SLICE_X53Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.159 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]_i_2/O
                         net (fo=1, routed)           2.356    13.515    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]_i_2_n_4
    SLICE_X53Y87         LUT6 (Prop_lut6_I0_O)        0.124    13.639 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]_i_1/O
                         net (fo=2, routed)           1.294    14.933    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[25]
    SLICE_X41Y86         LUT3 (Prop_lut3_I0_O)        0.124    15.057 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_1/O
                         net (fo=1, routed)           0.000    15.057    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]
    SLICE_X41Y86         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.474    22.653    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X41Y86         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                         clock pessimism              0.129    22.782    
                         clock uncertainty           -0.302    22.480    
    SLICE_X41Y86         FDRE (Setup_fdre_C_D)        0.031    22.511    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                         22.511    
                         arrival time                         -15.057    
  -------------------------------------------------------------------
                         slack                                  7.453    

Slack (MET) :             7.457ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.842ns  (logic 0.890ns (7.515%)  route 10.952ns (92.485%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 22.641 - 20.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.905     3.199    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X58Y100        FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.518     3.717 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=141, routed)         7.368    11.085    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[2]
    SLICE_X60Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.209 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_4/O
                         net (fo=1, routed)           2.525    13.734    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_4_n_4
    SLICE_X58Y87         LUT6 (Prop_lut6_I4_O)        0.124    13.858 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_1/O
                         net (fo=2, routed)           1.060    14.917    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[20]
    SLICE_X51Y87         LUT3 (Prop_lut3_I0_O)        0.124    15.041 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[20]_i_1/O
                         net (fo=1, routed)           0.000    15.041    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]
    SLICE_X51Y87         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.462    22.641    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X51Y87         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                         clock pessimism              0.129    22.770    
                         clock uncertainty           -0.302    22.468    
    SLICE_X51Y87         FDRE (Setup_fdre_C_D)        0.031    22.499    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                         22.499    
                         arrival time                         -15.041    
  -------------------------------------------------------------------
                         slack                                  7.457    

Slack (MET) :             7.505ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.803ns  (logic 0.890ns (7.540%)  route 10.913ns (92.460%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 22.652 - 20.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.905     3.199    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X58Y101        FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518     3.717 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=124, routed)         7.173    10.890    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X61Y45         LUT6 (Prop_lut6_I4_O)        0.124    11.014 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_4/O
                         net (fo=1, routed)           2.368    13.382    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_4_n_4
    SLICE_X57Y87         LUT6 (Prop_lut6_I4_O)        0.124    13.506 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_1/O
                         net (fo=2, routed)           1.372    14.878    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[24]
    SLICE_X47Y86         LUT3 (Prop_lut3_I0_O)        0.124    15.002 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_1/O
                         net (fo=1, routed)           0.000    15.002    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]
    SLICE_X47Y86         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.473    22.652    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X47Y86         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                         clock pessimism              0.129    22.781    
                         clock uncertainty           -0.302    22.479    
    SLICE_X47Y86         FDRE (Setup_fdre_C_D)        0.029    22.508    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                         22.508    
                         arrival time                         -15.002    
  -------------------------------------------------------------------
                         slack                                  7.505    

Slack (MET) :             7.527ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.831ns  (logic 0.890ns (7.522%)  route 10.941ns (92.478%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 22.652 - 20.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.905     3.199    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X58Y101        FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518     3.717 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=124, routed)         7.134    10.851    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X72Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.975 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]_i_4/O
                         net (fo=1, routed)           2.416    13.391    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]_i_4_n_4
    SLICE_X54Y83         LUT6 (Prop_lut6_I4_O)        0.124    13.515 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]_i_1/O
                         net (fo=2, routed)           1.391    14.906    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[6]
    SLICE_X46Y85         LUT3 (Prop_lut3_I0_O)        0.124    15.030 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_1/O
                         net (fo=1, routed)           0.000    15.030    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]
    SLICE_X46Y85         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.473    22.652    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X46Y85         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                         clock pessimism              0.129    22.781    
                         clock uncertainty           -0.302    22.479    
    SLICE_X46Y85         FDRE (Setup_fdre_C_D)        0.079    22.558    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                         22.558    
                         arrival time                         -15.030    
  -------------------------------------------------------------------
                         slack                                  7.527    

Slack (MET) :             7.804ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.418ns  (logic 0.766ns (6.709%)  route 10.652ns (93.291%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 22.652 - 20.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.905     3.199    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X58Y101        FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518     3.717 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=124, routed)         7.134    10.851    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X72Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.975 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]_i_4/O
                         net (fo=1, routed)           2.416    13.391    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]_i_4_n_4
    SLICE_X54Y83         LUT6 (Prop_lut6_I4_O)        0.124    13.515 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]_i_1/O
                         net (fo=2, routed)           1.101    14.617    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[6]
    SLICE_X47Y85         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.473    22.652    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X47Y85         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/C
                         clock pessimism              0.129    22.781    
                         clock uncertainty           -0.302    22.479    
    SLICE_X47Y85         FDRE (Setup_fdre_C_D)       -0.058    22.421    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         22.421    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                  7.804    

Slack (MET) :             7.859ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.525ns  (logic 1.450ns (12.581%)  route 10.075ns (87.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 22.663 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.737     3.031    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.450     4.481 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=24, routed)         10.075    14.556    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[5]
    SLICE_X41Y20         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.484    22.663    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X41Y20         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[5]/C
                         clock pessimism              0.115    22.778    
                         clock uncertainty           -0.302    22.476    
    SLICE_X41Y20         FDRE (Setup_fdre_C_D)       -0.061    22.415    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         22.415    
                         arrival time                         -14.556    
  -------------------------------------------------------------------
                         slack                                  7.859    

Slack (MET) :             7.905ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.306ns  (logic 0.766ns (6.775%)  route 10.540ns (93.225%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 22.641 - 20.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.905     3.199    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X58Y100        FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.518     3.717 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=141, routed)         7.368    11.085    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[2]
    SLICE_X60Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.209 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_4/O
                         net (fo=1, routed)           2.525    13.734    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_4_n_4
    SLICE_X58Y87         LUT6 (Prop_lut6_I4_O)        0.124    13.858 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_1/O
                         net (fo=2, routed)           0.647    14.505    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[20]
    SLICE_X52Y87         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.462    22.641    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X52Y87         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
                         clock pessimism              0.129    22.770    
                         clock uncertainty           -0.302    22.468    
    SLICE_X52Y87         FDRE (Setup_fdre_C_D)       -0.058    22.410    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]
  -------------------------------------------------------------------
                         required time                         22.410    
                         arrival time                         -14.505    
  -------------------------------------------------------------------
                         slack                                  7.905    

Slack (MET) :             7.939ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.271ns  (logic 0.704ns (6.246%)  route 10.567ns (93.754%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 22.652 - 20.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.907     3.201    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X60Y101        FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDRE (Prop_fdre_C_Q)         0.456     3.657 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=141, routed)         7.374    11.031    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[3]
    SLICE_X52Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.155 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[15]_i_2/O
                         net (fo=1, routed)           2.251    13.406    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[15]_i_2_n_4
    SLICE_X52Y87         LUT6 (Prop_lut6_I0_O)        0.124    13.530 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[15]_i_1/O
                         net (fo=2, routed)           0.943    14.472    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[15]
    SLICE_X47Y85         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.473    22.652    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X47Y85         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]/C
                         clock pessimism              0.129    22.781    
                         clock uncertainty           -0.302    22.479    
    SLICE_X47Y85         FDRE (Setup_fdre_C_D)       -0.067    22.412    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         22.412    
                         arrival time                         -14.472    
  -------------------------------------------------------------------
                         slack                                  7.939    

Slack (MET) :             7.944ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.444ns  (logic 1.450ns (12.671%)  route 9.994ns (87.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 22.663 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.737     3.031    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.481 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=24, routed)          9.994    14.474    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[6]
    SLICE_X41Y20         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.484    22.663    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X41Y20         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[6]/C
                         clock pessimism              0.115    22.778    
                         clock uncertainty           -0.302    22.476    
    SLICE_X41Y20         FDRE (Setup_fdre_C_D)       -0.058    22.418    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         22.418    
                         arrival time                         -14.474    
  -------------------------------------------------------------------
                         slack                                  7.944    

Slack (MET) :             7.962ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.255ns  (logic 0.704ns (6.255%)  route 10.551ns (93.745%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.907     3.201    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X60Y101        FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDRE (Prop_fdre_C_Q)         0.456     3.657 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=141, routed)         7.378    11.035    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[3]
    SLICE_X53Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.159 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]_i_2/O
                         net (fo=1, routed)           2.356    13.515    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]_i_2_n_4
    SLICE_X53Y87         LUT6 (Prop_lut6_I0_O)        0.124    13.639 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]_i_1/O
                         net (fo=2, routed)           0.817    14.456    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[25]
    SLICE_X40Y86         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.474    22.653    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y86         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
                         clock pessimism              0.129    22.782    
                         clock uncertainty           -0.302    22.480    
    SLICE_X40Y86         FDRE (Setup_fdre_C_D)       -0.061    22.419    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]
  -------------------------------------------------------------------
                         required time                         22.419    
                         arrival time                         -14.456    
  -------------------------------------------------------------------
                         slack                                  7.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.863%)  route 0.247ns (54.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.577     0.913    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y99         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/Q
                         net (fo=1, routed)           0.247     1.323    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[1]
    SLICE_X31Y100        LUT5 (Prop_lut5_I2_O)        0.045     1.368 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1/O
                         net (fo=1, routed)           0.000     1.368    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1_n_4
    SLICE_X31Y100        FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.931     1.297    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.091     1.353    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_arrived_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.874%)  route 0.180ns (49.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.660     0.996    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X57Y100        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_reg/Q
                         net (fo=3, routed)           0.180     1.317    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid
    SLICE_X58Y98         LUT3 (Prop_lut3_I0_O)        0.045     1.362 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_arrived_d1_i_1/O
                         net (fo=1, routed)           0.000     1.362    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_arrived_d1_i_1_n_4
    SLICE_X58Y98         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_arrived_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.848     1.214    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X58Y98         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_arrived_d1_reg/C
                         clock pessimism             -0.035     1.179    
    SLICE_X58Y98         FDRE (Hold_fdre_C_D)         0.121     1.300    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_arrived_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.657%)  route 0.224ns (61.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.582     0.918    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X80Y92         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y92         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.224     1.282    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/ADDRD2
    SLICE_X82Y92         RAMD32                                       r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.851     1.217    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X82Y92         RAMD32                                       r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA/CLK
                         clock pessimism             -0.264     0.953    
    SLICE_X82Y92         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.207    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.657%)  route 0.224ns (61.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.582     0.918    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X80Y92         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y92         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.224     1.282    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/ADDRD2
    SLICE_X82Y92         RAMD32                                       r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.851     1.217    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X82Y92         RAMD32                                       r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism             -0.264     0.953    
    SLICE_X82Y92         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.207    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.657%)  route 0.224ns (61.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.582     0.918    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X80Y92         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y92         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.224     1.282    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/ADDRD2
    SLICE_X82Y92         RAMD32                                       r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.851     1.217    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X82Y92         RAMD32                                       r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMB/CLK
                         clock pessimism             -0.264     0.953    
    SLICE_X82Y92         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.207    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.657%)  route 0.224ns (61.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.582     0.918    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X80Y92         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y92         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.224     1.282    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/ADDRD2
    SLICE_X82Y92         RAMD32                                       r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.851     1.217    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X82Y92         RAMD32                                       r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMB_D1/CLK
                         clock pessimism             -0.264     0.953    
    SLICE_X82Y92         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.207    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.657%)  route 0.224ns (61.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.582     0.918    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X80Y92         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y92         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.224     1.282    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/ADDRD2
    SLICE_X82Y92         RAMD32                                       r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.851     1.217    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X82Y92         RAMD32                                       r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMC/CLK
                         clock pessimism             -0.264     0.953    
    SLICE_X82Y92         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.207    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.657%)  route 0.224ns (61.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.582     0.918    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X80Y92         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y92         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.224     1.282    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/ADDRD2
    SLICE_X82Y92         RAMD32                                       r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.851     1.217    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X82Y92         RAMD32                                       r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMC_D1/CLK
                         clock pessimism             -0.264     0.953    
    SLICE_X82Y92         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.207    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.657%)  route 0.224ns (61.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.582     0.918    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X80Y92         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y92         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.224     1.282    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/ADDRD2
    SLICE_X82Y92         RAMS32                                       r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.851     1.217    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X82Y92         RAMS32                                       r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMD/CLK
                         clock pessimism             -0.264     0.953    
    SLICE_X82Y92         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.207    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMD
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.657%)  route 0.224ns (61.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.582     0.918    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X80Y92         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y92         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.224     1.282    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/ADDRD2
    SLICE_X82Y92         RAMS32                                       r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.851     1.217    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X82Y92         RAMS32                                       r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMD_D1/CLK
                         clock pessimism             -0.264     0.953    
    SLICE_X82Y92         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.207    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X58Y74    design_1_wrapper_inst/design_1_i/control_path/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X58Y74    design_1_wrapper_inst/design_1_i/control_path/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X58Y75    design_1_wrapper_inst/design_1_i/control_path/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X58Y75    design_1_wrapper_inst/design_1_i/control_path/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X59Y75    design_1_wrapper_inst/design_1_i/control_path/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X56Y50    design_1_wrapper_inst/design_1_i/control_path/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X56Y50    design_1_wrapper_inst/design_1_i/control_path/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X56Y50    design_1_wrapper_inst/design_1_i/control_path/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X58Y77    design_1_wrapper_inst/design_1_i/control_path/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y87    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_16/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y87    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_16/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y87    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_16/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y87    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_16/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y87    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_16/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y87    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_16/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y87    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_16/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y87    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_16/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X92Y68    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X92Y68    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X82Y118   design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X82Y118   design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X82Y118   design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X82Y118   design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X82Y118   design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X82Y118   design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X82Y118   design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X82Y118   design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X92Y112   design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X92Y112   design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 2.889ns (44.113%)  route 3.660ns (55.887%))
  Logic Levels:           11  (CARRY4=5 LUT4=4 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 9.534 - 6.666 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.886     3.180    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X28Y114        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y114        FDRE (Prop_fdre_C_Q)         0.456     3.636 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[0]/Q
                         net (fo=4, routed)           0.822     4.458    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_4_[0]
    SLICE_X28Y115        LUT4 (Prop_lut4_I0_O)        0.124     4.582 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/storage_data[3]_i_13/O
                         net (fo=1, routed)           0.000     4.582    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/storage_data[3]_i_13_n_4
    SLICE_X28Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.114 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/storage_data_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.114    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/storage_data_reg[3]_i_4_n_4
    SLICE_X28Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/storage_data_reg[3]_i_2/CO[3]
                         net (fo=22, routed)          1.096     6.324    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X27Y115        LUT4 (Prop_lut4_I1_O)        0.124     6.448 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[3]_i_7/O
                         net (fo=1, routed)           0.000     6.448    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[3]_i_7_n_4
    SLICE_X27Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.980 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.980    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[3]_i_3_n_4
    SLICE_X27Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.094    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[7]_i_3_n_4
    SLICE_X27Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.316 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.354     7.670    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_cntr_prv0[8]
    SLICE_X26Y117        LUT4 (Prop_lut4_I1_O)        0.299     7.969 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_cntr[8]_i_1/O
                         net (fo=3, routed)           0.796     8.765    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_cntr_reg[15][8]
    SLICE_X27Y119        LUT4 (Prop_lut4_I2_O)        0.124     8.889 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_eq_0_i_5/O
                         net (fo=1, routed)           0.297     9.186    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_eq_0_i_5_n_4
    SLICE_X29Y119        LUT5 (Prop_lut5_I4_O)        0.124     9.310 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_eq_0_i_3/O
                         net (fo=1, routed)           0.295     9.605    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_sm_ld_scatter_cmd_reg_0
    SLICE_X29Y118        LUT5 (Prop_lut5_I2_O)        0.124     9.729 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     9.729    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_1_n_4
    SLICE_X29Y118        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.689     9.534    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X29Y118        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.282     9.816    
                         clock uncertainty           -0.106     9.710    
    SLICE_X29Y118        FDRE (Setup_fdre_C_D)        0.029     9.739    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                          9.739    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.979ns (45.453%)  route 3.575ns (54.547%))
  Logic Levels:           11  (CARRY4=6 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 9.426 - 6.666 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.758     3.052    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X15Y0          FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     3.508 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.831     4.339    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[0]
    SLICE_X16Y0          LUT4 (Prop_lut4_I1_O)        0.124     4.463 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/storage_data[3]_i_13/O
                         net (fo=1, routed)           0.000     4.463    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/storage_data[3]_i_13_n_4
    SLICE_X16Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.976 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/storage_data_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.976    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/storage_data_reg[3]_i_4_n_4
    SLICE_X16Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.093 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/storage_data_reg[3]_i_2/CO[3]
                         net (fo=22, routed)          1.109     6.202    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X17Y0          LUT4 (Prop_lut4_I1_O)        0.124     6.326 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[3]_i_7/O
                         net (fo=1, routed)           0.000     6.326    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[3]_i_7_n_4
    SLICE_X17Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.858 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.858    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[3]_i_3_n_4
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.972 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.972    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[7]_i_3_n_4
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.086    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[11]_i_3_n_4
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.420 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]_i_5/O[1]
                         net (fo=1, routed)           0.521     7.941    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_cntr_prv0[13]
    SLICE_X16Y3          LUT4 (Prop_lut4_I1_O)        0.303     8.244 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_cntr[13]_i_1/O
                         net (fo=3, routed)           0.811     9.055    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_cntr_reg[15][13]
    SLICE_X18Y3          LUT5 (Prop_lut5_I0_O)        0.124     9.179 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_eq_0_i_3/O
                         net (fo=1, routed)           0.303     9.482    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_sm_ld_scatter_cmd_reg_0
    SLICE_X16Y2          LUT5 (Prop_lut5_I2_O)        0.124     9.606 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     9.606    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_1_n_4
    SLICE_X16Y2          FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.581     9.427    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X16Y2          FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.230     9.656    
                         clock uncertainty           -0.106     9.550    
    SLICE_X16Y2          FDRE (Setup_fdre_C_D)        0.079     9.629    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                          9.629    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsf1aqawei0c3geitiaxwypra0sjb/obsab5u2qnu1fhf4hfcp2tfqcjh4irag/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtl4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        6.369ns  (logic 1.112ns (17.459%)  route 5.257ns (82.541%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsf1aqawei0c3geitiaxwypra0sjb/obsab5u2qnu1fhf4hfcp2tfqcjh4irag/C
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsf1aqawei0c3geitiaxwypra0sjb/obsab5u2qnu1fhf4hfcp2tfqcjh4irag/Q
                         net (fo=11, routed)          0.915     1.334    design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsf1aqawei0c3geitiaxwypra0sjb/obsib5u2qnu1fhf4hfcp2tfqcjd
    SLICE_X70Y18         LUT6 (Prop_lut6_I2_O)        0.299     1.633 f  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsf1aqawei0c3geitiaxwypra0sjb/obsfso3t3tefyqxmgzrzinj5yum05rjd2i5ib/O
                         net (fo=1, routed)           0.859     2.492    design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsa1aqawei5szcahwxyqnjed/obsfvbbuiraeytowhlbugehrbugegu3q0pke2vifcrcfe4ohh2in4nqialcenq1sasngzjza/obsazajgsictxy4rha5yetf5qi2mhb/obsajsybet5dabek5eiqg
    SLICE_X68Y6          LUT5 (Prop_lut5_I4_O)        0.124     2.616 r  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsa1aqawei5szcahwxyqnjed/obsfvbbuiraeytowhlbugehrbugegu3q0pke2vifcrcfe4ohh2in4nqialcenq1sasngzjza/obsazajgsictxy4rha5yetf5qi2mhb/obsiso3t3tefyqxmgzrzinj5yum05rjd2i5ha/O
                         net (fo=24, routed)          0.888     3.504    design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsij5vq0cfsx1eujt0rhjiqbqjghdb2wejrap2rcbc
    SLICE_X68Y18         LUT4 (Prop_lut4_I1_O)        0.124     3.628 r  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4pa/O
                         net (fo=19, routed)          1.807     5.434    design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205hd/ADDRA1
    SLICE_X66Y18         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.580 r  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205hd/RAMA/O
                         net (fo=1, routed)           0.789     6.369    design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsih5tx2oked[0]
    SLICE_X65Y18         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtl4fea/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X65Y18         FDRE (Setup_fdre_C_D)       -0.262     6.404    design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtl4fea
  -------------------------------------------------------------------
                         required time                          6.404    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsf1aqawei0c3geitiaxwypra0sjb/obsab5u2qnu1fhf4hfcp2tfqcjh4irag/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtt4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        6.119ns  (logic 1.118ns (18.271%)  route 5.001ns (81.729%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsf1aqawei0c3geitiaxwypra0sjb/obsab5u2qnu1fhf4hfcp2tfqcjh4irag/C
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsf1aqawei0c3geitiaxwypra0sjb/obsab5u2qnu1fhf4hfcp2tfqcjh4irag/Q
                         net (fo=11, routed)          0.915     1.334    design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsf1aqawei0c3geitiaxwypra0sjb/obsib5u2qnu1fhf4hfcp2tfqcjd
    SLICE_X70Y18         LUT6 (Prop_lut6_I2_O)        0.299     1.633 f  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsf1aqawei0c3geitiaxwypra0sjb/obsfso3t3tefyqxmgzrzinj5yum05rjd2i5ib/O
                         net (fo=1, routed)           0.859     2.492    design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsa1aqawei5szcahwxyqnjed/obsfvbbuiraeytowhlbugehrbugegu3q0pke2vifcrcfe4ohh2in4nqialcenq1sasngzjza/obsazajgsictxy4rha5yetf5qi2mhb/obsajsybet5dabek5eiqg
    SLICE_X68Y6          LUT5 (Prop_lut5_I4_O)        0.124     2.616 r  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsa1aqawei5szcahwxyqnjed/obsfvbbuiraeytowhlbugehrbugegu3q0pke2vifcrcfe4ohh2in4nqialcenq1sasngzjza/obsazajgsictxy4rha5yetf5qi2mhb/obsiso3t3tefyqxmgzrzinj5yum05rjd2i5ha/O
                         net (fo=24, routed)          0.888     3.504    design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsij5vq0cfsx1eujt0rhjiqbqjghdb2wejrap2rcbc
    SLICE_X68Y18         LUT4 (Prop_lut4_I1_O)        0.124     3.628 r  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4pa/O
                         net (fo=19, routed)          1.736     5.363    design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205hd/ADDRB1
    SLICE_X66Y18         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     5.515 r  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205hd/RAMB/O
                         net (fo=1, routed)           0.604     6.119    design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsih5tx2oked[2]
    SLICE_X67Y18         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtt4fea/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X67Y18         FDRE (Setup_fdre_C_D)       -0.305     6.361    design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtt4fea
  -------------------------------------------------------------------
                         required time                          6.361    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsf1aqawei0c3geitiaxwypra0sjb/obsab5u2qnu1fhf4hfcp2tfqcjh4irag/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtp4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        6.308ns  (logic 1.090ns (17.281%)  route 5.218ns (82.719%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsf1aqawei0c3geitiaxwypra0sjb/obsab5u2qnu1fhf4hfcp2tfqcjh4irag/C
    SLICE_X76Y15         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsf1aqawei0c3geitiaxwypra0sjb/obsab5u2qnu1fhf4hfcp2tfqcjh4irag/Q
                         net (fo=11, routed)          0.915     1.334    design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsf1aqawei0c3geitiaxwypra0sjb/obsib5u2qnu1fhf4hfcp2tfqcjd
    SLICE_X70Y18         LUT6 (Prop_lut6_I2_O)        0.299     1.633 f  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsf1aqawei0c3geitiaxwypra0sjb/obsfso3t3tefyqxmgzrzinj5yum05rjd2i5ib/O
                         net (fo=1, routed)           0.859     2.492    design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsa1aqawei5szcahwxyqnjed/obsfvbbuiraeytowhlbugehrbugegu3q0pke2vifcrcfe4ohh2in4nqialcenq1sasngzjza/obsazajgsictxy4rha5yetf5qi2mhb/obsajsybet5dabek5eiqg
    SLICE_X68Y6          LUT5 (Prop_lut5_I4_O)        0.124     2.616 r  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsa1aqawei5szcahwxyqnjed/obsfvbbuiraeytowhlbugehrbugegu3q0pke2vifcrcfe4ohh2in4nqialcenq1sasngzjza/obsazajgsictxy4rha5yetf5qi2mhb/obsiso3t3tefyqxmgzrzinj5yum05rjd2i5ha/O
                         net (fo=24, routed)          0.888     3.504    design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsij5vq0cfsx1eujt0rhjiqbqjghdb2wejrap2rcbc
    SLICE_X68Y18         LUT4 (Prop_lut4_I1_O)        0.124     3.628 r  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4pa/O
                         net (fo=19, routed)          1.807     5.434    design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205hd/ADDRA1
    SLICE_X66Y18         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     5.558 r  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205hd/RAMA_D1/O
                         net (fo=1, routed)           0.749     6.308    design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsih5tx2oked[1]
    SLICE_X65Y18         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtp4fea/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X65Y18         FDRE (Setup_fdre_C_D)       -0.067     6.599    design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtp4fea
  -------------------------------------------------------------------
                         required time                          6.599    
                         arrival time                          -6.308    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/tmp_reg_464_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 2.396ns (39.052%)  route 3.739ns (60.948%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 9.454 - 6.666 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.785     3.079    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/ap_clk
    SLICE_X100Y94        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/tmp_reg_464_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y94        FDRE (Prop_fdre_C_Q)         0.518     3.597 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/tmp_reg_464_reg[1]/Q
                         net (fo=1, routed)           0.935     4.532    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/tmp_reg_464[1]
    SLICE_X98Y95         LUT6 (Prop_lut6_I1_O)        0.124     4.656 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_11/O
                         net (fo=1, routed)           0.000     4.656    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_11_n_4
    SLICE_X98Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.169 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.169    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_6_n_4
    SLICE_X98Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.423 f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_4/CO[0]
                         net (fo=36, routed)          0.356     5.779    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_4_n_7
    SLICE_X101Y96        LUT3 (Prop_lut3_I2_O)        0.367     6.146 f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_5/O
                         net (fo=1, routed)           0.154     6.300    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_5_n_4
    SLICE_X101Y96        LUT5 (Prop_lut5_I4_O)        0.124     6.424 f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_3/O
                         net (fo=13, routed)          0.464     6.888    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/ap_NS_fsm3
    SLICE_X101Y97        LUT4 (Prop_lut4_I1_O)        0.124     7.012 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_2/O
                         net (fo=1, routed)           0.295     7.307    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_2_n_4
    SLICE_X101Y96        LUT6 (Prop_lut6_I5_O)        0.124     7.431 f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0/O
                         net (fo=5, routed)           0.498     7.930    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X104Y96        LUT4 (Prop_lut4_I0_O)        0.124     8.054 f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gsafety_cc.rd_en_int_sync_1_i_1/O
                         net (fo=24, routed)          0.682     8.736    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/p_6_out
    SLICE_X101Y94        LUT6 (Prop_lut6_I3_O)        0.124     8.860 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.355     9.214    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X102Y94        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.609     9.454    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X102Y94        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.229     9.683    
                         clock uncertainty           -0.106     9.577    
    SLICE_X102Y94        FDPE (Setup_fdpe_C_D)       -0.053     9.524    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          9.524    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/tmp_reg_464_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 2.396ns (41.539%)  route 3.372ns (58.461%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 9.496 - 6.666 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.785     3.079    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/ap_clk
    SLICE_X100Y94        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/tmp_reg_464_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y94        FDRE (Prop_fdre_C_Q)         0.518     3.597 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/tmp_reg_464_reg[1]/Q
                         net (fo=1, routed)           0.935     4.532    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/tmp_reg_464[1]
    SLICE_X98Y95         LUT6 (Prop_lut6_I1_O)        0.124     4.656 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_11/O
                         net (fo=1, routed)           0.000     4.656    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_11_n_4
    SLICE_X98Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.169 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.169    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_6_n_4
    SLICE_X98Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.423 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_4/CO[0]
                         net (fo=36, routed)          0.356     5.779    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_4_n_7
    SLICE_X101Y96        LUT3 (Prop_lut3_I2_O)        0.367     6.146 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_5/O
                         net (fo=1, routed)           0.154     6.300    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_5_n_4
    SLICE_X101Y96        LUT5 (Prop_lut5_I4_O)        0.124     6.424 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_3/O
                         net (fo=13, routed)          0.464     6.888    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/ap_NS_fsm3
    SLICE_X101Y97        LUT4 (Prop_lut4_I1_O)        0.124     7.012 f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_2/O
                         net (fo=1, routed)           0.295     7.307    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_2_n_4
    SLICE_X101Y96        LUT6 (Prop_lut6_I5_O)        0.124     7.431 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0/O
                         net (fo=5, routed)           0.498     7.930    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X104Y96        LUT4 (Prop_lut4_I0_O)        0.124     8.054 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gsafety_cc.rd_en_int_sync_1_i_1/O
                         net (fo=24, routed)          0.327     8.381    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_reg[9][0]
    SLICE_X105Y97        LUT6 (Prop_lut6_I1_O)        0.124     8.505 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.342     8.847    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rd_en_i
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.651     9.496    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.229     9.725    
                         clock uncertainty           -0.106     9.619    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     9.176    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.176    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/tmp_reg_464_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 2.396ns (39.052%)  route 3.739ns (60.948%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 9.454 - 6.666 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.785     3.079    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/ap_clk
    SLICE_X100Y94        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/tmp_reg_464_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y94        FDRE (Prop_fdre_C_Q)         0.518     3.597 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/tmp_reg_464_reg[1]/Q
                         net (fo=1, routed)           0.935     4.532    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/tmp_reg_464[1]
    SLICE_X98Y95         LUT6 (Prop_lut6_I1_O)        0.124     4.656 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_11/O
                         net (fo=1, routed)           0.000     4.656    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_11_n_4
    SLICE_X98Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.169 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.169    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_6_n_4
    SLICE_X98Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.423 f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_4/CO[0]
                         net (fo=36, routed)          0.356     5.779    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_4_n_7
    SLICE_X101Y96        LUT3 (Prop_lut3_I2_O)        0.367     6.146 f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_5/O
                         net (fo=1, routed)           0.154     6.300    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_5_n_4
    SLICE_X101Y96        LUT5 (Prop_lut5_I4_O)        0.124     6.424 f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_3/O
                         net (fo=13, routed)          0.464     6.888    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/ap_NS_fsm3
    SLICE_X101Y97        LUT4 (Prop_lut4_I1_O)        0.124     7.012 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_2/O
                         net (fo=1, routed)           0.295     7.307    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_2_n_4
    SLICE_X101Y96        LUT6 (Prop_lut6_I5_O)        0.124     7.431 f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0/O
                         net (fo=5, routed)           0.498     7.930    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X104Y96        LUT4 (Prop_lut4_I0_O)        0.124     8.054 f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gsafety_cc.rd_en_int_sync_1_i_1/O
                         net (fo=24, routed)          0.682     8.736    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/p_6_out
    SLICE_X101Y94        LUT6 (Prop_lut6_I3_O)        0.124     8.860 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.355     9.214    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X102Y94        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.609     9.454    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X102Y94        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.229     9.683    
                         clock uncertainty           -0.106     9.577    
    SLICE_X102Y94        FDPE (Setup_fdpe_C_D)       -0.030     9.547    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          9.547    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 0.456ns (8.327%)  route 5.020ns (91.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 9.422 - 6.666 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.861     3.155    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X106Y89        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.456     3.611 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[8]/Q
                         net (fo=42, routed)          5.020     8.631    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/tmp_17_reg_2505_reg[11][8]
    RAMB36_X3Y18         RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.577     9.422    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ap_clk
    RAMB36_X3Y18         RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.229     9.651    
                         clock uncertainty           -0.106     9.545    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     8.979    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          8.979    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 0.456ns (8.462%)  route 4.933ns (91.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 9.422 - 6.666 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.861     3.155    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X107Y89        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y89        FDRE (Prop_fdre_C_Q)         0.456     3.611 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[10]/Q
                         net (fo=42, routed)          4.933     8.544    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/tmp_17_reg_2505_reg[11][10]
    RAMB36_X3Y18         RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.577     9.422    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ap_clk
    RAMB36_X3Y18         RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.229     9.651    
                         clock uncertainty           -0.106     9.545    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566     8.979    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          8.979    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                  0.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.365%)  route 0.161ns (55.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.560     0.896    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/m_aclk
    SLICE_X49Y41         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[8]/Q
                         net (fo=1, routed)           0.161     1.184    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_n_6
    SLICE_X50Y41         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.824     1.190    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X50Y41         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X50Y41         FDRE (Hold_fdre_C_D)         0.011     1.166    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.829%)  route 0.158ns (55.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.560     0.896    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/m_aclk
    SLICE_X49Y41         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.158     1.181    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_n_7
    SLICE_X50Y41         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.824     1.190    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X50Y41         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X50Y41         FDRE (Hold_fdre_C_D)         0.000     1.155    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/HwReg_WidthIn_channel_U/U_bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthIn_channel_ram/SRL_SIG_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core721_U0/loopWidth_reg_794_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.279ns (57.426%)  route 0.207ns (42.574%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.607     0.943    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/HwReg_WidthIn_channel_U/U_bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthIn_channel_ram/ap_clk
    SLICE_X90Y99         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/HwReg_WidthIn_channel_U/U_bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthIn_channel_ram/SRL_SIG_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y99         FDRE (Prop_fdre_C_Q)         0.164     1.107 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/HwReg_WidthIn_channel_U/U_bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthIn_channel_ram/SRL_SIG_reg[1][4]/Q
                         net (fo=3, routed)           0.207     1.313    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/HwReg_WidthIn_channel_U/U_bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthIn_channel_ram/SRL_SIG_reg[1]_1[4]
    SLICE_X91Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.358 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/HwReg_WidthIn_channel_U/U_bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthIn_channel_ram/loopWidth_reg_794[7]_i_5/O
                         net (fo=1, routed)           0.000     1.358    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/HwReg_WidthIn_channel_U/U_bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthIn_channel_ram/loopWidth_reg_794[7]_i_5_n_4
    SLICE_X91Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.428 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/HwReg_WidthIn_channel_U/U_bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthIn_channel_ram/loopWidth_reg_794_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.428    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core721_U0/SRL_SIG_reg[1][15]_0[4]
    SLICE_X91Y100        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core721_U0/loopWidth_reg_794_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.963     1.329    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core721_U0/ap_clk
    SLICE_X91Y100        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core721_U0/loopWidth_reg_794_reg[4]/C
                         clock pessimism             -0.035     1.294    
    SLICE_X91Y100        FDRE (Hold_fdre_C_D)         0.105     1.399    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core721_U0/loopWidth_reg_794_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.594     0.930    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X23Y9          FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y9          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][2]/Q
                         net (fo=1, routed)           0.106     1.177    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lsig_combined_data[18]
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.903     1.269    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.282     0.987    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.155     1.142    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.638     0.974    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X33Y110        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][11]/Q
                         net (fo=1, routed)           0.108     1.223    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lsig_combined_data[27]
    RAMB18_X2Y44         RAMB18E1                                     r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.951     1.317    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB18_X2Y44         RAMB18E1                                     r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.285     1.032    
    RAMB18_X2Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.155     1.187    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/s01_regslice/inst/w_pipe/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.746%)  route 0.229ns (58.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.549     0.885    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/s01_regslice/inst/w_pipe/aclk
    SLICE_X32Y70         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/s01_regslice/inst/w_pipe/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/s01_regslice/inst/w_pipe/m_payload_i_reg[17]/Q
                         net (fo=2, routed)           0.229     1.277    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[19]
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.860     1.226    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.945    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[17])
                                                      0.296     1.241    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/s01_regslice/inst/w_pipe/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.746%)  route 0.229ns (58.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.549     0.885    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/s01_regslice/inst/w_pipe/aclk
    SLICE_X32Y70         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/s01_regslice/inst/w_pipe/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/s01_regslice/inst/w_pipe/m_payload_i_reg[17]/Q
                         net (fo=2, routed)           0.229     1.277    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[55]
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.860     1.226    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.945    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[17])
                                                      0.296     1.241    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/s01_regslice/inst/w_pipe/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.778%)  route 0.253ns (64.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.587     0.923    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/s01_regslice/inst/w_pipe/aclk
    SLICE_X23Y30         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/s01_regslice/inst/w_pipe/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/s01_regslice/inst/w_pipe/m_payload_i_reg[16]/Q
                         net (fo=2, routed)           0.253     1.317    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[18]
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.900     1.266    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.282     0.984    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[16])
                                                      0.296     1.280    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/s01_regslice/inst/w_pipe/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.778%)  route 0.253ns (64.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.587     0.923    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/s01_regslice/inst/w_pipe/aclk
    SLICE_X23Y30         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/s01_regslice/inst/w_pipe/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/s01_regslice/inst/w_pipe/m_payload_i_reg[18]/Q
                         net (fo=2, routed)           0.253     1.317    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[20]
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.900     1.266    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.282     0.984    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.296     1.280    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/s01_regslice/inst/w_pipe/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.778%)  route 0.253ns (64.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.587     0.923    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/s01_regslice/inst/w_pipe/aclk
    SLICE_X23Y30         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/s01_regslice/inst/w_pipe/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/s01_regslice/inst/w_pipe/m_payload_i_reg[16]/Q
                         net (fo=2, routed)           0.253     1.317    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[54]
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.900     1.266    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.282     0.984    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.296     1.280    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X3Y43   design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_0_5_reg_1876_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X3Y52   design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_1_reg_1751_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X4Y26   design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_0_4_reg_2957_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X3Y32   design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_1_6_reg_3007_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X3Y20   design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_2_reg_2892_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X3Y56   design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_reg_1746_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X3Y44   design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_0_6_reg_1891_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X4Y27   design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_0_5_reg_2977_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X3Y22   design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_1_reg_2887_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X4Y20   design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_reg_2877_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.333       2.083      SLICE_X66Y20  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g1521optob/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.333       2.083      SLICE_X66Y20  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g1521optob/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.333       2.083      SLICE_X66Y20  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g1521optob/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.333       2.083      SLICE_X66Y20  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g1521optob/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.333       2.083      SLICE_X66Y20  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g1521optob/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.333       2.083      SLICE_X66Y20  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g1521optob/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.333       2.083      SLICE_X66Y20  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g1521optob/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.333       2.083      SLICE_X66Y20  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g1521optob/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.333       2.083      SLICE_X66Y19  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g153a5g1d/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.333       2.083      SLICE_X66Y19  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g153a5g1d/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.333       2.083      SLICE_X62Y12  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsa1aqawei5szcahwxyqnjed/obsat2srhjwkoc/obsfgbbrl/obsavbbuiraeysooke4uiab0jbcsjzh2ingbbt2rcbxzv4nx5zw25g2b/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.333       2.083      SLICE_X62Y12  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsa1aqawei5szcahwxyqnjed/obsat2srhjwkoc/obsfgbbrl/obsavbbuiraeysooke4uiab0jbcsjzh2ingbbt2rcbxzv4nx5zw25g2b/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.333       2.083      SLICE_X62Y12  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsa1aqawei5szcahwxyqnjed/obsat2srhjwkoc/obsfgbbrl/obsavbbuiraeysooke4uiab0jbcsjzh2ingbbt2rcbxzv4nx5zw25g2b/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.333       2.083      SLICE_X62Y12  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsa1aqawei5szcahwxyqnjed/obsat2srhjwkoc/obsfgbbrl/obsavbbuiraeysooke4uiab0jbcsjzh2ingbbt2rcbxzv4nx5zw25g2b/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.333       2.083      SLICE_X62Y12  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsa1aqawei5szcahwxyqnjed/obsat2srhjwkoc/obsfgbbrl/obsavbbuiraeysooke4uiab0jbcsjzh2ingbbt2rcbxzv4nx5zw25g2b/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.333       2.083      SLICE_X62Y12  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsa1aqawei5szcahwxyqnjed/obsat2srhjwkoc/obsfgbbrl/obsavbbuiraeysooke4uiab0jbcsjzh2ingbbt2rcbxzv4nx5zw25g2b/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.333       2.083      SLICE_X62Y12  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsa1aqawei5szcahwxyqnjed/obsat2srhjwkoc/obsfgbbrl/obsavbbuiraeysooke4uiab0jbcsjzh2ingbbt2rcbxzv4nx5zw25g2b/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.333       2.083      SLICE_X62Y12  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsa1aqawei5szcahwxyqnjed/obsat2srhjwkoc/obsfgbbrl/obsavbbuiraeysooke4uiab0jbcsjzh2ingbbt2rcbxzv4nx5zw25g2b/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.333       2.083      SLICE_X66Y20  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g1521optob/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.333       2.083      SLICE_X66Y20  design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0/obsf1aqaweiwd/obsa1aqawei5wxpm5cbvet/obsaso3r3w5lghhy15uxrju0gf/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g1521optob/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.200ns (27.126%)  route 3.224ns (72.874%))
  Logic Levels:           6  (LUT1=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 8.000 - 5.333 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.743     3.037    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X31Y37         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDPE (Prop_fdpe_C_Q)         0.456     3.493 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=3, routed)           0.616     4.109    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X34Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.233 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.322     4.554    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_axi_wready[0]
    SLICE_X32Y33         LUT4 (Prop_lut4_I3_O)        0.124     4.678 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=8, routed)           0.197     4.875    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_8
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.999 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=10, routed)          0.660     5.659    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X35Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.783 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2/O
                         net (fo=11, routed)          0.474     6.257    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2_n_4
    SLICE_X35Y34         LUT4 (Prop_lut4_I3_O)        0.124     6.381 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_5/O
                         net (fo=1, routed)           0.292     6.673    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_5_n_4
    SLICE_X35Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.797 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1/O
                         net (fo=7, routed)           0.663     7.461    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_n_4
    SLICE_X36Y33         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.488     8.000    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/CLK
    SLICE_X36Y33         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[0]/C
                         clock pessimism              0.230     8.230    
                         clock uncertainty           -0.087     8.143    
    SLICE_X36Y33         FDRE (Setup_fdre_C_R)       -0.524     7.619    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.619    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.200ns (27.126%)  route 3.224ns (72.874%))
  Logic Levels:           6  (LUT1=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 8.000 - 5.333 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.743     3.037    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X31Y37         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDPE (Prop_fdpe_C_Q)         0.456     3.493 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=3, routed)           0.616     4.109    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X34Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.233 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.322     4.554    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_axi_wready[0]
    SLICE_X32Y33         LUT4 (Prop_lut4_I3_O)        0.124     4.678 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=8, routed)           0.197     4.875    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_8
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.999 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=10, routed)          0.660     5.659    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X35Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.783 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2/O
                         net (fo=11, routed)          0.474     6.257    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2_n_4
    SLICE_X35Y34         LUT4 (Prop_lut4_I3_O)        0.124     6.381 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_5/O
                         net (fo=1, routed)           0.292     6.673    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_5_n_4
    SLICE_X35Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.797 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1/O
                         net (fo=7, routed)           0.663     7.461    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_n_4
    SLICE_X36Y33         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.488     8.000    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/CLK
    SLICE_X36Y33         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[2]/C
                         clock pessimism              0.230     8.230    
                         clock uncertainty           -0.087     8.143    
    SLICE_X36Y33         FDRE (Setup_fdre_C_R)       -0.524     7.619    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                          7.619    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 2.802ns (55.578%)  route 2.240ns (44.422%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 7.992 - 5.333 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.652     2.946    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X46Y50         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/Q
                         net (fo=17, routed)          0.838     4.302    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/Q[23]
    SLICE_X44Y50         LUT4 (Prop_lut4_I0_O)        0.124     4.426 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_13/O
                         net (fo=1, routed)           0.000     4.426    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_13_n_4
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.958 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.958    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1]_i_3_n_4
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.229 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1]_i_2/CO[0]
                         net (fo=14, routed)          0.408     5.637    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CO[0]
    SLICE_X44Y52         LUT5 (Prop_lut5_I3_O)        0.373     6.010 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_6/O
                         net (fo=14, routed)          0.353     6.363    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/empty_fwft_i_reg
    SLICE_X43Y52         LUT6 (Prop_lut6_I0_O)        0.124     6.487 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_5/O
                         net (fo=2, routed)           0.641     7.128    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_5_n_4
    SLICE_X43Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.654 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.654    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]_i_1_n_4
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.988 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]_i_2/O[1]
                         net (fo=1, routed)           0.000     7.988    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_71
    SLICE_X43Y51         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.480     7.992    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X43Y51         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/C
                         clock pessimism              0.229     8.221    
                         clock uncertainty           -0.087     8.134    
    SLICE_X43Y51         FDPE (Setup_fdpe_C_D)        0.062     8.196    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]
  -------------------------------------------------------------------
                         required time                          8.196    
                         arrival time                          -7.988    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.200ns (27.758%)  route 3.123ns (72.242%))
  Logic Levels:           6  (LUT1=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 8.000 - 5.333 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.743     3.037    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X31Y37         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDPE (Prop_fdpe_C_Q)         0.456     3.493 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=3, routed)           0.616     4.109    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X34Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.233 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.322     4.554    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_axi_wready[0]
    SLICE_X32Y33         LUT4 (Prop_lut4_I3_O)        0.124     4.678 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=8, routed)           0.197     4.875    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_8
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.999 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=10, routed)          0.660     5.659    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X35Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.783 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2/O
                         net (fo=11, routed)          0.474     6.257    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2_n_4
    SLICE_X35Y34         LUT4 (Prop_lut4_I3_O)        0.124     6.381 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_5/O
                         net (fo=1, routed)           0.292     6.673    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_5_n_4
    SLICE_X35Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.797 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1/O
                         net (fo=7, routed)           0.563     7.360    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_n_4
    SLICE_X38Y33         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.488     8.000    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/CLK
    SLICE_X38Y33         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[5]/C
                         clock pessimism              0.230     8.230    
                         clock uncertainty           -0.087     8.143    
    SLICE_X38Y33         FDRE (Setup_fdre_C_R)       -0.524     7.619    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[5]
  -------------------------------------------------------------------
                         required time                          7.619    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.200ns (27.758%)  route 3.123ns (72.242%))
  Logic Levels:           6  (LUT1=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 8.000 - 5.333 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.743     3.037    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X31Y37         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDPE (Prop_fdpe_C_Q)         0.456     3.493 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=3, routed)           0.616     4.109    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X34Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.233 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.322     4.554    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_axi_wready[0]
    SLICE_X32Y33         LUT4 (Prop_lut4_I3_O)        0.124     4.678 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=8, routed)           0.197     4.875    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_8
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.999 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=10, routed)          0.660     5.659    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X35Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.783 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2/O
                         net (fo=11, routed)          0.474     6.257    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2_n_4
    SLICE_X35Y34         LUT4 (Prop_lut4_I3_O)        0.124     6.381 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_5/O
                         net (fo=1, routed)           0.292     6.673    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_5_n_4
    SLICE_X35Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.797 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1/O
                         net (fo=7, routed)           0.563     7.360    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_n_4
    SLICE_X38Y33         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.488     8.000    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/CLK
    SLICE_X38Y33         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[6]/C
                         clock pessimism              0.230     8.230    
                         clock uncertainty           -0.087     8.143    
    SLICE_X38Y33         FDRE (Setup_fdre_C_R)       -0.524     7.619    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.619    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 2.582ns (51.526%)  route 2.429ns (48.474%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 8.081 - 5.333 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.740     3.034    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X11Y27         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/Q
                         net (fo=7, routed)           1.032     4.522    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/Q[27]
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.124     4.646 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_11/O
                         net (fo=1, routed)           0.000     4.646    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_11_n_4
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.044 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.044    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1]_i_3_n_4
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.315 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1]_i_2/CO[0]
                         net (fo=13, routed)          0.351     5.666    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CO[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I3_O)        0.373     6.039 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_6/O
                         net (fo=15, routed)          0.527     6.566    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/empty_fwft_i_reg
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.124     6.690 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[3]_i_2/O
                         net (fo=2, routed)           0.519     7.209    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[3]_i_2_n_4
    SLICE_X8Y27          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.605 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.605    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]_i_1_n_4
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.722 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.722    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]_i_1_n_4
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.045 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]_i_2/O[1]
                         net (fo=1, routed)           0.000     8.045    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_71
    SLICE_X8Y29          FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.569     8.082    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X8Y29          FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/C
                         clock pessimism              0.230     8.311    
                         clock uncertainty           -0.087     8.224    
    SLICE_X8Y29          FDPE (Setup_fdpe_C_D)        0.109     8.333    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 2.691ns (54.578%)  route 2.240ns (45.422%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 7.992 - 5.333 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.652     2.946    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X46Y50         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/Q
                         net (fo=17, routed)          0.838     4.302    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/Q[23]
    SLICE_X44Y50         LUT4 (Prop_lut4_I0_O)        0.124     4.426 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_13/O
                         net (fo=1, routed)           0.000     4.426    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_13_n_4
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.958 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.958    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1]_i_3_n_4
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.229 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1]_i_2/CO[0]
                         net (fo=14, routed)          0.408     5.637    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CO[0]
    SLICE_X44Y52         LUT5 (Prop_lut5_I3_O)        0.373     6.010 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_6/O
                         net (fo=14, routed)          0.353     6.363    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/empty_fwft_i_reg
    SLICE_X43Y52         LUT6 (Prop_lut6_I0_O)        0.124     6.487 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_5/O
                         net (fo=2, routed)           0.641     7.128    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_5_n_4
    SLICE_X43Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.654 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.654    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]_i_1_n_4
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.877 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.000     7.877    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_72
    SLICE_X43Y51         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.480     7.992    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X43Y51         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/C
                         clock pessimism              0.229     8.221    
                         clock uncertainty           -0.087     8.134    
    SLICE_X43Y51         FDCE (Setup_fdce_C_D)        0.062     8.196    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]
  -------------------------------------------------------------------
                         required time                          8.196    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/frame_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 2.036ns (42.315%)  route 2.775ns (57.685%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 7.964 - 5.333 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.642     2.936    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X47Y67         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/frame_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.456     3.392 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/frame_sync_reg_reg/Q
                         net (fo=7, routed)           0.983     4.375    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/FSM_onehot_dmacntrl_cs_reg[0]_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I1_O)        0.124     4.499 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_3/O
                         net (fo=110, routed)         0.957     5.455    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/load_new_addr
    SLICE_X51Y77         LUT5 (Prop_lut5_I4_O)        0.124     5.579 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/dm_address[12]_i_13/O
                         net (fo=1, routed)           0.827     6.406    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/dm_address[12]_i_13_n_4
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.124     6.530 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/dm_address[12]_i_9/O
                         net (fo=1, routed)           0.000     6.530    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/dm_address[12]_i_9_n_4
    SLICE_X52Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.062 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/dm_address_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/CO[0]
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.185    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[16]_i_1_n_4
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[20]_i_1_n_4
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.413    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[24]_i_1_n_4
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.747 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.747    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[28]_i_1_n_10
    SLICE_X52Y77         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.452     7.964    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X52Y77         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[29]/C
                         clock pessimism              0.129     8.093    
                         clock uncertainty           -0.087     8.005    
    SLICE_X52Y77         FDRE (Setup_fdre_C_D)        0.062     8.067    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[29]
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                          -7.747    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/frame_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 2.015ns (42.063%)  route 2.775ns (57.937%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 7.964 - 5.333 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.642     2.936    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X47Y67         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/frame_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.456     3.392 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/frame_sync_reg_reg/Q
                         net (fo=7, routed)           0.983     4.375    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/FSM_onehot_dmacntrl_cs_reg[0]_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I1_O)        0.124     4.499 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_3/O
                         net (fo=110, routed)         0.957     5.455    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/load_new_addr
    SLICE_X51Y77         LUT5 (Prop_lut5_I4_O)        0.124     5.579 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/dm_address[12]_i_13/O
                         net (fo=1, routed)           0.827     6.406    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/dm_address[12]_i_13_n_4
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.124     6.530 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/dm_address[12]_i_9/O
                         net (fo=1, routed)           0.000     6.530    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/dm_address[12]_i_9_n_4
    SLICE_X52Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.062 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/dm_address_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/CO[0]
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.185    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[16]_i_1_n_4
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[20]_i_1_n_4
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.413    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[24]_i_1_n_4
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.726 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.726    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[28]_i_1_n_8
    SLICE_X52Y77         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.452     7.964    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X52Y77         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[31]/C
                         clock pessimism              0.129     8.093    
                         clock uncertainty           -0.087     8.005    
    SLICE_X52Y77         FDRE (Setup_fdre_C_D)        0.062     8.067    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[31]
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 2.783ns (56.965%)  route 2.102ns (43.035%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 7.992 - 5.333 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.652     2.946    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X46Y50         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/Q
                         net (fo=17, routed)          0.838     4.302    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/Q[23]
    SLICE_X44Y50         LUT4 (Prop_lut4_I0_O)        0.124     4.426 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_13/O
                         net (fo=1, routed)           0.000     4.426    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_13_n_4
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.958 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.958    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1]_i_3_n_4
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.229 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1]_i_2/CO[0]
                         net (fo=14, routed)          0.408     5.637    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CO[0]
    SLICE_X44Y52         LUT5 (Prop_lut5_I3_O)        0.373     6.010 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_6/O
                         net (fo=14, routed)          0.328     6.337    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/empty_fwft_i_reg
    SLICE_X47Y52         LUT3 (Prop_lut3_I0_O)        0.124     6.461 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[3]_i_4/O
                         net (fo=1, routed)           0.529     6.990    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[3]_i_4_n_4
    SLICE_X43Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.497 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.497    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]_i_1_n_4
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.831 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.831    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_75
    SLICE_X43Y50         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.480     7.992    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X43Y50         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/C
                         clock pessimism              0.229     8.221    
                         clock uncertainty           -0.087     8.134    
    SLICE_X43Y50         FDCE (Setup_fdce_C_D)        0.062     8.196    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]
  -------------------------------------------------------------------
                         required time                          8.196    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                  0.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_regslice/inst/ar_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.365%)  route 0.219ns (59.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.552     0.888    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_regslice/inst/ar_pipe/aclk
    SLICE_X50Y56         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_regslice/inst/ar_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_regslice/inst/ar_pipe/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.219     1.254    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/DIB1
    SLICE_X46Y55         RAMD32                                       r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.824     1.190    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/WCLK
    SLICE_X46Y55         RAMD32                                       r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMB_D1/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y55         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.070     1.225    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_regslice/inst/ar_pipe/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.150%)  route 0.207ns (55.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.550     0.886    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/m_axi_mm2s_aclk
    SLICE_X50Y61         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[25]/Q
                         net (fo=1, routed)           0.207     1.257    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_regslice/inst/ar_pipe/D[25]
    SLICE_X49Y59         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_regslice/inst/ar_pipe/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.823     1.189    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_regslice/inst/ar_pipe/aclk
    SLICE_X49Y59         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_regslice/inst/ar_pipe/m_payload_i_reg[25]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y59         FDRE (Hold_fdre_C_D)         0.072     1.226    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_regslice/inst/ar_pipe/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.564     0.900    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/aclk
    SLICE_X33Y45         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.108     1.148    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_mm2s_rdata[38]
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.872     1.238    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_mm2s_aclk
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.280     0.958    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     1.113    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.549     0.885    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y68         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.141     1.026 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.217     1.243    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X42Y68         RAMD32                                       r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.815     1.181    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X42Y68         RAMD32                                       r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.283     0.898    
    SLICE_X42Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.208    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.549     0.885    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y68         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.141     1.026 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.217     1.243    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X42Y68         RAMD32                                       r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.815     1.181    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X42Y68         RAMD32                                       r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.283     0.898    
    SLICE_X42Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.208    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.549     0.885    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y68         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.141     1.026 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.217     1.243    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X42Y68         RAMD32                                       r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.815     1.181    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X42Y68         RAMD32                                       r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.283     0.898    
    SLICE_X42Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.208    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.549     0.885    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y68         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.141     1.026 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.217     1.243    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X42Y68         RAMD32                                       r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.815     1.181    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X42Y68         RAMD32                                       r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.283     0.898    
    SLICE_X42Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.208    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.549     0.885    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y68         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.141     1.026 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.217     1.243    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X42Y68         RAMD32                                       r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.815     1.181    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X42Y68         RAMD32                                       r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.283     0.898    
    SLICE_X42Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.208    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.549     0.885    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y68         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.141     1.026 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.217     1.243    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X42Y68         RAMD32                                       r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.815     1.181    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X42Y68         RAMD32                                       r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.283     0.898    
    SLICE_X42Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.208    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.549     0.885    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y68         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.141     1.026 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.217     1.243    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X42Y68         RAMS32                                       r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.815     1.181    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X42Y68         RAMS32                                       r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.283     0.898    
    SLICE_X42Y68         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.208    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.333       2.389      RAMB36_X2Y7   design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.333       2.389      RAMB36_X2Y7   design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.333       2.389      RAMB36_X2Y9   design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.333       2.389      RAMB36_X2Y9   design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.333       2.389      RAMB36_X0Y6   design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.333       2.389      RAMB36_X0Y6   design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.333       2.389      RAMB36_X0Y3   design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.333       2.389      RAMB36_X0Y3   design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.333       2.757      RAMB36_X2Y13  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         5.333       2.757      RAMB36_X2Y10  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X8Y44   design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X8Y44   design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X8Y44   design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X8Y44   design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X8Y44   design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X8Y44   design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.666       1.416      SLICE_X8Y44   design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.666       1.416      SLICE_X8Y44   design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X8Y46   design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X8Y46   design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X18Y34  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X18Y34  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X18Y34  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X18Y34  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X18Y34  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X18Y34  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.666       1.416      SLICE_X18Y34  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.666       1.416      SLICE_X18Y34  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X26Y43  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X26Y43  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  fmc_imageon_hdmii_clk
  To Clock:  fmc_imageon_hdmii_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 0.748ns (11.945%)  route 5.514ns (88.055%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 11.622 - 6.730 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.718     5.334    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X65Y56         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/Q
                         net (fo=84, routed)          5.514    11.305    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg_n_4_[3][0]
    SLICE_X86Y59         MUXF7 (Prop_muxf7_S_O)       0.292    11.597 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_i_1/O
                         net (fo=1, routed)           0.000    11.597    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_i_1_n_4
    SLICE_X86Y59         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.547    11.622    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X86Y59         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]/C
                         clock pessimism              0.386    12.007    
                         clock uncertainty           -0.035    11.972    
    SLICE_X86Y59         FDRE (Setup_fdre_C_D)        0.113    12.085    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]
  -------------------------------------------------------------------
                         required time                         12.085    
                         arrival time                         -11.597    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        6.197ns  (logic 0.580ns (9.359%)  route 5.617ns (90.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 11.686 - 6.730 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.718     5.334    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X65Y56         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/Q
                         net (fo=84, routed)          5.617    11.408    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg_n_4_[3][0]
    SLICE_X102Y58        LUT6 (Prop_lut6_I1_O)        0.124    11.532 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1/O
                         net (fo=1, routed)           0.000    11.532    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1_n_4
    SLICE_X102Y58        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.611    11.686    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X102Y58        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]/C
                         clock pessimism              0.386    12.071    
                         clock uncertainty           -0.035    12.036    
    SLICE_X102Y58        FDRE (Setup_fdre_C_D)        0.077    12.113    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]
  -------------------------------------------------------------------
                         required time                         12.113    
                         arrival time                         -11.532    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18]/R
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 0.456ns (8.125%)  route 5.156ns (91.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 11.681 - 6.730 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.718     5.334    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X65Y56         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/Q
                         net (fo=84, routed)          5.156    10.947    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg_n_4_[3][0]
    SLICE_X91Y59         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.606    11.681    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X91Y59         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18]/C
                         clock pessimism              0.386    12.066    
                         clock uncertainty           -0.035    12.031    
    SLICE_X91Y59         FDRE (Setup_fdre_C_R)       -0.429    11.602    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18]
  -------------------------------------------------------------------
                         required time                         11.602    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27]/R
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 0.456ns (8.125%)  route 5.156ns (91.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 11.681 - 6.730 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.718     5.334    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X65Y56         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/Q
                         net (fo=84, routed)          5.156    10.947    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg_n_4_[3][0]
    SLICE_X91Y59         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.606    11.681    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X91Y59         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27]/C
                         clock pessimism              0.386    12.066    
                         clock uncertainty           -0.035    12.031    
    SLICE_X91Y59         FDRE (Setup_fdre_C_R)       -0.429    11.602    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27]
  -------------------------------------------------------------------
                         required time                         11.602    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][7]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 0.580ns (9.758%)  route 5.364ns (90.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 11.695 - 6.730 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.715     5.331    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X64Y61         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.456     5.787 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=446, routed)         5.364    11.151    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X93Y47         LUT3 (Prop_lut3_I2_O)        0.124    11.275 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][7]_i_1/O
                         net (fo=1, routed)           0.000    11.275    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][7]
    SLICE_X93Y47         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.620    11.695    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X93Y47         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][7]/C
                         clock pessimism              0.272    11.967    
                         clock uncertainty           -0.035    11.932    
    SLICE_X93Y47         FDRE (Setup_fdre_C_D)        0.029    11.961    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][7]
  -------------------------------------------------------------------
                         required time                         11.961    
                         arrival time                         -11.275    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 0.794ns (13.082%)  route 5.275ns (86.918%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 11.685 - 6.730 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.718     5.334    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X64Y55         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/Q
                         net (fo=132, routed)         5.275    11.066    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg_n_4_[1][0]
    SLICE_X94Y58         LUT6 (Prop_lut6_I4_O)        0.124    11.190 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_3/O
                         net (fo=1, routed)           0.000    11.190    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_3_n_4
    SLICE_X94Y58         MUXF7 (Prop_muxf7_I1_O)      0.214    11.404 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_i_1/O
                         net (fo=1, routed)           0.000    11.404    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_i_1_n_4
    SLICE_X94Y58         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.610    11.685    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X94Y58         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]/C
                         clock pessimism              0.386    12.070    
                         clock uncertainty           -0.035    12.035    
    SLICE_X94Y58         FDRE (Setup_fdre_C_D)        0.113    12.148    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]
  -------------------------------------------------------------------
                         required time                         12.148    
                         arrival time                         -11.404    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 0.580ns (9.769%)  route 5.357ns (90.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 11.686 - 6.730 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.718     5.334    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X65Y56         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/Q
                         net (fo=84, routed)          5.357    11.148    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg_n_4_[3][0]
    SLICE_X103Y58        LUT6 (Prop_lut6_I1_O)        0.124    11.272 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1/O
                         net (fo=1, routed)           0.000    11.272    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1_n_4
    SLICE_X103Y58        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.611    11.686    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X103Y58        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]/C
                         clock pessimism              0.386    12.071    
                         clock uncertainty           -0.035    12.036    
    SLICE_X103Y58        FDRE (Setup_fdre_C_D)        0.029    12.065    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 0.580ns (9.835%)  route 5.317ns (90.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 11.686 - 6.730 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.718     5.334    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X65Y56         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/Q
                         net (fo=84, routed)          5.317    11.108    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg_n_4_[3][0]
    SLICE_X99Y56         LUT6 (Prop_lut6_I1_O)        0.124    11.232 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1/O
                         net (fo=1, routed)           0.000    11.232    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1_n_4
    SLICE_X99Y56         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.611    11.686    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X99Y56         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]/C
                         clock pessimism              0.386    12.071    
                         clock uncertainty           -0.035    12.036    
    SLICE_X99Y56         FDRE (Setup_fdre_C_D)        0.029    12.065    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                         -11.232    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 0.792ns (13.726%)  route 4.978ns (86.274%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 11.635 - 6.730 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.715     5.331    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X64Y61         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.456     5.787 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=446, routed)         4.978    10.766    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/out_data[0]
    SLICE_X88Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.890 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_2__0/O
                         net (fo=1, routed)           0.000    10.890    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_2__0_n_4
    SLICE_X88Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    11.102 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]_i_1__0/O
                         net (fo=1, routed)           0.000    11.102    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]_i_1__0_n_4
    SLICE_X88Y46         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.560    11.635    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X88Y46         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]/C
                         clock pessimism              0.272    11.907    
                         clock uncertainty           -0.035    11.872    
    SLICE_X88Y46         FDRE (Setup_fdre_C_D)        0.064    11.936    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]
  -------------------------------------------------------------------
                         required time                         11.936    
                         arrival time                         -11.102    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 0.797ns (13.534%)  route 5.092ns (86.466%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 11.683 - 6.730 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.718     5.334    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X64Y55         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/Q
                         net (fo=132, routed)         5.092    10.882    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg_n_4_[1][0]
    SLICE_X93Y58         LUT5 (Prop_lut5_I3_O)        0.124    11.006 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_3/O
                         net (fo=1, routed)           0.000    11.006    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_3_n_4
    SLICE_X93Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    11.223 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_i_1/O
                         net (fo=1, routed)           0.000    11.223    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_i_1_n_4
    SLICE_X93Y58         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.608    11.683    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X93Y58         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]/C
                         clock pessimism              0.386    12.068    
                         clock uncertainty           -0.035    12.033    
    SLICE_X93Y58         FDRE (Setup_fdre_C_D)        0.064    12.097    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                         -11.223    
  -------------------------------------------------------------------
                         slack                                  0.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][3]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.597%)  route 0.205ns (52.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.611     1.721    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X99Y50         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y50         FDRE (Prop_fdre_C_Q)         0.141     1.862 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int2_reg[3]/Q
                         net (fo=1, routed)           0.205     2.067    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/time_status_regs[7][3]
    SLICE_X99Y49         LUT3 (Prop_lut3_I0_O)        0.045     2.112 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][3]_i_1/O
                         net (fo=1, routed)           0.000     2.112    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/det_v0fp_start_hori_int2_reg[3]
    SLICE_X99Y49         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.882     2.379    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X99Y49         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][3]/C
                         clock pessimism             -0.387     1.992    
    SLICE_X99Y49         FDRE (Hold_fdre_C_D)         0.092     2.084    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][3]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0]/C
                            (rising edge-triggered cell FDSE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][0]/D
                            (rising edge-triggered cell FDSE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.299%)  route 0.218ns (60.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.588     1.698    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X84Y49         FDSE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDSE (Prop_fdse_C_Q)         0.141     1.839 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0]/Q
                         net (fo=2, routed)           0.218     2.057    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/p_6_out[0]
    SLICE_X86Y51         FDSE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.856     2.353    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X86Y51         FDSE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][0]/C
                         clock pessimism             -0.387     1.966    
    SLICE_X86Y51         FDSE (Hold_fdse_C_D)         0.052     2.018    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][0]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/video_d4_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.326%)  route 0.237ns (62.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.556     1.666    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/clk
    SLICE_X43Y36         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/video_d4_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/video_d4_reg[12]/Q
                         net (fo=1, routed)           0.237     2.044    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/video_d4[12]
    SLICE_X50Y38         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.821     2.318    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/clk
    SLICE_X50Y38         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[12]/C
                         clock pessimism             -0.392     1.926    
    SLICE_X50Y38         FDRE (Hold_fdre_C_D)         0.075     2.001    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/video_d4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.379%)  route 0.226ns (61.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.558     1.668    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/clk
    SLICE_X40Y38         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/video_d4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     1.809 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/video_d4_reg[4]/Q
                         net (fo=1, routed)           0.226     2.035    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/video_d4[4]
    SLICE_X50Y38         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.821     2.318    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/clk
    SLICE_X50Y38         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[4]/C
                         clock pessimism             -0.392     1.926    
    SLICE_X50Y38         FDRE (Hold_fdre_C_D)         0.063     1.989    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][22]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.251ns (59.544%)  route 0.171ns (40.456%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.582     1.692    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X65Y50         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.141     1.833 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][22]/Q
                         net (fo=1, routed)           0.171     2.004    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/AXI4_LITE_INTERFACE.core_regs_reg[114]
    SLICE_X65Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.049 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_3/O
                         net (fo=1, routed)           0.000     2.049    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_3_n_4
    SLICE_X65Y49         MUXF7 (Prop_muxf7_I1_O)      0.065     2.114 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]_i_1/O
                         net (fo=1, routed)           0.000     2.114    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]_i_1_n_4
    SLICE_X65Y49         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.852     2.349    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X65Y49         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]/C
                         clock pessimism             -0.387     1.962    
    SLICE_X65Y49         FDRE (Hold_fdre_C_D)         0.105     2.067    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][10]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.273ns (60.514%)  route 0.178ns (39.486%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.582     1.692    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X66Y50         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y50         FDRE (Prop_fdre_C_Q)         0.164     1.856 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][10]/Q
                         net (fo=1, routed)           0.178     2.034    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/AXI4_LITE_INTERFACE.core_regs_reg[154]
    SLICE_X66Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.079 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_3/O
                         net (fo=1, routed)           0.000     2.079    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_3_n_4
    SLICE_X66Y49         MUXF7 (Prop_muxf7_I1_O)      0.064     2.143 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]_i_1/O
                         net (fo=1, routed)           0.000     2.143    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]_i_1_n_4
    SLICE_X66Y49         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.852     2.349    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X66Y49         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]/C
                         clock pessimism             -0.387     1.962    
    SLICE_X66Y49         FDRE (Hold_fdre_C_D)         0.134     2.096    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/video_d4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.008%)  route 0.230ns (61.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.558     1.668    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/clk
    SLICE_X40Y38         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/video_d4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     1.809 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/video_d4_reg[5]/Q
                         net (fo=1, routed)           0.230     2.039    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/video_d4[5]
    SLICE_X50Y38         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.821     2.318    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/clk
    SLICE_X50Y38         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[5]/C
                         clock pessimism             -0.392     1.926    
    SLICE_X50Y38         FDRE (Hold_fdre_C_D)         0.063     1.989    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_hori_int2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][3]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.246ns (54.898%)  route 0.202ns (45.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.610     1.720    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X94Y50         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_hori_int2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y50         FDRE (Prop_fdre_C_Q)         0.148     1.868 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_hori_int2_reg[3]/Q
                         net (fo=1, routed)           0.202     2.070    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/time_status_regs[9][3]
    SLICE_X94Y48         LUT3 (Prop_lut3_I0_O)        0.098     2.168 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][3]_i_1/O
                         net (fo=1, routed)           0.000     2.168    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/det_v0sync_start_hori_int2_reg[3]
    SLICE_X94Y48         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.882     2.379    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X94Y48         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][3]/C
                         clock pessimism             -0.387     1.992    
    SLICE_X94Y48         FDRE (Hold_fdre_C_D)         0.121     2.113    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][3]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][7]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.250ns (54.466%)  route 0.209ns (45.534%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.611     1.721    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X93Y47         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y47         FDRE (Prop_fdre_C_Q)         0.141     1.862 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][7]/Q
                         net (fo=1, routed)           0.209     2.071    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]__0[7]
    SLICE_X90Y50         LUT6 (Prop_lut6_I1_O)        0.045     2.116 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_3/O
                         net (fo=1, routed)           0.000     2.116    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_3_n_4
    SLICE_X90Y50         MUXF7 (Prop_muxf7_I1_O)      0.064     2.180 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_i_1/O
                         net (fo=1, routed)           0.000     2.180    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_i_1_n_4
    SLICE_X90Y50         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.879     2.376    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X90Y50         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]/C
                         clock pessimism             -0.387     1.989    
    SLICE_X90Y50         FDRE (Hold_fdre_C_D)         0.134     2.123    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][16]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.248ns (56.012%)  route 0.195ns (43.988%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.611     1.721    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X91Y49         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDRE (Prop_fdre_C_Q)         0.141     1.862 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][16]/Q
                         net (fo=1, routed)           0.195     2.057    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]__0[16]
    SLICE_X93Y50         LUT5 (Prop_lut5_I2_O)        0.045     2.102 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_2/O
                         net (fo=1, routed)           0.000     2.102    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_2_n_4
    SLICE_X93Y50         MUXF7 (Prop_muxf7_I0_O)      0.062     2.164 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_i_1/O
                         net (fo=1, routed)           0.000     2.164    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_i_1_n_4
    SLICE_X93Y50         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.879     2.376    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X93Y50         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]/C
                         clock pessimism             -0.387     1.989    
    SLICE_X93Y50         FDRE (Hold_fdre_C_D)         0.105     2.094    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fmc_imageon_hdmii_clk
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.730
Sources:            { fmc_imageon_hdmii_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.730       4.154      RAMB18_X5Y14   design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y7    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.730       4.154      RAMB18_X3Y54   design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.730       4.154      RAMB36_X3Y26   design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.730       4.575      BUFGCTRL_X0Y1  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      ILOGIC_X0Y5    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/spdif_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      ILOGIC_X0Y17   design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/video_r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      ILOGIC_X0Y29   design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/video_r_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      ILOGIC_X0Y30   design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/video_r_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      ILOGIC_X0Y15   design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/video_r_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X58Y71   design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X66Y58   design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X66Y58   design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X58Y71   design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X85Y58   design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X82Y58   design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X85Y58   design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X90Y58   design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X91Y57   design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X90Y58   design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][26]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X58Y71   design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X66Y58   design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X66Y58   design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X58Y71   design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X41Y38   design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X41Y38   design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X43Y44   design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X43Y44   design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X56Y39   design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X0Y31    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0/U0/sav_vb_d1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  si570_usrclk_p
  To Clock:  si570_usrclk_p

Setup :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][25]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        6.438ns  (logic 0.715ns (11.105%)  route 5.723ns (88.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 11.722 - 6.730 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.828     5.450    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X48Y122        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.419     5.869 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.723    11.593    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X50Y139        LUT3 (Prop_lut3_I2_O)        0.296    11.889 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][25]_i_1/O
                         net (fo=1, routed)           0.000    11.889    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][25]
    SLICE_X50Y139        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.641    11.722    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X50Y139        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][25]/C
                         clock pessimism              0.303    12.025    
                         clock uncertainty           -0.035    11.990    
    SLICE_X50Y139        FDRE (Setup_fdre_C_D)        0.079    12.069    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][25]
  -------------------------------------------------------------------
                         required time                         12.069    
                         arrival time                         -11.889    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][24]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        6.389ns  (logic 0.715ns (11.191%)  route 5.674ns (88.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 11.723 - 6.730 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.828     5.450    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X48Y122        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.419     5.869 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.674    11.543    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X51Y141        LUT3 (Prop_lut3_I2_O)        0.296    11.839 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][24]_i_1/O
                         net (fo=1, routed)           0.000    11.839    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][24]
    SLICE_X51Y141        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.642    11.723    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X51Y141        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][24]/C
                         clock pessimism              0.303    12.026    
                         clock uncertainty           -0.035    11.991    
    SLICE_X51Y141        FDRE (Setup_fdre_C_D)        0.031    12.022    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][24]
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                         -11.839    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][11]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 0.715ns (11.145%)  route 5.700ns (88.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 11.724 - 6.730 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.828     5.450    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X48Y122        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.419     5.869 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.700    11.570    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X34Y122        LUT3 (Prop_lut3_I2_O)        0.296    11.866 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][11]_i_1/O
                         net (fo=1, routed)           0.000    11.866    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][11]
    SLICE_X34Y122        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.643    11.724    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X34Y122        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][11]/C
                         clock pessimism              0.404    12.127    
                         clock uncertainty           -0.035    12.092    
    SLICE_X34Y122        FDRE (Setup_fdre_C_D)        0.077    12.169    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][11]
  -------------------------------------------------------------------
                         required time                         12.169    
                         arrival time                         -11.866    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][3]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 0.715ns (11.224%)  route 5.655ns (88.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 11.726 - 6.730 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.828     5.450    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X48Y122        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.419     5.869 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.655    11.525    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X35Y121        LUT3 (Prop_lut3_I2_O)        0.296    11.821 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][3]_i_1/O
                         net (fo=1, routed)           0.000    11.821    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][3]
    SLICE_X35Y121        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.645    11.726    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X35Y121        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][3]/C
                         clock pessimism              0.404    12.129    
                         clock uncertainty           -0.035    12.094    
    SLICE_X35Y121        FDRE (Setup_fdre_C_D)        0.032    12.126    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][3]
  -------------------------------------------------------------------
                         required time                         12.126    
                         arrival time                         -11.821    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        6.240ns  (logic 0.732ns (11.730%)  route 5.508ns (88.270%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 11.713 - 6.730 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.842     5.464    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X39Y135        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y135        FDRE (Prop_fdre_C_Q)         0.456     5.920 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/Q
                         net (fo=84, routed)          5.508    11.429    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg_n_4_[3][0]
    SLICE_X51Y130        MUXF7 (Prop_muxf7_S_O)       0.276    11.705 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_i_1/O
                         net (fo=1, routed)           0.000    11.705    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_i_1_n_4
    SLICE_X51Y130        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.632    11.713    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X51Y130        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]/C
                         clock pessimism              0.303    12.016    
                         clock uncertainty           -0.035    11.981    
    SLICE_X51Y130        FDRE (Setup_fdre_C_D)        0.064    12.045    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]
  -------------------------------------------------------------------
                         required time                         12.045    
                         arrival time                         -11.705    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][24]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        6.221ns  (logic 0.715ns (11.493%)  route 5.506ns (88.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 11.723 - 6.730 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.828     5.450    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X48Y122        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.419     5.869 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.506    11.375    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X51Y141        LUT3 (Prop_lut3_I2_O)        0.296    11.671 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][24]_i_1/O
                         net (fo=1, routed)           0.000    11.671    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_HAS_IRQ.intr_stat_reg[24]
    SLICE_X51Y141        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.642    11.723    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X51Y141        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][24]/C
                         clock pessimism              0.303    12.026    
                         clock uncertainty           -0.035    11.991    
    SLICE_X51Y141        FDRE (Setup_fdre_C_D)        0.031    12.022    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][24]
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                         -11.671    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][18]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 0.715ns (11.451%)  route 5.529ns (88.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 11.723 - 6.730 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.828     5.450    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X48Y122        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.419     5.869 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.529    11.398    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X50Y141        LUT3 (Prop_lut3_I2_O)        0.296    11.694 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][18]_i_1/O
                         net (fo=1, routed)           0.000    11.694    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][18]
    SLICE_X50Y141        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.642    11.723    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X50Y141        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][18]/C
                         clock pessimism              0.303    12.026    
                         clock uncertainty           -0.035    11.991    
    SLICE_X50Y141        FDRE (Setup_fdre_C_D)        0.077    12.068    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][18]
  -------------------------------------------------------------------
                         required time                         12.068    
                         arrival time                         -11.694    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][19]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 0.715ns (11.455%)  route 5.527ns (88.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 11.723 - 6.730 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.828     5.450    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X48Y122        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.419     5.869 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.527    11.396    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X50Y141        LUT3 (Prop_lut3_I2_O)        0.296    11.692 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][19]_i_1/O
                         net (fo=1, routed)           0.000    11.692    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][19]
    SLICE_X50Y141        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.642    11.723    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X50Y141        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][19]/C
                         clock pessimism              0.303    12.026    
                         clock uncertainty           -0.035    11.991    
    SLICE_X50Y141        FDRE (Setup_fdre_C_D)        0.081    12.072    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][19]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                         -11.692    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][8]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 0.715ns (11.419%)  route 5.546ns (88.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 11.724 - 6.730 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.828     5.450    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X48Y122        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.419     5.869 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.546    11.416    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X34Y122        LUT3 (Prop_lut3_I2_O)        0.296    11.712 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][8]_i_1/O
                         net (fo=1, routed)           0.000    11.712    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][8]
    SLICE_X34Y122        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.643    11.724    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X34Y122        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][8]/C
                         clock pessimism              0.404    12.127    
                         clock uncertainty           -0.035    12.092    
    SLICE_X34Y122        FDRE (Setup_fdre_C_D)        0.079    12.171    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][8]
  -------------------------------------------------------------------
                         required time                         12.171    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][20]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 0.715ns (11.586%)  route 5.456ns (88.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 11.734 - 6.730 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.828     5.450    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X48Y122        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.419     5.869 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.456    11.326    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X47Y140        LUT3 (Prop_lut3_I2_O)        0.296    11.622 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][20]_i_1/O
                         net (fo=1, routed)           0.000    11.622    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_HAS_IRQ.intr_stat_reg[20]
    SLICE_X47Y140        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.653    11.734    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X47Y140        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][20]/C
                         clock pessimism              0.404    12.137    
                         clock uncertainty           -0.035    12.102    
    SLICE_X47Y140        FDRE (Setup_fdre_C_D)        0.031    12.133    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][20]
  -------------------------------------------------------------------
                         required time                         12.133    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  0.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][26]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.471%)  route 0.177ns (54.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.632     1.748    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y135        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_fdre_C_Q)         0.148     1.896 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][26]/Q
                         net (fo=1, routed)           0.177     2.074    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/core_control_regs[16][22]
    SLICE_X46Y135        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.907     2.410    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X46Y135        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]/C
                         clock pessimism             -0.395     2.015    
    SLICE_X46Y135        FDRE (Hold_fdre_C_D)         0.007     2.022    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][19]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.713%)  route 0.239ns (59.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.632     1.748    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y135        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_fdre_C_Q)         0.164     1.912 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][19]/Q
                         net (fo=1, routed)           0.239     2.151    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/core_control_regs[16][15]
    SLICE_X46Y135        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.907     2.410    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X46Y135        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19]/C
                         clock pessimism             -0.395     2.015    
    SLICE_X46Y135        FDRE (Hold_fdre_C_D)         0.075     2.090    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][20]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.880%)  route 0.210ns (50.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.631     1.747    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X50Y133        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.164     1.911 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][20]/Q
                         net (fo=1, routed)           0.210     2.121    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]__0[20]
    SLICE_X48Y132        LUT5 (Prop_lut5_I0_O)        0.045     2.166 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][20]_i_1/O
                         net (fo=1, routed)           0.000     2.166    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][20]_i_1_n_4
    SLICE_X48Y132        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.904     2.407    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X48Y132        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20]/C
                         clock pessimism             -0.395     2.012    
    SLICE_X48Y132        FDRE (Hold_fdre_C_D)         0.091     2.103    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][20]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.148ns (44.424%)  route 0.185ns (55.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.632     1.748    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y135        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_fdre_C_Q)         0.148     1.896 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][20]/Q
                         net (fo=1, routed)           0.185     2.081    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/core_control_regs[16][16]
    SLICE_X46Y135        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.907     2.410    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X46Y135        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20]/C
                         clock pessimism             -0.395     2.015    
    SLICE_X46Y135        FDRE (Hold_fdre_C_D)        -0.001     2.014    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.251ns (56.108%)  route 0.196ns (43.892%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.635     1.751    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X47Y133        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y133        FDRE (Prop_fdre_C_Q)         0.141     1.892 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]/Q
                         net (fo=1, routed)           0.196     2.089    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]__0[17]
    SLICE_X51Y132        LUT5 (Prop_lut5_I3_O)        0.045     2.134 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[17]_i_3/O
                         net (fo=1, routed)           0.000     2.134    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/core_data[17]
    SLICE_X51Y132        MUXF7 (Prop_muxf7_I1_O)      0.065     2.199 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     2.199    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_88
    SLICE_X51Y132        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.900     2.403    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y132        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/C
                         clock pessimism             -0.395     2.008    
    SLICE_X51Y132        FDRE (Hold_fdre_C_D)         0.105     2.113    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][25]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][25]/D
                            (rising edge-triggered cell FDSE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.829%)  route 0.240ns (65.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.623     1.739    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X51Y124        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.128     1.867 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][25]/Q
                         net (fo=30, routed)          0.240     2.107    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/ipif_data_out[25]
    SLICE_X46Y125        FDSE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.896     2.399    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X46Y125        FDSE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][25]/C
                         clock pessimism             -0.395     2.004    
    SLICE_X46Y125        FDSE (Hold_fdse_C_D)         0.011     2.015    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][25]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][28]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][28]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.841%)  route 0.239ns (65.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.626     1.742    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X48Y125        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDRE (Prop_fdre_C_Q)         0.128     1.870 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][28]/Q
                         net (fo=12, routed)          0.239     2.110    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/ipif_data_out[28]
    SLICE_X50Y131        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.899     2.402    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y131        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][28]/C
                         clock pessimism             -0.395     2.007    
    SLICE_X50Y131        FDRE (Hold_fdre_C_D)         0.010     2.017    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][28]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][20]/C
                            (rising edge-triggered cell FDSE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.630     1.746    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X43Y122        FDSE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122        FDSE (Prop_fdse_C_Q)         0.141     1.887 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][20]/Q
                         net (fo=1, routed)           0.054     1.941    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[22][16]
    SLICE_X42Y122        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.899     2.402    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X42Y122        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[4]/C
                         clock pessimism             -0.643     1.759    
    SLICE_X42Y122        FDRE (Hold_fdre_C_D)         0.076     1.835    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][27]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.632     1.748    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X43Y119        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.141     1.889 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][27]/Q
                         net (fo=1, routed)           0.054     1.943    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[23][23]
    SLICE_X42Y119        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.902     2.405    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X42Y119        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[11]/C
                         clock pessimism             -0.644     1.761    
    SLICE_X42Y119        FDRE (Hold_fdre_C_D)         0.076     1.837    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][9]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.638     1.754    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X33Y134        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y134        FDRE (Prop_fdre_C_Q)         0.141     1.895 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][9]/Q
                         net (fo=1, routed)           0.056     1.951    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]__0[9]
    SLICE_X32Y134        LUT5 (Prop_lut5_I3_O)        0.045     1.996 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1/O
                         net (fo=1, routed)           0.000     1.996    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1_n_4
    SLICE_X32Y134        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.907     2.410    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X32Y134        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]/C
                         clock pessimism             -0.643     1.767    
    SLICE_X32Y134        FDRE (Hold_fdre_C_D)         0.120     1.887    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         si570_usrclk_p
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.730
Sources:            { si570_usrclk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB18_X0Y0    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X0Y1    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB18_X1Y6    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X1Y4    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X1Y5    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.730       4.575      BUFGCTRL_X0Y0  adv7511_clk_OBUF_BUFG_inst/I
Min Period        n/a     ODDR/C              n/a            1.474         6.730       5.256      OLOGIC_X0Y23   design_1_wrapper_inst/design_1_i/video_path/hdmi_out/fmc_imageon_hdmi_out_0/U0/V6_GEN.ODDR_hdmio_clk_o/C
Min Period        n/a     ODDR/C              n/a            1.474         6.730       5.256      OLOGIC_X0Y23   design_1_wrapper_inst/design_1_i/video_path/hdmi_out/fmc_imageon_hdmi_out_0/U0/V6_GEN.ODDR_hdmio_clk_t/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      OLOGIC_X0Y6    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/fmc_imageon_hdmi_out_0/U0/hdmio_spdif_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      OLOGIC_X0Y35   design_1_wrapper_inst/design_1_i/video_path/hdmi_out/fmc_imageon_hdmi_out_0/U0/hdmio_video_o_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X0Y22    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X0Y22    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[6]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y118  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X54Y113  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X0Y22    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X0Y22    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[6]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y118  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X54Y113  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_6/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X4Y19    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d1_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X4Y19    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d1_reg[4]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X0Y22    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[14]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X0Y22    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X0Y22    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[6]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X0Y22    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y118  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y118  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X54Y113  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X54Y113  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_6/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X2Y19    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/hblank_d_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X2Y19    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d1_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.369ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.746ns  (logic 0.478ns (27.378%)  route 1.268ns (72.622%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           1.268     1.746    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X38Y27         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X38Y27         FDCE (Setup_fdce_C_D)       -0.218     5.115    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.115    
                         arrival time                          -1.746    
  -------------------------------------------------------------------
                         slack                                  3.369    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.807ns  (logic 0.518ns (28.670%)  route 1.289ns (71.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X42Y77         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.289     1.807    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X43Y78         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X43Y78         FDCE (Setup_fdce_C_D)       -0.093     5.240    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.240    
                         arrival time                          -1.807    
  -------------------------------------------------------------------
                         slack                                  3.433    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.766ns  (logic 0.456ns (25.826%)  route 1.310ns (74.174%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X39Y28         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.310     1.766    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X39Y27         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X39Y27         FDCE (Setup_fdce_C_D)       -0.095     5.238    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -1.766    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.584ns  (logic 0.419ns (26.459%)  route 1.165ns (73.541%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           1.165     1.584    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X25Y27         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X25Y27         FDCE (Setup_fdce_C_D)       -0.265     5.068    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.068    
                         arrival time                          -1.584    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.445ns  (logic 0.419ns (29.004%)  route 1.026ns (70.996%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X29Y80         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           1.026     1.445    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X28Y80         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X28Y80         FDCE (Setup_fdce_C_D)       -0.266     5.067    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.067    
                         arrival time                          -1.445    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.592ns  (logic 0.456ns (28.636%)  route 1.136ns (71.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1                                        0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X9Y1           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.136     1.592    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X9Y2           FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X9Y2           FDCE (Setup_fdce_C_D)       -0.095     5.238    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -1.592    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.650ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.636ns  (logic 0.518ns (31.661%)  route 1.118ns (68.339%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2                                        0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.118     1.636    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X8Y3           FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X8Y3           FDCE (Setup_fdce_C_D)       -0.047     5.286    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.286    
                         arrival time                          -1.636    
  -------------------------------------------------------------------
                         slack                                  3.650    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.529ns  (logic 0.456ns (29.825%)  route 1.073ns (70.175%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X39Y28         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.073     1.529    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X39Y26         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X39Y26         FDCE (Setup_fdce_C_D)       -0.093     5.240    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.240    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.712ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.526ns  (logic 0.456ns (29.877%)  route 1.070ns (70.123%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.070     1.526    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X25Y27         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X25Y27         FDCE (Setup_fdce_C_D)       -0.095     5.238    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -1.526    
  -------------------------------------------------------------------
                         slack                                  3.712    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.510ns  (logic 0.456ns (30.207%)  route 1.054ns (69.793%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.054     1.510    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X26Y26         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X26Y26         FDCE (Setup_fdce_C_D)       -0.043     5.290    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.290    
                         arrival time                          -1.510    
  -------------------------------------------------------------------
                         slack                                  3.780    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        4.800ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.823ns  (logic 0.456ns (25.010%)  route 1.367ns (74.990%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X41Y79         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.367     1.823    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X42Y79         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X42Y79         FDCE (Setup_fdce_C_D)       -0.043     6.623    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.623    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.817ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.756ns  (logic 0.456ns (25.971%)  route 1.300ns (74.029%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2                                       0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.300     1.756    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X9Y1           FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X9Y1           FDCE (Setup_fdce_C_D)       -0.093     6.573    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.573    
                         arrival time                          -1.756    
  -------------------------------------------------------------------
                         slack                                  4.817    

Slack (MET) :             4.865ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.706ns  (logic 0.456ns (26.735%)  route 1.250ns (73.265%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X45Y81         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.250     1.706    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X47Y81         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X47Y81         FDCE (Setup_fdce_C_D)       -0.095     6.571    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.571    
                         arrival time                          -1.706    
  -------------------------------------------------------------------
                         slack                                  4.865    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.701ns  (logic 0.456ns (26.803%)  route 1.245ns (73.197%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.245     1.701    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X41Y28         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X41Y28         FDCE (Setup_fdce_C_D)       -0.093     6.573    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.573    
                         arrival time                          -1.701    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.874ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.516ns  (logic 0.419ns (27.637%)  route 1.097ns (72.363%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X41Y79         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           1.097     1.516    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X40Y79         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X40Y79         FDCE (Setup_fdce_C_D)       -0.276     6.390    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.390    
                         arrival time                          -1.516    
  -------------------------------------------------------------------
                         slack                                  4.874    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.508ns  (logic 0.419ns (27.782%)  route 1.089ns (72.218%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X28Y81         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           1.089     1.508    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X30Y80         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X30Y80         FDCE (Setup_fdce_C_D)       -0.222     6.444    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.444    
                         arrival time                          -1.508    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.624ns  (logic 0.456ns (28.086%)  route 1.168ns (71.914%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X28Y81         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.168     1.624    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X30Y81         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X30Y81         FDCE (Setup_fdce_C_D)       -0.047     6.619    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.619    
                         arrival time                          -1.624    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.547ns  (logic 0.456ns (29.478%)  route 1.091ns (70.522%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2                                       0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.091     1.547    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X8Y2           FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X8Y2           FDCE (Setup_fdce_C_D)       -0.047     6.619    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.619    
                         arrival time                          -1.547    
  -------------------------------------------------------------------
                         slack                                  5.072    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.443ns  (logic 0.518ns (35.898%)  route 0.925ns (64.102%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.925     1.443    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X47Y82         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X47Y82         FDCE (Setup_fdce_C_D)       -0.095     6.571    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.571    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.392ns  (logic 0.518ns (37.226%)  route 0.874ns (62.774%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.874     1.392    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X47Y82         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X47Y82         FDCE (Setup_fdce_C_D)       -0.093     6.573    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.573    
                         arrival time                          -1.392    
  -------------------------------------------------------------------
                         slack                                  5.181    





---------------------------------------------------------------------------------------------------
From Clock:  si570_usrclk_p
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        4.762ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.873ns  (logic 0.456ns (24.348%)  route 1.417ns (75.652%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3                                        0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.417     1.873    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X7Y1           FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X7Y1           FDCE (Setup_fdce_C_D)       -0.095     6.635    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.635    
                         arrival time                          -1.873    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.567ns  (logic 0.518ns (33.061%)  route 1.049ns (66.939%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3                                        0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.049     1.567    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X6Y2           FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X6Y2           FDCE (Setup_fdce_C_D)       -0.047     6.683    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.515ns  (logic 0.518ns (34.182%)  route 0.997ns (65.818%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3                                        0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.997     1.515    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X5Y1           FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X5Y1           FDCE (Setup_fdce_C_D)       -0.095     6.635    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.635    
                         arrival time                          -1.515    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.324ns  (logic 0.419ns (31.658%)  route 0.905ns (68.342%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
    SLICE_X13Y16         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.905     1.324    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[11]
    SLICE_X13Y17         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X13Y17         FDCE (Setup_fdce_C_D)       -0.270     6.460    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -1.324    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.422ns  (logic 0.518ns (36.428%)  route 0.904ns (63.572%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
    SLICE_X18Y16         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.904     1.422    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[10]
    SLICE_X19Y16         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X19Y16         FDCE (Setup_fdce_C_D)       -0.095     6.635    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          6.635    
                         arrival time                          -1.422    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.245ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.438ns  (logic 0.518ns (36.029%)  route 0.920ns (63.971%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3                                        0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.920     1.438    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X6Y4           FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X6Y4           FDCE (Setup_fdce_C_D)       -0.047     6.683    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                  5.245    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.345ns  (logic 0.518ns (38.501%)  route 0.827ns (61.499%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
    SLICE_X18Y16         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.827     1.345    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X16Y15         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X16Y15         FDCE (Setup_fdce_C_D)       -0.058     6.672    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.672    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                  5.327    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.294ns  (logic 0.518ns (40.043%)  route 0.776ns (59.957%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X18Y16         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.776     1.294    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X19Y16         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X19Y16         FDCE (Setup_fdce_C_D)       -0.093     6.637    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.637    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.296ns  (logic 0.518ns (39.983%)  route 0.778ns (60.017%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X18Y17         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.778     1.296    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X18Y18         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X18Y18         FDCE (Setup_fdce_C_D)       -0.047     6.683    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.217ns  (logic 0.456ns (37.474%)  route 0.761ns (62.526%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3                                        0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.761     1.217    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X7Y1           FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X7Y1           FDCE (Setup_fdce_C_D)       -0.093     6.637    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.637    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                  5.420    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  si570_usrclk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.565ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.565ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.673ns  (logic 0.518ns (30.967%)  route 1.155ns (69.033%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4                                        0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           1.155     1.673    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X1Y4           FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X1Y4           FDCE (Setup_fdce_C_D)       -0.095     5.238    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -1.673    
  -------------------------------------------------------------------
                         slack                                  3.565    

Slack (MET) :             3.591ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.649ns  (logic 0.456ns (27.649%)  route 1.193ns (72.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
    SLICE_X17Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           1.193     1.649    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X17Y19         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X17Y19         FDCE (Setup_fdce_C_D)       -0.093     5.240    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          5.240    
                         arrival time                          -1.649    
  -------------------------------------------------------------------
                         slack                                  3.591    

Slack (MET) :             3.607ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.634ns  (logic 0.518ns (31.705%)  route 1.116ns (68.295%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2                                        0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           1.116     1.634    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X5Y2           FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X5Y2           FDCE (Setup_fdce_C_D)       -0.092     5.241    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.241    
                         arrival time                          -1.634    
  -------------------------------------------------------------------
                         slack                                  3.607    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.610ns  (logic 0.456ns (28.319%)  route 1.154ns (71.681%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X19Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.154     1.610    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X18Y16         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X18Y16         FDCE (Setup_fdce_C_D)       -0.047     5.286    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.286    
                         arrival time                          -1.610    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.825ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.463ns  (logic 0.518ns (35.410%)  route 0.945ns (64.590%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4                                        0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.945     1.463    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X0Y4           FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X0Y4           FDCE (Setup_fdce_C_D)       -0.045     5.288    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          5.288    
                         arrival time                          -1.463    
  -------------------------------------------------------------------
                         slack                                  3.825    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.370ns  (logic 0.456ns (33.284%)  route 0.914ns (66.716%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y20                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X19Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.914     1.370    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X19Y19         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X19Y19         FDCE (Setup_fdce_C_D)       -0.093     5.240    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.240    
                         arrival time                          -1.370    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.405ns  (logic 0.518ns (36.868%)  route 0.887ns (63.132%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4                                        0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.887     1.405    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X0Y4           FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X0Y4           FDCE (Setup_fdce_C_D)       -0.045     5.288    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.288    
                         arrival time                          -1.405    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.894ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.346ns  (logic 0.456ns (33.876%)  route 0.890ns (66.124%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y20                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X19Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.890     1.346    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X19Y19         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X19Y19         FDCE (Setup_fdce_C_D)       -0.093     5.240    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.240    
                         arrival time                          -1.346    
  -------------------------------------------------------------------
                         slack                                  3.894    

Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.341ns  (logic 0.456ns (33.998%)  route 0.885ns (66.002%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1                                        0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.885     1.341    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X5Y2           FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X5Y2           FDCE (Setup_fdce_C_D)       -0.093     5.240    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.240    
                         arrival time                          -1.341    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             4.008ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.232ns  (logic 0.518ns (42.052%)  route 0.714ns (57.948%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
    SLICE_X18Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.714     1.232    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X17Y19         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X17Y19         FDCE (Setup_fdce_C_D)       -0.093     5.240    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          5.240    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                  4.008    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.804ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.642ns (26.073%)  route 1.820ns (73.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 22.709 - 20.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.717     3.011    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X82Y62         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y62         FDRE (Prop_fdre_C_Q)         0.518     3.529 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.803     4.332    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X82Y62         LUT2 (Prop_lut2_I1_O)        0.124     4.456 f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           1.017     5.473    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_4
    SLICE_X81Y73         FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.530    22.709    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X81Y73         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.229    22.938    
                         clock uncertainty           -0.302    22.636    
    SLICE_X81Y73         FDPE (Recov_fdpe_C_PRE)     -0.359    22.277    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.277    
                         arrival time                          -5.473    
  -------------------------------------------------------------------
                         slack                                 16.804    

Slack (MET) :             16.804ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.642ns (26.073%)  route 1.820ns (73.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 22.709 - 20.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.717     3.011    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X82Y62         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y62         FDRE (Prop_fdre_C_Q)         0.518     3.529 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.803     4.332    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X82Y62         LUT2 (Prop_lut2_I1_O)        0.124     4.456 f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           1.017     5.473    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_4
    SLICE_X81Y73         FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.530    22.709    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X81Y73         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.229    22.938    
                         clock uncertainty           -0.302    22.636    
    SLICE_X81Y73         FDPE (Recov_fdpe_C_PRE)     -0.359    22.277    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.277    
                         arrival time                          -5.473    
  -------------------------------------------------------------------
                         slack                                 16.804    

Slack (MET) :             17.057ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.580ns (30.075%)  route 1.349ns (69.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.905     3.199    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X56Y102        FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDPE (Prop_fdpe_C_Q)         0.456     3.655 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.671     4.326    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X56Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.450 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3/O
                         net (fo=3, routed)           0.678     5.128    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_4
    SLICE_X59Y99         FDPE                                         f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.538    22.717    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X59Y99         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X59Y99         FDPE (Recov_fdpe_C_PRE)     -0.359    22.185    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.185    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 17.057    

Slack (MET) :             17.057ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.580ns (30.075%)  route 1.349ns (69.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.905     3.199    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X56Y102        FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDPE (Prop_fdpe_C_Q)         0.456     3.655 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.671     4.326    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X56Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.450 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3/O
                         net (fo=3, routed)           0.678     5.128    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_4
    SLICE_X59Y99         FDPE                                         f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.538    22.717    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X59Y99         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X59Y99         FDPE (Recov_fdpe_C_PRE)     -0.359    22.185    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.185    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 17.057    

Slack (MET) :             17.057ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.580ns (30.075%)  route 1.349ns (69.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.905     3.199    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X56Y102        FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDPE (Prop_fdpe_C_Q)         0.456     3.655 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.671     4.326    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X56Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.450 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3/O
                         net (fo=3, routed)           0.678     5.128    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_4
    SLICE_X59Y99         FDPE                                         f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.538    22.717    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X59Y99         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X59Y99         FDPE (Recov_fdpe_C_PRE)     -0.359    22.185    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         22.185    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 17.057    

Slack (MET) :             17.125ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.642ns (29.316%)  route 1.548ns (70.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 22.736 - 20.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.731     3.025    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X66Y42         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y42         FDPE (Prop_fdpe_C_Q)         0.518     3.543 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.754     4.297    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/wr_rst_asreg
    SLICE_X66Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.421 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0/O
                         net (fo=2, routed)           0.794     5.215    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_4
    SLICE_X64Y43         FDPE                                         f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.557    22.736    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X64Y43         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.265    23.001    
                         clock uncertainty           -0.302    22.699    
    SLICE_X64Y43         FDPE (Recov_fdpe_C_PRE)     -0.359    22.340    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.340    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                 17.125    

Slack (MET) :             17.125ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.642ns (29.316%)  route 1.548ns (70.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 22.736 - 20.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.731     3.025    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X66Y42         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y42         FDPE (Prop_fdpe_C_Q)         0.518     3.543 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.754     4.297    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/wr_rst_asreg
    SLICE_X66Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.421 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0/O
                         net (fo=2, routed)           0.794     5.215    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_4
    SLICE_X64Y43         FDPE                                         f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.557    22.736    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X64Y43         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.265    23.001    
                         clock uncertainty           -0.302    22.699    
    SLICE_X64Y43         FDPE (Recov_fdpe_C_PRE)     -0.359    22.340    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.340    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                 17.125    

Slack (MET) :             17.128ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.642ns (29.419%)  route 1.540ns (70.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 22.779 - 20.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.778     3.072    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X90Y61         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y61         FDRE (Prop_fdre_C_Q)         0.518     3.590 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.850     4.440    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X90Y61         LUT2 (Prop_lut2_I1_O)        0.124     4.564 f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2/O
                         net (fo=2, routed)           0.690     5.254    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2_n_4
    SLICE_X90Y63         FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.600    22.779    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X90Y63         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.266    23.045    
                         clock uncertainty           -0.302    22.743    
    SLICE_X90Y63         FDPE (Recov_fdpe_C_PRE)     -0.361    22.382    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.382    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                 17.128    

Slack (MET) :             17.128ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.642ns (29.419%)  route 1.540ns (70.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 22.779 - 20.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.778     3.072    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X90Y61         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y61         FDRE (Prop_fdre_C_Q)         0.518     3.590 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.850     4.440    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X90Y61         LUT2 (Prop_lut2_I1_O)        0.124     4.564 f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2/O
                         net (fo=2, routed)           0.690     5.254    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2_n_4
    SLICE_X90Y63         FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.600    22.779    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X90Y63         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.266    23.045    
                         clock uncertainty           -0.302    22.743    
    SLICE_X90Y63         FDPE (Recov_fdpe_C_PRE)     -0.361    22.382    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.382    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                 17.128    

Slack (MET) :             17.133ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.580ns (27.029%)  route 1.566ns (72.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 22.702 - 20.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.697     2.991    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X64Y76         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDPE (Prop_fdpe_C_Q)         0.456     3.447 f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.069     4.516    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X64Y76         LUT2 (Prop_lut2_I0_O)        0.124     4.640 f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1/O
                         net (fo=3, routed)           0.497     5.137    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_4
    SLICE_X63Y75         FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        1.523    22.702    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X63Y75         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.229    22.931    
                         clock uncertainty           -0.302    22.629    
    SLICE_X63Y75         FDPE (Recov_fdpe_C_PRE)     -0.359    22.270    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.270    
                         arrival time                          -5.137    
  -------------------------------------------------------------------
                         slack                                 17.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.390%)  route 0.168ns (50.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.554     0.890    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X50Y35         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDPE (Prop_fdpe_C_Q)         0.164     1.054 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.168     1.222    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y35         FDCE                                         f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.824     1.190    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X49Y35         FDCE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.390%)  route 0.168ns (50.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.554     0.890    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X50Y35         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDPE (Prop_fdpe_C_Q)         0.164     1.054 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.168     1.222    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y35         FDCE                                         f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.824     1.190    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X49Y35         FDCE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.390%)  route 0.168ns (50.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.554     0.890    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X50Y35         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDPE (Prop_fdpe_C_Q)         0.164     1.054 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.168     1.222    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y35         FDCE                                         f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.824     1.190    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X49Y35         FDCE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.390%)  route 0.168ns (50.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.554     0.890    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X50Y35         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDPE (Prop_fdpe_C_Q)         0.164     1.054 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.168     1.222    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y35         FDCE                                         f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.824     1.190    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X49Y35         FDCE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.217%)  route 0.326ns (69.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.578     0.914    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X59Y99         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.055 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=13, routed)          0.326     1.380    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X60Y100        FDCE                                         f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.935     1.301    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X60Y100        FDCE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X60Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.174    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.476%)  route 0.286ns (63.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.554     0.890    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X50Y35         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDPE (Prop_fdpe_C_Q)         0.164     1.054 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.286     1.339    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X47Y35         FDCE                                         f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.824     1.190    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X47Y35         FDCE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.476%)  route 0.286ns (63.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.554     0.890    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X50Y35         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDPE (Prop_fdpe_C_Q)         0.164     1.054 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.286     1.339    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X47Y35         FDCE                                         f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.824     1.190    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X47Y35         FDCE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.476%)  route 0.286ns (63.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.554     0.890    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X50Y35         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDPE (Prop_fdpe_C_Q)         0.164     1.054 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.286     1.339    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X47Y35         FDCE                                         f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.824     1.190    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X47Y35         FDCE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.476%)  route 0.286ns (63.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.554     0.890    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X50Y35         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDPE (Prop_fdpe_C_Q)         0.164     1.054 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.286     1.339    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X47Y35         FDCE                                         f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.824     1.190    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X47Y35         FDCE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.476%)  route 0.286ns (63.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.554     0.890    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X50Y35         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDPE (Prop_fdpe_C_Q)         0.164     1.054 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.286     1.339    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X47Y35         FDCE                                         f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4617, routed)        0.824     1.190    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X47Y35         FDCE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.276    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.507ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.580ns (24.754%)  route 1.763ns (75.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 9.387 - 6.666 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.907     3.201    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X61Y100        FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDPE (Prop_fdpe_C_Q)         0.456     3.657 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.992     4.649    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_asreg
    SLICE_X61Y99         LUT2 (Prop_lut2_I0_O)        0.124     4.773 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3/O
                         net (fo=2, routed)           0.772     5.544    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3_n_4
    SLICE_X67Y97         FDPE                                         f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.542     9.387    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X67Y97         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.129     9.516    
                         clock uncertainty           -0.106     9.410    
    SLICE_X67Y97         FDPE (Recov_fdpe_C_PRE)     -0.359     9.051    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -5.544    
  -------------------------------------------------------------------
                         slack                                  3.507    

Slack (MET) :             3.507ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.580ns (24.754%)  route 1.763ns (75.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 9.387 - 6.666 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.907     3.201    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X61Y100        FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDPE (Prop_fdpe_C_Q)         0.456     3.657 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.992     4.649    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_asreg
    SLICE_X61Y99         LUT2 (Prop_lut2_I0_O)        0.124     4.773 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3/O
                         net (fo=2, routed)           0.772     5.544    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3_n_4
    SLICE_X67Y97         FDPE                                         f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.542     9.387    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X67Y97         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.129     9.516    
                         clock uncertainty           -0.106     9.410    
    SLICE_X67Y97         FDPE (Recov_fdpe_C_PRE)     -0.359     9.051    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -5.544    
  -------------------------------------------------------------------
                         slack                                  3.507    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.642ns (25.904%)  route 1.836ns (74.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 9.333 - 6.666 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.663     2.957    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X46Y35         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDPE (Prop_fdpe_C_Q)         0.518     3.475 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.154     4.629    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_asreg
    SLICE_X46Y36         LUT2 (Prop_lut2_I0_O)        0.124     4.753 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2/O
                         net (fo=3, routed)           0.683     5.435    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_4
    SLICE_X47Y34         FDPE                                         f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.488     9.333    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X47Y34         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.264     9.597    
                         clock uncertainty           -0.106     9.491    
    SLICE_X47Y34         FDPE (Recov_fdpe_C_PRE)     -0.359     9.132    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.132    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.642ns (25.904%)  route 1.836ns (74.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 9.333 - 6.666 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.663     2.957    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X46Y35         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDPE (Prop_fdpe_C_Q)         0.518     3.475 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.154     4.629    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_asreg
    SLICE_X46Y36         LUT2 (Prop_lut2_I0_O)        0.124     4.753 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2/O
                         net (fo=3, routed)           0.683     5.435    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_4
    SLICE_X47Y34         FDPE                                         f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.488     9.333    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X47Y34         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.264     9.597    
                         clock uncertainty           -0.106     9.491    
    SLICE_X47Y34         FDPE (Recov_fdpe_C_PRE)     -0.359     9.132    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.132    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.642ns (25.904%)  route 1.836ns (74.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 9.333 - 6.666 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.663     2.957    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X46Y35         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDPE (Prop_fdpe_C_Q)         0.518     3.475 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.154     4.629    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_asreg
    SLICE_X46Y36         LUT2 (Prop_lut2_I0_O)        0.124     4.753 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2/O
                         net (fo=3, routed)           0.683     5.435    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_4
    SLICE_X47Y34         FDPE                                         f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.488     9.333    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X47Y34         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.264     9.597    
                         clock uncertainty           -0.106     9.491    
    SLICE_X47Y34         FDPE (Recov_fdpe_C_PRE)     -0.359     9.132    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.132    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.642ns (26.615%)  route 1.770ns (73.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 9.382 - 6.666 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.710     3.004    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X66Y63         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.518     3.522 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.795     4.317    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X66Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.441 f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.975     5.416    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_4
    SLICE_X80Y67         FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.537     9.382    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X80Y67         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.229     9.611    
                         clock uncertainty           -0.106     9.505    
    SLICE_X80Y67         FDPE (Recov_fdpe_C_PRE)     -0.359     9.146    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.642ns (26.615%)  route 1.770ns (73.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 9.382 - 6.666 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.710     3.004    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X66Y63         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.518     3.522 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.795     4.317    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X66Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.441 f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.975     5.416    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_4
    SLICE_X80Y67         FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.537     9.382    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X80Y67         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.229     9.611    
                         clock uncertainty           -0.106     9.505    
    SLICE_X80Y67         FDPE (Recov_fdpe_C_PRE)     -0.359     9.146    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.642ns (26.615%)  route 1.770ns (73.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 9.382 - 6.666 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.710     3.004    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X66Y63         FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.518     3.522 r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.795     4.317    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X66Y63         LUT2 (Prop_lut2_I1_O)        0.124     4.441 f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.975     5.416    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_4
    SLICE_X80Y67         FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.537     9.382    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X80Y67         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.229     9.611    
                         clock uncertainty           -0.106     9.505    
    SLICE_X80Y67         FDPE (Recov_fdpe_C_PRE)     -0.359     9.146    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.518ns (24.092%)  route 1.632ns (75.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 9.389 - 6.666 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.784     3.078    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X94Y94         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y94         FDPE (Prop_fdpe_C_Q)         0.518     3.596 f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          1.632     5.228    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X88Y90         FDCE                                         f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.544     9.389    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X88Y90         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                         clock pessimism              0.229     9.618    
                         clock uncertainty           -0.106     9.512    
    SLICE_X88Y90         FDCE (Recov_fdce_C_CLR)     -0.405     9.107    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -5.228    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.518ns (24.092%)  route 1.632ns (75.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 9.389 - 6.666 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.784     3.078    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X94Y94         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y94         FDPE (Prop_fdpe_C_Q)         0.518     3.596 f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          1.632     5.228    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X88Y90         FDCE                                         f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       1.544     9.389    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X88Y90         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                         clock pessimism              0.229     9.618    
                         clock uncertainty           -0.106     9.512    
    SLICE_X88Y90         FDCE (Recov_fdce_C_CLR)     -0.405     9.107    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -5.228    
  -------------------------------------------------------------------
                         slack                                  3.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.685%)  route 0.351ns (71.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.558     0.894    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X47Y34         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=13, routed)          0.351     1.385    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X50Y36         FDCE                                         f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.820     1.186    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_aclk
    SLICE_X50Y36         FDCE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.084    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.685%)  route 0.351ns (71.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.558     0.894    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X47Y34         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=13, routed)          0.351     1.385    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X50Y36         FDCE                                         f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.820     1.186    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_aclk
    SLICE_X50Y36         FDCE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.084    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.685%)  route 0.351ns (71.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.558     0.894    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X47Y34         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=13, routed)          0.351     1.385    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X50Y36         FDPE                                         f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.820     1.186    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_aclk
    SLICE_X50Y36         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y36         FDPE (Remov_fdpe_C_PRE)     -0.071     1.080    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.685%)  route 0.351ns (71.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.558     0.894    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X47Y34         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=13, routed)          0.351     1.385    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X50Y36         FDPE                                         f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.820     1.186    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_aclk
    SLICE_X50Y36         FDPE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y36         FDPE (Remov_fdpe_C_PRE)     -0.071     1.080    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.571     0.907    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X63Y80         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.176    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X62Y79         FDCE                                         f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.837     1.203    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X62Y79         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.283     0.920    
    SLICE_X62Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.853    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.571     0.907    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X63Y80         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.176    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X62Y79         FDCE                                         f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.837     1.203    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X62Y79         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.283     0.920    
    SLICE_X62Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.853    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.571     0.907    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X63Y80         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.176    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X62Y79         FDCE                                         f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.837     1.203    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X62Y79         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.283     0.920    
    SLICE_X62Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.853    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.571     0.907    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X63Y80         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.176    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X62Y79         FDCE                                         f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.837     1.203    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X62Y79         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.283     0.920    
    SLICE_X62Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.853    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.571     0.907    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X63Y80         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.176    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X62Y79         FDCE                                         f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.837     1.203    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X62Y79         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.283     0.920    
    SLICE_X62Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.853    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.571     0.907    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X63Y80         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.176    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X62Y79         FDCE                                         f  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=24879, routed)       0.837     1.203    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X62Y79         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.283     0.920    
    SLICE_X62Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.853    design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.324    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        0.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.642ns (17.186%)  route 3.094ns (82.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 7.977 - 5.333 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.754     3.048    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X18Y39         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.518     3.566 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=44, routed)          1.784     5.350    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X44Y60         LUT1 (Prop_lut1_I0_O)        0.124     5.474 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=344, routed)         1.309     6.784    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X42Y72         FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.465     7.977    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y72         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.115     8.092    
                         clock uncertainty           -0.087     8.004    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.361     7.643    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.643    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.642ns (17.186%)  route 3.094ns (82.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 7.977 - 5.333 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.754     3.048    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X18Y39         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.518     3.566 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=44, routed)          1.784     5.350    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X44Y60         LUT1 (Prop_lut1_I0_O)        0.124     5.474 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=344, routed)         1.309     6.784    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X42Y72         FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.465     7.977    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y72         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.115     8.092    
                         clock uncertainty           -0.087     8.004    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.361     7.643    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.643    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.642ns (17.291%)  route 3.071ns (82.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 7.981 - 5.333 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.754     3.048    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X18Y39         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.518     3.566 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=44, routed)          1.885     5.451    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.575 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=14, routed)          1.186     6.761    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/inverted_reset
    SLICE_X36Y68         FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.469     7.981    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X36Y68         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.115     8.096    
                         clock uncertainty           -0.087     8.008    
    SLICE_X36Y68         FDPE (Recov_fdpe_C_PRE)     -0.361     7.647    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          7.647    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.642ns (17.291%)  route 3.071ns (82.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 7.981 - 5.333 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.754     3.048    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X18Y39         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.518     3.566 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=44, routed)          1.885     5.451    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.575 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=14, routed)          1.186     6.761    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/inverted_reset
    SLICE_X36Y68         FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.469     7.981    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X36Y68         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.115     8.096    
                         clock uncertainty           -0.087     8.008    
    SLICE_X36Y68         FDPE (Recov_fdpe_C_PRE)     -0.361     7.647    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.647    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.642ns (17.291%)  route 3.071ns (82.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 7.981 - 5.333 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.754     3.048    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X18Y39         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.518     3.566 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=44, routed)          1.885     5.451    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.575 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=14, routed)          1.186     6.761    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/inverted_reset
    SLICE_X36Y68         FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.469     7.981    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X36Y68         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.115     8.096    
                         clock uncertainty           -0.087     8.008    
    SLICE_X36Y68         FDPE (Recov_fdpe_C_PRE)     -0.361     7.647    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.647    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.642ns (17.186%)  route 3.094ns (82.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 7.977 - 5.333 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.754     3.048    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X18Y39         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.518     3.566 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=44, routed)          1.784     5.350    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X44Y60         LUT1 (Prop_lut1_I0_O)        0.124     5.474 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=344, routed)         1.309     6.784    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X42Y72         FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.465     7.977    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y72         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.115     8.092    
                         clock uncertainty           -0.087     8.004    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.319     7.685    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          7.685    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.642ns (17.186%)  route 3.094ns (82.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 7.977 - 5.333 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.754     3.048    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X18Y39         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.518     3.566 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=44, routed)          1.784     5.350    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X44Y60         LUT1 (Prop_lut1_I0_O)        0.124     5.474 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=344, routed)         1.309     6.784    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X42Y72         FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.465     7.977    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y72         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.115     8.092    
                         clock uncertainty           -0.087     8.004    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.319     7.685    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          7.685    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.642ns (17.291%)  route 3.071ns (82.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 7.981 - 5.333 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.754     3.048    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X18Y39         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.518     3.566 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=44, routed)          1.885     5.451    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.575 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=14, routed)          1.186     6.761    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/inverted_reset
    SLICE_X36Y68         FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.469     7.981    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X36Y68         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.115     8.096    
                         clock uncertainty           -0.087     8.008    
    SLICE_X36Y68         FDPE (Recov_fdpe_C_PRE)     -0.319     7.689    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.642ns (17.291%)  route 3.071ns (82.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 7.981 - 5.333 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.754     3.048    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X18Y39         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.518     3.566 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=44, routed)          1.885     5.451    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.575 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=14, routed)          1.186     6.761    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/inverted_reset
    SLICE_X36Y68         FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.469     7.981    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X36Y68         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.115     8.096    
                         clock uncertainty           -0.087     8.008    
    SLICE_X36Y68         FDPE (Recov_fdpe_C_PRE)     -0.319     7.689    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.642ns (17.291%)  route 3.071ns (82.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 7.981 - 5.333 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.754     3.048    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X18Y39         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.518     3.566 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=44, routed)          1.885     5.451    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.575 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=14, routed)          1.186     6.761    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/inverted_reset
    SLICE_X36Y68         FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        1.469     7.981    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X36Y68         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.115     8.096    
                         clock uncertainty           -0.087     8.008    
    SLICE_X36Y68         FDPE (Recov_fdpe_C_PRE)     -0.319     7.689    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                  0.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.768%)  route 0.308ns (65.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.563     0.899    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/s_aclk
    SLICE_X42Y49         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.063 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=10, routed)          0.308     1.370    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X43Y50         FDCE                                         f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.825     1.191    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X43Y50         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X43Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.768%)  route 0.308ns (65.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.563     0.899    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/s_aclk
    SLICE_X42Y49         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.063 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=10, routed)          0.308     1.370    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X43Y50         FDCE                                         f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.825     1.191    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X43Y50         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X43Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.768%)  route 0.308ns (65.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.563     0.899    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/s_aclk
    SLICE_X42Y49         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.063 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=10, routed)          0.308     1.370    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X43Y50         FDCE                                         f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.825     1.191    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X43Y50         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[6]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X43Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.768%)  route 0.308ns (65.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.563     0.899    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/s_aclk
    SLICE_X42Y49         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.063 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=10, routed)          0.308     1.370    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X43Y50         FDCE                                         f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.825     1.191    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X43Y50         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X43Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.705%)  route 0.117ns (45.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.557     0.893    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X39Y51         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.117     1.150    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X36Y51         FDCE                                         f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.825     1.191    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X36Y51         FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.282     0.909    
    SLICE_X36Y51         FDCE (Remov_fdce_C_CLR)     -0.067     0.842    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.705%)  route 0.117ns (45.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.557     0.893    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X39Y51         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.117     1.150    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X36Y51         FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.825     1.191    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X36Y51         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.282     0.909    
    SLICE_X36Y51         FDPE (Remov_fdpe_C_PRE)     -0.071     0.838    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.705%)  route 0.117ns (45.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.557     0.893    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X39Y51         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.117     1.150    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X36Y51         FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.825     1.191    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X36Y51         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.282     0.909    
    SLICE_X36Y51         FDPE (Remov_fdpe_C_PRE)     -0.071     0.838    design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.045%)  route 0.135ns (48.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.624     0.960    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X1Y42          FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDPE (Prop_fdpe_C_Q)         0.141     1.101 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.135     1.236    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X2Y42          FDCE                                         f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.894     1.260    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X2Y42          FDCE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.284     0.976    
    SLICE_X2Y42          FDCE (Remov_fdce_C_CLR)     -0.067     0.909    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.045%)  route 0.135ns (48.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.624     0.960    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X1Y42          FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDPE (Prop_fdpe_C_Q)         0.141     1.101 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.135     1.236    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X2Y42          FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.894     1.260    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X2Y42          FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.284     0.976    
    SLICE_X2Y42          FDPE (Remov_fdpe_C_PRE)     -0.071     0.905    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.045%)  route 0.135ns (48.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.624     0.960    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X1Y42          FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDPE (Prop_fdpe_C_Q)         0.141     1.101 f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.135     1.236    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X2Y42          FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9256, routed)        0.894     1.260    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X2Y42          FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.284     0.976    
    SLICE_X2Y42          FDPE (Remov_fdpe_C_PRE)     -0.071     0.905    design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.331    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fmc_imageon_hdmii_clk
  To Clock:  fmc_imageon_hdmii_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.580ns (31.910%)  route 1.238ns (68.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 11.787 - 6.730 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.905     5.521    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y142        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y142        FDPE (Prop_fdpe_C_Q)         0.456     5.977 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.520     6.498    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X55Y142        LUT2 (Prop_lut2_I0_O)        0.124     6.622 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.718     7.339    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_4
    SLICE_X58Y139        FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.712    11.787    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y139        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.404    12.190    
                         clock uncertainty           -0.035    12.155    
    SLICE_X58Y139        FDPE (Recov_fdpe_C_PRE)     -0.361    11.794    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.794    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.580ns (31.910%)  route 1.238ns (68.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 11.787 - 6.730 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.905     5.521    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y142        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y142        FDPE (Prop_fdpe_C_Q)         0.456     5.977 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.520     6.498    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X55Y142        LUT2 (Prop_lut2_I0_O)        0.124     6.622 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.718     7.339    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_4
    SLICE_X58Y139        FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.712    11.787    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y139        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.404    12.190    
                         clock uncertainty           -0.035    12.155    
    SLICE_X58Y139        FDPE (Recov_fdpe_C_PRE)     -0.361    11.794    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.794    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.642ns (38.359%)  route 1.032ns (61.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 11.774 - 6.730 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.880     5.496    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X112Y47        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.518     6.014 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.542     6.557    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X112Y47        LUT2 (Prop_lut2_I0_O)        0.124     6.681 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.489     7.170    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_4
    SLICE_X112Y45        FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.699    11.774    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X112Y45        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.426    12.200    
                         clock uncertainty           -0.035    12.165    
    SLICE_X112Y45        FDPE (Recov_fdpe_C_PRE)     -0.361    11.804    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.804    
                         arrival time                          -7.170    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.642ns (38.359%)  route 1.032ns (61.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 11.774 - 6.730 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.880     5.496    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X112Y47        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.518     6.014 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.542     6.557    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X112Y47        LUT2 (Prop_lut2_I0_O)        0.124     6.681 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.489     7.170    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_4
    SLICE_X112Y45        FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.699    11.774    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X112Y45        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.426    12.200    
                         clock uncertainty           -0.035    12.165    
    SLICE_X112Y45        FDPE (Recov_fdpe_C_PRE)     -0.361    11.804    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.804    
                         arrival time                          -7.170    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.419ns (35.176%)  route 0.772ns (64.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 11.787 - 6.730 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.905     5.521    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y140        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y140        FDPE (Prop_fdpe_C_Q)         0.419     5.940 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.772     6.713    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X55Y142        FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.712    11.787    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y142        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.404    12.190    
                         clock uncertainty           -0.035    12.155    
    SLICE_X55Y142        FDPE (Recov_fdpe_C_PRE)     -0.532    11.623    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         11.623    
                         arrival time                          -6.713    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.419ns (38.266%)  route 0.676ns (61.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 11.775 - 6.730 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.879     5.495    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y46        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDPE (Prop_fdpe_C_Q)         0.419     5.914 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.676     6.590    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X112Y47        FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.700    11.775    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X112Y47        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.426    12.201    
                         clock uncertainty           -0.035    12.166    
    SLICE_X112Y47        FDPE (Recov_fdpe_C_PRE)     -0.534    11.632    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         11.632    
                         arrival time                          -6.590    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.419ns (44.043%)  route 0.532ns (55.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 11.772 - 6.730 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.879     5.495    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y46        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDPE (Prop_fdpe_C_Q)         0.419     5.914 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.532     6.447    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X108Y46        FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.697    11.772    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X108Y46        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.386    12.158    
                         clock uncertainty           -0.035    12.123    
    SLICE_X108Y46        FDPE (Recov_fdpe_C_PRE)     -0.536    11.587    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                          -6.447    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.419ns (45.670%)  route 0.498ns (54.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 11.787 - 6.730 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.905     5.521    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y140        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y140        FDPE (Prop_fdpe_C_Q)         0.419     5.940 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.498     6.439    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X57Y139        FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        1.712    11.787    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X57Y139        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.440    12.226    
                         clock uncertainty           -0.035    12.191    
    SLICE_X57Y139        FDPE (Recov_fdpe_C_PRE)     -0.534    11.657    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.657    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                  5.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.586%)  route 0.195ns (60.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.640     1.750    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y46        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDPE (Prop_fdpe_C_Q)         0.128     1.878 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.195     2.073    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X108Y46        FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.910     2.407    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X108Y46        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.620     1.787    
    SLICE_X108Y46        FDPE (Remov_fdpe_C_PRE)     -0.125     1.662    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.943%)  route 0.192ns (60.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.660     1.770    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y140        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y140        FDPE (Prop_fdpe_C_Q)         0.128     1.898 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.192     2.091    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X57Y139        FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.933     2.430    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X57Y139        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.645     1.785    
    SLICE_X57Y139        FDPE (Remov_fdpe_C_PRE)     -0.149     1.636    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.786%)  route 0.220ns (63.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.640     1.750    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y46        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDPE (Prop_fdpe_C_Q)         0.128     1.878 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.220     2.098    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X112Y47        FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.912     2.409    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X112Y47        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.642     1.767    
    SLICE_X112Y47        FDPE (Remov_fdpe_C_PRE)     -0.124     1.643    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.128ns (32.229%)  route 0.269ns (67.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.660     1.770    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y140        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y140        FDPE (Prop_fdpe_C_Q)         0.128     1.898 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.269     2.168    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X55Y142        FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.932     2.429    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y142        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.625     1.804    
    SLICE_X55Y142        FDPE (Remov_fdpe_C_PRE)     -0.148     1.656    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.549%)  route 0.309ns (62.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.641     1.751    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y47        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.141     1.892 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.139     2.031    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X112Y47        LUT2 (Prop_lut2_I1_O)        0.045     2.076 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.170     2.246    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_4
    SLICE_X112Y45        FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.911     2.408    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X112Y45        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.642     1.766    
    SLICE_X112Y45        FDPE (Remov_fdpe_C_PRE)     -0.071     1.695    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.549%)  route 0.309ns (62.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.641     1.751    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y47        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.141     1.892 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.139     2.031    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X112Y47        LUT2 (Prop_lut2_I1_O)        0.045     2.076 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.170     2.246    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_4
    SLICE_X112Y45        FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.911     2.408    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X112Y45        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.642     1.766    
    SLICE_X112Y45        FDPE (Remov_fdpe_C_PRE)     -0.071     1.695    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.209ns (34.172%)  route 0.403ns (65.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.659     1.769    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y142        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y142        FDRE (Prop_fdre_C_Q)         0.164     1.933 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.135     2.069    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X55Y142        LUT2 (Prop_lut2_I1_O)        0.045     2.114 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.268     2.381    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_4
    SLICE_X58Y139        FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.933     2.430    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y139        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.625     1.805    
    SLICE_X58Y139        FDPE (Remov_fdpe_C_PRE)     -0.071     1.734    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.209ns (34.172%)  route 0.403ns (65.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.659     1.769    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y142        FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y142        FDRE (Prop_fdre_C_Q)         0.164     1.933 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.135     2.069    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X55Y142        LUT2 (Prop_lut2_I1_O)        0.045     2.114 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.268     2.381    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_4
    SLICE_X58Y139        FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2380, routed)        0.933     2.430    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y139        FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.625     1.805    
    SLICE_X58Y139        FDPE (Remov_fdpe_C_PRE)     -0.071     1.734    design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.647    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  si570_usrclk_p
  To Clock:  si570_usrclk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.656ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.580ns (22.914%)  route 1.951ns (77.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 11.650 - 6.730 ) 
    Source Clock Delay      (SCD):    5.452ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.830     5.452    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y14          FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDPE (Prop_fdpe_C_Q)         0.456     5.908 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.836     6.744    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X1Y12          LUT2 (Prop_lut2_I0_O)        0.124     6.868 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.116     7.984    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_4
    SLICE_X14Y17         FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.569    11.650    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y17         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.386    12.036    
                         clock uncertainty           -0.035    12.001    
    SLICE_X14Y17         FDPE (Recov_fdpe_C_PRE)     -0.361    11.640    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.640    
                         arrival time                          -7.984    
  -------------------------------------------------------------------
                         slack                                  3.656    

Slack (MET) :             3.656ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.580ns (22.914%)  route 1.951ns (77.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 11.650 - 6.730 ) 
    Source Clock Delay      (SCD):    5.452ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.830     5.452    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y14          FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDPE (Prop_fdpe_C_Q)         0.456     5.908 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.836     6.744    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X1Y12          LUT2 (Prop_lut2_I0_O)        0.124     6.868 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.116     7.984    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_4
    SLICE_X14Y17         FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.569    11.650    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y17         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.386    12.036    
                         clock uncertainty           -0.035    12.001    
    SLICE_X14Y17         FDPE (Recov_fdpe_C_PRE)     -0.361    11.640    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.640    
                         arrival time                          -7.984    
  -------------------------------------------------------------------
                         slack                                  3.656    

Slack (MET) :             3.992ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.580ns (26.377%)  route 1.619ns (73.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 11.651 - 6.730 ) 
    Source Clock Delay      (SCD):    5.452ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.830     5.452    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y14          FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDPE (Prop_fdpe_C_Q)         0.456     5.908 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.836     6.744    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X1Y12          LUT2 (Prop_lut2_I0_O)        0.124     6.868 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.783     7.651    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_4
    SLICE_X9Y16          FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.570    11.651    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y16          FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.386    12.037    
                         clock uncertainty           -0.035    12.002    
    SLICE_X9Y16          FDPE (Recov_fdpe_C_PRE)     -0.359    11.643    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.643    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  3.992    

Slack (MET) :             4.230ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.580ns (28.452%)  route 1.459ns (71.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 11.736 - 6.730 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.835     5.457    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y5           FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.456     5.913 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.816     6.730    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X4Y5           LUT2 (Prop_lut2_I1_O)        0.124     6.854 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.642     7.496    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_4
    SLICE_X6Y6           FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.655    11.736    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y6           FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.386    12.122    
                         clock uncertainty           -0.035    12.087    
    SLICE_X6Y6           FDPE (Recov_fdpe_C_PRE)     -0.361    11.726    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.726    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                  4.230    

Slack (MET) :             4.230ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.580ns (28.452%)  route 1.459ns (71.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 11.736 - 6.730 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.835     5.457    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y5           FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.456     5.913 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.816     6.730    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X4Y5           LUT2 (Prop_lut2_I1_O)        0.124     6.854 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.642     7.496    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_4
    SLICE_X6Y6           FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.655    11.736    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y6           FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.386    12.122    
                         clock uncertainty           -0.035    12.087    
    SLICE_X6Y6           FDPE (Recov_fdpe_C_PRE)     -0.361    11.726    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.726    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                  4.230    

Slack (MET) :             4.230ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.580ns (28.452%)  route 1.459ns (71.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 11.736 - 6.730 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.835     5.457    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y5           FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.456     5.913 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.816     6.730    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X4Y5           LUT2 (Prop_lut2_I1_O)        0.124     6.854 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.642     7.496    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_4
    SLICE_X6Y6           FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.655    11.736    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y6           FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.386    12.122    
                         clock uncertainty           -0.035    12.087    
    SLICE_X6Y6           FDPE (Recov_fdpe_C_PRE)     -0.361    11.726    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.726    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                  4.230    

Slack (MET) :             5.160ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.478ns (48.768%)  route 0.502ns (51.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 11.732 - 6.730 ) 
    Source Clock Delay      (SCD):    5.452ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.830     5.452    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y14          FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.478     5.930 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.502     6.433    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X1Y14          FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.651    11.732    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y14          FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.425    12.157    
                         clock uncertainty           -0.035    12.122    
    SLICE_X1Y14          FDPE (Recov_fdpe_C_PRE)     -0.530    11.592    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         11.592    
                         arrival time                          -6.433    
  -------------------------------------------------------------------
                         slack                                  5.160    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.028%)  route 0.491ns (53.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 11.737 - 6.730 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.835     5.457    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y5           FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDPE (Prop_fdpe_C_Q)         0.419     5.876 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.491     6.368    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X2Y5           FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        1.656    11.737    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y5           FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.425    12.162    
                         clock uncertainty           -0.035    12.127    
    SLICE_X2Y5           FDPE (Recov_fdpe_C_PRE)     -0.536    11.591    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         11.591    
                         arrival time                          -6.368    
  -------------------------------------------------------------------
                         slack                                  5.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.939%)  route 0.163ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.623     1.739    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y5           FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDPE (Prop_fdpe_C_Q)         0.128     1.867 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.163     2.030    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X2Y5           FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.893     2.396    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y5           FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.641     1.755    
    SLICE_X2Y5           FDPE (Remov_fdpe_C_PRE)     -0.125     1.630    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.263%)  route 0.165ns (52.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.619     1.735    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y14          FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.148     1.883 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.165     2.048    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X1Y14          FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.888     2.391    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y14          FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.641     1.750    
    SLICE_X1Y14          FDPE (Remov_fdpe_C_PRE)     -0.148     1.602    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.692%)  route 0.361ns (63.308%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.623     1.739    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y5           FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDPE (Prop_fdpe_C_Q)         0.164     1.903 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.137     2.040    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.045     2.085 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.223     2.308    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_4
    SLICE_X6Y6           FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.892     2.395    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y6           FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.620     1.775    
    SLICE_X6Y6           FDPE (Remov_fdpe_C_PRE)     -0.071     1.704    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.692%)  route 0.361ns (63.308%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.623     1.739    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y5           FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDPE (Prop_fdpe_C_Q)         0.164     1.903 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.137     2.040    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.045     2.085 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.223     2.308    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_4
    SLICE_X6Y6           FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.892     2.395    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y6           FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.620     1.775    
    SLICE_X6Y6           FDPE (Remov_fdpe_C_PRE)     -0.071     1.704    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.692%)  route 0.361ns (63.308%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.623     1.739    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y5           FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDPE (Prop_fdpe_C_Q)         0.164     1.903 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.137     2.040    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.045     2.085 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.223     2.308    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_4
    SLICE_X6Y6           FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.892     2.395    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y6           FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.620     1.775    
    SLICE_X6Y6           FDPE (Remov_fdpe_C_PRE)     -0.071     1.704    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.226ns (33.688%)  route 0.445ns (66.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.620     1.736    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y12          FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.128     1.864 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.086     1.949    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.098     2.047 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.359     2.407    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_4
    SLICE_X9Y16          FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.856     2.359    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y16          FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.620     1.739    
    SLICE_X9Y16          FDPE (Remov_fdpe_C_PRE)     -0.095     1.644    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.226ns (27.895%)  route 0.584ns (72.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.620     1.736    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y12          FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.128     1.864 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.086     1.949    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.098     2.047 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.499     2.546    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_4
    SLICE_X14Y17         FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.855     2.358    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y17         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.620     1.738    
    SLICE_X14Y17         FDPE (Remov_fdpe_C_PRE)     -0.071     1.667    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.226ns (27.895%)  route 0.584ns (72.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.620     1.736    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y12          FDRE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.128     1.864 r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.086     1.949    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.098     2.047 f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.499     2.546    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_4
    SLICE_X14Y17         FDPE                                         f  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2401, routed)        0.855     2.358    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y17         FDPE                                         r  design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.620     1.738    
    SLICE_X14Y17         FDPE (Remov_fdpe_C_PRE)     -0.071     1.667    design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.879    





