Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Jul  7 16:31:57 2019
| Host         : travis-job-a591d416-1e61-453e-9fa9-279d10a0a433 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a50t-fgg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.075       -0.245                      8                15002        0.028        0.000                      0                14998        0.264        0.000                       0                  5051  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_clocks_rx           {0.000 4.000}        8.000           125.000         
eth_rx_clk              {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx     {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx90   {2.000 6.000}        8.000           125.000         
  ethphy_pll_fb         {0.000 4.000}        8.000           125.000         
eth_tx_clk              {0.000 4.000}        8.000           125.000         
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     1  
  netsoc_pll_clk200           2.714        0.000                      0                   13        0.162        0.000                      0                   13        0.264        0.000                       0                    11  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                             5.845        0.000                       0                     1  
eth_rx_clk                    1.230        0.000                      0                  428        0.121        0.000                      0                  428        2.000        0.000                       0                   152  
  ethphy_pll_clk_tx                                                                                                                                                       5.845        0.000                       0                     2  
  ethphy_pll_clk_tx90                                                                                                                                                     5.845        0.000                       0                     3  
  ethphy_pll_fb                                                                                                                                                           6.751        0.000                       0                     2  
eth_tx_clk                    0.556        0.000                      0                  226        0.121        0.000                      0                  226        3.500        0.000                       0                   102  
sys_clk                      -0.075       -0.245                      8                14331        0.028        0.000                      0                14331        3.750        0.000                       0                  4692  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                   netsoc_pll_clk200        3.646        0.000                      0                    1                                                                        
                   eth_rx_clk               2.436        0.000                      0                    1                                                                        
                   eth_tx_clk               2.330        0.000                      0                    1                                                                        
                   sys_clk                  2.361        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.773ns (36.105%)  route 1.368ns (63.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 10.879 - 5.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.641     6.229    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDSE (Prop_fdse_C_Q)         0.478     6.707 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.856     7.563    netsoc_reset_counter[1]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.295     7.858 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.512     8.370    netsoc_ic_reset_i_1_n_0
    SLICE_X63Y49         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.523    10.879    clk200_clk
    SLICE_X63Y49         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism              0.325    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X63Y49         FDRE (Setup_fdre_C_D)       -0.067    11.084    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.084    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  2.714    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.642ns (34.470%)  route 1.221ns (65.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 10.879 - 5.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.641     6.229    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDSE (Prop_fdse_C_Q)         0.518     6.747 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.841     7.589    netsoc_reset_counter[0]
    SLICE_X64Y49         LUT4 (Prop_lut4_I1_O)        0.124     7.713 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.092    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.523    10.879    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.350    11.229    
                         clock uncertainty           -0.053    11.176    
    SLICE_X64Y49         FDSE (Setup_fdse_C_CE)      -0.169    11.007    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.642ns (34.470%)  route 1.221ns (65.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 10.879 - 5.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.641     6.229    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDSE (Prop_fdse_C_Q)         0.518     6.747 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.841     7.589    netsoc_reset_counter[0]
    SLICE_X64Y49         LUT4 (Prop_lut4_I1_O)        0.124     7.713 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.092    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.523    10.879    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.350    11.229    
                         clock uncertainty           -0.053    11.176    
    SLICE_X64Y49         FDSE (Setup_fdse_C_CE)      -0.169    11.007    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.642ns (34.470%)  route 1.221ns (65.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 10.879 - 5.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.641     6.229    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDSE (Prop_fdse_C_Q)         0.518     6.747 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.841     7.589    netsoc_reset_counter[0]
    SLICE_X64Y49         LUT4 (Prop_lut4_I1_O)        0.124     7.713 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.092    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.523    10.879    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.350    11.229    
                         clock uncertainty           -0.053    11.176    
    SLICE_X64Y49         FDSE (Setup_fdse_C_CE)      -0.169    11.007    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.642ns (34.470%)  route 1.221ns (65.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 10.879 - 5.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.641     6.229    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDSE (Prop_fdse_C_Q)         0.518     6.747 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.841     7.589    netsoc_reset_counter[0]
    SLICE_X64Y49         LUT4 (Prop_lut4_I1_O)        0.124     7.713 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.092    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.523    10.879    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.350    11.229    
                         clock uncertainty           -0.053    11.176    
    SLICE_X64Y49         FDSE (Setup_fdse_C_CE)      -0.169    11.007    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.478ns (41.156%)  route 0.683ns (58.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 10.879 - 5.000 ) 
    Source Clock Delay      (SCD):    6.213ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.625     6.213    clk200_clk
    SLICE_X64Y52         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDPE (Prop_fdpe_C_Q)         0.478     6.691 r  FDPE_3/Q
                         net (fo=5, routed)           0.683     7.374    clk200_rst
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.523    10.879    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.232    11.111    
                         clock uncertainty           -0.053    11.058    
    SLICE_X64Y49         FDSE (Setup_fdse_C_S)       -0.695    10.363    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.363    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.478ns (41.156%)  route 0.683ns (58.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 10.879 - 5.000 ) 
    Source Clock Delay      (SCD):    6.213ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.625     6.213    clk200_clk
    SLICE_X64Y52         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDPE (Prop_fdpe_C_Q)         0.478     6.691 r  FDPE_3/Q
                         net (fo=5, routed)           0.683     7.374    clk200_rst
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.523    10.879    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.232    11.111    
                         clock uncertainty           -0.053    11.058    
    SLICE_X64Y49         FDSE (Setup_fdse_C_S)       -0.695    10.363    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.363    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.478ns (41.156%)  route 0.683ns (58.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 10.879 - 5.000 ) 
    Source Clock Delay      (SCD):    6.213ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.625     6.213    clk200_clk
    SLICE_X64Y52         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDPE (Prop_fdpe_C_Q)         0.478     6.691 r  FDPE_3/Q
                         net (fo=5, routed)           0.683     7.374    clk200_rst
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.523    10.879    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.232    11.111    
                         clock uncertainty           -0.053    11.058    
    SLICE_X64Y49         FDSE (Setup_fdse_C_S)       -0.695    10.363    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.363    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.478ns (41.156%)  route 0.683ns (58.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 10.879 - 5.000 ) 
    Source Clock Delay      (SCD):    6.213ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.625     6.213    clk200_clk
    SLICE_X64Y52         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDPE (Prop_fdpe_C_Q)         0.478     6.691 r  FDPE_3/Q
                         net (fo=5, routed)           0.683     7.374    clk200_rst
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.523    10.879    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.232    11.111    
                         clock uncertainty           -0.053    11.058    
    SLICE_X64Y49         FDSE (Setup_fdse_C_S)       -0.695    10.363    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.363    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.807ns (53.433%)  route 0.703ns (46.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 10.879 - 5.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.641     6.229    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDSE (Prop_fdse_C_Q)         0.478     6.707 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.703     7.410    netsoc_reset_counter[3]
    SLICE_X64Y49         LUT4 (Prop_lut4_I3_O)        0.329     7.739 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     7.739    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.523    10.879    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.350    11.229    
                         clock uncertainty           -0.053    11.176    
    SLICE_X64Y49         FDSE (Setup_fdse_C_D)        0.118    11.294    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.294    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  3.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.148ns (37.522%)  route 0.246ns (62.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.592     1.872    clk200_clk
    SLICE_X64Y52         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDPE (Prop_fdpe_C_Q)         0.148     2.020 r  FDPE_3/Q
                         net (fo=5, routed)           0.246     2.266    clk200_rst
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.869     2.428    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.280     2.149    
    SLICE_X64Y49         FDSE (Hold_fdse_C_S)        -0.044     2.105    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.148ns (37.522%)  route 0.246ns (62.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.592     1.872    clk200_clk
    SLICE_X64Y52         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDPE (Prop_fdpe_C_Q)         0.148     2.020 r  FDPE_3/Q
                         net (fo=5, routed)           0.246     2.266    clk200_rst
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.869     2.428    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.280     2.149    
    SLICE_X64Y49         FDSE (Hold_fdse_C_S)        -0.044     2.105    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.148ns (37.522%)  route 0.246ns (62.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.592     1.872    clk200_clk
    SLICE_X64Y52         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDPE (Prop_fdpe_C_Q)         0.148     2.020 r  FDPE_3/Q
                         net (fo=5, routed)           0.246     2.266    clk200_rst
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.869     2.428    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.280     2.149    
    SLICE_X64Y49         FDSE (Hold_fdse_C_S)        -0.044     2.105    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.148ns (37.522%)  route 0.246ns (62.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.592     1.872    clk200_clk
    SLICE_X64Y52         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDPE (Prop_fdpe_C_Q)         0.148     2.020 r  FDPE_3/Q
                         net (fo=5, routed)           0.246     2.266    clk200_rst
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.869     2.428    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.280     2.149    
    SLICE_X64Y49         FDSE (Hold_fdse_C_S)        -0.044     2.105    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.598     1.878    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDSE (Prop_fdse_C_Q)         0.164     2.042 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.186     2.228    netsoc_reset_counter[0]
    SLICE_X64Y49         LUT2 (Prop_lut2_I0_O)        0.043     2.271 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.271    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.869     2.428    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.551     1.878    
    SLICE_X64Y49         FDSE (Hold_fdse_C_D)         0.131     2.009    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.598     1.878    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDSE (Prop_fdse_C_Q)         0.164     2.042 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.186     2.228    netsoc_reset_counter[0]
    SLICE_X64Y49         LUT4 (Prop_lut4_I1_O)        0.043     2.271 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.271    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.869     2.428    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.551     1.878    
    SLICE_X64Y49         FDSE (Hold_fdse_C_D)         0.131     2.009    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.598     1.878    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDSE (Prop_fdse_C_Q)         0.164     2.042 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.186     2.228    netsoc_reset_counter[0]
    SLICE_X64Y49         LUT3 (Prop_lut3_I1_O)        0.045     2.273 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.273    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.869     2.428    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.551     1.878    
    SLICE_X64Y49         FDSE (Hold_fdse_C_D)         0.121     1.999    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.598     1.878    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDSE (Prop_fdse_C_Q)         0.164     2.042 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.186     2.228    netsoc_reset_counter[0]
    SLICE_X64Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.273 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.273    netsoc_reset_counter0[0]
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.869     2.428    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.551     1.878    
    SLICE_X64Y49         FDSE (Hold_fdse_C_D)         0.120     1.998    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.246ns (36.658%)  route 0.425ns (63.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.592     1.872    clk200_clk
    SLICE_X64Y52         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDPE (Prop_fdpe_C_Q)         0.148     2.020 r  FDPE_3/Q
                         net (fo=5, routed)           0.265     2.285    clk200_rst
    SLICE_X64Y49         LUT6 (Prop_lut6_I5_O)        0.098     2.383 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.160     2.543    netsoc_ic_reset_i_1_n_0
    SLICE_X63Y49         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.869     2.428    clk200_clk
    SLICE_X63Y49         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.280     2.149    
    SLICE_X63Y49         FDRE (Hold_fdre_C_D)         0.070     2.219    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.247ns (51.849%)  route 0.229ns (48.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.598     1.878    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDSE (Prop_fdse_C_Q)         0.148     2.026 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.113     2.139    netsoc_reset_counter[3]
    SLICE_X64Y49         LUT4 (Prop_lut4_I3_O)        0.099     2.238 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.354    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.869     2.428    clk200_clk
    SLICE_X64Y49         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.551     1.878    
    SLICE_X64Y49         FDSE (Hold_fdse_C_CE)       -0.016     1.862    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.492    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y52     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y52     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y49     netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y49     netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y49     netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y49     netsoc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y49     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y49     netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y49     netsoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y49     netsoc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y49     netsoc_ic_reset_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y52     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y52     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y52     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y52     FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y49     netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y52     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y52     FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y49     netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y49     netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y49     netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y49     netsoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y49     netsoc_ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y52     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y52     FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y49     netsoc_reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y4     ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y4     ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y9     ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y9     ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y29    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y8     OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 1.745ns (26.295%)  route 4.891ns (73.705%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 9.448 - 8.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.569     1.569    eth_rx_clk
    SLICE_X12Y6          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDSE (Prop_fdse_C_Q)         0.478     2.047 r  ethmac_crc32_checker_crc_reg_reg[31]/Q
                         net (fo=12, routed)          0.652     2.699    ethmac_crc32_checker_crc_reg_reg_n_0_[31]
    SLICE_X13Y7          LUT2 (Prop_lut2_I0_O)        0.321     3.020 r  ethmac_crc32_checker_crc_reg[15]_i_3/O
                         net (fo=4, routed)           0.978     3.998    ethmac_crc32_checker_crc_reg[15]_i_3_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.326     4.324 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.602     4.926    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X12Y5          LUT4 (Prop_lut4_I2_O)        0.124     5.050 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.466     5.516    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.124     5.640 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.593     6.233    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.357 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.407     6.764    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.888 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.296     7.184    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.308 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.897     8.206    ethmac_crc32_checker_source_source_payload_error
    SLICE_X28Y0          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.448     9.448    eth_rx_clk
    SLICE_X28Y0          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.080     9.528    
                         clock uncertainty           -0.035     9.493    
    SLICE_X28Y0          FDRE (Setup_fdre_C_D)       -0.058     9.435    ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                          9.435    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.673ns  (logic 1.869ns (28.009%)  route 4.804ns (71.991%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 9.443 - 8.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.569     1.569    eth_rx_clk
    SLICE_X12Y6          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDSE (Prop_fdse_C_Q)         0.478     2.047 r  ethmac_crc32_checker_crc_reg_reg[31]/Q
                         net (fo=12, routed)          0.652     2.699    ethmac_crc32_checker_crc_reg_reg_n_0_[31]
    SLICE_X13Y7          LUT2 (Prop_lut2_I0_O)        0.321     3.020 r  ethmac_crc32_checker_crc_reg[15]_i_3/O
                         net (fo=4, routed)           0.978     3.998    ethmac_crc32_checker_crc_reg[15]_i_3_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.326     4.324 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.602     4.926    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X12Y5          LUT4 (Prop_lut4_I2_O)        0.124     5.050 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.466     5.516    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.124     5.640 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.593     6.233    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.357 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.407     6.764    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.888 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.296     7.184    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.308 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.810     8.118    ethmac_crc32_checker_source_source_payload_error
    SLICE_X28Y12         LUT3 (Prop_lut3_I1_O)        0.124     8.242 r  ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     8.242    ethmac_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X28Y12         FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.443     9.443    eth_rx_clk
    SLICE_X28Y12         FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.080     9.523    
                         clock uncertainty           -0.035     9.488    
    SLICE_X28Y12         FDRE (Setup_fdre_C_D)        0.029     9.517    ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                          9.517    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 1.745ns (26.679%)  route 4.796ns (73.321%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 9.451 - 8.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.569     1.569    eth_rx_clk
    SLICE_X12Y6          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDSE (Prop_fdse_C_Q)         0.478     2.047 r  ethmac_crc32_checker_crc_reg_reg[31]/Q
                         net (fo=12, routed)          0.652     2.699    ethmac_crc32_checker_crc_reg_reg_n_0_[31]
    SLICE_X13Y7          LUT2 (Prop_lut2_I0_O)        0.321     3.020 r  ethmac_crc32_checker_crc_reg[15]_i_3/O
                         net (fo=4, routed)           0.978     3.998    ethmac_crc32_checker_crc_reg[15]_i_3_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.326     4.324 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.602     4.926    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X12Y5          LUT4 (Prop_lut4_I2_O)        0.124     5.050 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.466     5.516    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.124     5.640 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.593     6.233    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.357 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.407     6.764    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.888 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.296     7.184    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.308 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.802     8.110    ethmac_crc32_checker_source_source_payload_error
    SLICE_X15Y1          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.451     9.451    eth_rx_clk
    SLICE_X15Y1          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.094     9.545    
                         clock uncertainty           -0.035     9.510    
    SLICE_X15Y1          FDRE (Setup_fdre_C_D)       -0.061     9.449    ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                          9.449    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.504ns  (logic 1.745ns (26.831%)  route 4.759ns (73.169%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 9.450 - 8.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.569     1.569    eth_rx_clk
    SLICE_X12Y6          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDSE (Prop_fdse_C_Q)         0.478     2.047 r  ethmac_crc32_checker_crc_reg_reg[31]/Q
                         net (fo=12, routed)          0.652     2.699    ethmac_crc32_checker_crc_reg_reg_n_0_[31]
    SLICE_X13Y7          LUT2 (Prop_lut2_I0_O)        0.321     3.020 r  ethmac_crc32_checker_crc_reg[15]_i_3/O
                         net (fo=4, routed)           0.978     3.998    ethmac_crc32_checker_crc_reg[15]_i_3_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.326     4.324 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.602     4.926    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X12Y5          LUT4 (Prop_lut4_I2_O)        0.124     5.050 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.466     5.516    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.124     5.640 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.593     6.233    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.357 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.407     6.764    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.888 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.296     7.184    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.308 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.765     8.073    ethmac_crc32_checker_source_source_payload_error
    SLICE_X13Y3          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.450     9.450    eth_rx_clk
    SLICE_X13Y3          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.094     9.544    
                         clock uncertainty           -0.035     9.509    
    SLICE_X13Y3          FDRE (Setup_fdre_C_D)       -0.067     9.442    ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                          9.442    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.463ns  (logic 1.745ns (27.001%)  route 4.718ns (72.999%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 9.450 - 8.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.569     1.569    eth_rx_clk
    SLICE_X12Y6          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDSE (Prop_fdse_C_Q)         0.478     2.047 r  ethmac_crc32_checker_crc_reg_reg[31]/Q
                         net (fo=12, routed)          0.652     2.699    ethmac_crc32_checker_crc_reg_reg_n_0_[31]
    SLICE_X13Y7          LUT2 (Prop_lut2_I0_O)        0.321     3.020 r  ethmac_crc32_checker_crc_reg[15]_i_3/O
                         net (fo=4, routed)           0.978     3.998    ethmac_crc32_checker_crc_reg[15]_i_3_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.326     4.324 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.602     4.926    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X12Y5          LUT4 (Prop_lut4_I2_O)        0.124     5.050 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.466     5.516    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.124     5.640 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.593     6.233    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.357 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.407     6.764    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.888 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.296     7.184    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.308 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.724     8.032    ethmac_crc32_checker_source_source_payload_error
    SLICE_X14Y3          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.450     9.450    eth_rx_clk
    SLICE_X14Y3          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.094     9.544    
                         clock uncertainty           -0.035     9.509    
    SLICE_X14Y3          FDRE (Setup_fdre_C_D)       -0.031     9.478    ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                          9.478    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 1.534ns (25.820%)  route 4.407ns (74.180%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 9.451 - 8.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.565     1.565    eth_rx_clk
    SLICE_X31Y5          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.419     1.984 r  xilinxmultiregimpl7_regs1_reg[2]/Q
                         net (fo=1, routed)           0.851     2.835    xilinxmultiregimpl7_regs1[2]
    SLICE_X31Y5          LUT6 (Prop_lut6_I0_O)        0.296     3.131 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.403     3.534    storage_12_reg_i_11_n_0
    SLICE_X31Y6          LUT5 (Prop_lut5_I0_O)        0.124     3.658 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.424     4.082    storage_12_reg_i_8_n_0
    SLICE_X31Y7          LUT5 (Prop_lut5_I4_O)        0.124     4.206 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.734     4.940    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X28Y10         LUT2 (Prop_lut2_I0_O)        0.120     5.060 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.469     5.530    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I5_O)        0.327     5.857 r  ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           0.509     6.366    p_384_in
    SLICE_X28Y7          LUT3 (Prop_lut3_I2_O)        0.124     6.490 r  ethmac_rx_converter_converter_source_payload_data[39]_i_1/O
                         net (fo=10, routed)          1.017     7.507    ethmac_rx_converter_converter_source_payload_data[39]_i_1_n_0
    SLICE_X15Y2          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.451     9.451    eth_rx_clk
    SLICE_X15Y2          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[32]/C
                         clock pessimism              0.080     9.531    
                         clock uncertainty           -0.035     9.496    
    SLICE_X15Y2          FDRE (Setup_fdre_C_CE)      -0.205     9.291    ethmac_rx_converter_converter_source_payload_data_reg[32]
  -------------------------------------------------------------------
                         required time                          9.291    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.835ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 1.534ns (26.047%)  route 4.355ns (73.953%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 9.450 - 8.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.565     1.565    eth_rx_clk
    SLICE_X31Y5          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.419     1.984 r  xilinxmultiregimpl7_regs1_reg[2]/Q
                         net (fo=1, routed)           0.851     2.835    xilinxmultiregimpl7_regs1[2]
    SLICE_X31Y5          LUT6 (Prop_lut6_I0_O)        0.296     3.131 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.403     3.534    storage_12_reg_i_11_n_0
    SLICE_X31Y6          LUT5 (Prop_lut5_I0_O)        0.124     3.658 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.424     4.082    storage_12_reg_i_8_n_0
    SLICE_X31Y7          LUT5 (Prop_lut5_I4_O)        0.124     4.206 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.734     4.940    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X28Y10         LUT2 (Prop_lut2_I0_O)        0.120     5.060 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.474     5.534    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.327     5.861 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.655     6.517    ethmac_crc32_checker_sink_sink_ready
    SLICE_X15Y11         LUT3 (Prop_lut3_I0_O)        0.124     6.641 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.814     7.455    ethmac_crc32_checker_crc_ce
    SLICE_X13Y5          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.450     9.450    eth_rx_clk
    SLICE_X13Y5          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[11]/C
                         clock pessimism              0.080     9.530    
                         clock uncertainty           -0.035     9.495    
    SLICE_X13Y5          FDSE (Setup_fdse_C_CE)      -0.205     9.290    ethmac_crc32_checker_crc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.290    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.835ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 1.534ns (26.047%)  route 4.355ns (73.953%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 9.450 - 8.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.565     1.565    eth_rx_clk
    SLICE_X31Y5          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.419     1.984 r  xilinxmultiregimpl7_regs1_reg[2]/Q
                         net (fo=1, routed)           0.851     2.835    xilinxmultiregimpl7_regs1[2]
    SLICE_X31Y5          LUT6 (Prop_lut6_I0_O)        0.296     3.131 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.403     3.534    storage_12_reg_i_11_n_0
    SLICE_X31Y6          LUT5 (Prop_lut5_I0_O)        0.124     3.658 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.424     4.082    storage_12_reg_i_8_n_0
    SLICE_X31Y7          LUT5 (Prop_lut5_I4_O)        0.124     4.206 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.734     4.940    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X28Y10         LUT2 (Prop_lut2_I0_O)        0.120     5.060 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.474     5.534    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.327     5.861 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.655     6.517    ethmac_crc32_checker_sink_sink_ready
    SLICE_X15Y11         LUT3 (Prop_lut3_I0_O)        0.124     6.641 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.814     7.455    ethmac_crc32_checker_crc_ce
    SLICE_X13Y5          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.450     9.450    eth_rx_clk
    SLICE_X13Y5          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[8]/C
                         clock pessimism              0.080     9.530    
                         clock uncertainty           -0.035     9.495    
    SLICE_X13Y5          FDSE (Setup_fdse_C_CE)      -0.205     9.290    ethmac_crc32_checker_crc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          9.290    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 1.534ns (26.095%)  route 4.344ns (73.905%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 9.451 - 8.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.565     1.565    eth_rx_clk
    SLICE_X31Y5          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.419     1.984 r  xilinxmultiregimpl7_regs1_reg[2]/Q
                         net (fo=1, routed)           0.851     2.835    xilinxmultiregimpl7_regs1[2]
    SLICE_X31Y5          LUT6 (Prop_lut6_I0_O)        0.296     3.131 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.403     3.534    storage_12_reg_i_11_n_0
    SLICE_X31Y6          LUT5 (Prop_lut5_I0_O)        0.124     3.658 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.424     4.082    storage_12_reg_i_8_n_0
    SLICE_X31Y7          LUT5 (Prop_lut5_I4_O)        0.124     4.206 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.734     4.940    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X28Y10         LUT2 (Prop_lut2_I0_O)        0.120     5.060 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.474     5.534    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.327     5.861 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.655     6.517    ethmac_crc32_checker_sink_sink_ready
    SLICE_X15Y11         LUT3 (Prop_lut3_I0_O)        0.124     6.641 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.803     7.444    ethmac_crc32_checker_crc_ce
    SLICE_X11Y6          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.451     9.451    eth_rx_clk
    SLICE_X11Y6          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[15]/C
                         clock pessimism              0.080     9.531    
                         clock uncertainty           -0.035     9.496    
    SLICE_X11Y6          FDSE (Setup_fdse_C_CE)      -0.205     9.291    ethmac_crc32_checker_crc_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          9.291    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 1.534ns (26.095%)  route 4.344ns (73.905%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 9.451 - 8.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.565     1.565    eth_rx_clk
    SLICE_X31Y5          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.419     1.984 r  xilinxmultiregimpl7_regs1_reg[2]/Q
                         net (fo=1, routed)           0.851     2.835    xilinxmultiregimpl7_regs1[2]
    SLICE_X31Y5          LUT6 (Prop_lut6_I0_O)        0.296     3.131 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.403     3.534    storage_12_reg_i_11_n_0
    SLICE_X31Y6          LUT5 (Prop_lut5_I0_O)        0.124     3.658 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.424     4.082    storage_12_reg_i_8_n_0
    SLICE_X31Y7          LUT5 (Prop_lut5_I4_O)        0.124     4.206 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.734     4.940    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X28Y10         LUT2 (Prop_lut2_I0_O)        0.120     5.060 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.474     5.534    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.327     5.861 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.655     6.517    ethmac_crc32_checker_sink_sink_ready
    SLICE_X15Y11         LUT3 (Prop_lut3_I0_O)        0.124     6.641 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.803     7.444    ethmac_crc32_checker_crc_ce
    SLICE_X11Y6          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.451     9.451    eth_rx_clk
    SLICE_X11Y6          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[6]/C
                         clock pessimism              0.080     9.531    
                         clock uncertainty           -0.035     9.496    
    SLICE_X11Y6          FDSE (Setup_fdse_C_CE)      -0.205     9.291    ethmac_crc32_checker_crc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.291    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  1.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.563     0.563    eth_rx_clk
    SLICE_X31Y5          FDRE                                         r  xilinxmultiregimpl7_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  xilinxmultiregimpl7_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.759    xilinxmultiregimpl7_regs0[3]
    SLICE_X31Y5          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.832     0.832    eth_rx_clk
    SLICE_X31Y5          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[3]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X31Y5          FDRE (Hold_fdre_C_D)         0.076     0.639    xilinxmultiregimpl7_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.563     0.563    eth_rx_clk
    SLICE_X31Y6          FDRE                                         r  xilinxmultiregimpl7_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  xilinxmultiregimpl7_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.759    xilinxmultiregimpl7_regs0[6]
    SLICE_X31Y6          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.832     0.832    eth_rx_clk
    SLICE_X31Y6          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[6]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X31Y6          FDRE (Hold_fdre_C_D)         0.076     0.639    xilinxmultiregimpl7_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.563     0.563    eth_rx_clk
    SLICE_X31Y6          FDRE                                         r  xilinxmultiregimpl7_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  xilinxmultiregimpl7_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.759    xilinxmultiregimpl7_regs0[0]
    SLICE_X31Y6          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.832     0.832    eth_rx_clk
    SLICE_X31Y6          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X31Y6          FDRE (Hold_fdre_C_D)         0.075     0.638    xilinxmultiregimpl7_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.563     0.563    eth_rx_clk
    SLICE_X31Y5          FDRE                                         r  xilinxmultiregimpl7_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  xilinxmultiregimpl7_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.759    xilinxmultiregimpl7_regs0[1]
    SLICE_X31Y5          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.832     0.832    eth_rx_clk
    SLICE_X31Y5          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[1]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X31Y5          FDRE (Hold_fdre_C_D)         0.075     0.638    xilinxmultiregimpl7_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.562     0.562    eth_rx_clk
    SLICE_X31Y7          FDRE                                         r  xilinxmultiregimpl7_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  xilinxmultiregimpl7_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.758    xilinxmultiregimpl7_regs0[5]
    SLICE_X31Y7          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.831     0.831    eth_rx_clk
    SLICE_X31Y7          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[5]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X31Y7          FDRE (Hold_fdre_C_D)         0.075     0.637    xilinxmultiregimpl7_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.563     0.563    eth_rx_clk
    SLICE_X31Y5          FDRE                                         r  xilinxmultiregimpl7_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  xilinxmultiregimpl7_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.759    xilinxmultiregimpl7_regs0[2]
    SLICE_X31Y5          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.832     0.832    eth_rx_clk
    SLICE_X31Y5          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X31Y5          FDRE (Hold_fdre_C_D)         0.071     0.634    xilinxmultiregimpl7_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.563     0.563    eth_rx_clk
    SLICE_X31Y6          FDRE                                         r  xilinxmultiregimpl7_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  xilinxmultiregimpl7_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.759    xilinxmultiregimpl7_regs0[4]
    SLICE_X31Y6          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.832     0.832    eth_rx_clk
    SLICE_X31Y6          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[4]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X31Y6          FDRE (Hold_fdre_C_D)         0.071     0.634    xilinxmultiregimpl7_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.876%)  route 0.365ns (72.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.563     0.563    eth_rx_clk
    SLICE_X29Y3          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ethmac_rx_converter_converter_source_payload_data_reg[23]/Q
                         net (fo=1, routed)           0.365     1.068    ethmac_rx_converter_converter_source_payload_data[23]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_12_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.879     0.879    eth_rx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.645    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[19])
                                                      0.296     0.941    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.872%)  route 0.365ns (72.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.564     0.564    eth_rx_clk
    SLICE_X28Y2          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ethmac_rx_converter_converter_source_payload_data_reg[5]/Q
                         net (fo=1, routed)           0.365     1.069    ethmac_rx_converter_converter_source_payload_data[5]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_12_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.879     0.879    eth_rx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.645    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[5])
                                                      0.296     0.941    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.776%)  route 0.367ns (72.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.564     0.564    eth_rx_clk
    SLICE_X28Y0          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ethmac_rx_converter_converter_source_payload_data_reg[9]/Q
                         net (fo=1, routed)           0.367     1.071    ethmac_rx_converter_converter_source_payload_data[9]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_12_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.879     0.879    eth_rx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.645    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     0.941    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y0     storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y23    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y15    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y25    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y17    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y27    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X12Y15    FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X12Y15    FDPE_9/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X13Y6     ethmac_crc32_checker_crc_reg_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y7     storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y7     storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y7     storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y7     storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y7     storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y7     storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y7     storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y7     storage_10_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y7     storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y7     storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y7     storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y7     storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y7     storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y7     storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y7     storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y7     storage_10_reg_0_7_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx
  To Clock:  ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx90
  To Clock:  ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y28    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_fb
  To Clock:  ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.144ns  (logic 2.417ns (33.833%)  route 4.727ns (66.167%))
  Logic Levels:           9  (LUT3=4 LUT4=2 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 9.514 - 8.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.565     1.565    eth_tx_clk
    SLICE_X8Y12          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.478     2.043 r  xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.555     2.598    xilinxmultiregimpl4_regs1[2]
    SLICE_X11Y12         LUT4 (Prop_lut4_I1_O)        0.301     2.899 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.538     3.437    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.124     3.561 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.418     3.979    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.124     4.103 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.445     4.547    ethmac_padding_inserter_source_valid
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.150     4.697 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.445     5.143    ethmac_crc32_inserter_source_valid
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.320     5.463 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.336     5.799    ethmac_preamble_inserter_sink_ready
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.326     6.125 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.578     6.703    ethmac_tx_converter_converter_mux0
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.116     6.819 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.242     7.061    ethmac_tx_converter_converter_mux__0
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.328     7.389 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.585     7.974    storage_11_reg_i_46_n_0
    SLICE_X7Y11          LUT3 (Prop_lut3_I0_O)        0.150     8.124 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.586     8.709    ethmac_tx_cdc_rdport_adr[6]
    SLICE_X7Y11          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.514     9.514    eth_tx_clk
    SLICE_X7Y11          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.080     9.594    
                         clock uncertainty           -0.069     9.525    
    SLICE_X7Y11          FDRE (Setup_fdre_C_D)       -0.260     9.265    ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 2.391ns (35.101%)  route 4.421ns (64.899%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 9.488 - 8.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.565     1.565    eth_tx_clk
    SLICE_X8Y12          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.478     2.043 r  xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.555     2.598    xilinxmultiregimpl4_regs1[2]
    SLICE_X11Y12         LUT4 (Prop_lut4_I1_O)        0.301     2.899 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.538     3.437    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.124     3.561 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.418     3.979    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.124     4.103 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.445     4.547    ethmac_padding_inserter_source_valid
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.150     4.697 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.445     5.143    ethmac_crc32_inserter_source_valid
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.320     5.463 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.336     5.799    ethmac_preamble_inserter_sink_ready
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.326     6.125 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.578     6.703    ethmac_tx_converter_converter_mux0
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.116     6.819 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.242     7.061    ethmac_tx_converter_converter_mux__0
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.328     7.389 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.173     7.562    storage_11_reg_i_46_n_0
    SLICE_X6Y12          LUT2 (Prop_lut2_I0_O)        0.124     7.686 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.692     8.377    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.488     9.488    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.094     9.582    
                         clock uncertainty           -0.069     9.513    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     8.947    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -8.377    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 2.267ns (33.352%)  route 4.530ns (66.648%))
  Logic Levels:           8  (LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 9.488 - 8.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.565     1.565    eth_tx_clk
    SLICE_X8Y12          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.478     2.043 r  xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.555     2.598    xilinxmultiregimpl4_regs1[2]
    SLICE_X11Y12         LUT4 (Prop_lut4_I1_O)        0.301     2.899 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.538     3.437    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.124     3.561 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.418     3.979    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.124     4.103 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.445     4.547    ethmac_padding_inserter_source_valid
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.150     4.697 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.445     5.143    ethmac_crc32_inserter_source_valid
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.320     5.463 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.336     5.799    ethmac_preamble_inserter_sink_ready
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.326     6.125 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.578     6.703    ethmac_tx_converter_converter_mux0
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.116     6.819 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.380     7.199    ethmac_tx_converter_converter_mux__0
    SLICE_X7Y10          LUT3 (Prop_lut3_I1_O)        0.328     7.527 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.836     8.363    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.488     9.488    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.094     9.582    
                         clock uncertainty           -0.069     9.513    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.947    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.716ns  (logic 2.267ns (33.755%)  route 4.449ns (66.245%))
  Logic Levels:           8  (LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 9.488 - 8.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.565     1.565    eth_tx_clk
    SLICE_X8Y12          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.478     2.043 r  xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.555     2.598    xilinxmultiregimpl4_regs1[2]
    SLICE_X11Y12         LUT4 (Prop_lut4_I1_O)        0.301     2.899 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.538     3.437    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.124     3.561 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.418     3.979    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.124     4.103 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.445     4.547    ethmac_padding_inserter_source_valid
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.150     4.697 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.445     5.143    ethmac_crc32_inserter_source_valid
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.320     5.463 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.336     5.799    ethmac_preamble_inserter_sink_ready
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.326     6.125 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.578     6.703    ethmac_tx_converter_converter_mux0
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.116     6.819 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.383     7.202    ethmac_tx_converter_converter_mux__0
    SLICE_X7Y10          LUT4 (Prop_lut4_I0_O)        0.328     7.530 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.751     8.281    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.488     9.488    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.094     9.582    
                         clock uncertainty           -0.069     9.513    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.947    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 2.267ns (33.949%)  route 4.411ns (66.051%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 9.488 - 8.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.565     1.565    eth_tx_clk
    SLICE_X8Y12          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.478     2.043 r  xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.555     2.598    xilinxmultiregimpl4_regs1[2]
    SLICE_X11Y12         LUT4 (Prop_lut4_I1_O)        0.301     2.899 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.538     3.437    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.124     3.561 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.418     3.979    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.124     4.103 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.445     4.547    ethmac_padding_inserter_source_valid
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.150     4.697 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.445     5.143    ethmac_crc32_inserter_source_valid
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.320     5.463 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.336     5.799    ethmac_preamble_inserter_sink_ready
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.326     6.125 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.578     6.703    ethmac_tx_converter_converter_mux0
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.116     6.819 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.546     7.365    ethmac_tx_converter_converter_mux__0
    SLICE_X6Y12          LUT6 (Prop_lut6_I1_O)        0.328     7.693 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.550     8.243    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.488     9.488    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.094     9.582    
                         clock uncertainty           -0.069     9.513    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     8.947    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.654ns  (logic 2.267ns (34.072%)  route 4.387ns (65.928%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=2 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 9.488 - 8.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.565     1.565    eth_tx_clk
    SLICE_X8Y12          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.478     2.043 r  xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.555     2.598    xilinxmultiregimpl4_regs1[2]
    SLICE_X11Y12         LUT4 (Prop_lut4_I1_O)        0.301     2.899 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.538     3.437    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.124     3.561 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.418     3.979    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.124     4.103 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.445     4.547    ethmac_padding_inserter_source_valid
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.150     4.697 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.445     5.143    ethmac_crc32_inserter_source_valid
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.320     5.463 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.336     5.799    ethmac_preamble_inserter_sink_ready
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.326     6.125 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.578     6.703    ethmac_tx_converter_converter_mux0
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.116     6.819 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.479     7.298    ethmac_tx_converter_converter_mux__0
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.328     7.626 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.593     8.219    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.488     9.488    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.094     9.582    
                         clock uncertainty           -0.069     9.513    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     8.947    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 2.267ns (34.116%)  route 4.378ns (65.884%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 9.488 - 8.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.565     1.565    eth_tx_clk
    SLICE_X8Y12          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.478     2.043 r  xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.555     2.598    xilinxmultiregimpl4_regs1[2]
    SLICE_X11Y12         LUT4 (Prop_lut4_I1_O)        0.301     2.899 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.538     3.437    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.124     3.561 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.418     3.979    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.124     4.103 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.445     4.547    ethmac_padding_inserter_source_valid
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.150     4.697 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.445     5.143    ethmac_crc32_inserter_source_valid
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.320     5.463 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.336     5.799    ethmac_preamble_inserter_sink_ready
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.326     6.125 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.578     6.703    ethmac_tx_converter_converter_mux0
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.116     6.819 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.468     7.287    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y12          LUT5 (Prop_lut5_I2_O)        0.328     7.615 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.596     8.210    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.488     9.488    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.094     9.582    
                         clock uncertainty           -0.069     9.513    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     8.947    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.955ns  (logic 2.417ns (34.753%)  route 4.538ns (65.247%))
  Logic Levels:           9  (LUT3=4 LUT4=2 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 9.514 - 8.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.565     1.565    eth_tx_clk
    SLICE_X8Y12          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.478     2.043 r  xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.555     2.598    xilinxmultiregimpl4_regs1[2]
    SLICE_X11Y12         LUT4 (Prop_lut4_I1_O)        0.301     2.899 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.538     3.437    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.124     3.561 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.418     3.979    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.124     4.103 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.445     4.547    ethmac_padding_inserter_source_valid
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.150     4.697 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.445     5.143    ethmac_crc32_inserter_source_valid
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.320     5.463 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.336     5.799    ethmac_preamble_inserter_sink_ready
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.326     6.125 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.578     6.703    ethmac_tx_converter_converter_mux0
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.116     6.819 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.242     7.061    ethmac_tx_converter_converter_mux__0
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.328     7.389 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.585     7.974    storage_11_reg_i_46_n_0
    SLICE_X7Y11          LUT3 (Prop_lut3_I0_O)        0.150     8.124 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.397     8.520    ethmac_tx_cdc_rdport_adr[6]
    SLICE_X7Y11          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.514     9.514    eth_tx_clk
    SLICE_X7Y11          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism              0.080     9.594    
                         clock uncertainty           -0.069     9.525    
    SLICE_X7Y11          FDRE (Setup_fdre_C_D)       -0.264     9.261    ethmac_tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.052ns  (logic 2.391ns (33.907%)  route 4.661ns (66.093%))
  Logic Levels:           9  (LUT3=4 LUT4=2 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 9.514 - 8.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.565     1.565    eth_tx_clk
    SLICE_X8Y12          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.478     2.043 r  xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.555     2.598    xilinxmultiregimpl4_regs1[2]
    SLICE_X11Y12         LUT4 (Prop_lut4_I1_O)        0.301     2.899 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.538     3.437    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.124     3.561 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.418     3.979    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.124     4.103 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.445     4.547    ethmac_padding_inserter_source_valid
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.150     4.697 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.445     5.143    ethmac_crc32_inserter_source_valid
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.320     5.463 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.336     5.799    ethmac_preamble_inserter_sink_ready
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.326     6.125 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.578     6.703    ethmac_tx_converter_converter_mux0
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.116     6.819 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.242     7.061    ethmac_tx_converter_converter_mux__0
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.328     7.389 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.585     7.974    storage_11_reg_i_46_n_0
    SLICE_X7Y11          LUT3 (Prop_lut3_I2_O)        0.124     8.098 r  ethmac_tx_cdc_graycounter1_q[5]_i_1/O
                         net (fo=1, routed)           0.519     8.617    ethmac_tx_cdc_graycounter1_q_next[5]
    SLICE_X7Y11          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.514     9.514    eth_tx_clk
    SLICE_X7Y11          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
                         clock pessimism              0.080     9.594    
                         clock uncertainty           -0.069     9.525    
    SLICE_X7Y11          FDRE (Setup_fdre_C_D)       -0.061     9.464    ethmac_tx_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                          9.464    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 2.388ns (34.681%)  route 4.498ns (65.319%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 9.446 - 8.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.632     1.632    eth_tx_clk
    SLICE_X7Y11          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.456     2.088 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           0.945     3.034    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X5Y12          LUT6 (Prop_lut6_I1_O)        0.124     3.158 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.263     3.421    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I5_O)        0.124     3.545 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.418     3.962    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.124     4.086 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.445     4.531    ethmac_padding_inserter_source_valid
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.150     4.681 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.445     5.126    ethmac_crc32_inserter_source_valid
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.320     5.446 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.336     5.782    ethmac_preamble_inserter_sink_ready
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.326     6.108 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.578     6.686    ethmac_tx_converter_converter_mux0
    SLICE_X6Y12          LUT3 (Prop_lut3_I2_O)        0.116     6.802 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.726     7.528    ethmac_tx_converter_converter_mux__0
    SLICE_X8Y12          LUT5 (Prop_lut5_I3_O)        0.320     7.848 r  ethmac_tx_cdc_graycounter1_q[4]_i_2/O
                         net (fo=1, routed)           0.341     8.190    ethmac_tx_cdc_graycounter1_q[4]_i_2_n_0
    SLICE_X9Y12          LUT3 (Prop_lut3_I2_O)        0.328     8.518 r  ethmac_tx_cdc_graycounter1_q[4]_i_1/O
                         net (fo=1, routed)           0.000     8.518    ethmac_tx_cdc_graycounter1_q_next[4]
    SLICE_X9Y12          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.446     9.446    eth_tx_clk
    SLICE_X9Y12          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[4]/C
                         clock pessimism              0.080     9.526    
                         clock uncertainty           -0.069     9.457    
    SLICE_X9Y12          FDRE (Setup_fdre_C_D)        0.031     9.488    ethmac_tx_cdc_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                          -8.518    
  -------------------------------------------------------------------
                         slack                                  0.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.590     0.590    eth_tx_clk
    SLICE_X7Y12          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.786    xilinxmultiregimpl4_regs0[6]
    SLICE_X7Y12          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.860     0.860    eth_tx_clk
    SLICE_X7Y12          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.270     0.590    
    SLICE_X7Y12          FDRE (Hold_fdre_C_D)         0.076     0.666    xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.590     0.590    eth_tx_clk
    SLICE_X7Y12          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.786    xilinxmultiregimpl4_regs0[0]
    SLICE_X7Y12          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.860     0.860    eth_tx_clk
    SLICE_X7Y12          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.270     0.590    
    SLICE_X7Y12          FDRE (Hold_fdre_C_D)         0.075     0.665    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.590     0.590    eth_tx_clk
    SLICE_X5Y12          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.786    xilinxmultiregimpl4_regs0[3]
    SLICE_X5Y12          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.860     0.860    eth_tx_clk
    SLICE_X5Y12          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.270     0.590    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.075     0.665    xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.590     0.590    eth_tx_clk
    SLICE_X5Y12          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.786    xilinxmultiregimpl4_regs0[4]
    SLICE_X5Y12          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.860     0.860    eth_tx_clk
    SLICE_X5Y12          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.270     0.590    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.071     0.661    xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.590     0.590    eth_tx_clk
    SLICE_X7Y12          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.786    xilinxmultiregimpl4_regs0[5]
    SLICE_X7Y12          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.860     0.860    eth_tx_clk
    SLICE_X7Y12          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.270     0.590    
    SLICE_X7Y12          FDRE (Hold_fdre_C_D)         0.071     0.661    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.564     0.564    eth_tx_clk
    SLICE_X10Y10         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.783    xilinxmultiregimpl4_regs0[1]
    SLICE_X10Y10         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.834     0.834    eth_tx_clk
    SLICE_X10Y10         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X10Y10         FDRE (Hold_fdre_C_D)         0.060     0.624    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ethmac_preamble_inserter_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_preamble_inserter_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.112%)  route 0.109ns (36.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.591     0.591    eth_tx_clk
    SLICE_X0Y14          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  ethmac_preamble_inserter_cnt_reg[0]/Q
                         net (fo=5, routed)           0.109     0.840    ethmac_preamble_inserter_cnt[0]
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.045     0.885 r  ethmac_preamble_inserter_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.885    ethmac_preamble_inserter_cnt[1]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.861     0.861    eth_tx_clk
    SLICE_X1Y14          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/C
                         clock pessimism             -0.257     0.604    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.091     0.695    ethmac_preamble_inserter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.488%)  route 0.143ns (43.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.591     0.591    eth_tx_clk
    SLICE_X1Y13          FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  ethmac_tx_gap_inserter_counter_reg[2]/Q
                         net (fo=3, routed)           0.143     0.875    ethmac_tx_gap_inserter_counter_reg__0[2]
    SLICE_X2Y13          LUT6 (Prop_lut6_I1_O)        0.045     0.920 r  liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.920    liteethmacgap_state_i_1_n_0
    SLICE_X2Y13          FDRE                                         r  liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.861     0.861    eth_tx_clk
    SLICE_X2Y13          FDRE                                         r  liteethmacgap_state_reg/C
                         clock pessimism             -0.255     0.606    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.120     0.726    liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.246ns (77.477%)  route 0.072ns (22.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.590     0.590    eth_tx_clk
    SLICE_X2Y16          FDSE                                         r  ethmac_crc32_inserter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDSE (Prop_fdse_C_Q)         0.148     0.738 r  ethmac_crc32_inserter_reg_reg[9]/Q
                         net (fo=2, routed)           0.072     0.809    p_24_in
    SLICE_X2Y16          LUT3 (Prop_lut3_I2_O)        0.098     0.907 r  ethmac_crc32_inserter_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     0.907    ethmac_crc32_inserter_next_reg[17]
    SLICE_X2Y16          FDSE                                         r  ethmac_crc32_inserter_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.859     0.859    eth_tx_clk
    SLICE_X2Y16          FDSE                                         r  ethmac_crc32_inserter_reg_reg[17]/C
                         clock pessimism             -0.269     0.590    
    SLICE_X2Y16          FDSE (Hold_fdse_C_D)         0.121     0.711    ethmac_crc32_inserter_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ethmac_preamble_inserter_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_preamble_inserter_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.591     0.591    eth_tx_clk
    SLICE_X1Y14          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  ethmac_preamble_inserter_cnt_reg[1]/Q
                         net (fo=5, routed)           0.132     0.864    ethmac_preamble_inserter_cnt[1]
    SLICE_X0Y14          LUT6 (Prop_lut6_I3_O)        0.045     0.909 r  ethmac_preamble_inserter_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.909    ethmac_preamble_inserter_cnt[0]_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.861     0.861    eth_tx_clk
    SLICE_X0Y14          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[0]/C
                         clock pessimism             -0.257     0.604    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.091     0.695    ethmac_preamble_inserter_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y2   storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y37  ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y22  ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y13  ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y18  ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y14  ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X11Y15  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X11Y15  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X4Y14   ethmac_crc32_inserter_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X4Y14   ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X11Y15  FDPE_6/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X11Y15  FDPE_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y14   ethmac_crc32_inserter_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y14   ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X5Y16   ethmac_crc32_inserter_reg_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y16   ethmac_crc32_inserter_reg_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y16   ethmac_crc32_inserter_reg_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X1Y16   ethmac_crc32_inserter_reg_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y16   ethmac_crc32_inserter_reg_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y16   ethmac_crc32_inserter_reg_reg[16]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y16   ethmac_crc32_inserter_reg_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y16   ethmac_crc32_inserter_reg_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X1Y16   ethmac_crc32_inserter_reg_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y16   ethmac_crc32_inserter_reg_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y15   ethmac_crc32_inserter_reg_reg[14]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X5Y15   ethmac_crc32_inserter_reg_reg[15]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y16   ethmac_crc32_inserter_reg_reg[17]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y16   ethmac_crc32_inserter_reg_reg[20]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y15   ethmac_crc32_inserter_reg_reg[22]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y15   ethmac_crc32_inserter_reg_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            8  Failing Endpoints,  Worst Slack       -0.075ns,  Total Violation       -0.245ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine3_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.790ns  (logic 3.473ns (35.473%)  route 6.317ns (64.526%))
  Logic Levels:           14  (CARRY4=2 LUT2=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        1.571     1.571    sys_clk
    SLICE_X53Y9          FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.456     2.027 r  netsoc_netsoc_sdram_bankmachine3_row_reg[5]/Q
                         net (fo=1, routed)           0.971     2.999    netsoc_netsoc_sdram_bankmachine3_row_reg_n_0_[5]
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.123 r  bankmachine3_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.123    bankmachine3_state[1]_i_8_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.673 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.673    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.944 r  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.740     4.684    netsoc_netsoc_sdram_bankmachine3_row_hit
    SLICE_X52Y8          LUT2 (Prop_lut2_I1_O)        0.373     5.057 f  bankmachine3_state[3]_i_13/O
                         net (fo=2, routed)           0.315     5.372    bankmachine3_state[3]_i_13_n_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.496 r  netsoc_netsoc_sdram_dfi_p3_we_n_i_4/O
                         net (fo=3, routed)           0.448     5.944    netsoc_netsoc_sdram_dfi_p3_we_n_i_4_n_0
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     6.068 r  netsoc_netsoc_sdram_dfi_p3_we_n_i_2/O
                         net (fo=5, routed)           0.464     6.532    netsoc_netsoc_sdram_dfi_p3_we_n_i_2_n_0
    SLICE_X52Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.656 r  netsoc_netsoc_sdram_dfi_p1_we_n_i_5/O
                         net (fo=1, routed)           0.999     7.655    netsoc_netsoc_sdram_dfi_p1_we_n_i_5_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.779 r  netsoc_netsoc_sdram_dfi_p1_we_n_i_3/O
                         net (fo=1, routed)           0.000     7.779    netsoc_netsoc_sdram_dfi_p1_we_n_i_3_n_0
    SLICE_X53Y5          MUXF7 (Prop_muxf7_I0_O)      0.212     7.991 r  netsoc_netsoc_sdram_dfi_p1_we_n_reg_i_2/O
                         net (fo=3, routed)           0.502     8.493    netsoc_netsoc_sdram_dfi_p1_we_n_reg_i_2_n_0
    SLICE_X53Y3          LUT2 (Prop_lut2_I1_O)        0.299     8.792 r  netsoc_netsoc_sdram_trrdcon_count_i_2/O
                         net (fo=5, routed)           0.176     8.968    netsoc_netsoc_sdram_trrdcon_count_i_2_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.092 f  netsoc_netsoc_sdram_choose_cmd_grant[2]_i_16/O
                         net (fo=8, routed)           0.524     9.616    netsoc_netsoc_sdram_choose_cmd_grant[2]_i_16_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I0_O)        0.116     9.732 r  bankmachine3_state[3]_i_11/O
                         net (fo=1, routed)           0.308    10.040    bankmachine3_state[3]_i_11_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I1_O)        0.328    10.368 f  bankmachine3_state[3]_i_8/O
                         net (fo=1, routed)           0.289    10.657    bankmachine3_state[3]_i_8_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.781 r  bankmachine3_state[3]_i_1/O
                         net (fo=4, routed)           0.581    11.362    bankmachine3_next_state
    SLICE_X53Y6          FDRE                                         r  bankmachine3_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4693, routed)        1.455    11.455    sys_clk
    SLICE_X53Y6          FDRE                                         r  bankmachine3_state_reg[2]/C
                         clock pessimism              0.093    11.548    
                         clock uncertainty           -0.057    11.492    
    SLICE_X53Y6          FDRE (Setup_fdre_C_CE)      -0.205    11.287    bankmachine3_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.287    
                         arrival time                         -11.362    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine3_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.790ns  (logic 3.473ns (35.473%)  route 6.317ns (64.526%))
  Logic Levels:           14  (CARRY4=2 LUT2=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        1.571     1.571    sys_clk
    SLICE_X53Y9          FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.456     2.027 r  netsoc_netsoc_sdram_bankmachine3_row_reg[5]/Q
                         net (fo=1, routed)           0.971     2.999    netsoc_netsoc_sdram_bankmachine3_row_reg_n_0_[5]
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.123 r  bankmachine3_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.123    bankmachine3_state[1]_i_8_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.673 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.673    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.944 r  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.740     4.684    netsoc_netsoc_sdram_bankmachine3_row_hit
    SLICE_X52Y8          LUT2 (Prop_lut2_I1_O)        0.373     5.057 f  bankmachine3_state[3]_i_13/O
                         net (fo=2, routed)           0.315     5.372    bankmachine3_state[3]_i_13_n_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.496 r  netsoc_netsoc_sdram_dfi_p3_we_n_i_4/O
                         net (fo=3, routed)           0.448     5.944    netsoc_netsoc_sdram_dfi_p3_we_n_i_4_n_0
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     6.068 r  netsoc_netsoc_sdram_dfi_p3_we_n_i_2/O
                         net (fo=5, routed)           0.464     6.532    netsoc_netsoc_sdram_dfi_p3_we_n_i_2_n_0
    SLICE_X52Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.656 r  netsoc_netsoc_sdram_dfi_p1_we_n_i_5/O
                         net (fo=1, routed)           0.999     7.655    netsoc_netsoc_sdram_dfi_p1_we_n_i_5_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.779 r  netsoc_netsoc_sdram_dfi_p1_we_n_i_3/O
                         net (fo=1, routed)           0.000     7.779    netsoc_netsoc_sdram_dfi_p1_we_n_i_3_n_0
    SLICE_X53Y5          MUXF7 (Prop_muxf7_I0_O)      0.212     7.991 r  netsoc_netsoc_sdram_dfi_p1_we_n_reg_i_2/O
                         net (fo=3, routed)           0.502     8.493    netsoc_netsoc_sdram_dfi_p1_we_n_reg_i_2_n_0
    SLICE_X53Y3          LUT2 (Prop_lut2_I1_O)        0.299     8.792 r  netsoc_netsoc_sdram_trrdcon_count_i_2/O
                         net (fo=5, routed)           0.176     8.968    netsoc_netsoc_sdram_trrdcon_count_i_2_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.092 f  netsoc_netsoc_sdram_choose_cmd_grant[2]_i_16/O
                         net (fo=8, routed)           0.524     9.616    netsoc_netsoc_sdram_choose_cmd_grant[2]_i_16_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I0_O)        0.116     9.732 r  bankmachine3_state[3]_i_11/O
                         net (fo=1, routed)           0.308    10.040    bankmachine3_state[3]_i_11_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I1_O)        0.328    10.368 f  bankmachine3_state[3]_i_8/O
                         net (fo=1, routed)           0.289    10.657    bankmachine3_state[3]_i_8_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.781 r  bankmachine3_state[3]_i_1/O
                         net (fo=4, routed)           0.581    11.362    bankmachine3_next_state
    SLICE_X53Y6          FDRE                                         r  bankmachine3_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4693, routed)        1.455    11.455    sys_clk
    SLICE_X53Y6          FDRE                                         r  bankmachine3_state_reg[3]/C
                         clock pessimism              0.093    11.548    
                         clock uncertainty           -0.057    11.492    
    SLICE_X53Y6          FDRE (Setup_fdre_C_CE)      -0.205    11.287    bankmachine3_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.287    
                         arrival time                         -11.362    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.041ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.976ns  (logic 2.607ns (26.133%)  route 7.369ns (73.867%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT5=1 LUT6=6 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        1.569     1.569    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/clk100
    SLICE_X48Y38         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456     2.025 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/Q
                         net (fo=61, routed)          0.832     2.858    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_sr_reg[5]
    SLICE_X49Y37         LUT2 (Prop_lut2_I1_O)        0.124     2.982 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_1_i_6/O
                         net (fo=7, routed)           0.832     3.814    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/store_buffer_wadr[11]
    SLICE_X47Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.938 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/i__carry_i_1/O
                         net (fo=1, routed)           0.000     3.938    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[13][0]
    SLICE_X47Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.339 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.339    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.453 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.453    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.724 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.570     5.293    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/dbus_adr_reg[28][0]
    SLICE_X45Y37         LUT5 (Prop_lut5_I3_O)        0.373     5.666 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_6/O
                         net (fo=1, routed)           0.574     6.240    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_6_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.364 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_4/O
                         net (fo=3, routed)           0.324     6.688    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_reg
    SLICE_X44Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.812 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_i_4/O
                         net (fo=5, routed)           0.197     7.010    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_valid_o
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.134 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/refill_valid_r[3]_i_2__0/O
                         net (fo=9, routed)           1.328     8.462    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/refill_valid_r_reg[3]
    SLICE_X46Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.586 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_0_63_0_2_i_9_comp_1/O
                         net (fo=82, routed)          1.555    10.141    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_3_5/ADDRB1
    SLICE_X56Y40         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.265 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_3_5/RAMB/O
                         net (fo=1, routed)           1.156    11.421    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_3_5_n_1
    SLICE_X53Y36         LUT6 (Prop_lut6_I5_O)        0.124    11.545 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    11.545    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata0[4]
    SLICE_X53Y36         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4693, routed)        1.450    11.450    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/clk100
    SLICE_X53Y36         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[4]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X53Y36         FDRE (Setup_fdre_C_D)        0.032    11.505    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         11.505    
                         arrival time                         -11.545    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (VIOLATED) :        -0.029ns  (required time - arrival time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine3_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.743ns  (logic 3.473ns (35.645%)  route 6.270ns (64.355%))
  Logic Levels:           14  (CARRY4=2 LUT2=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 11.454 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        1.571     1.571    sys_clk
    SLICE_X53Y9          FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.456     2.027 r  netsoc_netsoc_sdram_bankmachine3_row_reg[5]/Q
                         net (fo=1, routed)           0.971     2.999    netsoc_netsoc_sdram_bankmachine3_row_reg_n_0_[5]
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.123 r  bankmachine3_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.123    bankmachine3_state[1]_i_8_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.673 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.673    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.944 r  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.740     4.684    netsoc_netsoc_sdram_bankmachine3_row_hit
    SLICE_X52Y8          LUT2 (Prop_lut2_I1_O)        0.373     5.057 f  bankmachine3_state[3]_i_13/O
                         net (fo=2, routed)           0.315     5.372    bankmachine3_state[3]_i_13_n_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.496 r  netsoc_netsoc_sdram_dfi_p3_we_n_i_4/O
                         net (fo=3, routed)           0.448     5.944    netsoc_netsoc_sdram_dfi_p3_we_n_i_4_n_0
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     6.068 r  netsoc_netsoc_sdram_dfi_p3_we_n_i_2/O
                         net (fo=5, routed)           0.464     6.532    netsoc_netsoc_sdram_dfi_p3_we_n_i_2_n_0
    SLICE_X52Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.656 r  netsoc_netsoc_sdram_dfi_p1_we_n_i_5/O
                         net (fo=1, routed)           0.999     7.655    netsoc_netsoc_sdram_dfi_p1_we_n_i_5_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.779 r  netsoc_netsoc_sdram_dfi_p1_we_n_i_3/O
                         net (fo=1, routed)           0.000     7.779    netsoc_netsoc_sdram_dfi_p1_we_n_i_3_n_0
    SLICE_X53Y5          MUXF7 (Prop_muxf7_I0_O)      0.212     7.991 r  netsoc_netsoc_sdram_dfi_p1_we_n_reg_i_2/O
                         net (fo=3, routed)           0.502     8.493    netsoc_netsoc_sdram_dfi_p1_we_n_reg_i_2_n_0
    SLICE_X53Y3          LUT2 (Prop_lut2_I1_O)        0.299     8.792 r  netsoc_netsoc_sdram_trrdcon_count_i_2/O
                         net (fo=5, routed)           0.176     8.968    netsoc_netsoc_sdram_trrdcon_count_i_2_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.092 f  netsoc_netsoc_sdram_choose_cmd_grant[2]_i_16/O
                         net (fo=8, routed)           0.524     9.616    netsoc_netsoc_sdram_choose_cmd_grant[2]_i_16_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I0_O)        0.116     9.732 r  bankmachine3_state[3]_i_11/O
                         net (fo=1, routed)           0.308    10.040    bankmachine3_state[3]_i_11_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I1_O)        0.328    10.368 f  bankmachine3_state[3]_i_8/O
                         net (fo=1, routed)           0.289    10.657    bankmachine3_state[3]_i_8_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.781 r  bankmachine3_state[3]_i_1/O
                         net (fo=4, routed)           0.534    11.315    bankmachine3_next_state
    SLICE_X53Y8          FDRE                                         r  bankmachine3_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4693, routed)        1.454    11.454    sys_clk
    SLICE_X53Y8          FDRE                                         r  bankmachine3_state_reg[0]/C
                         clock pessimism              0.093    11.547    
                         clock uncertainty           -0.057    11.491    
    SLICE_X53Y8          FDRE (Setup_fdre_C_CE)      -0.205    11.286    bankmachine3_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.286    
                         arrival time                         -11.315    
  -------------------------------------------------------------------
                         slack                                 -0.029    

Slack (VIOLATED) :        -0.006ns  (required time - arrival time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine7_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 3.277ns (33.588%)  route 6.480ns (66.412%))
  Logic Levels:           14  (CARRY4=2 LUT2=4 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 11.454 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        1.571     1.571    sys_clk
    SLICE_X53Y9          FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.456     2.027 r  netsoc_netsoc_sdram_bankmachine3_row_reg[5]/Q
                         net (fo=1, routed)           0.971     2.999    netsoc_netsoc_sdram_bankmachine3_row_reg_n_0_[5]
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.123 r  bankmachine3_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.123    bankmachine3_state[1]_i_8_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.673 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.673    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.944 r  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.740     4.684    netsoc_netsoc_sdram_bankmachine3_row_hit
    SLICE_X52Y8          LUT2 (Prop_lut2_I1_O)        0.373     5.057 f  bankmachine3_state[3]_i_13/O
                         net (fo=2, routed)           0.315     5.372    bankmachine3_state[3]_i_13_n_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.496 r  netsoc_netsoc_sdram_dfi_p3_we_n_i_4/O
                         net (fo=3, routed)           0.448     5.944    netsoc_netsoc_sdram_dfi_p3_we_n_i_4_n_0
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     6.068 r  netsoc_netsoc_sdram_dfi_p3_we_n_i_2/O
                         net (fo=5, routed)           0.464     6.532    netsoc_netsoc_sdram_dfi_p3_we_n_i_2_n_0
    SLICE_X52Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.656 r  netsoc_netsoc_sdram_dfi_p1_we_n_i_5/O
                         net (fo=1, routed)           0.999     7.655    netsoc_netsoc_sdram_dfi_p1_we_n_i_5_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.779 r  netsoc_netsoc_sdram_dfi_p1_we_n_i_3/O
                         net (fo=1, routed)           0.000     7.779    netsoc_netsoc_sdram_dfi_p1_we_n_i_3_n_0
    SLICE_X53Y5          MUXF7 (Prop_muxf7_I0_O)      0.212     7.991 r  netsoc_netsoc_sdram_dfi_p1_we_n_reg_i_2/O
                         net (fo=3, routed)           0.502     8.493    netsoc_netsoc_sdram_dfi_p1_we_n_reg_i_2_n_0
    SLICE_X53Y3          LUT2 (Prop_lut2_I1_O)        0.299     8.792 r  netsoc_netsoc_sdram_trrdcon_count_i_2/O
                         net (fo=5, routed)           0.176     8.968    netsoc_netsoc_sdram_trrdcon_count_i_2_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.092 f  netsoc_netsoc_sdram_choose_cmd_grant[2]_i_16/O
                         net (fo=8, routed)           0.202     9.294    netsoc_netsoc_sdram_choose_cmd_grant[2]_i_16_n_0
    SLICE_X53Y3          LUT2 (Prop_lut2_I1_O)        0.124     9.418 f  netsoc_netsoc_sdram_trrdcon_count_i_3/O
                         net (fo=38, routed)          0.782    10.200    netsoc_netsoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X50Y6          LUT6 (Prop_lut6_I4_O)        0.124    10.324 f  bankmachine7_state[3]_i_6/O
                         net (fo=1, routed)           0.501    10.825    bankmachine7_state[3]_i_6_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I4_O)        0.124    10.949 r  bankmachine7_state[3]_i_1/O
                         net (fo=4, routed)           0.379    11.328    bankmachine7_next_state
    SLICE_X50Y7          FDRE                                         r  bankmachine7_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4693, routed)        1.454    11.454    sys_clk
    SLICE_X50Y7          FDRE                                         r  bankmachine7_state_reg[0]/C
                         clock pessimism              0.093    11.547    
                         clock uncertainty           -0.057    11.491    
    SLICE_X50Y7          FDRE (Setup_fdre_C_CE)      -0.169    11.322    bankmachine7_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                 -0.006    

Slack (VIOLATED) :        -0.006ns  (required time - arrival time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine7_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 3.277ns (33.588%)  route 6.480ns (66.412%))
  Logic Levels:           14  (CARRY4=2 LUT2=4 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 11.454 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        1.571     1.571    sys_clk
    SLICE_X53Y9          FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.456     2.027 r  netsoc_netsoc_sdram_bankmachine3_row_reg[5]/Q
                         net (fo=1, routed)           0.971     2.999    netsoc_netsoc_sdram_bankmachine3_row_reg_n_0_[5]
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.123 r  bankmachine3_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.123    bankmachine3_state[1]_i_8_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.673 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.673    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.944 r  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.740     4.684    netsoc_netsoc_sdram_bankmachine3_row_hit
    SLICE_X52Y8          LUT2 (Prop_lut2_I1_O)        0.373     5.057 f  bankmachine3_state[3]_i_13/O
                         net (fo=2, routed)           0.315     5.372    bankmachine3_state[3]_i_13_n_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.496 r  netsoc_netsoc_sdram_dfi_p3_we_n_i_4/O
                         net (fo=3, routed)           0.448     5.944    netsoc_netsoc_sdram_dfi_p3_we_n_i_4_n_0
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     6.068 r  netsoc_netsoc_sdram_dfi_p3_we_n_i_2/O
                         net (fo=5, routed)           0.464     6.532    netsoc_netsoc_sdram_dfi_p3_we_n_i_2_n_0
    SLICE_X52Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.656 r  netsoc_netsoc_sdram_dfi_p1_we_n_i_5/O
                         net (fo=1, routed)           0.999     7.655    netsoc_netsoc_sdram_dfi_p1_we_n_i_5_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.779 r  netsoc_netsoc_sdram_dfi_p1_we_n_i_3/O
                         net (fo=1, routed)           0.000     7.779    netsoc_netsoc_sdram_dfi_p1_we_n_i_3_n_0
    SLICE_X53Y5          MUXF7 (Prop_muxf7_I0_O)      0.212     7.991 r  netsoc_netsoc_sdram_dfi_p1_we_n_reg_i_2/O
                         net (fo=3, routed)           0.502     8.493    netsoc_netsoc_sdram_dfi_p1_we_n_reg_i_2_n_0
    SLICE_X53Y3          LUT2 (Prop_lut2_I1_O)        0.299     8.792 r  netsoc_netsoc_sdram_trrdcon_count_i_2/O
                         net (fo=5, routed)           0.176     8.968    netsoc_netsoc_sdram_trrdcon_count_i_2_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.092 f  netsoc_netsoc_sdram_choose_cmd_grant[2]_i_16/O
                         net (fo=8, routed)           0.202     9.294    netsoc_netsoc_sdram_choose_cmd_grant[2]_i_16_n_0
    SLICE_X53Y3          LUT2 (Prop_lut2_I1_O)        0.124     9.418 f  netsoc_netsoc_sdram_trrdcon_count_i_3/O
                         net (fo=38, routed)          0.782    10.200    netsoc_netsoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X50Y6          LUT6 (Prop_lut6_I4_O)        0.124    10.324 f  bankmachine7_state[3]_i_6/O
                         net (fo=1, routed)           0.501    10.825    bankmachine7_state[3]_i_6_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I4_O)        0.124    10.949 r  bankmachine7_state[3]_i_1/O
                         net (fo=4, routed)           0.379    11.328    bankmachine7_next_state
    SLICE_X50Y7          FDRE                                         r  bankmachine7_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4693, routed)        1.454    11.454    sys_clk
    SLICE_X50Y7          FDRE                                         r  bankmachine7_state_reg[1]/C
                         clock pessimism              0.093    11.547    
                         clock uncertainty           -0.057    11.491    
    SLICE_X50Y7          FDRE (Setup_fdre_C_CE)      -0.169    11.322    bankmachine7_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                 -0.006    

Slack (VIOLATED) :        -0.006ns  (required time - arrival time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine7_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 3.277ns (33.588%)  route 6.480ns (66.412%))
  Logic Levels:           14  (CARRY4=2 LUT2=4 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 11.454 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        1.571     1.571    sys_clk
    SLICE_X53Y9          FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.456     2.027 r  netsoc_netsoc_sdram_bankmachine3_row_reg[5]/Q
                         net (fo=1, routed)           0.971     2.999    netsoc_netsoc_sdram_bankmachine3_row_reg_n_0_[5]
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.123 r  bankmachine3_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.123    bankmachine3_state[1]_i_8_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.673 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.673    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.944 r  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.740     4.684    netsoc_netsoc_sdram_bankmachine3_row_hit
    SLICE_X52Y8          LUT2 (Prop_lut2_I1_O)        0.373     5.057 f  bankmachine3_state[3]_i_13/O
                         net (fo=2, routed)           0.315     5.372    bankmachine3_state[3]_i_13_n_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.496 r  netsoc_netsoc_sdram_dfi_p3_we_n_i_4/O
                         net (fo=3, routed)           0.448     5.944    netsoc_netsoc_sdram_dfi_p3_we_n_i_4_n_0
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     6.068 r  netsoc_netsoc_sdram_dfi_p3_we_n_i_2/O
                         net (fo=5, routed)           0.464     6.532    netsoc_netsoc_sdram_dfi_p3_we_n_i_2_n_0
    SLICE_X52Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.656 r  netsoc_netsoc_sdram_dfi_p1_we_n_i_5/O
                         net (fo=1, routed)           0.999     7.655    netsoc_netsoc_sdram_dfi_p1_we_n_i_5_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.779 r  netsoc_netsoc_sdram_dfi_p1_we_n_i_3/O
                         net (fo=1, routed)           0.000     7.779    netsoc_netsoc_sdram_dfi_p1_we_n_i_3_n_0
    SLICE_X53Y5          MUXF7 (Prop_muxf7_I0_O)      0.212     7.991 r  netsoc_netsoc_sdram_dfi_p1_we_n_reg_i_2/O
                         net (fo=3, routed)           0.502     8.493    netsoc_netsoc_sdram_dfi_p1_we_n_reg_i_2_n_0
    SLICE_X53Y3          LUT2 (Prop_lut2_I1_O)        0.299     8.792 r  netsoc_netsoc_sdram_trrdcon_count_i_2/O
                         net (fo=5, routed)           0.176     8.968    netsoc_netsoc_sdram_trrdcon_count_i_2_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.092 f  netsoc_netsoc_sdram_choose_cmd_grant[2]_i_16/O
                         net (fo=8, routed)           0.202     9.294    netsoc_netsoc_sdram_choose_cmd_grant[2]_i_16_n_0
    SLICE_X53Y3          LUT2 (Prop_lut2_I1_O)        0.124     9.418 f  netsoc_netsoc_sdram_trrdcon_count_i_3/O
                         net (fo=38, routed)          0.782    10.200    netsoc_netsoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X50Y6          LUT6 (Prop_lut6_I4_O)        0.124    10.324 f  bankmachine7_state[3]_i_6/O
                         net (fo=1, routed)           0.501    10.825    bankmachine7_state[3]_i_6_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I4_O)        0.124    10.949 r  bankmachine7_state[3]_i_1/O
                         net (fo=4, routed)           0.379    11.328    bankmachine7_next_state
    SLICE_X50Y7          FDRE                                         r  bankmachine7_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4693, routed)        1.454    11.454    sys_clk
    SLICE_X50Y7          FDRE                                         r  bankmachine7_state_reg[2]/C
                         clock pessimism              0.093    11.547    
                         clock uncertainty           -0.057    11.491    
    SLICE_X50Y7          FDRE (Setup_fdre_C_CE)      -0.169    11.322    bankmachine7_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                 -0.006    

Slack (VIOLATED) :        -0.006ns  (required time - arrival time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine7_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 3.277ns (33.588%)  route 6.480ns (66.412%))
  Logic Levels:           14  (CARRY4=2 LUT2=4 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 11.454 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        1.571     1.571    sys_clk
    SLICE_X53Y9          FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.456     2.027 r  netsoc_netsoc_sdram_bankmachine3_row_reg[5]/Q
                         net (fo=1, routed)           0.971     2.999    netsoc_netsoc_sdram_bankmachine3_row_reg_n_0_[5]
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.123 r  bankmachine3_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.123    bankmachine3_state[1]_i_8_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.673 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.673    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.944 r  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.740     4.684    netsoc_netsoc_sdram_bankmachine3_row_hit
    SLICE_X52Y8          LUT2 (Prop_lut2_I1_O)        0.373     5.057 f  bankmachine3_state[3]_i_13/O
                         net (fo=2, routed)           0.315     5.372    bankmachine3_state[3]_i_13_n_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.496 r  netsoc_netsoc_sdram_dfi_p3_we_n_i_4/O
                         net (fo=3, routed)           0.448     5.944    netsoc_netsoc_sdram_dfi_p3_we_n_i_4_n_0
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     6.068 r  netsoc_netsoc_sdram_dfi_p3_we_n_i_2/O
                         net (fo=5, routed)           0.464     6.532    netsoc_netsoc_sdram_dfi_p3_we_n_i_2_n_0
    SLICE_X52Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.656 r  netsoc_netsoc_sdram_dfi_p1_we_n_i_5/O
                         net (fo=1, routed)           0.999     7.655    netsoc_netsoc_sdram_dfi_p1_we_n_i_5_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.779 r  netsoc_netsoc_sdram_dfi_p1_we_n_i_3/O
                         net (fo=1, routed)           0.000     7.779    netsoc_netsoc_sdram_dfi_p1_we_n_i_3_n_0
    SLICE_X53Y5          MUXF7 (Prop_muxf7_I0_O)      0.212     7.991 r  netsoc_netsoc_sdram_dfi_p1_we_n_reg_i_2/O
                         net (fo=3, routed)           0.502     8.493    netsoc_netsoc_sdram_dfi_p1_we_n_reg_i_2_n_0
    SLICE_X53Y3          LUT2 (Prop_lut2_I1_O)        0.299     8.792 r  netsoc_netsoc_sdram_trrdcon_count_i_2/O
                         net (fo=5, routed)           0.176     8.968    netsoc_netsoc_sdram_trrdcon_count_i_2_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.092 f  netsoc_netsoc_sdram_choose_cmd_grant[2]_i_16/O
                         net (fo=8, routed)           0.202     9.294    netsoc_netsoc_sdram_choose_cmd_grant[2]_i_16_n_0
    SLICE_X53Y3          LUT2 (Prop_lut2_I1_O)        0.124     9.418 f  netsoc_netsoc_sdram_trrdcon_count_i_3/O
                         net (fo=38, routed)          0.782    10.200    netsoc_netsoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X50Y6          LUT6 (Prop_lut6_I4_O)        0.124    10.324 f  bankmachine7_state[3]_i_6/O
                         net (fo=1, routed)           0.501    10.825    bankmachine7_state[3]_i_6_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I4_O)        0.124    10.949 r  bankmachine7_state[3]_i_1/O
                         net (fo=4, routed)           0.379    11.328    bankmachine7_next_state
    SLICE_X50Y7          FDRE                                         r  bankmachine7_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4693, routed)        1.454    11.454    sys_clk
    SLICE_X50Y7          FDRE                                         r  bankmachine7_state_reg[3]/C
                         clock pessimism              0.093    11.547    
                         clock uncertainty           -0.057    11.491    
    SLICE_X50Y7          FDRE (Setup_fdre_C_CE)      -0.169    11.322    bankmachine7_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                 -0.006    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine1_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.691ns  (logic 3.277ns (33.814%)  route 6.414ns (66.186%))
  Logic Levels:           14  (CARRY4=2 LUT2=4 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        1.571     1.571    sys_clk
    SLICE_X53Y9          FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.456     2.027 r  netsoc_netsoc_sdram_bankmachine3_row_reg[5]/Q
                         net (fo=1, routed)           0.971     2.999    netsoc_netsoc_sdram_bankmachine3_row_reg_n_0_[5]
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.123 r  bankmachine3_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.123    bankmachine3_state[1]_i_8_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.673 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.673    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.944 r  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.740     4.684    netsoc_netsoc_sdram_bankmachine3_row_hit
    SLICE_X52Y8          LUT2 (Prop_lut2_I1_O)        0.373     5.057 f  bankmachine3_state[3]_i_13/O
                         net (fo=2, routed)           0.315     5.372    bankmachine3_state[3]_i_13_n_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.496 r  netsoc_netsoc_sdram_dfi_p3_we_n_i_4/O
                         net (fo=3, routed)           0.448     5.944    netsoc_netsoc_sdram_dfi_p3_we_n_i_4_n_0
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     6.068 r  netsoc_netsoc_sdram_dfi_p3_we_n_i_2/O
                         net (fo=5, routed)           0.464     6.532    netsoc_netsoc_sdram_dfi_p3_we_n_i_2_n_0
    SLICE_X52Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.656 r  netsoc_netsoc_sdram_dfi_p1_we_n_i_5/O
                         net (fo=1, routed)           0.999     7.655    netsoc_netsoc_sdram_dfi_p1_we_n_i_5_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.779 r  netsoc_netsoc_sdram_dfi_p1_we_n_i_3/O
                         net (fo=1, routed)           0.000     7.779    netsoc_netsoc_sdram_dfi_p1_we_n_i_3_n_0
    SLICE_X53Y5          MUXF7 (Prop_muxf7_I0_O)      0.212     7.991 r  netsoc_netsoc_sdram_dfi_p1_we_n_reg_i_2/O
                         net (fo=3, routed)           0.502     8.493    netsoc_netsoc_sdram_dfi_p1_we_n_reg_i_2_n_0
    SLICE_X53Y3          LUT2 (Prop_lut2_I1_O)        0.299     8.792 r  netsoc_netsoc_sdram_trrdcon_count_i_2/O
                         net (fo=5, routed)           0.176     8.968    netsoc_netsoc_sdram_trrdcon_count_i_2_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.092 f  netsoc_netsoc_sdram_choose_cmd_grant[2]_i_16/O
                         net (fo=8, routed)           0.202     9.294    netsoc_netsoc_sdram_choose_cmd_grant[2]_i_16_n_0
    SLICE_X53Y3          LUT2 (Prop_lut2_I1_O)        0.124     9.418 f  netsoc_netsoc_sdram_trrdcon_count_i_3/O
                         net (fo=38, routed)          0.675    10.093    netsoc_netsoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.217 r  bankmachine1_state[3]_i_5/O
                         net (fo=1, routed)           0.427    10.644    bankmachine1_state[3]_i_5_n_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I2_O)        0.124    10.768 r  bankmachine1_state[3]_i_1/O
                         net (fo=4, routed)           0.494    11.263    bankmachine1_next_state
    SLICE_X49Y0          FDRE                                         r  bankmachine1_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4693, routed)        1.455    11.455    sys_clk
    SLICE_X49Y0          FDRE                                         r  bankmachine1_state_reg[0]/C
                         clock pessimism              0.079    11.534    
                         clock uncertainty           -0.057    11.478    
    SLICE_X49Y0          FDRE (Setup_fdre_C_CE)      -0.205    11.273    bankmachine1_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.273    
                         arrival time                         -11.263    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine1_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.691ns  (logic 3.277ns (33.814%)  route 6.414ns (66.186%))
  Logic Levels:           14  (CARRY4=2 LUT2=4 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        1.571     1.571    sys_clk
    SLICE_X53Y9          FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.456     2.027 r  netsoc_netsoc_sdram_bankmachine3_row_reg[5]/Q
                         net (fo=1, routed)           0.971     2.999    netsoc_netsoc_sdram_bankmachine3_row_reg_n_0_[5]
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.123 r  bankmachine3_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.123    bankmachine3_state[1]_i_8_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.673 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.673    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.944 r  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.740     4.684    netsoc_netsoc_sdram_bankmachine3_row_hit
    SLICE_X52Y8          LUT2 (Prop_lut2_I1_O)        0.373     5.057 f  bankmachine3_state[3]_i_13/O
                         net (fo=2, routed)           0.315     5.372    bankmachine3_state[3]_i_13_n_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.496 r  netsoc_netsoc_sdram_dfi_p3_we_n_i_4/O
                         net (fo=3, routed)           0.448     5.944    netsoc_netsoc_sdram_dfi_p3_we_n_i_4_n_0
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     6.068 r  netsoc_netsoc_sdram_dfi_p3_we_n_i_2/O
                         net (fo=5, routed)           0.464     6.532    netsoc_netsoc_sdram_dfi_p3_we_n_i_2_n_0
    SLICE_X52Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.656 r  netsoc_netsoc_sdram_dfi_p1_we_n_i_5/O
                         net (fo=1, routed)           0.999     7.655    netsoc_netsoc_sdram_dfi_p1_we_n_i_5_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.779 r  netsoc_netsoc_sdram_dfi_p1_we_n_i_3/O
                         net (fo=1, routed)           0.000     7.779    netsoc_netsoc_sdram_dfi_p1_we_n_i_3_n_0
    SLICE_X53Y5          MUXF7 (Prop_muxf7_I0_O)      0.212     7.991 r  netsoc_netsoc_sdram_dfi_p1_we_n_reg_i_2/O
                         net (fo=3, routed)           0.502     8.493    netsoc_netsoc_sdram_dfi_p1_we_n_reg_i_2_n_0
    SLICE_X53Y3          LUT2 (Prop_lut2_I1_O)        0.299     8.792 r  netsoc_netsoc_sdram_trrdcon_count_i_2/O
                         net (fo=5, routed)           0.176     8.968    netsoc_netsoc_sdram_trrdcon_count_i_2_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.092 f  netsoc_netsoc_sdram_choose_cmd_grant[2]_i_16/O
                         net (fo=8, routed)           0.202     9.294    netsoc_netsoc_sdram_choose_cmd_grant[2]_i_16_n_0
    SLICE_X53Y3          LUT2 (Prop_lut2_I1_O)        0.124     9.418 f  netsoc_netsoc_sdram_trrdcon_count_i_3/O
                         net (fo=38, routed)          0.675    10.093    netsoc_netsoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.217 r  bankmachine1_state[3]_i_5/O
                         net (fo=1, routed)           0.427    10.644    bankmachine1_state[3]_i_5_n_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I2_O)        0.124    10.768 r  bankmachine1_state[3]_i_1/O
                         net (fo=4, routed)           0.494    11.263    bankmachine1_next_state
    SLICE_X49Y0          FDRE                                         r  bankmachine1_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4693, routed)        1.455    11.455    sys_clk
    SLICE_X49Y0          FDRE                                         r  bankmachine1_state_reg[1]/C
                         clock pessimism              0.079    11.534    
                         clock uncertainty           -0.057    11.478    
    SLICE_X49Y0          FDRE (Setup_fdre_C_CE)      -0.205    11.273    bankmachine1_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.273    
                         arrival time                         -11.263    
  -------------------------------------------------------------------
                         slack                                  0.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 memdat_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_csrbankarray_interface8_bank_bus_dat_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.246ns (59.707%)  route 0.166ns (40.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        0.552     0.552    sys_clk
    SLICE_X34Y26         FDRE                                         r  memdat_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.148     0.700 r  memdat_3_reg[0]/Q
                         net (fo=1, routed)           0.166     0.866    memdat_3[0]
    SLICE_X38Y27         LUT6 (Prop_lut6_I3_O)        0.098     0.964 r  netsoc_csrbankarray_interface8_bank_bus_dat_r[0]_i_1/O
                         net (fo=1, routed)           0.000     0.964    netsoc_csrbankarray_interface8_bank_bus_dat_r[0]
    SLICE_X38Y27         FDRE                                         r  netsoc_csrbankarray_interface8_bank_bus_dat_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        0.821     0.821    sys_clk
    SLICE_X38Y27         FDRE                                         r  netsoc_csrbankarray_interface8_bank_bus_dat_r_reg[0]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X38Y27         FDRE (Hold_fdre_C_D)         0.120     0.936    netsoc_csrbankarray_interface8_bank_bus_dat_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_phy_source_payload_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        0.552     0.552    sys_clk
    SLICE_X35Y26         FDRE                                         r  netsoc_netsoc_uart_phy_source_payload_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  netsoc_netsoc_uart_phy_source_payload_data_reg[0]/Q
                         net (fo=1, routed)           0.056     0.748    storage_1_reg_0_15_0_5/DIA0
    SLICE_X34Y26         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        0.818     0.818    storage_1_reg_0_15_0_5/WCLK
    SLICE_X34Y26         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.253     0.565    
    SLICE_X34Y26         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.712    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        0.551     0.551    sys_clk
    SLICE_X35Y25         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     0.921    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X34Y25         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        0.817     0.817    storage_1_reg_0_15_6_9/WCLK
    SLICE_X34Y25         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.253     0.564    
    SLICE_X34Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.874    storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        0.551     0.551    sys_clk
    SLICE_X35Y25         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     0.921    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X34Y25         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        0.817     0.817    storage_1_reg_0_15_6_9/WCLK
    SLICE_X34Y25         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.253     0.564    
    SLICE_X34Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.874    storage_1_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        0.551     0.551    sys_clk
    SLICE_X35Y25         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     0.921    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X34Y25         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        0.817     0.817    storage_1_reg_0_15_6_9/WCLK
    SLICE_X34Y25         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.253     0.564    
    SLICE_X34Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.874    storage_1_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        0.551     0.551    sys_clk
    SLICE_X35Y25         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     0.921    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X34Y25         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        0.817     0.817    storage_1_reg_0_15_6_9/WCLK
    SLICE_X34Y25         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.253     0.564    
    SLICE_X34Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.874    storage_1_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        0.551     0.551    sys_clk
    SLICE_X35Y25         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     0.921    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X34Y25         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        0.817     0.817    storage_1_reg_0_15_6_9/WCLK
    SLICE_X34Y25         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.253     0.564    
    SLICE_X34Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.874    storage_1_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        0.551     0.551    sys_clk
    SLICE_X35Y25         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     0.921    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X34Y25         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        0.817     0.817    storage_1_reg_0_15_6_9/WCLK
    SLICE_X34Y25         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.253     0.564    
    SLICE_X34Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.874    storage_1_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        0.551     0.551    sys_clk
    SLICE_X35Y25         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     0.921    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X34Y25         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        0.817     0.817    storage_1_reg_0_15_6_9/WCLK
    SLICE_X34Y25         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.253     0.564    
    SLICE_X34Y25         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.874    storage_1_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        0.551     0.551    sys_clk
    SLICE_X35Y25         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     0.921    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X34Y25         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4693, routed)        0.817     0.817    storage_1_reg_0_15_6_9/WCLK
    SLICE_X34Y25         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.253     0.564    
    SLICE_X34Y25         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.874    storage_1_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y22   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y20   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y7   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y7   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y8   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y8   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y12  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y12  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y13  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfb/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y17  storage_13_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y17  storage_13_reg_0_1_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y17  storage_13_reg_0_1_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y17  storage_13_reg_0_1_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y17  storage_13_reg_0_1_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y17  storage_13_reg_0_1_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y17  storage_13_reg_0_1_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y17  storage_13_reg_0_1_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y20  storage_13_reg_0_1_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y20  storage_13_reg_0_1_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  storage_13_reg_0_1_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  storage_13_reg_0_1_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  storage_13_reg_0_1_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  storage_13_reg_0_1_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  storage_13_reg_0_1_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  storage_13_reg_0_1_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  storage_13_reg_0_1_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  storage_13_reg_0_1_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y20  storage_13_reg_0_1_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y20  storage_13_reg_0_1_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.646ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y52         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    H4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     2.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.280 r  BUFG_3/O
                         net (fo=9, routed)           0.592     3.872    clk200_clk
    SLICE_X64Y52         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.872    
                         clock uncertainty           -0.125     3.747    
    SLICE_X64Y52         FDPE (Setup_fdpe_C_D)       -0.035     3.712    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.712    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.646    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.436ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X12Y15         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         0.562     2.562    eth_rx_clk
    SLICE_X12Y15         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.562    
                         clock uncertainty           -0.025     2.537    
    SLICE_X12Y15         FDPE (Setup_fdpe_C_D)       -0.035     2.502    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.502    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.436    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.330ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X11Y15         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, routed)         0.562     2.562    eth_tx_clk
    SLICE_X11Y15         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     2.562    
                         clock uncertainty           -0.161     2.400    
    SLICE_X11Y15         FDPE (Setup_fdpe_C_D)       -0.005     2.395    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.395    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.330    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.361ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.591ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y53         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4693, routed)        0.591     2.591    sys_clk
    SLICE_X64Y53         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.591    
                         clock uncertainty           -0.129     2.461    
    SLICE_X64Y53         FDPE (Setup_fdpe_C_D)       -0.035     2.426    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.426    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.361    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.323 (r) | FAST    |     2.815 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.181 (r) | FAST    |     4.901 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.109 (f) | FAST    |     4.901 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.154 (r) | FAST    |     4.874 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.082 (f) | FAST    |     4.874 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.192 (r) | FAST    |     4.912 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.120 (f) | FAST    |     4.912 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.159 (r) | FAST    |     4.879 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.087 (f) | FAST    |     4.879 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.152 (r) | FAST    |     4.871 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.080 (f) | FAST    |     4.871 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.179 (r) | FAST    |     4.898 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.107 (f) | FAST    |     4.898 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.878 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.878 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.188 (r) | FAST    |     4.907 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.116 (f) | FAST    |     4.907 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.145 (r) | FAST    |     4.857 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.073 (f) | FAST    |     4.857 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.116 (r) | FAST    |     4.833 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.044 (f) | FAST    |     4.833 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.119 (r) | FAST    |     4.833 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.047 (f) | FAST    |     4.833 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.115 (r) | FAST    |     4.833 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.043 (f) | FAST    |     4.833 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.121 (r) | FAST    |     4.834 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.049 (f) | FAST    |     4.834 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.146 (r) | FAST    |     4.859 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.074 (f) | FAST    |     4.859 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.112 (r) | FAST    |     4.831 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.040 (f) | FAST    |     4.831 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.851 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.851 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.804 (r) | SLOW    |     0.409 (r) | FAST    |                   |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.804 (f) | SLOW    |     0.409 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.796 (r) | SLOW    |     0.415 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.796 (f) | SLOW    |     0.415 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.799 (r) | SLOW    |     0.414 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.799 (f) | SLOW    |     0.414 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.786 (r) | SLOW    |     0.425 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.786 (f) | SLOW    |     0.425 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.804 (r) | SLOW    |     0.408 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.804 (f) | SLOW    |     0.408 (f) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     2.371 (r) | SLOW    |    -0.232 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     2.414 (r) | SLOW    |    -0.359 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     1.474 (r) | SLOW    |     0.030 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     3.222 (r) | SLOW    |    -0.413 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.475 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.389 (r) | SLOW    |      2.499 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.384 (r) | SLOW    |      2.490 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.362 (r) | SLOW    |      2.470 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.423 (r) | SLOW    |      2.527 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.390 (r) | SLOW    |      2.502 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.423 (r) | SLOW    |      2.527 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.406 (r) | SLOW    |      2.510 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.432 (r) | SLOW    |      2.537 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.387 (r) | SLOW    |      2.499 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.378 (r) | SLOW    |      2.489 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.424 (r) | SLOW    |      2.529 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.386 (r) | SLOW    |      2.493 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.426 (r) | SLOW    |      2.530 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.381 (r) | SLOW    |      2.492 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.389 (r) | SLOW    |      2.500 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.474 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.415 (r) | SLOW    |      2.519 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.413 (r) | SLOW    |      2.516 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.522 (r) | SLOW    |      2.472 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.531 (r) | SLOW    |      2.481 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.392 (r) | SLOW    |      2.496 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.433 (r) | SLOW    |      2.539 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.306 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.188 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.307 (r) | SLOW    |      2.156 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.305 (r) | SLOW    |      2.184 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.191 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.305 (r) | SLOW    |      2.186 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.155 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.290 (r) | SLOW    |      2.184 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.223 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.293 (r) | SLOW    |      2.213 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.223 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.293 (r) | SLOW    |      2.212 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.290 (r) | SLOW    |      2.183 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.226 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.292 (r) | SLOW    |      2.193 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.425 (r) | SLOW    |      2.529 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.366 (r) | SLOW    |      2.475 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.453 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.410 (r) | SLOW    |      2.513 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.929 (r) | SLOW    |      2.756 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.922 (r) | SLOW    |      2.797 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.930 (r) | SLOW    |      2.760 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.796 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     11.289 (r) | SLOW    |      4.981 (r) | FAST    | ethphy_pll_clk_tx90  |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     11.289 (f) | SLOW    |      4.981 (f) | FAST    | ethphy_pll_clk_tx90  |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.854 (r) | SLOW    |      1.847 (r) | FAST    |                      |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.854 (f) | SLOW    |      1.847 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.837 (r) | SLOW    |      1.836 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.837 (f) | SLOW    |      1.836 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.851 (r) | SLOW    |      1.846 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.851 (f) | SLOW    |      1.846 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.844 (r) | SLOW    |      1.840 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.844 (f) | SLOW    |      1.840 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.847 (r) | SLOW    |      1.841 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.847 (f) | SLOW    |      1.841 (f) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      7.367 (r) | SLOW    |      1.877 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      6.738 (r) | SLOW    |      1.651 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.507 (r) | SLOW    |      1.925 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      7.343 (r) | SLOW    |      1.893 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.878 (r) | SLOW    |      1.708 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      6.554 (r) | SLOW    |      1.565 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      7.203 (r) | SLOW    |      1.840 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.424 (r) | SLOW    |      1.511 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.657 (r) | SLOW    |      1.654 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.423 (r) | SLOW    |      2.015 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      7.258 (r) | SLOW    |      1.925 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      7.563 (r) | SLOW    |      2.070 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      7.106 (r) | SLOW    |      1.858 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.635 (r) | SLOW    |      1.643 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      7.566 (r) | SLOW    |      2.078 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.816 (r) | SLOW    |      1.720 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      6.901 (r) | SLOW    |      1.653 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      7.420 (r) | SLOW    |      1.961 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      6.902 (r) | SLOW    |      1.657 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      7.421 (r) | SLOW    |      1.959 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |      9.142 (r) | SLOW    |      3.028 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDRE           | -     |      9.325 (r) | SLOW    |      2.910 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.148 (r) | SLOW    |      2.737 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |      8.543 (r) | SLOW    |      2.766 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.967 (r) | SLOW    |      3.083 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.796 (r) | SLOW    |      3.208 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.286 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         6.770 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.907 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         7.444 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.965 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.978 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.987 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |        10.075 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.871 ns
Ideal Clock Offset to Actual Clock: 2.976 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.181 (r) | FAST    |   4.901 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.109 (f) | FAST    |   4.901 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.154 (r) | FAST    |   4.874 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.082 (f) | FAST    |   4.874 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.192 (r) | FAST    |   4.912 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.120 (f) | FAST    |   4.912 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.159 (r) | FAST    |   4.879 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.087 (f) | FAST    |   4.879 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.152 (r) | FAST    |   4.871 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.080 (f) | FAST    |   4.871 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.179 (r) | FAST    |   4.898 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.107 (f) | FAST    |   4.898 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.157 (r) | FAST    |   4.878 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.085 (f) | FAST    |   4.878 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.188 (r) | FAST    |   4.907 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.116 (f) | FAST    |   4.907 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.145 (r) | FAST    |   4.857 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.073 (f) | FAST    |   4.857 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.116 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.044 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.119 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.047 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.115 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.043 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.121 (r) | FAST    |   4.834 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.049 (f) | FAST    |   4.834 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.146 (r) | FAST    |   4.859 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.074 (f) | FAST    |   4.859 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.112 (r) | FAST    |   4.831 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.040 (f) | FAST    |   4.831 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.138 (r) | FAST    |   4.851 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.066 (f) | FAST    |   4.851 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.040 (f) | FAST    |   4.912 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 1.229 ns
Ideal Clock Offset to Actual Clock: -0.189 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.796 (r) | SLOW    |  0.415 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.796 (f) | SLOW    |  0.415 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.799 (r) | SLOW    |  0.414 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.799 (f) | SLOW    |  0.414 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.786 (r) | SLOW    |  0.425 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.786 (f) | SLOW    |  0.425 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.804 (r) | SLOW    |  0.408 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.804 (f) | SLOW    |  0.408 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.804 (r) | SLOW    |  0.425 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.070 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.367 (r) | SLOW    |   2.475 (r) | FAST    |    0.005 |
ddram_a[1]         |   8.389 (r) | SLOW    |   2.499 (r) | FAST    |    0.030 |
ddram_a[2]         |   8.384 (r) | SLOW    |   2.490 (r) | FAST    |    0.022 |
ddram_a[3]         |   8.362 (r) | SLOW    |   2.470 (r) | FAST    |    0.000 |
ddram_a[4]         |   8.423 (r) | SLOW    |   2.527 (r) | FAST    |    0.061 |
ddram_a[5]         |   8.390 (r) | SLOW    |   2.502 (r) | FAST    |    0.033 |
ddram_a[6]         |   8.423 (r) | SLOW    |   2.527 (r) | FAST    |    0.061 |
ddram_a[7]         |   8.406 (r) | SLOW    |   2.510 (r) | FAST    |    0.044 |
ddram_a[8]         |   8.432 (r) | SLOW    |   2.537 (r) | FAST    |    0.070 |
ddram_a[9]         |   8.387 (r) | SLOW    |   2.499 (r) | FAST    |    0.030 |
ddram_a[10]        |   8.378 (r) | SLOW    |   2.489 (r) | FAST    |    0.019 |
ddram_a[11]        |   8.424 (r) | SLOW    |   2.529 (r) | FAST    |    0.062 |
ddram_a[12]        |   8.386 (r) | SLOW    |   2.493 (r) | FAST    |    0.024 |
ddram_a[13]        |   8.426 (r) | SLOW    |   2.530 (r) | FAST    |    0.064 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.432 (r) | SLOW    |   2.470 (r) | FAST    |    0.070 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.026 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.381 (r) | SLOW    |   2.492 (r) | FAST    |    0.018 |
ddram_ba[1]        |   8.389 (r) | SLOW    |   2.500 (r) | FAST    |    0.026 |
ddram_ba[2]        |   8.367 (r) | SLOW    |   2.474 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.389 (r) | SLOW    |   2.474 (r) | FAST    |    0.026 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.060 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.433 (r) | SLOW    |   2.539 (r) | FAST    |    0.060 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.433 (r) | SLOW    |   2.479 (r) | FAST    |    0.060 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.071 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.306 (r) | SLOW    |   2.164 (r) | FAST    |    0.016 |
ddram_dq[1]        |   9.304 (r) | SLOW    |   2.188 (r) | FAST    |    0.033 |
ddram_dq[2]        |   9.307 (r) | SLOW    |   2.156 (r) | FAST    |    0.017 |
ddram_dq[3]        |   9.305 (r) | SLOW    |   2.184 (r) | FAST    |    0.029 |
ddram_dq[4]        |   9.304 (r) | SLOW    |   2.191 (r) | FAST    |    0.036 |
ddram_dq[5]        |   9.304 (r) | SLOW    |   2.164 (r) | FAST    |    0.014 |
ddram_dq[6]        |   9.305 (r) | SLOW    |   2.186 (r) | FAST    |    0.031 |
ddram_dq[7]        |   9.304 (r) | SLOW    |   2.155 (r) | FAST    |    0.014 |
ddram_dq[8]        |   9.290 (r) | SLOW    |   2.184 (r) | FAST    |    0.029 |
ddram_dq[9]        |   9.300 (r) | SLOW    |   2.223 (r) | FAST    |    0.068 |
ddram_dq[10]       |   9.293 (r) | SLOW    |   2.213 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.300 (r) | SLOW    |   2.223 (r) | FAST    |    0.068 |
ddram_dq[12]       |   9.293 (r) | SLOW    |   2.212 (r) | FAST    |    0.057 |
ddram_dq[13]       |   9.290 (r) | SLOW    |   2.183 (r) | FAST    |    0.028 |
ddram_dq[14]       |   9.301 (r) | SLOW    |   2.226 (r) | FAST    |    0.071 |
ddram_dq[15]       |   9.292 (r) | SLOW    |   2.193 (r) | FAST    |    0.038 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.307 (r) | SLOW    |   2.155 (r) | FAST    |    0.071 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.142 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.367 (r) | SLOW    |   1.877 (r) | FAST    |    0.943 |
ddram_dq[1]        |   6.738 (r) | SLOW    |   1.651 (r) | FAST    |    0.315 |
ddram_dq[2]        |   7.507 (r) | SLOW    |   1.925 (r) | FAST    |    1.083 |
ddram_dq[3]        |   7.343 (r) | SLOW    |   1.893 (r) | FAST    |    0.919 |
ddram_dq[4]        |   6.878 (r) | SLOW    |   1.708 (r) | FAST    |    0.455 |
ddram_dq[5]        |   6.554 (r) | SLOW    |   1.565 (r) | FAST    |    0.130 |
ddram_dq[6]        |   7.203 (r) | SLOW    |   1.840 (r) | FAST    |    0.779 |
ddram_dq[7]        |   6.424 (r) | SLOW    |   1.511 (r) | FAST    |    0.000 |
ddram_dq[8]        |   6.657 (r) | SLOW    |   1.654 (r) | FAST    |    0.233 |
ddram_dq[9]        |   7.423 (r) | SLOW    |   2.015 (r) | FAST    |    0.999 |
ddram_dq[10]       |   7.258 (r) | SLOW    |   1.925 (r) | FAST    |    0.834 |
ddram_dq[11]       |   7.563 (r) | SLOW    |   2.070 (r) | FAST    |    1.139 |
ddram_dq[12]       |   7.106 (r) | SLOW    |   1.858 (r) | FAST    |    0.682 |
ddram_dq[13]       |   6.635 (r) | SLOW    |   1.643 (r) | FAST    |    0.211 |
ddram_dq[14]       |   7.566 (r) | SLOW    |   2.078 (r) | FAST    |    1.142 |
ddram_dq[15]       |   6.816 (r) | SLOW    |   1.720 (r) | FAST    |    0.392 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.566 (r) | SLOW    |   1.511 (r) | FAST    |    1.142 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.040 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.929 (r) | SLOW    |   2.756 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.922 (r) | SLOW    |   2.797 (r) | FAST    |    0.040 |
ddram_dqs_p[0]     |   9.930 (r) | SLOW    |   2.760 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.923 (r) | SLOW    |   2.796 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.930 (r) | SLOW    |   2.756 (r) | FAST    |    0.040 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.520 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.901 (r) | SLOW    |   1.653 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.420 (r) | SLOW    |   1.961 (r) | FAST    |    0.519 |
ddram_dqs_p[0]     |   6.902 (r) | SLOW    |   1.657 (r) | FAST    |    0.004 |
ddram_dqs_p[1]     |   7.421 (r) | SLOW    |   1.959 (r) | FAST    |    0.520 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.421 (r) | SLOW    |   1.653 (r) | FAST    |    0.520 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.837 (r) | SLOW    |   1.836 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.837 (f) | SLOW    |   1.836 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.851 (r) | SLOW    |   1.846 (r) | FAST    |    0.015 |
eth_tx_data[1]     |   5.851 (f) | SLOW    |   1.846 (f) | FAST    |    0.015 |
eth_tx_data[2]     |   5.844 (r) | SLOW    |   1.840 (r) | FAST    |    0.007 |
eth_tx_data[2]     |   5.844 (f) | SLOW    |   1.840 (f) | FAST    |    0.007 |
eth_tx_data[3]     |   5.847 (r) | SLOW    |   1.841 (r) | FAST    |    0.010 |
eth_tx_data[3]     |   5.847 (f) | SLOW    |   1.841 (f) | FAST    |    0.010 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.851 (r) | SLOW    |   1.836 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+




