/* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "dut.sv:2.1-18.10" *)
module simple_always_ff(clk, rst_n, mode, extra_sum, extra_result);
  (* src = "dut.sv:3.18-3.21" *)
  input clk;
  wire clk;
  (* src = "dut.sv:7.24-7.36" *)
  output [7:0] extra_result;
  wire [7:0] extra_result;
  (* src = "dut.sv:6.24-6.33" *)
  input [7:0] extra_sum;
  wire [7:0] extra_sum;
  (* src = "dut.sv:5.18-5.22" *)
  input mode;
  wire mode;
  (* src = "dut.sv:4.18-4.23" *)
  input rst_n;
  wire rst_n;
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:10.5-16.8" *)
  \$_DFFE_PN0P_  \extra_result_reg[0]  /* _0_ */ (
    .C(clk),
    .D(extra_sum[0]),
    .E(mode),
    .Q(extra_result[0]),
    .R(rst_n)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:10.5-16.8" *)
  \$_DFFE_PN0P_  \extra_result_reg[1]  /* _1_ */ (
    .C(clk),
    .D(extra_sum[1]),
    .E(mode),
    .Q(extra_result[1]),
    .R(rst_n)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:10.5-16.8" *)
  \$_DFFE_PN0P_  \extra_result_reg[2]  /* _2_ */ (
    .C(clk),
    .D(extra_sum[2]),
    .E(mode),
    .Q(extra_result[2]),
    .R(rst_n)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:10.5-16.8" *)
  \$_DFFE_PN0P_  \extra_result_reg[3]  /* _3_ */ (
    .C(clk),
    .D(extra_sum[3]),
    .E(mode),
    .Q(extra_result[3]),
    .R(rst_n)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:10.5-16.8" *)
  \$_DFFE_PN0P_  \extra_result_reg[4]  /* _4_ */ (
    .C(clk),
    .D(extra_sum[4]),
    .E(mode),
    .Q(extra_result[4]),
    .R(rst_n)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:10.5-16.8" *)
  \$_DFFE_PN0P_  \extra_result_reg[5]  /* _5_ */ (
    .C(clk),
    .D(extra_sum[5]),
    .E(mode),
    .Q(extra_result[5]),
    .R(rst_n)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:10.5-16.8" *)
  \$_DFFE_PN0P_  \extra_result_reg[6]  /* _6_ */ (
    .C(clk),
    .D(extra_sum[6]),
    .E(mode),
    .Q(extra_result[6]),
    .R(rst_n)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:10.5-16.8" *)
  \$_DFFE_PN0P_  \extra_result_reg[7]  /* _7_ */ (
    .C(clk),
    .D(extra_sum[7]),
    .E(mode),
    .Q(extra_result[7]),
    .R(rst_n)
  );
endmodule
