command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	2025028	File	/home/p4ultr4n/workplace/ReVeal/raw_code/decode_rlc_opc_1.c								
ANR	2025029	Function	decode_rlc_opc	1:0:0:1791							
ANR	2025030	FunctionDef	"decode_rlc_opc (CPUTriCoreState * env , DisasContext * ctx , uint32_t op1)"		2025029	0					
ANR	2025031	CompoundStatement		5:0:111:1791	2025029	0					
ANR	2025032	IdentifierDeclStatement	int32_t const16 ;	7:4:118:133	2025029	0	True				
ANR	2025033	IdentifierDecl	const16		2025029	0					
ANR	2025034	IdentifierDeclType	int32_t		2025029	0					
ANR	2025035	Identifier	const16		2025029	1					
ANR	2025036	IdentifierDeclStatement	"int r1 , r2 ;"	9:4:140:150	2025029	1	True				
ANR	2025037	IdentifierDecl	r1		2025029	0					
ANR	2025038	IdentifierDeclType	int		2025029	0					
ANR	2025039	Identifier	r1		2025029	1					
ANR	2025040	IdentifierDecl	r2		2025029	1					
ANR	2025041	IdentifierDeclType	int		2025029	0					
ANR	2025042	Identifier	r2		2025029	1					
ANR	2025043	ExpressionStatement	const16 = MASK_OP_RLC_CONST16_SEXT ( ctx -> opcode )	13:4:159:206	2025029	2	True				
ANR	2025044	AssignmentExpression	const16 = MASK_OP_RLC_CONST16_SEXT ( ctx -> opcode )		2025029	0		=			
ANR	2025045	Identifier	const16		2025029	0					
ANR	2025046	CallExpression	MASK_OP_RLC_CONST16_SEXT ( ctx -> opcode )		2025029	1					
ANR	2025047	Callee	MASK_OP_RLC_CONST16_SEXT		2025029	0					
ANR	2025048	Identifier	MASK_OP_RLC_CONST16_SEXT		2025029	0					
ANR	2025049	ArgumentList	ctx -> opcode		2025029	1					
ANR	2025050	Argument	ctx -> opcode		2025029	0					
ANR	2025051	PtrMemberAccess	ctx -> opcode		2025029	0					
ANR	2025052	Identifier	ctx		2025029	0					
ANR	2025053	Identifier	opcode		2025029	1					
ANR	2025054	ExpressionStatement	r1 = MASK_OP_RLC_S1 ( ctx -> opcode )	15:4:213:250	2025029	3	True				
ANR	2025055	AssignmentExpression	r1 = MASK_OP_RLC_S1 ( ctx -> opcode )		2025029	0		=			
ANR	2025056	Identifier	r1		2025029	0					
ANR	2025057	CallExpression	MASK_OP_RLC_S1 ( ctx -> opcode )		2025029	1					
ANR	2025058	Callee	MASK_OP_RLC_S1		2025029	0					
ANR	2025059	Identifier	MASK_OP_RLC_S1		2025029	0					
ANR	2025060	ArgumentList	ctx -> opcode		2025029	1					
ANR	2025061	Argument	ctx -> opcode		2025029	0					
ANR	2025062	PtrMemberAccess	ctx -> opcode		2025029	0					
ANR	2025063	Identifier	ctx		2025029	0					
ANR	2025064	Identifier	opcode		2025029	1					
ANR	2025065	ExpressionStatement	r2 = MASK_OP_RLC_D ( ctx -> opcode )	17:4:257:293	2025029	4	True				
ANR	2025066	AssignmentExpression	r2 = MASK_OP_RLC_D ( ctx -> opcode )		2025029	0		=			
ANR	2025067	Identifier	r2		2025029	0					
ANR	2025068	CallExpression	MASK_OP_RLC_D ( ctx -> opcode )		2025029	1					
ANR	2025069	Callee	MASK_OP_RLC_D		2025029	0					
ANR	2025070	Identifier	MASK_OP_RLC_D		2025029	0					
ANR	2025071	ArgumentList	ctx -> opcode		2025029	1					
ANR	2025072	Argument	ctx -> opcode		2025029	0					
ANR	2025073	PtrMemberAccess	ctx -> opcode		2025029	0					
ANR	2025074	Identifier	ctx		2025029	0					
ANR	2025075	Identifier	opcode		2025029	1					
ANR	2025076	SwitchStatement	switch ( op1 )		2025029	5					
ANR	2025077	Condition	op1	21:12:310:312	2025029	0	True				
ANR	2025078	Identifier	op1		2025029	0					
ANR	2025079	CompoundStatement		17:17:203:203	2025029	1					
ANR	2025080	Label	case OPC1_32_RLC_ADDI :	23:4:322:343	2025029	0	True				
ANR	2025081	Identifier	OPC1_32_RLC_ADDI		2025029	0					
ANR	2025082	ExpressionStatement	"gen_addi_d ( cpu_gpr_d [ r2 ] , cpu_gpr_d [ r1 ] , const16 )"	25:8:354:403	2025029	1	True				
ANR	2025083	CallExpression	"gen_addi_d ( cpu_gpr_d [ r2 ] , cpu_gpr_d [ r1 ] , const16 )"		2025029	0					
ANR	2025084	Callee	gen_addi_d		2025029	0					
ANR	2025085	Identifier	gen_addi_d		2025029	0					
ANR	2025086	ArgumentList	cpu_gpr_d [ r2 ]		2025029	1					
ANR	2025087	Argument	cpu_gpr_d [ r2 ]		2025029	0					
ANR	2025088	ArrayIndexing	cpu_gpr_d [ r2 ]		2025029	0					
ANR	2025089	Identifier	cpu_gpr_d		2025029	0					
ANR	2025090	Identifier	r2		2025029	1					
ANR	2025091	Argument	cpu_gpr_d [ r1 ]		2025029	1					
ANR	2025092	ArrayIndexing	cpu_gpr_d [ r1 ]		2025029	0					
ANR	2025093	Identifier	cpu_gpr_d		2025029	0					
ANR	2025094	Identifier	r1		2025029	1					
ANR	2025095	Argument	const16		2025029	2					
ANR	2025096	Identifier	const16		2025029	0					
ANR	2025097	BreakStatement	break ;	27:8:414:419	2025029	2	True				
ANR	2025098	Label	case OPC1_32_RLC_ADDIH :	29:4:426:448	2025029	3	True				
ANR	2025099	Identifier	OPC1_32_RLC_ADDIH		2025029	0					
ANR	2025100	ExpressionStatement	"gen_addi_d ( cpu_gpr_d [ r2 ] , cpu_gpr_d [ r1 ] , const16 << 16 )"	31:8:459:514	2025029	4	True				
ANR	2025101	CallExpression	"gen_addi_d ( cpu_gpr_d [ r2 ] , cpu_gpr_d [ r1 ] , const16 << 16 )"		2025029	0					
ANR	2025102	Callee	gen_addi_d		2025029	0					
ANR	2025103	Identifier	gen_addi_d		2025029	0					
ANR	2025104	ArgumentList	cpu_gpr_d [ r2 ]		2025029	1					
ANR	2025105	Argument	cpu_gpr_d [ r2 ]		2025029	0					
ANR	2025106	ArrayIndexing	cpu_gpr_d [ r2 ]		2025029	0					
ANR	2025107	Identifier	cpu_gpr_d		2025029	0					
ANR	2025108	Identifier	r2		2025029	1					
ANR	2025109	Argument	cpu_gpr_d [ r1 ]		2025029	1					
ANR	2025110	ArrayIndexing	cpu_gpr_d [ r1 ]		2025029	0					
ANR	2025111	Identifier	cpu_gpr_d		2025029	0					
ANR	2025112	Identifier	r1		2025029	1					
ANR	2025113	Argument	const16 << 16		2025029	2					
ANR	2025114	ShiftExpression	const16 << 16		2025029	0		<<			
ANR	2025115	Identifier	const16		2025029	0					
ANR	2025116	PrimaryExpression	16		2025029	1					
ANR	2025117	BreakStatement	break ;	33:8:525:530	2025029	5	True				
ANR	2025118	Label	case OPC1_32_RLC_ADDIH_A :	35:4:537:561	2025029	6	True				
ANR	2025119	Identifier	OPC1_32_RLC_ADDIH_A		2025029	0					
ANR	2025120	ExpressionStatement	"tcg_gen_addi_tl ( cpu_gpr_a [ r2 ] , cpu_gpr_a [ r1 ] , const16 << 16 )"	37:8:572:632	2025029	7	True				
ANR	2025121	CallExpression	"tcg_gen_addi_tl ( cpu_gpr_a [ r2 ] , cpu_gpr_a [ r1 ] , const16 << 16 )"		2025029	0					
ANR	2025122	Callee	tcg_gen_addi_tl		2025029	0					
ANR	2025123	Identifier	tcg_gen_addi_tl		2025029	0					
ANR	2025124	ArgumentList	cpu_gpr_a [ r2 ]		2025029	1					
ANR	2025125	Argument	cpu_gpr_a [ r2 ]		2025029	0					
ANR	2025126	ArrayIndexing	cpu_gpr_a [ r2 ]		2025029	0					
ANR	2025127	Identifier	cpu_gpr_a		2025029	0					
ANR	2025128	Identifier	r2		2025029	1					
ANR	2025129	Argument	cpu_gpr_a [ r1 ]		2025029	1					
ANR	2025130	ArrayIndexing	cpu_gpr_a [ r1 ]		2025029	0					
ANR	2025131	Identifier	cpu_gpr_a		2025029	0					
ANR	2025132	Identifier	r1		2025029	1					
ANR	2025133	Argument	const16 << 16		2025029	2					
ANR	2025134	ShiftExpression	const16 << 16		2025029	0		<<			
ANR	2025135	Identifier	const16		2025029	0					
ANR	2025136	PrimaryExpression	16		2025029	1					
ANR	2025137	BreakStatement	break ;	39:8:643:648	2025029	8	True				
ANR	2025138	Label	case OPC1_32_RLC_MFCR :	41:4:655:676	2025029	9	True				
ANR	2025139	Identifier	OPC1_32_RLC_MFCR		2025029	0					
ANR	2025140	ExpressionStatement	const16 = MASK_OP_RLC_CONST16 ( ctx -> opcode )	43:8:687:729	2025029	10	True				
ANR	2025141	AssignmentExpression	const16 = MASK_OP_RLC_CONST16 ( ctx -> opcode )		2025029	0		=			
ANR	2025142	Identifier	const16		2025029	0					
ANR	2025143	CallExpression	MASK_OP_RLC_CONST16 ( ctx -> opcode )		2025029	1					
ANR	2025144	Callee	MASK_OP_RLC_CONST16		2025029	0					
ANR	2025145	Identifier	MASK_OP_RLC_CONST16		2025029	0					
ANR	2025146	ArgumentList	ctx -> opcode		2025029	1					
ANR	2025147	Argument	ctx -> opcode		2025029	0					
ANR	2025148	PtrMemberAccess	ctx -> opcode		2025029	0					
ANR	2025149	Identifier	ctx		2025029	0					
ANR	2025150	Identifier	opcode		2025029	1					
ANR	2025151	ExpressionStatement	"gen_mfcr ( env , cpu_gpr_d [ r2 ] , const16 )"	45:8:740:777	2025029	11	True				
ANR	2025152	CallExpression	"gen_mfcr ( env , cpu_gpr_d [ r2 ] , const16 )"		2025029	0					
ANR	2025153	Callee	gen_mfcr		2025029	0					
ANR	2025154	Identifier	gen_mfcr		2025029	0					
ANR	2025155	ArgumentList	env		2025029	1					
ANR	2025156	Argument	env		2025029	0					
ANR	2025157	Identifier	env		2025029	0					
ANR	2025158	Argument	cpu_gpr_d [ r2 ]		2025029	1					
ANR	2025159	ArrayIndexing	cpu_gpr_d [ r2 ]		2025029	0					
ANR	2025160	Identifier	cpu_gpr_d		2025029	0					
ANR	2025161	Identifier	r2		2025029	1					
ANR	2025162	Argument	const16		2025029	2					
ANR	2025163	Identifier	const16		2025029	0					
ANR	2025164	BreakStatement	break ;	47:8:788:793	2025029	12	True				
ANR	2025165	Label	case OPC1_32_RLC_MOV :	49:4:800:820	2025029	13	True				
ANR	2025166	Identifier	OPC1_32_RLC_MOV		2025029	0					
ANR	2025167	ExpressionStatement	"tcg_gen_movi_tl ( cpu_gpr_d [ r2 ] , const16 )"	51:8:831:870	2025029	14	True				
ANR	2025168	CallExpression	"tcg_gen_movi_tl ( cpu_gpr_d [ r2 ] , const16 )"		2025029	0					
ANR	2025169	Callee	tcg_gen_movi_tl		2025029	0					
ANR	2025170	Identifier	tcg_gen_movi_tl		2025029	0					
ANR	2025171	ArgumentList	cpu_gpr_d [ r2 ]		2025029	1					
ANR	2025172	Argument	cpu_gpr_d [ r2 ]		2025029	0					
ANR	2025173	ArrayIndexing	cpu_gpr_d [ r2 ]		2025029	0					
ANR	2025174	Identifier	cpu_gpr_d		2025029	0					
ANR	2025175	Identifier	r2		2025029	1					
ANR	2025176	Argument	const16		2025029	1					
ANR	2025177	Identifier	const16		2025029	0					
ANR	2025178	BreakStatement	break ;	53:8:881:886	2025029	15	True				
ANR	2025179	Label	case OPC1_32_RLC_MOV_64 :	55:4:893:916	2025029	16	True				
ANR	2025180	Identifier	OPC1_32_RLC_MOV_64		2025029	0					
ANR	2025181	IfStatement	"if ( tricore_feature ( env , TRICORE_FEATURE_16 ) )"		2025029	17					
ANR	2025182	Condition	"tricore_feature ( env , TRICORE_FEATURE_16 )"	57:12:931:970	2025029	0	True				
ANR	2025183	CallExpression	"tricore_feature ( env , TRICORE_FEATURE_16 )"		2025029	0					
ANR	2025184	Callee	tricore_feature		2025029	0					
ANR	2025185	Identifier	tricore_feature		2025029	0					
ANR	2025186	ArgumentList	env		2025029	1					
ANR	2025187	Argument	env		2025029	0					
ANR	2025188	Identifier	env		2025029	0					
ANR	2025189	Argument	TRICORE_FEATURE_16		2025029	1					
ANR	2025190	Identifier	TRICORE_FEATURE_16		2025029	0					
ANR	2025191	CompoundStatement		53:54:861:861	2025029	1					
ANR	2025192	IfStatement	if ( ( r2 & 0x1 ) != 0 )		2025029	0					
ANR	2025193	Condition	( r2 & 0x1 ) != 0	59:16:992:1006	2025029	0	True				
ANR	2025194	EqualityExpression	( r2 & 0x1 ) != 0		2025029	0		!=			
ANR	2025195	BitAndExpression	r2 & 0x1		2025029	0		&			
ANR	2025196	Identifier	r2		2025029	0					
ANR	2025197	PrimaryExpression	0x1		2025029	1					
ANR	2025198	PrimaryExpression	0		2025029	1					
ANR	2025199	CompoundStatement		55:33:897:897	2025029	1					
ANR	2025200	ExpressionStatement	"tcg_gen_movi_tl ( cpu_gpr_d [ r2 ] , const16 )"	65:12:1083:1122	2025029	1	True				
ANR	2025201	CallExpression	"tcg_gen_movi_tl ( cpu_gpr_d [ r2 ] , const16 )"		2025029	0					
ANR	2025202	Callee	tcg_gen_movi_tl		2025029	0					
ANR	2025203	Identifier	tcg_gen_movi_tl		2025029	0					
ANR	2025204	ArgumentList	cpu_gpr_d [ r2 ]		2025029	1					
ANR	2025205	Argument	cpu_gpr_d [ r2 ]		2025029	0					
ANR	2025206	ArrayIndexing	cpu_gpr_d [ r2 ]		2025029	0					
ANR	2025207	Identifier	cpu_gpr_d		2025029	0					
ANR	2025208	Identifier	r2		2025029	1					
ANR	2025209	Argument	const16		2025029	1					
ANR	2025210	Identifier	const16		2025029	0					
ANR	2025211	ExpressionStatement	"tcg_gen_movi_tl ( cpu_gpr_d [ r2 + 1 ] , const16 >> 15 )"	67:12:1137:1184	2025029	2	True				
ANR	2025212	CallExpression	"tcg_gen_movi_tl ( cpu_gpr_d [ r2 + 1 ] , const16 >> 15 )"		2025029	0					
ANR	2025213	Callee	tcg_gen_movi_tl		2025029	0					
ANR	2025214	Identifier	tcg_gen_movi_tl		2025029	0					
ANR	2025215	ArgumentList	cpu_gpr_d [ r2 + 1 ]		2025029	1					
ANR	2025216	Argument	cpu_gpr_d [ r2 + 1 ]		2025029	0					
ANR	2025217	ArrayIndexing	cpu_gpr_d [ r2 + 1 ]		2025029	0					
ANR	2025218	Identifier	cpu_gpr_d		2025029	0					
ANR	2025219	AdditiveExpression	r2 + 1		2025029	1		+			
ANR	2025220	Identifier	r2		2025029	0					
ANR	2025221	PrimaryExpression	1		2025029	1					
ANR	2025222	Argument	const16 >> 15		2025029	1					
ANR	2025223	ShiftExpression	const16 >> 15		2025029	0		>>			
ANR	2025224	Identifier	const16		2025029	0					
ANR	2025225	PrimaryExpression	15		2025029	1					
ANR	2025226	ElseStatement	else		2025029	0					
ANR	2025227	CompoundStatement		65:15:1090:1090	2025029	0					
ANR	2025228	BreakStatement	break ;	75:8:1275:1280	2025029	18	True				
ANR	2025229	Label	case OPC1_32_RLC_MOV_U :	77:4:1287:1309	2025029	19	True				
ANR	2025230	Identifier	OPC1_32_RLC_MOV_U		2025029	0					
ANR	2025231	ExpressionStatement	const16 = MASK_OP_RLC_CONST16 ( ctx -> opcode )	79:8:1320:1362	2025029	20	True				
ANR	2025232	AssignmentExpression	const16 = MASK_OP_RLC_CONST16 ( ctx -> opcode )		2025029	0		=			
ANR	2025233	Identifier	const16		2025029	0					
ANR	2025234	CallExpression	MASK_OP_RLC_CONST16 ( ctx -> opcode )		2025029	1					
ANR	2025235	Callee	MASK_OP_RLC_CONST16		2025029	0					
ANR	2025236	Identifier	MASK_OP_RLC_CONST16		2025029	0					
ANR	2025237	ArgumentList	ctx -> opcode		2025029	1					
ANR	2025238	Argument	ctx -> opcode		2025029	0					
ANR	2025239	PtrMemberAccess	ctx -> opcode		2025029	0					
ANR	2025240	Identifier	ctx		2025029	0					
ANR	2025241	Identifier	opcode		2025029	1					
ANR	2025242	ExpressionStatement	"tcg_gen_movi_tl ( cpu_gpr_d [ r2 ] , const16 )"	81:8:1373:1412	2025029	21	True				
ANR	2025243	CallExpression	"tcg_gen_movi_tl ( cpu_gpr_d [ r2 ] , const16 )"		2025029	0					
ANR	2025244	Callee	tcg_gen_movi_tl		2025029	0					
ANR	2025245	Identifier	tcg_gen_movi_tl		2025029	0					
ANR	2025246	ArgumentList	cpu_gpr_d [ r2 ]		2025029	1					
ANR	2025247	Argument	cpu_gpr_d [ r2 ]		2025029	0					
ANR	2025248	ArrayIndexing	cpu_gpr_d [ r2 ]		2025029	0					
ANR	2025249	Identifier	cpu_gpr_d		2025029	0					
ANR	2025250	Identifier	r2		2025029	1					
ANR	2025251	Argument	const16		2025029	1					
ANR	2025252	Identifier	const16		2025029	0					
ANR	2025253	BreakStatement	break ;	83:8:1423:1428	2025029	22	True				
ANR	2025254	Label	case OPC1_32_RLC_MOV_H :	85:4:1435:1457	2025029	23	True				
ANR	2025255	Identifier	OPC1_32_RLC_MOV_H		2025029	0					
ANR	2025256	ExpressionStatement	"tcg_gen_movi_tl ( cpu_gpr_d [ r2 ] , const16 << 16 )"	87:8:1468:1513	2025029	24	True				
ANR	2025257	CallExpression	"tcg_gen_movi_tl ( cpu_gpr_d [ r2 ] , const16 << 16 )"		2025029	0					
ANR	2025258	Callee	tcg_gen_movi_tl		2025029	0					
ANR	2025259	Identifier	tcg_gen_movi_tl		2025029	0					
ANR	2025260	ArgumentList	cpu_gpr_d [ r2 ]		2025029	1					
ANR	2025261	Argument	cpu_gpr_d [ r2 ]		2025029	0					
ANR	2025262	ArrayIndexing	cpu_gpr_d [ r2 ]		2025029	0					
ANR	2025263	Identifier	cpu_gpr_d		2025029	0					
ANR	2025264	Identifier	r2		2025029	1					
ANR	2025265	Argument	const16 << 16		2025029	1					
ANR	2025266	ShiftExpression	const16 << 16		2025029	0		<<			
ANR	2025267	Identifier	const16		2025029	0					
ANR	2025268	PrimaryExpression	16		2025029	1					
ANR	2025269	BreakStatement	break ;	89:8:1524:1529	2025029	25	True				
ANR	2025270	Label	case OPC1_32_RLC_MOVH_A :	91:4:1536:1559	2025029	26	True				
ANR	2025271	Identifier	OPC1_32_RLC_MOVH_A		2025029	0					
ANR	2025272	ExpressionStatement	"tcg_gen_movi_tl ( cpu_gpr_a [ r2 ] , const16 << 16 )"	93:8:1570:1615	2025029	27	True				
ANR	2025273	CallExpression	"tcg_gen_movi_tl ( cpu_gpr_a [ r2 ] , const16 << 16 )"		2025029	0					
ANR	2025274	Callee	tcg_gen_movi_tl		2025029	0					
ANR	2025275	Identifier	tcg_gen_movi_tl		2025029	0					
ANR	2025276	ArgumentList	cpu_gpr_a [ r2 ]		2025029	1					
ANR	2025277	Argument	cpu_gpr_a [ r2 ]		2025029	0					
ANR	2025278	ArrayIndexing	cpu_gpr_a [ r2 ]		2025029	0					
ANR	2025279	Identifier	cpu_gpr_a		2025029	0					
ANR	2025280	Identifier	r2		2025029	1					
ANR	2025281	Argument	const16 << 16		2025029	1					
ANR	2025282	ShiftExpression	const16 << 16		2025029	0		<<			
ANR	2025283	Identifier	const16		2025029	0					
ANR	2025284	PrimaryExpression	16		2025029	1					
ANR	2025285	BreakStatement	break ;	95:8:1626:1631	2025029	28	True				
ANR	2025286	Label	case OPC1_32_RLC_MTCR :	97:4:1638:1659	2025029	29	True				
ANR	2025287	Identifier	OPC1_32_RLC_MTCR		2025029	0					
ANR	2025288	ExpressionStatement	const16 = MASK_OP_RLC_CONST16 ( ctx -> opcode )	99:8:1670:1712	2025029	30	True				
ANR	2025289	AssignmentExpression	const16 = MASK_OP_RLC_CONST16 ( ctx -> opcode )		2025029	0		=			
ANR	2025290	Identifier	const16		2025029	0					
ANR	2025291	CallExpression	MASK_OP_RLC_CONST16 ( ctx -> opcode )		2025029	1					
ANR	2025292	Callee	MASK_OP_RLC_CONST16		2025029	0					
ANR	2025293	Identifier	MASK_OP_RLC_CONST16		2025029	0					
ANR	2025294	ArgumentList	ctx -> opcode		2025029	1					
ANR	2025295	Argument	ctx -> opcode		2025029	0					
ANR	2025296	PtrMemberAccess	ctx -> opcode		2025029	0					
ANR	2025297	Identifier	ctx		2025029	0					
ANR	2025298	Identifier	opcode		2025029	1					
ANR	2025299	ExpressionStatement	"gen_mtcr ( env , ctx , cpu_gpr_d [ r1 ] , const16 )"	101:8:1723:1765	2025029	31	True				
ANR	2025300	CallExpression	"gen_mtcr ( env , ctx , cpu_gpr_d [ r1 ] , const16 )"		2025029	0					
ANR	2025301	Callee	gen_mtcr		2025029	0					
ANR	2025302	Identifier	gen_mtcr		2025029	0					
ANR	2025303	ArgumentList	env		2025029	1					
ANR	2025304	Argument	env		2025029	0					
ANR	2025305	Identifier	env		2025029	0					
ANR	2025306	Argument	ctx		2025029	1					
ANR	2025307	Identifier	ctx		2025029	0					
ANR	2025308	Argument	cpu_gpr_d [ r1 ]		2025029	2					
ANR	2025309	ArrayIndexing	cpu_gpr_d [ r1 ]		2025029	0					
ANR	2025310	Identifier	cpu_gpr_d		2025029	0					
ANR	2025311	Identifier	r1		2025029	1					
ANR	2025312	Argument	const16		2025029	3					
ANR	2025313	Identifier	const16		2025029	0					
ANR	2025314	BreakStatement	break ;	103:8:1776:1781	2025029	32	True				
ANR	2025315	ReturnType	static void		2025029	1					
ANR	2025316	Identifier	decode_rlc_opc		2025029	2					
ANR	2025317	ParameterList	"CPUTriCoreState * env , DisasContext * ctx , uint32_t op1"		2025029	3					
ANR	2025318	Parameter	CPUTriCoreState * env	1:27:27:46	2025029	0	True				
ANR	2025319	ParameterType	CPUTriCoreState *		2025029	0					
ANR	2025320	Identifier	env		2025029	1					
ANR	2025321	Parameter	DisasContext * ctx	1:49:49:65	2025029	1	True				
ANR	2025322	ParameterType	DisasContext *		2025029	0					
ANR	2025323	Identifier	ctx		2025029	1					
ANR	2025324	Parameter	uint32_t op1	3:27:96:107	2025029	2	True				
ANR	2025325	ParameterType	uint32_t		2025029	0					
ANR	2025326	Identifier	op1		2025029	1					
ANR	2025327	CFGEntryNode	ENTRY		2025029		True				
ANR	2025328	CFGExitNode	EXIT		2025029		True				
ANR	2025329	Symbol	r2		2025029						
ANR	2025330	Symbol	* cpu_gpr_d		2025029						
ANR	2025331	Symbol	ctx -> opcode		2025029						
ANR	2025332	Symbol	MASK_OP_RLC_S1		2025029						
ANR	2025333	Symbol	cpu_gpr_a		2025029						
ANR	2025334	Symbol	MASK_OP_RLC_CONST16_SEXT		2025029						
ANR	2025335	Symbol	MASK_OP_RLC_D		2025029						
ANR	2025336	Symbol	* r2		2025029						
ANR	2025337	Symbol	ctx		2025029						
ANR	2025338	Symbol	* r1		2025029						
ANR	2025339	Symbol	cpu_gpr_d		2025029						
ANR	2025340	Symbol	TRICORE_FEATURE_16		2025029						
ANR	2025341	Symbol	env		2025029						
ANR	2025342	Symbol	* ctx		2025029						
ANR	2025343	Symbol	op1		2025029						
ANR	2025344	Symbol	tricore_feature		2025029						
ANR	2025345	Symbol	MASK_OP_RLC_CONST16		2025029						
ANR	2025346	Symbol	* cpu_gpr_a		2025029						
ANR	2025347	Symbol	const16		2025029						
ANR	2025348	Symbol	r1		2025029						
