$date
	Sat Sep 05 22:37:40 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y $end
$var wire 1 " SF1 $end
$var wire 1 # SF0 $end
$var wire 1 $ S1 $end
$var wire 1 % S0 $end
$var reg 1 & A $end
$var reg 1 ' B $end
$var reg 1 ( clk $end
$var reg 1 ) rst $end
$scope module e1 $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 # SF0 $end
$var wire 1 " SF1 $end
$var wire 1 ! Y $end
$var wire 1 ( clk $end
$var wire 1 ) rst $end
$var wire 1 $ S1 $end
$var wire 1 % S0 $end
$scope module FF0 $end
$var wire 1 ( clk $end
$var wire 1 # d $end
$var wire 1 ) rst $end
$var reg 1 % q $end
$upscope $end
$scope module FF1 $end
$var wire 1 ( clk $end
$var wire 1 " d $end
$var wire 1 ) rst $end
$var reg 1 $ q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
x%
x$
0#
0"
0!
$end
#1
0$
0%
1)
#2
0)
1(
#4
0(
#5
1#
1&
#6
0#
1%
1(
#8
1"
0(
1'
0&
#10
0"
0%
1$
1(
#11
1"
1!
1&
#12
1#
0"
0!
0$
1)
0(
#13
0)
#14
0#
1"
1%
1(
#16
0"
0(
0'
#18
1#
0%
1(
#19
0#
0&
#20
0(
#22
1(
#24
0(
#25
1#
1'
1&
#26
0#
1"
1%
1(
#28
0(
#30
1!
0%
1$
1(
#32
0(
#34
1(
#36
0(
#38
1(
#40
0(
#42
1(
#44
0(
#46
1(
#48
0(
#50
1(
#52
0(
#54
1(
#56
0(
#58
1(
#60
0(
#62
1(
#64
0(
#66
1(
#68
0(
#70
1(
#72
0(
#74
1(
#75
