{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678692028977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678692028979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 15:20:28 2023 " "Processing started: Mon Mar 13 15:20:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678692028979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678692028979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP2 -c FPGA_EXP2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP2 -c FPGA_EXP2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678692028979 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1678692029319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generater.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generater.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generator-gene " "Found design unit 1: generator-gene" {  } { { "Generater.vhd" "" { Text "E:/FPGA_EXP2/Generater.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678692029699 ""} { "Info" "ISGN_ENTITY_NAME" "1 generator " "Found entity 1: generator" {  } { { "Generater.vhd" "" { Text "E:/FPGA_EXP2/Generater.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678692029699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678692029699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detector-detect " "Found design unit 1: detector-detect" {  } { { "Detector.vhd" "" { Text "E:/FPGA_EXP2/Detector.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678692029713 ""} { "Info" "ISGN_ENTITY_NAME" "1 detector " "Found entity 1: detector" {  } { { "Detector.vhd" "" { Text "E:/FPGA_EXP2/Detector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678692029713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678692029713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_exp2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_EXP2_tb-arch_tb " "Found design unit 1: FPGA_EXP2_tb-arch_tb" {  } { { "FPGA_EXP2_tb.vhd" "" { Text "E:/FPGA_EXP2/FPGA_EXP2_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678692029728 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EXP2_tb " "Found entity 1: FPGA_EXP2_tb" {  } { { "FPGA_EXP2_tb.vhd" "" { Text "E:/FPGA_EXP2/FPGA_EXP2_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678692029728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678692029728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_exp2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_EXP2-FPGA_EXP22 " "Found design unit 1: FPGA_EXP2-FPGA_EXP22" {  } { { "FPGA_EXP2.vhd" "" { Text "E:/FPGA_EXP2/FPGA_EXP2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678692029748 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EXP2 " "Found entity 1: FPGA_EXP2" {  } { { "FPGA_EXP2.vhd" "" { Text "E:/FPGA_EXP2/FPGA_EXP2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678692029748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678692029748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "feqdev.vhd 2 1 " "Found 2 design units, including 1 entities, in source file feqdev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 feqdev-behave " "Found design unit 1: feqdev-behave" {  } { { "feqdev.vhd" "" { Text "E:/FPGA_EXP2/feqdev.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678692029776 ""} { "Info" "ISGN_ENTITY_NAME" "1 feqdev " "Found entity 1: feqdev" {  } { { "feqdev.vhd" "" { Text "E:/FPGA_EXP2/feqdev.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678692029776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678692029776 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_EXP2 " "Elaborating entity \"FPGA_EXP2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1678692029819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "feqdev feqdev:f " "Elaborating entity \"feqdev\" for hierarchy \"feqdev:f\"" {  } { { "FPGA_EXP2.vhd" "f" { Text "E:/FPGA_EXP2/FPGA_EXP2.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678692029824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detector detector:d " "Elaborating entity \"detector\" for hierarchy \"detector:d\"" {  } { { "FPGA_EXP2.vhd" "d" { Text "E:/FPGA_EXP2/FPGA_EXP2.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678692029827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generator generator:g " "Elaborating entity \"generator\" for hierarchy \"generator:g\"" {  } { { "FPGA_EXP2.vhd" "g" { Text "E:/FPGA_EXP2/FPGA_EXP2.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678692029828 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1678692030575 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1678692031148 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678692031148 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1678692031404 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1678692031404 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1678692031404 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1678692031404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678692031750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 15:20:31 2023 " "Processing ended: Mon Mar 13 15:20:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678692031750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678692031750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678692031750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678692031750 ""}
