
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max -0.26

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max -0.03

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.03

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock CLK
   0.44 source latency icache_1/lce.lce_data_cmd_fifo.mem_1r1w.synth.mem[1037]$_DFFE_PP_/CK ^
  -0.31 target latency icache_1/data_mem_banks_3__data_mem_bank.macro_mem/mem/clk ^
   0.00 CRPR
--------------
   0.13 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: lce_lce_tr_resp_i[471] (input port clocked by CLK)
Endpoint: icache_1/lce.lce_tr_resp_in_fifo.mem_1r1w.synth.mem[471]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.36    0.36 ^ input external delay
     1   55.49    0.00    0.00    0.36 ^ lce_lce_tr_resp_i[471] (in)
                                         lce_lce_tr_resp_i[471] (net)
                  0.00    0.00    0.36 ^ input1061/A (BUF_X1)
     2    2.40    0.01    0.02    0.38 ^ input1061/Z (BUF_X1)
                                         net1061 (net)
                  0.01    0.00    0.38 ^ icache_1/_28331_/B (MUX2_X1)
     1    1.76    0.01    0.04    0.42 ^ icache_1/_28331_/Z (MUX2_X1)
                                         icache_1/_02421_ (net)
                  0.01    0.00    0.42 ^ icache_1/lce.lce_tr_resp_in_fifo.mem_1r1w.synth.mem[471]$_DFFE_PP_/D (DFF_X1)
                                  0.42   data arrival time

                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
     2   67.69    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    0.02 ^ clkbuf_regs_0_CLK/A (CLKBUF_X3)
     1    1.61    0.01    0.03    0.06 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    0.06 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   47.27    0.04    0.06    0.12 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.04    0.00    0.12 ^ clkbuf_1_0_0_clk_i_regs/A (CLKBUF_X3)
     4   58.16    0.04    0.08    0.21 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_i_regs (net)
                  0.05    0.01    0.21 ^ clkbuf_3_3_0_clk_i_regs/A (CLKBUF_X3)
     8   60.07    0.05    0.09    0.30 ^ clkbuf_3_3_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_3_0_clk_i_regs (net)
                  0.05    0.01    0.31 ^ clkbuf_6_25__f_clk_i_regs/A (CLKBUF_X3)
     9   46.38    0.04    0.08    0.38 ^ clkbuf_6_25__f_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_6_25__leaf_clk_i_regs (net)
                  0.04    0.01    0.39 ^ clkbuf_leaf_69_clk_i_regs/A (CLKBUF_X3)
    11   15.98    0.02    0.05    0.44 ^ clkbuf_leaf_69_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_69_clk_i_regs (net)
                  0.02    0.00    0.44 ^ icache_1/lce.lce_tr_resp_in_fifo.mem_1r1w.synth.mem[471]$_DFFE_PP_/CK (DFF_X1)
                          0.00    0.44   clock reconvergence pessimism
                          0.01    0.45   library hold time
                                  0.45   data required time
-----------------------------------------------------------------------------
                                  0.45   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                 -0.03   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: icache_1/lce.lce_cmd.state_r[0]$_SDFFCE_PP0P_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: lce_lce_tr_resp_o[59] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
     2   67.69    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    0.02 ^ clkbuf_regs_0_CLK/A (CLKBUF_X3)
     1    1.61    0.01    0.03    0.06 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    0.06 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   47.27    0.04    0.06    0.12 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.04    0.01    0.12 ^ clkbuf_1_1_0_clk_i_regs/A (CLKBUF_X3)
     4   57.78    0.04    0.08    0.21 ^ clkbuf_1_1_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk_i_regs (net)
                  0.04    0.00    0.21 ^ clkbuf_3_5_0_clk_i_regs/A (CLKBUF_X3)
     8   42.28    0.03    0.07    0.28 ^ clkbuf_3_5_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_5_0_clk_i_regs (net)
                  0.04    0.02    0.29 ^ clkbuf_6_40__f_clk_i_regs/A (CLKBUF_X3)
     8   34.22    0.03    0.07    0.36 ^ clkbuf_6_40__f_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_6_40__leaf_clk_i_regs (net)
                  0.03    0.00    0.36 ^ clkbuf_leaf_444_clk_i_regs/A (CLKBUF_X3)
     3    5.75    0.01    0.04    0.40 ^ clkbuf_leaf_444_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_444_clk_i_regs (net)
                  0.01    0.00    0.40 ^ icache_1/lce.lce_cmd.state_r[0]$_SDFFCE_PP0P_/CK (DFF_X1)
     2    4.77    0.01    0.10    0.49 ^ icache_1/lce.lce_cmd.state_r[0]$_SDFFCE_PP0P_/Q (DFF_X1)
                                         icache_1/lce.lce_cmd.state_r[0] (net)
                  0.01    0.00    0.49 ^ icache_1/_40326_/A (HA_X1)
     7   29.18    0.07    0.10    0.59 ^ icache_1/_40326_/CO (HA_X1)
                                         icache_1/_21252_[0] (net)
                  0.07    0.00    0.59 ^ icache_1/_25885_/A (INV_X2)
     2    7.60    0.02    0.02    0.61 v icache_1/_25885_/ZN (INV_X2)
                                         icache_1/_03834_ (net)
                  0.02    0.00    0.61 v icache_1/_26333_/A2 (NAND2_X4)
     5   61.67    0.03    0.04    0.65 ^ icache_1/_26333_/ZN (NAND2_X4)
                                         icache_1/_04159_ (net)
                  0.04    0.02    0.67 ^ place12917/A (BUF_X2)
     1   10.10    0.01    0.04    0.71 ^ place12917/Z (BUF_X2)
                                         net12917 (net)
                  0.01    0.00    0.71 ^ place12918/A (BUF_X2)
    16   52.04    0.06    0.08    0.79 ^ place12918/Z (BUF_X2)
                                         net12918 (net)
                  0.06    0.01    0.80 ^ place12930/A (BUF_X2)
    11   36.75    0.04    0.07    0.87 ^ place12930/Z (BUF_X2)
                                         net12930 (net)
                  0.04    0.00    0.87 ^ place12931/A (BUF_X4)
    17   60.53    0.03    0.05    0.92 ^ place12931/Z (BUF_X4)
                                         net12931 (net)
                  0.04    0.01    0.94 ^ place12939/A (BUF_X4)
    17   67.81    0.04    0.06    1.00 ^ place12939/Z (BUF_X4)
                                         net12939 (net)
                  0.04    0.01    1.01 ^ place12941/A (BUF_X4)
    18   76.63    0.04    0.07    1.08 ^ place12941/Z (BUF_X4)
                                         net12941 (net)
                  0.04    0.00    1.08 ^ place12942/A (BUF_X2)
    13   47.47    0.05    0.08    1.16 ^ place12942/Z (BUF_X2)
                                         net12942 (net)
                  0.05    0.00    1.16 ^ place12943/A (BUF_X4)
    21   90.11    0.05    0.07    1.24 ^ place12943/Z (BUF_X4)
                                         net12943 (net)
                  0.05    0.01    1.25 ^ place12945/A (BUF_X4)
    16   62.19    0.03    0.06    1.30 ^ place12945/Z (BUF_X4)
                                         net12945 (net)
                  0.03    0.00    1.30 ^ icache_1/_25315_/A1 (NOR2_X1)
     1    3.50    0.01    0.02    1.32 v icache_1/_25315_/ZN (NOR2_X1)
                                         net1860 (net)
                  0.01    0.00    1.32 v place12378/A (BUF_X2)
     1    9.09    0.01    0.03    1.35 v place12378/Z (BUF_X2)
                                         net12378 (net)
                  0.01    0.00    1.35 v wire11307/A (BUF_X8)
     1  102.60    0.01    0.03    1.38 v wire11307/Z (BUF_X8)
                                         lce_lce_tr_resp_o[59] (net)
                  0.12    0.10    1.47 v lce_lce_tr_resp_o[59] (out)
                                  1.47   data arrival time

                          1.80    1.80   clock CLK (rise edge)
                          0.00    1.80   clock network delay (propagated)
                          0.00    1.80   clock reconvergence pessimism
                         -0.36    1.44   output external delay
                                  1.44   data required time
-----------------------------------------------------------------------------
                                  1.44   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                 -0.03   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: icache_1/lce.lce_cmd.state_r[0]$_SDFFCE_PP0P_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: lce_lce_tr_resp_o[59] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
     2   67.69    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    0.02 ^ clkbuf_regs_0_CLK/A (CLKBUF_X3)
     1    1.61    0.01    0.03    0.06 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    0.06 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   47.27    0.04    0.06    0.12 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.04    0.01    0.12 ^ clkbuf_1_1_0_clk_i_regs/A (CLKBUF_X3)
     4   57.78    0.04    0.08    0.21 ^ clkbuf_1_1_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk_i_regs (net)
                  0.04    0.00    0.21 ^ clkbuf_3_5_0_clk_i_regs/A (CLKBUF_X3)
     8   42.28    0.03    0.07    0.28 ^ clkbuf_3_5_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_5_0_clk_i_regs (net)
                  0.04    0.02    0.29 ^ clkbuf_6_40__f_clk_i_regs/A (CLKBUF_X3)
     8   34.22    0.03    0.07    0.36 ^ clkbuf_6_40__f_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_6_40__leaf_clk_i_regs (net)
                  0.03    0.00    0.36 ^ clkbuf_leaf_444_clk_i_regs/A (CLKBUF_X3)
     3    5.75    0.01    0.04    0.40 ^ clkbuf_leaf_444_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_444_clk_i_regs (net)
                  0.01    0.00    0.40 ^ icache_1/lce.lce_cmd.state_r[0]$_SDFFCE_PP0P_/CK (DFF_X1)
     2    4.77    0.01    0.10    0.49 ^ icache_1/lce.lce_cmd.state_r[0]$_SDFFCE_PP0P_/Q (DFF_X1)
                                         icache_1/lce.lce_cmd.state_r[0] (net)
                  0.01    0.00    0.49 ^ icache_1/_40326_/A (HA_X1)
     7   29.18    0.07    0.10    0.59 ^ icache_1/_40326_/CO (HA_X1)
                                         icache_1/_21252_[0] (net)
                  0.07    0.00    0.59 ^ icache_1/_25885_/A (INV_X2)
     2    7.60    0.02    0.02    0.61 v icache_1/_25885_/ZN (INV_X2)
                                         icache_1/_03834_ (net)
                  0.02    0.00    0.61 v icache_1/_26333_/A2 (NAND2_X4)
     5   61.67    0.03    0.04    0.65 ^ icache_1/_26333_/ZN (NAND2_X4)
                                         icache_1/_04159_ (net)
                  0.04    0.02    0.67 ^ place12917/A (BUF_X2)
     1   10.10    0.01    0.04    0.71 ^ place12917/Z (BUF_X2)
                                         net12917 (net)
                  0.01    0.00    0.71 ^ place12918/A (BUF_X2)
    16   52.04    0.06    0.08    0.79 ^ place12918/Z (BUF_X2)
                                         net12918 (net)
                  0.06    0.01    0.80 ^ place12930/A (BUF_X2)
    11   36.75    0.04    0.07    0.87 ^ place12930/Z (BUF_X2)
                                         net12930 (net)
                  0.04    0.00    0.87 ^ place12931/A (BUF_X4)
    17   60.53    0.03    0.05    0.92 ^ place12931/Z (BUF_X4)
                                         net12931 (net)
                  0.04    0.01    0.94 ^ place12939/A (BUF_X4)
    17   67.81    0.04    0.06    1.00 ^ place12939/Z (BUF_X4)
                                         net12939 (net)
                  0.04    0.01    1.01 ^ place12941/A (BUF_X4)
    18   76.63    0.04    0.07    1.08 ^ place12941/Z (BUF_X4)
                                         net12941 (net)
                  0.04    0.00    1.08 ^ place12942/A (BUF_X2)
    13   47.47    0.05    0.08    1.16 ^ place12942/Z (BUF_X2)
                                         net12942 (net)
                  0.05    0.00    1.16 ^ place12943/A (BUF_X4)
    21   90.11    0.05    0.07    1.24 ^ place12943/Z (BUF_X4)
                                         net12943 (net)
                  0.05    0.01    1.25 ^ place12945/A (BUF_X4)
    16   62.19    0.03    0.06    1.30 ^ place12945/Z (BUF_X4)
                                         net12945 (net)
                  0.03    0.00    1.30 ^ icache_1/_25315_/A1 (NOR2_X1)
     1    3.50    0.01    0.02    1.32 v icache_1/_25315_/ZN (NOR2_X1)
                                         net1860 (net)
                  0.01    0.00    1.32 v place12378/A (BUF_X2)
     1    9.09    0.01    0.03    1.35 v place12378/Z (BUF_X2)
                                         net12378 (net)
                  0.01    0.00    1.35 v wire11307/A (BUF_X8)
     1  102.60    0.01    0.03    1.38 v wire11307/Z (BUF_X8)
                                         lce_lce_tr_resp_o[59] (net)
                  0.12    0.10    1.47 v lce_lce_tr_resp_o[59] (out)
                                  1.47   data arrival time

                          1.80    1.80   clock CLK (rise edge)
                          0.00    1.80   clock network delay (propagated)
                          0.00    1.80   clock reconvergence pessimism
                         -0.36    1.44   output external delay
                                  1.44   data required time
-----------------------------------------------------------------------------
                                  1.44   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                 -0.03   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
icache_1/_37131_/ZN                    43.87   48.56   -4.69 (VIOLATED)
_10177_/ZN                             41.50   44.95   -3.45 (VIOLATED)
icache_1/_36782_/ZN                    43.87   45.96   -2.09 (VIOLATED)


==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.06262171268463135

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3154

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
-4.693711280822754

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
43.86899948120117

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1070

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 19

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 843

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: icache_1/addr_tv_r[20]$_SDFFCE_PP0P_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: bp_fe_pc_gen_1.pc_gen_icache_o[42]$_SDFFCE_PP0P_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock CLK (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.06    0.06 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
   0.06    0.12 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
   0.09    0.21 ^ clkbuf_1_1_0_clk_i_regs/Z (CLKBUF_X3)
   0.07    0.28 ^ clkbuf_3_5_0_clk_i_regs/Z (CLKBUF_X3)
   0.08    0.35 ^ clkbuf_6_42__f_clk_i_regs/Z (CLKBUF_X3)
   0.05    0.40 ^ clkbuf_leaf_448_clk_i_regs/Z (CLKBUF_X3)
   0.00    0.40 ^ icache_1/addr_tv_r[20]$_SDFFCE_PP0P_/CK (DFF_X1)
   0.11    0.51 ^ icache_1/addr_tv_r[20]$_SDFFCE_PP0P_/Q (DFF_X1)
   0.03    0.54 ^ place13557/Z (BUF_X2)
   0.03    0.56 ^ place13558/Z (BUF_X1)
   0.05    0.61 ^ icache_1/_25728_/ZN (XNOR2_X1)
   0.04    0.65 v icache_1/_22879_/ZN (NAND4_X2)
   0.14    0.78 ^ icache_1/_22881_/ZN (OAI33_X1)
   0.04    0.82 ^ place13031/Z (BUF_X8)
   0.02    0.85 v icache_1/_22911_/ZN (AOI21_X4)
   0.09    0.93 v icache_1/_22912_/Z (MUX2_X2)
   0.04    0.97 ^ icache_1/_22913_/ZN (NOR2_X4)
   0.03    1.00 ^ place12518/Z (BUF_X4)
   0.03    1.03 ^ place12521/Z (BUF_X1)
   0.03    1.07 ^ place12522/Z (BUF_X2)
   0.03    1.10 v icache_1/_22958_/ZN (NAND3_X2)
   0.04    1.13 v place12341/Z (BUF_X1)
   0.03    1.16 ^ icache_1/_23096_/ZN (NOR2_X1)
   0.03    1.19 v icache_1/_23097_/ZN (OAI22_X1)
   0.06    1.25 v icache_1/_23106_/Z (MUX2_X2)
   0.03    1.28 ^ _06221_/ZN (NOR2_X1)
   0.03    1.31 ^ place11953/Z (BUF_X2)
   0.04    1.35 v _06222_/ZN (NAND4_X4)
   0.04    1.39 v place11946/Z (BUF_X4)
   0.03    1.43 ^ _06223_/ZN (NOR2_X2)
   0.03    1.46 v _06251_/ZN (NAND2_X2)
   0.04    1.50 ^ _06257_/ZN (AOI21_X2)
   0.03    1.52 v _11562_/S (HA_X1)
   0.04    1.56 v place11757/Z (BUF_X1)
   0.05    1.61 ^ _08647_/ZN (AOI21_X1)
   0.04    1.64 v _08686_/ZN (NAND3_X2)
   0.09    1.73 ^ _08689_/ZN (AOI211_X2)
   0.03    1.77 v _08817_/ZN (OAI21_X2)
   0.05    1.81 ^ _09126_/ZN (AOI21_X2)
   0.03    1.84 v _09181_/ZN (OAI21_X1)
   0.06    1.90 ^ _09217_/ZN (NOR3_X1)
   0.02    1.92 v _09220_/ZN (AOI21_X1)
   0.06    1.98 v _09221_/Z (XOR2_X1)
   0.06    2.04 v _09224_/Z (MUX2_X1)
   0.06    2.09 v _09225_/Z (MUX2_X1)
   0.08    2.17 ^ _09226_/ZN (AOI221_X1)
   0.02    2.19 v _09228_/ZN (OAI21_X1)
   0.00    2.19 v bp_fe_pc_gen_1.pc_gen_icache_o[42]$_SDFFCE_PP0P_/D (DFF_X1)
           2.19   data arrival time

   1.80    1.80   clock CLK (rise edge)
   0.00    1.80   clock source latency
   0.00    1.80 ^ clk_i (in)
   0.06    1.86 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
   0.06    1.92 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
   0.09    2.01 ^ clkbuf_1_1_0_clk_i_regs/Z (CLKBUF_X3)
   0.08    2.09 ^ clkbuf_3_7_0_clk_i_regs/Z (CLKBUF_X3)
   0.07    2.16 ^ clkbuf_6_61__f_clk_i_regs/Z (CLKBUF_X3)
   0.05    2.21 ^ clkbuf_leaf_290_clk_i_regs/Z (CLKBUF_X3)
   0.00    2.21 ^ bp_fe_pc_gen_1.pc_gen_icache_o[42]$_SDFFCE_PP0P_/CK (DFF_X1)
   0.00    2.21   clock reconvergence pessimism
  -0.04    2.17   library setup time
           2.17   data required time
---------------------------------------------------------
           2.17   data required time
          -2.19   data arrival time
---------------------------------------------------------
          -0.02   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: icache_1/lce.lce_cmd_fifo.mem_1r1w.synth.mem[59]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: icache_1/tag_mem.macro_mem.mem
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock CLK (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.06    0.06 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
   0.06    0.12 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
   0.09    0.21 ^ clkbuf_1_1_0_clk_i_regs/Z (CLKBUF_X3)
   0.07    0.28 ^ clkbuf_3_5_0_clk_i_regs/Z (CLKBUF_X3)
   0.08    0.36 ^ clkbuf_6_46__f_clk_i_regs/Z (CLKBUF_X3)
   0.01    0.37 ^ icache_1/lce.lce_cmd_fifo.mem_1r1w.synth.mem[59]$_DFFE_PP_/CK (DFF_X1)
   0.10    0.47 v icache_1/lce.lce_cmd_fifo.mem_1r1w.synth.mem[59]$_DFFE_PP_/Q (DFF_X1)
   0.04    0.51 ^ icache_1/_23633_/ZN (AOI21_X4)
   0.02    0.53 v icache_1/_25526_/ZN (NOR2_X4)
   0.01    0.54 v icache_1/tag_mem.macro_mem.mem/wd_in[86] (fakeram45_64x96)
           0.54   data arrival time

   0.00    0.00   clock CLK (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.06    0.06 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
   0.03    0.08 ^ delaybuf_0_CLK/Z (CLKBUF_X3)
   0.03    0.11 ^ delaybuf_1_CLK/Z (CLKBUF_X3)
   0.03    0.14 ^ delaybuf_2_CLK/Z (CLKBUF_X3)
   0.05    0.19 ^ delaybuf_3_CLK/Z (CLKBUF_X3)
   0.12    0.31 ^ clkbuf_1_1__f_clk_i/Z (CLKBUF_X3)
   0.12    0.43 ^ clkbuf_leaf_2_clk_i/Z (CLKBUF_X3)
   0.02    0.44 ^ icache_1/tag_mem.macro_mem.mem/clk (fakeram45_64x96)
   0.00    0.44   clock reconvergence pessimism
   0.05    0.49   library hold time
           0.49   data required time
---------------------------------------------------------
           0.49   data required time
          -0.54   data arrival time
---------------------------------------------------------
           0.05   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.3591

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.4402

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.4746

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-0.0346

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-2.346399

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.94e-02   1.80e-03   3.35e-04   2.16e-02  13.3%
Combinational          1.65e-02   2.84e-02   1.10e-03   4.60e-02  28.3%
Clock                  6.03e-03   8.06e-03   4.52e-05   1.41e-02   8.7%
Macro                  7.34e-02   0.00e+00   7.60e-03   8.10e-02  49.8%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.15e-01   3.83e-02   9.08e-03   1.63e-01 100.0%
                          70.9%      23.5%       5.6%
