digraph "CFG for 'bmdma_prepare_buf' function" {
	label="CFG for 'bmdma_prepare_buf' function";

	Node0x558923bcf460 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ca3b3770",label="{entry:\l  %prd = alloca %struct.anon.23, align 4\l  call void @llvm.dbg.value(metadata %struct.IDEDMA* %dma, metadata !1429,\l... metadata !DIExpression()), !dbg !1456\l  call void @llvm.dbg.value(metadata i32 %limit, metadata !1430, metadata\l... !DIExpression()), !dbg !1456\l  call void @llvm.dbg.declare(metadata [0 x i8]* undef, metadata !1432,\l... metadata !DIExpression()), !dbg !1457\l  call void @llvm.dbg.value(metadata %struct.IDEDMA* %dma, metadata !1437,\l... metadata !DIExpression()), !dbg !1458\l  %0 = bitcast %struct.IDEDMA* %dma to %struct.BMDMAState*, !dbg !1459\l  call void @llvm.dbg.value(metadata %struct.BMDMAState* %0, metadata !1431,\l... metadata !DIExpression()), !dbg !1456\l  call void @llvm.dbg.value(metadata %struct.BMDMAState* %0, metadata !1460,\l... metadata !DIExpression()) #14, !dbg !1465\l  %bus.i = getelementptr inbounds %struct.IDEDMA, %struct.IDEDMA* %dma, i64 1,\l... i32 1, !dbg !1467\l  %1 = bitcast %struct.QEMUIOVector* %bus.i to %struct.IDEBus**, !dbg !1467\l  %2 = load %struct.IDEBus*, %struct.IDEBus** %1, align 16, !dbg !1467\l  %retry_unit.i = getelementptr inbounds %struct.IDEBus, %struct.IDEBus* %2,\l... i64 0, i32 12, !dbg !1467\l  %3 = load i8, i8* %retry_unit.i, align 4, !dbg !1467\l  %cmp.i = icmp eq i8 %3, -1, !dbg !1467\l  br i1 %cmp.i, label %if.else.i, label %bmdma_active_if.exit, !dbg !1470,\l... !prof !1471\l|{<s0>T|<s1>F}}"];
	Node0x558923bcf460:s0 -> Node0x558923b9bb40;
	Node0x558923bcf460:s1 -> Node0x558923b895b0;
	Node0x558923b9bb40 [shape=record,penwidth=3.0, style="filled", color="red", fillcolor="yellow",label="{if.else.i:                                        \l  tail call void @__assert_fail(i8* getelementptr inbounds ([38 x i8], [38 x\l... i8]* @.str.9, i64 0, i64 0), i8* getelementptr inbounds ([65 x i8], [65 x\l... i8]* @.str.10, i64 0, i64 0), i32 59, i8* getelementptr inbounds ([40 x i8],\l... [40 x i8]* @__PRETTY_FUNCTION__.bmdma_active_if, i64 0, i64 0)) #15, !dbg\l... !1467\l  unreachable, !dbg !1467\l}"];
	Node0x558923b895b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ca3b3770",label="{bmdma_active_if.exit:                             \l  %idx.ext.i = zext i8 %3 to i64, !dbg !1472\l  call void @llvm.dbg.value(metadata %struct.IDEState* undef, metadata !1439,\l... metadata !DIExpression()), !dbg !1456\l  %pci_dev2 = getelementptr inbounds %struct.IDEDMA, %struct.IDEDMA* %dma, i64\l... 10, i32 2, !dbg !1473\l  %4 = bitcast %struct.BlockAIOCB** %pci_dev2 to %struct.Object**, !dbg !1473\l  %5 = load %struct.Object*, %struct.Object** %4, align 16, !dbg !1473\l  %call3 = tail call %struct.Object*\l... @object_dynamic_cast_assert(%struct.Object* %5, i8* getelementptr inbounds\l... ([11 x i8], [11 x i8]* @.str.31, i64 0, i64 0), i8* getelementptr inbounds\l... ([13 x i8], [13 x i8]* @.str.7, i64 0, i64 0), i32 133, i8* getelementptr\l... inbounds ([18 x i8], [18 x i8]* @__func__.bmdma_prepare_buf, i64 0, i64 0))\l... #14, !dbg !1473\l  call void @llvm.dbg.value(metadata %struct.Object* %call3, metadata !1440,\l... metadata !DIExpression()), !dbg !1456\l  %6 = bitcast %struct.anon.23* %prd to i8*, !dbg !1474\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %6) #14, !dbg !1474\l  call void @llvm.dbg.declare(metadata %struct.anon.23* %prd, metadata !1441,\l... metadata !DIExpression()), !dbg !1475\l  %sg = getelementptr %struct.IDEBus, %struct.IDEBus* %2, i64 0, i32 3, i64\l... %idx.ext.i, i32 49, !dbg !1476\l  %nsector = getelementptr %struct.IDEBus, %struct.IDEBus* %2, i64 0, i32 3,\l... i64 %idx.ext.i, i32 17, !dbg !1477\l  %7 = load i32, i32* %nsector, align 4, !dbg !1477\l  %div = lshr i32 %7, 3, !dbg !1478\l  %add = add nuw nsw i32 %div, 1, !dbg !1479\l  call void @llvm.dbg.value(metadata %struct.QEMUSGList* %sg, metadata !1480,\l... metadata !DIExpression()) #14, !dbg !1488\l  call void @llvm.dbg.value(metadata %struct.Object* %call3, metadata !1486,\l... metadata !DIExpression()) #14, !dbg !1488\l  call void @llvm.dbg.value(metadata i32 %add, metadata !1487, metadata\l... !DIExpression()) #14, !dbg !1488\l  %call.i = tail call %struct.Object*\l... @object_dynamic_cast_assert(%struct.Object* %call3, i8* getelementptr\l... inbounds ([7 x i8], [7 x i8]* @.str.32, i64 0, i64 0), i8* getelementptr\l... inbounds ([65 x i8], [65 x i8]* @.str.33, i64 0, i64 0), i32 845, i8*\l... getelementptr inbounds ([20 x i8], [20 x i8]* @__func__.pci_dma_sglist_init,\l... i64 0, i64 0)) #14, !dbg !1490\l  %8 = bitcast %struct.Object* %call.i to %struct.DeviceState*, !dbg !1490\l  call void @llvm.dbg.value(metadata %struct.Object* %call3, metadata !1491,\l... metadata !DIExpression()) #14, !dbg !1496\l  %bus_master_as.i.i = getelementptr inbounds %struct.Object, %struct.Object*\l... %call3, i64 13, i32 4, !dbg !1498\l  %9 = bitcast %struct.Object** %bus_master_as.i.i to %struct.AddressSpace*,\l... !dbg !1498\l  tail call void @qemu_sglist_init(%struct.QEMUSGList* %sg,\l... %struct.DeviceState* %8, i32 %add, %struct.AddressSpace* nonnull %9) #14,\l... !dbg !1499\l  %io_buffer_size = getelementptr %struct.IDEBus, %struct.IDEBus* %2, i64 0,\l... i32 3, i64 %idx.ext.i, i32 48, !dbg !1500\l  store i32 0, i32* %io_buffer_size, align 8, !dbg !1501\l  %cur_prd_last = getelementptr inbounds %struct.BMDMAState,\l... %struct.BMDMAState* %0, i64 0, i32 6, !dbg !1502\l  %10 = getelementptr inbounds %struct.IDEDMA, %struct.IDEDMA* %dma, i64 1,\l... i32 1, i32 1, !dbg !1506\l  %cur_prd_len = getelementptr inbounds %struct.BMDMAState,\l... %struct.BMDMAState* %0, i64 0, i32 8, !dbg !1507\l  %addr = getelementptr inbounds %struct.BMDMAState, %struct.BMDMAState* %0,\l... i64 0, i32 3, !dbg !1508\l  %addr12 = getelementptr inbounds %struct.anon.23, %struct.anon.23* %prd, i64\l... 0, i32 0, !dbg !1509\l  %size15 = getelementptr inbounds %struct.anon.23, %struct.anon.23* %prd, i64\l... 0, i32 1, !dbg !1509\l  %11 = getelementptr inbounds %struct.IDEDMA, %struct.IDEDMA* %dma, i64 1,\l... i32 1, i32 2, i32 0, i32 0, !dbg !1509\l  %conv33 = sext i32 %limit to i64, !dbg !1510\l  %size35 = getelementptr %struct.IDEBus, %struct.IDEBus* %2, i64 0, i32 3,\l... i64 %idx.ext.i, i32 49, i32 3, !dbg !1510\l  br label %for.cond, !dbg !1511\l}"];
	Node0x558923b895b0 -> Node0x558923bd9a60;
	Node0x558923bd9a60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{for.cond:                                         \l  %12 = load i32, i32* %cur_prd_len, align 4, !dbg !1512\l  %cmp = icmp eq i32 %12, 0, !dbg !1513\l  br i1 %cmp, label %if.then, label %if.end28, !dbg !1514, !prof !1515\l|{<s0>T|<s1>F}}"];
	Node0x558923bd9a60:s0 -> Node0x558923bd9cb0;
	Node0x558923bd9a60:s1 -> Node0x558923bd9d20;
	Node0x558923bd9cb0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{if.then:                                          \l  %13 = load i32, i32* %cur_prd_last, align 4, !dbg !1502\l  %tobool = icmp eq i32 %13, 0, !dbg !1516\l  br i1 %tobool, label %lor.lhs.false, label %if.then5, !dbg !1517, !prof !1518\l|{<s0>T|<s1>F}}"];
	Node0x558923bd9cb0:s0 -> Node0x558923bda290;
	Node0x558923bd9cb0:s1 -> Node0x558923bda1d0;
	Node0x558923bda290 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{lor.lhs.false:                                    \l  %14 = load i32, i32* %10, align 8, !dbg !1506\l  %15 = load i32, i32* %addr, align 4, !dbg !1519\l  %sub = sub i32 %14, %15, !dbg !1520\l  %cmp4 = icmp ugt i32 %sub, 4095, !dbg !1521\l  br i1 %cmp4, label %if.then5, label %if.end28.thread, !dbg !1522, !prof !1523\l|{<s0>T|<s1>F}}"];
	Node0x558923bda290:s0 -> Node0x558923bda1d0;
	Node0x558923bda290:s1 -> Node0x558923babd80;
	Node0x558923bda1d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ca3b3770",label="{if.then5:                                         \l  call void @llvm.dbg.value(metadata %struct.IDEState* undef, metadata !1439,\l... metadata !DIExpression()), !dbg !1456\l  %16 = load i64, i64* %size35, align 8, !dbg !1524\l  %conv = trunc i64 %16 to i32, !dbg !1526\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %6) #14, !dbg !1527\l  ret i32 %conv, !dbg !1528\l}"];
	Node0x558923babd80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{if.end28.thread:                                  \l  %conv8 = zext i32 %14 to i64, !dbg !1529\l  call void @llvm.dbg.value(metadata %struct.Object* %call3, metadata !1530,\l... metadata !DIExpression()) #14, !dbg !1538\l  call void @llvm.dbg.value(metadata i64 %conv8, metadata !1535, metadata\l... !DIExpression()) #14, !dbg !1538\l  call void @llvm.dbg.value(metadata i8* %6, metadata !1536, metadata\l... !DIExpression()) #14, !dbg !1538\l  call void @llvm.dbg.value(metadata i64 8, metadata !1537, metadata\l... !DIExpression()) #14, !dbg !1538\l  call void @llvm.dbg.value(metadata %struct.Object* %call3, metadata !1540,\l... metadata !DIExpression()) #14, !dbg !1550\l  call void @llvm.dbg.value(metadata i64 %conv8, metadata !1546, metadata\l... !DIExpression()) #14, !dbg !1550\l  call void @llvm.dbg.value(metadata i8* %6, metadata !1547, metadata\l... !DIExpression()) #14, !dbg !1550\l  call void @llvm.dbg.value(metadata i64 8, metadata !1548, metadata\l... !DIExpression()) #14, !dbg !1550\l  call void @llvm.dbg.value(metadata i32 0, metadata !1549, metadata\l... !DIExpression()) #14, !dbg !1550\l  call void @llvm.dbg.value(metadata %struct.Object* %call3, metadata !1491,\l... metadata !DIExpression()) #14, !dbg !1552\l  call void @llvm.dbg.value(metadata %struct.AddressSpace* %9, metadata !1554,\l... metadata !DIExpression()) #14, !dbg !1563\l  call void @llvm.dbg.value(metadata i64 %conv8, metadata !1559, metadata\l... !DIExpression()) #14, !dbg !1563\l  call void @llvm.dbg.value(metadata i8* %6, metadata !1560, metadata\l... !DIExpression()) #14, !dbg !1563\l  call void @llvm.dbg.value(metadata i64 8, metadata !1561, metadata\l... !DIExpression()) #14, !dbg !1563\l  call void @llvm.dbg.value(metadata i32 0, metadata !1562, metadata\l... !DIExpression()) #14, !dbg !1563\l  call void @llvm.dbg.value(metadata %struct.AddressSpace* undef, metadata\l... !1565, metadata !DIExpression()) #14, !dbg !1571\l  call void @llvm.dbg.value(metadata i32 undef, metadata !1570, metadata\l... !DIExpression()) #14, !dbg !1571\l  call void asm sideeffect \"\", \"~\{memory\},~\{dirflag\},~\{fpsr\},~\{flags\}\"() #14,\l... !dbg !1573, !srcloc !1576\l  fence seq_cst, !dbg !1577\l  call void @llvm.dbg.value(metadata %struct.AddressSpace* %9, metadata !1578,\l... metadata !DIExpression()) #14, !dbg !1585\l  call void @llvm.dbg.value(metadata i64 %conv8, metadata !1581, metadata\l... !DIExpression()) #14, !dbg !1585\l  call void @llvm.dbg.value(metadata i8* %6, metadata !1582, metadata\l... !DIExpression()) #14, !dbg !1585\l  call void @llvm.dbg.value(metadata i64 8, metadata !1583, metadata\l... !DIExpression()) #14, !dbg !1585\l  call void @llvm.dbg.value(metadata i32 0, metadata !1584, metadata\l... !DIExpression()) #14, !dbg !1585\l  %call.i.i.i.i = call i32 @address_space_rw(%struct.AddressSpace* nonnull %9,\l... i64 %conv8, i32 1, i8* nonnull %6, i64 8, i1 zeroext false) #14, !dbg !1587\l  %17 = load i32, i32* %10, align 8, !dbg !1588\l  %add11 = add i32 %17, 8, !dbg !1588\l  store i32 %add11, i32* %10, align 8, !dbg !1588\l  %18 = load i32, i32* %size15, align 4, !dbg !1589\l  %and = and i32 %18, 65534, !dbg !1590\l  call void @llvm.dbg.value(metadata i32 %and, metadata !1447, metadata\l... !DIExpression()), !dbg !1456\l  %cmp19 = icmp eq i32 %and, 0, !dbg !1591\l  %spec.store.select = select i1 %cmp19, i32 65536, i32 %and, !dbg !1593,\l... !prof !1594\l  call void @llvm.dbg.value(metadata i32 %spec.store.select, metadata !1447,\l... metadata !DIExpression()), !dbg !1456\l  store i32 %spec.store.select, i32* %cur_prd_len, align 4, !dbg !1595\l  %19 = load i32, i32* %addr12, align 4, !dbg !1596\l  store i32 %19, i32* %11, align 16, !dbg !1597\l  %and26 = and i32 %18, -2147483648, !dbg !1598\l  store i32 %and26, i32* %cur_prd_last, align 4, !dbg !1599\l  call void @llvm.dbg.value(metadata i32 %12, metadata !1446, metadata\l... !DIExpression()), !dbg !1456\l  br label %if.then32, !dbg !1600\l}"];
	Node0x558923babd80 -> Node0x558923bdebf0;
	Node0x558923bd9d20 [shape=record,penwidth=3.0, color="red",label="{if.end28:                                         \l  call void @llvm.dbg.value(metadata i32 %12, metadata !1446, metadata\l... !DIExpression()), !dbg !1456\l  %cmp30 = icmp sgt i32 %12, 0, !dbg !1601\l  br i1 %cmp30, label %if.then32, label %for.cond.backedge, !dbg !1600, !prof\l... !1602\l|{<s0>T|<s1>F}}"];
	Node0x558923bd9d20:s0 -> Node0x558923bdebf0;
	Node0x558923bd9d20:s1 -> Node0x558923bd5e00;
	Node0x558923bdebf0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{if.then32:                                        \l  %20 = phi i32 [ %spec.store.select, %if.end28.thread ], [ %12, %if.end28 ]\l  %21 = load i64, i64* %size35, align 8, !dbg !1603\l  %sub36 = sub i64 %conv33, %21, !dbg !1603\l  %conv38 = zext i32 %20 to i64, !dbg !1603\l  %cmp39 = icmp ult i64 %sub36, %conv38, !dbg !1603\l  %sub36.conv38 = select i1 %cmp39, i64 %sub36, i64 %conv38, !dbg !1603, !prof\l... !1523\l  call void @llvm.dbg.value(metadata i64 %sub36.conv38, metadata !1448,\l... metadata !DIExpression()), !dbg !1510\l  %tobool47 = icmp eq i64 %sub36.conv38, 0, !dbg !1604\l  br i1 %tobool47, label %if.end52, label %if.then48, !dbg !1606, !prof !1523\l|{<s0>T|<s1>F}}"];
	Node0x558923bdebf0:s0 -> Node0x558923be0800;
	Node0x558923bdebf0:s1 -> Node0x558923be0790;
	Node0x558923be0790 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{if.then48:                                        \l  %22 = load i32, i32* %11, align 16, !dbg !1607\l  %conv51 = zext i32 %22 to i64, !dbg !1609\l  call void @qemu_sglist_add(%struct.QEMUSGList* nonnull %sg, i64 %conv51, i64\l... %sub36.conv38) #14, !dbg !1610\l  %.pre = load i32, i32* %cur_prd_len, align 4, !dbg !1611\l  br label %if.end52, !dbg !1612\l}"];
	Node0x558923be0790 -> Node0x558923be0800;
	Node0x558923be0800 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{if.end52:                                         \l  %23 = phi i32 [ %20, %if.then32 ], [ %.pre, %if.then48 ], !dbg !1611\l  %24 = load i32, i32* %11, align 16, !dbg !1613\l  %add54 = add i32 %24, %20, !dbg !1613\l  store i32 %add54, i32* %11, align 16, !dbg !1613\l  %sub56 = sub i32 %23, %20, !dbg !1611\l  store i32 %sub56, i32* %cur_prd_len, align 4, !dbg !1611\l  %25 = load i32, i32* %io_buffer_size, align 8, !dbg !1614\l  %add58 = add i32 %25, %20, !dbg !1614\l  store i32 %add58, i32* %io_buffer_size, align 8, !dbg !1614\l  br label %for.cond.backedge, !dbg !1615\l}"];
	Node0x558923be0800 -> Node0x558923bd5e00;
	Node0x558923bd5e00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{for.cond.backedge:                                \l  br label %for.cond, !dbg !1512, !llvm.loop !1616\l}"];
	Node0x558923bd5e00 -> Node0x558923bd9a60;
}
