/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Mar 10 09:36:57 2015
 *                 Full Compile MD5 Checksum  283335a9f9b39f3b588b04c7b60c5ff3
 *                     (minus title and desc)
 *                 MD5 Checksum               241d7af91b1c4184b3f0cfa9382cdd95
 *
 * Compiled with:  RDB Utility                unknown
 *                 RDB.pm                     15839
 *                 generate_int_id.pl         1.0
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#include "bchp.h"
#include "bchp_xpt_rave_tsio_dma_end_cx00_31_l2_intr.h"

#ifndef BCHP_INT_ID_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_H__
#define BCHP_INT_ID_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_H__

#define BCHP_INT_ID_RAVE_CX_00_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_00_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_01_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_01_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_02_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_02_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_03_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_03_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_04_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_04_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_05_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_05_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_06_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_06_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_07_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_07_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_08_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_08_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_09_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_09_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_10_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_10_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_11_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_11_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_12_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_12_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_13_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_13_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_14_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_14_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_15_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_15_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_16_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_16_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_17_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_17_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_18_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_18_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_19_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_19_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_20_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_20_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_21_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_21_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_22_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_22_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_23_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_23_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_24_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_24_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_25_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_25_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_26_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_26_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_27_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_27_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_28_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_28_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_29_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_29_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_30_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_30_INTR_SHIFT)
#define BCHP_INT_ID_RAVE_CX_31_INTR           BCHP_INT_ID_CREATE(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31_RAVE_CX_31_INTR_SHIFT)

#endif /* #ifndef BCHP_INT_ID_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_H__ */

/* End of File */
