{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 16:04:39 2019 " "Info: Processing started: Tue Apr 16 16:04:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TFF_SD -c TFF_SD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TFF_SD -c TFF_SD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 27 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register fstate.s1 fstate.s1 450.05 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 450.05 MHz between source register \"fstate.s1\" and destination register \"fstate.s1\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fstate.s1 1 REG LCFF_X31_Y35_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 2; REG Node = 'fstate.s1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fstate.s1 } "NODE_NAME" } } { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns reg_fstate.s1~0 2 COMB LCCOMB_X31_Y35_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; COMB Node = 'reg_fstate.s1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { fstate.s1 reg_fstate.s1~0 } "NODE_NAME" } } { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns fstate.s1 3 REG LCFF_X31_Y35_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 2; REG Node = 'fstate.s1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reg_fstate.s1~0 fstate.s1 } "NODE_NAME" } } { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { fstate.s1 reg_fstate.s1~0 fstate.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { fstate.s1 {} reg_fstate.s1~0 {} fstate.s1 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.178 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns clock 1 CLK PIN_A8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_A8; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.537 ns) 3.178 ns fstate.s1 2 REG LCFF_X31_Y35_N1 2 " "Info: 2: + IC(1.791 ns) + CELL(0.537 ns) = 3.178 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 2; REG Node = 'fstate.s1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { clock fstate.s1 } "NODE_NAME" } } { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 43.64 % ) " "Info: Total cell delay = 1.387 ns ( 43.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.791 ns ( 56.36 % ) " "Info: Total interconnect delay = 1.791 ns ( 56.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clock fstate.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clock {} clock~combout {} fstate.s1 {} } { 0.000ns 0.000ns 1.791ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.178 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns clock 1 CLK PIN_A8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_A8; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.537 ns) 3.178 ns fstate.s1 2 REG LCFF_X31_Y35_N1 2 " "Info: 2: + IC(1.791 ns) + CELL(0.537 ns) = 3.178 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 2; REG Node = 'fstate.s1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { clock fstate.s1 } "NODE_NAME" } } { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 43.64 % ) " "Info: Total cell delay = 1.387 ns ( 43.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.791 ns ( 56.36 % ) " "Info: Total interconnect delay = 1.791 ns ( 56.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clock fstate.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clock {} clock~combout {} fstate.s1 {} } { 0.000ns 0.000ns 1.791ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clock fstate.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clock {} clock~combout {} fstate.s1 {} } { 0.000ns 0.000ns 1.791ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { fstate.s1 reg_fstate.s1~0 fstate.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { fstate.s1 {} reg_fstate.s1~0 {} fstate.s1 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clock fstate.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clock {} clock~combout {} fstate.s1 {} } { 0.000ns 0.000ns 1.791ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fstate.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { fstate.s1 {} } {  } {  } "" } } { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 43 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "fstate.s1 t clock -1.067 ns register " "Info: tsu for register \"fstate.s1\" (data pin = \"t\", clock pin = \"clock\") is -1.067 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.147 ns + Longest pin register " "Info: + Longest pin to register delay is 2.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns t 1 PIN PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 't'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { t } "NODE_NAME" } } { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.438 ns) 2.063 ns reg_fstate.s1~0 2 COMB LCCOMB_X31_Y35_N0 1 " "Info: 2: + IC(0.646 ns) + CELL(0.438 ns) = 2.063 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; COMB Node = 'reg_fstate.s1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { t reg_fstate.s1~0 } "NODE_NAME" } } { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.147 ns fstate.s1 3 REG LCFF_X31_Y35_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.147 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 2; REG Node = 'fstate.s1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reg_fstate.s1~0 fstate.s1 } "NODE_NAME" } } { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.501 ns ( 69.91 % ) " "Info: Total cell delay = 1.501 ns ( 69.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.646 ns ( 30.09 % ) " "Info: Total interconnect delay = 0.646 ns ( 30.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { t reg_fstate.s1~0 fstate.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.147 ns" { t {} t~combout {} reg_fstate.s1~0 {} fstate.s1 {} } { 0.000ns 0.000ns 0.646ns 0.000ns } { 0.000ns 0.979ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.178 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns clock 1 CLK PIN_A8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_A8; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.537 ns) 3.178 ns fstate.s1 2 REG LCFF_X31_Y35_N1 2 " "Info: 2: + IC(1.791 ns) + CELL(0.537 ns) = 3.178 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 2; REG Node = 'fstate.s1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { clock fstate.s1 } "NODE_NAME" } } { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 43.64 % ) " "Info: Total cell delay = 1.387 ns ( 43.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.791 ns ( 56.36 % ) " "Info: Total interconnect delay = 1.791 ns ( 56.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clock fstate.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clock {} clock~combout {} fstate.s1 {} } { 0.000ns 0.000ns 1.791ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { t reg_fstate.s1~0 fstate.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.147 ns" { t {} t~combout {} reg_fstate.s1~0 {} fstate.s1 {} } { 0.000ns 0.000ns 0.646ns 0.000ns } { 0.000ns 0.979ns 0.438ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clock fstate.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clock {} clock~combout {} fstate.s1 {} } { 0.000ns 0.000ns 1.791ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock q fstate.s1 7.509 ns register " "Info: tco from clock \"clock\" to destination pin \"q\" through register \"fstate.s1\" is 7.509 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.178 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns clock 1 CLK PIN_A8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_A8; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.537 ns) 3.178 ns fstate.s1 2 REG LCFF_X31_Y35_N1 2 " "Info: 2: + IC(1.791 ns) + CELL(0.537 ns) = 3.178 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 2; REG Node = 'fstate.s1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { clock fstate.s1 } "NODE_NAME" } } { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 43.64 % ) " "Info: Total cell delay = 1.387 ns ( 43.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.791 ns ( 56.36 % ) " "Info: Total interconnect delay = 1.791 ns ( 56.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clock fstate.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clock {} clock~combout {} fstate.s1 {} } { 0.000ns 0.000ns 1.791ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.081 ns + Longest register pin " "Info: + Longest register to pin delay is 4.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fstate.s1 1 REG LCFF_X31_Y35_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 2; REG Node = 'fstate.s1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fstate.s1 } "NODE_NAME" } } { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.420 ns) 0.723 ns q~0 2 COMB LCCOMB_X31_Y35_N10 1 " "Info: 2: + IC(0.303 ns) + CELL(0.420 ns) = 0.723 ns; Loc. = LCCOMB_X31_Y35_N10; Fanout = 1; COMB Node = 'q~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.723 ns" { fstate.s1 q~0 } "NODE_NAME" } } { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(2.788 ns) 4.081 ns q 3 PIN PIN_B12 0 " "Info: 3: + IC(0.570 ns) + CELL(2.788 ns) = 4.081 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.358 ns" { q~0 q } "NODE_NAME" } } { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.208 ns ( 78.61 % ) " "Info: Total cell delay = 3.208 ns ( 78.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.873 ns ( 21.39 % ) " "Info: Total interconnect delay = 0.873 ns ( 21.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.081 ns" { fstate.s1 q~0 q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.081 ns" { fstate.s1 {} q~0 {} q {} } { 0.000ns 0.303ns 0.570ns } { 0.000ns 0.420ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clock fstate.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clock {} clock~combout {} fstate.s1 {} } { 0.000ns 0.000ns 1.791ns } { 0.000ns 0.850ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.081 ns" { fstate.s1 q~0 q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.081 ns" { fstate.s1 {} q~0 {} q {} } { 0.000ns 0.303ns 0.570ns } { 0.000ns 0.420ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset q 5.259 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"q\" is 5.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns reset 1 PIN PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; PIN Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.275 ns) 1.901 ns q~0 2 COMB LCCOMB_X31_Y35_N10 1 " "Info: 2: + IC(0.647 ns) + CELL(0.275 ns) = 1.901 ns; Loc. = LCCOMB_X31_Y35_N10; Fanout = 1; COMB Node = 'q~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { reset q~0 } "NODE_NAME" } } { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(2.788 ns) 5.259 ns q 3 PIN PIN_B12 0 " "Info: 3: + IC(0.570 ns) + CELL(2.788 ns) = 5.259 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.358 ns" { q~0 q } "NODE_NAME" } } { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.042 ns ( 76.86 % ) " "Info: Total cell delay = 4.042 ns ( 76.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.217 ns ( 23.14 % ) " "Info: Total interconnect delay = 1.217 ns ( 23.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.259 ns" { reset q~0 q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.259 ns" { reset {} reset~combout {} q~0 {} q {} } { 0.000ns 0.000ns 0.647ns 0.570ns } { 0.000ns 0.979ns 0.275ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "fstate.s1 reset clock 1.363 ns register " "Info: th for register \"fstate.s1\" (data pin = \"reset\", clock pin = \"clock\") is 1.363 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.178 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns clock 1 CLK PIN_A8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_A8; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.537 ns) 3.178 ns fstate.s1 2 REG LCFF_X31_Y35_N1 2 " "Info: 2: + IC(1.791 ns) + CELL(0.537 ns) = 3.178 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 2; REG Node = 'fstate.s1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { clock fstate.s1 } "NODE_NAME" } } { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 43.64 % ) " "Info: Total cell delay = 1.387 ns ( 43.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.791 ns ( 56.36 % ) " "Info: Total interconnect delay = 1.791 ns ( 56.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clock fstate.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clock {} clock~combout {} fstate.s1 {} } { 0.000ns 0.000ns 1.791ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 43 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.081 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns reset 1 PIN PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; PIN Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.376 ns) 1.997 ns reg_fstate.s1~0 2 COMB LCCOMB_X31_Y35_N0 1 " "Info: 2: + IC(0.642 ns) + CELL(0.376 ns) = 1.997 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; COMB Node = 'reg_fstate.s1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { reset reg_fstate.s1~0 } "NODE_NAME" } } { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.081 ns fstate.s1 3 REG LCFF_X31_Y35_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.081 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 2; REG Node = 'fstate.s1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reg_fstate.s1~0 fstate.s1 } "NODE_NAME" } } { "TFF_SD.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/TFF_SD/TFF_SD.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.439 ns ( 69.15 % ) " "Info: Total cell delay = 1.439 ns ( 69.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.642 ns ( 30.85 % ) " "Info: Total interconnect delay = 0.642 ns ( 30.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { reset reg_fstate.s1~0 fstate.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.081 ns" { reset {} reset~combout {} reg_fstate.s1~0 {} fstate.s1 {} } { 0.000ns 0.000ns 0.642ns 0.000ns } { 0.000ns 0.979ns 0.376ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clock fstate.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clock {} clock~combout {} fstate.s1 {} } { 0.000ns 0.000ns 1.791ns } { 0.000ns 0.850ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { reset reg_fstate.s1~0 fstate.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.081 ns" { reset {} reset~combout {} reg_fstate.s1~0 {} fstate.s1 {} } { 0.000ns 0.000ns 0.642ns 0.000ns } { 0.000ns 0.979ns 0.376ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 16:04:39 2019 " "Info: Processing ended: Tue Apr 16 16:04:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
