<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › mmc › dw_mmc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>dw_mmc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Synopsys DesignWare Multimedia Card Interface driver</span>
<span class="cm"> *  (Based on NXP driver for lpc 31xx)</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009 NXP Semiconductors</span>
<span class="cm"> * Copyright (C) 2009, 2010 Imagination Technologies Ltd.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef LINUX_MMC_DW_MMC_H</span>
<span class="cp">#define LINUX_MMC_DW_MMC_H</span>

<span class="cp">#include &lt;linux/scatterlist.h&gt;</span>

<span class="cp">#define MAX_MCI_SLOTS	2</span>

<span class="k">enum</span> <span class="n">dw_mci_state</span> <span class="p">{</span>
	<span class="n">STATE_IDLE</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">STATE_SENDING_CMD</span><span class="p">,</span>
	<span class="n">STATE_SENDING_DATA</span><span class="p">,</span>
	<span class="n">STATE_DATA_BUSY</span><span class="p">,</span>
	<span class="n">STATE_SENDING_STOP</span><span class="p">,</span>
	<span class="n">STATE_DATA_ERROR</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">EVENT_CMD_COMPLETE</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">EVENT_XFER_COMPLETE</span><span class="p">,</span>
	<span class="n">EVENT_DATA_COMPLETE</span><span class="p">,</span>
	<span class="n">EVENT_DATA_ERROR</span><span class="p">,</span>
	<span class="n">EVENT_XFER_ERROR</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mmc_data</span><span class="p">;</span>

<span class="cm">/**</span>
<span class="cm"> * struct dw_mci - MMC controller state shared between all slots</span>
<span class="cm"> * @lock: Spinlock protecting the queue and associated data.</span>
<span class="cm"> * @regs: Pointer to MMIO registers.</span>
<span class="cm"> * @sg: Scatterlist entry currently being processed by PIO code, if any.</span>
<span class="cm"> * @sg_miter: PIO mapping scatterlist iterator.</span>
<span class="cm"> * @cur_slot: The slot which is currently using the controller.</span>
<span class="cm"> * @mrq: The request currently being processed on @cur_slot,</span>
<span class="cm"> *	or NULL if the controller is idle.</span>
<span class="cm"> * @cmd: The command currently being sent to the card, or NULL.</span>
<span class="cm"> * @data: The data currently being transferred, or NULL if no data</span>
<span class="cm"> *	transfer is in progress.</span>
<span class="cm"> * @use_dma: Whether DMA channel is initialized or not.</span>
<span class="cm"> * @using_dma: Whether DMA is in use for the current transfer.</span>
<span class="cm"> * @sg_dma: Bus address of DMA buffer.</span>
<span class="cm"> * @sg_cpu: Virtual address of DMA buffer.</span>
<span class="cm"> * @dma_ops: Pointer to platform-specific DMA callbacks.</span>
<span class="cm"> * @cmd_status: Snapshot of SR taken upon completion of the current</span>
<span class="cm"> *	command. Only valid when EVENT_CMD_COMPLETE is pending.</span>
<span class="cm"> * @data_status: Snapshot of SR taken upon completion of the current</span>
<span class="cm"> *	data transfer. Only valid when EVENT_DATA_COMPLETE or</span>
<span class="cm"> *	EVENT_DATA_ERROR is pending.</span>
<span class="cm"> * @stop_cmdr: Value to be loaded into CMDR when the stop command is</span>
<span class="cm"> *	to be sent.</span>
<span class="cm"> * @dir_status: Direction of current transfer.</span>
<span class="cm"> * @tasklet: Tasklet running the request state machine.</span>
<span class="cm"> * @card_tasklet: Tasklet handling card detect.</span>
<span class="cm"> * @pending_events: Bitmask of events flagged by the interrupt handler</span>
<span class="cm"> *	to be processed by the tasklet.</span>
<span class="cm"> * @completed_events: Bitmask of events which the state machine has</span>
<span class="cm"> *	processed.</span>
<span class="cm"> * @state: Tasklet state.</span>
<span class="cm"> * @queue: List of slots waiting for access to the controller.</span>
<span class="cm"> * @bus_hz: The rate of @mck in Hz. This forms the basis for MMC bus</span>
<span class="cm"> *	rate and timeout calculations.</span>
<span class="cm"> * @current_speed: Configured rate of the controller.</span>
<span class="cm"> * @num_slots: Number of slots available.</span>
<span class="cm"> * @verid: Denote Version ID.</span>
<span class="cm"> * @data_offset: Set the offset of DATA register according to VERID.</span>
<span class="cm"> * @dev: Device associated with the MMC controller.</span>
<span class="cm"> * @pdata: Platform data associated with the MMC controller.</span>
<span class="cm"> * @slot: Slots sharing this MMC controller.</span>
<span class="cm"> * @fifo_depth: depth of FIFO.</span>
<span class="cm"> * @data_shift: log2 of FIFO item size.</span>
<span class="cm"> * @part_buf_start: Start index in part_buf.</span>
<span class="cm"> * @part_buf_count: Bytes of partial data in part_buf.</span>
<span class="cm"> * @part_buf: Simple buffer for partial fifo reads/writes.</span>
<span class="cm"> * @push_data: Pointer to FIFO push function.</span>
<span class="cm"> * @pull_data: Pointer to FIFO pull function.</span>
<span class="cm"> * @quirks: Set of quirks that apply to specific versions of the IP.</span>
<span class="cm"> * @irq_flags: The flags to be passed to request_irq.</span>
<span class="cm"> * @irq: The irq value to be passed to request_irq.</span>
<span class="cm"> *</span>
<span class="cm"> * Locking</span>
<span class="cm"> * =======</span>
<span class="cm"> *</span>
<span class="cm"> * @lock is a softirq-safe spinlock protecting @queue as well as</span>
<span class="cm"> * @cur_slot, @mrq and @state. These must always be updated</span>
<span class="cm"> * at the same time while holding @lock.</span>
<span class="cm"> *</span>
<span class="cm"> * The @mrq field of struct dw_mci_slot is also protected by @lock,</span>
<span class="cm"> * and must always be written at the same time as the slot is added to</span>
<span class="cm"> * @queue.</span>
<span class="cm"> *</span>
<span class="cm"> * @pending_events and @completed_events are accessed using atomic bit</span>
<span class="cm"> * operations, so they don&#39;t need any locking.</span>
<span class="cm"> *</span>
<span class="cm"> * None of the fields touched by the interrupt handler need any</span>
<span class="cm"> * locking. However, ordering is important: Before EVENT_DATA_ERROR or</span>
<span class="cm"> * EVENT_DATA_COMPLETE is set in @pending_events, all data-related</span>
<span class="cm"> * interrupts must be disabled and @data_status updated with a</span>
<span class="cm"> * snapshot of SR. Similarly, before EVENT_CMD_COMPLETE is set, the</span>
<span class="cm"> * CMDRDY interrupt must be disabled and @cmd_status updated with a</span>
<span class="cm"> * snapshot of SR, and before EVENT_XFER_COMPLETE can be set, the</span>
<span class="cm"> * bytes_xfered field of @data must be written. This is ensured by</span>
<span class="cm"> * using barriers.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">dw_mci</span> <span class="p">{</span>
	<span class="n">spinlock_t</span>		<span class="n">lock</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">regs</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">scatterlist</span>	<span class="o">*</span><span class="n">sg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sg_mapping_iter</span>	<span class="n">sg_miter</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">dw_mci_slot</span>	<span class="o">*</span><span class="n">cur_slot</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mmc_request</span>	<span class="o">*</span><span class="n">mrq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mmc_command</span>	<span class="o">*</span><span class="n">cmd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mmc_data</span>		<span class="o">*</span><span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">workqueue_struct</span>	<span class="o">*</span><span class="n">card_workqueue</span><span class="p">;</span>

	<span class="cm">/* DMA interface members*/</span>
	<span class="kt">int</span>			<span class="n">use_dma</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">using_dma</span><span class="p">;</span>

	<span class="n">dma_addr_t</span>		<span class="n">sg_dma</span><span class="p">;</span>
	<span class="kt">void</span>			<span class="o">*</span><span class="n">sg_cpu</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dw_mci_dma_ops</span>	<span class="o">*</span><span class="n">dma_ops</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_MMC_DW_IDMAC</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">ring_size</span><span class="p">;</span>
<span class="cp">#else</span>
	<span class="k">struct</span> <span class="n">dw_mci_dma_data</span>	<span class="o">*</span><span class="n">dma_data</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span>			<span class="n">cmd_status</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">data_status</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">stop_cmdr</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">dir_status</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tasklet_struct</span>	<span class="n">tasklet</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">work_struct</span>	<span class="n">card_work</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">pending_events</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">completed_events</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">dw_mci_state</span>	<span class="n">state</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">queue</span><span class="p">;</span>

	<span class="n">u32</span>			<span class="n">bus_hz</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">current_speed</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">num_slots</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">fifoth_val</span><span class="p">;</span>
	<span class="n">u16</span>			<span class="n">verid</span><span class="p">;</span>
	<span class="n">u16</span>			<span class="n">data_offset</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device</span>		<span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dw_mci_board</span>	<span class="o">*</span><span class="n">pdata</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dw_mci_slot</span>	<span class="o">*</span><span class="n">slot</span><span class="p">[</span><span class="n">MAX_MCI_SLOTS</span><span class="p">];</span>

	<span class="cm">/* FIFO push and pull */</span>
	<span class="kt">int</span>			<span class="n">fifo_depth</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">data_shift</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">part_buf_start</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">part_buf_count</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="n">u16</span>		<span class="n">part_buf16</span><span class="p">;</span>
		<span class="n">u32</span>		<span class="n">part_buf32</span><span class="p">;</span>
		<span class="n">u64</span>		<span class="n">part_buf</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">push_data</span><span class="p">)(</span><span class="k">struct</span> <span class="n">dw_mci</span> <span class="o">*</span><span class="n">host</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cnt</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">pull_data</span><span class="p">)(</span><span class="k">struct</span> <span class="n">dw_mci</span> <span class="o">*</span><span class="n">host</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cnt</span><span class="p">);</span>

	<span class="cm">/* Workaround flags */</span>
	<span class="n">u32</span>			<span class="n">quirks</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">regulator</span>	<span class="o">*</span><span class="n">vmmc</span><span class="p">;</span>	<span class="cm">/* Power regulator */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">irq_flags</span><span class="p">;</span> <span class="cm">/* IRQ flags */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">irq</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* DMA ops for Internal/External DMAC interface */</span>
<span class="k">struct</span> <span class="n">dw_mci_dma_ops</span> <span class="p">{</span>
	<span class="cm">/* DMA Ops */</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">init</span><span class="p">)(</span><span class="k">struct</span> <span class="n">dw_mci</span> <span class="o">*</span><span class="n">host</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">start</span><span class="p">)(</span><span class="k">struct</span> <span class="n">dw_mci</span> <span class="o">*</span><span class="n">host</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sg_len</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">complete</span><span class="p">)(</span><span class="k">struct</span> <span class="n">dw_mci</span> <span class="o">*</span><span class="n">host</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">stop</span><span class="p">)(</span><span class="k">struct</span> <span class="n">dw_mci</span> <span class="o">*</span><span class="n">host</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">cleanup</span><span class="p">)(</span><span class="k">struct</span> <span class="n">dw_mci</span> <span class="o">*</span><span class="n">host</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">exit</span><span class="p">)(</span><span class="k">struct</span> <span class="n">dw_mci</span> <span class="o">*</span><span class="n">host</span><span class="p">);</span>
<span class="p">};</span>

<span class="cm">/* IP Quirks/flags. */</span>
<span class="cm">/* DTO fix for command transmission with IDMAC configured */</span>
<span class="cp">#define DW_MCI_QUIRK_IDMAC_DTO			BIT(0)</span>
<span class="cm">/* delay needed between retries on some 2.11a implementations */</span>
<span class="cp">#define DW_MCI_QUIRK_RETRY_DELAY		BIT(1)</span>
<span class="cm">/* High Speed Capable - Supports HS cards (up to 50MHz) */</span>
<span class="cp">#define DW_MCI_QUIRK_HIGHSPEED			BIT(2)</span>
<span class="cm">/* Unreliable card detection */</span>
<span class="cp">#define DW_MCI_QUIRK_BROKEN_CARD_DETECTION	BIT(3)</span>


<span class="k">struct</span> <span class="n">dma_pdata</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">block_settings</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">short</span>	<span class="n">max_segs</span><span class="p">;</span>	<span class="cm">/* see blk_queue_max_segments */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">max_blk_size</span><span class="p">;</span>	<span class="cm">/* maximum size of one mmc block */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">max_blk_count</span><span class="p">;</span>	<span class="cm">/* maximum number of blocks in one req*/</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">max_req_size</span><span class="p">;</span>	<span class="cm">/* maximum number of bytes in one req*/</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">max_seg_size</span><span class="p">;</span>	<span class="cm">/* see blk_queue_max_segment_size */</span>
<span class="p">};</span>

<span class="cm">/* Board platform data */</span>
<span class="k">struct</span> <span class="n">dw_mci_board</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">num_slots</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">quirks</span><span class="p">;</span> <span class="cm">/* Workaround / Quirk flags */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus_hz</span><span class="p">;</span> <span class="cm">/* Bus speed */</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">caps</span><span class="p">;</span>	<span class="cm">/* Capabilities */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">caps2</span><span class="p">;</span>	<span class="cm">/* More capabilities */</span>
	<span class="cm">/*</span>
<span class="cm">	 * Override fifo depth. If 0, autodetect it from the FIFOTH register,</span>
<span class="cm">	 * but note that this may not be reliable after a bootloader has used</span>
<span class="cm">	 * it.</span>
<span class="cm">	 */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fifo_depth</span><span class="p">;</span>

	<span class="cm">/* delay in mS before detecting cards after interrupt */</span>
	<span class="n">u32</span> <span class="n">detect_delay_ms</span><span class="p">;</span>

	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">init</span><span class="p">)(</span><span class="n">u32</span> <span class="n">slot_id</span><span class="p">,</span> <span class="n">irq_handler_t</span> <span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">get_ro</span><span class="p">)(</span><span class="n">u32</span> <span class="n">slot_id</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">get_cd</span><span class="p">)(</span><span class="n">u32</span> <span class="n">slot_id</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">get_ocr</span><span class="p">)(</span><span class="n">u32</span> <span class="n">slot_id</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">get_bus_wd</span><span class="p">)(</span><span class="n">u32</span> <span class="n">slot_id</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * Enable power to selected slot and set voltage to desired level.</span>
<span class="cm">	 * Voltage levels are specified using MMC_VDD_xxx defines defined</span>
<span class="cm">	 * in linux/mmc/host.h file.</span>
<span class="cm">	 */</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">setpower</span><span class="p">)(</span><span class="n">u32</span> <span class="n">slot_id</span><span class="p">,</span> <span class="n">u32</span> <span class="n">volt</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">exit</span><span class="p">)(</span><span class="n">u32</span> <span class="n">slot_id</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">select_slot</span><span class="p">)(</span><span class="n">u32</span> <span class="n">slot_id</span><span class="p">);</span>

	<span class="k">struct</span> <span class="n">dw_mci_dma_ops</span> <span class="o">*</span><span class="n">dma_ops</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_pdata</span> <span class="o">*</span><span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">block_settings</span> <span class="o">*</span><span class="n">blk_settings</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#endif </span><span class="cm">/* LINUX_MMC_DW_MMC_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
