# (C) Copyright Axelera AI 2024
# All Rights Reserved
# *** Axelera AI Confidential ***
#
# Description: Testlist for CVA6V
# Owner: Raymond Garcia <raymond.garcia@axelera.ai>

# ================================================================================
#                  Regression test list format
# --------------------------------------------------------------------------------
# test            : Assembly test name
# description     : Description of this test
# gen_opts        : Instruction generator options
# iterations      : Number of iterations of this test
# no_iss          : Enable/disable ISS simulator (Optional)
# gen_test        : Test name used by the instruction generator
# rtl_test        : RTL simulation test name
# cmp_opts        : Compile options passed to the instruction generator
# sim_opts        : Simulation options passed to the instruction generator
# no_post_compare : Enable/disable comparison of trace log and ISS log (Optional)
# compare_opts    : Options for the RTL & ISS trace comparison
# gcc_opts        : gcc compile options
# --------------------------------------------------------------------------------
# Base + Floating point + Vector

- test: cva6v_rag_Vi
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions, no VMSBC, VMADC
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VADD,VSUB,VRSUB,VWADDU,VWSUBU,VWADD,VWSUB,VZEXT_VF2,VZEXT_VF4,VZEXT_VF8,VSEXT_VF2,VSEXT_VF4,VSEXT_VF8,VADC,VSBC,VAND,VOR,VXOR,VSLL,VSRL,VSRA,VNSRL,VNSRA,VMSEQ,VMSNE,VMSLTU,VMSLT,VMSLEU,VMSLE,VMSGTU,VMSGT,VMINU,VMIN,VMAXU,VMAX,VMUL,VMULH,VMULHU,VMULHSU,VDIVU,VDIV,VREMU,VREM,VWMUL,VWMULU,VWMULSU,VMACC,VNMSAC,VMADD,VNMSUB,VWMACCU,VWMACC,VWMACCSU,VWMACCUS,VMERGE,VMV_V_V,VMV_V_X,VMV_V_I
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vadc
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VADC
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vadd
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VADD
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vand
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VAND
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vdiv
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VDIV
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vdivu
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VDIVU
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vmacc
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMACC
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vmadc
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMADC
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vmadd
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMADD
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vmax
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMAX
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vmaxu
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMAXU
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vmerge
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMERGE
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vmin
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMIN
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vminu
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMINU
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vmsbc
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMSBC
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vmseq
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMSEQ
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vmsgt
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMSGT
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vmsgtu
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMSGTU
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vmsle
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMSLE
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vmsleu
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMSLEU
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vmslt
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMSLT
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vmsltu
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMSLTU
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vmsne
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMSNE
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vmul
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMUL
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vmulh
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMULH
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vmulhsu
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMULHSU
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vmulhu
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMULHU
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vmv_v_i
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMV_V_I
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vmv_v_v
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMV_V_V
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vmv_v_x
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VMV_V_X
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vnmsac
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VNMSAC
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vnmsub
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VNMSUB
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vnsra
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VNSRA
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vnsrl
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VNSRL
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vor
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VOR
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vrem
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VREM
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vremu
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VREMU
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vrsub
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VRSUB
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vsbc
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VSBC
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vsext_vf2
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VSEXT_VF2
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vsext_vf4
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VSEXT_VF4
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vsll
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VSLL
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vsra
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VSRA
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vsrl
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VSRL
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vsub
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VSUB
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vwadd
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VWADD
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vwaddu
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VWADDU
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vwmacc
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VWMACC
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vwmaccsu
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VWMACCSU
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vwmaccu
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VWMACCU
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vwmaccus
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VWMACCUS
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vwmul
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VWMUL
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vwmulsu
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VWMULSU
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vwmulu
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VWMULU
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vwsub
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VWSUB
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vwsubu
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VWSUBU
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vxor
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VXOR
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vzext_vf2
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VZEXT_VF2
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vi_vzext_vf4
  description: >
    base + fp + vector test, Vector Integer Arithmetic Instructions (specific/targeted)
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VZEXT_VF4
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

