Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jun 11 05:38:57 2024
| Host         : LAPTOP-5EFP5NV3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   343 |
| Unused register locations in slices containing registers |   685 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            4 |
|      3 |            2 |
|      4 |           55 |
|      5 |            9 |
|      6 |           10 |
|      7 |            2 |
|      8 |          125 |
|      9 |            3 |
|     10 |            5 |
|     11 |            5 |
|     12 |            9 |
|     13 |            6 |
|     14 |           13 |
|     15 |           16 |
|    16+ |           77 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             568 |          192 |
| No           | No                    | Yes                    |             130 |           55 |
| No           | Yes                   | No                     |             281 |          124 |
| Yes          | No                    | No                     |            1681 |          440 |
| Yes          | No                    | Yes                    |             324 |          147 |
| Yes          | Yes                   | No                     |            1883 |          534 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                         |                                                                                              Enable Signal                                                                                              |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/i2c_wyf_0/i2c_wyf_v1_0_S00_AXI_inst/top_u/clk_div | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/top_u/i2c_master_u/scl_i_1_n_0                                                                                                                      | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/spi_clk_i_1_n_0                                                                                                                    | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                         |                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                         |                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                         |                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                         |                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                     |                                                                                                                                                       |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                         |                                                                                                                                                       |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                           |                                                                                                                                                                                                         |                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[43][0]             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[3][0]              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/i2c_wyf_0/i2c_wyf_v1_0_S00_AXI_inst/top_u/clk_div | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/top_u/i2c_master_u/bit_cnt                                                                                                                          | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[3].w_issuing_cnt_reg[27][0]                                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[35][0]             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[1].w_issuing_cnt_reg[8][0]            | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[4].w_issuing_cnt_reg[32][0]           | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[27][0]             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[2][0]                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[35][0]              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[27][0]              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[51][0]              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               |                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               |                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[3][0]               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               |                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               |                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[43][0]              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               |                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               |                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[19][0]              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               |                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               |                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[59][0]              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               |                                                                                                                                                                                                         | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                |                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/E[0]                                                                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/E[0]                                                                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                          |                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_1[0]                                                               |                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                        | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                |                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                          |                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_1[0]                                                               |                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                        | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                     |                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                        | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[2].w_issuing_cnt_reg[16][0]           | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[59][0]             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[11][0]             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[51][0]             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg                                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                        | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                       | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                        | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                       | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                       | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                        | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                        | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                       | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               |                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               |                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                   |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                    |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                            | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/E[0]                                                                                                                               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                             | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/img_en                                                                                                                                    | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                     | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                  |                2 |              7 |
|  design_1_i/i2c_wyf_0/i2c_wyf_v1_0_S00_AXI_inst/top_u/clk_div |                                                                                                                                                                                                         |                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                        | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                1 |              8 |
|  design_1_i/i2c_wyf_0/i2c_wyf_v1_0_S00_AXI_inst/top_u/clk_div | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/top_u/i2c_master_u/shift_data_0                                                                                                                     | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                  | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                        | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_1[0]                                                               |                                                                                                                                                       |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                |                                                                                                                                                       |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                          |                                                                                                                                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                        | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                         | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                        | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                       |                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                             |                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                              | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                              | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                              | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                              | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                              | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                              | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                              | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                              | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                              | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                              | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                              | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                              | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                               | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                               | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                               | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                               | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                               | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                               | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                               | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                               | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                               | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                               | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                               | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                               | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                 | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                 | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                 | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                 | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                 | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                          | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                 | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                               | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                          | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                 | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                 | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                               | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                 | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                          | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                  | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                        | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                |                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                          |                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_1[0]                                                               |                                                                                                                                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                                                           | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                  | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                               | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                  | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                        | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                        | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                        | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                         | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                        | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                        | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                        | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                         | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                        | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                        | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                        | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                   | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                  | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                  | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                        | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                        | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                         | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                        | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                  | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                         | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                         | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                        | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                        | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                        | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                        | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                         |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg2[0]_i_2_n_0                                                                                                                         | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               |                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                        |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               |                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               |                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               |                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  design_1_i/i2c_wyf_0/i2c_wyf_v1_0_S00_AXI_inst/top_u/clk_div |                                                                                                                                                                                                         | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                6 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               |                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/gener/row_cnt[10]_i_1_n_0                                                                                                                       | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/gener/col_cnt[10]_i_1_n_0                                                                                                                       | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/genSq/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/E[0]                                                                            | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/genSq/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                      |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               |                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_master_slots[4].reg_slice_mi/p_1_in                                                                         |                7 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               |                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_master_slots[5].reg_slice_mi/p_0_in                                                                         |                7 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_1[0]                                                                                          | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                      |                                                                                                                                                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen7      |                                                                                                                                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/E[0]                                                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4      |                                                                                                                                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                      |                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                  |                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                      |                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[5]_1[0]                                      |                                                                                                                                                       |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                      |                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                      |                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                       |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               |                                                                                                                                                                                                         | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen70_in  |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen416_in |                                                                                                                                                       |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                       |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen55_in  |                                                                                                                                                       |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen62_in  |                                                                                                                                                       |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                       |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                       |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                          |                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               |                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                          |                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                          |                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                          |                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                            |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                |                                                                                                                                                       |                8 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                       |                9 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               |                                                                                                                                                                                                         | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |                7 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                       |                9 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axi_arready_reg_1[0]                                                            |                                                                                                                                                       |                7 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/en                                                                                                                                              | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/gener/mat_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                    | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/gener/mat_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                    | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/gener/mat_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                    | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/gener/mat_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                    | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/gener/mat_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                    | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/gener/mat_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                    | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                      |                                                                                                                                                       |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                       |                9 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                       |               10 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                       |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                       |                                                                                                                                                       |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axi_arready_reg_1[0]                                                            |                                                                                                                                                       |               10 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axi_arready_reg_1[0]                                                            |                                                                                                                                                       |                9 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                  |                                                                                                                                                       |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                       |                7 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                       |                7 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                |                                                                                                                                                       |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                |                                                                                                                                                       |                5 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                |                                                                                                                                                       |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                |                                                                                                                                                       |                7 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                       |                5 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                       |                4 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                       |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                |                                                                                                                                                       |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                |                                                                                                                                                       |                9 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                |                                                                                                                                                       |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                       |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                       |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                       |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                     | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               |                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                        |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                            |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/slv_reg_rden__0                                                                                                                                   | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                         |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0          |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                    |                                                                                                                                                       |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/i2c_wyf_0/inst/i2c_wyf_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                     | design_1_i/i2c_wyf_0/inst/scl_i_3_n_0                                                                                                                 |               32 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                         |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                            |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                             | design_1_i/spi_oled111_0/inst/spi_oled111_v1_0_S00_AXI_inst/spi_1_u1/SR[0]                                                                            |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                         |                                                                                                                                                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/dout/dinb[31]_i_1_n_0                                                                                                                           | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |               32 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               |                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                            |               16 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                     | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                9 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                     | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |               13 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               |                                                                                                                                                                                                         | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/genSq/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                      |               14 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                         |                                                                                                                                                       |               10 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                       |                                                                                                                                                       |                8 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                       |               11 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                       |                8 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_0[0]                                      |                                                                                                                                                       |               13 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                  |                                                                                                                                                       |               11 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                  |                                                                                                                                                       |               11 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]_1[0]                                      |                                                                                                                                                       |               13 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_2[0]                                      |                                                                                                                                                       |               12 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                       |                                                                                                                                                       |                8 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                       |                                                                                                                                                       |               10 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                       |               10 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                  |                                                                                                                                                       |               13 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                  |                                                                                                                                                       |               11 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/gener/E[0]                                                                                                                                      | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |               15 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               |                                                                                                                                                                                                         | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |               51 |            124 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/dout/addrb[31]_i_1_n_0                                                                                                                          | design_1_i/gly_bram_0/inst/gly_bram_v1_5_S00_AXI_inst/t/sobel/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                     |               72 |            150 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0               |                                                                                                                                                                                                         |                                                                                                                                                       |              188 |            573 |
+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


