---
title: Register to Register Architecture
tags: parallel 
date modified: Monday, October 10th 2022, 2:02:18 pm
date created: Tuesday, July 26th 2022, 8:33:15 pm
---

# Register to Register Architecture
- All vector operations occur between vector registers
- If necessary, operands are fetched from main memory into a set of vector registers (load-store unit)
- [[SIMD]] based on this
- ![[assets/Pasted image 20220506153707.png|im]]

## Backlinks
> - [Vector Processor](Vector Processor.md)
>   - [[Register to Register Architecture]]

_Backlinks last generated 2022-10-04 13:01:19_
