
CE4951Lab.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036d8  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  0800389c  0800389c  0001389c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003918  08003918  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08003918  08003918  00013918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003920  08003920  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003920  08003920  00013920  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003924  08003924  00013924  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08003928  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000145c  20000074  0800399c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200014d0  0800399c  000214d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d8f8  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f62  00000000  00000000  0002d99c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b48  00000000  00000000  0002f900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a68  00000000  00000000  00030448  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022bde  00000000  00000000  00030eb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ca68  00000000  00000000  00053a8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cfeb0  00000000  00000000  000604f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001303a6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000355c  00000000  00000000  001303fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000074 	.word	0x20000074
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08003884 	.word	0x08003884

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000078 	.word	0x20000078
 8000200:	08003884 	.word	0x08003884

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b96e 	b.w	80004f8 <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	4604      	mov	r4, r0
 800023c:	468c      	mov	ip, r1
 800023e:	2b00      	cmp	r3, #0
 8000240:	f040 8083 	bne.w	800034a <__udivmoddi4+0x116>
 8000244:	428a      	cmp	r2, r1
 8000246:	4617      	mov	r7, r2
 8000248:	d947      	bls.n	80002da <__udivmoddi4+0xa6>
 800024a:	fab2 f282 	clz	r2, r2
 800024e:	b142      	cbz	r2, 8000262 <__udivmoddi4+0x2e>
 8000250:	f1c2 0020 	rsb	r0, r2, #32
 8000254:	fa24 f000 	lsr.w	r0, r4, r0
 8000258:	4091      	lsls	r1, r2
 800025a:	4097      	lsls	r7, r2
 800025c:	ea40 0c01 	orr.w	ip, r0, r1
 8000260:	4094      	lsls	r4, r2
 8000262:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000266:	0c23      	lsrs	r3, r4, #16
 8000268:	fbbc f6f8 	udiv	r6, ip, r8
 800026c:	fa1f fe87 	uxth.w	lr, r7
 8000270:	fb08 c116 	mls	r1, r8, r6, ip
 8000274:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000278:	fb06 f10e 	mul.w	r1, r6, lr
 800027c:	4299      	cmp	r1, r3
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x60>
 8000280:	18fb      	adds	r3, r7, r3
 8000282:	f106 30ff 	add.w	r0, r6, #4294967295
 8000286:	f080 8119 	bcs.w	80004bc <__udivmoddi4+0x288>
 800028a:	4299      	cmp	r1, r3
 800028c:	f240 8116 	bls.w	80004bc <__udivmoddi4+0x288>
 8000290:	3e02      	subs	r6, #2
 8000292:	443b      	add	r3, r7
 8000294:	1a5b      	subs	r3, r3, r1
 8000296:	b2a4      	uxth	r4, r4
 8000298:	fbb3 f0f8 	udiv	r0, r3, r8
 800029c:	fb08 3310 	mls	r3, r8, r0, r3
 80002a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002a4:	fb00 fe0e 	mul.w	lr, r0, lr
 80002a8:	45a6      	cmp	lr, r4
 80002aa:	d909      	bls.n	80002c0 <__udivmoddi4+0x8c>
 80002ac:	193c      	adds	r4, r7, r4
 80002ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80002b2:	f080 8105 	bcs.w	80004c0 <__udivmoddi4+0x28c>
 80002b6:	45a6      	cmp	lr, r4
 80002b8:	f240 8102 	bls.w	80004c0 <__udivmoddi4+0x28c>
 80002bc:	3802      	subs	r0, #2
 80002be:	443c      	add	r4, r7
 80002c0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002c4:	eba4 040e 	sub.w	r4, r4, lr
 80002c8:	2600      	movs	r6, #0
 80002ca:	b11d      	cbz	r5, 80002d4 <__udivmoddi4+0xa0>
 80002cc:	40d4      	lsrs	r4, r2
 80002ce:	2300      	movs	r3, #0
 80002d0:	e9c5 4300 	strd	r4, r3, [r5]
 80002d4:	4631      	mov	r1, r6
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	b902      	cbnz	r2, 80002de <__udivmoddi4+0xaa>
 80002dc:	deff      	udf	#255	; 0xff
 80002de:	fab2 f282 	clz	r2, r2
 80002e2:	2a00      	cmp	r2, #0
 80002e4:	d150      	bne.n	8000388 <__udivmoddi4+0x154>
 80002e6:	1bcb      	subs	r3, r1, r7
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	fa1f f887 	uxth.w	r8, r7
 80002f0:	2601      	movs	r6, #1
 80002f2:	fbb3 fcfe 	udiv	ip, r3, lr
 80002f6:	0c21      	lsrs	r1, r4, #16
 80002f8:	fb0e 331c 	mls	r3, lr, ip, r3
 80002fc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000300:	fb08 f30c 	mul.w	r3, r8, ip
 8000304:	428b      	cmp	r3, r1
 8000306:	d907      	bls.n	8000318 <__udivmoddi4+0xe4>
 8000308:	1879      	adds	r1, r7, r1
 800030a:	f10c 30ff 	add.w	r0, ip, #4294967295
 800030e:	d202      	bcs.n	8000316 <__udivmoddi4+0xe2>
 8000310:	428b      	cmp	r3, r1
 8000312:	f200 80e9 	bhi.w	80004e8 <__udivmoddi4+0x2b4>
 8000316:	4684      	mov	ip, r0
 8000318:	1ac9      	subs	r1, r1, r3
 800031a:	b2a3      	uxth	r3, r4
 800031c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000320:	fb0e 1110 	mls	r1, lr, r0, r1
 8000324:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000328:	fb08 f800 	mul.w	r8, r8, r0
 800032c:	45a0      	cmp	r8, r4
 800032e:	d907      	bls.n	8000340 <__udivmoddi4+0x10c>
 8000330:	193c      	adds	r4, r7, r4
 8000332:	f100 33ff 	add.w	r3, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x10a>
 8000338:	45a0      	cmp	r8, r4
 800033a:	f200 80d9 	bhi.w	80004f0 <__udivmoddi4+0x2bc>
 800033e:	4618      	mov	r0, r3
 8000340:	eba4 0408 	sub.w	r4, r4, r8
 8000344:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000348:	e7bf      	b.n	80002ca <__udivmoddi4+0x96>
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x12e>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80b1 	beq.w	80004b6 <__udivmoddi4+0x282>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x1cc>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0x140>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80b8 	bhi.w	80004e4 <__udivmoddi4+0x2b0>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0103 	sbc.w	r1, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	468c      	mov	ip, r1
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0a8      	beq.n	80002d4 <__udivmoddi4+0xa0>
 8000382:	e9c5 4c00 	strd	r4, ip, [r5]
 8000386:	e7a5      	b.n	80002d4 <__udivmoddi4+0xa0>
 8000388:	f1c2 0320 	rsb	r3, r2, #32
 800038c:	fa20 f603 	lsr.w	r6, r0, r3
 8000390:	4097      	lsls	r7, r2
 8000392:	fa01 f002 	lsl.w	r0, r1, r2
 8000396:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800039a:	40d9      	lsrs	r1, r3
 800039c:	4330      	orrs	r0, r6
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	fbb1 f6fe 	udiv	r6, r1, lr
 80003a4:	fa1f f887 	uxth.w	r8, r7
 80003a8:	fb0e 1116 	mls	r1, lr, r6, r1
 80003ac:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003b0:	fb06 f108 	mul.w	r1, r6, r8
 80003b4:	4299      	cmp	r1, r3
 80003b6:	fa04 f402 	lsl.w	r4, r4, r2
 80003ba:	d909      	bls.n	80003d0 <__udivmoddi4+0x19c>
 80003bc:	18fb      	adds	r3, r7, r3
 80003be:	f106 3cff 	add.w	ip, r6, #4294967295
 80003c2:	f080 808d 	bcs.w	80004e0 <__udivmoddi4+0x2ac>
 80003c6:	4299      	cmp	r1, r3
 80003c8:	f240 808a 	bls.w	80004e0 <__udivmoddi4+0x2ac>
 80003cc:	3e02      	subs	r6, #2
 80003ce:	443b      	add	r3, r7
 80003d0:	1a5b      	subs	r3, r3, r1
 80003d2:	b281      	uxth	r1, r0
 80003d4:	fbb3 f0fe 	udiv	r0, r3, lr
 80003d8:	fb0e 3310 	mls	r3, lr, r0, r3
 80003dc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003e0:	fb00 f308 	mul.w	r3, r0, r8
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d907      	bls.n	80003f8 <__udivmoddi4+0x1c4>
 80003e8:	1879      	adds	r1, r7, r1
 80003ea:	f100 3cff 	add.w	ip, r0, #4294967295
 80003ee:	d273      	bcs.n	80004d8 <__udivmoddi4+0x2a4>
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d971      	bls.n	80004d8 <__udivmoddi4+0x2a4>
 80003f4:	3802      	subs	r0, #2
 80003f6:	4439      	add	r1, r7
 80003f8:	1acb      	subs	r3, r1, r3
 80003fa:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003fe:	e778      	b.n	80002f2 <__udivmoddi4+0xbe>
 8000400:	f1c6 0c20 	rsb	ip, r6, #32
 8000404:	fa03 f406 	lsl.w	r4, r3, r6
 8000408:	fa22 f30c 	lsr.w	r3, r2, ip
 800040c:	431c      	orrs	r4, r3
 800040e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800041a:	fa21 f10c 	lsr.w	r1, r1, ip
 800041e:	431f      	orrs	r7, r3
 8000420:	0c3b      	lsrs	r3, r7, #16
 8000422:	fbb1 f9fe 	udiv	r9, r1, lr
 8000426:	fa1f f884 	uxth.w	r8, r4
 800042a:	fb0e 1119 	mls	r1, lr, r9, r1
 800042e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000432:	fb09 fa08 	mul.w	sl, r9, r8
 8000436:	458a      	cmp	sl, r1
 8000438:	fa02 f206 	lsl.w	r2, r2, r6
 800043c:	fa00 f306 	lsl.w	r3, r0, r6
 8000440:	d908      	bls.n	8000454 <__udivmoddi4+0x220>
 8000442:	1861      	adds	r1, r4, r1
 8000444:	f109 30ff 	add.w	r0, r9, #4294967295
 8000448:	d248      	bcs.n	80004dc <__udivmoddi4+0x2a8>
 800044a:	458a      	cmp	sl, r1
 800044c:	d946      	bls.n	80004dc <__udivmoddi4+0x2a8>
 800044e:	f1a9 0902 	sub.w	r9, r9, #2
 8000452:	4421      	add	r1, r4
 8000454:	eba1 010a 	sub.w	r1, r1, sl
 8000458:	b2bf      	uxth	r7, r7
 800045a:	fbb1 f0fe 	udiv	r0, r1, lr
 800045e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000462:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000466:	fb00 f808 	mul.w	r8, r0, r8
 800046a:	45b8      	cmp	r8, r7
 800046c:	d907      	bls.n	800047e <__udivmoddi4+0x24a>
 800046e:	19e7      	adds	r7, r4, r7
 8000470:	f100 31ff 	add.w	r1, r0, #4294967295
 8000474:	d22e      	bcs.n	80004d4 <__udivmoddi4+0x2a0>
 8000476:	45b8      	cmp	r8, r7
 8000478:	d92c      	bls.n	80004d4 <__udivmoddi4+0x2a0>
 800047a:	3802      	subs	r0, #2
 800047c:	4427      	add	r7, r4
 800047e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000482:	eba7 0708 	sub.w	r7, r7, r8
 8000486:	fba0 8902 	umull	r8, r9, r0, r2
 800048a:	454f      	cmp	r7, r9
 800048c:	46c6      	mov	lr, r8
 800048e:	4649      	mov	r1, r9
 8000490:	d31a      	bcc.n	80004c8 <__udivmoddi4+0x294>
 8000492:	d017      	beq.n	80004c4 <__udivmoddi4+0x290>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x27a>
 8000496:	ebb3 020e 	subs.w	r2, r3, lr
 800049a:	eb67 0701 	sbc.w	r7, r7, r1
 800049e:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004a2:	40f2      	lsrs	r2, r6
 80004a4:	ea4c 0202 	orr.w	r2, ip, r2
 80004a8:	40f7      	lsrs	r7, r6
 80004aa:	e9c5 2700 	strd	r2, r7, [r5]
 80004ae:	2600      	movs	r6, #0
 80004b0:	4631      	mov	r1, r6
 80004b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b6:	462e      	mov	r6, r5
 80004b8:	4628      	mov	r0, r5
 80004ba:	e70b      	b.n	80002d4 <__udivmoddi4+0xa0>
 80004bc:	4606      	mov	r6, r0
 80004be:	e6e9      	b.n	8000294 <__udivmoddi4+0x60>
 80004c0:	4618      	mov	r0, r3
 80004c2:	e6fd      	b.n	80002c0 <__udivmoddi4+0x8c>
 80004c4:	4543      	cmp	r3, r8
 80004c6:	d2e5      	bcs.n	8000494 <__udivmoddi4+0x260>
 80004c8:	ebb8 0e02 	subs.w	lr, r8, r2
 80004cc:	eb69 0104 	sbc.w	r1, r9, r4
 80004d0:	3801      	subs	r0, #1
 80004d2:	e7df      	b.n	8000494 <__udivmoddi4+0x260>
 80004d4:	4608      	mov	r0, r1
 80004d6:	e7d2      	b.n	800047e <__udivmoddi4+0x24a>
 80004d8:	4660      	mov	r0, ip
 80004da:	e78d      	b.n	80003f8 <__udivmoddi4+0x1c4>
 80004dc:	4681      	mov	r9, r0
 80004de:	e7b9      	b.n	8000454 <__udivmoddi4+0x220>
 80004e0:	4666      	mov	r6, ip
 80004e2:	e775      	b.n	80003d0 <__udivmoddi4+0x19c>
 80004e4:	4630      	mov	r0, r6
 80004e6:	e74a      	b.n	800037e <__udivmoddi4+0x14a>
 80004e8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004ec:	4439      	add	r1, r7
 80004ee:	e713      	b.n	8000318 <__udivmoddi4+0xe4>
 80004f0:	3802      	subs	r0, #2
 80004f2:	443c      	add	r4, r7
 80004f4:	e724      	b.n	8000340 <__udivmoddi4+0x10c>
 80004f6:	bf00      	nop

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <cq_init>:
/*
Initializes a circular queue and returns it
 @ param void
 @ return the initialized circular queue
*/
circular_queue cq_init( void ) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	f6ad 0d18 	subw	sp, sp, #2072	; 0x818
 8000502:	af00      	add	r7, sp, #0
 8000504:	1d3b      	adds	r3, r7, #4
 8000506:	6018      	str	r0, [r3, #0]

    // create a circular queue with default values
    circular_queue cq = {
 8000508:	f107 0308 	add.w	r3, r7, #8
 800050c:	4618      	mov	r0, r3
 800050e:	f44f 6301 	mov.w	r3, #2064	; 0x810
 8000512:	461a      	mov	r2, r3
 8000514:	2100      	movs	r1, #0
 8000516:	f002 fc1a 	bl	8002d4e <memset>
 800051a:	f107 0308 	add.w	r3, r7, #8
 800051e:	2201      	movs	r2, #1
 8000520:	609a      	str	r2, [r3, #8]
            .isempty = DEFAULT_ISEMPTY,
            .isfull = DEFAULT_ISFULL
    };

    // return the circular queue
    return cq;
 8000522:	1d3b      	adds	r3, r7, #4
 8000524:	681a      	ldr	r2, [r3, #0]
 8000526:	f107 0308 	add.w	r3, r7, #8
 800052a:	4610      	mov	r0, r2
 800052c:	4619      	mov	r1, r3
 800052e:	f44f 6301 	mov.w	r3, #2064	; 0x810
 8000532:	461a      	mov	r2, r3
 8000534:	f002 fbfd 	bl	8002d32 <memcpy>
}
 8000538:	1d3b      	adds	r3, r7, #4
 800053a:	6818      	ldr	r0, [r3, #0]
 800053c:	f607 0718 	addw	r7, r7, #2072	; 0x818
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}

08000544 <cq_push>:
Pushes an element into the circular queue
@ param cq - the circular queue to push into
@ param c - the character to push into the queue
@ return void
*/
void cq_push( circular_queue * cq, char c ) {
 8000544:	b480      	push	{r7}
 8000546:	b083      	sub	sp, #12
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
 800054c:	460b      	mov	r3, r1
 800054e:	70fb      	strb	r3, [r7, #3]

    // push the character into the queue then increment the pusher
    cq->buffer[(cq->pusher)++] = c;
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	1c59      	adds	r1, r3, #1
 8000556:	687a      	ldr	r2, [r7, #4]
 8000558:	6011      	str	r1, [r2, #0]
 800055a:	687a      	ldr	r2, [r7, #4]
 800055c:	4413      	add	r3, r2
 800055e:	78fa      	ldrb	r2, [r7, #3]
 8000560:	741a      	strb	r2, [r3, #16]

    // if the pusher passes the end of the buffer, put it back at the start of the buffer
    if ( cq->pusher == CIRCULAR_QUEUE_SIZE ) cq->pusher = 0;
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800056a:	d102      	bne.n	8000572 <cq_push+0x2e>
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	2200      	movs	r2, #0
 8000570:	601a      	str	r2, [r3, #0]

    // set the full flag if the pusher moves to the same position as the puller
    cq->isfull = ( cq->pusher == cq->puller );
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	681a      	ldr	r2, [r3, #0]
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	685b      	ldr	r3, [r3, #4]
 800057a:	429a      	cmp	r2, r3
 800057c:	bf0c      	ite	eq
 800057e:	2301      	moveq	r3, #1
 8000580:	2300      	movne	r3, #0
 8000582:	b2db      	uxtb	r3, r3
 8000584:	461a      	mov	r2, r3
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	60da      	str	r2, [r3, #12]

    // clear the empty flag
    cq->isempty = 0;
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	2200      	movs	r2, #0
 800058e:	609a      	str	r2, [r3, #8]
}
 8000590:	bf00      	nop
 8000592:	370c      	adds	r7, #12
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr

0800059c <cq_pull>:
/*
Pulls the next element from the circular queue
@ param cq - the circular queue to pull from
@ return the character from the queue
*/
char cq_pull( circular_queue * cq ) {
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]

    // pull the character out of the queue and increment the puller
    char c = cq->buffer[(cq->puller)++];
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	685b      	ldr	r3, [r3, #4]
 80005a8:	1c59      	adds	r1, r3, #1
 80005aa:	687a      	ldr	r2, [r7, #4]
 80005ac:	6051      	str	r1, [r2, #4]
 80005ae:	687a      	ldr	r2, [r7, #4]
 80005b0:	4413      	add	r3, r2
 80005b2:	7c1b      	ldrb	r3, [r3, #16]
 80005b4:	73fb      	strb	r3, [r7, #15]

    // if the pusher passes the end of the buffer, put it back at the start of the buffer
    if ( cq->puller == CIRCULAR_QUEUE_SIZE ) cq->puller = 0;
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	685b      	ldr	r3, [r3, #4]
 80005ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80005be:	d102      	bne.n	80005c6 <cq_pull+0x2a>
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	2200      	movs	r2, #0
 80005c4:	605a      	str	r2, [r3, #4]

    // set the empty flag if the puller moves to the same position as the pusher
    cq->isempty = ( cq->puller == cq->pusher );
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	685a      	ldr	r2, [r3, #4]
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	429a      	cmp	r2, r3
 80005d0:	bf0c      	ite	eq
 80005d2:	2301      	moveq	r3, #1
 80005d4:	2300      	movne	r3, #0
 80005d6:	b2db      	uxtb	r3, r3
 80005d8:	461a      	mov	r2, r3
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	609a      	str	r2, [r3, #8]

    // clear the full flag
    cq->isfull = 0;
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	2200      	movs	r2, #0
 80005e2:	60da      	str	r2, [r3, #12]

    // return the character
    return c;
 80005e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80005e6:	4618      	mov	r0, r3
 80005e8:	3714      	adds	r7, #20
 80005ea:	46bd      	mov	sp, r7
 80005ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f0:	4770      	bx	lr

080005f2 <cq_isempty>:
/*
Determines whether a circular queue is empty or not
@ param cq - the circular queue to analyze
@ return 1 if the circular queue is empty, 0 otherwise
*/
int cq_isempty( circular_queue * cq ) {
 80005f2:	b480      	push	{r7}
 80005f4:	b083      	sub	sp, #12
 80005f6:	af00      	add	r7, sp, #0
 80005f8:	6078      	str	r0, [r7, #4]
    return cq->isempty;
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	689b      	ldr	r3, [r3, #8]
}
 80005fe:	4618      	mov	r0, r3
 8000600:	370c      	adds	r7, #12
 8000602:	46bd      	mov	sp, r7
 8000604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000608:	4770      	bx	lr

0800060a <cq_isfull>:
/*
Determines whether a circular queue is full or not
@ param cq - the circular queue to analyze
@ return 1 if the circular queue is full, 0 otherwise
*/
int cq_isfull( circular_queue * cq ) {
 800060a:	b480      	push	{r7}
 800060c:	b083      	sub	sp, #12
 800060e:	af00      	add	r7, sp, #0
 8000610:	6078      	str	r0, [r7, #4]
    return cq->isfull;
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	68db      	ldr	r3, [r3, #12]
}
 8000616:	4618      	mov	r0, r3
 8000618:	370c      	adds	r7, #12
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr
	...

08000624 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1){
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4a0e      	ldr	r2, [pc, #56]	; (800066c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000632:	4293      	cmp	r3, r2
 8000634:	d116      	bne.n	8000664 <HAL_TIM_PeriodElapsedCallback+0x40>
		if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9) == GPIO_PIN_RESET){
 8000636:	f44f 7100 	mov.w	r1, #512	; 0x200
 800063a:	480d      	ldr	r0, [pc, #52]	; (8000670 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800063c:	f001 f932 	bl	80018a4 <HAL_GPIO_ReadPin>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d107      	bne.n	8000656 <HAL_TIM_PeriodElapsedCallback+0x32>
			COLLISION_S;
 8000646:	4b0b      	ldr	r3, [pc, #44]	; (8000674 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000648:	2202      	movs	r2, #2
 800064a:	701a      	strb	r2, [r3, #0]
 800064c:	4b0a      	ldr	r3, [pc, #40]	; (8000678 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800064e:	4a0a      	ldr	r2, [pc, #40]	; (8000678 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000650:	699b      	ldr	r3, [r3, #24]
 8000652:	6193      	str	r3, [r2, #24]
		}else{
			IDLE_S;
		}
	}
}
 8000654:	e006      	b.n	8000664 <HAL_TIM_PeriodElapsedCallback+0x40>
			IDLE_S;
 8000656:	4b07      	ldr	r3, [pc, #28]	; (8000674 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000658:	2201      	movs	r2, #1
 800065a:	701a      	strb	r2, [r3, #0]
 800065c:	4b06      	ldr	r3, [pc, #24]	; (8000678 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800065e:	4a06      	ldr	r2, [pc, #24]	; (8000678 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000660:	699b      	ldr	r3, [r3, #24]
 8000662:	6193      	str	r3, [r2, #24]
}
 8000664:	bf00      	nop
 8000666:	3708      	adds	r7, #8
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}
 800066c:	40010000 	.word	0x40010000
 8000670:	40020800 	.word	0x40020800
 8000674:	20001308 	.word	0x20001308
 8000678:	40020400 	.word	0x40020400

0800067c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800067c:	b580      	push	{r7, lr}
 800067e:	b084      	sub	sp, #16
 8000680:	af00      	add	r7, sp, #0
 8000682:	4603      	mov	r3, r0
 8000684:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_9){
 8000686:	88fb      	ldrh	r3, [r7, #6]
 8000688:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800068c:	d154      	bne.n	8000738 <HAL_GPIO_EXTI_Callback+0xbc>
		if(TIM2->SR & TIM_SR_UIF){
 800068e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000692:	691b      	ldr	r3, [r3, #16]
 8000694:	f003 0301 	and.w	r3, r3, #1
 8000698:	2b00      	cmp	r3, #0
 800069a:	d04d      	beq.n	8000738 <HAL_GPIO_EXTI_Callback+0xbc>
			TIM2->CNT = 0;
 800069c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006a0:	2200      	movs	r2, #0
 80006a2:	625a      	str	r2, [r3, #36]	; 0x24
			TIM2->SR &= ~TIM_SR_UIF;
 80006a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006a8:	691b      	ldr	r3, [r3, #16]
 80006aa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80006ae:	f023 0301 	bic.w	r3, r3, #1
 80006b2:	6113      	str	r3, [r2, #16]
			uint8_t value = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9);
 80006b4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006b8:	4821      	ldr	r0, [pc, #132]	; (8000740 <HAL_GPIO_EXTI_Callback+0xc4>)
 80006ba:	f001 f8f3 	bl	80018a4 <HAL_GPIO_ReadPin>
 80006be:	4603      	mov	r3, r0
 80006c0:	73fb      	strb	r3, [r7, #15]
			if (bitCount ==7) {receiveBuffer[byteCount] = 0;}
 80006c2:	4b20      	ldr	r3, [pc, #128]	; (8000744 <HAL_GPIO_EXTI_Callback+0xc8>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	2b07      	cmp	r3, #7
 80006c8:	d104      	bne.n	80006d4 <HAL_GPIO_EXTI_Callback+0x58>
 80006ca:	4b1f      	ldr	r3, [pc, #124]	; (8000748 <HAL_GPIO_EXTI_Callback+0xcc>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	4a1f      	ldr	r2, [pc, #124]	; (800074c <HAL_GPIO_EXTI_Callback+0xd0>)
 80006d0:	2100      	movs	r1, #0
 80006d2:	54d1      	strb	r1, [r2, r3]
			receiveBuffer[byteCount] |= value<<bitCount--;
 80006d4:	7bfa      	ldrb	r2, [r7, #15]
 80006d6:	4b1b      	ldr	r3, [pc, #108]	; (8000744 <HAL_GPIO_EXTI_Callback+0xc8>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	1e59      	subs	r1, r3, #1
 80006dc:	4819      	ldr	r0, [pc, #100]	; (8000744 <HAL_GPIO_EXTI_Callback+0xc8>)
 80006de:	6001      	str	r1, [r0, #0]
 80006e0:	fa02 f103 	lsl.w	r1, r2, r3
 80006e4:	4b18      	ldr	r3, [pc, #96]	; (8000748 <HAL_GPIO_EXTI_Callback+0xcc>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	4a18      	ldr	r2, [pc, #96]	; (800074c <HAL_GPIO_EXTI_Callback+0xd0>)
 80006ea:	5cd3      	ldrb	r3, [r2, r3]
 80006ec:	b25a      	sxtb	r2, r3
 80006ee:	b24b      	sxtb	r3, r1
 80006f0:	4313      	orrs	r3, r2
 80006f2:	b25a      	sxtb	r2, r3
 80006f4:	4b14      	ldr	r3, [pc, #80]	; (8000748 <HAL_GPIO_EXTI_Callback+0xcc>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	b2d1      	uxtb	r1, r2
 80006fa:	4a14      	ldr	r2, [pc, #80]	; (800074c <HAL_GPIO_EXTI_Callback+0xd0>)
 80006fc:	54d1      	strb	r1, [r2, r3]

			if(bitCount < 0)
 80006fe:	4b11      	ldr	r3, [pc, #68]	; (8000744 <HAL_GPIO_EXTI_Callback+0xc8>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	2b00      	cmp	r3, #0
 8000704:	da07      	bge.n	8000716 <HAL_GPIO_EXTI_Callback+0x9a>
			{
				byteCount++;
 8000706:	4b10      	ldr	r3, [pc, #64]	; (8000748 <HAL_GPIO_EXTI_Callback+0xcc>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	3301      	adds	r3, #1
 800070c:	4a0e      	ldr	r2, [pc, #56]	; (8000748 <HAL_GPIO_EXTI_Callback+0xcc>)
 800070e:	6013      	str	r3, [r2, #0]
				bitCount = 7;
 8000710:	4b0c      	ldr	r3, [pc, #48]	; (8000744 <HAL_GPIO_EXTI_Callback+0xc8>)
 8000712:	2207      	movs	r2, #7
 8000714:	601a      	str	r2, [r3, #0]
			}
			if(byteCount == 30)
 8000716:	4b0c      	ldr	r3, [pc, #48]	; (8000748 <HAL_GPIO_EXTI_Callback+0xcc>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	2b1e      	cmp	r3, #30
 800071c:	d102      	bne.n	8000724 <HAL_GPIO_EXTI_Callback+0xa8>
				byteCount = 0;
 800071e:	4b0a      	ldr	r3, [pc, #40]	; (8000748 <HAL_GPIO_EXTI_Callback+0xcc>)
 8000720:	2200      	movs	r2, #0
 8000722:	601a      	str	r2, [r3, #0]

			BUSY_S;
 8000724:	4b0a      	ldr	r3, [pc, #40]	; (8000750 <HAL_GPIO_EXTI_Callback+0xd4>)
 8000726:	2200      	movs	r2, #0
 8000728:	701a      	strb	r2, [r3, #0]
 800072a:	4b0a      	ldr	r3, [pc, #40]	; (8000754 <HAL_GPIO_EXTI_Callback+0xd8>)
 800072c:	4a09      	ldr	r2, [pc, #36]	; (8000754 <HAL_GPIO_EXTI_Callback+0xd8>)
 800072e:	699b      	ldr	r3, [r3, #24]
 8000730:	6193      	str	r3, [r2, #24]
			TIM1->CNT = 0;
 8000732:	4b09      	ldr	r3, [pc, #36]	; (8000758 <HAL_GPIO_EXTI_Callback+0xdc>)
 8000734:	2200      	movs	r2, #0
 8000736:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}
}
 8000738:	bf00      	nop
 800073a:	3710      	adds	r7, #16
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}
 8000740:	40020800 	.word	0x40020800
 8000744:	20000000 	.word	0x20000000
 8000748:	20000090 	.word	0x20000090
 800074c:	2000149c 	.word	0x2000149c
 8000750:	20001308 	.word	0x20001308
 8000754:	40020400 	.word	0x40020400
 8000758:	40010000 	.word	0x40010000

0800075c <sendData>:

void sendData(int bytes){
 800075c:	b580      	push	{r7, lr}
 800075e:	b086      	sub	sp, #24
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
	//send data
	buffer[bytes] = 0;
 8000764:	4a4d      	ldr	r2, [pc, #308]	; (800089c <sendData+0x140>)
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	4413      	add	r3, r2
 800076a:	2200      	movs	r2, #0
 800076c:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < bytes;i++){
 800076e:	2300      	movs	r3, #0
 8000770:	617b      	str	r3, [r7, #20]
 8000772:	e041      	b.n	80007f8 <sendData+0x9c>
	  output[i] = 0;
 8000774:	4a4a      	ldr	r2, [pc, #296]	; (80008a0 <sendData+0x144>)
 8000776:	697b      	ldr	r3, [r7, #20]
 8000778:	2100      	movs	r1, #0
 800077a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  for (int j = 0; j < 8; j++){
 800077e:	2300      	movs	r3, #0
 8000780:	613b      	str	r3, [r7, #16]
 8000782:	e033      	b.n	80007ec <sendData+0x90>
		  if (buffer[i] & 0b1<<j)
 8000784:	4a45      	ldr	r2, [pc, #276]	; (800089c <sendData+0x140>)
 8000786:	697b      	ldr	r3, [r7, #20]
 8000788:	4413      	add	r3, r2
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	461a      	mov	r2, r3
 800078e:	693b      	ldr	r3, [r7, #16]
 8000790:	fa42 f303 	asr.w	r3, r2, r3
 8000794:	f003 0301 	and.w	r3, r3, #1
 8000798:	2b00      	cmp	r3, #0
 800079a:	d012      	beq.n	80007c2 <sendData+0x66>
			  output[i] |= 0b01<<((j*2));
 800079c:	4a40      	ldr	r2, [pc, #256]	; (80008a0 <sendData+0x144>)
 800079e:	697b      	ldr	r3, [r7, #20]
 80007a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007a4:	b21a      	sxth	r2, r3
 80007a6:	693b      	ldr	r3, [r7, #16]
 80007a8:	005b      	lsls	r3, r3, #1
 80007aa:	2101      	movs	r1, #1
 80007ac:	fa01 f303 	lsl.w	r3, r1, r3
 80007b0:	b21b      	sxth	r3, r3
 80007b2:	4313      	orrs	r3, r2
 80007b4:	b21b      	sxth	r3, r3
 80007b6:	b299      	uxth	r1, r3
 80007b8:	4a39      	ldr	r2, [pc, #228]	; (80008a0 <sendData+0x144>)
 80007ba:	697b      	ldr	r3, [r7, #20]
 80007bc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80007c0:	e011      	b.n	80007e6 <sendData+0x8a>
		  else
			  output[i] |= 0b10<<((j*2));
 80007c2:	4a37      	ldr	r2, [pc, #220]	; (80008a0 <sendData+0x144>)
 80007c4:	697b      	ldr	r3, [r7, #20]
 80007c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007ca:	b21a      	sxth	r2, r3
 80007cc:	693b      	ldr	r3, [r7, #16]
 80007ce:	005b      	lsls	r3, r3, #1
 80007d0:	2102      	movs	r1, #2
 80007d2:	fa01 f303 	lsl.w	r3, r1, r3
 80007d6:	b21b      	sxth	r3, r3
 80007d8:	4313      	orrs	r3, r2
 80007da:	b21b      	sxth	r3, r3
 80007dc:	b299      	uxth	r1, r3
 80007de:	4a30      	ldr	r2, [pc, #192]	; (80008a0 <sendData+0x144>)
 80007e0:	697b      	ldr	r3, [r7, #20]
 80007e2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  for (int j = 0; j < 8; j++){
 80007e6:	693b      	ldr	r3, [r7, #16]
 80007e8:	3301      	adds	r3, #1
 80007ea:	613b      	str	r3, [r7, #16]
 80007ec:	693b      	ldr	r3, [r7, #16]
 80007ee:	2b07      	cmp	r3, #7
 80007f0:	ddc8      	ble.n	8000784 <sendData+0x28>
	for (int i = 0; i < bytes;i++){
 80007f2:	697b      	ldr	r3, [r7, #20]
 80007f4:	3301      	adds	r3, #1
 80007f6:	617b      	str	r3, [r7, #20]
 80007f8:	697a      	ldr	r2, [r7, #20]
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	429a      	cmp	r2, r3
 80007fe:	dbb9      	blt.n	8000774 <sendData+0x18>
	  }
	}
	while (currentState == COLLISION || currentState == BUSY);
 8000800:	bf00      	nop
 8000802:	4b28      	ldr	r3, [pc, #160]	; (80008a4 <sendData+0x148>)
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	2b02      	cmp	r3, #2
 8000808:	d0fb      	beq.n	8000802 <sendData+0xa6>
 800080a:	4b26      	ldr	r3, [pc, #152]	; (80008a4 <sendData+0x148>)
 800080c:	781b      	ldrb	r3, [r3, #0]
 800080e:	2b00      	cmp	r3, #0
 8000810:	d0f7      	beq.n	8000802 <sendData+0xa6>
	BUSY_S;
 8000812:	4b24      	ldr	r3, [pc, #144]	; (80008a4 <sendData+0x148>)
 8000814:	2200      	movs	r2, #0
 8000816:	701a      	strb	r2, [r3, #0]
 8000818:	4b23      	ldr	r3, [pc, #140]	; (80008a8 <sendData+0x14c>)
 800081a:	4a23      	ldr	r2, [pc, #140]	; (80008a8 <sendData+0x14c>)
 800081c:	699b      	ldr	r3, [r3, #24]
 800081e:	6193      	str	r3, [r2, #24]
	for (int i = 0; i < bytes;i++){
 8000820:	2300      	movs	r3, #0
 8000822:	60fb      	str	r3, [r7, #12]
 8000824:	e031      	b.n	800088a <sendData+0x12e>
		for (int j = 15; j >= 0; j--){
 8000826:	230f      	movs	r3, #15
 8000828:	60bb      	str	r3, [r7, #8]
 800082a:	e028      	b.n	800087e <sendData+0x122>
			if (currentState == COLLISION)
 800082c:	4b1d      	ldr	r3, [pc, #116]	; (80008a4 <sendData+0x148>)
 800082e:	781b      	ldrb	r3, [r3, #0]
 8000830:	2b02      	cmp	r3, #2
 8000832:	d02f      	beq.n	8000894 <sendData+0x138>
				return;
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, (output[i] & 1<<j)? GPIO_PIN_SET:GPIO_PIN_RESET);
 8000834:	4a1a      	ldr	r2, [pc, #104]	; (80008a0 <sendData+0x144>)
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800083c:	461a      	mov	r2, r3
 800083e:	68bb      	ldr	r3, [r7, #8]
 8000840:	fa42 f303 	asr.w	r3, r2, r3
 8000844:	b2db      	uxtb	r3, r3
 8000846:	f003 0301 	and.w	r3, r3, #1
 800084a:	b2db      	uxtb	r3, r3
 800084c:	461a      	mov	r2, r3
 800084e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000852:	4816      	ldr	r0, [pc, #88]	; (80008ac <sendData+0x150>)
 8000854:	f001 f83e 	bl	80018d4 <HAL_GPIO_WritePin>
			TIM1->CNT = 0;
 8000858:	4b15      	ldr	r3, [pc, #84]	; (80008b0 <sendData+0x154>)
 800085a:	2200      	movs	r2, #0
 800085c:	625a      	str	r2, [r3, #36]	; 0x24
			TIM8->SR &= ~TIM_SR_UIF;
 800085e:	4b15      	ldr	r3, [pc, #84]	; (80008b4 <sendData+0x158>)
 8000860:	691b      	ldr	r3, [r3, #16]
 8000862:	4a14      	ldr	r2, [pc, #80]	; (80008b4 <sendData+0x158>)
 8000864:	f023 0301 	bic.w	r3, r3, #1
 8000868:	6113      	str	r3, [r2, #16]
			while(!(TIM8->SR & TIM_SR_UIF));
 800086a:	bf00      	nop
 800086c:	4b11      	ldr	r3, [pc, #68]	; (80008b4 <sendData+0x158>)
 800086e:	691b      	ldr	r3, [r3, #16]
 8000870:	f003 0301 	and.w	r3, r3, #1
 8000874:	2b00      	cmp	r3, #0
 8000876:	d0f9      	beq.n	800086c <sendData+0x110>
		for (int j = 15; j >= 0; j--){
 8000878:	68bb      	ldr	r3, [r7, #8]
 800087a:	3b01      	subs	r3, #1
 800087c:	60bb      	str	r3, [r7, #8]
 800087e:	68bb      	ldr	r3, [r7, #8]
 8000880:	2b00      	cmp	r3, #0
 8000882:	dad3      	bge.n	800082c <sendData+0xd0>
	for (int i = 0; i < bytes;i++){
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	3301      	adds	r3, #1
 8000888:	60fb      	str	r3, [r7, #12]
 800088a:	68fa      	ldr	r2, [r7, #12]
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	429a      	cmp	r2, r3
 8000890:	dbc9      	blt.n	8000826 <sendData+0xca>
 8000892:	e000      	b.n	8000896 <sendData+0x13a>
				return;
 8000894:	bf00      	nop
		}
	}
}
 8000896:	3718      	adds	r7, #24
 8000898:	46bd      	mov	sp, r7
 800089a:	bd80      	pop	{r7, pc}
 800089c:	2000130c 	.word	0x2000130c
 80008a0:	20001108 	.word	0x20001108
 80008a4:	20001308 	.word	0x20001308
 80008a8:	40020400 	.word	0x40020400
 80008ac:	40020800 	.word	0x40020800
 80008b0:	40010000 	.word	0x40010000
 80008b4:	40010400 	.word	0x40010400

080008b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008be:	f000 fcd9 	bl	8001274 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008c2:	f000 f865 	bl	8000990 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008c6:	f000 f9bb 	bl	8000c40 <MX_GPIO_Init>
  MX_TIM1_Init();
 80008ca:	f000 f8cd 	bl	8000a68 <MX_TIM1_Init>
  MX_TIM8_Init();
 80008ce:	f000 f967 	bl	8000ba0 <MX_TIM8_Init>
  MX_TIM2_Init();
 80008d2:	f000 f919 	bl	8000b08 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 80008d6:	4823      	ldr	r0, [pc, #140]	; (8000964 <main+0xac>)
 80008d8:	f001 fd5e 	bl	8002398 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim8);
 80008dc:	4822      	ldr	r0, [pc, #136]	; (8000968 <main+0xb0>)
 80008de:	f001 fd5b 	bl	8002398 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 80008e2:	4822      	ldr	r0, [pc, #136]	; (800096c <main+0xb4>)
 80008e4:	f001 fd58 	bl	8002398 <HAL_TIM_Base_Start_IT>
  uart_init(57600,F_CPU);
 80008e8:	4921      	ldr	r1, [pc, #132]	; (8000970 <main+0xb8>)
 80008ea:	f44f 4061 	mov.w	r0, #57600	; 0xe100
 80008ee:	f000 fb51 	bl	8000f94 <uart_init>
  int readCount = 0;
 80008f2:	2300      	movs	r3, #0
 80008f4:	607b      	str	r3, [r7, #4]
  char c;
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("Hello\n");
 80008f6:	481f      	ldr	r0, [pc, #124]	; (8000974 <main+0xbc>)
 80008f8:	f002 faa0 	bl	8002e3c <puts>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8,GPIO_PIN_SET);
 80008fc:	2201      	movs	r2, #1
 80008fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000902:	481d      	ldr	r0, [pc, #116]	; (8000978 <main+0xc0>)
 8000904:	f000 ffe6 	bl	80018d4 <HAL_GPIO_WritePin>
  bitCount = 7;
 8000908:	4b1c      	ldr	r3, [pc, #112]	; (800097c <main+0xc4>)
 800090a:	2207      	movs	r2, #7
 800090c:	601a      	str	r2, [r3, #0]
  while (1)
  {

	  //Poll for message
	  if(!uart_isempty())
 800090e:	f000 fc25 	bl	800115c <uart_isempty>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d110      	bne.n	800093a <main+0x82>
	  {
		  c = uart_getc();
 8000918:	f000 fc2a 	bl	8001170 <uart_getc>
 800091c:	4603      	mov	r3, r0
 800091e:	70fb      	strb	r3, [r7, #3]
		  if(c == '\r')
 8000920:	78fb      	ldrb	r3, [r7, #3]
 8000922:	2b0d      	cmp	r3, #13
 8000924:	d103      	bne.n	800092e <main+0x76>
			  sendData(readCount);
 8000926:	6878      	ldr	r0, [r7, #4]
 8000928:	f7ff ff18 	bl	800075c <sendData>
 800092c:	e005      	b.n	800093a <main+0x82>
		  else
			  buffer[readCount++] = c;
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	1c5a      	adds	r2, r3, #1
 8000932:	607a      	str	r2, [r7, #4]
 8000934:	4912      	ldr	r1, [pc, #72]	; (8000980 <main+0xc8>)
 8000936:	78fa      	ldrb	r2, [r7, #3]
 8000938:	54ca      	strb	r2, [r1, r3]
	  }

	  //Print received message
	  if(byteCount)
 800093a:	4b12      	ldr	r3, [pc, #72]	; (8000984 <main+0xcc>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	2b00      	cmp	r3, #0
 8000940:	d0e5      	beq.n	800090e <main+0x56>
	  {
		  fwrite(receiveBuffer, 1, byteCount+1, stdout);
 8000942:	4b10      	ldr	r3, [pc, #64]	; (8000984 <main+0xcc>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	1c5a      	adds	r2, r3, #1
 8000948:	4b0f      	ldr	r3, [pc, #60]	; (8000988 <main+0xd0>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	689b      	ldr	r3, [r3, #8]
 800094e:	2101      	movs	r1, #1
 8000950:	480e      	ldr	r0, [pc, #56]	; (800098c <main+0xd4>)
 8000952:	f002 f9b9 	bl	8002cc8 <fwrite>
		  byteCount = 0;
 8000956:	4b0b      	ldr	r3, [pc, #44]	; (8000984 <main+0xcc>)
 8000958:	2200      	movs	r2, #0
 800095a:	601a      	str	r2, [r3, #0]
		  bitCount = 7;
 800095c:	4b07      	ldr	r3, [pc, #28]	; (800097c <main+0xc4>)
 800095e:	2207      	movs	r2, #7
 8000960:	601a      	str	r2, [r3, #0]
	  if(!uart_isempty())
 8000962:	e7d4      	b.n	800090e <main+0x56>
 8000964:	2000140c 	.word	0x2000140c
 8000968:	200010c0 	.word	0x200010c0
 800096c:	20001454 	.word	0x20001454
 8000970:	0280de80 	.word	0x0280de80
 8000974:	0800389c 	.word	0x0800389c
 8000978:	40020800 	.word	0x40020800
 800097c:	20000000 	.word	0x20000000
 8000980:	2000130c 	.word	0x2000130c
 8000984:	20000090 	.word	0x20000090
 8000988:	20000010 	.word	0x20000010
 800098c:	2000149c 	.word	0x2000149c

08000990 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b094      	sub	sp, #80	; 0x50
 8000994:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000996:	f107 031c 	add.w	r3, r7, #28
 800099a:	2234      	movs	r2, #52	; 0x34
 800099c:	2100      	movs	r1, #0
 800099e:	4618      	mov	r0, r3
 80009a0:	f002 f9d5 	bl	8002d4e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009a4:	f107 0308 	add.w	r3, r7, #8
 80009a8:	2200      	movs	r2, #0
 80009aa:	601a      	str	r2, [r3, #0]
 80009ac:	605a      	str	r2, [r3, #4]
 80009ae:	609a      	str	r2, [r3, #8]
 80009b0:	60da      	str	r2, [r3, #12]
 80009b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009b4:	2300      	movs	r3, #0
 80009b6:	607b      	str	r3, [r7, #4]
 80009b8:	4b29      	ldr	r3, [pc, #164]	; (8000a60 <SystemClock_Config+0xd0>)
 80009ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009bc:	4a28      	ldr	r2, [pc, #160]	; (8000a60 <SystemClock_Config+0xd0>)
 80009be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009c2:	6413      	str	r3, [r2, #64]	; 0x40
 80009c4:	4b26      	ldr	r3, [pc, #152]	; (8000a60 <SystemClock_Config+0xd0>)
 80009c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009cc:	607b      	str	r3, [r7, #4]
 80009ce:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009d0:	2300      	movs	r3, #0
 80009d2:	603b      	str	r3, [r7, #0]
 80009d4:	4b23      	ldr	r3, [pc, #140]	; (8000a64 <SystemClock_Config+0xd4>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a22      	ldr	r2, [pc, #136]	; (8000a64 <SystemClock_Config+0xd4>)
 80009da:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80009de:	6013      	str	r3, [r2, #0]
 80009e0:	4b20      	ldr	r3, [pc, #128]	; (8000a64 <SystemClock_Config+0xd4>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80009e8:	603b      	str	r3, [r7, #0]
 80009ea:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009ec:	2302      	movs	r3, #2
 80009ee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009f0:	2301      	movs	r3, #1
 80009f2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009f4:	2310      	movs	r3, #16
 80009f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009f8:	2302      	movs	r3, #2
 80009fa:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80009fc:	2300      	movs	r3, #0
 80009fe:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000a00:	2308      	movs	r3, #8
 8000a02:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000a04:	23a8      	movs	r3, #168	; 0xa8
 8000a06:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a08:	2302      	movs	r3, #2
 8000a0a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000a0c:	2302      	movs	r3, #2
 8000a0e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a10:	2302      	movs	r3, #2
 8000a12:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a14:	f107 031c 	add.w	r3, r7, #28
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f001 f9cf 	bl	8001dbc <HAL_RCC_OscConfig>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000a24:	f000 f97e 	bl	8000d24 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a28:	230f      	movs	r3, #15
 8000a2a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a2c:	2302      	movs	r3, #2
 8000a2e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a30:	2300      	movs	r3, #0
 8000a32:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000a34:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000a38:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000a3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a3e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000a40:	f107 0308 	add.w	r3, r7, #8
 8000a44:	2105      	movs	r1, #5
 8000a46:	4618      	mov	r0, r3
 8000a48:	f000 ff76 	bl	8001938 <HAL_RCC_ClockConfig>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000a52:	f000 f967 	bl	8000d24 <Error_Handler>
  }
}
 8000a56:	bf00      	nop
 8000a58:	3750      	adds	r7, #80	; 0x50
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	40023800 	.word	0x40023800
 8000a64:	40007000 	.word	0x40007000

08000a68 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b086      	sub	sp, #24
 8000a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a6e:	f107 0308 	add.w	r3, r7, #8
 8000a72:	2200      	movs	r2, #0
 8000a74:	601a      	str	r2, [r3, #0]
 8000a76:	605a      	str	r2, [r3, #4]
 8000a78:	609a      	str	r2, [r3, #8]
 8000a7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a7c:	463b      	mov	r3, r7
 8000a7e:	2200      	movs	r2, #0
 8000a80:	601a      	str	r2, [r3, #0]
 8000a82:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a84:	4b1e      	ldr	r3, [pc, #120]	; (8000b00 <MX_TIM1_Init+0x98>)
 8000a86:	4a1f      	ldr	r2, [pc, #124]	; (8000b04 <MX_TIM1_Init+0x9c>)
 8000a88:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 153;
 8000a8a:	4b1d      	ldr	r3, [pc, #116]	; (8000b00 <MX_TIM1_Init+0x98>)
 8000a8c:	2299      	movs	r2, #153	; 0x99
 8000a8e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a90:	4b1b      	ldr	r3, [pc, #108]	; (8000b00 <MX_TIM1_Init+0x98>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2399;
 8000a96:	4b1a      	ldr	r3, [pc, #104]	; (8000b00 <MX_TIM1_Init+0x98>)
 8000a98:	f640 125f 	movw	r2, #2399	; 0x95f
 8000a9c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a9e:	4b18      	ldr	r3, [pc, #96]	; (8000b00 <MX_TIM1_Init+0x98>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000aa4:	4b16      	ldr	r3, [pc, #88]	; (8000b00 <MX_TIM1_Init+0x98>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aaa:	4b15      	ldr	r3, [pc, #84]	; (8000b00 <MX_TIM1_Init+0x98>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000ab0:	4813      	ldr	r0, [pc, #76]	; (8000b00 <MX_TIM1_Init+0x98>)
 8000ab2:	f001 fc21 	bl	80022f8 <HAL_TIM_Base_Init>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d001      	beq.n	8000ac0 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000abc:	f000 f932 	bl	8000d24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ac0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ac4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000ac6:	f107 0308 	add.w	r3, r7, #8
 8000aca:	4619      	mov	r1, r3
 8000acc:	480c      	ldr	r0, [pc, #48]	; (8000b00 <MX_TIM1_Init+0x98>)
 8000ace:	f001 fddb 	bl	8002688 <HAL_TIM_ConfigClockSource>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d001      	beq.n	8000adc <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000ad8:	f000 f924 	bl	8000d24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000adc:	2300      	movs	r3, #0
 8000ade:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000ae4:	463b      	mov	r3, r7
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	4805      	ldr	r0, [pc, #20]	; (8000b00 <MX_TIM1_Init+0x98>)
 8000aea:	f001 fff7 	bl	8002adc <HAL_TIMEx_MasterConfigSynchronization>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d001      	beq.n	8000af8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000af4:	f000 f916 	bl	8000d24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000af8:	bf00      	nop
 8000afa:	3718      	adds	r7, #24
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	2000140c 	.word	0x2000140c
 8000b04:	40010000 	.word	0x40010000

08000b08 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b086      	sub	sp, #24
 8000b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b0e:	f107 0308 	add.w	r3, r7, #8
 8000b12:	2200      	movs	r2, #0
 8000b14:	601a      	str	r2, [r3, #0]
 8000b16:	605a      	str	r2, [r3, #4]
 8000b18:	609a      	str	r2, [r3, #8]
 8000b1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b1c:	463b      	mov	r3, r7
 8000b1e:	2200      	movs	r2, #0
 8000b20:	601a      	str	r2, [r3, #0]
 8000b22:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000b24:	4b1d      	ldr	r3, [pc, #116]	; (8000b9c <MX_TIM2_Init+0x94>)
 8000b26:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b2a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 153;
 8000b2c:	4b1b      	ldr	r3, [pc, #108]	; (8000b9c <MX_TIM2_Init+0x94>)
 8000b2e:	2299      	movs	r2, #153	; 0x99
 8000b30:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b32:	4b1a      	ldr	r3, [pc, #104]	; (8000b9c <MX_TIM2_Init+0x94>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 550;
 8000b38:	4b18      	ldr	r3, [pc, #96]	; (8000b9c <MX_TIM2_Init+0x94>)
 8000b3a:	f240 2226 	movw	r2, #550	; 0x226
 8000b3e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b40:	4b16      	ldr	r3, [pc, #88]	; (8000b9c <MX_TIM2_Init+0x94>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b46:	4b15      	ldr	r3, [pc, #84]	; (8000b9c <MX_TIM2_Init+0x94>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b4c:	4813      	ldr	r0, [pc, #76]	; (8000b9c <MX_TIM2_Init+0x94>)
 8000b4e:	f001 fbd3 	bl	80022f8 <HAL_TIM_Base_Init>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000b58:	f000 f8e4 	bl	8000d24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b60:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b62:	f107 0308 	add.w	r3, r7, #8
 8000b66:	4619      	mov	r1, r3
 8000b68:	480c      	ldr	r0, [pc, #48]	; (8000b9c <MX_TIM2_Init+0x94>)
 8000b6a:	f001 fd8d 	bl	8002688 <HAL_TIM_ConfigClockSource>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000b74:	f000 f8d6 	bl	8000d24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000b78:	2320      	movs	r3, #32
 8000b7a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b80:	463b      	mov	r3, r7
 8000b82:	4619      	mov	r1, r3
 8000b84:	4805      	ldr	r0, [pc, #20]	; (8000b9c <MX_TIM2_Init+0x94>)
 8000b86:	f001 ffa9 	bl	8002adc <HAL_TIMEx_MasterConfigSynchronization>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000b90:	f000 f8c8 	bl	8000d24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b94:	bf00      	nop
 8000b96:	3718      	adds	r7, #24
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	20001454 	.word	0x20001454

08000ba0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b086      	sub	sp, #24
 8000ba4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ba6:	f107 0308 	add.w	r3, r7, #8
 8000baa:	2200      	movs	r2, #0
 8000bac:	601a      	str	r2, [r3, #0]
 8000bae:	605a      	str	r2, [r3, #4]
 8000bb0:	609a      	str	r2, [r3, #8]
 8000bb2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bb4:	463b      	mov	r3, r7
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	601a      	str	r2, [r3, #0]
 8000bba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000bbc:	4b1e      	ldr	r3, [pc, #120]	; (8000c38 <MX_TIM8_Init+0x98>)
 8000bbe:	4a1f      	ldr	r2, [pc, #124]	; (8000c3c <MX_TIM8_Init+0x9c>)
 8000bc0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 153;
 8000bc2:	4b1d      	ldr	r3, [pc, #116]	; (8000c38 <MX_TIM8_Init+0x98>)
 8000bc4:	2299      	movs	r2, #153	; 0x99
 8000bc6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bc8:	4b1b      	ldr	r3, [pc, #108]	; (8000c38 <MX_TIM8_Init+0x98>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 553;
 8000bce:	4b1a      	ldr	r3, [pc, #104]	; (8000c38 <MX_TIM8_Init+0x98>)
 8000bd0:	f240 2229 	movw	r2, #553	; 0x229
 8000bd4:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bd6:	4b18      	ldr	r3, [pc, #96]	; (8000c38 <MX_TIM8_Init+0x98>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000bdc:	4b16      	ldr	r3, [pc, #88]	; (8000c38 <MX_TIM8_Init+0x98>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000be2:	4b15      	ldr	r3, [pc, #84]	; (8000c38 <MX_TIM8_Init+0x98>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8000be8:	4813      	ldr	r0, [pc, #76]	; (8000c38 <MX_TIM8_Init+0x98>)
 8000bea:	f001 fb85 	bl	80022f8 <HAL_TIM_Base_Init>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d001      	beq.n	8000bf8 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 8000bf4:	f000 f896 	bl	8000d24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000bf8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bfc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8000bfe:	f107 0308 	add.w	r3, r7, #8
 8000c02:	4619      	mov	r1, r3
 8000c04:	480c      	ldr	r0, [pc, #48]	; (8000c38 <MX_TIM8_Init+0x98>)
 8000c06:	f001 fd3f 	bl	8002688 <HAL_TIM_ConfigClockSource>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d001      	beq.n	8000c14 <MX_TIM8_Init+0x74>
  {
    Error_Handler();
 8000c10:	f000 f888 	bl	8000d24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000c14:	2320      	movs	r3, #32
 8000c16:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000c1c:	463b      	mov	r3, r7
 8000c1e:	4619      	mov	r1, r3
 8000c20:	4805      	ldr	r0, [pc, #20]	; (8000c38 <MX_TIM8_Init+0x98>)
 8000c22:	f001 ff5b 	bl	8002adc <HAL_TIMEx_MasterConfigSynchronization>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d001      	beq.n	8000c30 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8000c2c:	f000 f87a 	bl	8000d24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8000c30:	bf00      	nop
 8000c32:	3718      	adds	r7, #24
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	200010c0 	.word	0x200010c0
 8000c3c:	40010400 	.word	0x40010400

08000c40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b088      	sub	sp, #32
 8000c44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c46:	f107 030c 	add.w	r3, r7, #12
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	601a      	str	r2, [r3, #0]
 8000c4e:	605a      	str	r2, [r3, #4]
 8000c50:	609a      	str	r2, [r3, #8]
 8000c52:	60da      	str	r2, [r3, #12]
 8000c54:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c56:	2300      	movs	r3, #0
 8000c58:	60bb      	str	r3, [r7, #8]
 8000c5a:	4b2f      	ldr	r3, [pc, #188]	; (8000d18 <MX_GPIO_Init+0xd8>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5e:	4a2e      	ldr	r2, [pc, #184]	; (8000d18 <MX_GPIO_Init+0xd8>)
 8000c60:	f043 0302 	orr.w	r3, r3, #2
 8000c64:	6313      	str	r3, [r2, #48]	; 0x30
 8000c66:	4b2c      	ldr	r3, [pc, #176]	; (8000d18 <MX_GPIO_Init+0xd8>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6a:	f003 0302 	and.w	r3, r3, #2
 8000c6e:	60bb      	str	r3, [r7, #8]
 8000c70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c72:	2300      	movs	r3, #0
 8000c74:	607b      	str	r3, [r7, #4]
 8000c76:	4b28      	ldr	r3, [pc, #160]	; (8000d18 <MX_GPIO_Init+0xd8>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7a:	4a27      	ldr	r2, [pc, #156]	; (8000d18 <MX_GPIO_Init+0xd8>)
 8000c7c:	f043 0304 	orr.w	r3, r3, #4
 8000c80:	6313      	str	r3, [r2, #48]	; 0x30
 8000c82:	4b25      	ldr	r3, [pc, #148]	; (8000d18 <MX_GPIO_Init+0xd8>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c86:	f003 0304 	and.w	r3, r3, #4
 8000c8a:	607b      	str	r3, [r7, #4]
 8000c8c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000c8e:	2200      	movs	r2, #0
 8000c90:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000c94:	4821      	ldr	r0, [pc, #132]	; (8000d1c <MX_GPIO_Init+0xdc>)
 8000c96:	f000 fe1d 	bl	80018d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ca0:	481f      	ldr	r0, [pc, #124]	; (8000d20 <MX_GPIO_Init+0xe0>)
 8000ca2:	f000 fe17 	bl	80018d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000ca6:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000caa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cac:	2301      	movs	r3, #1
 8000cae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cb8:	f107 030c 	add.w	r3, r7, #12
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	4817      	ldr	r0, [pc, #92]	; (8000d1c <MX_GPIO_Init+0xdc>)
 8000cc0:	f000 fc5c 	bl	800157c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000cc4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000cc8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cd6:	f107 030c 	add.w	r3, r7, #12
 8000cda:	4619      	mov	r1, r3
 8000cdc:	4810      	ldr	r0, [pc, #64]	; (8000d20 <MX_GPIO_Init+0xe0>)
 8000cde:	f000 fc4d 	bl	800157c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000ce2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ce6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000ce8:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8000cec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000cee:	2302      	movs	r3, #2
 8000cf0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cf2:	f107 030c 	add.w	r3, r7, #12
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	4809      	ldr	r0, [pc, #36]	; (8000d20 <MX_GPIO_Init+0xe0>)
 8000cfa:	f000 fc3f 	bl	800157c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8000cfe:	2200      	movs	r2, #0
 8000d00:	2101      	movs	r1, #1
 8000d02:	2017      	movs	r0, #23
 8000d04:	f000 fc03 	bl	800150e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000d08:	2017      	movs	r0, #23
 8000d0a:	f000 fc1c 	bl	8001546 <HAL_NVIC_EnableIRQ>

}
 8000d0e:	bf00      	nop
 8000d10:	3720      	adds	r7, #32
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	40023800 	.word	0x40023800
 8000d1c:	40020400 	.word	0x40020400
 8000d20:	40020800 	.word	0x40020800

08000d24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d28:	b672      	cpsid	i
}
 8000d2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d2c:	e7fe      	b.n	8000d2c <Error_Handler+0x8>
	...

08000d30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b083      	sub	sp, #12
 8000d34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d36:	2300      	movs	r3, #0
 8000d38:	607b      	str	r3, [r7, #4]
 8000d3a:	4b10      	ldr	r3, [pc, #64]	; (8000d7c <HAL_MspInit+0x4c>)
 8000d3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d3e:	4a0f      	ldr	r2, [pc, #60]	; (8000d7c <HAL_MspInit+0x4c>)
 8000d40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d44:	6453      	str	r3, [r2, #68]	; 0x44
 8000d46:	4b0d      	ldr	r3, [pc, #52]	; (8000d7c <HAL_MspInit+0x4c>)
 8000d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d4e:	607b      	str	r3, [r7, #4]
 8000d50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d52:	2300      	movs	r3, #0
 8000d54:	603b      	str	r3, [r7, #0]
 8000d56:	4b09      	ldr	r3, [pc, #36]	; (8000d7c <HAL_MspInit+0x4c>)
 8000d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d5a:	4a08      	ldr	r2, [pc, #32]	; (8000d7c <HAL_MspInit+0x4c>)
 8000d5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d60:	6413      	str	r3, [r2, #64]	; 0x40
 8000d62:	4b06      	ldr	r3, [pc, #24]	; (8000d7c <HAL_MspInit+0x4c>)
 8000d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d6a:	603b      	str	r3, [r7, #0]
 8000d6c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d6e:	bf00      	nop
 8000d70:	370c      	adds	r7, #12
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop
 8000d7c:	40023800 	.word	0x40023800

08000d80 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b086      	sub	sp, #24
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4a22      	ldr	r2, [pc, #136]	; (8000e18 <HAL_TIM_Base_MspInit+0x98>)
 8000d8e:	4293      	cmp	r3, r2
 8000d90:	d116      	bne.n	8000dc0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000d92:	2300      	movs	r3, #0
 8000d94:	617b      	str	r3, [r7, #20]
 8000d96:	4b21      	ldr	r3, [pc, #132]	; (8000e1c <HAL_TIM_Base_MspInit+0x9c>)
 8000d98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d9a:	4a20      	ldr	r2, [pc, #128]	; (8000e1c <HAL_TIM_Base_MspInit+0x9c>)
 8000d9c:	f043 0301 	orr.w	r3, r3, #1
 8000da0:	6453      	str	r3, [r2, #68]	; 0x44
 8000da2:	4b1e      	ldr	r3, [pc, #120]	; (8000e1c <HAL_TIM_Base_MspInit+0x9c>)
 8000da4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000da6:	f003 0301 	and.w	r3, r3, #1
 8000daa:	617b      	str	r3, [r7, #20]
 8000dac:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8000dae:	2200      	movs	r2, #0
 8000db0:	2100      	movs	r1, #0
 8000db2:	2019      	movs	r0, #25
 8000db4:	f000 fbab 	bl	800150e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000db8:	2019      	movs	r0, #25
 8000dba:	f000 fbc4 	bl	8001546 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8000dbe:	e026      	b.n	8000e0e <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM2)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000dc8:	d10e      	bne.n	8000de8 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000dca:	2300      	movs	r3, #0
 8000dcc:	613b      	str	r3, [r7, #16]
 8000dce:	4b13      	ldr	r3, [pc, #76]	; (8000e1c <HAL_TIM_Base_MspInit+0x9c>)
 8000dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dd2:	4a12      	ldr	r2, [pc, #72]	; (8000e1c <HAL_TIM_Base_MspInit+0x9c>)
 8000dd4:	f043 0301 	orr.w	r3, r3, #1
 8000dd8:	6413      	str	r3, [r2, #64]	; 0x40
 8000dda:	4b10      	ldr	r3, [pc, #64]	; (8000e1c <HAL_TIM_Base_MspInit+0x9c>)
 8000ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dde:	f003 0301 	and.w	r3, r3, #1
 8000de2:	613b      	str	r3, [r7, #16]
 8000de4:	693b      	ldr	r3, [r7, #16]
}
 8000de6:	e012      	b.n	8000e0e <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM8)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	4a0c      	ldr	r2, [pc, #48]	; (8000e20 <HAL_TIM_Base_MspInit+0xa0>)
 8000dee:	4293      	cmp	r3, r2
 8000df0:	d10d      	bne.n	8000e0e <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8000df2:	2300      	movs	r3, #0
 8000df4:	60fb      	str	r3, [r7, #12]
 8000df6:	4b09      	ldr	r3, [pc, #36]	; (8000e1c <HAL_TIM_Base_MspInit+0x9c>)
 8000df8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dfa:	4a08      	ldr	r2, [pc, #32]	; (8000e1c <HAL_TIM_Base_MspInit+0x9c>)
 8000dfc:	f043 0302 	orr.w	r3, r3, #2
 8000e00:	6453      	str	r3, [r2, #68]	; 0x44
 8000e02:	4b06      	ldr	r3, [pc, #24]	; (8000e1c <HAL_TIM_Base_MspInit+0x9c>)
 8000e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e06:	f003 0302 	and.w	r3, r3, #2
 8000e0a:	60fb      	str	r3, [r7, #12]
 8000e0c:	68fb      	ldr	r3, [r7, #12]
}
 8000e0e:	bf00      	nop
 8000e10:	3718      	adds	r7, #24
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	40010000 	.word	0x40010000
 8000e1c:	40023800 	.word	0x40023800
 8000e20:	40010400 	.word	0x40010400

08000e24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e28:	e7fe      	b.n	8000e28 <NMI_Handler+0x4>

08000e2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e2a:	b480      	push	{r7}
 8000e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e2e:	e7fe      	b.n	8000e2e <HardFault_Handler+0x4>

08000e30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e34:	e7fe      	b.n	8000e34 <MemManage_Handler+0x4>

08000e36 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e36:	b480      	push	{r7}
 8000e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e3a:	e7fe      	b.n	8000e3a <BusFault_Handler+0x4>

08000e3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e40:	e7fe      	b.n	8000e40 <UsageFault_Handler+0x4>

08000e42 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e42:	b480      	push	{r7}
 8000e44:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e46:	bf00      	nop
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr

08000e50 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e54:	bf00      	nop
 8000e56:	46bd      	mov	sp, r7
 8000e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5c:	4770      	bx	lr

08000e5e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e5e:	b480      	push	{r7}
 8000e60:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e62:	bf00      	nop
 8000e64:	46bd      	mov	sp, r7
 8000e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6a:	4770      	bx	lr

08000e6c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e70:	f000 fa52 	bl	8001318 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e74:	bf00      	nop
 8000e76:	bd80      	pop	{r7, pc}

08000e78 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8000e7c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000e80:	f000 fd42 	bl	8001908 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000e84:	bf00      	nop
 8000e86:	bd80      	pop	{r7, pc}

08000e88 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000e8c:	4802      	ldr	r0, [pc, #8]	; (8000e98 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000e8e:	f001 faf3 	bl	8002478 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000e92:	bf00      	nop
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	2000140c 	.word	0x2000140c

08000e9c <_close>:
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
 8000ea4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	370c      	adds	r7, #12
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr

08000eb4 <_fstat>:
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
 8000ebc:	6039      	str	r1, [r7, #0]
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ec4:	605a      	str	r2, [r3, #4]
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	4618      	mov	r0, r3
 8000eca:	370c      	adds	r7, #12
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed2:	4770      	bx	lr

08000ed4 <_isatty>:
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
 8000edc:	2301      	movs	r3, #1
 8000ede:	4618      	mov	r0, r3
 8000ee0:	370c      	adds	r7, #12
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr

08000eea <_lseek>:
 8000eea:	b480      	push	{r7}
 8000eec:	b085      	sub	sp, #20
 8000eee:	af00      	add	r7, sp, #0
 8000ef0:	60f8      	str	r0, [r7, #12]
 8000ef2:	60b9      	str	r1, [r7, #8]
 8000ef4:	607a      	str	r2, [r7, #4]
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	4618      	mov	r0, r3
 8000efa:	3714      	adds	r7, #20
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr

08000f04 <_sbrk>:
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b086      	sub	sp, #24
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
 8000f0c:	4a14      	ldr	r2, [pc, #80]	; (8000f60 <_sbrk+0x5c>)
 8000f0e:	4b15      	ldr	r3, [pc, #84]	; (8000f64 <_sbrk+0x60>)
 8000f10:	1ad3      	subs	r3, r2, r3
 8000f12:	617b      	str	r3, [r7, #20]
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	613b      	str	r3, [r7, #16]
 8000f18:	4b13      	ldr	r3, [pc, #76]	; (8000f68 <_sbrk+0x64>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d102      	bne.n	8000f26 <_sbrk+0x22>
 8000f20:	4b11      	ldr	r3, [pc, #68]	; (8000f68 <_sbrk+0x64>)
 8000f22:	4a12      	ldr	r2, [pc, #72]	; (8000f6c <_sbrk+0x68>)
 8000f24:	601a      	str	r2, [r3, #0]
 8000f26:	4b10      	ldr	r3, [pc, #64]	; (8000f68 <_sbrk+0x64>)
 8000f28:	681a      	ldr	r2, [r3, #0]
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	4413      	add	r3, r2
 8000f2e:	693a      	ldr	r2, [r7, #16]
 8000f30:	429a      	cmp	r2, r3
 8000f32:	d207      	bcs.n	8000f44 <_sbrk+0x40>
 8000f34:	f001 fe62 	bl	8002bfc <__errno>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	220c      	movs	r2, #12
 8000f3c:	601a      	str	r2, [r3, #0]
 8000f3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f42:	e009      	b.n	8000f58 <_sbrk+0x54>
 8000f44:	4b08      	ldr	r3, [pc, #32]	; (8000f68 <_sbrk+0x64>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	60fb      	str	r3, [r7, #12]
 8000f4a:	4b07      	ldr	r3, [pc, #28]	; (8000f68 <_sbrk+0x64>)
 8000f4c:	681a      	ldr	r2, [r3, #0]
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	4413      	add	r3, r2
 8000f52:	4a05      	ldr	r2, [pc, #20]	; (8000f68 <_sbrk+0x64>)
 8000f54:	6013      	str	r3, [r2, #0]
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	4618      	mov	r0, r3
 8000f5a:	3718      	adds	r7, #24
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	20020000 	.word	0x20020000
 8000f64:	00000400 	.word	0x00000400
 8000f68:	20000094 	.word	0x20000094
 8000f6c:	200014d0 	.word	0x200014d0

08000f70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f74:	4b06      	ldr	r3, [pc, #24]	; (8000f90 <SystemInit+0x20>)
 8000f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f7a:	4a05      	ldr	r2, [pc, #20]	; (8000f90 <SystemInit+0x20>)
 8000f7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f80:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f84:	bf00      	nop
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	e000ed00 	.word	0xe000ed00

08000f94 <uart_init>:
/**
 * Initializes USART2 as a UART
 * @param baud - the baud rate
 * @param sysclk - the frequency of the system clock in Hz
 */
void uart_init(int baud, int sysclk) {
 8000f94:	b590      	push	{r4, r7, lr}
 8000f96:	f6ad 0d1c 	subw	sp, sp, #2076	; 0x81c
 8000f9a:	af00      	add	r7, sp, #0
 8000f9c:	f8c7 0814 	str.w	r0, [r7, #2068]	; 0x814
 8000fa0:	f8c7 1810 	str.w	r1, [r7, #2064]	; 0x810

    // define the input and output buffer
    input_buffer = cq_init();
 8000fa4:	4c36      	ldr	r4, [pc, #216]	; (8001080 <uart_init+0xec>)
 8000fa6:	463b      	mov	r3, r7
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f7ff faa7 	bl	80004fc <cq_init>
 8000fae:	463b      	mov	r3, r7
 8000fb0:	4620      	mov	r0, r4
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	f44f 6301 	mov.w	r3, #2064	; 0x810
 8000fb8:	461a      	mov	r2, r3
 8000fba:	f001 feba 	bl	8002d32 <memcpy>
    output_buffer = cq_init();
 8000fbe:	4c31      	ldr	r4, [pc, #196]	; (8001084 <uart_init+0xf0>)
 8000fc0:	463b      	mov	r3, r7
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f7ff fa9a 	bl	80004fc <cq_init>
 8000fc8:	463b      	mov	r3, r7
 8000fca:	4620      	mov	r0, r4
 8000fcc:	4619      	mov	r1, r3
 8000fce:	f44f 6301 	mov.w	r3, #2064	; 0x810
 8000fd2:	461a      	mov	r2, r3
 8000fd4:	f001 fead 	bl	8002d32 <memcpy>

    // enable GPIOA in RCC
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000fd8:	4b2b      	ldr	r3, [pc, #172]	; (8001088 <uart_init+0xf4>)
 8000fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fdc:	4a2a      	ldr	r2, [pc, #168]	; (8001088 <uart_init+0xf4>)
 8000fde:	f043 0301 	orr.w	r3, r3, #1
 8000fe2:	6313      	str	r3, [r2, #48]	; 0x30

    // enable USART2 in RCC
    RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8000fe4:	4b28      	ldr	r3, [pc, #160]	; (8001088 <uart_init+0xf4>)
 8000fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe8:	4a27      	ldr	r2, [pc, #156]	; (8001088 <uart_init+0xf4>)
 8000fea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fee:	6413      	str	r3, [r2, #64]	; 0x40

    // set PA2 and PA3 as pullup
    GPIOA->PUPDR |= (0b01 << GPIO_PUPDR_PUPD2_Pos | 0b01 << GPIO_PUPDR_PUPD3_Pos);
 8000ff0:	4b26      	ldr	r3, [pc, #152]	; (800108c <uart_init+0xf8>)
 8000ff2:	68db      	ldr	r3, [r3, #12]
 8000ff4:	4a25      	ldr	r2, [pc, #148]	; (800108c <uart_init+0xf8>)
 8000ff6:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8000ffa:	60d3      	str	r3, [r2, #12]

    // clear PA2 and PA3 mode
    GPIOA->MODER &= ~(GPIO_MODER_MODER2 | GPIO_MODER_MODER3);
 8000ffc:	4b23      	ldr	r3, [pc, #140]	; (800108c <uart_init+0xf8>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a22      	ldr	r2, [pc, #136]	; (800108c <uart_init+0xf8>)
 8001002:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001006:	6013      	str	r3, [r2, #0]

    // set PA2 and PA3 mode to alternate function
    GPIOA->MODER |= (0b10 << GPIO_MODER_MODER2_Pos | 0b10 << GPIO_MODER_MODER3_Pos);
 8001008:	4b20      	ldr	r3, [pc, #128]	; (800108c <uart_init+0xf8>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a1f      	ldr	r2, [pc, #124]	; (800108c <uart_init+0xf8>)
 800100e:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8001012:	6013      	str	r3, [r2, #0]

    // clear alternate function select for PA2 and PA3
    GPIOA->AFR[0] &= ~(GPIO_AFRL_AFRL2 | GPIO_AFRL_AFRL3);
 8001014:	4b1d      	ldr	r3, [pc, #116]	; (800108c <uart_init+0xf8>)
 8001016:	6a1b      	ldr	r3, [r3, #32]
 8001018:	4a1c      	ldr	r2, [pc, #112]	; (800108c <uart_init+0xf8>)
 800101a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800101e:	6213      	str	r3, [r2, #32]

    // select USART1..3 (AF7) as the alternate function for PA3 and PA2
    GPIOA->AFR[0] |= (7 << GPIO_AFRL_AFSEL2_Pos | 7 << GPIO_AFRL_AFSEL3_Pos);
 8001020:	4b1a      	ldr	r3, [pc, #104]	; (800108c <uart_init+0xf8>)
 8001022:	6a1b      	ldr	r3, [r3, #32]
 8001024:	4a19      	ldr	r2, [pc, #100]	; (800108c <uart_init+0xf8>)
 8001026:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 800102a:	6213      	str	r3, [r2, #32]

    // set USART2's baud rate
    USART2->BRR = sysclk / baud;
 800102c:	f8d7 2810 	ldr.w	r2, [r7, #2064]	; 0x810
 8001030:	f8d7 3814 	ldr.w	r3, [r7, #2068]	; 0x814
 8001034:	fb92 f2f3 	sdiv	r2, r2, r3
 8001038:	4b15      	ldr	r3, [pc, #84]	; (8001090 <uart_init+0xfc>)
 800103a:	609a      	str	r2, [r3, #8]

    // enable USART2's UART, RX, and TX
    USART2->CR1 |= (USART_CR1_UE | USART_CR1_TE | USART_CR1_RE);
 800103c:	4b14      	ldr	r3, [pc, #80]	; (8001090 <uart_init+0xfc>)
 800103e:	68db      	ldr	r3, [r3, #12]
 8001040:	4a13      	ldr	r2, [pc, #76]	; (8001090 <uart_init+0xfc>)
 8001042:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001046:	f043 030c 	orr.w	r3, r3, #12
 800104a:	60d3      	str	r3, [r2, #12]

    // enable USART2's TXE interrupt and RXNE interrupt
    USART2->CR1 |= (USART_CR1_TXEIE | USART_CR1_RXNEIE);
 800104c:	4b10      	ldr	r3, [pc, #64]	; (8001090 <uart_init+0xfc>)
 800104e:	68db      	ldr	r3, [r3, #12]
 8001050:	4a0f      	ldr	r2, [pc, #60]	; (8001090 <uart_init+0xfc>)
 8001052:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8001056:	60d3      	str	r3, [r2, #12]

    // enable USART2 interrupts in NVIC
    NVIC->ISER[1] |= (1 << 6);
 8001058:	4b0e      	ldr	r3, [pc, #56]	; (8001094 <uart_init+0x100>)
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	4a0d      	ldr	r2, [pc, #52]	; (8001094 <uart_init+0x100>)
 800105e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001062:	6053      	str	r3, [r2, #4]

    // set output buffer source
    setvbuf(stdout, NULL, _IONBF, 0);
 8001064:	4b0c      	ldr	r3, [pc, #48]	; (8001098 <uart_init+0x104>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	6898      	ldr	r0, [r3, #8]
 800106a:	2300      	movs	r3, #0
 800106c:	2202      	movs	r2, #2
 800106e:	2100      	movs	r1, #0
 8001070:	f001 feec 	bl	8002e4c <setvbuf>

}
 8001074:	bf00      	nop
 8001076:	f607 071c 	addw	r7, r7, #2076	; 0x81c
 800107a:	46bd      	mov	sp, r7
 800107c:	bd90      	pop	{r4, r7, pc}
 800107e:	bf00      	nop
 8001080:	20000098 	.word	0x20000098
 8001084:	200008a8 	.word	0x200008a8
 8001088:	40023800 	.word	0x40023800
 800108c:	40020000 	.word	0x40020000
 8001090:	40004400 	.word	0x40004400
 8001094:	e000e100 	.word	0xe000e100
 8001098:	20000010 	.word	0x20000010

0800109c <_read>:
 * @param file - not implemented (ignored)
 * @param ptr - where the read data should be put
 * @param len - the number of characters to read
 * @return the number of characters read
 */
int _read(int file, char * ptr, int len) {
 800109c:	b580      	push	{r7, lr}
 800109e:	b086      	sub	sp, #24
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	60f8      	str	r0, [r7, #12]
 80010a4:	60b9      	str	r1, [r7, #8]
 80010a6:	607a      	str	r2, [r7, #4]

    // wait until the input buffer receives some data
    while (cq_isempty(&input_buffer));
 80010a8:	bf00      	nop
 80010aa:	4814      	ldr	r0, [pc, #80]	; (80010fc <_read+0x60>)
 80010ac:	f7ff faa1 	bl	80005f2 <cq_isempty>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d1f9      	bne.n	80010aa <_read+0xe>

    int char_count = 0;
 80010b6:	2300      	movs	r3, #0
 80010b8:	617b      	str	r3, [r7, #20]

    // pull from the circular queue until it is empty
    while (!cq_isempty(&input_buffer)) {
 80010ba:	e00c      	b.n	80010d6 <_read+0x3a>
        char_count++;
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	3301      	adds	r3, #1
 80010c0:	617b      	str	r3, [r7, #20]
        *ptr = cq_pull(&input_buffer);
 80010c2:	480e      	ldr	r0, [pc, #56]	; (80010fc <_read+0x60>)
 80010c4:	f7ff fa6a 	bl	800059c <cq_pull>
 80010c8:	4603      	mov	r3, r0
 80010ca:	461a      	mov	r2, r3
 80010cc:	68bb      	ldr	r3, [r7, #8]
 80010ce:	701a      	strb	r2, [r3, #0]
        ptr++;
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	3301      	adds	r3, #1
 80010d4:	60bb      	str	r3, [r7, #8]
    while (!cq_isempty(&input_buffer)) {
 80010d6:	4809      	ldr	r0, [pc, #36]	; (80010fc <_read+0x60>)
 80010d8:	f7ff fa8b 	bl	80005f2 <cq_isempty>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d0ec      	beq.n	80010bc <_read+0x20>
    }

    if (*ptr == '\r') *ptr = '\n';
 80010e2:	68bb      	ldr	r3, [r7, #8]
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	2b0d      	cmp	r3, #13
 80010e8:	d102      	bne.n	80010f0 <_read+0x54>
 80010ea:	68bb      	ldr	r3, [r7, #8]
 80010ec:	220a      	movs	r2, #10
 80010ee:	701a      	strb	r2, [r3, #0]

    return char_count;
 80010f0:	697b      	ldr	r3, [r7, #20]

}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3718      	adds	r7, #24
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	20000098 	.word	0x20000098

08001100 <_write>:
 * @param file - not implemented (ignored)
 * @param ptr - where the characters should be read from
 * @param len - the number of characters to read
 * @return the number of characters read
 */
int _write(int file, char * ptr, int len) {
 8001100:	b580      	push	{r7, lr}
 8001102:	b086      	sub	sp, #24
 8001104:	af00      	add	r7, sp, #0
 8001106:	60f8      	str	r0, [r7, #12]
 8001108:	60b9      	str	r1, [r7, #8]
 800110a:	607a      	str	r2, [r7, #4]

    int char_count = 0;
 800110c:	2300      	movs	r3, #0
 800110e:	617b      	str	r3, [r7, #20]

    // push characters to the output buffer until we write len characters or the buffer fills up
    while (char_count < len && !cq_isfull(&output_buffer)) {
 8001110:	e00b      	b.n	800112a <_write+0x2a>
        cq_push(&output_buffer, *ptr);
 8001112:	68bb      	ldr	r3, [r7, #8]
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	4619      	mov	r1, r3
 8001118:	480e      	ldr	r0, [pc, #56]	; (8001154 <_write+0x54>)
 800111a:	f7ff fa13 	bl	8000544 <cq_push>
        char_count++;
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	3301      	adds	r3, #1
 8001122:	617b      	str	r3, [r7, #20]
        ptr++;
 8001124:	68bb      	ldr	r3, [r7, #8]
 8001126:	3301      	adds	r3, #1
 8001128:	60bb      	str	r3, [r7, #8]
    while (char_count < len && !cq_isfull(&output_buffer)) {
 800112a:	697a      	ldr	r2, [r7, #20]
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	429a      	cmp	r2, r3
 8001130:	da05      	bge.n	800113e <_write+0x3e>
 8001132:	4808      	ldr	r0, [pc, #32]	; (8001154 <_write+0x54>)
 8001134:	f7ff fa69 	bl	800060a <cq_isfull>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d0e9      	beq.n	8001112 <_write+0x12>
    }

    // enable TXE interrupts so the data can be transmitted
    USART2->CR1 |= USART_CR1_TXEIE;
 800113e:	4b06      	ldr	r3, [pc, #24]	; (8001158 <_write+0x58>)
 8001140:	68db      	ldr	r3, [r3, #12]
 8001142:	4a05      	ldr	r2, [pc, #20]	; (8001158 <_write+0x58>)
 8001144:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001148:	60d3      	str	r3, [r2, #12]

    return char_count;
 800114a:	697b      	ldr	r3, [r7, #20]
}
 800114c:	4618      	mov	r0, r3
 800114e:	3718      	adds	r7, #24
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	200008a8 	.word	0x200008a8
 8001158:	40004400 	.word	0x40004400

0800115c <uart_isempty>:

int uart_isempty()
{
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
	return cq_isempty(&input_buffer);
 8001160:	4802      	ldr	r0, [pc, #8]	; (800116c <uart_isempty+0x10>)
 8001162:	f7ff fa46 	bl	80005f2 <cq_isempty>
 8001166:	4603      	mov	r3, r0
}
 8001168:	4618      	mov	r0, r3
 800116a:	bd80      	pop	{r7, pc}
 800116c:	20000098 	.word	0x20000098

08001170 <uart_getc>:

char uart_getc()
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
	return cq_pull(&input_buffer);
 8001174:	4802      	ldr	r0, [pc, #8]	; (8001180 <uart_getc+0x10>)
 8001176:	f7ff fa11 	bl	800059c <cq_pull>
 800117a:	4603      	mov	r3, r0
}
 800117c:	4618      	mov	r0, r3
 800117e:	bd80      	pop	{r7, pc}
 8001180:	20000098 	.word	0x20000098

08001184 <USART2_IRQHandler>:

/**
 * USART2 interrupt request handler
 */
void USART2_IRQHandler(void) {
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0

    // if the RDR has received data and the input buffer is not full
    if ((USART2->SR & USART_SR_RXNE) && !cq_isfull(&input_buffer)) {
 800118a:	4b22      	ldr	r3, [pc, #136]	; (8001214 <USART2_IRQHandler+0x90>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f003 0320 	and.w	r3, r3, #32
 8001192:	2b00      	cmp	r3, #0
 8001194:	d020      	beq.n	80011d8 <USART2_IRQHandler+0x54>
 8001196:	4820      	ldr	r0, [pc, #128]	; (8001218 <USART2_IRQHandler+0x94>)
 8001198:	f7ff fa37 	bl	800060a <cq_isfull>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d11a      	bne.n	80011d8 <USART2_IRQHandler+0x54>

        // read the RDR
        char c = USART2->DR;
 80011a2:	4b1c      	ldr	r3, [pc, #112]	; (8001214 <USART2_IRQHandler+0x90>)
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	71fb      	strb	r3, [r7, #7]

        // push the char in the RDR into the input buffer
        cq_push(&input_buffer, c);
 80011a8:	79fb      	ldrb	r3, [r7, #7]
 80011aa:	4619      	mov	r1, r3
 80011ac:	481a      	ldr	r0, [pc, #104]	; (8001218 <USART2_IRQHandler+0x94>)
 80011ae:	f7ff f9c9 	bl	8000544 <cq_push>

        // echo the character to the output buffer
        if (!cq_isfull(&output_buffer)) {
 80011b2:	481a      	ldr	r0, [pc, #104]	; (800121c <USART2_IRQHandler+0x98>)
 80011b4:	f7ff fa29 	bl	800060a <cq_isfull>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d104      	bne.n	80011c8 <USART2_IRQHandler+0x44>
            cq_push(&output_buffer, c);
 80011be:	79fb      	ldrb	r3, [r7, #7]
 80011c0:	4619      	mov	r1, r3
 80011c2:	4816      	ldr	r0, [pc, #88]	; (800121c <USART2_IRQHandler+0x98>)
 80011c4:	f7ff f9be 	bl	8000544 <cq_push>
        }

        // enable TXE interrupts so the echo can be pushed
        USART2->CR1 |= USART_CR1_TXEIE;
 80011c8:	4b12      	ldr	r3, [pc, #72]	; (8001214 <USART2_IRQHandler+0x90>)
 80011ca:	68db      	ldr	r3, [r3, #12]
 80011cc:	4a11      	ldr	r2, [pc, #68]	; (8001214 <USART2_IRQHandler+0x90>)
 80011ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011d2:	60d3      	str	r3, [r2, #12]
    if ((USART2->SR & USART_SR_RXNE) && !cq_isfull(&input_buffer)) {
 80011d4:	bf00      	nop
            // disable TXE interrupts
            USART2->CR1 &= ~(USART_CR1_TXEIE);

        }
    }
}
 80011d6:	e019      	b.n	800120c <USART2_IRQHandler+0x88>
    else if (USART2->SR & USART_SR_TXE) {
 80011d8:	4b0e      	ldr	r3, [pc, #56]	; (8001214 <USART2_IRQHandler+0x90>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d013      	beq.n	800120c <USART2_IRQHandler+0x88>
        if (!cq_isempty(&output_buffer)) {
 80011e4:	480d      	ldr	r0, [pc, #52]	; (800121c <USART2_IRQHandler+0x98>)
 80011e6:	f7ff fa04 	bl	80005f2 <cq_isempty>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d107      	bne.n	8001200 <USART2_IRQHandler+0x7c>
            USART2->DR = cq_pull(&output_buffer);
 80011f0:	480a      	ldr	r0, [pc, #40]	; (800121c <USART2_IRQHandler+0x98>)
 80011f2:	f7ff f9d3 	bl	800059c <cq_pull>
 80011f6:	4603      	mov	r3, r0
 80011f8:	461a      	mov	r2, r3
 80011fa:	4b06      	ldr	r3, [pc, #24]	; (8001214 <USART2_IRQHandler+0x90>)
 80011fc:	605a      	str	r2, [r3, #4]
}
 80011fe:	e005      	b.n	800120c <USART2_IRQHandler+0x88>
            USART2->CR1 &= ~(USART_CR1_TXEIE);
 8001200:	4b04      	ldr	r3, [pc, #16]	; (8001214 <USART2_IRQHandler+0x90>)
 8001202:	68db      	ldr	r3, [r3, #12]
 8001204:	4a03      	ldr	r2, [pc, #12]	; (8001214 <USART2_IRQHandler+0x90>)
 8001206:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800120a:	60d3      	str	r3, [r2, #12]
}
 800120c:	bf00      	nop
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	40004400 	.word	0x40004400
 8001218:	20000098 	.word	0x20000098
 800121c:	200008a8 	.word	0x200008a8

08001220 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001220:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001258 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001224:	480d      	ldr	r0, [pc, #52]	; (800125c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001226:	490e      	ldr	r1, [pc, #56]	; (8001260 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001228:	4a0e      	ldr	r2, [pc, #56]	; (8001264 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800122a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800122c:	e002      	b.n	8001234 <LoopCopyDataInit>

0800122e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800122e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001230:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001232:	3304      	adds	r3, #4

08001234 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001234:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001236:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001238:	d3f9      	bcc.n	800122e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800123a:	4a0b      	ldr	r2, [pc, #44]	; (8001268 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800123c:	4c0b      	ldr	r4, [pc, #44]	; (800126c <LoopFillZerobss+0x26>)
  movs r3, #0
 800123e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001240:	e001      	b.n	8001246 <LoopFillZerobss>

08001242 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001242:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001244:	3204      	adds	r2, #4

08001246 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001246:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001248:	d3fb      	bcc.n	8001242 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800124a:	f7ff fe91 	bl	8000f70 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800124e:	f001 fd49 	bl	8002ce4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001252:	f7ff fb31 	bl	80008b8 <main>
  bx  lr    
 8001256:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001258:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800125c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001260:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001264:	08003928 	.word	0x08003928
  ldr r2, =_sbss
 8001268:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 800126c:	200014d0 	.word	0x200014d0

08001270 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001270:	e7fe      	b.n	8001270 <ADC_IRQHandler>
	...

08001274 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001278:	4b0e      	ldr	r3, [pc, #56]	; (80012b4 <HAL_Init+0x40>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a0d      	ldr	r2, [pc, #52]	; (80012b4 <HAL_Init+0x40>)
 800127e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001282:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001284:	4b0b      	ldr	r3, [pc, #44]	; (80012b4 <HAL_Init+0x40>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a0a      	ldr	r2, [pc, #40]	; (80012b4 <HAL_Init+0x40>)
 800128a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800128e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001290:	4b08      	ldr	r3, [pc, #32]	; (80012b4 <HAL_Init+0x40>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a07      	ldr	r2, [pc, #28]	; (80012b4 <HAL_Init+0x40>)
 8001296:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800129a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800129c:	2003      	movs	r0, #3
 800129e:	f000 f92b 	bl	80014f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012a2:	200f      	movs	r0, #15
 80012a4:	f000 f808 	bl	80012b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012a8:	f7ff fd42 	bl	8000d30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012ac:	2300      	movs	r3, #0
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	40023c00 	.word	0x40023c00

080012b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012c0:	4b12      	ldr	r3, [pc, #72]	; (800130c <HAL_InitTick+0x54>)
 80012c2:	681a      	ldr	r2, [r3, #0]
 80012c4:	4b12      	ldr	r3, [pc, #72]	; (8001310 <HAL_InitTick+0x58>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	4619      	mov	r1, r3
 80012ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80012d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80012d6:	4618      	mov	r0, r3
 80012d8:	f000 f943 	bl	8001562 <HAL_SYSTICK_Config>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
 80012e4:	e00e      	b.n	8001304 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	2b0f      	cmp	r3, #15
 80012ea:	d80a      	bhi.n	8001302 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012ec:	2200      	movs	r2, #0
 80012ee:	6879      	ldr	r1, [r7, #4]
 80012f0:	f04f 30ff 	mov.w	r0, #4294967295
 80012f4:	f000 f90b 	bl	800150e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012f8:	4a06      	ldr	r2, [pc, #24]	; (8001314 <HAL_InitTick+0x5c>)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012fe:	2300      	movs	r3, #0
 8001300:	e000      	b.n	8001304 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001302:	2301      	movs	r3, #1
}
 8001304:	4618      	mov	r0, r3
 8001306:	3708      	adds	r7, #8
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	20000004 	.word	0x20000004
 8001310:	2000000c 	.word	0x2000000c
 8001314:	20000008 	.word	0x20000008

08001318 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800131c:	4b06      	ldr	r3, [pc, #24]	; (8001338 <HAL_IncTick+0x20>)
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	461a      	mov	r2, r3
 8001322:	4b06      	ldr	r3, [pc, #24]	; (800133c <HAL_IncTick+0x24>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4413      	add	r3, r2
 8001328:	4a04      	ldr	r2, [pc, #16]	; (800133c <HAL_IncTick+0x24>)
 800132a:	6013      	str	r3, [r2, #0]
}
 800132c:	bf00      	nop
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	2000000c 	.word	0x2000000c
 800133c:	200014bc 	.word	0x200014bc

08001340 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
  return uwTick;
 8001344:	4b03      	ldr	r3, [pc, #12]	; (8001354 <HAL_GetTick+0x14>)
 8001346:	681b      	ldr	r3, [r3, #0]
}
 8001348:	4618      	mov	r0, r3
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop
 8001354:	200014bc 	.word	0x200014bc

08001358 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001358:	b480      	push	{r7}
 800135a:	b085      	sub	sp, #20
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	f003 0307 	and.w	r3, r3, #7
 8001366:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001368:	4b0c      	ldr	r3, [pc, #48]	; (800139c <__NVIC_SetPriorityGrouping+0x44>)
 800136a:	68db      	ldr	r3, [r3, #12]
 800136c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800136e:	68ba      	ldr	r2, [r7, #8]
 8001370:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001374:	4013      	ands	r3, r2
 8001376:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001380:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001384:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001388:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800138a:	4a04      	ldr	r2, [pc, #16]	; (800139c <__NVIC_SetPriorityGrouping+0x44>)
 800138c:	68bb      	ldr	r3, [r7, #8]
 800138e:	60d3      	str	r3, [r2, #12]
}
 8001390:	bf00      	nop
 8001392:	3714      	adds	r7, #20
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr
 800139c:	e000ed00 	.word	0xe000ed00

080013a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013a4:	4b04      	ldr	r3, [pc, #16]	; (80013b8 <__NVIC_GetPriorityGrouping+0x18>)
 80013a6:	68db      	ldr	r3, [r3, #12]
 80013a8:	0a1b      	lsrs	r3, r3, #8
 80013aa:	f003 0307 	and.w	r3, r3, #7
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	46bd      	mov	sp, r7
 80013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b6:	4770      	bx	lr
 80013b8:	e000ed00 	.word	0xe000ed00

080013bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	4603      	mov	r3, r0
 80013c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	db0b      	blt.n	80013e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013ce:	79fb      	ldrb	r3, [r7, #7]
 80013d0:	f003 021f 	and.w	r2, r3, #31
 80013d4:	4907      	ldr	r1, [pc, #28]	; (80013f4 <__NVIC_EnableIRQ+0x38>)
 80013d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013da:	095b      	lsrs	r3, r3, #5
 80013dc:	2001      	movs	r0, #1
 80013de:	fa00 f202 	lsl.w	r2, r0, r2
 80013e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013e6:	bf00      	nop
 80013e8:	370c      	adds	r7, #12
 80013ea:	46bd      	mov	sp, r7
 80013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	e000e100 	.word	0xe000e100

080013f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b083      	sub	sp, #12
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	4603      	mov	r3, r0
 8001400:	6039      	str	r1, [r7, #0]
 8001402:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001404:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001408:	2b00      	cmp	r3, #0
 800140a:	db0a      	blt.n	8001422 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	b2da      	uxtb	r2, r3
 8001410:	490c      	ldr	r1, [pc, #48]	; (8001444 <__NVIC_SetPriority+0x4c>)
 8001412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001416:	0112      	lsls	r2, r2, #4
 8001418:	b2d2      	uxtb	r2, r2
 800141a:	440b      	add	r3, r1
 800141c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001420:	e00a      	b.n	8001438 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	b2da      	uxtb	r2, r3
 8001426:	4908      	ldr	r1, [pc, #32]	; (8001448 <__NVIC_SetPriority+0x50>)
 8001428:	79fb      	ldrb	r3, [r7, #7]
 800142a:	f003 030f 	and.w	r3, r3, #15
 800142e:	3b04      	subs	r3, #4
 8001430:	0112      	lsls	r2, r2, #4
 8001432:	b2d2      	uxtb	r2, r2
 8001434:	440b      	add	r3, r1
 8001436:	761a      	strb	r2, [r3, #24]
}
 8001438:	bf00      	nop
 800143a:	370c      	adds	r7, #12
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr
 8001444:	e000e100 	.word	0xe000e100
 8001448:	e000ed00 	.word	0xe000ed00

0800144c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800144c:	b480      	push	{r7}
 800144e:	b089      	sub	sp, #36	; 0x24
 8001450:	af00      	add	r7, sp, #0
 8001452:	60f8      	str	r0, [r7, #12]
 8001454:	60b9      	str	r1, [r7, #8]
 8001456:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	f003 0307 	and.w	r3, r3, #7
 800145e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001460:	69fb      	ldr	r3, [r7, #28]
 8001462:	f1c3 0307 	rsb	r3, r3, #7
 8001466:	2b04      	cmp	r3, #4
 8001468:	bf28      	it	cs
 800146a:	2304      	movcs	r3, #4
 800146c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800146e:	69fb      	ldr	r3, [r7, #28]
 8001470:	3304      	adds	r3, #4
 8001472:	2b06      	cmp	r3, #6
 8001474:	d902      	bls.n	800147c <NVIC_EncodePriority+0x30>
 8001476:	69fb      	ldr	r3, [r7, #28]
 8001478:	3b03      	subs	r3, #3
 800147a:	e000      	b.n	800147e <NVIC_EncodePriority+0x32>
 800147c:	2300      	movs	r3, #0
 800147e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001480:	f04f 32ff 	mov.w	r2, #4294967295
 8001484:	69bb      	ldr	r3, [r7, #24]
 8001486:	fa02 f303 	lsl.w	r3, r2, r3
 800148a:	43da      	mvns	r2, r3
 800148c:	68bb      	ldr	r3, [r7, #8]
 800148e:	401a      	ands	r2, r3
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001494:	f04f 31ff 	mov.w	r1, #4294967295
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	fa01 f303 	lsl.w	r3, r1, r3
 800149e:	43d9      	mvns	r1, r3
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014a4:	4313      	orrs	r3, r2
         );
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3724      	adds	r7, #36	; 0x24
 80014aa:	46bd      	mov	sp, r7
 80014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b0:	4770      	bx	lr
	...

080014b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	3b01      	subs	r3, #1
 80014c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80014c4:	d301      	bcc.n	80014ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014c6:	2301      	movs	r3, #1
 80014c8:	e00f      	b.n	80014ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014ca:	4a0a      	ldr	r2, [pc, #40]	; (80014f4 <SysTick_Config+0x40>)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	3b01      	subs	r3, #1
 80014d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014d2:	210f      	movs	r1, #15
 80014d4:	f04f 30ff 	mov.w	r0, #4294967295
 80014d8:	f7ff ff8e 	bl	80013f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014dc:	4b05      	ldr	r3, [pc, #20]	; (80014f4 <SysTick_Config+0x40>)
 80014de:	2200      	movs	r2, #0
 80014e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014e2:	4b04      	ldr	r3, [pc, #16]	; (80014f4 <SysTick_Config+0x40>)
 80014e4:	2207      	movs	r2, #7
 80014e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014e8:	2300      	movs	r3, #0
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3708      	adds	r7, #8
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	e000e010 	.word	0xe000e010

080014f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001500:	6878      	ldr	r0, [r7, #4]
 8001502:	f7ff ff29 	bl	8001358 <__NVIC_SetPriorityGrouping>
}
 8001506:	bf00      	nop
 8001508:	3708      	adds	r7, #8
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}

0800150e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800150e:	b580      	push	{r7, lr}
 8001510:	b086      	sub	sp, #24
 8001512:	af00      	add	r7, sp, #0
 8001514:	4603      	mov	r3, r0
 8001516:	60b9      	str	r1, [r7, #8]
 8001518:	607a      	str	r2, [r7, #4]
 800151a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800151c:	2300      	movs	r3, #0
 800151e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001520:	f7ff ff3e 	bl	80013a0 <__NVIC_GetPriorityGrouping>
 8001524:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001526:	687a      	ldr	r2, [r7, #4]
 8001528:	68b9      	ldr	r1, [r7, #8]
 800152a:	6978      	ldr	r0, [r7, #20]
 800152c:	f7ff ff8e 	bl	800144c <NVIC_EncodePriority>
 8001530:	4602      	mov	r2, r0
 8001532:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001536:	4611      	mov	r1, r2
 8001538:	4618      	mov	r0, r3
 800153a:	f7ff ff5d 	bl	80013f8 <__NVIC_SetPriority>
}
 800153e:	bf00      	nop
 8001540:	3718      	adds	r7, #24
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}

08001546 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001546:	b580      	push	{r7, lr}
 8001548:	b082      	sub	sp, #8
 800154a:	af00      	add	r7, sp, #0
 800154c:	4603      	mov	r3, r0
 800154e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001550:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001554:	4618      	mov	r0, r3
 8001556:	f7ff ff31 	bl	80013bc <__NVIC_EnableIRQ>
}
 800155a:	bf00      	nop
 800155c:	3708      	adds	r7, #8
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}

08001562 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001562:	b580      	push	{r7, lr}
 8001564:	b082      	sub	sp, #8
 8001566:	af00      	add	r7, sp, #0
 8001568:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800156a:	6878      	ldr	r0, [r7, #4]
 800156c:	f7ff ffa2 	bl	80014b4 <SysTick_Config>
 8001570:	4603      	mov	r3, r0
}
 8001572:	4618      	mov	r0, r3
 8001574:	3708      	adds	r7, #8
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
	...

0800157c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800157c:	b480      	push	{r7}
 800157e:	b089      	sub	sp, #36	; 0x24
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
 8001584:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001586:	2300      	movs	r3, #0
 8001588:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800158a:	2300      	movs	r3, #0
 800158c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800158e:	2300      	movs	r3, #0
 8001590:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001592:	2300      	movs	r3, #0
 8001594:	61fb      	str	r3, [r7, #28]
 8001596:	e165      	b.n	8001864 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001598:	2201      	movs	r2, #1
 800159a:	69fb      	ldr	r3, [r7, #28]
 800159c:	fa02 f303 	lsl.w	r3, r2, r3
 80015a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	697a      	ldr	r2, [r7, #20]
 80015a8:	4013      	ands	r3, r2
 80015aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80015ac:	693a      	ldr	r2, [r7, #16]
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	429a      	cmp	r2, r3
 80015b2:	f040 8154 	bne.w	800185e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	f003 0303 	and.w	r3, r3, #3
 80015be:	2b01      	cmp	r3, #1
 80015c0:	d005      	beq.n	80015ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80015ca:	2b02      	cmp	r3, #2
 80015cc:	d130      	bne.n	8001630 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	689b      	ldr	r3, [r3, #8]
 80015d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80015d4:	69fb      	ldr	r3, [r7, #28]
 80015d6:	005b      	lsls	r3, r3, #1
 80015d8:	2203      	movs	r2, #3
 80015da:	fa02 f303 	lsl.w	r3, r2, r3
 80015de:	43db      	mvns	r3, r3
 80015e0:	69ba      	ldr	r2, [r7, #24]
 80015e2:	4013      	ands	r3, r2
 80015e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	68da      	ldr	r2, [r3, #12]
 80015ea:	69fb      	ldr	r3, [r7, #28]
 80015ec:	005b      	lsls	r3, r3, #1
 80015ee:	fa02 f303 	lsl.w	r3, r2, r3
 80015f2:	69ba      	ldr	r2, [r7, #24]
 80015f4:	4313      	orrs	r3, r2
 80015f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	69ba      	ldr	r2, [r7, #24]
 80015fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001604:	2201      	movs	r2, #1
 8001606:	69fb      	ldr	r3, [r7, #28]
 8001608:	fa02 f303 	lsl.w	r3, r2, r3
 800160c:	43db      	mvns	r3, r3
 800160e:	69ba      	ldr	r2, [r7, #24]
 8001610:	4013      	ands	r3, r2
 8001612:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	091b      	lsrs	r3, r3, #4
 800161a:	f003 0201 	and.w	r2, r3, #1
 800161e:	69fb      	ldr	r3, [r7, #28]
 8001620:	fa02 f303 	lsl.w	r3, r2, r3
 8001624:	69ba      	ldr	r2, [r7, #24]
 8001626:	4313      	orrs	r3, r2
 8001628:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	69ba      	ldr	r2, [r7, #24]
 800162e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	f003 0303 	and.w	r3, r3, #3
 8001638:	2b03      	cmp	r3, #3
 800163a:	d017      	beq.n	800166c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	68db      	ldr	r3, [r3, #12]
 8001640:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001642:	69fb      	ldr	r3, [r7, #28]
 8001644:	005b      	lsls	r3, r3, #1
 8001646:	2203      	movs	r2, #3
 8001648:	fa02 f303 	lsl.w	r3, r2, r3
 800164c:	43db      	mvns	r3, r3
 800164e:	69ba      	ldr	r2, [r7, #24]
 8001650:	4013      	ands	r3, r2
 8001652:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	689a      	ldr	r2, [r3, #8]
 8001658:	69fb      	ldr	r3, [r7, #28]
 800165a:	005b      	lsls	r3, r3, #1
 800165c:	fa02 f303 	lsl.w	r3, r2, r3
 8001660:	69ba      	ldr	r2, [r7, #24]
 8001662:	4313      	orrs	r3, r2
 8001664:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	69ba      	ldr	r2, [r7, #24]
 800166a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	f003 0303 	and.w	r3, r3, #3
 8001674:	2b02      	cmp	r3, #2
 8001676:	d123      	bne.n	80016c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001678:	69fb      	ldr	r3, [r7, #28]
 800167a:	08da      	lsrs	r2, r3, #3
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	3208      	adds	r2, #8
 8001680:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001684:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	f003 0307 	and.w	r3, r3, #7
 800168c:	009b      	lsls	r3, r3, #2
 800168e:	220f      	movs	r2, #15
 8001690:	fa02 f303 	lsl.w	r3, r2, r3
 8001694:	43db      	mvns	r3, r3
 8001696:	69ba      	ldr	r2, [r7, #24]
 8001698:	4013      	ands	r3, r2
 800169a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	691a      	ldr	r2, [r3, #16]
 80016a0:	69fb      	ldr	r3, [r7, #28]
 80016a2:	f003 0307 	and.w	r3, r3, #7
 80016a6:	009b      	lsls	r3, r3, #2
 80016a8:	fa02 f303 	lsl.w	r3, r2, r3
 80016ac:	69ba      	ldr	r2, [r7, #24]
 80016ae:	4313      	orrs	r3, r2
 80016b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80016b2:	69fb      	ldr	r3, [r7, #28]
 80016b4:	08da      	lsrs	r2, r3, #3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	3208      	adds	r2, #8
 80016ba:	69b9      	ldr	r1, [r7, #24]
 80016bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	005b      	lsls	r3, r3, #1
 80016ca:	2203      	movs	r2, #3
 80016cc:	fa02 f303 	lsl.w	r3, r2, r3
 80016d0:	43db      	mvns	r3, r3
 80016d2:	69ba      	ldr	r2, [r7, #24]
 80016d4:	4013      	ands	r3, r2
 80016d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	f003 0203 	and.w	r2, r3, #3
 80016e0:	69fb      	ldr	r3, [r7, #28]
 80016e2:	005b      	lsls	r3, r3, #1
 80016e4:	fa02 f303 	lsl.w	r3, r2, r3
 80016e8:	69ba      	ldr	r2, [r7, #24]
 80016ea:	4313      	orrs	r3, r2
 80016ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	69ba      	ldr	r2, [r7, #24]
 80016f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	f000 80ae 	beq.w	800185e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001702:	2300      	movs	r3, #0
 8001704:	60fb      	str	r3, [r7, #12]
 8001706:	4b5d      	ldr	r3, [pc, #372]	; (800187c <HAL_GPIO_Init+0x300>)
 8001708:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800170a:	4a5c      	ldr	r2, [pc, #368]	; (800187c <HAL_GPIO_Init+0x300>)
 800170c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001710:	6453      	str	r3, [r2, #68]	; 0x44
 8001712:	4b5a      	ldr	r3, [pc, #360]	; (800187c <HAL_GPIO_Init+0x300>)
 8001714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001716:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800171a:	60fb      	str	r3, [r7, #12]
 800171c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800171e:	4a58      	ldr	r2, [pc, #352]	; (8001880 <HAL_GPIO_Init+0x304>)
 8001720:	69fb      	ldr	r3, [r7, #28]
 8001722:	089b      	lsrs	r3, r3, #2
 8001724:	3302      	adds	r3, #2
 8001726:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800172a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800172c:	69fb      	ldr	r3, [r7, #28]
 800172e:	f003 0303 	and.w	r3, r3, #3
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	220f      	movs	r2, #15
 8001736:	fa02 f303 	lsl.w	r3, r2, r3
 800173a:	43db      	mvns	r3, r3
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	4013      	ands	r3, r2
 8001740:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	4a4f      	ldr	r2, [pc, #316]	; (8001884 <HAL_GPIO_Init+0x308>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d025      	beq.n	8001796 <HAL_GPIO_Init+0x21a>
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	4a4e      	ldr	r2, [pc, #312]	; (8001888 <HAL_GPIO_Init+0x30c>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d01f      	beq.n	8001792 <HAL_GPIO_Init+0x216>
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	4a4d      	ldr	r2, [pc, #308]	; (800188c <HAL_GPIO_Init+0x310>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d019      	beq.n	800178e <HAL_GPIO_Init+0x212>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	4a4c      	ldr	r2, [pc, #304]	; (8001890 <HAL_GPIO_Init+0x314>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d013      	beq.n	800178a <HAL_GPIO_Init+0x20e>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	4a4b      	ldr	r2, [pc, #300]	; (8001894 <HAL_GPIO_Init+0x318>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d00d      	beq.n	8001786 <HAL_GPIO_Init+0x20a>
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	4a4a      	ldr	r2, [pc, #296]	; (8001898 <HAL_GPIO_Init+0x31c>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d007      	beq.n	8001782 <HAL_GPIO_Init+0x206>
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4a49      	ldr	r2, [pc, #292]	; (800189c <HAL_GPIO_Init+0x320>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d101      	bne.n	800177e <HAL_GPIO_Init+0x202>
 800177a:	2306      	movs	r3, #6
 800177c:	e00c      	b.n	8001798 <HAL_GPIO_Init+0x21c>
 800177e:	2307      	movs	r3, #7
 8001780:	e00a      	b.n	8001798 <HAL_GPIO_Init+0x21c>
 8001782:	2305      	movs	r3, #5
 8001784:	e008      	b.n	8001798 <HAL_GPIO_Init+0x21c>
 8001786:	2304      	movs	r3, #4
 8001788:	e006      	b.n	8001798 <HAL_GPIO_Init+0x21c>
 800178a:	2303      	movs	r3, #3
 800178c:	e004      	b.n	8001798 <HAL_GPIO_Init+0x21c>
 800178e:	2302      	movs	r3, #2
 8001790:	e002      	b.n	8001798 <HAL_GPIO_Init+0x21c>
 8001792:	2301      	movs	r3, #1
 8001794:	e000      	b.n	8001798 <HAL_GPIO_Init+0x21c>
 8001796:	2300      	movs	r3, #0
 8001798:	69fa      	ldr	r2, [r7, #28]
 800179a:	f002 0203 	and.w	r2, r2, #3
 800179e:	0092      	lsls	r2, r2, #2
 80017a0:	4093      	lsls	r3, r2
 80017a2:	69ba      	ldr	r2, [r7, #24]
 80017a4:	4313      	orrs	r3, r2
 80017a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80017a8:	4935      	ldr	r1, [pc, #212]	; (8001880 <HAL_GPIO_Init+0x304>)
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	089b      	lsrs	r3, r3, #2
 80017ae:	3302      	adds	r3, #2
 80017b0:	69ba      	ldr	r2, [r7, #24]
 80017b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017b6:	4b3a      	ldr	r3, [pc, #232]	; (80018a0 <HAL_GPIO_Init+0x324>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017bc:	693b      	ldr	r3, [r7, #16]
 80017be:	43db      	mvns	r3, r3
 80017c0:	69ba      	ldr	r2, [r7, #24]
 80017c2:	4013      	ands	r3, r2
 80017c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d003      	beq.n	80017da <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80017d2:	69ba      	ldr	r2, [r7, #24]
 80017d4:	693b      	ldr	r3, [r7, #16]
 80017d6:	4313      	orrs	r3, r2
 80017d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80017da:	4a31      	ldr	r2, [pc, #196]	; (80018a0 <HAL_GPIO_Init+0x324>)
 80017dc:	69bb      	ldr	r3, [r7, #24]
 80017de:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80017e0:	4b2f      	ldr	r3, [pc, #188]	; (80018a0 <HAL_GPIO_Init+0x324>)
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017e6:	693b      	ldr	r3, [r7, #16]
 80017e8:	43db      	mvns	r3, r3
 80017ea:	69ba      	ldr	r2, [r7, #24]
 80017ec:	4013      	ands	r3, r2
 80017ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d003      	beq.n	8001804 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80017fc:	69ba      	ldr	r2, [r7, #24]
 80017fe:	693b      	ldr	r3, [r7, #16]
 8001800:	4313      	orrs	r3, r2
 8001802:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001804:	4a26      	ldr	r2, [pc, #152]	; (80018a0 <HAL_GPIO_Init+0x324>)
 8001806:	69bb      	ldr	r3, [r7, #24]
 8001808:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800180a:	4b25      	ldr	r3, [pc, #148]	; (80018a0 <HAL_GPIO_Init+0x324>)
 800180c:	689b      	ldr	r3, [r3, #8]
 800180e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001810:	693b      	ldr	r3, [r7, #16]
 8001812:	43db      	mvns	r3, r3
 8001814:	69ba      	ldr	r2, [r7, #24]
 8001816:	4013      	ands	r3, r2
 8001818:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001822:	2b00      	cmp	r3, #0
 8001824:	d003      	beq.n	800182e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001826:	69ba      	ldr	r2, [r7, #24]
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	4313      	orrs	r3, r2
 800182c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800182e:	4a1c      	ldr	r2, [pc, #112]	; (80018a0 <HAL_GPIO_Init+0x324>)
 8001830:	69bb      	ldr	r3, [r7, #24]
 8001832:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001834:	4b1a      	ldr	r3, [pc, #104]	; (80018a0 <HAL_GPIO_Init+0x324>)
 8001836:	68db      	ldr	r3, [r3, #12]
 8001838:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	43db      	mvns	r3, r3
 800183e:	69ba      	ldr	r2, [r7, #24]
 8001840:	4013      	ands	r3, r2
 8001842:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800184c:	2b00      	cmp	r3, #0
 800184e:	d003      	beq.n	8001858 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001850:	69ba      	ldr	r2, [r7, #24]
 8001852:	693b      	ldr	r3, [r7, #16]
 8001854:	4313      	orrs	r3, r2
 8001856:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001858:	4a11      	ldr	r2, [pc, #68]	; (80018a0 <HAL_GPIO_Init+0x324>)
 800185a:	69bb      	ldr	r3, [r7, #24]
 800185c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800185e:	69fb      	ldr	r3, [r7, #28]
 8001860:	3301      	adds	r3, #1
 8001862:	61fb      	str	r3, [r7, #28]
 8001864:	69fb      	ldr	r3, [r7, #28]
 8001866:	2b0f      	cmp	r3, #15
 8001868:	f67f ae96 	bls.w	8001598 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800186c:	bf00      	nop
 800186e:	bf00      	nop
 8001870:	3724      	adds	r7, #36	; 0x24
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	40023800 	.word	0x40023800
 8001880:	40013800 	.word	0x40013800
 8001884:	40020000 	.word	0x40020000
 8001888:	40020400 	.word	0x40020400
 800188c:	40020800 	.word	0x40020800
 8001890:	40020c00 	.word	0x40020c00
 8001894:	40021000 	.word	0x40021000
 8001898:	40021400 	.word	0x40021400
 800189c:	40021800 	.word	0x40021800
 80018a0:	40013c00 	.word	0x40013c00

080018a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b085      	sub	sp, #20
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	460b      	mov	r3, r1
 80018ae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	691a      	ldr	r2, [r3, #16]
 80018b4:	887b      	ldrh	r3, [r7, #2]
 80018b6:	4013      	ands	r3, r2
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d002      	beq.n	80018c2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80018bc:	2301      	movs	r3, #1
 80018be:	73fb      	strb	r3, [r7, #15]
 80018c0:	e001      	b.n	80018c6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80018c2:	2300      	movs	r3, #0
 80018c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80018c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	3714      	adds	r7, #20
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr

080018d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	460b      	mov	r3, r1
 80018de:	807b      	strh	r3, [r7, #2]
 80018e0:	4613      	mov	r3, r2
 80018e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80018e4:	787b      	ldrb	r3, [r7, #1]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d003      	beq.n	80018f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018ea:	887a      	ldrh	r2, [r7, #2]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80018f0:	e003      	b.n	80018fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80018f2:	887b      	ldrh	r3, [r7, #2]
 80018f4:	041a      	lsls	r2, r3, #16
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	619a      	str	r2, [r3, #24]
}
 80018fa:	bf00      	nop
 80018fc:	370c      	adds	r7, #12
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
	...

08001908 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	4603      	mov	r3, r0
 8001910:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001912:	4b08      	ldr	r3, [pc, #32]	; (8001934 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001914:	695a      	ldr	r2, [r3, #20]
 8001916:	88fb      	ldrh	r3, [r7, #6]
 8001918:	4013      	ands	r3, r2
 800191a:	2b00      	cmp	r3, #0
 800191c:	d006      	beq.n	800192c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800191e:	4a05      	ldr	r2, [pc, #20]	; (8001934 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001920:	88fb      	ldrh	r3, [r7, #6]
 8001922:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001924:	88fb      	ldrh	r3, [r7, #6]
 8001926:	4618      	mov	r0, r3
 8001928:	f7fe fea8 	bl	800067c <HAL_GPIO_EXTI_Callback>
  }
}
 800192c:	bf00      	nop
 800192e:	3708      	adds	r7, #8
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	40013c00 	.word	0x40013c00

08001938 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b084      	sub	sp, #16
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d101      	bne.n	800194c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001948:	2301      	movs	r3, #1
 800194a:	e0cc      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800194c:	4b68      	ldr	r3, [pc, #416]	; (8001af0 <HAL_RCC_ClockConfig+0x1b8>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f003 030f 	and.w	r3, r3, #15
 8001954:	683a      	ldr	r2, [r7, #0]
 8001956:	429a      	cmp	r2, r3
 8001958:	d90c      	bls.n	8001974 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800195a:	4b65      	ldr	r3, [pc, #404]	; (8001af0 <HAL_RCC_ClockConfig+0x1b8>)
 800195c:	683a      	ldr	r2, [r7, #0]
 800195e:	b2d2      	uxtb	r2, r2
 8001960:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001962:	4b63      	ldr	r3, [pc, #396]	; (8001af0 <HAL_RCC_ClockConfig+0x1b8>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 030f 	and.w	r3, r3, #15
 800196a:	683a      	ldr	r2, [r7, #0]
 800196c:	429a      	cmp	r2, r3
 800196e:	d001      	beq.n	8001974 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001970:	2301      	movs	r3, #1
 8001972:	e0b8      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f003 0302 	and.w	r3, r3, #2
 800197c:	2b00      	cmp	r3, #0
 800197e:	d020      	beq.n	80019c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f003 0304 	and.w	r3, r3, #4
 8001988:	2b00      	cmp	r3, #0
 800198a:	d005      	beq.n	8001998 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800198c:	4b59      	ldr	r3, [pc, #356]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 800198e:	689b      	ldr	r3, [r3, #8]
 8001990:	4a58      	ldr	r2, [pc, #352]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001992:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001996:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f003 0308 	and.w	r3, r3, #8
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d005      	beq.n	80019b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019a4:	4b53      	ldr	r3, [pc, #332]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 80019a6:	689b      	ldr	r3, [r3, #8]
 80019a8:	4a52      	ldr	r2, [pc, #328]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 80019aa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80019ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019b0:	4b50      	ldr	r3, [pc, #320]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	494d      	ldr	r1, [pc, #308]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 80019be:	4313      	orrs	r3, r2
 80019c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f003 0301 	and.w	r3, r3, #1
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d044      	beq.n	8001a58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	2b01      	cmp	r3, #1
 80019d4:	d107      	bne.n	80019e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019d6:	4b47      	ldr	r3, [pc, #284]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d119      	bne.n	8001a16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	e07f      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	d003      	beq.n	80019f6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019f2:	2b03      	cmp	r3, #3
 80019f4:	d107      	bne.n	8001a06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019f6:	4b3f      	ldr	r3, [pc, #252]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d109      	bne.n	8001a16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e06f      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a06:	4b3b      	ldr	r3, [pc, #236]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f003 0302 	and.w	r3, r3, #2
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d101      	bne.n	8001a16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a12:	2301      	movs	r3, #1
 8001a14:	e067      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a16:	4b37      	ldr	r3, [pc, #220]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	f023 0203 	bic.w	r2, r3, #3
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	4934      	ldr	r1, [pc, #208]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a24:	4313      	orrs	r3, r2
 8001a26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a28:	f7ff fc8a 	bl	8001340 <HAL_GetTick>
 8001a2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a2e:	e00a      	b.n	8001a46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a30:	f7ff fc86 	bl	8001340 <HAL_GetTick>
 8001a34:	4602      	mov	r2, r0
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d901      	bls.n	8001a46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a42:	2303      	movs	r3, #3
 8001a44:	e04f      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a46:	4b2b      	ldr	r3, [pc, #172]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	f003 020c 	and.w	r2, r3, #12
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d1eb      	bne.n	8001a30 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a58:	4b25      	ldr	r3, [pc, #148]	; (8001af0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f003 030f 	and.w	r3, r3, #15
 8001a60:	683a      	ldr	r2, [r7, #0]
 8001a62:	429a      	cmp	r2, r3
 8001a64:	d20c      	bcs.n	8001a80 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a66:	4b22      	ldr	r3, [pc, #136]	; (8001af0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a68:	683a      	ldr	r2, [r7, #0]
 8001a6a:	b2d2      	uxtb	r2, r2
 8001a6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a6e:	4b20      	ldr	r3, [pc, #128]	; (8001af0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f003 030f 	and.w	r3, r3, #15
 8001a76:	683a      	ldr	r2, [r7, #0]
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	d001      	beq.n	8001a80 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e032      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f003 0304 	and.w	r3, r3, #4
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d008      	beq.n	8001a9e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a8c:	4b19      	ldr	r3, [pc, #100]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	4916      	ldr	r1, [pc, #88]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f003 0308 	and.w	r3, r3, #8
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d009      	beq.n	8001abe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001aaa:	4b12      	ldr	r3, [pc, #72]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001aac:	689b      	ldr	r3, [r3, #8]
 8001aae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	691b      	ldr	r3, [r3, #16]
 8001ab6:	00db      	lsls	r3, r3, #3
 8001ab8:	490e      	ldr	r1, [pc, #56]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001aba:	4313      	orrs	r3, r2
 8001abc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001abe:	f000 f821 	bl	8001b04 <HAL_RCC_GetSysClockFreq>
 8001ac2:	4602      	mov	r2, r0
 8001ac4:	4b0b      	ldr	r3, [pc, #44]	; (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	091b      	lsrs	r3, r3, #4
 8001aca:	f003 030f 	and.w	r3, r3, #15
 8001ace:	490a      	ldr	r1, [pc, #40]	; (8001af8 <HAL_RCC_ClockConfig+0x1c0>)
 8001ad0:	5ccb      	ldrb	r3, [r1, r3]
 8001ad2:	fa22 f303 	lsr.w	r3, r2, r3
 8001ad6:	4a09      	ldr	r2, [pc, #36]	; (8001afc <HAL_RCC_ClockConfig+0x1c4>)
 8001ad8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001ada:	4b09      	ldr	r3, [pc, #36]	; (8001b00 <HAL_RCC_ClockConfig+0x1c8>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f7ff fbea 	bl	80012b8 <HAL_InitTick>

  return HAL_OK;
 8001ae4:	2300      	movs	r3, #0
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3710      	adds	r7, #16
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	40023c00 	.word	0x40023c00
 8001af4:	40023800 	.word	0x40023800
 8001af8:	080038a4 	.word	0x080038a4
 8001afc:	20000004 	.word	0x20000004
 8001b00:	20000008 	.word	0x20000008

08001b04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b04:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001b08:	b087      	sub	sp, #28
 8001b0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001b0c:	2600      	movs	r6, #0
 8001b0e:	60fe      	str	r6, [r7, #12]
  uint32_t pllvco = 0U;
 8001b10:	2600      	movs	r6, #0
 8001b12:	617e      	str	r6, [r7, #20]
  uint32_t pllp = 0U;
 8001b14:	2600      	movs	r6, #0
 8001b16:	60be      	str	r6, [r7, #8]
  uint32_t pllr = 0U;
 8001b18:	2600      	movs	r6, #0
 8001b1a:	607e      	str	r6, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001b1c:	2600      	movs	r6, #0
 8001b1e:	613e      	str	r6, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b20:	4ea3      	ldr	r6, [pc, #652]	; (8001db0 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001b22:	68b6      	ldr	r6, [r6, #8]
 8001b24:	f006 060c 	and.w	r6, r6, #12
 8001b28:	2e0c      	cmp	r6, #12
 8001b2a:	f200 8137 	bhi.w	8001d9c <HAL_RCC_GetSysClockFreq+0x298>
 8001b2e:	f20f 0c08 	addw	ip, pc, #8
 8001b32:	f85c f026 	ldr.w	pc, [ip, r6, lsl #2]
 8001b36:	bf00      	nop
 8001b38:	08001b6d 	.word	0x08001b6d
 8001b3c:	08001d9d 	.word	0x08001d9d
 8001b40:	08001d9d 	.word	0x08001d9d
 8001b44:	08001d9d 	.word	0x08001d9d
 8001b48:	08001b73 	.word	0x08001b73
 8001b4c:	08001d9d 	.word	0x08001d9d
 8001b50:	08001d9d 	.word	0x08001d9d
 8001b54:	08001d9d 	.word	0x08001d9d
 8001b58:	08001b79 	.word	0x08001b79
 8001b5c:	08001d9d 	.word	0x08001d9d
 8001b60:	08001d9d 	.word	0x08001d9d
 8001b64:	08001d9d 	.word	0x08001d9d
 8001b68:	08001c8f 	.word	0x08001c8f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b6c:	4b91      	ldr	r3, [pc, #580]	; (8001db4 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8001b6e:	613b      	str	r3, [r7, #16]
       break;
 8001b70:	e117      	b.n	8001da2 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b72:	4b91      	ldr	r3, [pc, #580]	; (8001db8 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8001b74:	613b      	str	r3, [r7, #16]
      break;
 8001b76:	e114      	b.n	8001da2 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b78:	4b8d      	ldr	r3, [pc, #564]	; (8001db0 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001b80:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b82:	4b8b      	ldr	r3, [pc, #556]	; (8001db0 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d024      	beq.n	8001bd8 <HAL_RCC_GetSysClockFreq+0xd4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b8e:	4b88      	ldr	r3, [pc, #544]	; (8001db0 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	099b      	lsrs	r3, r3, #6
 8001b94:	461a      	mov	r2, r3
 8001b96:	f04f 0300 	mov.w	r3, #0
 8001b9a:	f240 14ff 	movw	r4, #511	; 0x1ff
 8001b9e:	f04f 0500 	mov.w	r5, #0
 8001ba2:	ea02 0004 	and.w	r0, r2, r4
 8001ba6:	ea03 0105 	and.w	r1, r3, r5
 8001baa:	4b83      	ldr	r3, [pc, #524]	; (8001db8 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8001bac:	fb03 f201 	mul.w	r2, r3, r1
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	fb03 f300 	mul.w	r3, r3, r0
 8001bb6:	4413      	add	r3, r2
 8001bb8:	4a7f      	ldr	r2, [pc, #508]	; (8001db8 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8001bba:	fba0 0102 	umull	r0, r1, r0, r2
 8001bbe:	440b      	add	r3, r1
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	f04f 0300 	mov.w	r3, #0
 8001bca:	f7fe fb1b 	bl	8000204 <__aeabi_uldivmod>
 8001bce:	4602      	mov	r2, r0
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	4613      	mov	r3, r2
 8001bd4:	617b      	str	r3, [r7, #20]
 8001bd6:	e04c      	b.n	8001c72 <HAL_RCC_GetSysClockFreq+0x16e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bd8:	4b75      	ldr	r3, [pc, #468]	; (8001db0 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	099b      	lsrs	r3, r3, #6
 8001bde:	461a      	mov	r2, r3
 8001be0:	f04f 0300 	mov.w	r3, #0
 8001be4:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001be8:	f04f 0100 	mov.w	r1, #0
 8001bec:	ea02 0800 	and.w	r8, r2, r0
 8001bf0:	ea03 0901 	and.w	r9, r3, r1
 8001bf4:	4640      	mov	r0, r8
 8001bf6:	4649      	mov	r1, r9
 8001bf8:	f04f 0200 	mov.w	r2, #0
 8001bfc:	f04f 0300 	mov.w	r3, #0
 8001c00:	014b      	lsls	r3, r1, #5
 8001c02:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001c06:	0142      	lsls	r2, r0, #5
 8001c08:	4610      	mov	r0, r2
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	ebb0 0008 	subs.w	r0, r0, r8
 8001c10:	eb61 0109 	sbc.w	r1, r1, r9
 8001c14:	f04f 0200 	mov.w	r2, #0
 8001c18:	f04f 0300 	mov.w	r3, #0
 8001c1c:	018b      	lsls	r3, r1, #6
 8001c1e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001c22:	0182      	lsls	r2, r0, #6
 8001c24:	1a12      	subs	r2, r2, r0
 8001c26:	eb63 0301 	sbc.w	r3, r3, r1
 8001c2a:	f04f 0000 	mov.w	r0, #0
 8001c2e:	f04f 0100 	mov.w	r1, #0
 8001c32:	00d9      	lsls	r1, r3, #3
 8001c34:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001c38:	00d0      	lsls	r0, r2, #3
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	460b      	mov	r3, r1
 8001c3e:	eb12 0208 	adds.w	r2, r2, r8
 8001c42:	eb43 0309 	adc.w	r3, r3, r9
 8001c46:	f04f 0000 	mov.w	r0, #0
 8001c4a:	f04f 0100 	mov.w	r1, #0
 8001c4e:	0299      	lsls	r1, r3, #10
 8001c50:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001c54:	0290      	lsls	r0, r2, #10
 8001c56:	4602      	mov	r2, r0
 8001c58:	460b      	mov	r3, r1
 8001c5a:	4610      	mov	r0, r2
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	461a      	mov	r2, r3
 8001c62:	f04f 0300 	mov.w	r3, #0
 8001c66:	f7fe facd 	bl	8000204 <__aeabi_uldivmod>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	460b      	mov	r3, r1
 8001c6e:	4613      	mov	r3, r2
 8001c70:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001c72:	4b4f      	ldr	r3, [pc, #316]	; (8001db0 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	0c1b      	lsrs	r3, r3, #16
 8001c78:	f003 0303 	and.w	r3, r3, #3
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	005b      	lsls	r3, r3, #1
 8001c80:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8001c82:	697a      	ldr	r2, [r7, #20]
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c8a:	613b      	str	r3, [r7, #16]
      break;
 8001c8c:	e089      	b.n	8001da2 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c8e:	4948      	ldr	r1, [pc, #288]	; (8001db0 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001c90:	6849      	ldr	r1, [r1, #4]
 8001c92:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8001c96:	60f9      	str	r1, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c98:	4945      	ldr	r1, [pc, #276]	; (8001db0 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001c9a:	6849      	ldr	r1, [r1, #4]
 8001c9c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8001ca0:	2900      	cmp	r1, #0
 8001ca2:	d024      	beq.n	8001cee <HAL_RCC_GetSysClockFreq+0x1ea>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ca4:	4942      	ldr	r1, [pc, #264]	; (8001db0 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001ca6:	6849      	ldr	r1, [r1, #4]
 8001ca8:	0989      	lsrs	r1, r1, #6
 8001caa:	4608      	mov	r0, r1
 8001cac:	f04f 0100 	mov.w	r1, #0
 8001cb0:	f240 14ff 	movw	r4, #511	; 0x1ff
 8001cb4:	f04f 0500 	mov.w	r5, #0
 8001cb8:	ea00 0204 	and.w	r2, r0, r4
 8001cbc:	ea01 0305 	and.w	r3, r1, r5
 8001cc0:	493d      	ldr	r1, [pc, #244]	; (8001db8 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8001cc2:	fb01 f003 	mul.w	r0, r1, r3
 8001cc6:	2100      	movs	r1, #0
 8001cc8:	fb01 f102 	mul.w	r1, r1, r2
 8001ccc:	1844      	adds	r4, r0, r1
 8001cce:	493a      	ldr	r1, [pc, #232]	; (8001db8 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8001cd0:	fba2 0101 	umull	r0, r1, r2, r1
 8001cd4:	1863      	adds	r3, r4, r1
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	461a      	mov	r2, r3
 8001cdc:	f04f 0300 	mov.w	r3, #0
 8001ce0:	f7fe fa90 	bl	8000204 <__aeabi_uldivmod>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	460b      	mov	r3, r1
 8001ce8:	4613      	mov	r3, r2
 8001cea:	617b      	str	r3, [r7, #20]
 8001cec:	e04a      	b.n	8001d84 <HAL_RCC_GetSysClockFreq+0x280>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cee:	4b30      	ldr	r3, [pc, #192]	; (8001db0 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	099b      	lsrs	r3, r3, #6
 8001cf4:	461a      	mov	r2, r3
 8001cf6:	f04f 0300 	mov.w	r3, #0
 8001cfa:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001cfe:	f04f 0100 	mov.w	r1, #0
 8001d02:	ea02 0400 	and.w	r4, r2, r0
 8001d06:	ea03 0501 	and.w	r5, r3, r1
 8001d0a:	4620      	mov	r0, r4
 8001d0c:	4629      	mov	r1, r5
 8001d0e:	f04f 0200 	mov.w	r2, #0
 8001d12:	f04f 0300 	mov.w	r3, #0
 8001d16:	014b      	lsls	r3, r1, #5
 8001d18:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001d1c:	0142      	lsls	r2, r0, #5
 8001d1e:	4610      	mov	r0, r2
 8001d20:	4619      	mov	r1, r3
 8001d22:	1b00      	subs	r0, r0, r4
 8001d24:	eb61 0105 	sbc.w	r1, r1, r5
 8001d28:	f04f 0200 	mov.w	r2, #0
 8001d2c:	f04f 0300 	mov.w	r3, #0
 8001d30:	018b      	lsls	r3, r1, #6
 8001d32:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001d36:	0182      	lsls	r2, r0, #6
 8001d38:	1a12      	subs	r2, r2, r0
 8001d3a:	eb63 0301 	sbc.w	r3, r3, r1
 8001d3e:	f04f 0000 	mov.w	r0, #0
 8001d42:	f04f 0100 	mov.w	r1, #0
 8001d46:	00d9      	lsls	r1, r3, #3
 8001d48:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001d4c:	00d0      	lsls	r0, r2, #3
 8001d4e:	4602      	mov	r2, r0
 8001d50:	460b      	mov	r3, r1
 8001d52:	1912      	adds	r2, r2, r4
 8001d54:	eb45 0303 	adc.w	r3, r5, r3
 8001d58:	f04f 0000 	mov.w	r0, #0
 8001d5c:	f04f 0100 	mov.w	r1, #0
 8001d60:	0299      	lsls	r1, r3, #10
 8001d62:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001d66:	0290      	lsls	r0, r2, #10
 8001d68:	4602      	mov	r2, r0
 8001d6a:	460b      	mov	r3, r1
 8001d6c:	4610      	mov	r0, r2
 8001d6e:	4619      	mov	r1, r3
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	461a      	mov	r2, r3
 8001d74:	f04f 0300 	mov.w	r3, #0
 8001d78:	f7fe fa44 	bl	8000204 <__aeabi_uldivmod>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	460b      	mov	r3, r1
 8001d80:	4613      	mov	r3, r2
 8001d82:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001d84:	4b0a      	ldr	r3, [pc, #40]	; (8001db0 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	0f1b      	lsrs	r3, r3, #28
 8001d8a:	f003 0307 	and.w	r3, r3, #7
 8001d8e:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8001d90:	697a      	ldr	r2, [r7, #20]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d98:	613b      	str	r3, [r7, #16]
      break;
 8001d9a:	e002      	b.n	8001da2 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d9c:	4b05      	ldr	r3, [pc, #20]	; (8001db4 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8001d9e:	613b      	str	r3, [r7, #16]
      break;
 8001da0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001da2:	693b      	ldr	r3, [r7, #16]
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	371c      	adds	r7, #28
 8001da8:	46bd      	mov	sp, r7
 8001daa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001dae:	bf00      	nop
 8001db0:	40023800 	.word	0x40023800
 8001db4:	00f42400 	.word	0x00f42400
 8001db8:	017d7840 	.word	0x017d7840

08001dbc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b086      	sub	sp, #24
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d101      	bne.n	8001dce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	e28d      	b.n	80022ea <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 0301 	and.w	r3, r3, #1
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	f000 8083 	beq.w	8001ee2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001ddc:	4b94      	ldr	r3, [pc, #592]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	f003 030c 	and.w	r3, r3, #12
 8001de4:	2b04      	cmp	r3, #4
 8001de6:	d019      	beq.n	8001e1c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001de8:	4b91      	ldr	r3, [pc, #580]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001df0:	2b08      	cmp	r3, #8
 8001df2:	d106      	bne.n	8001e02 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001df4:	4b8e      	ldr	r3, [pc, #568]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001dfc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e00:	d00c      	beq.n	8001e1c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e02:	4b8b      	ldr	r3, [pc, #556]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001e0a:	2b0c      	cmp	r3, #12
 8001e0c:	d112      	bne.n	8001e34 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e0e:	4b88      	ldr	r3, [pc, #544]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e16:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e1a:	d10b      	bne.n	8001e34 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e1c:	4b84      	ldr	r3, [pc, #528]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d05b      	beq.n	8001ee0 <HAL_RCC_OscConfig+0x124>
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d157      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001e30:	2301      	movs	r3, #1
 8001e32:	e25a      	b.n	80022ea <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e3c:	d106      	bne.n	8001e4c <HAL_RCC_OscConfig+0x90>
 8001e3e:	4b7c      	ldr	r3, [pc, #496]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a7b      	ldr	r2, [pc, #492]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001e44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e48:	6013      	str	r3, [r2, #0]
 8001e4a:	e01d      	b.n	8001e88 <HAL_RCC_OscConfig+0xcc>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e54:	d10c      	bne.n	8001e70 <HAL_RCC_OscConfig+0xb4>
 8001e56:	4b76      	ldr	r3, [pc, #472]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a75      	ldr	r2, [pc, #468]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001e5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e60:	6013      	str	r3, [r2, #0]
 8001e62:	4b73      	ldr	r3, [pc, #460]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a72      	ldr	r2, [pc, #456]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001e68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e6c:	6013      	str	r3, [r2, #0]
 8001e6e:	e00b      	b.n	8001e88 <HAL_RCC_OscConfig+0xcc>
 8001e70:	4b6f      	ldr	r3, [pc, #444]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a6e      	ldr	r2, [pc, #440]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001e76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e7a:	6013      	str	r3, [r2, #0]
 8001e7c:	4b6c      	ldr	r3, [pc, #432]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a6b      	ldr	r2, [pc, #428]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001e82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d013      	beq.n	8001eb8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e90:	f7ff fa56 	bl	8001340 <HAL_GetTick>
 8001e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e96:	e008      	b.n	8001eaa <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e98:	f7ff fa52 	bl	8001340 <HAL_GetTick>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	2b64      	cmp	r3, #100	; 0x64
 8001ea4:	d901      	bls.n	8001eaa <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001ea6:	2303      	movs	r3, #3
 8001ea8:	e21f      	b.n	80022ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eaa:	4b61      	ldr	r3, [pc, #388]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d0f0      	beq.n	8001e98 <HAL_RCC_OscConfig+0xdc>
 8001eb6:	e014      	b.n	8001ee2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eb8:	f7ff fa42 	bl	8001340 <HAL_GetTick>
 8001ebc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ebe:	e008      	b.n	8001ed2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ec0:	f7ff fa3e 	bl	8001340 <HAL_GetTick>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	693b      	ldr	r3, [r7, #16]
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	2b64      	cmp	r3, #100	; 0x64
 8001ecc:	d901      	bls.n	8001ed2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	e20b      	b.n	80022ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ed2:	4b57      	ldr	r3, [pc, #348]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d1f0      	bne.n	8001ec0 <HAL_RCC_OscConfig+0x104>
 8001ede:	e000      	b.n	8001ee2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ee0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f003 0302 	and.w	r3, r3, #2
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d06f      	beq.n	8001fce <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001eee:	4b50      	ldr	r3, [pc, #320]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001ef0:	689b      	ldr	r3, [r3, #8]
 8001ef2:	f003 030c 	and.w	r3, r3, #12
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d017      	beq.n	8001f2a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001efa:	4b4d      	ldr	r3, [pc, #308]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001f02:	2b08      	cmp	r3, #8
 8001f04:	d105      	bne.n	8001f12 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001f06:	4b4a      	ldr	r3, [pc, #296]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d00b      	beq.n	8001f2a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f12:	4b47      	ldr	r3, [pc, #284]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001f1a:	2b0c      	cmp	r3, #12
 8001f1c:	d11c      	bne.n	8001f58 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f1e:	4b44      	ldr	r3, [pc, #272]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d116      	bne.n	8001f58 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f2a:	4b41      	ldr	r3, [pc, #260]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f003 0302 	and.w	r3, r3, #2
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d005      	beq.n	8001f42 <HAL_RCC_OscConfig+0x186>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	68db      	ldr	r3, [r3, #12]
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d001      	beq.n	8001f42 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e1d3      	b.n	80022ea <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f42:	4b3b      	ldr	r3, [pc, #236]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	691b      	ldr	r3, [r3, #16]
 8001f4e:	00db      	lsls	r3, r3, #3
 8001f50:	4937      	ldr	r1, [pc, #220]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001f52:	4313      	orrs	r3, r2
 8001f54:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f56:	e03a      	b.n	8001fce <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d020      	beq.n	8001fa2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f60:	4b34      	ldr	r3, [pc, #208]	; (8002034 <HAL_RCC_OscConfig+0x278>)
 8001f62:	2201      	movs	r2, #1
 8001f64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f66:	f7ff f9eb 	bl	8001340 <HAL_GetTick>
 8001f6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f6c:	e008      	b.n	8001f80 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f6e:	f7ff f9e7 	bl	8001340 <HAL_GetTick>
 8001f72:	4602      	mov	r2, r0
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	1ad3      	subs	r3, r2, r3
 8001f78:	2b02      	cmp	r3, #2
 8001f7a:	d901      	bls.n	8001f80 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	e1b4      	b.n	80022ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f80:	4b2b      	ldr	r3, [pc, #172]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 0302 	and.w	r3, r3, #2
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d0f0      	beq.n	8001f6e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f8c:	4b28      	ldr	r3, [pc, #160]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	691b      	ldr	r3, [r3, #16]
 8001f98:	00db      	lsls	r3, r3, #3
 8001f9a:	4925      	ldr	r1, [pc, #148]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	600b      	str	r3, [r1, #0]
 8001fa0:	e015      	b.n	8001fce <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fa2:	4b24      	ldr	r3, [pc, #144]	; (8002034 <HAL_RCC_OscConfig+0x278>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fa8:	f7ff f9ca 	bl	8001340 <HAL_GetTick>
 8001fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fae:	e008      	b.n	8001fc2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001fb0:	f7ff f9c6 	bl	8001340 <HAL_GetTick>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	1ad3      	subs	r3, r2, r3
 8001fba:	2b02      	cmp	r3, #2
 8001fbc:	d901      	bls.n	8001fc2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	e193      	b.n	80022ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fc2:	4b1b      	ldr	r3, [pc, #108]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f003 0302 	and.w	r3, r3, #2
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d1f0      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0308 	and.w	r3, r3, #8
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d036      	beq.n	8002048 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	695b      	ldr	r3, [r3, #20]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d016      	beq.n	8002010 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fe2:	4b15      	ldr	r3, [pc, #84]	; (8002038 <HAL_RCC_OscConfig+0x27c>)
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fe8:	f7ff f9aa 	bl	8001340 <HAL_GetTick>
 8001fec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fee:	e008      	b.n	8002002 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ff0:	f7ff f9a6 	bl	8001340 <HAL_GetTick>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	2b02      	cmp	r3, #2
 8001ffc:	d901      	bls.n	8002002 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001ffe:	2303      	movs	r3, #3
 8002000:	e173      	b.n	80022ea <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002002:	4b0b      	ldr	r3, [pc, #44]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8002004:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002006:	f003 0302 	and.w	r3, r3, #2
 800200a:	2b00      	cmp	r3, #0
 800200c:	d0f0      	beq.n	8001ff0 <HAL_RCC_OscConfig+0x234>
 800200e:	e01b      	b.n	8002048 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002010:	4b09      	ldr	r3, [pc, #36]	; (8002038 <HAL_RCC_OscConfig+0x27c>)
 8002012:	2200      	movs	r2, #0
 8002014:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002016:	f7ff f993 	bl	8001340 <HAL_GetTick>
 800201a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800201c:	e00e      	b.n	800203c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800201e:	f7ff f98f 	bl	8001340 <HAL_GetTick>
 8002022:	4602      	mov	r2, r0
 8002024:	693b      	ldr	r3, [r7, #16]
 8002026:	1ad3      	subs	r3, r2, r3
 8002028:	2b02      	cmp	r3, #2
 800202a:	d907      	bls.n	800203c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800202c:	2303      	movs	r3, #3
 800202e:	e15c      	b.n	80022ea <HAL_RCC_OscConfig+0x52e>
 8002030:	40023800 	.word	0x40023800
 8002034:	42470000 	.word	0x42470000
 8002038:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800203c:	4b8a      	ldr	r3, [pc, #552]	; (8002268 <HAL_RCC_OscConfig+0x4ac>)
 800203e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002040:	f003 0302 	and.w	r3, r3, #2
 8002044:	2b00      	cmp	r3, #0
 8002046:	d1ea      	bne.n	800201e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f003 0304 	and.w	r3, r3, #4
 8002050:	2b00      	cmp	r3, #0
 8002052:	f000 8097 	beq.w	8002184 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002056:	2300      	movs	r3, #0
 8002058:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800205a:	4b83      	ldr	r3, [pc, #524]	; (8002268 <HAL_RCC_OscConfig+0x4ac>)
 800205c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002062:	2b00      	cmp	r3, #0
 8002064:	d10f      	bne.n	8002086 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002066:	2300      	movs	r3, #0
 8002068:	60bb      	str	r3, [r7, #8]
 800206a:	4b7f      	ldr	r3, [pc, #508]	; (8002268 <HAL_RCC_OscConfig+0x4ac>)
 800206c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800206e:	4a7e      	ldr	r2, [pc, #504]	; (8002268 <HAL_RCC_OscConfig+0x4ac>)
 8002070:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002074:	6413      	str	r3, [r2, #64]	; 0x40
 8002076:	4b7c      	ldr	r3, [pc, #496]	; (8002268 <HAL_RCC_OscConfig+0x4ac>)
 8002078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800207e:	60bb      	str	r3, [r7, #8]
 8002080:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002082:	2301      	movs	r3, #1
 8002084:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002086:	4b79      	ldr	r3, [pc, #484]	; (800226c <HAL_RCC_OscConfig+0x4b0>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800208e:	2b00      	cmp	r3, #0
 8002090:	d118      	bne.n	80020c4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002092:	4b76      	ldr	r3, [pc, #472]	; (800226c <HAL_RCC_OscConfig+0x4b0>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a75      	ldr	r2, [pc, #468]	; (800226c <HAL_RCC_OscConfig+0x4b0>)
 8002098:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800209c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800209e:	f7ff f94f 	bl	8001340 <HAL_GetTick>
 80020a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020a4:	e008      	b.n	80020b8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020a6:	f7ff f94b 	bl	8001340 <HAL_GetTick>
 80020aa:	4602      	mov	r2, r0
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	1ad3      	subs	r3, r2, r3
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d901      	bls.n	80020b8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80020b4:	2303      	movs	r3, #3
 80020b6:	e118      	b.n	80022ea <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020b8:	4b6c      	ldr	r3, [pc, #432]	; (800226c <HAL_RCC_OscConfig+0x4b0>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d0f0      	beq.n	80020a6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d106      	bne.n	80020da <HAL_RCC_OscConfig+0x31e>
 80020cc:	4b66      	ldr	r3, [pc, #408]	; (8002268 <HAL_RCC_OscConfig+0x4ac>)
 80020ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020d0:	4a65      	ldr	r2, [pc, #404]	; (8002268 <HAL_RCC_OscConfig+0x4ac>)
 80020d2:	f043 0301 	orr.w	r3, r3, #1
 80020d6:	6713      	str	r3, [r2, #112]	; 0x70
 80020d8:	e01c      	b.n	8002114 <HAL_RCC_OscConfig+0x358>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	2b05      	cmp	r3, #5
 80020e0:	d10c      	bne.n	80020fc <HAL_RCC_OscConfig+0x340>
 80020e2:	4b61      	ldr	r3, [pc, #388]	; (8002268 <HAL_RCC_OscConfig+0x4ac>)
 80020e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020e6:	4a60      	ldr	r2, [pc, #384]	; (8002268 <HAL_RCC_OscConfig+0x4ac>)
 80020e8:	f043 0304 	orr.w	r3, r3, #4
 80020ec:	6713      	str	r3, [r2, #112]	; 0x70
 80020ee:	4b5e      	ldr	r3, [pc, #376]	; (8002268 <HAL_RCC_OscConfig+0x4ac>)
 80020f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020f2:	4a5d      	ldr	r2, [pc, #372]	; (8002268 <HAL_RCC_OscConfig+0x4ac>)
 80020f4:	f043 0301 	orr.w	r3, r3, #1
 80020f8:	6713      	str	r3, [r2, #112]	; 0x70
 80020fa:	e00b      	b.n	8002114 <HAL_RCC_OscConfig+0x358>
 80020fc:	4b5a      	ldr	r3, [pc, #360]	; (8002268 <HAL_RCC_OscConfig+0x4ac>)
 80020fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002100:	4a59      	ldr	r2, [pc, #356]	; (8002268 <HAL_RCC_OscConfig+0x4ac>)
 8002102:	f023 0301 	bic.w	r3, r3, #1
 8002106:	6713      	str	r3, [r2, #112]	; 0x70
 8002108:	4b57      	ldr	r3, [pc, #348]	; (8002268 <HAL_RCC_OscConfig+0x4ac>)
 800210a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800210c:	4a56      	ldr	r2, [pc, #344]	; (8002268 <HAL_RCC_OscConfig+0x4ac>)
 800210e:	f023 0304 	bic.w	r3, r3, #4
 8002112:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d015      	beq.n	8002148 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800211c:	f7ff f910 	bl	8001340 <HAL_GetTick>
 8002120:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002122:	e00a      	b.n	800213a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002124:	f7ff f90c 	bl	8001340 <HAL_GetTick>
 8002128:	4602      	mov	r2, r0
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	1ad3      	subs	r3, r2, r3
 800212e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002132:	4293      	cmp	r3, r2
 8002134:	d901      	bls.n	800213a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002136:	2303      	movs	r3, #3
 8002138:	e0d7      	b.n	80022ea <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800213a:	4b4b      	ldr	r3, [pc, #300]	; (8002268 <HAL_RCC_OscConfig+0x4ac>)
 800213c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800213e:	f003 0302 	and.w	r3, r3, #2
 8002142:	2b00      	cmp	r3, #0
 8002144:	d0ee      	beq.n	8002124 <HAL_RCC_OscConfig+0x368>
 8002146:	e014      	b.n	8002172 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002148:	f7ff f8fa 	bl	8001340 <HAL_GetTick>
 800214c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800214e:	e00a      	b.n	8002166 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002150:	f7ff f8f6 	bl	8001340 <HAL_GetTick>
 8002154:	4602      	mov	r2, r0
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	f241 3288 	movw	r2, #5000	; 0x1388
 800215e:	4293      	cmp	r3, r2
 8002160:	d901      	bls.n	8002166 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002162:	2303      	movs	r3, #3
 8002164:	e0c1      	b.n	80022ea <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002166:	4b40      	ldr	r3, [pc, #256]	; (8002268 <HAL_RCC_OscConfig+0x4ac>)
 8002168:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800216a:	f003 0302 	and.w	r3, r3, #2
 800216e:	2b00      	cmp	r3, #0
 8002170:	d1ee      	bne.n	8002150 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002172:	7dfb      	ldrb	r3, [r7, #23]
 8002174:	2b01      	cmp	r3, #1
 8002176:	d105      	bne.n	8002184 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002178:	4b3b      	ldr	r3, [pc, #236]	; (8002268 <HAL_RCC_OscConfig+0x4ac>)
 800217a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217c:	4a3a      	ldr	r2, [pc, #232]	; (8002268 <HAL_RCC_OscConfig+0x4ac>)
 800217e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002182:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	699b      	ldr	r3, [r3, #24]
 8002188:	2b00      	cmp	r3, #0
 800218a:	f000 80ad 	beq.w	80022e8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800218e:	4b36      	ldr	r3, [pc, #216]	; (8002268 <HAL_RCC_OscConfig+0x4ac>)
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	f003 030c 	and.w	r3, r3, #12
 8002196:	2b08      	cmp	r3, #8
 8002198:	d060      	beq.n	800225c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	699b      	ldr	r3, [r3, #24]
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d145      	bne.n	800222e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021a2:	4b33      	ldr	r3, [pc, #204]	; (8002270 <HAL_RCC_OscConfig+0x4b4>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021a8:	f7ff f8ca 	bl	8001340 <HAL_GetTick>
 80021ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021ae:	e008      	b.n	80021c2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021b0:	f7ff f8c6 	bl	8001340 <HAL_GetTick>
 80021b4:	4602      	mov	r2, r0
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d901      	bls.n	80021c2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80021be:	2303      	movs	r3, #3
 80021c0:	e093      	b.n	80022ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021c2:	4b29      	ldr	r3, [pc, #164]	; (8002268 <HAL_RCC_OscConfig+0x4ac>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d1f0      	bne.n	80021b0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	69da      	ldr	r2, [r3, #28]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6a1b      	ldr	r3, [r3, #32]
 80021d6:	431a      	orrs	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021dc:	019b      	lsls	r3, r3, #6
 80021de:	431a      	orrs	r2, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021e4:	085b      	lsrs	r3, r3, #1
 80021e6:	3b01      	subs	r3, #1
 80021e8:	041b      	lsls	r3, r3, #16
 80021ea:	431a      	orrs	r2, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021f0:	061b      	lsls	r3, r3, #24
 80021f2:	431a      	orrs	r2, r3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f8:	071b      	lsls	r3, r3, #28
 80021fa:	491b      	ldr	r1, [pc, #108]	; (8002268 <HAL_RCC_OscConfig+0x4ac>)
 80021fc:	4313      	orrs	r3, r2
 80021fe:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002200:	4b1b      	ldr	r3, [pc, #108]	; (8002270 <HAL_RCC_OscConfig+0x4b4>)
 8002202:	2201      	movs	r2, #1
 8002204:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002206:	f7ff f89b 	bl	8001340 <HAL_GetTick>
 800220a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800220c:	e008      	b.n	8002220 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800220e:	f7ff f897 	bl	8001340 <HAL_GetTick>
 8002212:	4602      	mov	r2, r0
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	1ad3      	subs	r3, r2, r3
 8002218:	2b02      	cmp	r3, #2
 800221a:	d901      	bls.n	8002220 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800221c:	2303      	movs	r3, #3
 800221e:	e064      	b.n	80022ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002220:	4b11      	ldr	r3, [pc, #68]	; (8002268 <HAL_RCC_OscConfig+0x4ac>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002228:	2b00      	cmp	r3, #0
 800222a:	d0f0      	beq.n	800220e <HAL_RCC_OscConfig+0x452>
 800222c:	e05c      	b.n	80022e8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800222e:	4b10      	ldr	r3, [pc, #64]	; (8002270 <HAL_RCC_OscConfig+0x4b4>)
 8002230:	2200      	movs	r2, #0
 8002232:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002234:	f7ff f884 	bl	8001340 <HAL_GetTick>
 8002238:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800223a:	e008      	b.n	800224e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800223c:	f7ff f880 	bl	8001340 <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	2b02      	cmp	r3, #2
 8002248:	d901      	bls.n	800224e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e04d      	b.n	80022ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800224e:	4b06      	ldr	r3, [pc, #24]	; (8002268 <HAL_RCC_OscConfig+0x4ac>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002256:	2b00      	cmp	r3, #0
 8002258:	d1f0      	bne.n	800223c <HAL_RCC_OscConfig+0x480>
 800225a:	e045      	b.n	80022e8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	699b      	ldr	r3, [r3, #24]
 8002260:	2b01      	cmp	r3, #1
 8002262:	d107      	bne.n	8002274 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e040      	b.n	80022ea <HAL_RCC_OscConfig+0x52e>
 8002268:	40023800 	.word	0x40023800
 800226c:	40007000 	.word	0x40007000
 8002270:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002274:	4b1f      	ldr	r3, [pc, #124]	; (80022f4 <HAL_RCC_OscConfig+0x538>)
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	699b      	ldr	r3, [r3, #24]
 800227e:	2b01      	cmp	r3, #1
 8002280:	d030      	beq.n	80022e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800228c:	429a      	cmp	r2, r3
 800228e:	d129      	bne.n	80022e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800229a:	429a      	cmp	r2, r3
 800229c:	d122      	bne.n	80022e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800229e:	68fa      	ldr	r2, [r7, #12]
 80022a0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80022a4:	4013      	ands	r3, r2
 80022a6:	687a      	ldr	r2, [r7, #4]
 80022a8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80022aa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d119      	bne.n	80022e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ba:	085b      	lsrs	r3, r3, #1
 80022bc:	3b01      	subs	r3, #1
 80022be:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d10f      	bne.n	80022e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d107      	bne.n	80022e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022de:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d001      	beq.n	80022e8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80022e4:	2301      	movs	r3, #1
 80022e6:	e000      	b.n	80022ea <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80022e8:	2300      	movs	r3, #0
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3718      	adds	r7, #24
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	40023800 	.word	0x40023800

080022f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d101      	bne.n	800230a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	e041      	b.n	800238e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002310:	b2db      	uxtb	r3, r3
 8002312:	2b00      	cmp	r3, #0
 8002314:	d106      	bne.n	8002324 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2200      	movs	r2, #0
 800231a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	f7fe fd2e 	bl	8000d80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2202      	movs	r2, #2
 8002328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	3304      	adds	r3, #4
 8002334:	4619      	mov	r1, r3
 8002336:	4610      	mov	r0, r2
 8002338:	f000 fa96 	bl	8002868 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2201      	movs	r2, #1
 8002340:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2201      	movs	r2, #1
 8002348:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2201      	movs	r2, #1
 8002350:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2201      	movs	r2, #1
 8002358:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2201      	movs	r2, #1
 8002360:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2201      	movs	r2, #1
 8002368:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2201      	movs	r2, #1
 8002370:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2201      	movs	r2, #1
 8002378:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2201      	movs	r2, #1
 8002380:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2201      	movs	r2, #1
 8002388:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800238c:	2300      	movs	r3, #0
}
 800238e:	4618      	mov	r0, r3
 8002390:	3708      	adds	r7, #8
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
	...

08002398 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002398:	b480      	push	{r7}
 800239a:	b085      	sub	sp, #20
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d001      	beq.n	80023b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e04e      	b.n	800244e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2202      	movs	r2, #2
 80023b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	68da      	ldr	r2, [r3, #12]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f042 0201 	orr.w	r2, r2, #1
 80023c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a23      	ldr	r2, [pc, #140]	; (800245c <HAL_TIM_Base_Start_IT+0xc4>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d022      	beq.n	8002418 <HAL_TIM_Base_Start_IT+0x80>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023da:	d01d      	beq.n	8002418 <HAL_TIM_Base_Start_IT+0x80>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a1f      	ldr	r2, [pc, #124]	; (8002460 <HAL_TIM_Base_Start_IT+0xc8>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d018      	beq.n	8002418 <HAL_TIM_Base_Start_IT+0x80>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a1e      	ldr	r2, [pc, #120]	; (8002464 <HAL_TIM_Base_Start_IT+0xcc>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d013      	beq.n	8002418 <HAL_TIM_Base_Start_IT+0x80>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a1c      	ldr	r2, [pc, #112]	; (8002468 <HAL_TIM_Base_Start_IT+0xd0>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d00e      	beq.n	8002418 <HAL_TIM_Base_Start_IT+0x80>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a1b      	ldr	r2, [pc, #108]	; (800246c <HAL_TIM_Base_Start_IT+0xd4>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d009      	beq.n	8002418 <HAL_TIM_Base_Start_IT+0x80>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a19      	ldr	r2, [pc, #100]	; (8002470 <HAL_TIM_Base_Start_IT+0xd8>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d004      	beq.n	8002418 <HAL_TIM_Base_Start_IT+0x80>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a18      	ldr	r2, [pc, #96]	; (8002474 <HAL_TIM_Base_Start_IT+0xdc>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d111      	bne.n	800243c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	f003 0307 	and.w	r3, r3, #7
 8002422:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	2b06      	cmp	r3, #6
 8002428:	d010      	beq.n	800244c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f042 0201 	orr.w	r2, r2, #1
 8002438:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800243a:	e007      	b.n	800244c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f042 0201 	orr.w	r2, r2, #1
 800244a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800244c:	2300      	movs	r3, #0
}
 800244e:	4618      	mov	r0, r3
 8002450:	3714      	adds	r7, #20
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	40010000 	.word	0x40010000
 8002460:	40000400 	.word	0x40000400
 8002464:	40000800 	.word	0x40000800
 8002468:	40000c00 	.word	0x40000c00
 800246c:	40010400 	.word	0x40010400
 8002470:	40014000 	.word	0x40014000
 8002474:	40001800 	.word	0x40001800

08002478 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	691b      	ldr	r3, [r3, #16]
 8002486:	f003 0302 	and.w	r3, r3, #2
 800248a:	2b02      	cmp	r3, #2
 800248c:	d122      	bne.n	80024d4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	f003 0302 	and.w	r3, r3, #2
 8002498:	2b02      	cmp	r3, #2
 800249a:	d11b      	bne.n	80024d4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f06f 0202 	mvn.w	r2, #2
 80024a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2201      	movs	r2, #1
 80024aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	699b      	ldr	r3, [r3, #24]
 80024b2:	f003 0303 	and.w	r3, r3, #3
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d003      	beq.n	80024c2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80024ba:	6878      	ldr	r0, [r7, #4]
 80024bc:	f000 f9b5 	bl	800282a <HAL_TIM_IC_CaptureCallback>
 80024c0:	e005      	b.n	80024ce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	f000 f9a7 	bl	8002816 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024c8:	6878      	ldr	r0, [r7, #4]
 80024ca:	f000 f9b8 	bl	800283e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2200      	movs	r2, #0
 80024d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	691b      	ldr	r3, [r3, #16]
 80024da:	f003 0304 	and.w	r3, r3, #4
 80024de:	2b04      	cmp	r3, #4
 80024e0:	d122      	bne.n	8002528 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	f003 0304 	and.w	r3, r3, #4
 80024ec:	2b04      	cmp	r3, #4
 80024ee:	d11b      	bne.n	8002528 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f06f 0204 	mvn.w	r2, #4
 80024f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2202      	movs	r2, #2
 80024fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	699b      	ldr	r3, [r3, #24]
 8002506:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800250a:	2b00      	cmp	r3, #0
 800250c:	d003      	beq.n	8002516 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f000 f98b 	bl	800282a <HAL_TIM_IC_CaptureCallback>
 8002514:	e005      	b.n	8002522 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f000 f97d 	bl	8002816 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f000 f98e 	bl	800283e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2200      	movs	r2, #0
 8002526:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	691b      	ldr	r3, [r3, #16]
 800252e:	f003 0308 	and.w	r3, r3, #8
 8002532:	2b08      	cmp	r3, #8
 8002534:	d122      	bne.n	800257c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	68db      	ldr	r3, [r3, #12]
 800253c:	f003 0308 	and.w	r3, r3, #8
 8002540:	2b08      	cmp	r3, #8
 8002542:	d11b      	bne.n	800257c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f06f 0208 	mvn.w	r2, #8
 800254c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2204      	movs	r2, #4
 8002552:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	69db      	ldr	r3, [r3, #28]
 800255a:	f003 0303 	and.w	r3, r3, #3
 800255e:	2b00      	cmp	r3, #0
 8002560:	d003      	beq.n	800256a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	f000 f961 	bl	800282a <HAL_TIM_IC_CaptureCallback>
 8002568:	e005      	b.n	8002576 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800256a:	6878      	ldr	r0, [r7, #4]
 800256c:	f000 f953 	bl	8002816 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002570:	6878      	ldr	r0, [r7, #4]
 8002572:	f000 f964 	bl	800283e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2200      	movs	r2, #0
 800257a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	691b      	ldr	r3, [r3, #16]
 8002582:	f003 0310 	and.w	r3, r3, #16
 8002586:	2b10      	cmp	r3, #16
 8002588:	d122      	bne.n	80025d0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	68db      	ldr	r3, [r3, #12]
 8002590:	f003 0310 	and.w	r3, r3, #16
 8002594:	2b10      	cmp	r3, #16
 8002596:	d11b      	bne.n	80025d0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f06f 0210 	mvn.w	r2, #16
 80025a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2208      	movs	r2, #8
 80025a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	69db      	ldr	r3, [r3, #28]
 80025ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d003      	beq.n	80025be <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025b6:	6878      	ldr	r0, [r7, #4]
 80025b8:	f000 f937 	bl	800282a <HAL_TIM_IC_CaptureCallback>
 80025bc:	e005      	b.n	80025ca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025be:	6878      	ldr	r0, [r7, #4]
 80025c0:	f000 f929 	bl	8002816 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025c4:	6878      	ldr	r0, [r7, #4]
 80025c6:	f000 f93a 	bl	800283e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2200      	movs	r2, #0
 80025ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	691b      	ldr	r3, [r3, #16]
 80025d6:	f003 0301 	and.w	r3, r3, #1
 80025da:	2b01      	cmp	r3, #1
 80025dc:	d10e      	bne.n	80025fc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	68db      	ldr	r3, [r3, #12]
 80025e4:	f003 0301 	and.w	r3, r3, #1
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d107      	bne.n	80025fc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f06f 0201 	mvn.w	r2, #1
 80025f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	f7fe f814 	bl	8000624 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	691b      	ldr	r3, [r3, #16]
 8002602:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002606:	2b80      	cmp	r3, #128	; 0x80
 8002608:	d10e      	bne.n	8002628 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002614:	2b80      	cmp	r3, #128	; 0x80
 8002616:	d107      	bne.n	8002628 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002620:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f000 fae0 	bl	8002be8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	691b      	ldr	r3, [r3, #16]
 800262e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002632:	2b40      	cmp	r3, #64	; 0x40
 8002634:	d10e      	bne.n	8002654 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	68db      	ldr	r3, [r3, #12]
 800263c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002640:	2b40      	cmp	r3, #64	; 0x40
 8002642:	d107      	bne.n	8002654 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800264c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	f000 f8ff 	bl	8002852 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	691b      	ldr	r3, [r3, #16]
 800265a:	f003 0320 	and.w	r3, r3, #32
 800265e:	2b20      	cmp	r3, #32
 8002660:	d10e      	bne.n	8002680 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	68db      	ldr	r3, [r3, #12]
 8002668:	f003 0320 	and.w	r3, r3, #32
 800266c:	2b20      	cmp	r3, #32
 800266e:	d107      	bne.n	8002680 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f06f 0220 	mvn.w	r2, #32
 8002678:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f000 faaa 	bl	8002bd4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002680:	bf00      	nop
 8002682:	3708      	adds	r7, #8
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}

08002688 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b084      	sub	sp, #16
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002692:	2300      	movs	r3, #0
 8002694:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800269c:	2b01      	cmp	r3, #1
 800269e:	d101      	bne.n	80026a4 <HAL_TIM_ConfigClockSource+0x1c>
 80026a0:	2302      	movs	r3, #2
 80026a2:	e0b4      	b.n	800280e <HAL_TIM_ConfigClockSource+0x186>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2201      	movs	r2, #1
 80026a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2202      	movs	r2, #2
 80026b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	689b      	ldr	r3, [r3, #8]
 80026ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80026c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80026ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	68ba      	ldr	r2, [r7, #8]
 80026d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026dc:	d03e      	beq.n	800275c <HAL_TIM_ConfigClockSource+0xd4>
 80026de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026e2:	f200 8087 	bhi.w	80027f4 <HAL_TIM_ConfigClockSource+0x16c>
 80026e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026ea:	f000 8086 	beq.w	80027fa <HAL_TIM_ConfigClockSource+0x172>
 80026ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026f2:	d87f      	bhi.n	80027f4 <HAL_TIM_ConfigClockSource+0x16c>
 80026f4:	2b70      	cmp	r3, #112	; 0x70
 80026f6:	d01a      	beq.n	800272e <HAL_TIM_ConfigClockSource+0xa6>
 80026f8:	2b70      	cmp	r3, #112	; 0x70
 80026fa:	d87b      	bhi.n	80027f4 <HAL_TIM_ConfigClockSource+0x16c>
 80026fc:	2b60      	cmp	r3, #96	; 0x60
 80026fe:	d050      	beq.n	80027a2 <HAL_TIM_ConfigClockSource+0x11a>
 8002700:	2b60      	cmp	r3, #96	; 0x60
 8002702:	d877      	bhi.n	80027f4 <HAL_TIM_ConfigClockSource+0x16c>
 8002704:	2b50      	cmp	r3, #80	; 0x50
 8002706:	d03c      	beq.n	8002782 <HAL_TIM_ConfigClockSource+0xfa>
 8002708:	2b50      	cmp	r3, #80	; 0x50
 800270a:	d873      	bhi.n	80027f4 <HAL_TIM_ConfigClockSource+0x16c>
 800270c:	2b40      	cmp	r3, #64	; 0x40
 800270e:	d058      	beq.n	80027c2 <HAL_TIM_ConfigClockSource+0x13a>
 8002710:	2b40      	cmp	r3, #64	; 0x40
 8002712:	d86f      	bhi.n	80027f4 <HAL_TIM_ConfigClockSource+0x16c>
 8002714:	2b30      	cmp	r3, #48	; 0x30
 8002716:	d064      	beq.n	80027e2 <HAL_TIM_ConfigClockSource+0x15a>
 8002718:	2b30      	cmp	r3, #48	; 0x30
 800271a:	d86b      	bhi.n	80027f4 <HAL_TIM_ConfigClockSource+0x16c>
 800271c:	2b20      	cmp	r3, #32
 800271e:	d060      	beq.n	80027e2 <HAL_TIM_ConfigClockSource+0x15a>
 8002720:	2b20      	cmp	r3, #32
 8002722:	d867      	bhi.n	80027f4 <HAL_TIM_ConfigClockSource+0x16c>
 8002724:	2b00      	cmp	r3, #0
 8002726:	d05c      	beq.n	80027e2 <HAL_TIM_ConfigClockSource+0x15a>
 8002728:	2b10      	cmp	r3, #16
 800272a:	d05a      	beq.n	80027e2 <HAL_TIM_ConfigClockSource+0x15a>
 800272c:	e062      	b.n	80027f4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6818      	ldr	r0, [r3, #0]
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	6899      	ldr	r1, [r3, #8]
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	685a      	ldr	r2, [r3, #4]
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	68db      	ldr	r3, [r3, #12]
 800273e:	f000 f9ad 	bl	8002a9c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002750:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	68ba      	ldr	r2, [r7, #8]
 8002758:	609a      	str	r2, [r3, #8]
      break;
 800275a:	e04f      	b.n	80027fc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6818      	ldr	r0, [r3, #0]
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	6899      	ldr	r1, [r3, #8]
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	685a      	ldr	r2, [r3, #4]
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	f000 f996 	bl	8002a9c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	689a      	ldr	r2, [r3, #8]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800277e:	609a      	str	r2, [r3, #8]
      break;
 8002780:	e03c      	b.n	80027fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6818      	ldr	r0, [r3, #0]
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	6859      	ldr	r1, [r3, #4]
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	68db      	ldr	r3, [r3, #12]
 800278e:	461a      	mov	r2, r3
 8002790:	f000 f90a 	bl	80029a8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	2150      	movs	r1, #80	; 0x50
 800279a:	4618      	mov	r0, r3
 800279c:	f000 f963 	bl	8002a66 <TIM_ITRx_SetConfig>
      break;
 80027a0:	e02c      	b.n	80027fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6818      	ldr	r0, [r3, #0]
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	6859      	ldr	r1, [r3, #4]
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	68db      	ldr	r3, [r3, #12]
 80027ae:	461a      	mov	r2, r3
 80027b0:	f000 f929 	bl	8002a06 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2160      	movs	r1, #96	; 0x60
 80027ba:	4618      	mov	r0, r3
 80027bc:	f000 f953 	bl	8002a66 <TIM_ITRx_SetConfig>
      break;
 80027c0:	e01c      	b.n	80027fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6818      	ldr	r0, [r3, #0]
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	6859      	ldr	r1, [r3, #4]
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	68db      	ldr	r3, [r3, #12]
 80027ce:	461a      	mov	r2, r3
 80027d0:	f000 f8ea 	bl	80029a8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	2140      	movs	r1, #64	; 0x40
 80027da:	4618      	mov	r0, r3
 80027dc:	f000 f943 	bl	8002a66 <TIM_ITRx_SetConfig>
      break;
 80027e0:	e00c      	b.n	80027fc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4619      	mov	r1, r3
 80027ec:	4610      	mov	r0, r2
 80027ee:	f000 f93a 	bl	8002a66 <TIM_ITRx_SetConfig>
      break;
 80027f2:	e003      	b.n	80027fc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	73fb      	strb	r3, [r7, #15]
      break;
 80027f8:	e000      	b.n	80027fc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80027fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2201      	movs	r2, #1
 8002800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2200      	movs	r2, #0
 8002808:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800280c:	7bfb      	ldrb	r3, [r7, #15]
}
 800280e:	4618      	mov	r0, r3
 8002810:	3710      	adds	r7, #16
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}

08002816 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002816:	b480      	push	{r7}
 8002818:	b083      	sub	sp, #12
 800281a:	af00      	add	r7, sp, #0
 800281c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800281e:	bf00      	nop
 8002820:	370c      	adds	r7, #12
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr

0800282a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800282a:	b480      	push	{r7}
 800282c:	b083      	sub	sp, #12
 800282e:	af00      	add	r7, sp, #0
 8002830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002832:	bf00      	nop
 8002834:	370c      	adds	r7, #12
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr

0800283e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800283e:	b480      	push	{r7}
 8002840:	b083      	sub	sp, #12
 8002842:	af00      	add	r7, sp, #0
 8002844:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002846:	bf00      	nop
 8002848:	370c      	adds	r7, #12
 800284a:	46bd      	mov	sp, r7
 800284c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002850:	4770      	bx	lr

08002852 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002852:	b480      	push	{r7}
 8002854:	b083      	sub	sp, #12
 8002856:	af00      	add	r7, sp, #0
 8002858:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800285a:	bf00      	nop
 800285c:	370c      	adds	r7, #12
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr
	...

08002868 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002868:	b480      	push	{r7}
 800286a:	b085      	sub	sp, #20
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
 8002870:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	4a40      	ldr	r2, [pc, #256]	; (800297c <TIM_Base_SetConfig+0x114>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d013      	beq.n	80028a8 <TIM_Base_SetConfig+0x40>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002886:	d00f      	beq.n	80028a8 <TIM_Base_SetConfig+0x40>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	4a3d      	ldr	r2, [pc, #244]	; (8002980 <TIM_Base_SetConfig+0x118>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d00b      	beq.n	80028a8 <TIM_Base_SetConfig+0x40>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	4a3c      	ldr	r2, [pc, #240]	; (8002984 <TIM_Base_SetConfig+0x11c>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d007      	beq.n	80028a8 <TIM_Base_SetConfig+0x40>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	4a3b      	ldr	r2, [pc, #236]	; (8002988 <TIM_Base_SetConfig+0x120>)
 800289c:	4293      	cmp	r3, r2
 800289e:	d003      	beq.n	80028a8 <TIM_Base_SetConfig+0x40>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	4a3a      	ldr	r2, [pc, #232]	; (800298c <TIM_Base_SetConfig+0x124>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d108      	bne.n	80028ba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	68fa      	ldr	r2, [r7, #12]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4a2f      	ldr	r2, [pc, #188]	; (800297c <TIM_Base_SetConfig+0x114>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d02b      	beq.n	800291a <TIM_Base_SetConfig+0xb2>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028c8:	d027      	beq.n	800291a <TIM_Base_SetConfig+0xb2>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	4a2c      	ldr	r2, [pc, #176]	; (8002980 <TIM_Base_SetConfig+0x118>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d023      	beq.n	800291a <TIM_Base_SetConfig+0xb2>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	4a2b      	ldr	r2, [pc, #172]	; (8002984 <TIM_Base_SetConfig+0x11c>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d01f      	beq.n	800291a <TIM_Base_SetConfig+0xb2>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4a2a      	ldr	r2, [pc, #168]	; (8002988 <TIM_Base_SetConfig+0x120>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d01b      	beq.n	800291a <TIM_Base_SetConfig+0xb2>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4a29      	ldr	r2, [pc, #164]	; (800298c <TIM_Base_SetConfig+0x124>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d017      	beq.n	800291a <TIM_Base_SetConfig+0xb2>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	4a28      	ldr	r2, [pc, #160]	; (8002990 <TIM_Base_SetConfig+0x128>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d013      	beq.n	800291a <TIM_Base_SetConfig+0xb2>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	4a27      	ldr	r2, [pc, #156]	; (8002994 <TIM_Base_SetConfig+0x12c>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d00f      	beq.n	800291a <TIM_Base_SetConfig+0xb2>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4a26      	ldr	r2, [pc, #152]	; (8002998 <TIM_Base_SetConfig+0x130>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d00b      	beq.n	800291a <TIM_Base_SetConfig+0xb2>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4a25      	ldr	r2, [pc, #148]	; (800299c <TIM_Base_SetConfig+0x134>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d007      	beq.n	800291a <TIM_Base_SetConfig+0xb2>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4a24      	ldr	r2, [pc, #144]	; (80029a0 <TIM_Base_SetConfig+0x138>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d003      	beq.n	800291a <TIM_Base_SetConfig+0xb2>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4a23      	ldr	r2, [pc, #140]	; (80029a4 <TIM_Base_SetConfig+0x13c>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d108      	bne.n	800292c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002920:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	68db      	ldr	r3, [r3, #12]
 8002926:	68fa      	ldr	r2, [r7, #12]
 8002928:	4313      	orrs	r3, r2
 800292a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	695b      	ldr	r3, [r3, #20]
 8002936:	4313      	orrs	r3, r2
 8002938:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	68fa      	ldr	r2, [r7, #12]
 800293e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	689a      	ldr	r2, [r3, #8]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	4a0a      	ldr	r2, [pc, #40]	; (800297c <TIM_Base_SetConfig+0x114>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d003      	beq.n	8002960 <TIM_Base_SetConfig+0xf8>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	4a0c      	ldr	r2, [pc, #48]	; (800298c <TIM_Base_SetConfig+0x124>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d103      	bne.n	8002968 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	691a      	ldr	r2, [r3, #16]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2201      	movs	r2, #1
 800296c:	615a      	str	r2, [r3, #20]
}
 800296e:	bf00      	nop
 8002970:	3714      	adds	r7, #20
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	40010000 	.word	0x40010000
 8002980:	40000400 	.word	0x40000400
 8002984:	40000800 	.word	0x40000800
 8002988:	40000c00 	.word	0x40000c00
 800298c:	40010400 	.word	0x40010400
 8002990:	40014000 	.word	0x40014000
 8002994:	40014400 	.word	0x40014400
 8002998:	40014800 	.word	0x40014800
 800299c:	40001800 	.word	0x40001800
 80029a0:	40001c00 	.word	0x40001c00
 80029a4:	40002000 	.word	0x40002000

080029a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b087      	sub	sp, #28
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	60f8      	str	r0, [r7, #12]
 80029b0:	60b9      	str	r1, [r7, #8]
 80029b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	6a1b      	ldr	r3, [r3, #32]
 80029b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	6a1b      	ldr	r3, [r3, #32]
 80029be:	f023 0201 	bic.w	r2, r3, #1
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	699b      	ldr	r3, [r3, #24]
 80029ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80029d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	011b      	lsls	r3, r3, #4
 80029d8:	693a      	ldr	r2, [r7, #16]
 80029da:	4313      	orrs	r3, r2
 80029dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	f023 030a 	bic.w	r3, r3, #10
 80029e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80029e6:	697a      	ldr	r2, [r7, #20]
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	4313      	orrs	r3, r2
 80029ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	693a      	ldr	r2, [r7, #16]
 80029f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	697a      	ldr	r2, [r7, #20]
 80029f8:	621a      	str	r2, [r3, #32]
}
 80029fa:	bf00      	nop
 80029fc:	371c      	adds	r7, #28
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr

08002a06 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002a06:	b480      	push	{r7}
 8002a08:	b087      	sub	sp, #28
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	60f8      	str	r0, [r7, #12]
 8002a0e:	60b9      	str	r1, [r7, #8]
 8002a10:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	6a1b      	ldr	r3, [r3, #32]
 8002a16:	f023 0210 	bic.w	r2, r3, #16
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	699b      	ldr	r3, [r3, #24]
 8002a22:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6a1b      	ldr	r3, [r3, #32]
 8002a28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002a30:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	031b      	lsls	r3, r3, #12
 8002a36:	697a      	ldr	r2, [r7, #20]
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002a42:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	011b      	lsls	r3, r3, #4
 8002a48:	693a      	ldr	r2, [r7, #16]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	697a      	ldr	r2, [r7, #20]
 8002a52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	693a      	ldr	r2, [r7, #16]
 8002a58:	621a      	str	r2, [r3, #32]
}
 8002a5a:	bf00      	nop
 8002a5c:	371c      	adds	r7, #28
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr

08002a66 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002a66:	b480      	push	{r7}
 8002a68:	b085      	sub	sp, #20
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	6078      	str	r0, [r7, #4]
 8002a6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a7c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002a7e:	683a      	ldr	r2, [r7, #0]
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	4313      	orrs	r3, r2
 8002a84:	f043 0307 	orr.w	r3, r3, #7
 8002a88:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	68fa      	ldr	r2, [r7, #12]
 8002a8e:	609a      	str	r2, [r3, #8]
}
 8002a90:	bf00      	nop
 8002a92:	3714      	adds	r7, #20
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr

08002a9c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b087      	sub	sp, #28
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	60f8      	str	r0, [r7, #12]
 8002aa4:	60b9      	str	r1, [r7, #8]
 8002aa6:	607a      	str	r2, [r7, #4]
 8002aa8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002ab6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	021a      	lsls	r2, r3, #8
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	431a      	orrs	r2, r3
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	697a      	ldr	r2, [r7, #20]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	697a      	ldr	r2, [r7, #20]
 8002ace:	609a      	str	r2, [r3, #8]
}
 8002ad0:	bf00      	nop
 8002ad2:	371c      	adds	r7, #28
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr

08002adc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b085      	sub	sp, #20
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
 8002ae4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d101      	bne.n	8002af4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002af0:	2302      	movs	r3, #2
 8002af2:	e05a      	b.n	8002baa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2202      	movs	r2, #2
 8002b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b1a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	68fa      	ldr	r2, [r7, #12]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	68fa      	ldr	r2, [r7, #12]
 8002b2c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4a21      	ldr	r2, [pc, #132]	; (8002bb8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d022      	beq.n	8002b7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b40:	d01d      	beq.n	8002b7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a1d      	ldr	r2, [pc, #116]	; (8002bbc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d018      	beq.n	8002b7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a1b      	ldr	r2, [pc, #108]	; (8002bc0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d013      	beq.n	8002b7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a1a      	ldr	r2, [pc, #104]	; (8002bc4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d00e      	beq.n	8002b7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a18      	ldr	r2, [pc, #96]	; (8002bc8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d009      	beq.n	8002b7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a17      	ldr	r2, [pc, #92]	; (8002bcc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d004      	beq.n	8002b7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a15      	ldr	r2, [pc, #84]	; (8002bd0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d10c      	bne.n	8002b98 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002b84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	68ba      	ldr	r2, [r7, #8]
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	68ba      	ldr	r2, [r7, #8]
 8002b96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002ba8:	2300      	movs	r3, #0
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3714      	adds	r7, #20
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop
 8002bb8:	40010000 	.word	0x40010000
 8002bbc:	40000400 	.word	0x40000400
 8002bc0:	40000800 	.word	0x40000800
 8002bc4:	40000c00 	.word	0x40000c00
 8002bc8:	40010400 	.word	0x40010400
 8002bcc:	40014000 	.word	0x40014000
 8002bd0:	40001800 	.word	0x40001800

08002bd4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002bdc:	bf00      	nop
 8002bde:	370c      	adds	r7, #12
 8002be0:	46bd      	mov	sp, r7
 8002be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be6:	4770      	bx	lr

08002be8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b083      	sub	sp, #12
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002bf0:	bf00      	nop
 8002bf2:	370c      	adds	r7, #12
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr

08002bfc <__errno>:
 8002bfc:	4b01      	ldr	r3, [pc, #4]	; (8002c04 <__errno+0x8>)
 8002bfe:	6818      	ldr	r0, [r3, #0]
 8002c00:	4770      	bx	lr
 8002c02:	bf00      	nop
 8002c04:	20000010 	.word	0x20000010

08002c08 <_fwrite_r>:
 8002c08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002c0c:	9c08      	ldr	r4, [sp, #32]
 8002c0e:	4689      	mov	r9, r1
 8002c10:	4617      	mov	r7, r2
 8002c12:	fb02 f803 	mul.w	r8, r2, r3
 8002c16:	4605      	mov	r5, r0
 8002c18:	b118      	cbz	r0, 8002c22 <_fwrite_r+0x1a>
 8002c1a:	6983      	ldr	r3, [r0, #24]
 8002c1c:	b90b      	cbnz	r3, 8002c22 <_fwrite_r+0x1a>
 8002c1e:	f000 fbb5 	bl	800338c <__sinit>
 8002c22:	4b26      	ldr	r3, [pc, #152]	; (8002cbc <_fwrite_r+0xb4>)
 8002c24:	429c      	cmp	r4, r3
 8002c26:	d123      	bne.n	8002c70 <_fwrite_r+0x68>
 8002c28:	686c      	ldr	r4, [r5, #4]
 8002c2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002c2c:	07de      	lsls	r6, r3, #31
 8002c2e:	d405      	bmi.n	8002c3c <_fwrite_r+0x34>
 8002c30:	89a3      	ldrh	r3, [r4, #12]
 8002c32:	0598      	lsls	r0, r3, #22
 8002c34:	d402      	bmi.n	8002c3c <_fwrite_r+0x34>
 8002c36:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002c38:	f000 f879 	bl	8002d2e <__retarget_lock_acquire_recursive>
 8002c3c:	89a3      	ldrh	r3, [r4, #12]
 8002c3e:	0719      	lsls	r1, r3, #28
 8002c40:	d520      	bpl.n	8002c84 <_fwrite_r+0x7c>
 8002c42:	6923      	ldr	r3, [r4, #16]
 8002c44:	b1f3      	cbz	r3, 8002c84 <_fwrite_r+0x7c>
 8002c46:	2600      	movs	r6, #0
 8002c48:	4546      	cmp	r6, r8
 8002c4a:	d029      	beq.n	8002ca0 <_fwrite_r+0x98>
 8002c4c:	68a0      	ldr	r0, [r4, #8]
 8002c4e:	f819 1006 	ldrb.w	r1, [r9, r6]
 8002c52:	3801      	subs	r0, #1
 8002c54:	2800      	cmp	r0, #0
 8002c56:	60a0      	str	r0, [r4, #8]
 8002c58:	da04      	bge.n	8002c64 <_fwrite_r+0x5c>
 8002c5a:	69a3      	ldr	r3, [r4, #24]
 8002c5c:	4298      	cmp	r0, r3
 8002c5e:	db19      	blt.n	8002c94 <_fwrite_r+0x8c>
 8002c60:	290a      	cmp	r1, #10
 8002c62:	d017      	beq.n	8002c94 <_fwrite_r+0x8c>
 8002c64:	6823      	ldr	r3, [r4, #0]
 8002c66:	1c5a      	adds	r2, r3, #1
 8002c68:	6022      	str	r2, [r4, #0]
 8002c6a:	7019      	strb	r1, [r3, #0]
 8002c6c:	3601      	adds	r6, #1
 8002c6e:	e7eb      	b.n	8002c48 <_fwrite_r+0x40>
 8002c70:	4b13      	ldr	r3, [pc, #76]	; (8002cc0 <_fwrite_r+0xb8>)
 8002c72:	429c      	cmp	r4, r3
 8002c74:	d101      	bne.n	8002c7a <_fwrite_r+0x72>
 8002c76:	68ac      	ldr	r4, [r5, #8]
 8002c78:	e7d7      	b.n	8002c2a <_fwrite_r+0x22>
 8002c7a:	4b12      	ldr	r3, [pc, #72]	; (8002cc4 <_fwrite_r+0xbc>)
 8002c7c:	429c      	cmp	r4, r3
 8002c7e:	bf08      	it	eq
 8002c80:	68ec      	ldreq	r4, [r5, #12]
 8002c82:	e7d2      	b.n	8002c2a <_fwrite_r+0x22>
 8002c84:	4621      	mov	r1, r4
 8002c86:	4628      	mov	r0, r5
 8002c88:	f000 f9f8 	bl	800307c <__swsetup_r>
 8002c8c:	2800      	cmp	r0, #0
 8002c8e:	d0da      	beq.n	8002c46 <_fwrite_r+0x3e>
 8002c90:	2600      	movs	r6, #0
 8002c92:	e005      	b.n	8002ca0 <_fwrite_r+0x98>
 8002c94:	4622      	mov	r2, r4
 8002c96:	4628      	mov	r0, r5
 8002c98:	f000 f99e 	bl	8002fd8 <__swbuf_r>
 8002c9c:	3001      	adds	r0, #1
 8002c9e:	d1e5      	bne.n	8002c6c <_fwrite_r+0x64>
 8002ca0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002ca2:	07da      	lsls	r2, r3, #31
 8002ca4:	d405      	bmi.n	8002cb2 <_fwrite_r+0xaa>
 8002ca6:	89a3      	ldrh	r3, [r4, #12]
 8002ca8:	059b      	lsls	r3, r3, #22
 8002caa:	d402      	bmi.n	8002cb2 <_fwrite_r+0xaa>
 8002cac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002cae:	f000 f83f 	bl	8002d30 <__retarget_lock_release_recursive>
 8002cb2:	fbb6 f0f7 	udiv	r0, r6, r7
 8002cb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002cba:	bf00      	nop
 8002cbc:	080038d8 	.word	0x080038d8
 8002cc0:	080038f8 	.word	0x080038f8
 8002cc4:	080038b8 	.word	0x080038b8

08002cc8 <fwrite>:
 8002cc8:	b507      	push	{r0, r1, r2, lr}
 8002cca:	9300      	str	r3, [sp, #0]
 8002ccc:	4613      	mov	r3, r2
 8002cce:	460a      	mov	r2, r1
 8002cd0:	4601      	mov	r1, r0
 8002cd2:	4803      	ldr	r0, [pc, #12]	; (8002ce0 <fwrite+0x18>)
 8002cd4:	6800      	ldr	r0, [r0, #0]
 8002cd6:	f7ff ff97 	bl	8002c08 <_fwrite_r>
 8002cda:	b003      	add	sp, #12
 8002cdc:	f85d fb04 	ldr.w	pc, [sp], #4
 8002ce0:	20000010 	.word	0x20000010

08002ce4 <__libc_init_array>:
 8002ce4:	b570      	push	{r4, r5, r6, lr}
 8002ce6:	4d0d      	ldr	r5, [pc, #52]	; (8002d1c <__libc_init_array+0x38>)
 8002ce8:	4c0d      	ldr	r4, [pc, #52]	; (8002d20 <__libc_init_array+0x3c>)
 8002cea:	1b64      	subs	r4, r4, r5
 8002cec:	10a4      	asrs	r4, r4, #2
 8002cee:	2600      	movs	r6, #0
 8002cf0:	42a6      	cmp	r6, r4
 8002cf2:	d109      	bne.n	8002d08 <__libc_init_array+0x24>
 8002cf4:	4d0b      	ldr	r5, [pc, #44]	; (8002d24 <__libc_init_array+0x40>)
 8002cf6:	4c0c      	ldr	r4, [pc, #48]	; (8002d28 <__libc_init_array+0x44>)
 8002cf8:	f000 fdc4 	bl	8003884 <_init>
 8002cfc:	1b64      	subs	r4, r4, r5
 8002cfe:	10a4      	asrs	r4, r4, #2
 8002d00:	2600      	movs	r6, #0
 8002d02:	42a6      	cmp	r6, r4
 8002d04:	d105      	bne.n	8002d12 <__libc_init_array+0x2e>
 8002d06:	bd70      	pop	{r4, r5, r6, pc}
 8002d08:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d0c:	4798      	blx	r3
 8002d0e:	3601      	adds	r6, #1
 8002d10:	e7ee      	b.n	8002cf0 <__libc_init_array+0xc>
 8002d12:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d16:	4798      	blx	r3
 8002d18:	3601      	adds	r6, #1
 8002d1a:	e7f2      	b.n	8002d02 <__libc_init_array+0x1e>
 8002d1c:	08003920 	.word	0x08003920
 8002d20:	08003920 	.word	0x08003920
 8002d24:	08003920 	.word	0x08003920
 8002d28:	08003924 	.word	0x08003924

08002d2c <__retarget_lock_init_recursive>:
 8002d2c:	4770      	bx	lr

08002d2e <__retarget_lock_acquire_recursive>:
 8002d2e:	4770      	bx	lr

08002d30 <__retarget_lock_release_recursive>:
 8002d30:	4770      	bx	lr

08002d32 <memcpy>:
 8002d32:	440a      	add	r2, r1
 8002d34:	4291      	cmp	r1, r2
 8002d36:	f100 33ff 	add.w	r3, r0, #4294967295
 8002d3a:	d100      	bne.n	8002d3e <memcpy+0xc>
 8002d3c:	4770      	bx	lr
 8002d3e:	b510      	push	{r4, lr}
 8002d40:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002d44:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002d48:	4291      	cmp	r1, r2
 8002d4a:	d1f9      	bne.n	8002d40 <memcpy+0xe>
 8002d4c:	bd10      	pop	{r4, pc}

08002d4e <memset>:
 8002d4e:	4402      	add	r2, r0
 8002d50:	4603      	mov	r3, r0
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d100      	bne.n	8002d58 <memset+0xa>
 8002d56:	4770      	bx	lr
 8002d58:	f803 1b01 	strb.w	r1, [r3], #1
 8002d5c:	e7f9      	b.n	8002d52 <memset+0x4>
	...

08002d60 <_puts_r>:
 8002d60:	b570      	push	{r4, r5, r6, lr}
 8002d62:	460e      	mov	r6, r1
 8002d64:	4605      	mov	r5, r0
 8002d66:	b118      	cbz	r0, 8002d70 <_puts_r+0x10>
 8002d68:	6983      	ldr	r3, [r0, #24]
 8002d6a:	b90b      	cbnz	r3, 8002d70 <_puts_r+0x10>
 8002d6c:	f000 fb0e 	bl	800338c <__sinit>
 8002d70:	69ab      	ldr	r3, [r5, #24]
 8002d72:	68ac      	ldr	r4, [r5, #8]
 8002d74:	b913      	cbnz	r3, 8002d7c <_puts_r+0x1c>
 8002d76:	4628      	mov	r0, r5
 8002d78:	f000 fb08 	bl	800338c <__sinit>
 8002d7c:	4b2c      	ldr	r3, [pc, #176]	; (8002e30 <_puts_r+0xd0>)
 8002d7e:	429c      	cmp	r4, r3
 8002d80:	d120      	bne.n	8002dc4 <_puts_r+0x64>
 8002d82:	686c      	ldr	r4, [r5, #4]
 8002d84:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002d86:	07db      	lsls	r3, r3, #31
 8002d88:	d405      	bmi.n	8002d96 <_puts_r+0x36>
 8002d8a:	89a3      	ldrh	r3, [r4, #12]
 8002d8c:	0598      	lsls	r0, r3, #22
 8002d8e:	d402      	bmi.n	8002d96 <_puts_r+0x36>
 8002d90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002d92:	f7ff ffcc 	bl	8002d2e <__retarget_lock_acquire_recursive>
 8002d96:	89a3      	ldrh	r3, [r4, #12]
 8002d98:	0719      	lsls	r1, r3, #28
 8002d9a:	d51d      	bpl.n	8002dd8 <_puts_r+0x78>
 8002d9c:	6923      	ldr	r3, [r4, #16]
 8002d9e:	b1db      	cbz	r3, 8002dd8 <_puts_r+0x78>
 8002da0:	3e01      	subs	r6, #1
 8002da2:	68a3      	ldr	r3, [r4, #8]
 8002da4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002da8:	3b01      	subs	r3, #1
 8002daa:	60a3      	str	r3, [r4, #8]
 8002dac:	bb39      	cbnz	r1, 8002dfe <_puts_r+0x9e>
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	da38      	bge.n	8002e24 <_puts_r+0xc4>
 8002db2:	4622      	mov	r2, r4
 8002db4:	210a      	movs	r1, #10
 8002db6:	4628      	mov	r0, r5
 8002db8:	f000 f90e 	bl	8002fd8 <__swbuf_r>
 8002dbc:	3001      	adds	r0, #1
 8002dbe:	d011      	beq.n	8002de4 <_puts_r+0x84>
 8002dc0:	250a      	movs	r5, #10
 8002dc2:	e011      	b.n	8002de8 <_puts_r+0x88>
 8002dc4:	4b1b      	ldr	r3, [pc, #108]	; (8002e34 <_puts_r+0xd4>)
 8002dc6:	429c      	cmp	r4, r3
 8002dc8:	d101      	bne.n	8002dce <_puts_r+0x6e>
 8002dca:	68ac      	ldr	r4, [r5, #8]
 8002dcc:	e7da      	b.n	8002d84 <_puts_r+0x24>
 8002dce:	4b1a      	ldr	r3, [pc, #104]	; (8002e38 <_puts_r+0xd8>)
 8002dd0:	429c      	cmp	r4, r3
 8002dd2:	bf08      	it	eq
 8002dd4:	68ec      	ldreq	r4, [r5, #12]
 8002dd6:	e7d5      	b.n	8002d84 <_puts_r+0x24>
 8002dd8:	4621      	mov	r1, r4
 8002dda:	4628      	mov	r0, r5
 8002ddc:	f000 f94e 	bl	800307c <__swsetup_r>
 8002de0:	2800      	cmp	r0, #0
 8002de2:	d0dd      	beq.n	8002da0 <_puts_r+0x40>
 8002de4:	f04f 35ff 	mov.w	r5, #4294967295
 8002de8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002dea:	07da      	lsls	r2, r3, #31
 8002dec:	d405      	bmi.n	8002dfa <_puts_r+0x9a>
 8002dee:	89a3      	ldrh	r3, [r4, #12]
 8002df0:	059b      	lsls	r3, r3, #22
 8002df2:	d402      	bmi.n	8002dfa <_puts_r+0x9a>
 8002df4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002df6:	f7ff ff9b 	bl	8002d30 <__retarget_lock_release_recursive>
 8002dfa:	4628      	mov	r0, r5
 8002dfc:	bd70      	pop	{r4, r5, r6, pc}
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	da04      	bge.n	8002e0c <_puts_r+0xac>
 8002e02:	69a2      	ldr	r2, [r4, #24]
 8002e04:	429a      	cmp	r2, r3
 8002e06:	dc06      	bgt.n	8002e16 <_puts_r+0xb6>
 8002e08:	290a      	cmp	r1, #10
 8002e0a:	d004      	beq.n	8002e16 <_puts_r+0xb6>
 8002e0c:	6823      	ldr	r3, [r4, #0]
 8002e0e:	1c5a      	adds	r2, r3, #1
 8002e10:	6022      	str	r2, [r4, #0]
 8002e12:	7019      	strb	r1, [r3, #0]
 8002e14:	e7c5      	b.n	8002da2 <_puts_r+0x42>
 8002e16:	4622      	mov	r2, r4
 8002e18:	4628      	mov	r0, r5
 8002e1a:	f000 f8dd 	bl	8002fd8 <__swbuf_r>
 8002e1e:	3001      	adds	r0, #1
 8002e20:	d1bf      	bne.n	8002da2 <_puts_r+0x42>
 8002e22:	e7df      	b.n	8002de4 <_puts_r+0x84>
 8002e24:	6823      	ldr	r3, [r4, #0]
 8002e26:	250a      	movs	r5, #10
 8002e28:	1c5a      	adds	r2, r3, #1
 8002e2a:	6022      	str	r2, [r4, #0]
 8002e2c:	701d      	strb	r5, [r3, #0]
 8002e2e:	e7db      	b.n	8002de8 <_puts_r+0x88>
 8002e30:	080038d8 	.word	0x080038d8
 8002e34:	080038f8 	.word	0x080038f8
 8002e38:	080038b8 	.word	0x080038b8

08002e3c <puts>:
 8002e3c:	4b02      	ldr	r3, [pc, #8]	; (8002e48 <puts+0xc>)
 8002e3e:	4601      	mov	r1, r0
 8002e40:	6818      	ldr	r0, [r3, #0]
 8002e42:	f7ff bf8d 	b.w	8002d60 <_puts_r>
 8002e46:	bf00      	nop
 8002e48:	20000010 	.word	0x20000010

08002e4c <setvbuf>:
 8002e4c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002e50:	461d      	mov	r5, r3
 8002e52:	4b5d      	ldr	r3, [pc, #372]	; (8002fc8 <setvbuf+0x17c>)
 8002e54:	681f      	ldr	r7, [r3, #0]
 8002e56:	4604      	mov	r4, r0
 8002e58:	460e      	mov	r6, r1
 8002e5a:	4690      	mov	r8, r2
 8002e5c:	b127      	cbz	r7, 8002e68 <setvbuf+0x1c>
 8002e5e:	69bb      	ldr	r3, [r7, #24]
 8002e60:	b913      	cbnz	r3, 8002e68 <setvbuf+0x1c>
 8002e62:	4638      	mov	r0, r7
 8002e64:	f000 fa92 	bl	800338c <__sinit>
 8002e68:	4b58      	ldr	r3, [pc, #352]	; (8002fcc <setvbuf+0x180>)
 8002e6a:	429c      	cmp	r4, r3
 8002e6c:	d167      	bne.n	8002f3e <setvbuf+0xf2>
 8002e6e:	687c      	ldr	r4, [r7, #4]
 8002e70:	f1b8 0f02 	cmp.w	r8, #2
 8002e74:	d006      	beq.n	8002e84 <setvbuf+0x38>
 8002e76:	f1b8 0f01 	cmp.w	r8, #1
 8002e7a:	f200 809f 	bhi.w	8002fbc <setvbuf+0x170>
 8002e7e:	2d00      	cmp	r5, #0
 8002e80:	f2c0 809c 	blt.w	8002fbc <setvbuf+0x170>
 8002e84:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002e86:	07db      	lsls	r3, r3, #31
 8002e88:	d405      	bmi.n	8002e96 <setvbuf+0x4a>
 8002e8a:	89a3      	ldrh	r3, [r4, #12]
 8002e8c:	0598      	lsls	r0, r3, #22
 8002e8e:	d402      	bmi.n	8002e96 <setvbuf+0x4a>
 8002e90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002e92:	f7ff ff4c 	bl	8002d2e <__retarget_lock_acquire_recursive>
 8002e96:	4621      	mov	r1, r4
 8002e98:	4638      	mov	r0, r7
 8002e9a:	f000 f9e3 	bl	8003264 <_fflush_r>
 8002e9e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002ea0:	b141      	cbz	r1, 8002eb4 <setvbuf+0x68>
 8002ea2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002ea6:	4299      	cmp	r1, r3
 8002ea8:	d002      	beq.n	8002eb0 <setvbuf+0x64>
 8002eaa:	4638      	mov	r0, r7
 8002eac:	f000 fb78 	bl	80035a0 <_free_r>
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	6363      	str	r3, [r4, #52]	; 0x34
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	61a3      	str	r3, [r4, #24]
 8002eb8:	6063      	str	r3, [r4, #4]
 8002eba:	89a3      	ldrh	r3, [r4, #12]
 8002ebc:	0619      	lsls	r1, r3, #24
 8002ebe:	d503      	bpl.n	8002ec8 <setvbuf+0x7c>
 8002ec0:	6921      	ldr	r1, [r4, #16]
 8002ec2:	4638      	mov	r0, r7
 8002ec4:	f000 fb6c 	bl	80035a0 <_free_r>
 8002ec8:	89a3      	ldrh	r3, [r4, #12]
 8002eca:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8002ece:	f023 0303 	bic.w	r3, r3, #3
 8002ed2:	f1b8 0f02 	cmp.w	r8, #2
 8002ed6:	81a3      	strh	r3, [r4, #12]
 8002ed8:	d06c      	beq.n	8002fb4 <setvbuf+0x168>
 8002eda:	ab01      	add	r3, sp, #4
 8002edc:	466a      	mov	r2, sp
 8002ede:	4621      	mov	r1, r4
 8002ee0:	4638      	mov	r0, r7
 8002ee2:	f000 faf0 	bl	80034c6 <__swhatbuf_r>
 8002ee6:	89a3      	ldrh	r3, [r4, #12]
 8002ee8:	4318      	orrs	r0, r3
 8002eea:	81a0      	strh	r0, [r4, #12]
 8002eec:	2d00      	cmp	r5, #0
 8002eee:	d130      	bne.n	8002f52 <setvbuf+0x106>
 8002ef0:	9d00      	ldr	r5, [sp, #0]
 8002ef2:	4628      	mov	r0, r5
 8002ef4:	f000 fb4c 	bl	8003590 <malloc>
 8002ef8:	4606      	mov	r6, r0
 8002efa:	2800      	cmp	r0, #0
 8002efc:	d155      	bne.n	8002faa <setvbuf+0x15e>
 8002efe:	f8dd 9000 	ldr.w	r9, [sp]
 8002f02:	45a9      	cmp	r9, r5
 8002f04:	d14a      	bne.n	8002f9c <setvbuf+0x150>
 8002f06:	f04f 35ff 	mov.w	r5, #4294967295
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	60a2      	str	r2, [r4, #8]
 8002f0e:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8002f12:	6022      	str	r2, [r4, #0]
 8002f14:	6122      	str	r2, [r4, #16]
 8002f16:	2201      	movs	r2, #1
 8002f18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002f1c:	6162      	str	r2, [r4, #20]
 8002f1e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002f20:	f043 0302 	orr.w	r3, r3, #2
 8002f24:	07d2      	lsls	r2, r2, #31
 8002f26:	81a3      	strh	r3, [r4, #12]
 8002f28:	d405      	bmi.n	8002f36 <setvbuf+0xea>
 8002f2a:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002f2e:	d102      	bne.n	8002f36 <setvbuf+0xea>
 8002f30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002f32:	f7ff fefd 	bl	8002d30 <__retarget_lock_release_recursive>
 8002f36:	4628      	mov	r0, r5
 8002f38:	b003      	add	sp, #12
 8002f3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002f3e:	4b24      	ldr	r3, [pc, #144]	; (8002fd0 <setvbuf+0x184>)
 8002f40:	429c      	cmp	r4, r3
 8002f42:	d101      	bne.n	8002f48 <setvbuf+0xfc>
 8002f44:	68bc      	ldr	r4, [r7, #8]
 8002f46:	e793      	b.n	8002e70 <setvbuf+0x24>
 8002f48:	4b22      	ldr	r3, [pc, #136]	; (8002fd4 <setvbuf+0x188>)
 8002f4a:	429c      	cmp	r4, r3
 8002f4c:	bf08      	it	eq
 8002f4e:	68fc      	ldreq	r4, [r7, #12]
 8002f50:	e78e      	b.n	8002e70 <setvbuf+0x24>
 8002f52:	2e00      	cmp	r6, #0
 8002f54:	d0cd      	beq.n	8002ef2 <setvbuf+0xa6>
 8002f56:	69bb      	ldr	r3, [r7, #24]
 8002f58:	b913      	cbnz	r3, 8002f60 <setvbuf+0x114>
 8002f5a:	4638      	mov	r0, r7
 8002f5c:	f000 fa16 	bl	800338c <__sinit>
 8002f60:	f1b8 0f01 	cmp.w	r8, #1
 8002f64:	bf08      	it	eq
 8002f66:	89a3      	ldrheq	r3, [r4, #12]
 8002f68:	6026      	str	r6, [r4, #0]
 8002f6a:	bf04      	itt	eq
 8002f6c:	f043 0301 	orreq.w	r3, r3, #1
 8002f70:	81a3      	strheq	r3, [r4, #12]
 8002f72:	89a2      	ldrh	r2, [r4, #12]
 8002f74:	f012 0308 	ands.w	r3, r2, #8
 8002f78:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8002f7c:	d01c      	beq.n	8002fb8 <setvbuf+0x16c>
 8002f7e:	07d3      	lsls	r3, r2, #31
 8002f80:	bf41      	itttt	mi
 8002f82:	2300      	movmi	r3, #0
 8002f84:	426d      	negmi	r5, r5
 8002f86:	60a3      	strmi	r3, [r4, #8]
 8002f88:	61a5      	strmi	r5, [r4, #24]
 8002f8a:	bf58      	it	pl
 8002f8c:	60a5      	strpl	r5, [r4, #8]
 8002f8e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8002f90:	f015 0501 	ands.w	r5, r5, #1
 8002f94:	d115      	bne.n	8002fc2 <setvbuf+0x176>
 8002f96:	f412 7f00 	tst.w	r2, #512	; 0x200
 8002f9a:	e7c8      	b.n	8002f2e <setvbuf+0xe2>
 8002f9c:	4648      	mov	r0, r9
 8002f9e:	f000 faf7 	bl	8003590 <malloc>
 8002fa2:	4606      	mov	r6, r0
 8002fa4:	2800      	cmp	r0, #0
 8002fa6:	d0ae      	beq.n	8002f06 <setvbuf+0xba>
 8002fa8:	464d      	mov	r5, r9
 8002faa:	89a3      	ldrh	r3, [r4, #12]
 8002fac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fb0:	81a3      	strh	r3, [r4, #12]
 8002fb2:	e7d0      	b.n	8002f56 <setvbuf+0x10a>
 8002fb4:	2500      	movs	r5, #0
 8002fb6:	e7a8      	b.n	8002f0a <setvbuf+0xbe>
 8002fb8:	60a3      	str	r3, [r4, #8]
 8002fba:	e7e8      	b.n	8002f8e <setvbuf+0x142>
 8002fbc:	f04f 35ff 	mov.w	r5, #4294967295
 8002fc0:	e7b9      	b.n	8002f36 <setvbuf+0xea>
 8002fc2:	2500      	movs	r5, #0
 8002fc4:	e7b7      	b.n	8002f36 <setvbuf+0xea>
 8002fc6:	bf00      	nop
 8002fc8:	20000010 	.word	0x20000010
 8002fcc:	080038d8 	.word	0x080038d8
 8002fd0:	080038f8 	.word	0x080038f8
 8002fd4:	080038b8 	.word	0x080038b8

08002fd8 <__swbuf_r>:
 8002fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fda:	460e      	mov	r6, r1
 8002fdc:	4614      	mov	r4, r2
 8002fde:	4605      	mov	r5, r0
 8002fe0:	b118      	cbz	r0, 8002fea <__swbuf_r+0x12>
 8002fe2:	6983      	ldr	r3, [r0, #24]
 8002fe4:	b90b      	cbnz	r3, 8002fea <__swbuf_r+0x12>
 8002fe6:	f000 f9d1 	bl	800338c <__sinit>
 8002fea:	4b21      	ldr	r3, [pc, #132]	; (8003070 <__swbuf_r+0x98>)
 8002fec:	429c      	cmp	r4, r3
 8002fee:	d12b      	bne.n	8003048 <__swbuf_r+0x70>
 8002ff0:	686c      	ldr	r4, [r5, #4]
 8002ff2:	69a3      	ldr	r3, [r4, #24]
 8002ff4:	60a3      	str	r3, [r4, #8]
 8002ff6:	89a3      	ldrh	r3, [r4, #12]
 8002ff8:	071a      	lsls	r2, r3, #28
 8002ffa:	d52f      	bpl.n	800305c <__swbuf_r+0x84>
 8002ffc:	6923      	ldr	r3, [r4, #16]
 8002ffe:	b36b      	cbz	r3, 800305c <__swbuf_r+0x84>
 8003000:	6923      	ldr	r3, [r4, #16]
 8003002:	6820      	ldr	r0, [r4, #0]
 8003004:	1ac0      	subs	r0, r0, r3
 8003006:	6963      	ldr	r3, [r4, #20]
 8003008:	b2f6      	uxtb	r6, r6
 800300a:	4283      	cmp	r3, r0
 800300c:	4637      	mov	r7, r6
 800300e:	dc04      	bgt.n	800301a <__swbuf_r+0x42>
 8003010:	4621      	mov	r1, r4
 8003012:	4628      	mov	r0, r5
 8003014:	f000 f926 	bl	8003264 <_fflush_r>
 8003018:	bb30      	cbnz	r0, 8003068 <__swbuf_r+0x90>
 800301a:	68a3      	ldr	r3, [r4, #8]
 800301c:	3b01      	subs	r3, #1
 800301e:	60a3      	str	r3, [r4, #8]
 8003020:	6823      	ldr	r3, [r4, #0]
 8003022:	1c5a      	adds	r2, r3, #1
 8003024:	6022      	str	r2, [r4, #0]
 8003026:	701e      	strb	r6, [r3, #0]
 8003028:	6963      	ldr	r3, [r4, #20]
 800302a:	3001      	adds	r0, #1
 800302c:	4283      	cmp	r3, r0
 800302e:	d004      	beq.n	800303a <__swbuf_r+0x62>
 8003030:	89a3      	ldrh	r3, [r4, #12]
 8003032:	07db      	lsls	r3, r3, #31
 8003034:	d506      	bpl.n	8003044 <__swbuf_r+0x6c>
 8003036:	2e0a      	cmp	r6, #10
 8003038:	d104      	bne.n	8003044 <__swbuf_r+0x6c>
 800303a:	4621      	mov	r1, r4
 800303c:	4628      	mov	r0, r5
 800303e:	f000 f911 	bl	8003264 <_fflush_r>
 8003042:	b988      	cbnz	r0, 8003068 <__swbuf_r+0x90>
 8003044:	4638      	mov	r0, r7
 8003046:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003048:	4b0a      	ldr	r3, [pc, #40]	; (8003074 <__swbuf_r+0x9c>)
 800304a:	429c      	cmp	r4, r3
 800304c:	d101      	bne.n	8003052 <__swbuf_r+0x7a>
 800304e:	68ac      	ldr	r4, [r5, #8]
 8003050:	e7cf      	b.n	8002ff2 <__swbuf_r+0x1a>
 8003052:	4b09      	ldr	r3, [pc, #36]	; (8003078 <__swbuf_r+0xa0>)
 8003054:	429c      	cmp	r4, r3
 8003056:	bf08      	it	eq
 8003058:	68ec      	ldreq	r4, [r5, #12]
 800305a:	e7ca      	b.n	8002ff2 <__swbuf_r+0x1a>
 800305c:	4621      	mov	r1, r4
 800305e:	4628      	mov	r0, r5
 8003060:	f000 f80c 	bl	800307c <__swsetup_r>
 8003064:	2800      	cmp	r0, #0
 8003066:	d0cb      	beq.n	8003000 <__swbuf_r+0x28>
 8003068:	f04f 37ff 	mov.w	r7, #4294967295
 800306c:	e7ea      	b.n	8003044 <__swbuf_r+0x6c>
 800306e:	bf00      	nop
 8003070:	080038d8 	.word	0x080038d8
 8003074:	080038f8 	.word	0x080038f8
 8003078:	080038b8 	.word	0x080038b8

0800307c <__swsetup_r>:
 800307c:	4b32      	ldr	r3, [pc, #200]	; (8003148 <__swsetup_r+0xcc>)
 800307e:	b570      	push	{r4, r5, r6, lr}
 8003080:	681d      	ldr	r5, [r3, #0]
 8003082:	4606      	mov	r6, r0
 8003084:	460c      	mov	r4, r1
 8003086:	b125      	cbz	r5, 8003092 <__swsetup_r+0x16>
 8003088:	69ab      	ldr	r3, [r5, #24]
 800308a:	b913      	cbnz	r3, 8003092 <__swsetup_r+0x16>
 800308c:	4628      	mov	r0, r5
 800308e:	f000 f97d 	bl	800338c <__sinit>
 8003092:	4b2e      	ldr	r3, [pc, #184]	; (800314c <__swsetup_r+0xd0>)
 8003094:	429c      	cmp	r4, r3
 8003096:	d10f      	bne.n	80030b8 <__swsetup_r+0x3c>
 8003098:	686c      	ldr	r4, [r5, #4]
 800309a:	89a3      	ldrh	r3, [r4, #12]
 800309c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80030a0:	0719      	lsls	r1, r3, #28
 80030a2:	d42c      	bmi.n	80030fe <__swsetup_r+0x82>
 80030a4:	06dd      	lsls	r5, r3, #27
 80030a6:	d411      	bmi.n	80030cc <__swsetup_r+0x50>
 80030a8:	2309      	movs	r3, #9
 80030aa:	6033      	str	r3, [r6, #0]
 80030ac:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80030b0:	81a3      	strh	r3, [r4, #12]
 80030b2:	f04f 30ff 	mov.w	r0, #4294967295
 80030b6:	e03e      	b.n	8003136 <__swsetup_r+0xba>
 80030b8:	4b25      	ldr	r3, [pc, #148]	; (8003150 <__swsetup_r+0xd4>)
 80030ba:	429c      	cmp	r4, r3
 80030bc:	d101      	bne.n	80030c2 <__swsetup_r+0x46>
 80030be:	68ac      	ldr	r4, [r5, #8]
 80030c0:	e7eb      	b.n	800309a <__swsetup_r+0x1e>
 80030c2:	4b24      	ldr	r3, [pc, #144]	; (8003154 <__swsetup_r+0xd8>)
 80030c4:	429c      	cmp	r4, r3
 80030c6:	bf08      	it	eq
 80030c8:	68ec      	ldreq	r4, [r5, #12]
 80030ca:	e7e6      	b.n	800309a <__swsetup_r+0x1e>
 80030cc:	0758      	lsls	r0, r3, #29
 80030ce:	d512      	bpl.n	80030f6 <__swsetup_r+0x7a>
 80030d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80030d2:	b141      	cbz	r1, 80030e6 <__swsetup_r+0x6a>
 80030d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80030d8:	4299      	cmp	r1, r3
 80030da:	d002      	beq.n	80030e2 <__swsetup_r+0x66>
 80030dc:	4630      	mov	r0, r6
 80030de:	f000 fa5f 	bl	80035a0 <_free_r>
 80030e2:	2300      	movs	r3, #0
 80030e4:	6363      	str	r3, [r4, #52]	; 0x34
 80030e6:	89a3      	ldrh	r3, [r4, #12]
 80030e8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80030ec:	81a3      	strh	r3, [r4, #12]
 80030ee:	2300      	movs	r3, #0
 80030f0:	6063      	str	r3, [r4, #4]
 80030f2:	6923      	ldr	r3, [r4, #16]
 80030f4:	6023      	str	r3, [r4, #0]
 80030f6:	89a3      	ldrh	r3, [r4, #12]
 80030f8:	f043 0308 	orr.w	r3, r3, #8
 80030fc:	81a3      	strh	r3, [r4, #12]
 80030fe:	6923      	ldr	r3, [r4, #16]
 8003100:	b94b      	cbnz	r3, 8003116 <__swsetup_r+0x9a>
 8003102:	89a3      	ldrh	r3, [r4, #12]
 8003104:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003108:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800310c:	d003      	beq.n	8003116 <__swsetup_r+0x9a>
 800310e:	4621      	mov	r1, r4
 8003110:	4630      	mov	r0, r6
 8003112:	f000 f9fd 	bl	8003510 <__smakebuf_r>
 8003116:	89a0      	ldrh	r0, [r4, #12]
 8003118:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800311c:	f010 0301 	ands.w	r3, r0, #1
 8003120:	d00a      	beq.n	8003138 <__swsetup_r+0xbc>
 8003122:	2300      	movs	r3, #0
 8003124:	60a3      	str	r3, [r4, #8]
 8003126:	6963      	ldr	r3, [r4, #20]
 8003128:	425b      	negs	r3, r3
 800312a:	61a3      	str	r3, [r4, #24]
 800312c:	6923      	ldr	r3, [r4, #16]
 800312e:	b943      	cbnz	r3, 8003142 <__swsetup_r+0xc6>
 8003130:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003134:	d1ba      	bne.n	80030ac <__swsetup_r+0x30>
 8003136:	bd70      	pop	{r4, r5, r6, pc}
 8003138:	0781      	lsls	r1, r0, #30
 800313a:	bf58      	it	pl
 800313c:	6963      	ldrpl	r3, [r4, #20]
 800313e:	60a3      	str	r3, [r4, #8]
 8003140:	e7f4      	b.n	800312c <__swsetup_r+0xb0>
 8003142:	2000      	movs	r0, #0
 8003144:	e7f7      	b.n	8003136 <__swsetup_r+0xba>
 8003146:	bf00      	nop
 8003148:	20000010 	.word	0x20000010
 800314c:	080038d8 	.word	0x080038d8
 8003150:	080038f8 	.word	0x080038f8
 8003154:	080038b8 	.word	0x080038b8

08003158 <__sflush_r>:
 8003158:	898a      	ldrh	r2, [r1, #12]
 800315a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800315e:	4605      	mov	r5, r0
 8003160:	0710      	lsls	r0, r2, #28
 8003162:	460c      	mov	r4, r1
 8003164:	d458      	bmi.n	8003218 <__sflush_r+0xc0>
 8003166:	684b      	ldr	r3, [r1, #4]
 8003168:	2b00      	cmp	r3, #0
 800316a:	dc05      	bgt.n	8003178 <__sflush_r+0x20>
 800316c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800316e:	2b00      	cmp	r3, #0
 8003170:	dc02      	bgt.n	8003178 <__sflush_r+0x20>
 8003172:	2000      	movs	r0, #0
 8003174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003178:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800317a:	2e00      	cmp	r6, #0
 800317c:	d0f9      	beq.n	8003172 <__sflush_r+0x1a>
 800317e:	2300      	movs	r3, #0
 8003180:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003184:	682f      	ldr	r7, [r5, #0]
 8003186:	602b      	str	r3, [r5, #0]
 8003188:	d032      	beq.n	80031f0 <__sflush_r+0x98>
 800318a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800318c:	89a3      	ldrh	r3, [r4, #12]
 800318e:	075a      	lsls	r2, r3, #29
 8003190:	d505      	bpl.n	800319e <__sflush_r+0x46>
 8003192:	6863      	ldr	r3, [r4, #4]
 8003194:	1ac0      	subs	r0, r0, r3
 8003196:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003198:	b10b      	cbz	r3, 800319e <__sflush_r+0x46>
 800319a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800319c:	1ac0      	subs	r0, r0, r3
 800319e:	2300      	movs	r3, #0
 80031a0:	4602      	mov	r2, r0
 80031a2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80031a4:	6a21      	ldr	r1, [r4, #32]
 80031a6:	4628      	mov	r0, r5
 80031a8:	47b0      	blx	r6
 80031aa:	1c43      	adds	r3, r0, #1
 80031ac:	89a3      	ldrh	r3, [r4, #12]
 80031ae:	d106      	bne.n	80031be <__sflush_r+0x66>
 80031b0:	6829      	ldr	r1, [r5, #0]
 80031b2:	291d      	cmp	r1, #29
 80031b4:	d82c      	bhi.n	8003210 <__sflush_r+0xb8>
 80031b6:	4a2a      	ldr	r2, [pc, #168]	; (8003260 <__sflush_r+0x108>)
 80031b8:	40ca      	lsrs	r2, r1
 80031ba:	07d6      	lsls	r6, r2, #31
 80031bc:	d528      	bpl.n	8003210 <__sflush_r+0xb8>
 80031be:	2200      	movs	r2, #0
 80031c0:	6062      	str	r2, [r4, #4]
 80031c2:	04d9      	lsls	r1, r3, #19
 80031c4:	6922      	ldr	r2, [r4, #16]
 80031c6:	6022      	str	r2, [r4, #0]
 80031c8:	d504      	bpl.n	80031d4 <__sflush_r+0x7c>
 80031ca:	1c42      	adds	r2, r0, #1
 80031cc:	d101      	bne.n	80031d2 <__sflush_r+0x7a>
 80031ce:	682b      	ldr	r3, [r5, #0]
 80031d0:	b903      	cbnz	r3, 80031d4 <__sflush_r+0x7c>
 80031d2:	6560      	str	r0, [r4, #84]	; 0x54
 80031d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80031d6:	602f      	str	r7, [r5, #0]
 80031d8:	2900      	cmp	r1, #0
 80031da:	d0ca      	beq.n	8003172 <__sflush_r+0x1a>
 80031dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80031e0:	4299      	cmp	r1, r3
 80031e2:	d002      	beq.n	80031ea <__sflush_r+0x92>
 80031e4:	4628      	mov	r0, r5
 80031e6:	f000 f9db 	bl	80035a0 <_free_r>
 80031ea:	2000      	movs	r0, #0
 80031ec:	6360      	str	r0, [r4, #52]	; 0x34
 80031ee:	e7c1      	b.n	8003174 <__sflush_r+0x1c>
 80031f0:	6a21      	ldr	r1, [r4, #32]
 80031f2:	2301      	movs	r3, #1
 80031f4:	4628      	mov	r0, r5
 80031f6:	47b0      	blx	r6
 80031f8:	1c41      	adds	r1, r0, #1
 80031fa:	d1c7      	bne.n	800318c <__sflush_r+0x34>
 80031fc:	682b      	ldr	r3, [r5, #0]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d0c4      	beq.n	800318c <__sflush_r+0x34>
 8003202:	2b1d      	cmp	r3, #29
 8003204:	d001      	beq.n	800320a <__sflush_r+0xb2>
 8003206:	2b16      	cmp	r3, #22
 8003208:	d101      	bne.n	800320e <__sflush_r+0xb6>
 800320a:	602f      	str	r7, [r5, #0]
 800320c:	e7b1      	b.n	8003172 <__sflush_r+0x1a>
 800320e:	89a3      	ldrh	r3, [r4, #12]
 8003210:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003214:	81a3      	strh	r3, [r4, #12]
 8003216:	e7ad      	b.n	8003174 <__sflush_r+0x1c>
 8003218:	690f      	ldr	r7, [r1, #16]
 800321a:	2f00      	cmp	r7, #0
 800321c:	d0a9      	beq.n	8003172 <__sflush_r+0x1a>
 800321e:	0793      	lsls	r3, r2, #30
 8003220:	680e      	ldr	r6, [r1, #0]
 8003222:	bf08      	it	eq
 8003224:	694b      	ldreq	r3, [r1, #20]
 8003226:	600f      	str	r7, [r1, #0]
 8003228:	bf18      	it	ne
 800322a:	2300      	movne	r3, #0
 800322c:	eba6 0807 	sub.w	r8, r6, r7
 8003230:	608b      	str	r3, [r1, #8]
 8003232:	f1b8 0f00 	cmp.w	r8, #0
 8003236:	dd9c      	ble.n	8003172 <__sflush_r+0x1a>
 8003238:	6a21      	ldr	r1, [r4, #32]
 800323a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800323c:	4643      	mov	r3, r8
 800323e:	463a      	mov	r2, r7
 8003240:	4628      	mov	r0, r5
 8003242:	47b0      	blx	r6
 8003244:	2800      	cmp	r0, #0
 8003246:	dc06      	bgt.n	8003256 <__sflush_r+0xfe>
 8003248:	89a3      	ldrh	r3, [r4, #12]
 800324a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800324e:	81a3      	strh	r3, [r4, #12]
 8003250:	f04f 30ff 	mov.w	r0, #4294967295
 8003254:	e78e      	b.n	8003174 <__sflush_r+0x1c>
 8003256:	4407      	add	r7, r0
 8003258:	eba8 0800 	sub.w	r8, r8, r0
 800325c:	e7e9      	b.n	8003232 <__sflush_r+0xda>
 800325e:	bf00      	nop
 8003260:	20400001 	.word	0x20400001

08003264 <_fflush_r>:
 8003264:	b538      	push	{r3, r4, r5, lr}
 8003266:	690b      	ldr	r3, [r1, #16]
 8003268:	4605      	mov	r5, r0
 800326a:	460c      	mov	r4, r1
 800326c:	b913      	cbnz	r3, 8003274 <_fflush_r+0x10>
 800326e:	2500      	movs	r5, #0
 8003270:	4628      	mov	r0, r5
 8003272:	bd38      	pop	{r3, r4, r5, pc}
 8003274:	b118      	cbz	r0, 800327e <_fflush_r+0x1a>
 8003276:	6983      	ldr	r3, [r0, #24]
 8003278:	b90b      	cbnz	r3, 800327e <_fflush_r+0x1a>
 800327a:	f000 f887 	bl	800338c <__sinit>
 800327e:	4b14      	ldr	r3, [pc, #80]	; (80032d0 <_fflush_r+0x6c>)
 8003280:	429c      	cmp	r4, r3
 8003282:	d11b      	bne.n	80032bc <_fflush_r+0x58>
 8003284:	686c      	ldr	r4, [r5, #4]
 8003286:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d0ef      	beq.n	800326e <_fflush_r+0xa>
 800328e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003290:	07d0      	lsls	r0, r2, #31
 8003292:	d404      	bmi.n	800329e <_fflush_r+0x3a>
 8003294:	0599      	lsls	r1, r3, #22
 8003296:	d402      	bmi.n	800329e <_fflush_r+0x3a>
 8003298:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800329a:	f7ff fd48 	bl	8002d2e <__retarget_lock_acquire_recursive>
 800329e:	4628      	mov	r0, r5
 80032a0:	4621      	mov	r1, r4
 80032a2:	f7ff ff59 	bl	8003158 <__sflush_r>
 80032a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80032a8:	07da      	lsls	r2, r3, #31
 80032aa:	4605      	mov	r5, r0
 80032ac:	d4e0      	bmi.n	8003270 <_fflush_r+0xc>
 80032ae:	89a3      	ldrh	r3, [r4, #12]
 80032b0:	059b      	lsls	r3, r3, #22
 80032b2:	d4dd      	bmi.n	8003270 <_fflush_r+0xc>
 80032b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80032b6:	f7ff fd3b 	bl	8002d30 <__retarget_lock_release_recursive>
 80032ba:	e7d9      	b.n	8003270 <_fflush_r+0xc>
 80032bc:	4b05      	ldr	r3, [pc, #20]	; (80032d4 <_fflush_r+0x70>)
 80032be:	429c      	cmp	r4, r3
 80032c0:	d101      	bne.n	80032c6 <_fflush_r+0x62>
 80032c2:	68ac      	ldr	r4, [r5, #8]
 80032c4:	e7df      	b.n	8003286 <_fflush_r+0x22>
 80032c6:	4b04      	ldr	r3, [pc, #16]	; (80032d8 <_fflush_r+0x74>)
 80032c8:	429c      	cmp	r4, r3
 80032ca:	bf08      	it	eq
 80032cc:	68ec      	ldreq	r4, [r5, #12]
 80032ce:	e7da      	b.n	8003286 <_fflush_r+0x22>
 80032d0:	080038d8 	.word	0x080038d8
 80032d4:	080038f8 	.word	0x080038f8
 80032d8:	080038b8 	.word	0x080038b8

080032dc <std>:
 80032dc:	2300      	movs	r3, #0
 80032de:	b510      	push	{r4, lr}
 80032e0:	4604      	mov	r4, r0
 80032e2:	e9c0 3300 	strd	r3, r3, [r0]
 80032e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80032ea:	6083      	str	r3, [r0, #8]
 80032ec:	8181      	strh	r1, [r0, #12]
 80032ee:	6643      	str	r3, [r0, #100]	; 0x64
 80032f0:	81c2      	strh	r2, [r0, #14]
 80032f2:	6183      	str	r3, [r0, #24]
 80032f4:	4619      	mov	r1, r3
 80032f6:	2208      	movs	r2, #8
 80032f8:	305c      	adds	r0, #92	; 0x5c
 80032fa:	f7ff fd28 	bl	8002d4e <memset>
 80032fe:	4b05      	ldr	r3, [pc, #20]	; (8003314 <std+0x38>)
 8003300:	6263      	str	r3, [r4, #36]	; 0x24
 8003302:	4b05      	ldr	r3, [pc, #20]	; (8003318 <std+0x3c>)
 8003304:	62a3      	str	r3, [r4, #40]	; 0x28
 8003306:	4b05      	ldr	r3, [pc, #20]	; (800331c <std+0x40>)
 8003308:	62e3      	str	r3, [r4, #44]	; 0x2c
 800330a:	4b05      	ldr	r3, [pc, #20]	; (8003320 <std+0x44>)
 800330c:	6224      	str	r4, [r4, #32]
 800330e:	6323      	str	r3, [r4, #48]	; 0x30
 8003310:	bd10      	pop	{r4, pc}
 8003312:	bf00      	nop
 8003314:	08003715 	.word	0x08003715
 8003318:	08003737 	.word	0x08003737
 800331c:	0800376f 	.word	0x0800376f
 8003320:	08003793 	.word	0x08003793

08003324 <_cleanup_r>:
 8003324:	4901      	ldr	r1, [pc, #4]	; (800332c <_cleanup_r+0x8>)
 8003326:	f000 b8af 	b.w	8003488 <_fwalk_reent>
 800332a:	bf00      	nop
 800332c:	08003265 	.word	0x08003265

08003330 <__sfmoreglue>:
 8003330:	b570      	push	{r4, r5, r6, lr}
 8003332:	1e4a      	subs	r2, r1, #1
 8003334:	2568      	movs	r5, #104	; 0x68
 8003336:	4355      	muls	r5, r2
 8003338:	460e      	mov	r6, r1
 800333a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800333e:	f000 f97f 	bl	8003640 <_malloc_r>
 8003342:	4604      	mov	r4, r0
 8003344:	b140      	cbz	r0, 8003358 <__sfmoreglue+0x28>
 8003346:	2100      	movs	r1, #0
 8003348:	e9c0 1600 	strd	r1, r6, [r0]
 800334c:	300c      	adds	r0, #12
 800334e:	60a0      	str	r0, [r4, #8]
 8003350:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003354:	f7ff fcfb 	bl	8002d4e <memset>
 8003358:	4620      	mov	r0, r4
 800335a:	bd70      	pop	{r4, r5, r6, pc}

0800335c <__sfp_lock_acquire>:
 800335c:	4801      	ldr	r0, [pc, #4]	; (8003364 <__sfp_lock_acquire+0x8>)
 800335e:	f7ff bce6 	b.w	8002d2e <__retarget_lock_acquire_recursive>
 8003362:	bf00      	nop
 8003364:	200014c8 	.word	0x200014c8

08003368 <__sfp_lock_release>:
 8003368:	4801      	ldr	r0, [pc, #4]	; (8003370 <__sfp_lock_release+0x8>)
 800336a:	f7ff bce1 	b.w	8002d30 <__retarget_lock_release_recursive>
 800336e:	bf00      	nop
 8003370:	200014c8 	.word	0x200014c8

08003374 <__sinit_lock_acquire>:
 8003374:	4801      	ldr	r0, [pc, #4]	; (800337c <__sinit_lock_acquire+0x8>)
 8003376:	f7ff bcda 	b.w	8002d2e <__retarget_lock_acquire_recursive>
 800337a:	bf00      	nop
 800337c:	200014c3 	.word	0x200014c3

08003380 <__sinit_lock_release>:
 8003380:	4801      	ldr	r0, [pc, #4]	; (8003388 <__sinit_lock_release+0x8>)
 8003382:	f7ff bcd5 	b.w	8002d30 <__retarget_lock_release_recursive>
 8003386:	bf00      	nop
 8003388:	200014c3 	.word	0x200014c3

0800338c <__sinit>:
 800338c:	b510      	push	{r4, lr}
 800338e:	4604      	mov	r4, r0
 8003390:	f7ff fff0 	bl	8003374 <__sinit_lock_acquire>
 8003394:	69a3      	ldr	r3, [r4, #24]
 8003396:	b11b      	cbz	r3, 80033a0 <__sinit+0x14>
 8003398:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800339c:	f7ff bff0 	b.w	8003380 <__sinit_lock_release>
 80033a0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80033a4:	6523      	str	r3, [r4, #80]	; 0x50
 80033a6:	4b13      	ldr	r3, [pc, #76]	; (80033f4 <__sinit+0x68>)
 80033a8:	4a13      	ldr	r2, [pc, #76]	; (80033f8 <__sinit+0x6c>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	62a2      	str	r2, [r4, #40]	; 0x28
 80033ae:	42a3      	cmp	r3, r4
 80033b0:	bf04      	itt	eq
 80033b2:	2301      	moveq	r3, #1
 80033b4:	61a3      	streq	r3, [r4, #24]
 80033b6:	4620      	mov	r0, r4
 80033b8:	f000 f820 	bl	80033fc <__sfp>
 80033bc:	6060      	str	r0, [r4, #4]
 80033be:	4620      	mov	r0, r4
 80033c0:	f000 f81c 	bl	80033fc <__sfp>
 80033c4:	60a0      	str	r0, [r4, #8]
 80033c6:	4620      	mov	r0, r4
 80033c8:	f000 f818 	bl	80033fc <__sfp>
 80033cc:	2200      	movs	r2, #0
 80033ce:	60e0      	str	r0, [r4, #12]
 80033d0:	2104      	movs	r1, #4
 80033d2:	6860      	ldr	r0, [r4, #4]
 80033d4:	f7ff ff82 	bl	80032dc <std>
 80033d8:	68a0      	ldr	r0, [r4, #8]
 80033da:	2201      	movs	r2, #1
 80033dc:	2109      	movs	r1, #9
 80033de:	f7ff ff7d 	bl	80032dc <std>
 80033e2:	68e0      	ldr	r0, [r4, #12]
 80033e4:	2202      	movs	r2, #2
 80033e6:	2112      	movs	r1, #18
 80033e8:	f7ff ff78 	bl	80032dc <std>
 80033ec:	2301      	movs	r3, #1
 80033ee:	61a3      	str	r3, [r4, #24]
 80033f0:	e7d2      	b.n	8003398 <__sinit+0xc>
 80033f2:	bf00      	nop
 80033f4:	080038b4 	.word	0x080038b4
 80033f8:	08003325 	.word	0x08003325

080033fc <__sfp>:
 80033fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033fe:	4607      	mov	r7, r0
 8003400:	f7ff ffac 	bl	800335c <__sfp_lock_acquire>
 8003404:	4b1e      	ldr	r3, [pc, #120]	; (8003480 <__sfp+0x84>)
 8003406:	681e      	ldr	r6, [r3, #0]
 8003408:	69b3      	ldr	r3, [r6, #24]
 800340a:	b913      	cbnz	r3, 8003412 <__sfp+0x16>
 800340c:	4630      	mov	r0, r6
 800340e:	f7ff ffbd 	bl	800338c <__sinit>
 8003412:	3648      	adds	r6, #72	; 0x48
 8003414:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003418:	3b01      	subs	r3, #1
 800341a:	d503      	bpl.n	8003424 <__sfp+0x28>
 800341c:	6833      	ldr	r3, [r6, #0]
 800341e:	b30b      	cbz	r3, 8003464 <__sfp+0x68>
 8003420:	6836      	ldr	r6, [r6, #0]
 8003422:	e7f7      	b.n	8003414 <__sfp+0x18>
 8003424:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003428:	b9d5      	cbnz	r5, 8003460 <__sfp+0x64>
 800342a:	4b16      	ldr	r3, [pc, #88]	; (8003484 <__sfp+0x88>)
 800342c:	60e3      	str	r3, [r4, #12]
 800342e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003432:	6665      	str	r5, [r4, #100]	; 0x64
 8003434:	f7ff fc7a 	bl	8002d2c <__retarget_lock_init_recursive>
 8003438:	f7ff ff96 	bl	8003368 <__sfp_lock_release>
 800343c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003440:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003444:	6025      	str	r5, [r4, #0]
 8003446:	61a5      	str	r5, [r4, #24]
 8003448:	2208      	movs	r2, #8
 800344a:	4629      	mov	r1, r5
 800344c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003450:	f7ff fc7d 	bl	8002d4e <memset>
 8003454:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003458:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800345c:	4620      	mov	r0, r4
 800345e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003460:	3468      	adds	r4, #104	; 0x68
 8003462:	e7d9      	b.n	8003418 <__sfp+0x1c>
 8003464:	2104      	movs	r1, #4
 8003466:	4638      	mov	r0, r7
 8003468:	f7ff ff62 	bl	8003330 <__sfmoreglue>
 800346c:	4604      	mov	r4, r0
 800346e:	6030      	str	r0, [r6, #0]
 8003470:	2800      	cmp	r0, #0
 8003472:	d1d5      	bne.n	8003420 <__sfp+0x24>
 8003474:	f7ff ff78 	bl	8003368 <__sfp_lock_release>
 8003478:	230c      	movs	r3, #12
 800347a:	603b      	str	r3, [r7, #0]
 800347c:	e7ee      	b.n	800345c <__sfp+0x60>
 800347e:	bf00      	nop
 8003480:	080038b4 	.word	0x080038b4
 8003484:	ffff0001 	.word	0xffff0001

08003488 <_fwalk_reent>:
 8003488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800348c:	4606      	mov	r6, r0
 800348e:	4688      	mov	r8, r1
 8003490:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003494:	2700      	movs	r7, #0
 8003496:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800349a:	f1b9 0901 	subs.w	r9, r9, #1
 800349e:	d505      	bpl.n	80034ac <_fwalk_reent+0x24>
 80034a0:	6824      	ldr	r4, [r4, #0]
 80034a2:	2c00      	cmp	r4, #0
 80034a4:	d1f7      	bne.n	8003496 <_fwalk_reent+0xe>
 80034a6:	4638      	mov	r0, r7
 80034a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80034ac:	89ab      	ldrh	r3, [r5, #12]
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	d907      	bls.n	80034c2 <_fwalk_reent+0x3a>
 80034b2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80034b6:	3301      	adds	r3, #1
 80034b8:	d003      	beq.n	80034c2 <_fwalk_reent+0x3a>
 80034ba:	4629      	mov	r1, r5
 80034bc:	4630      	mov	r0, r6
 80034be:	47c0      	blx	r8
 80034c0:	4307      	orrs	r7, r0
 80034c2:	3568      	adds	r5, #104	; 0x68
 80034c4:	e7e9      	b.n	800349a <_fwalk_reent+0x12>

080034c6 <__swhatbuf_r>:
 80034c6:	b570      	push	{r4, r5, r6, lr}
 80034c8:	460e      	mov	r6, r1
 80034ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034ce:	2900      	cmp	r1, #0
 80034d0:	b096      	sub	sp, #88	; 0x58
 80034d2:	4614      	mov	r4, r2
 80034d4:	461d      	mov	r5, r3
 80034d6:	da07      	bge.n	80034e8 <__swhatbuf_r+0x22>
 80034d8:	2300      	movs	r3, #0
 80034da:	602b      	str	r3, [r5, #0]
 80034dc:	89b3      	ldrh	r3, [r6, #12]
 80034de:	061a      	lsls	r2, r3, #24
 80034e0:	d410      	bmi.n	8003504 <__swhatbuf_r+0x3e>
 80034e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034e6:	e00e      	b.n	8003506 <__swhatbuf_r+0x40>
 80034e8:	466a      	mov	r2, sp
 80034ea:	f000 f979 	bl	80037e0 <_fstat_r>
 80034ee:	2800      	cmp	r0, #0
 80034f0:	dbf2      	blt.n	80034d8 <__swhatbuf_r+0x12>
 80034f2:	9a01      	ldr	r2, [sp, #4]
 80034f4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80034f8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80034fc:	425a      	negs	r2, r3
 80034fe:	415a      	adcs	r2, r3
 8003500:	602a      	str	r2, [r5, #0]
 8003502:	e7ee      	b.n	80034e2 <__swhatbuf_r+0x1c>
 8003504:	2340      	movs	r3, #64	; 0x40
 8003506:	2000      	movs	r0, #0
 8003508:	6023      	str	r3, [r4, #0]
 800350a:	b016      	add	sp, #88	; 0x58
 800350c:	bd70      	pop	{r4, r5, r6, pc}
	...

08003510 <__smakebuf_r>:
 8003510:	898b      	ldrh	r3, [r1, #12]
 8003512:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003514:	079d      	lsls	r5, r3, #30
 8003516:	4606      	mov	r6, r0
 8003518:	460c      	mov	r4, r1
 800351a:	d507      	bpl.n	800352c <__smakebuf_r+0x1c>
 800351c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003520:	6023      	str	r3, [r4, #0]
 8003522:	6123      	str	r3, [r4, #16]
 8003524:	2301      	movs	r3, #1
 8003526:	6163      	str	r3, [r4, #20]
 8003528:	b002      	add	sp, #8
 800352a:	bd70      	pop	{r4, r5, r6, pc}
 800352c:	ab01      	add	r3, sp, #4
 800352e:	466a      	mov	r2, sp
 8003530:	f7ff ffc9 	bl	80034c6 <__swhatbuf_r>
 8003534:	9900      	ldr	r1, [sp, #0]
 8003536:	4605      	mov	r5, r0
 8003538:	4630      	mov	r0, r6
 800353a:	f000 f881 	bl	8003640 <_malloc_r>
 800353e:	b948      	cbnz	r0, 8003554 <__smakebuf_r+0x44>
 8003540:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003544:	059a      	lsls	r2, r3, #22
 8003546:	d4ef      	bmi.n	8003528 <__smakebuf_r+0x18>
 8003548:	f023 0303 	bic.w	r3, r3, #3
 800354c:	f043 0302 	orr.w	r3, r3, #2
 8003550:	81a3      	strh	r3, [r4, #12]
 8003552:	e7e3      	b.n	800351c <__smakebuf_r+0xc>
 8003554:	4b0d      	ldr	r3, [pc, #52]	; (800358c <__smakebuf_r+0x7c>)
 8003556:	62b3      	str	r3, [r6, #40]	; 0x28
 8003558:	89a3      	ldrh	r3, [r4, #12]
 800355a:	6020      	str	r0, [r4, #0]
 800355c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003560:	81a3      	strh	r3, [r4, #12]
 8003562:	9b00      	ldr	r3, [sp, #0]
 8003564:	6163      	str	r3, [r4, #20]
 8003566:	9b01      	ldr	r3, [sp, #4]
 8003568:	6120      	str	r0, [r4, #16]
 800356a:	b15b      	cbz	r3, 8003584 <__smakebuf_r+0x74>
 800356c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003570:	4630      	mov	r0, r6
 8003572:	f000 f947 	bl	8003804 <_isatty_r>
 8003576:	b128      	cbz	r0, 8003584 <__smakebuf_r+0x74>
 8003578:	89a3      	ldrh	r3, [r4, #12]
 800357a:	f023 0303 	bic.w	r3, r3, #3
 800357e:	f043 0301 	orr.w	r3, r3, #1
 8003582:	81a3      	strh	r3, [r4, #12]
 8003584:	89a0      	ldrh	r0, [r4, #12]
 8003586:	4305      	orrs	r5, r0
 8003588:	81a5      	strh	r5, [r4, #12]
 800358a:	e7cd      	b.n	8003528 <__smakebuf_r+0x18>
 800358c:	08003325 	.word	0x08003325

08003590 <malloc>:
 8003590:	4b02      	ldr	r3, [pc, #8]	; (800359c <malloc+0xc>)
 8003592:	4601      	mov	r1, r0
 8003594:	6818      	ldr	r0, [r3, #0]
 8003596:	f000 b853 	b.w	8003640 <_malloc_r>
 800359a:	bf00      	nop
 800359c:	20000010 	.word	0x20000010

080035a0 <_free_r>:
 80035a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80035a2:	2900      	cmp	r1, #0
 80035a4:	d048      	beq.n	8003638 <_free_r+0x98>
 80035a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80035aa:	9001      	str	r0, [sp, #4]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	f1a1 0404 	sub.w	r4, r1, #4
 80035b2:	bfb8      	it	lt
 80035b4:	18e4      	addlt	r4, r4, r3
 80035b6:	f000 f947 	bl	8003848 <__malloc_lock>
 80035ba:	4a20      	ldr	r2, [pc, #128]	; (800363c <_free_r+0x9c>)
 80035bc:	9801      	ldr	r0, [sp, #4]
 80035be:	6813      	ldr	r3, [r2, #0]
 80035c0:	4615      	mov	r5, r2
 80035c2:	b933      	cbnz	r3, 80035d2 <_free_r+0x32>
 80035c4:	6063      	str	r3, [r4, #4]
 80035c6:	6014      	str	r4, [r2, #0]
 80035c8:	b003      	add	sp, #12
 80035ca:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80035ce:	f000 b941 	b.w	8003854 <__malloc_unlock>
 80035d2:	42a3      	cmp	r3, r4
 80035d4:	d90b      	bls.n	80035ee <_free_r+0x4e>
 80035d6:	6821      	ldr	r1, [r4, #0]
 80035d8:	1862      	adds	r2, r4, r1
 80035da:	4293      	cmp	r3, r2
 80035dc:	bf04      	itt	eq
 80035de:	681a      	ldreq	r2, [r3, #0]
 80035e0:	685b      	ldreq	r3, [r3, #4]
 80035e2:	6063      	str	r3, [r4, #4]
 80035e4:	bf04      	itt	eq
 80035e6:	1852      	addeq	r2, r2, r1
 80035e8:	6022      	streq	r2, [r4, #0]
 80035ea:	602c      	str	r4, [r5, #0]
 80035ec:	e7ec      	b.n	80035c8 <_free_r+0x28>
 80035ee:	461a      	mov	r2, r3
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	b10b      	cbz	r3, 80035f8 <_free_r+0x58>
 80035f4:	42a3      	cmp	r3, r4
 80035f6:	d9fa      	bls.n	80035ee <_free_r+0x4e>
 80035f8:	6811      	ldr	r1, [r2, #0]
 80035fa:	1855      	adds	r5, r2, r1
 80035fc:	42a5      	cmp	r5, r4
 80035fe:	d10b      	bne.n	8003618 <_free_r+0x78>
 8003600:	6824      	ldr	r4, [r4, #0]
 8003602:	4421      	add	r1, r4
 8003604:	1854      	adds	r4, r2, r1
 8003606:	42a3      	cmp	r3, r4
 8003608:	6011      	str	r1, [r2, #0]
 800360a:	d1dd      	bne.n	80035c8 <_free_r+0x28>
 800360c:	681c      	ldr	r4, [r3, #0]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	6053      	str	r3, [r2, #4]
 8003612:	4421      	add	r1, r4
 8003614:	6011      	str	r1, [r2, #0]
 8003616:	e7d7      	b.n	80035c8 <_free_r+0x28>
 8003618:	d902      	bls.n	8003620 <_free_r+0x80>
 800361a:	230c      	movs	r3, #12
 800361c:	6003      	str	r3, [r0, #0]
 800361e:	e7d3      	b.n	80035c8 <_free_r+0x28>
 8003620:	6825      	ldr	r5, [r4, #0]
 8003622:	1961      	adds	r1, r4, r5
 8003624:	428b      	cmp	r3, r1
 8003626:	bf04      	itt	eq
 8003628:	6819      	ldreq	r1, [r3, #0]
 800362a:	685b      	ldreq	r3, [r3, #4]
 800362c:	6063      	str	r3, [r4, #4]
 800362e:	bf04      	itt	eq
 8003630:	1949      	addeq	r1, r1, r5
 8003632:	6021      	streq	r1, [r4, #0]
 8003634:	6054      	str	r4, [r2, #4]
 8003636:	e7c7      	b.n	80035c8 <_free_r+0x28>
 8003638:	b003      	add	sp, #12
 800363a:	bd30      	pop	{r4, r5, pc}
 800363c:	200010b8 	.word	0x200010b8

08003640 <_malloc_r>:
 8003640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003642:	1ccd      	adds	r5, r1, #3
 8003644:	f025 0503 	bic.w	r5, r5, #3
 8003648:	3508      	adds	r5, #8
 800364a:	2d0c      	cmp	r5, #12
 800364c:	bf38      	it	cc
 800364e:	250c      	movcc	r5, #12
 8003650:	2d00      	cmp	r5, #0
 8003652:	4606      	mov	r6, r0
 8003654:	db01      	blt.n	800365a <_malloc_r+0x1a>
 8003656:	42a9      	cmp	r1, r5
 8003658:	d903      	bls.n	8003662 <_malloc_r+0x22>
 800365a:	230c      	movs	r3, #12
 800365c:	6033      	str	r3, [r6, #0]
 800365e:	2000      	movs	r0, #0
 8003660:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003662:	f000 f8f1 	bl	8003848 <__malloc_lock>
 8003666:	4921      	ldr	r1, [pc, #132]	; (80036ec <_malloc_r+0xac>)
 8003668:	680a      	ldr	r2, [r1, #0]
 800366a:	4614      	mov	r4, r2
 800366c:	b99c      	cbnz	r4, 8003696 <_malloc_r+0x56>
 800366e:	4f20      	ldr	r7, [pc, #128]	; (80036f0 <_malloc_r+0xb0>)
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	b923      	cbnz	r3, 800367e <_malloc_r+0x3e>
 8003674:	4621      	mov	r1, r4
 8003676:	4630      	mov	r0, r6
 8003678:	f000 f83c 	bl	80036f4 <_sbrk_r>
 800367c:	6038      	str	r0, [r7, #0]
 800367e:	4629      	mov	r1, r5
 8003680:	4630      	mov	r0, r6
 8003682:	f000 f837 	bl	80036f4 <_sbrk_r>
 8003686:	1c43      	adds	r3, r0, #1
 8003688:	d123      	bne.n	80036d2 <_malloc_r+0x92>
 800368a:	230c      	movs	r3, #12
 800368c:	6033      	str	r3, [r6, #0]
 800368e:	4630      	mov	r0, r6
 8003690:	f000 f8e0 	bl	8003854 <__malloc_unlock>
 8003694:	e7e3      	b.n	800365e <_malloc_r+0x1e>
 8003696:	6823      	ldr	r3, [r4, #0]
 8003698:	1b5b      	subs	r3, r3, r5
 800369a:	d417      	bmi.n	80036cc <_malloc_r+0x8c>
 800369c:	2b0b      	cmp	r3, #11
 800369e:	d903      	bls.n	80036a8 <_malloc_r+0x68>
 80036a0:	6023      	str	r3, [r4, #0]
 80036a2:	441c      	add	r4, r3
 80036a4:	6025      	str	r5, [r4, #0]
 80036a6:	e004      	b.n	80036b2 <_malloc_r+0x72>
 80036a8:	6863      	ldr	r3, [r4, #4]
 80036aa:	42a2      	cmp	r2, r4
 80036ac:	bf0c      	ite	eq
 80036ae:	600b      	streq	r3, [r1, #0]
 80036b0:	6053      	strne	r3, [r2, #4]
 80036b2:	4630      	mov	r0, r6
 80036b4:	f000 f8ce 	bl	8003854 <__malloc_unlock>
 80036b8:	f104 000b 	add.w	r0, r4, #11
 80036bc:	1d23      	adds	r3, r4, #4
 80036be:	f020 0007 	bic.w	r0, r0, #7
 80036c2:	1ac2      	subs	r2, r0, r3
 80036c4:	d0cc      	beq.n	8003660 <_malloc_r+0x20>
 80036c6:	1a1b      	subs	r3, r3, r0
 80036c8:	50a3      	str	r3, [r4, r2]
 80036ca:	e7c9      	b.n	8003660 <_malloc_r+0x20>
 80036cc:	4622      	mov	r2, r4
 80036ce:	6864      	ldr	r4, [r4, #4]
 80036d0:	e7cc      	b.n	800366c <_malloc_r+0x2c>
 80036d2:	1cc4      	adds	r4, r0, #3
 80036d4:	f024 0403 	bic.w	r4, r4, #3
 80036d8:	42a0      	cmp	r0, r4
 80036da:	d0e3      	beq.n	80036a4 <_malloc_r+0x64>
 80036dc:	1a21      	subs	r1, r4, r0
 80036de:	4630      	mov	r0, r6
 80036e0:	f000 f808 	bl	80036f4 <_sbrk_r>
 80036e4:	3001      	adds	r0, #1
 80036e6:	d1dd      	bne.n	80036a4 <_malloc_r+0x64>
 80036e8:	e7cf      	b.n	800368a <_malloc_r+0x4a>
 80036ea:	bf00      	nop
 80036ec:	200010b8 	.word	0x200010b8
 80036f0:	200010bc 	.word	0x200010bc

080036f4 <_sbrk_r>:
 80036f4:	b538      	push	{r3, r4, r5, lr}
 80036f6:	4d06      	ldr	r5, [pc, #24]	; (8003710 <_sbrk_r+0x1c>)
 80036f8:	2300      	movs	r3, #0
 80036fa:	4604      	mov	r4, r0
 80036fc:	4608      	mov	r0, r1
 80036fe:	602b      	str	r3, [r5, #0]
 8003700:	f7fd fc00 	bl	8000f04 <_sbrk>
 8003704:	1c43      	adds	r3, r0, #1
 8003706:	d102      	bne.n	800370e <_sbrk_r+0x1a>
 8003708:	682b      	ldr	r3, [r5, #0]
 800370a:	b103      	cbz	r3, 800370e <_sbrk_r+0x1a>
 800370c:	6023      	str	r3, [r4, #0]
 800370e:	bd38      	pop	{r3, r4, r5, pc}
 8003710:	200014cc 	.word	0x200014cc

08003714 <__sread>:
 8003714:	b510      	push	{r4, lr}
 8003716:	460c      	mov	r4, r1
 8003718:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800371c:	f000 f8a0 	bl	8003860 <_read_r>
 8003720:	2800      	cmp	r0, #0
 8003722:	bfab      	itete	ge
 8003724:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003726:	89a3      	ldrhlt	r3, [r4, #12]
 8003728:	181b      	addge	r3, r3, r0
 800372a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800372e:	bfac      	ite	ge
 8003730:	6563      	strge	r3, [r4, #84]	; 0x54
 8003732:	81a3      	strhlt	r3, [r4, #12]
 8003734:	bd10      	pop	{r4, pc}

08003736 <__swrite>:
 8003736:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800373a:	461f      	mov	r7, r3
 800373c:	898b      	ldrh	r3, [r1, #12]
 800373e:	05db      	lsls	r3, r3, #23
 8003740:	4605      	mov	r5, r0
 8003742:	460c      	mov	r4, r1
 8003744:	4616      	mov	r6, r2
 8003746:	d505      	bpl.n	8003754 <__swrite+0x1e>
 8003748:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800374c:	2302      	movs	r3, #2
 800374e:	2200      	movs	r2, #0
 8003750:	f000 f868 	bl	8003824 <_lseek_r>
 8003754:	89a3      	ldrh	r3, [r4, #12]
 8003756:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800375a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800375e:	81a3      	strh	r3, [r4, #12]
 8003760:	4632      	mov	r2, r6
 8003762:	463b      	mov	r3, r7
 8003764:	4628      	mov	r0, r5
 8003766:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800376a:	f000 b817 	b.w	800379c <_write_r>

0800376e <__sseek>:
 800376e:	b510      	push	{r4, lr}
 8003770:	460c      	mov	r4, r1
 8003772:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003776:	f000 f855 	bl	8003824 <_lseek_r>
 800377a:	1c43      	adds	r3, r0, #1
 800377c:	89a3      	ldrh	r3, [r4, #12]
 800377e:	bf15      	itete	ne
 8003780:	6560      	strne	r0, [r4, #84]	; 0x54
 8003782:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003786:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800378a:	81a3      	strheq	r3, [r4, #12]
 800378c:	bf18      	it	ne
 800378e:	81a3      	strhne	r3, [r4, #12]
 8003790:	bd10      	pop	{r4, pc}

08003792 <__sclose>:
 8003792:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003796:	f000 b813 	b.w	80037c0 <_close_r>
	...

0800379c <_write_r>:
 800379c:	b538      	push	{r3, r4, r5, lr}
 800379e:	4d07      	ldr	r5, [pc, #28]	; (80037bc <_write_r+0x20>)
 80037a0:	4604      	mov	r4, r0
 80037a2:	4608      	mov	r0, r1
 80037a4:	4611      	mov	r1, r2
 80037a6:	2200      	movs	r2, #0
 80037a8:	602a      	str	r2, [r5, #0]
 80037aa:	461a      	mov	r2, r3
 80037ac:	f7fd fca8 	bl	8001100 <_write>
 80037b0:	1c43      	adds	r3, r0, #1
 80037b2:	d102      	bne.n	80037ba <_write_r+0x1e>
 80037b4:	682b      	ldr	r3, [r5, #0]
 80037b6:	b103      	cbz	r3, 80037ba <_write_r+0x1e>
 80037b8:	6023      	str	r3, [r4, #0]
 80037ba:	bd38      	pop	{r3, r4, r5, pc}
 80037bc:	200014cc 	.word	0x200014cc

080037c0 <_close_r>:
 80037c0:	b538      	push	{r3, r4, r5, lr}
 80037c2:	4d06      	ldr	r5, [pc, #24]	; (80037dc <_close_r+0x1c>)
 80037c4:	2300      	movs	r3, #0
 80037c6:	4604      	mov	r4, r0
 80037c8:	4608      	mov	r0, r1
 80037ca:	602b      	str	r3, [r5, #0]
 80037cc:	f7fd fb66 	bl	8000e9c <_close>
 80037d0:	1c43      	adds	r3, r0, #1
 80037d2:	d102      	bne.n	80037da <_close_r+0x1a>
 80037d4:	682b      	ldr	r3, [r5, #0]
 80037d6:	b103      	cbz	r3, 80037da <_close_r+0x1a>
 80037d8:	6023      	str	r3, [r4, #0]
 80037da:	bd38      	pop	{r3, r4, r5, pc}
 80037dc:	200014cc 	.word	0x200014cc

080037e0 <_fstat_r>:
 80037e0:	b538      	push	{r3, r4, r5, lr}
 80037e2:	4d07      	ldr	r5, [pc, #28]	; (8003800 <_fstat_r+0x20>)
 80037e4:	2300      	movs	r3, #0
 80037e6:	4604      	mov	r4, r0
 80037e8:	4608      	mov	r0, r1
 80037ea:	4611      	mov	r1, r2
 80037ec:	602b      	str	r3, [r5, #0]
 80037ee:	f7fd fb61 	bl	8000eb4 <_fstat>
 80037f2:	1c43      	adds	r3, r0, #1
 80037f4:	d102      	bne.n	80037fc <_fstat_r+0x1c>
 80037f6:	682b      	ldr	r3, [r5, #0]
 80037f8:	b103      	cbz	r3, 80037fc <_fstat_r+0x1c>
 80037fa:	6023      	str	r3, [r4, #0]
 80037fc:	bd38      	pop	{r3, r4, r5, pc}
 80037fe:	bf00      	nop
 8003800:	200014cc 	.word	0x200014cc

08003804 <_isatty_r>:
 8003804:	b538      	push	{r3, r4, r5, lr}
 8003806:	4d06      	ldr	r5, [pc, #24]	; (8003820 <_isatty_r+0x1c>)
 8003808:	2300      	movs	r3, #0
 800380a:	4604      	mov	r4, r0
 800380c:	4608      	mov	r0, r1
 800380e:	602b      	str	r3, [r5, #0]
 8003810:	f7fd fb60 	bl	8000ed4 <_isatty>
 8003814:	1c43      	adds	r3, r0, #1
 8003816:	d102      	bne.n	800381e <_isatty_r+0x1a>
 8003818:	682b      	ldr	r3, [r5, #0]
 800381a:	b103      	cbz	r3, 800381e <_isatty_r+0x1a>
 800381c:	6023      	str	r3, [r4, #0]
 800381e:	bd38      	pop	{r3, r4, r5, pc}
 8003820:	200014cc 	.word	0x200014cc

08003824 <_lseek_r>:
 8003824:	b538      	push	{r3, r4, r5, lr}
 8003826:	4d07      	ldr	r5, [pc, #28]	; (8003844 <_lseek_r+0x20>)
 8003828:	4604      	mov	r4, r0
 800382a:	4608      	mov	r0, r1
 800382c:	4611      	mov	r1, r2
 800382e:	2200      	movs	r2, #0
 8003830:	602a      	str	r2, [r5, #0]
 8003832:	461a      	mov	r2, r3
 8003834:	f7fd fb59 	bl	8000eea <_lseek>
 8003838:	1c43      	adds	r3, r0, #1
 800383a:	d102      	bne.n	8003842 <_lseek_r+0x1e>
 800383c:	682b      	ldr	r3, [r5, #0]
 800383e:	b103      	cbz	r3, 8003842 <_lseek_r+0x1e>
 8003840:	6023      	str	r3, [r4, #0]
 8003842:	bd38      	pop	{r3, r4, r5, pc}
 8003844:	200014cc 	.word	0x200014cc

08003848 <__malloc_lock>:
 8003848:	4801      	ldr	r0, [pc, #4]	; (8003850 <__malloc_lock+0x8>)
 800384a:	f7ff ba70 	b.w	8002d2e <__retarget_lock_acquire_recursive>
 800384e:	bf00      	nop
 8003850:	200014c4 	.word	0x200014c4

08003854 <__malloc_unlock>:
 8003854:	4801      	ldr	r0, [pc, #4]	; (800385c <__malloc_unlock+0x8>)
 8003856:	f7ff ba6b 	b.w	8002d30 <__retarget_lock_release_recursive>
 800385a:	bf00      	nop
 800385c:	200014c4 	.word	0x200014c4

08003860 <_read_r>:
 8003860:	b538      	push	{r3, r4, r5, lr}
 8003862:	4d07      	ldr	r5, [pc, #28]	; (8003880 <_read_r+0x20>)
 8003864:	4604      	mov	r4, r0
 8003866:	4608      	mov	r0, r1
 8003868:	4611      	mov	r1, r2
 800386a:	2200      	movs	r2, #0
 800386c:	602a      	str	r2, [r5, #0]
 800386e:	461a      	mov	r2, r3
 8003870:	f7fd fc14 	bl	800109c <_read>
 8003874:	1c43      	adds	r3, r0, #1
 8003876:	d102      	bne.n	800387e <_read_r+0x1e>
 8003878:	682b      	ldr	r3, [r5, #0]
 800387a:	b103      	cbz	r3, 800387e <_read_r+0x1e>
 800387c:	6023      	str	r3, [r4, #0]
 800387e:	bd38      	pop	{r3, r4, r5, pc}
 8003880:	200014cc 	.word	0x200014cc

08003884 <_init>:
 8003884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003886:	bf00      	nop
 8003888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800388a:	bc08      	pop	{r3}
 800388c:	469e      	mov	lr, r3
 800388e:	4770      	bx	lr

08003890 <_fini>:
 8003890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003892:	bf00      	nop
 8003894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003896:	bc08      	pop	{r3}
 8003898:	469e      	mov	lr, r3
 800389a:	4770      	bx	lr
