const e=JSON.parse('{"key":"v-dc9a8ec2","path":"/research/achieves/softwares.html","title":"软件","lang":"zh-CN","frontmatter":{"title":"软件","order":3},"headers":[{"level":2,"title":"软件链接","slug":"软件链接","link":"#软件链接","children":[{"level":3,"title":"iEDA相关","slug":"ieda相关","link":"#ieda相关","children":[]},{"level":3,"title":"AiEDA相关","slug":"aieda相关","link":"#aieda相关","children":[]}]},{"level":2,"title":"软件著作","slug":"软件著作","link":"#软件著作","children":[]}],"git":{"createdTime":1704451327000,"updatedTime":1720143466000,"contributors":[{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":1},{"name":"myyerrol","email":"myyerrol@126.com","commits":1}]},"readingTime":{"minutes":1.09,"words":328},"filePathRelative":"research/achieves/softwares.md","localizedDate":"2024年1月5日","excerpt":"<h2> <strong>软件链接</strong></h2>\\n<h3> <strong>iEDA相关</strong></h3>\\n<ul>\\n<li>\\n<p>iEDA（<a href=\\"https://gitee.com/oscc-project/iEDA\\" target=\\"_blank\\" rel=\\"noopener noreferrer\\">https://gitee.com/oscc-project/iEDA</a>）：28nm工艺RTL-GDS II数字芯片设计平台，打造高质量开源EDA基础设施和工具平台，支持EDA学术研究、人才培养、关键技术孵化。包含：iLS，iMAP，iNO，iFP，iPDN，iPL，iCTS，iTO，iRT，iDR，iSTA，iPA，iDRC等工具，以及analysis, database, evaluation, interface,operation, solver, utility等基础底座</p>\\n</li>\\n<li>\\n<p>iFlow（<a href=\\"https://gitee.com/oscc-project/iFlow\\" target=\\"_blank\\" rel=\\"noopener noreferrer\\">https://gitee.com/oscc-project/iFlow</a>）：自动化芯片后端设计流程，支持130/110/55/28nm工艺，从RTL-GDS II自动化后端设计全流程</p>\\n</li>\\n<li>\\n<p>iMAP（<a href=\\"https://gitee.com/oscc-project/iMAP-FPGA\\" target=\\"_blank\\" rel=\\"noopener noreferrer\\">https://gitee.com/oscc-project/iMAP</a>）：FPGA工艺映射工具，支持AIG到Netlist的生成</p>\\n</li>\\n<li>\\n<p>iParsers（<a href=\\"https://gitee.com/oscc-project/parser\\" target=\\"_blank\\" rel=\\"noopener noreferrer\\">https://gitee.com/oscc-project/parser</a>）：EDA标准格式所需要的parser，包括verilog, liberty, sdc, spef, sdf, vcd</p>\\n</li>\\n</ul>","copyright":{"author":"iEDA","license":"GPL-3.0"}}');export{e as data};
