{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708022033151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708022033159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 19:33:53 2024 " "Processing started: Thu Feb 15 19:33:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708022033159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708022033159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_ANNICK -c DE0_ANNICK " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_ANNICK -c DE0_ANNICK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708022033159 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708022033774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708022033774 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de0_annick.sv(145) " "Verilog HDL warning at de0_annick.sv(145): extended using \"x\" or \"z\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 145 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1708022041512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "servo_LC SERVO_LC de0_annick.sv(191) " "Verilog HDL Declaration information at de0_annick.sv(191): object \"servo_LC\" differs only in case from object \"SERVO_LC\" in the same scope" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 191 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1708022041512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "servo_LP SERVO_LP de0_annick.sv(191) " "Verilog HDL Declaration information at de0_annick.sv(191): object \"servo_LP\" differs only in case from object \"SERVO_LP\" in the same scope" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 191 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1708022041512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "servo_RC SERVO_RC de0_annick.sv(191) " "Verilog HDL Declaration information at de0_annick.sv(191): object \"servo_RC\" differs only in case from object \"SERVO_RC\" in the same scope" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 191 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1708022041512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "servo_RP SERVO_RP de0_annick.sv(191) " "Verilog HDL Declaration information at de0_annick.sv(191): object \"servo_RP\" differs only in case from object \"SERVO_RP\" in the same scope" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 191 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1708022041513 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de0_annick.sv 1 1 " "Using design file de0_annick.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_ANNICK " "Found entity 1: DE0_ANNICK" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708022041513 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1708022041513 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset de0_annick.sv(176) " "Verilog HDL Implicit Net warning at de0_annick.sv(176): created implicit net for \"reset\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708022041514 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk de0_annick.sv(194) " "Verilog HDL Implicit Net warning at de0_annick.sv(194): created implicit net for \"clk\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 194 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708022041514 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_ANNICK " "Elaborating entity \"DE0_ANNICK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708022041516 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED de0_annick.sv(74) " "Output port \"LED\" at de0_annick.sv(74) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708022041521 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de0_annick.sv(83) " "Output port \"DRAM_ADDR\" at de0_annick.sv(83) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708022041521 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de0_annick.sv(84) " "Output port \"DRAM_BA\" at de0_annick.sv(84) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708022041521 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM de0_annick.sv(90) " "Output port \"DRAM_DQM\" at de0_annick.sv(90) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708022041521 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de0_annick.sv(85) " "Output port \"DRAM_CAS_N\" at de0_annick.sv(85) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708022041521 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de0_annick.sv(86) " "Output port \"DRAM_CKE\" at de0_annick.sv(86) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708022041521 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de0_annick.sv(87) " "Output port \"DRAM_CLK\" at de0_annick.sv(87) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708022041521 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de0_annick.sv(88) " "Output port \"DRAM_CS_N\" at de0_annick.sv(88) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708022041521 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de0_annick.sv(91) " "Output port \"DRAM_RAS_N\" at de0_annick.sv(91) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708022041521 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de0_annick.sv(92) " "Output port \"DRAM_WE_N\" at de0_annick.sv(92) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708022041521 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO de0_annick.sv(95) " "Output port \"EPCS_ASDO\" at de0_annick.sv(95) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708022041521 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK de0_annick.sv(97) " "Output port \"EPCS_DCLK\" at de0_annick.sv(97) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708022041521 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO de0_annick.sv(98) " "Output port \"EPCS_NCSO\" at de0_annick.sv(98) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708022041521 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK de0_annick.sv(101) " "Output port \"I2C_SCLK\" at de0_annick.sv(101) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708022041521 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N de0_annick.sv(105) " "Output port \"ADC_CS_N\" at de0_annick.sv(105) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708022041522 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR de0_annick.sv(106) " "Output port \"ADC_SADDR\" at de0_annick.sv(106) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708022041522 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK de0_annick.sv(107) " "Output port \"ADC_SCLK\" at de0_annick.sv(107) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708022041522 "|DE0_ANNICK"}
{ "Warning" "WSGN_SEARCH_FILE" "spi_slave.sv 1 1 " "Using design file spi_slave.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/spi_slave.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708022041588 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1708022041588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi_slave_inst " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi_slave_inst\"" {  } { { "de0_annick.sv" "spi_slave_inst" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708022041589 ""}
{ "Warning" "WSGN_SEARCH_FILE" "odometer.sv 1 1 " "Using design file odometer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 odometer " "Found entity 1: odometer" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/odometer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708022041609 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1708022041609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "odometer odometer:odoL " "Elaborating entity \"odometer\" for hierarchy \"odometer:odoL\"" {  } { { "de0_annick.sv" "odoL" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708022041610 ""}
{ "Warning" "WSGN_SEARCH_FILE" "servo_pwm.sv 1 1 " "Using design file servo_pwm.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Servo_PWM " "Found entity 1: Servo_PWM" {  } { { "servo_pwm.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/servo_pwm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708022041632 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1708022041632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Servo_PWM Servo_PWM:SERVO_LC " "Elaborating entity \"Servo_PWM\" for hierarchy \"Servo_PWM:SERVO_LC\"" {  } { { "de0_annick.sv" "SERVO_LC" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708022041633 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 servo_pwm.sv(40) " "Verilog HDL assignment warning at servo_pwm.sv(40): truncated value with size 32 to match size of target (20)" {  } { { "servo_pwm.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/servo_pwm.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708022041634 "|DE0_ANNICK|Servo_PWM:SERVO_LC"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "de0_annick.sv" "clk" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 194 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708022041676 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708022041676 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "de0_annick.sv" "clk" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 194 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708022041676 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708022041676 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "de0_annick.sv" "reset" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 176 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708022041677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "de0_annick.sv" "clk" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 194 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708022041677 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708022041677 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "de0_annick.sv" "reset" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 176 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708022041677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "de0_annick.sv" "clk" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 194 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708022041677 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708022041677 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708022042231 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1708022042231 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_ASDO GND " "Pin \"EPCS_ASDO\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|EPCS_ASDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_DCLK GND " "Pin \"EPCS_DCLK\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|EPCS_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_NCSO GND " "Pin \"EPCS_NCSO\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|EPCS_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708022042270 "|DE0_ANNICK|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1708022042270 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708022042332 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708022042663 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/DE0_ANNICK.map.smsg " "Generated suppressed messages file C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/DE0_ANNICK.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708022042704 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708022042821 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708022042821 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708022042883 "|DE0_ANNICK|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708022042883 "|DE0_ANNICK|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708022042883 "|DE0_ANNICK|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708022042883 "|DE0_ANNICK|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708022042883 "|DE0_ANNICK|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708022042883 "|DE0_ANNICK|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCS_DATA0 " "No output dependent on input pin \"EPCS_DATA0\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 96 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708022042883 "|DE0_ANNICK|EPCS_DATA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708022042883 "|DE0_ANNICK|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708022042883 "|DE0_ANNICK|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708022042883 "|DE0_ANNICK|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708022042883 "|DE0_ANNICK|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708022042883 "|DE0_ANNICK|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708022042883 "|DE0_ANNICK|GPIO_0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[0\] " "No output dependent on input pin \"GPIO_1_IN\[0\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708022042883 "|DE0_ANNICK|GPIO_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[1\] " "No output dependent on input pin \"GPIO_1_IN\[1\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708022042883 "|DE0_ANNICK|GPIO_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1708022042883 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "718 " "Implemented 718 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708022042884 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708022042884 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1708022042884 ""} { "Info" "ICUT_CUT_TM_LCELLS" "566 " "Implemented 566 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708022042884 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708022042884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 188 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 188 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708022042907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 19:34:02 2024 " "Processing ended: Thu Feb 15 19:34:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708022042907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708022042907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708022042907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708022042907 ""}
