{"Source Block": ["hdl/library/common/util_dec256sinc24b.v@125:135@HdlStmAssign", "      acc3_d  <= acc3;\n      diff1_d <= diff1_s;\n      diff2_d <= diff2_s;\n    end\n  end\n  assign diff1_s = acc3 - acc3_d;\n  assign diff2_s = diff1_s - diff1_d;\n  assign diff3_s = diff2_s - diff2_d;\n\n  /* Clock the Sinc output into an output register\n   * WORD_EN = output word rate */\n"], "Clone Blocks": [["hdl/library/common/util_dec256sinc24b.v@126:136", "      diff1_d <= diff1_s;\n      diff2_d <= diff2_s;\n    end\n  end\n  assign diff1_s = acc3 - acc3_d;\n  assign diff2_s = diff1_s - diff1_d;\n  assign diff3_s = diff2_s - diff2_d;\n\n  /* Clock the Sinc output into an output register\n   * WORD_EN = output word rate */\n\n"], ["hdl/library/common/util_dec256sinc24b.v@127:137", "      diff2_d <= diff2_s;\n    end\n  end\n  assign diff1_s = acc3 - acc3_d;\n  assign diff2_s = diff1_s - diff1_d;\n  assign diff3_s = diff2_s - diff2_d;\n\n  /* Clock the Sinc output into an output register\n   * WORD_EN = output word rate */\n\n  always @(posedge clk) begin\n"]], "Diff Content": {"Delete": [[130, "  assign diff1_s = acc3 - acc3_d;\n"]], "Add": [[130, "  assign diff1_s = acc3_s - acc3;\n"]]}}