
---------- Begin Simulation Statistics ----------
final_tick                                  258134000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 139407                       # Simulator instruction rate (inst/s)
host_mem_usage                                 854952                       # Number of bytes of host memory used
host_op_rate                                   155316                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.59                       # Real time elapsed on the host
host_tick_rate                               71967948                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      500000                       # Number of instructions simulated
sim_ops                                        557084                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000258                       # Number of seconds simulated
sim_ticks                                   258134000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.615981                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   68113                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                71236                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5952                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            111353                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1936                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2801                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              865                       # Number of indirect misses.
system.cpu.branchPred.lookups                  150988                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13493                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          360                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    183039                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   176325                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              5172                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     113984                       # Number of branches committed
system.cpu.commit.bw_lim_events                 29156                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             135                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           86822                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               500881                       # Number of instructions committed
system.cpu.commit.committedOps                 557965                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       427015                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.306664                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.238807                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       230601     54.00%     54.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        96521     22.60%     76.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        33979      7.96%     84.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        13983      3.27%     87.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         9231      2.16%     90.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4258      1.00%     91.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         4927      1.15%     92.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         4359      1.02%     93.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        29156      6.83%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       427015                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10056                       # Number of function calls committed.
system.cpu.commit.int_insts                    500858                       # Number of committed integer instructions.
system.cpu.commit.loads                         90383                       # Number of loads committed
system.cpu.commit.membars                         124                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           398836     71.48%     71.48% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             276      0.05%     71.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                8      0.00%     71.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     71.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp             12      0.00%     71.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            30      0.01%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              19      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     71.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     71.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             40      0.01%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           90383     16.20%     87.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          68325     12.25%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            557965                       # Class of committed instruction
system.cpu.commit.refs                         158708                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       891                       # Number of committed Vector instructions.
system.cpu.committedInsts                      500000                       # Number of Instructions Simulated
system.cpu.committedOps                        557084                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.032538                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.032538                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                171662                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   795                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                64767                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 686378                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   131365                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    118518                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   5228                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2972                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 13910                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      150988                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    112674                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        273474                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  3073                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         659298                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   12016                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.292460                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             161183                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              83542                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.277044                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             440683                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.665190                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.710671                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   278088     63.10%     63.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    21504      4.88%     67.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    37634      8.54%     76.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    12840      2.91%     79.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    12948      2.94%     82.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    14567      3.31%     85.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    13103      2.97%     88.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     4708      1.07%     89.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    45291     10.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               440683                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           75586                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 5931                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   123788                       # Number of branches executed
system.cpu.iew.exec_nop                          1101                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.190195                       # Inst execution rate
system.cpu.iew.exec_refs                       174774                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      74343                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10378                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                104174                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                168                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1427                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                79853                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              645282                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                100431                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              7278                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                614461                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     32                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1629                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   5228                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1664                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            79                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1392                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          318                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        13780                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        11516                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             43                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         4098                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1833                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    553913                       # num instructions consuming a value
system.cpu.iew.wb_count                        608492                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.583760                       # average fanout of values written-back
system.cpu.iew.wb_producers                    323352                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.178634                       # insts written-back per cycle
system.cpu.iew.wb_sent                         611576                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   713351                       # number of integer regfile reads
system.cpu.int_regfile_writes                  437851                       # number of integer regfile writes
system.cpu.ipc                               0.968487                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.968487                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 9      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                443404     71.32%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  315      0.05%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     8      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  12      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 36      0.01%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   25      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   16      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  44      0.01%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               101794     16.37%     87.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               76056     12.23%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 621739                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        7152                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011503                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2712     37.92%     37.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     37.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     37.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     37.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     37.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     37.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     37.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     37.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     37.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     37.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     37.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     37.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     37.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.03%     37.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.03%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2021     28.26%     66.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2415     33.77%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 627549                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1689260                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       607421                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            729185                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     644013                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    621739                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 168                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           87039                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               681                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             33                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        52296                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        440683                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.410853                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.879961                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              212460     48.21%     48.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               74873     16.99%     65.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               53043     12.04%     77.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               35489      8.05%     85.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               26201      5.95%     91.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               17963      4.08%     95.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               10571      2.40%     97.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                4396      1.00%     98.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                5687      1.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          440683                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.204293                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1333                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               2734                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1071                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              2075                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              3011                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3932                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               104174                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               79853                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  488408                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    509                       # number of misc regfile writes
system.cpu.numCycles                           516269                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   12535                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                561605                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    152                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   138375                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    368                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   103                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1011226                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 665526                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              668008                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    125826                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3609                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   5228                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 14047                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   106331                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           773832                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         144672                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               8313                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     57356                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            172                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1549                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1042334                       # The number of ROB reads
system.cpu.rob.rob_writes                     1303420                       # The number of ROB writes
system.cpu.timesIdled                            1486                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1080                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     178                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1732                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         2582                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         6125                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1135                       # Transaction distribution
system.membus.trans_dist::ReadExReq               531                       # Transaction distribution
system.membus.trans_dist::ReadExResp              531                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1135                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            66                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       106624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  106624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1732                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1732    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1732                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2156500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8844250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    258134000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2920                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          310                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2131                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             141                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              557                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             557                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2594                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          326                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           66                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           66                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         7319                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         2349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  9668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       302400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        76352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 378752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3543                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000282                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016800                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3542     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3543                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            5503500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1357500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3891000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    258134000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1687                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  124                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1811                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1687                       # number of overall hits
system.l2.overall_hits::.cpu.data                 124                       # number of overall hits
system.l2.overall_hits::total                    1811                       # number of overall hits
system.l2.demand_misses::.cpu.inst                907                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                759                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1666                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               907                       # number of overall misses
system.l2.overall_misses::.cpu.data               759                       # number of overall misses
system.l2.overall_misses::total                  1666                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     69897500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     60929000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        130826500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     69897500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     60929000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       130826500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2594                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              883                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3477                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2594                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             883                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3477                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.349653                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.859570                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.479149                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.349653                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.859570                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.479149                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77064.498346                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80275.362319                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78527.310924                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77064.498346                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80275.362319                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78527.310924                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           759                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1666                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          759                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1666                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     60827500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     53339000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    114166500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     60827500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     53339000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    114166500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.349653                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.859570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.479149                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.349653                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.859570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.479149                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67064.498346                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70275.362319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68527.310924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67064.498346                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70275.362319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68527.310924                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          310                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              310                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          310                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          310                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2131                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2131                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2131                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2131                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                26                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    26                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             531                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 531                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     41961500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      41961500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.953321                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.953321                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79023.540490                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79023.540490                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          531                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            531                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     36651500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     36651500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.953321                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.953321                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69023.540490                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69023.540490                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1687                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1687                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          907                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              907                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     69897500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69897500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2594                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2594                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.349653                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.349653                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77064.498346                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77064.498346                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          907                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          907                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     60827500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60827500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.349653                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.349653                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67064.498346                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67064.498346                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            98                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                98                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          228                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             228                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     18967500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     18967500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.699387                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.699387                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83190.789474                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83190.789474                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          228                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          228                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     16687500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     16687500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.699387                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.699387                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73190.789474                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73190.789474                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           66                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              66                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           66                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            66                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           66                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           66                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1252000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1252000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18969.696970                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18969.696970                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    258134000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1277.769681                       # Cycle average of tags in use
system.l2.tags.total_refs                        6058                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1708                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.546838                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.834084                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       735.636445                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       519.299152                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.022450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.015848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.038994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1708                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1547                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.052124                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     50700                       # Number of tag accesses
system.l2.tags.data_accesses                    50700                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    258134000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          58048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          48576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             106624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        58048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58048                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1666                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         224875452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         188181332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             413056784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    224875452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        224875452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        224875452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        188181332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            413056784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000583500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3352                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1666                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1666                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     14359250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    8330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                45596750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8619.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27369.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1310                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1666                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          355                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    300.169014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   188.882268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   301.837863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          108     30.42%     30.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          111     31.27%     61.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           38     10.70%     72.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15      4.23%     76.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           21      5.92%     82.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           15      4.23%     86.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           14      3.94%     90.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      1.13%     91.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           29      8.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          355                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 106624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  106624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       413.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    413.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     257086000                       # Total gap between requests
system.mem_ctrls.avgGap                     154313.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        58048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        48576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 224875452.284472435713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 188181332.176311552525                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          907                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          759                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23503000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22093750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25912.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29109.03                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1342320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               713460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5833380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20283120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         83446290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         28853280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          140471850                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.181898                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     74279750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      8580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    175274250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1199520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               633765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             6061860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20283120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         91830420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         21792960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          141801645                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        549.333466                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     55804000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      8580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    193750000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    258134000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       109664                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           109664                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       109664                       # number of overall hits
system.cpu.icache.overall_hits::total          109664                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3009                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3009                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3009                       # number of overall misses
system.cpu.icache.overall_misses::total          3009                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    110310499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    110310499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    110310499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    110310499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       112673                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       112673                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       112673                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       112673                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.026706                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.026706                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.026706                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.026706                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36660.185776                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36660.185776                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36660.185776                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36660.185776                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          543                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.300000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2131                       # number of writebacks
system.cpu.icache.writebacks::total              2131                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          415                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          415                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          415                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          415                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2594                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2594                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2594                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2594                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     91628000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     91628000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     91628000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     91628000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023022                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023022                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023022                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023022                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 35323.053200                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 35323.053200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 35323.053200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 35323.053200                       # average overall mshr miss latency
system.cpu.icache.replacements                   2131                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       109664                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          109664                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3009                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3009                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    110310499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    110310499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       112673                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       112673                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.026706                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.026706                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36660.185776                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36660.185776                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          415                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          415                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2594                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2594                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     91628000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     91628000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 35323.053200                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35323.053200                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    258134000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           405.859835                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              112258                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2594                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             43.276022                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   405.859835                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.792695                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.792695                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          355                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            227940                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           227940                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    258134000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    258134000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    258134000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    258134000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    258134000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       163313                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           163313                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       163601                       # number of overall hits
system.cpu.dcache.overall_hits::total          163601                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2969                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2971                       # number of overall misses
system.cpu.dcache.overall_misses::total          2971                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    197041432                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    197041432                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    197041432                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    197041432                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       166282                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       166282                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       166572                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       166572                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017855                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017855                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017836                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017836                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66366.262041                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66366.262041                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66321.585998                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66321.585998                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2993                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                95                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.505263                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          310                       # number of writebacks
system.cpu.dcache.writebacks::total               310                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2031                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2031                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2031                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2031                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          938                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          938                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          940                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          940                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     65259465                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     65259465                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     65436465                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     65436465                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005641                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005641                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005643                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005643                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69572.990405                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69572.990405                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69613.260638                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69613.260638                       # average overall mshr miss latency
system.cpu.dcache.replacements                    451                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        97366                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           97366                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          682                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           682                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     40841000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     40841000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        98048                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        98048                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006956                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006956                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59884.164223                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59884.164223                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          367                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          367                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          315                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          315                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20150500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20150500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003213                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003213                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63969.841270                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63969.841270                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        65935                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          65935                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2234                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2234                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    154512462                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    154512462                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        68169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        68169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032771                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032771                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69164.038496                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69164.038496                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1664                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1664                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          570                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          570                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     43473995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     43473995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76270.166667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76270.166667                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          288                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           288                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          290                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          290                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.006897                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.006897                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       177000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       177000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.006897                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.006897                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        88500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        88500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           12                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           12                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           53                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           53                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1687970                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1687970                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           65                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           65                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.815385                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.815385                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31848.490566                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31848.490566                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           53                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           53                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1634970                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1634970                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.815385                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.815385                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30848.490566                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30848.490566                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          138                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          138                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       187000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       187000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.061224                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.061224                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 20777.777778                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 20777.777778                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            9                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       178000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       178000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.061224                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.061224                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 19777.777778                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19777.777778                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    258134000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           415.040797                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              164812                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               949                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            173.669125                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   415.040797                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.810627                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.810627                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            334635                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           334635                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    258134000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    258134000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
