

================================================================
== Vivado HLS Report for 'myFuncAccel'
================================================================
* Date:           Mon Oct 28 14:52:06 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        project
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         1|          -|          -|     ?|    no    |
        | + Loop 1.2      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.2.1  |    ?|    ?|        11|          -|          -|     ?|    no    |
        | + Loop 1.3      |    ?|    ?|         6|          -|          -|     ?|    no    |
        | + Loop 1.4      |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 4 
4 --> 5 17 
5 --> 6 
6 --> 7 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 6 
17 --> 18 23 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 17 
23 --> 23 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.44>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size) nounwind, !map !7"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %dim) nounwind, !map !13"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %threshold) nounwind, !map !17"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0) nounwind, !map !21"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data1) nounwind, !map !27"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data2) nounwind, !map !31"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @myFuncAccel_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%threshold_read = call float @_ssdm_op_Read.ap_auto.float(float %threshold) nounwind" [myIP.c:3]   --->   Operation 31 'read' 'threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%dim_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dim) nounwind" [myIP.c:3]   --->   Operation 32 'read' 'dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %size) nounwind" [myIP.c:3]   --->   Operation 33 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data0, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.c:5]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data1, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.c:6]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data2, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.c:7]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln26_1 = bitcast float %threshold_read to i32" [myIP.c:26]   --->   Operation 37 'bitcast' 'bitcast_ln26_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i32 %bitcast_ln26_1 to i23" [myIP.c:26]   --->   Operation 38 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.44ns)   --->   "%icmp_ln26_3 = icmp eq i23 %trunc_ln26, 0" [myIP.c:26]   --->   Operation 39 'icmp' 'icmp_ln26_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.76ns)   --->   "br label %1" [myIP.c:11]   --->   Operation 40 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ 0, %0 ], [ %i, %.loopexit ]"   --->   Operation 41 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i32 [ 0, %0 ], [ %add_ln11, %.loopexit ]" [myIP.c:11]   --->   Operation 42 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.55ns)   --->   "%add_ln11 = add i32 %phi_mul1, %dim_read" [myIP.c:11]   --->   Operation 43 'add' 'add_ln11' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (2.47ns)   --->   "%icmp_ln11 = icmp eq i32 %i_0, %size_read" [myIP.c:11]   --->   Operation 44 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.55ns)   --->   "%i = add i32 %i_0, 1" [myIP.c:11]   --->   Operation 45 'add' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %7, label %.preheader8.preheader" [myIP.c:11]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i32 %phi_mul1 to i64" [myIP.c:14]   --->   Operation 47 'zext' 'zext_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%data2_addr = getelementptr inbounds float* %data2, i64 %zext_ln14" [myIP.c:14]   --->   Operation 48 'getelementptr' 'data2_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.76ns)   --->   "br label %.preheader8" [myIP.c:13]   --->   Operation 49 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "ret void" [myIP.c:35]   --->   Operation 50 'ret' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%k_0 = phi i32 [ %k_2, %burstWrDataBB ], [ 0, %.preheader8.preheader ]"   --->   Operation 51 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (2.47ns)   --->   "%icmp_ln13 = icmp eq i32 %k_0, %dim_read" [myIP.c:13]   --->   Operation 52 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (2.55ns)   --->   "%k_2 = add i32 %k_0, 1" [myIP.c:13]   --->   Operation 53 'add' 'k_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %.preheader7.preheader, label %2" [myIP.c:13]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.47ns)   --->   "%icmp_ln14 = icmp eq i32 %k_0, 0" [myIP.c:14]   --->   Operation 55 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln13)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %burstWrReqBB, label %burstWrDataBB" [myIP.c:14]   --->   Operation 56 'br' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (8.75ns)   --->   "%data2_addr_4_wr_req = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr, i32 %dim_read) nounwind" [myIP.c:14]   --->   Operation 57 'writereq' 'data2_addr_4_wr_req' <Predicate = (!icmp_ln13 & icmp_ln14)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %burstWrDataBB"   --->   Operation 58 'br' <Predicate = (!icmp_ln13 & icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float 0.000000e+00) nounwind" [myIP.c:14]   --->   Operation 59 'write' <Predicate = (!icmp_ln13)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %.preheader8" [myIP.c:13]   --->   Operation 60 'br' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%data1_addr = getelementptr inbounds float* %data1, i64 %zext_ln14" [myIP.c:19]   --->   Operation 61 'getelementptr' 'data1_addr' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.76ns)   --->   "br label %.preheader7" [myIP.c:17]   --->   Operation 62 'br' <Predicate = (icmp_ln13)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%k_1 = phi i32 [ 0, %.preheader7.preheader ], [ %k, %.preheader7.loopexit ]"   --->   Operation 63 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %.preheader7.preheader ], [ %add_ln17, %.preheader7.loopexit ]" [myIP.c:17]   --->   Operation 64 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (2.55ns)   --->   "%add_ln17 = add i32 %phi_mul, %dim_read" [myIP.c:17]   --->   Operation 65 'add' 'add_ln17' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (2.47ns)   --->   "%icmp_ln17 = icmp eq i32 %k_1, %dim_read" [myIP.c:17]   --->   Operation 66 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (2.55ns)   --->   "%k = add i32 %k_1, 1" [myIP.c:17]   --->   Operation 67 'add' 'k' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %.preheader5.preheader, label %.preheader6.preheader" [myIP.c:17]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i32 %phi_mul to i64" [myIP.c:19]   --->   Operation 69 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%data0_addr = getelementptr inbounds float* %data0, i64 %zext_ln19_1" [myIP.c:19]   --->   Operation 70 'getelementptr' 'data0_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (8.75ns)   --->   "%data0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0_addr, i32 %dim_read) nounwind" [myIP.c:19]   --->   Operation 71 'readreq' 'data0_addr_1_rd_req' <Predicate = (!icmp_ln17)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_4 : Operation 72 [2/2] (8.75ns)   --->   "%data1_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data1_addr, i32 %dim_read) nounwind" [myIP.c:19]   --->   Operation 72 'readreq' 'data1_addr_1_rd_req' <Predicate = (!icmp_ln17)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_4 : Operation 73 [1/1] (1.76ns)   --->   "br label %.preheader5" [myIP.c:25]   --->   Operation 73 'br' <Predicate = (icmp_ln17)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 74 [1/1] (2.55ns)   --->   "%add_ln19 = add i32 %k_1, %phi_mul1" [myIP.c:19]   --->   Operation 74 'add' 'add_ln19' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i32 %add_ln19 to i64" [myIP.c:19]   --->   Operation 75 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%data2_addr_1 = getelementptr inbounds float* %data2, i64 %zext_ln19" [myIP.c:19]   --->   Operation 76 'getelementptr' 'data2_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/2] (8.75ns)   --->   "%data0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0_addr, i32 %dim_read) nounwind" [myIP.c:19]   --->   Operation 77 'readreq' 'data0_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_5 : Operation 78 [1/2] (8.75ns)   --->   "%data1_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data1_addr, i32 %dim_read) nounwind" [myIP.c:19]   --->   Operation 78 'readreq' 'data1_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_5 : Operation 79 [1/1] (1.76ns)   --->   "br label %.preheader6" [myIP.c:18]   --->   Operation 79 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%l_0 = phi i32 [ %l_3, %3 ], [ 0, %.preheader6.preheader ]"   --->   Operation 80 'phi' 'l_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (2.47ns)   --->   "%icmp_ln18 = icmp eq i32 %l_0, %dim_read" [myIP.c:18]   --->   Operation 81 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (2.55ns)   --->   "%l_3 = add i32 %l_0, 1" [myIP.c:18]   --->   Operation 82 'add' 'l_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %.preheader7.loopexit, label %3" [myIP.c:18]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (8.75ns)   --->   "%data0_addr_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr) nounwind" [myIP.c:19]   --->   Operation 84 'read' 'data0_addr_read' <Predicate = (!icmp_ln18)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_6 : Operation 85 [1/1] (8.75ns)   --->   "%data1_addr_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [myIP.c:19]   --->   Operation 85 'read' 'data1_addr_read' <Predicate = (!icmp_ln18)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 86 'br' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 87 [4/4] (5.70ns)   --->   "%tmp_1 = fmul float %data0_addr_read, %data1_addr_read" [myIP.c:19]   --->   Operation 87 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 88 [3/4] (5.70ns)   --->   "%tmp_1 = fmul float %data0_addr_read, %data1_addr_read" [myIP.c:19]   --->   Operation 88 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [2/2] (8.75ns)   --->   "%data2_load_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data2_addr_1, i32 1) nounwind" [myIP.c:19]   --->   Operation 89 'readreq' 'data2_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 90 [2/4] (5.70ns)   --->   "%tmp_1 = fmul float %data0_addr_read, %data1_addr_read" [myIP.c:19]   --->   Operation 90 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/2] (8.75ns)   --->   "%data2_load_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data2_addr_1, i32 1) nounwind" [myIP.c:19]   --->   Operation 91 'readreq' 'data2_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 92 [1/4] (5.70ns)   --->   "%tmp_1 = fmul float %data0_addr_read, %data1_addr_read" [myIP.c:19]   --->   Operation 92 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (8.75ns)   --->   "%data2_addr_1_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data2_addr_1) nounwind" [myIP.c:19]   --->   Operation 93 'read' 'data2_addr_1_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 94 [5/5] (7.25ns)   --->   "%tmp_2 = fadd float %data2_addr_1_read, %tmp_1" [myIP.c:19]   --->   Operation 94 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 95 [4/5] (7.25ns)   --->   "%tmp_2 = fadd float %data2_addr_1_read, %tmp_1" [myIP.c:19]   --->   Operation 95 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 96 [3/5] (7.25ns)   --->   "%tmp_2 = fadd float %data2_addr_1_read, %tmp_1" [myIP.c:19]   --->   Operation 96 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 97 [2/5] (7.25ns)   --->   "%tmp_2 = fadd float %data2_addr_1_read, %tmp_1" [myIP.c:19]   --->   Operation 97 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 98 [1/5] (7.25ns)   --->   "%tmp_2 = fadd float %data2_addr_1_read, %tmp_1" [myIP.c:19]   --->   Operation 98 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 99 [1/1] (8.75ns)   --->   "%data2_addr_1_req = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr_1, i32 1) nounwind" [myIP.c:19]   --->   Operation 99 'writereq' 'data2_addr_1_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_16 : Operation 100 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr_1, float %tmp_2) nounwind" [myIP.c:19]   --->   Operation 100 'write' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "br label %.preheader6" [myIP.c:18]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 4> <Delay = 3.45>
ST_17 : Operation 102 [1/1] (0.00ns)   --->   "%l_1 = phi i32 [ %l, %4 ], [ 0, %.preheader5.preheader ]"   --->   Operation 102 'phi' 'l_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "%phi_ln29 = phi i1 [ %and_ln26_1, %4 ], [ true, %.preheader5.preheader ]" [myIP.c:29]   --->   Operation 103 'phi' 'phi_ln29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 104 [1/1] (2.47ns)   --->   "%icmp_ln25 = icmp ult i32 %l_1, %dim_read" [myIP.c:25]   --->   Operation 104 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 105 [1/1] (0.97ns)   --->   "%and_ln25 = and i1 %phi_ln29, %icmp_ln25" [myIP.c:25]   --->   Operation 105 'and' 'and_ln25' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 106 [1/1] (2.55ns)   --->   "%l = add i32 %l_1, 1" [myIP.c:25]   --->   Operation 106 'add' 'l' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %and_ln25, label %4, label %5" [myIP.c:25]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 108 [1/1] (2.55ns)   --->   "%add_ln26 = add i32 %l_1, %phi_mul1" [myIP.c:26]   --->   Operation 108 'add' 'add_ln26' <Predicate = (and_ln25)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln26_1, i32 23, i32 30)" [myIP.c:26]   --->   Operation 109 'partselect' 'tmp_3' <Predicate = (and_ln25)> <Delay = 0.00>
ST_17 : Operation 110 [1/1] (1.55ns)   --->   "%icmp_ln26_2 = icmp ne i8 %tmp_3, -1" [myIP.c:26]   --->   Operation 110 'icmp' 'icmp_ln26_2' <Predicate = (and_ln25)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %phi_ln29, label %.preheader.preheader, label %.loopexit" [myIP.c:29]   --->   Operation 111 'br' <Predicate = (!and_ln25)> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (1.76ns)   --->   "br label %.preheader" [myIP.c:30]   --->   Operation 112 'br' <Predicate = (!and_ln25 & phi_ln29)> <Delay = 1.76>

State 18 <SV = 5> <Delay = 8.75>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i32 %add_ln26 to i64" [myIP.c:26]   --->   Operation 113 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%data2_addr_2 = getelementptr inbounds float* %data2, i64 %zext_ln26" [myIP.c:26]   --->   Operation 114 'getelementptr' 'data2_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [2/2] (8.75ns)   --->   "%data2_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data2_addr_2, i32 1) nounwind" [myIP.c:26]   --->   Operation 115 'readreq' 'data2_load_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 19 <SV = 6> <Delay = 8.75>
ST_19 : Operation 116 [1/2] (8.75ns)   --->   "%data2_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data2_addr_2, i32 1) nounwind" [myIP.c:26]   --->   Operation 116 'readreq' 'data2_load_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 20 <SV = 7> <Delay = 8.75>
ST_20 : Operation 117 [1/1] (8.75ns)   --->   "%data2_addr_2_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data2_addr_2) nounwind" [myIP.c:26]   --->   Operation 117 'read' 'data2_addr_2_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 21 <SV = 8> <Delay = 5.43>
ST_21 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln26 = bitcast float %data2_addr_2_read to i32" [myIP.c:26]   --->   Operation 118 'bitcast' 'bitcast_ln26' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln26, i32 23, i32 30)" [myIP.c:26]   --->   Operation 119 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i32 %bitcast_ln26 to i23" [myIP.c:26]   --->   Operation 120 'trunc' 'trunc_ln26_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (1.55ns)   --->   "%icmp_ln26 = icmp ne i8 %tmp, -1" [myIP.c:26]   --->   Operation 121 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 122 [1/1] (2.44ns)   --->   "%icmp_ln26_1 = icmp eq i23 %trunc_ln26_1, 0" [myIP.c:26]   --->   Operation 122 'icmp' 'icmp_ln26_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 123 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp ogt float %data2_addr_2_read, %threshold_read" [myIP.c:26]   --->   Operation 123 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 9> <Delay = 6.40>
ST_22 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln26_1)   --->   "%or_ln26 = or i1 %icmp_ln26_1, %icmp_ln26" [myIP.c:26]   --->   Operation 124 'or' 'or_ln26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln26_1)   --->   "%or_ln26_1 = or i1 %icmp_ln26_3, %icmp_ln26_2" [myIP.c:26]   --->   Operation 125 'or' 'or_ln26_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln26_1)   --->   "%and_ln26 = and i1 %or_ln26, %or_ln26_1" [myIP.c:26]   --->   Operation 126 'and' 'and_ln26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 127 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp ogt float %data2_addr_2_read, %threshold_read" [myIP.c:26]   --->   Operation 127 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 128 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln26_1 = and i1 %and_ln26, %tmp_4" [myIP.c:26]   --->   Operation 128 'and' 'and_ln26_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "br label %.preheader5" [myIP.c:25]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 5> <Delay = 8.75>
ST_23 : Operation 130 [1/1] (0.00ns)   --->   "%l_2 = phi i32 [ %l_4, %burstWrDataBB3 ], [ 0, %.preheader.preheader ]"   --->   Operation 130 'phi' 'l_2' <Predicate = (phi_ln29)> <Delay = 0.00>
ST_23 : Operation 131 [1/1] (2.47ns)   --->   "%icmp_ln30 = icmp eq i32 %l_2, %dim_read" [myIP.c:30]   --->   Operation 131 'icmp' 'icmp_ln30' <Predicate = (phi_ln29)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 132 [1/1] (2.55ns)   --->   "%l_4 = add i32 %l_2, 1" [myIP.c:30]   --->   Operation 132 'add' 'l_4' <Predicate = (phi_ln29)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %.loopexit.loopexit, label %6" [myIP.c:30]   --->   Operation 133 'br' <Predicate = (phi_ln29)> <Delay = 0.00>
ST_23 : Operation 134 [1/1] (2.47ns)   --->   "%icmp_ln31 = icmp eq i32 %l_2, 0" [myIP.c:31]   --->   Operation 134 'icmp' 'icmp_ln31' <Predicate = (phi_ln29 & !icmp_ln30)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %burstWrReqBB4, label %burstWrDataBB3" [myIP.c:31]   --->   Operation 135 'br' <Predicate = (phi_ln29 & !icmp_ln30)> <Delay = 0.00>
ST_23 : Operation 136 [1/1] (8.75ns)   --->   "%data2_addr_4_wr_req6 = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr, i32 %dim_read) nounwind" [myIP.c:31]   --->   Operation 136 'writereq' 'data2_addr_4_wr_req6' <Predicate = (phi_ln29 & !icmp_ln30 & icmp_ln31)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_23 : Operation 137 [1/1] (0.00ns)   --->   "br label %burstWrDataBB3"   --->   Operation 137 'br' <Predicate = (phi_ln29 & !icmp_ln30 & icmp_ln31)> <Delay = 0.00>
ST_23 : Operation 138 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float 0.000000e+00) nounwind" [myIP.c:31]   --->   Operation 138 'write' <Predicate = (phi_ln29 & !icmp_ln30)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_23 : Operation 139 [1/1] (0.00ns)   --->   "br label %.preheader" [myIP.c:30]   --->   Operation 139 'br' <Predicate = (phi_ln29 & !icmp_ln30)> <Delay = 0.00>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 140 'br' <Predicate = (phi_ln29 & icmp_ln30)> <Delay = 0.00>
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "br label %1" [myIP.c:11]   --->   Operation 141 'br' <Predicate = (icmp_ln30) | (!phi_ln29)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.45ns
The critical path consists of the following:
	wire read on port 'threshold' (myIP.c:3) [14]  (0 ns)
	'icmp' operation ('icmp_ln26_3', myIP.c:26) [22]  (2.45 ns)

 <State 2>: 2.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', myIP.c:11) [25]  (0 ns)
	'add' operation ('i', myIP.c:11) [29]  (2.55 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (myIP.c:14) [44]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	'phi' operation ('phi_mul', myIP.c:17) with incoming values : ('add_ln17', myIP.c:17) [54]  (0 ns)
	'getelementptr' operation ('data0_addr', myIP.c:19) [64]  (0 ns)
	bus request on port 'data0' (myIP.c:19) [65]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'data0' (myIP.c:19) [65]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (myIP.c:19) [74]  (8.75 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', myIP.c:19) [76]  (5.7 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (myIP.c:19) [77]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (myIP.c:19) [77]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'data2' (myIP.c:19) [78]  (8.75 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', myIP.c:19) [79]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', myIP.c:19) [79]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', myIP.c:19) [79]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', myIP.c:19) [79]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', myIP.c:19) [79]  (7.26 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (myIP.c:19) [80]  (8.75 ns)

 <State 17>: 3.45ns
The critical path consists of the following:
	'phi' operation ('l') with incoming values : ('l', myIP.c:25) [88]  (0 ns)
	'icmp' operation ('icmp_ln25', myIP.c:25) [90]  (2.47 ns)
	'and' operation ('and_ln25', myIP.c:25) [91]  (0.978 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('data2_addr_2', myIP.c:26) [97]  (0 ns)
	bus request on port 'data2' (myIP.c:26) [98]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (myIP.c:26) [98]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus read on port 'data2' (myIP.c:26) [99]  (8.75 ns)

 <State 21>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_4', myIP.c:26) [110]  (5.43 ns)

 <State 22>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_4', myIP.c:26) [110]  (5.43 ns)
	'and' operation ('and_ln26_1', myIP.c:26) [111]  (0.978 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (myIP.c:31) [126]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
