INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Aug  2 18:36:12 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : if_loop_2
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 start_0/startBuff/oehb1/validArray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mux0/tehb1/data_reg_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 1.021ns (19.999%)  route 4.084ns (80.001%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 7.143 - 6.000 ) 
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=595, unset)          1.274     1.274    start_0/startBuff/oehb1/clk
    SLICE_X14Y130        FDCE                                         r  start_0/startBuff/oehb1/validArray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y130        FDCE (Prop_fdce_C_Q)         0.259     1.533 f  start_0/startBuff/oehb1/validArray_reg[0]/Q
                         net (fo=51, routed)          0.516     2.049    control_merge3/fork_C1/generateBlocks[1].regblock/start_0_validArray_0
    SLICE_X16Y130        LUT6 (Prop_lut6_I1_O)        0.043     2.092 r  control_merge3/fork_C1/generateBlocks[1].regblock/full_reg_i_2__4/O
                         net (fo=8, routed)           0.365     2.457    control_merge3/fork_C1/generateBlocks[1].regblock/reg_value_reg_1
    SLICE_X16Y128        LUT5 (Prop_lut5_I0_O)        0.043     2.500 r  control_merge3/fork_C1/generateBlocks[1].regblock/a_address1[31]_INST_0_i_7/O
                         net (fo=3, routed)           0.112     2.612    control_merge3/fork_C1/generateBlocks[1].regblock/a_address1[31]_INST_0_i_7_n_0
    SLICE_X16Y128        LUT2 (Prop_lut2_I0_O)        0.043     2.655 r  control_merge3/fork_C1/generateBlocks[1].regblock/a_address1[31]_INST_0_i_4/O
                         net (fo=96, routed)          0.563     3.218    control_merge3/oehb1/data_reg_reg[0]_6
    SLICE_X19Y118        LUT6 (Prop_lut6_I3_O)        0.043     3.261 r  control_merge3/oehb1/a_address1[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.626     3.887    control_merge3/oehb1/full_reg_reg_4
    SLICE_X21Y121        LUT4 (Prop_lut4_I2_O)        0.043     3.930 r  control_merge3/oehb1/dataOutArray[0]0_carry_i_8/O
                         net (fo=1, routed)           0.000     3.930    cmpi1/S[0]
    SLICE_X21Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.189 r  cmpi1/dataOutArray[0]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.189    cmpi1/dataOutArray[0]0_carry_n_0
    SLICE_X21Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.242 r  cmpi1/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.242    cmpi1/dataOutArray[0]0_carry__0_n_0
    SLICE_X21Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.295 r  cmpi1/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.295    cmpi1/dataOutArray[0]0_carry__1_n_0
    SLICE_X21Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.348 r  cmpi1/dataOutArray[0]0_carry__2/CO[3]
                         net (fo=14, routed)          0.583     4.931    fork6/generateBlocks[1].regblock/O45[0]
    SLICE_X19Y130        LUT6 (Prop_lut6_I5_O)        0.043     4.974 f  fork6/generateBlocks[1].regblock/reg_value_i_2__4/O
                         net (fo=2, routed)           0.323     5.297    fork6/generateBlocks[1].regblock/reg_value_reg_2
    SLICE_X20Y130        LUT4 (Prop_lut4_I0_O)        0.043     5.340 r  fork6/generateBlocks[1].regblock/full_reg_i_4__0/O
                         net (fo=4, routed)           0.349     5.689    control_merge3/fork_C1/generateBlocks[1].regblock/reg_value_reg_18
    SLICE_X20Y130        LUT6 (Prop_lut6_I1_O)        0.043     5.732 r  control_merge3/fork_C1/generateBlocks[1].regblock/data_reg[31]_i_1__2/O
                         net (fo=32, routed)          0.647     6.379    mux0/tehb1/E[0]
    SLICE_X18Y120        FDCE                                         r  mux0/tehb1/data_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=595, unset)          1.143     7.143    mux0/tehb1/clk
    SLICE_X18Y120        FDCE                                         r  mux0/tehb1/data_reg_reg[15]/C
                         clock pessimism              0.085     7.228    
                         clock uncertainty           -0.035     7.193    
    SLICE_X18Y120        FDCE (Setup_fdce_C_CE)      -0.178     7.015    mux0/tehb1/data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          7.015    
                         arrival time                          -6.379    
  -------------------------------------------------------------------
                         slack                                  0.635    




