
<!DOCTYPE html>
<html lang="en">
<meta name="viewport" content="width=device-width, initial-scale=1" charset="utf-8">
<head>
  <link rel="stylesheet" href="../../merly.css">
  <script>
    function toggle_popup(id) {
      var popup = document.getElementById(id);
      popup.classList.toggle("show");
    }
  </script>
  <title>target\sh4\translate.c - MerlyMentor</title>
</head>
<body>
  <h2>target\sh4\translate.c - MerlyMentor</h2>
  
  <header>
    <nav>
      <ul class="list-style-none d-flex flex-wrap mb-2">
        <li class="mr-3"><a title="Files" href="../../index.html">Files</a></li>
        <li class="mr-3"><a title="Anomalies" href="../../anomalies.html">Anomalies</a></li>
        <li class="mr-3"><a title="Notables" href="../../notables.html">Notables</a></li>
        <li class="mr-3"><a title="Known Good" href="../../known-good.html">Known Good</a></li>
        <li class="mr-3"><a title="Known Bad" href="../../known-bad.html">Known Bad</a></li>
                <li class='mr-3'><a title='Expressions' href='translate.c-expr.html';>Expressions</a></li>

      </ul>
    </nav>
  </header>

  <table class="code">
<tr><td id='L1' class='num line'>1</td><td><span style='color:#3a6e31;'>/*</span><tr/>
<tr><td id='L2' class='num line'>2</td><td class='code'><span style='color:#3a6e31;'>&nbsp;*&nbsp;&nbsp;SH4&nbsp;translation</span><tr/>
<tr><td id='L3' class='num line'>3</td><td class='code'><span style='color:#3a6e31;'>&nbsp;*</span><tr/>
<tr><td id='L4' class='num line'>4</td><td class='code'><span style='color:#3a6e31;'>&nbsp;*&nbsp;&nbsp;Copyright&nbsp;(c)&nbsp;2005&nbsp;Samuel&nbsp;Tardieu</span><tr/>
<tr><td id='L5' class='num line'>5</td><td class='code'><span style='color:#3a6e31;'>&nbsp;*</span><tr/>
<tr><td id='L6' class='num line'>6</td><td class='code'><span style='color:#3a6e31;'>&nbsp;*&nbsp;This&nbsp;library&nbsp;is&nbsp;free&nbsp;software;&nbsp;you&nbsp;can&nbsp;redistribute&nbsp;it&nbsp;and/or</span><tr/>
<tr><td id='L7' class='num line'>7</td><td class='code'><span style='color:#3a6e31;'>&nbsp;*&nbsp;modify&nbsp;it&nbsp;under&nbsp;the&nbsp;terms&nbsp;of&nbsp;the&nbsp;GNU&nbsp;Lesser&nbsp;General&nbsp;Public</span><tr/>
<tr><td id='L8' class='num line'>8</td><td class='code'><span style='color:#3a6e31;'>&nbsp;*&nbsp;License&nbsp;as&nbsp;published&nbsp;by&nbsp;the&nbsp;Free&nbsp;Software&nbsp;Foundation;&nbsp;either</span><tr/>
<tr><td id='L9' class='num line'>9</td><td class='code'><span style='color:#3a6e31;'>&nbsp;*&nbsp;version&nbsp;2.1&nbsp;of&nbsp;the&nbsp;License,&nbsp;or&nbsp;(at&nbsp;your&nbsp;option)&nbsp;any&nbsp;later&nbsp;version.</span><tr/>
<tr><td id='L10' class='num line'>10</td><td class='code'><span style='color:#3a6e31;'>&nbsp;*</span><tr/>
<tr><td id='L11' class='num line'>11</td><td class='code'><span style='color:#3a6e31;'>&nbsp;*&nbsp;This&nbsp;library&nbsp;is&nbsp;distributed&nbsp;in&nbsp;the&nbsp;hope&nbsp;that&nbsp;it&nbsp;will&nbsp;be&nbsp;useful,</span><tr/>
<tr><td id='L12' class='num line'>12</td><td class='code'><span style='color:#3a6e31;'>&nbsp;*&nbsp;but&nbsp;WITHOUT&nbsp;ANY&nbsp;WARRANTY;&nbsp;without&nbsp;even&nbsp;the&nbsp;implied&nbsp;warranty&nbsp;of</span><tr/>
<tr><td id='L13' class='num line'>13</td><td class='code'><span style='color:#3a6e31;'>&nbsp;*&nbsp;MERCHANTABILITY&nbsp;or&nbsp;FITNESS&nbsp;FOR&nbsp;A&nbsp;PARTICULAR&nbsp;PURPOSE.&nbsp;&nbsp;See&nbsp;the&nbsp;GNU</span><tr/>
<tr><td id='L14' class='num line'>14</td><td class='code'><span style='color:#3a6e31;'>&nbsp;*&nbsp;Lesser&nbsp;General&nbsp;Public&nbsp;License&nbsp;for&nbsp;more&nbsp;details.</span><tr/>
<tr><td id='L15' class='num line'>15</td><td class='code'><span style='color:#3a6e31;'>&nbsp;*</span><tr/>
<tr><td id='L16' class='num line'>16</td><td class='code'><span style='color:#3a6e31;'>&nbsp;*&nbsp;You&nbsp;should&nbsp;have&nbsp;received&nbsp;a&nbsp;copy&nbsp;of&nbsp;the&nbsp;GNU&nbsp;Lesser&nbsp;General&nbsp;Public</span><tr/>
<tr><td id='L17' class='num line'>17</td><td class='code'><span style='color:#3a6e31;'>&nbsp;*&nbsp;License&nbsp;along&nbsp;with&nbsp;this&nbsp;library;&nbsp;if&nbsp;not,&nbsp;see&nbsp;&lt;http://www.gnu.org/licenses/&gt;.</span><tr/>
<tr><td id='L18' class='num line'>18</td><td class='code'><span style='color:#3a6e31;'>&nbsp;*/</span><tr/>
<tr><td id='L19' class='num line'>19</td><td class='code'><tr/>
<tr><td id='L20' class='num line'>20</td><td class='code'><span style='color:#676762;'>#define</span>&nbsp;<span style='color:#6892a9;'>DEBUG_DISAS</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L21' class='num line'>21</td><td class='code'><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L22' class='num line'>22</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#include</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>qemu/osdep.h</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L23' class='num line'>23</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#include</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>cpu.h</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L24' class='num line'>24</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#include</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>disas/disas.h</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L25' class='num line'>25</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#include</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>exec/exec-all.h</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L26' class='num line'>26</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#include</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>tcg/tcg-op.h</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L27' class='num line'>27</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#include</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>exec/cpu_ldst.h</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L28' class='num line'>28</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#include</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>exec/helper-proto.h</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L29' class='num line'>29</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#include</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>exec/helper-gen.h</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L30' class='num line'>30</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#include</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>exec/translator.h</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L31' class='num line'>31</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#include</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>exec/log.h</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L32' class='num line'>32</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#include</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>qemu/qemu-print.h</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L33' class='num line'>33</td><td class='code'><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L34' class='num line'>34</td><td class='code'><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L35' class='num line'>35</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#906a94;font-weight:bold;'>typedef</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>struct</span>&nbsp;<span style='color:#348675;'>DisasContext</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L36' class='num line'>36</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>DisasContextBase</span>&nbsp;<span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L37' class='num line'>37</td><td class='code'><tr/>
<tr><td id='L38' class='num line'>38</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>uint32_t</span>&nbsp;<span style='color:#7a8f6c;'>tbflags</span><span style='color:#9e9e9e;'>;</span>&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;should&nbsp;stay&nbsp;unmodified&nbsp;during&nbsp;the&nbsp;TB&nbsp;translation&nbsp;*/</span><tr/>
<tr><td id='L39' class='num line'>39</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>uint32_t</span>&nbsp;<span style='color:#7a8f6c;'>envflags</span><span style='color:#9e9e9e;'>;</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;should&nbsp;stay&nbsp;in&nbsp;sync&nbsp;with&nbsp;env-&gt;flags&nbsp;using&nbsp;TCG&nbsp;ops&nbsp;*/</span><tr/>
<tr><td id='L40' class='num line'>40</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>int</span>&nbsp;<span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L41' class='num line'>41</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>int</span>&nbsp;<span style='color:#7a8f6c;'>gbank</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L42' class='num line'>42</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>int</span>&nbsp;<span style='color:#7a8f6c;'>fbank</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L43' class='num line'>43</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>uint32_t</span>&nbsp;<span style='color:#7a8f6c;'>delayed_pc</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L44' class='num line'>44</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>uint32_t</span>&nbsp;<span style='color:#7a8f6c;'>features</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L45' class='num line'>45</td><td class='code'><tr/>
<tr><td id='L46' class='num line'>46</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>uint16_t</span>&nbsp;<span style='color:#7a8f6c;'>opcode</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L47' class='num line'>47</td><td class='code'><tr/>
<tr><td id='L48' class='num line'>48</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>bool</span>&nbsp;<span style='color:#7a8f6c;'>has_movcal</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L49' class='num line'>49</td><td class='code'><span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#348675;'>DisasContext</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L50' class='num line'>50</td><td class='code'><tr/>
<tr><td id='L51' class='num line'>51</td><td class='code'><span style='color:#676762;'>#if</span>&nbsp;<span style='color:#676762;'>defined</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>CONFIG_USER_ONLY</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L52' class='num line'>52</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#define</span>&nbsp;<span style='color:#6892a9;'>IS_USER</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><span style='color:#7e7aaa;'>&nbsp;1</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L53' class='num line'>53</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#define</span>&nbsp;<span style='color:#6892a9;'>UNALIGN</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>C</span><span style='color:#9e9e9e;'>)</span><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;(ctx-&gt;tbflags&nbsp;&amp;&nbsp;TB_FLAG_UNALIGN&nbsp;?&nbsp;MO_UNALN&nbsp;:&nbsp;MO_ALIGN)</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L54' class='num line'>54</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#else</span><tr/>
<tr><td id='L55' class='num line'>55</td><td class='code'><span style='color:#676762;'>#define</span>&nbsp;<span style='color:#6892a9;'>IS_USER</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><span style='color:#7e7aaa;'>&nbsp;(!(ctx-&gt;tbflags&nbsp;&amp;&nbsp;(1u&nbsp;&lt;&lt;&nbsp;SR_MD)))</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L56' class='num line'>56</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#define</span>&nbsp;<span style='color:#6892a9;'>UNALIGN</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>C</span><span style='color:#9e9e9e;'>)</span><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;0</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L57' class='num line'>57</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#endif</span><tr/>
<tr><td id='L58' class='num line'>58</td><td class='code'><tr/>
<tr><td id='L59' class='num line'>59</td><td class='code'><span style='color:#3a6e31;'>/*&nbsp;Target-specific&nbsp;values&nbsp;for&nbsp;ctx-&gt;base.is_jmp.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L60' class='num line'>60</td><td class='code'><span style='color:#3a6e31;'>/*&nbsp;We&nbsp;want&nbsp;to&nbsp;exit&nbsp;back&nbsp;to&nbsp;the&nbsp;cpu&nbsp;loop&nbsp;for&nbsp;some&nbsp;reason.</span><tr/>
<tr><td id='L61' class='num line'>61</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;Usually&nbsp;this&nbsp;is&nbsp;to&nbsp;recognize&nbsp;interrupts&nbsp;immediately.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L62' class='num line'>62</td><td class='code'><span style='color:#676762;'>#define</span>&nbsp;<span style='color:#6892a9;'>DISAS_STOP</span><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;DISAS_TARGET_0</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L63' class='num line'>63</td><td class='code'><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L64' class='num line'>64</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#3a6e31;'>/*&nbsp;global&nbsp;register&nbsp;indexes&nbsp;*/</span><tr/>
<tr><td id='L65' class='num line'>65</td><td class='code'><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>cpu_gregs</span><span style='color:#aaa186;'>[</span><span style='color:#788970;'>32</span><span style='color:#aaa186;'>]</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L66' class='num line'>66</td><td class='code'><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>cpu_sr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_m</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_q</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L67' class='num line'>67</td><td class='code'><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>cpu_pc</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_ssr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_spc</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_gbr</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L68' class='num line'>68</td><td class='code'><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>cpu_vbr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sgr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_dbr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_mach</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_macl</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L69' class='num line'>69</td><td class='code'><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>cpu_pr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_fpscr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_fpul</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L70' class='num line'>70</td><td class='code'><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>cpu_lock_addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_lock_value</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L71' class='num line'>71</td><td class='code'><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>cpu_fregs</span><span style='color:#aaa186;'>[</span><span style='color:#788970;'>32</span><span style='color:#aaa186;'>]</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L72' class='num line'>72</td><td class='code'><tr/>
<tr><td id='L73' class='num line'>73</td><td class='code'><span style='color:#3a6e31;'>/*&nbsp;internal&nbsp;register&nbsp;indexes&nbsp;*/</span><tr/>
<tr><td id='L74' class='num line'>74</td><td class='code'><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>cpu_flags</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_delayed_pc</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_delayed_cond</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L75' class='num line'>75</td><td class='code'><tr/>
<tr><td id='L76' class='num line'>76</td><td class='code'><span style='color:#676762;'>#include</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>exec/gen-icount.h</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L77' class='num line'>77</td><td class='code'><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L78' class='num line'>78</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#835980;'>void</span>&nbsp;<span style='color:#929270;'>sh4_translate_init</span><span style='color:#9e9e9e;'>(</span><span style='color:#835980;'>void</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L79' class='num line'>79</td><td class='code'><span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L80' class='num line'>80</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>int</span>&nbsp;<span style='color:#6892a9;'>i</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L81' class='num line'>81</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>const</span>&nbsp;<span style='color:#835980;'>char</span>&nbsp;<span style='color:#aaa186;'>*</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>const</span>&nbsp;<span style='color:#6892a9;'>gregnames</span><span style='color:#aaa186;'>[</span><span style='color:#788970;'>24</span><span style='color:#aaa186;'>]</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L82' class='num line'>82</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>R0_BANK0</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>R1_BANK0</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>R2_BANK0</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>R3_BANK0</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L83' class='num line'>83</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>R4_BANK0</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>R5_BANK0</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>R6_BANK0</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>R7_BANK0</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L84' class='num line'>84</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>R8</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>R9</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>R10</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>R11</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>R12</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>R13</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>R14</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>R15</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L85' class='num line'>85</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>R0_BANK1</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>R1_BANK1</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>R2_BANK1</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>R3_BANK1</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L86' class='num line'>86</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>R4_BANK1</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>R5_BANK1</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>R6_BANK1</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>R7_BANK1</span><span style='color:#aa7e6c;'>&quot;</span><tr/>
<tr><td id='L87' class='num line'>87</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L88' class='num line'>88</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>const</span>&nbsp;<span style='color:#835980;'>char</span>&nbsp;<span style='color:#aaa186;'>*</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>const</span>&nbsp;<span style='color:#6892a9;'>fregnames</span><span style='color:#aaa186;'>[</span><span style='color:#788970;'>32</span><span style='color:#aaa186;'>]</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L89' class='num line'>89</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR0_BANK0</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR1_BANK0</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR2_BANK0</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR3_BANK0</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L90' class='num line'>90</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR4_BANK0</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR5_BANK0</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR6_BANK0</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR7_BANK0</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L91' class='num line'>91</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR8_BANK0</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR9_BANK0</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR10_BANK0</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR11_BANK0</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L92' class='num line'>92</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR12_BANK0</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR13_BANK0</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR14_BANK0</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR15_BANK0</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L93' class='num line'>93</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR0_BANK1</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR1_BANK1</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR2_BANK1</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR3_BANK1</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L94' class='num line'>94</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR4_BANK1</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR5_BANK1</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR6_BANK1</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR7_BANK1</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L95' class='num line'>95</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR8_BANK1</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR9_BANK1</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR10_BANK1</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR11_BANK1</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L96' class='num line'>96</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR12_BANK1</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR13_BANK1</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR14_BANK1</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPR15_BANK1</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L97' class='num line'>97</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L98' class='num line'>98</td><td class='code'><tr/>
<tr><td id='L99' class='num line'>99</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>for</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>i</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>;</span>&nbsp;<span style='color:#6892a9;background-color:#005c22;'>i</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&lt;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>24</span><span style='color:#9e9e9e;'>;</span>&nbsp;<span style='color:#6892a9;'>i</span><span style='color:#aaa186;'>++</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L100' class='num line'>100</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>cpu_gregs</span><span style='color:#aaa186;'>[</span><span style='color:#6892a9;'>i</span><span style='color:#aaa186;'>]</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_global_mem_new_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L101' class='num line'>101</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>offsetof</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>CPUSH4State</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>gregs</span><span style='color:#aaa186;'>[</span><span style='color:#6892a9;'>i</span><span style='color:#aaa186;'>]</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L102' class='num line'>102</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>gregnames</span><span style='color:#aaa186;'>[</span><span style='color:#6892a9;'>i</span><span style='color:#aaa186;'>]</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L103' class='num line'>103</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L104' class='num line'>104</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>memcpy</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_gregs</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#788970;'>24</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_gregs</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#788970;'>8</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>8</span>&nbsp;<span style='color:#aaa186;'>*</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>sizeof</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>TCGv</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L105' class='num line'>105</td><td class='code'><tr/>
<tr><td id='L106' class='num line'>106</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>cpu_pc</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_global_mem_new_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L107' class='num line'>107</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>offsetof</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>CPUSH4State</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>pc</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>PC</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L108' class='num line'>108</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>cpu_sr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_global_mem_new_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L109' class='num line'>109</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>offsetof</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>CPUSH4State</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>sr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>SR</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L110' class='num line'>110</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>cpu_sr_m</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_global_mem_new_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L111' class='num line'>111</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>offsetof</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>CPUSH4State</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>sr_m</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>SR_M</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L112' class='num line'>112</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>cpu_sr_q</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_global_mem_new_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L113' class='num line'>113</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>offsetof</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>CPUSH4State</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>sr_q</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>SR_Q</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L114' class='num line'>114</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_global_mem_new_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L115' class='num line'>115</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>offsetof</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>CPUSH4State</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>sr_t</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>SR_T</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L116' class='num line'>116</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>cpu_ssr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_global_mem_new_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L117' class='num line'>117</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>offsetof</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>CPUSH4State</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ssr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>SSR</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L118' class='num line'>118</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>cpu_spc</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_global_mem_new_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L119' class='num line'>119</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>offsetof</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>CPUSH4State</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>spc</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>SPC</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L120' class='num line'>120</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>cpu_gbr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_global_mem_new_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L121' class='num line'>121</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>offsetof</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>CPUSH4State</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>gbr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>GBR</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L122' class='num line'>122</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>cpu_vbr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_global_mem_new_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L123' class='num line'>123</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>offsetof</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>CPUSH4State</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>vbr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>VBR</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L124' class='num line'>124</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>cpu_sgr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_global_mem_new_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L125' class='num line'>125</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>offsetof</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>CPUSH4State</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>sgr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>SGR</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L126' class='num line'>126</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>cpu_dbr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_global_mem_new_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L127' class='num line'>127</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>offsetof</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>CPUSH4State</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>dbr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>DBR</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L128' class='num line'>128</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>cpu_mach</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_global_mem_new_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L129' class='num line'>129</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>offsetof</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>CPUSH4State</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>mach</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>MACH</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L130' class='num line'>130</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>cpu_macl</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_global_mem_new_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L131' class='num line'>131</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>offsetof</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>CPUSH4State</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>macl</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>MACL</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L132' class='num line'>132</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>cpu_pr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_global_mem_new_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L133' class='num line'>133</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>offsetof</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>CPUSH4State</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>pr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>PR</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L134' class='num line'>134</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>cpu_fpscr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_global_mem_new_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L135' class='num line'>135</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>offsetof</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>CPUSH4State</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fpscr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPSCR</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L136' class='num line'>136</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>cpu_fpul</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_global_mem_new_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L137' class='num line'>137</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>offsetof</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>CPUSH4State</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fpul</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>FPUL</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L138' class='num line'>138</td><td class='code'><tr/>
<tr><td id='L139' class='num line'>139</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>cpu_flags</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_global_mem_new_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L140' class='num line'>140</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>offsetof</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>CPUSH4State</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>flags</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>_flags_</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L141' class='num line'>141</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>cpu_delayed_pc</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_global_mem_new_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L142' class='num line'>142</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>offsetof</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>CPUSH4State</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>delayed_pc</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L143' class='num line'>143</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>_delayed_pc_</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L144' class='num line'>144</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>cpu_delayed_cond</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_global_mem_new_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L145' class='num line'>145</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>offsetof</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>CPUSH4State</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L146' class='num line'>146</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>delayed_cond</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L147' class='num line'>147</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>_delayed_cond_</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L148' class='num line'>148</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>cpu_lock_addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_global_mem_new_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L149' class='num line'>149</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>offsetof</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>CPUSH4State</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>lock_addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L150' class='num line'>150</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>_lock_addr_</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L151' class='num line'>151</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>cpu_lock_value</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_global_mem_new_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L152' class='num line'>152</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>offsetof</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>CPUSH4State</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>lock_value</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L153' class='num line'>153</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>_lock_value_</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L154' class='num line'>154</td><td class='code'><tr/>
<tr><td id='L155' class='num line'>155</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>for</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>i</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>;</span>&nbsp;<span style='color:#6892a9;background-color:#005c22;'>i</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&lt;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>32</span><span style='color:#9e9e9e;'>;</span>&nbsp;<span style='color:#6892a9;'>i</span><span style='color:#aaa186;'>++</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L156' class='num line'>156</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>cpu_fregs</span><span style='color:#aaa186;'>[</span><span style='color:#6892a9;'>i</span><span style='color:#aaa186;'>]</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_global_mem_new_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L157' class='num line'>157</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>offsetof</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>CPUSH4State</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fregs</span><span style='color:#aaa186;'>[</span><span style='color:#6892a9;'>i</span><span style='color:#aaa186;'>]</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L158' class='num line'>158</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>fregnames</span><span style='color:#aaa186;'>[</span><span style='color:#6892a9;'>i</span><span style='color:#aaa186;'>]</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L159' class='num line'>159</td><td class='code'><span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L160' class='num line'>160</td><td class='code'><tr/>
<tr><td id='L161' class='num line'>161</td><td class='code'><span style='color:#835980;'>void</span>&nbsp;<span style='color:#929270;'>superh_cpu_dump_state</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>CPUState</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>cs</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>FILE</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>f</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#835980;'>int</span>&nbsp;<span style='color:#6892a9;'>flags</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L162' class='num line'>162</td><td class='code'><span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L163' class='num line'>163</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>SuperHCPU</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>cpu</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>SUPERH_CPU</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cs</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L164' class='num line'>164</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>CPUSH4State</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>env</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#aaa186;'>&amp;</span><span style='color:#6892a9;'>cpu</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>env</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L165' class='num line'>165</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>int</span>&nbsp;<span style='color:#6892a9;'>i</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L166' class='num line'>166</td><td class='code'><tr/>
<tr><td id='L167' class='num line'>167</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>qemu_fprintf</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>f</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>pc=0x%08x&nbsp;sr=0x%08x&nbsp;pr=0x%08x&nbsp;fpscr=0x%08x</span><span style='color:#7456aa;'>\n</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L168' class='num line'>168</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>env</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>pc</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>cpu_read_sr</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>env</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>env</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>pr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>env</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>fpscr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L169' class='num line'>169</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>qemu_fprintf</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>f</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>spc=0x%08x&nbsp;ssr=0x%08x&nbsp;gbr=0x%08x&nbsp;vbr=0x%08x</span><span style='color:#7456aa;'>\n</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L170' class='num line'>170</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>env</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>spc</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>env</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>ssr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>env</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>gbr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>env</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>vbr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L171' class='num line'>171</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>qemu_fprintf</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>f</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>sgr=0x%08x&nbsp;dbr=0x%08x&nbsp;delayed_pc=0x%08x&nbsp;fpul=0x%08x</span><span style='color:#7456aa;'>\n</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L172' class='num line'>172</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>env</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>sgr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>env</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>dbr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>env</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>delayed_pc</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>env</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>fpul</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L173' class='num line'>173</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>for</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>i</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>;</span>&nbsp;<span style='color:#6892a9;background-color:#005c22;'>i</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&lt;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>24</span><span style='color:#9e9e9e;'>;</span>&nbsp;<span style='color:#6892a9;'>i</span>&nbsp;<span style='color:#aaa186;'>+=</span>&nbsp;<span style='color:#788970;'>4</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L174' class='num line'>174</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>qemu_printf</span><span style='color:#9e9e9e;'>(</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>r%d=0x%08x&nbsp;r%d=0x%08x&nbsp;r%d=0x%08x&nbsp;r%d=0x%08x</span><span style='color:#7456aa;'>\n</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L175' class='num line'>175</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>i</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>env</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>gregs</span><span style='color:#aaa186;'>[</span><span style='color:#6892a9;'>i</span><span style='color:#aaa186;'>]</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>i</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>env</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>gregs</span><span style='color:#aaa186;'>[</span><span style='color:#6892a9;'>i</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#aaa186;'>]</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L176' class='num line'>176</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>i</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#788970;'>2</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>env</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>gregs</span><span style='color:#aaa186;'>[</span><span style='color:#6892a9;'>i</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#788970;'>2</span><span style='color:#aaa186;'>]</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>i</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#788970;'>3</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>env</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>gregs</span><span style='color:#aaa186;'>[</span><span style='color:#6892a9;'>i</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#788970;'>3</span><span style='color:#aaa186;'>]</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L177' class='num line'>177</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L178' class='num line'>178</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>env</span><span style='color:#aaa186;background-color:#005c22;'>-&gt;</span><span style='color:#7a8f6c;background-color:#005c22;'>flags</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>DELAY_SLOT</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L179' class='num line'>179</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>qemu_printf</span><span style='color:#9e9e9e;'>(</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>in&nbsp;delay&nbsp;slot&nbsp;(delayed_pc=0x%08x)</span><span style='color:#7456aa;'>\n</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L180' class='num line'>180</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>env</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>delayed_pc</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L181' class='num line'>181</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>else</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>env</span><span style='color:#aaa186;background-color:#005c22;'>-&gt;</span><span style='color:#7a8f6c;background-color:#005c22;'>flags</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>DELAY_SLOT_CONDITIONAL</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L182' class='num line'>182</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>qemu_printf</span><span style='color:#9e9e9e;'>(</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>in&nbsp;conditional&nbsp;delay&nbsp;slot&nbsp;(delayed_pc=0x%08x)</span><span style='color:#7456aa;'>\n</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L183' class='num line'>183</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>env</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>delayed_pc</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L184' class='num line'>184</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>else</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>env</span><span style='color:#aaa186;background-color:#005c22;'>-&gt;</span><span style='color:#7a8f6c;background-color:#005c22;'>flags</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>DELAY_SLOT_RTE</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L185' class='num line'>185</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>qemu_fprintf</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>f</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>in&nbsp;rte&nbsp;delay&nbsp;slot&nbsp;(delayed_pc=0x%08x)</span><span style='color:#7456aa;'>\n</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L186' class='num line'>186</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>env</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>delayed_pc</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L187' class='num line'>187</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L188' class='num line'>188</td><td class='code'><span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L189' class='num line'>189</td><td class='code'><tr/>
<tr><td id='L190' class='num line'>190</td><td class='code'><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#835980;'>void</span>&nbsp;<span style='color:#929270;'>gen_read_sr</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>dst</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L191' class='num line'>191</td><td class='code'><span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L192' class='num line'>192</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>t0</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L193' class='num line'>193</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_shli_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_q</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>SR_Q</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L194' class='num line'>194</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_or_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>dst</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>dst</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L195' class='num line'>195</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_shli_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_m</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>SR_M</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L196' class='num line'>196</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_or_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>dst</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>dst</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L197' class='num line'>197</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_shli_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>SR_T</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L198' class='num line'>198</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_or_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>dst</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L199' class='num line'>199</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L200' class='num line'>200</td><td class='code'><span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L201' class='num line'>201</td><td class='code'><tr/>
<tr><td id='L202' class='num line'>202</td><td class='code'><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#835980;'>void</span>&nbsp;<span style='color:#929270;'>gen_write_sr</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>src</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L203' class='num line'>203</td><td class='code'><span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L204' class='num line'>204</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_andi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>src</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L205' class='num line'>205</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aaa186;'>~</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>1u</span>&nbsp;<span style='color:#aaa186;'>&lt;&lt;</span>&nbsp;<span style='color:#6892a9;'>SR_Q</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#aaa186;'>|</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>1u</span>&nbsp;<span style='color:#aaa186;'>&lt;&lt;</span>&nbsp;<span style='color:#6892a9;'>SR_M</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#aaa186;'>|</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>1u</span>&nbsp;<span style='color:#aaa186;'>&lt;&lt;</span>&nbsp;<span style='color:#6892a9;'>SR_T</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L206' class='num line'>206</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_extract_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_q</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>src</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>SR_Q</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L207' class='num line'>207</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_extract_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_m</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>src</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>SR_M</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L208' class='num line'>208</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_extract_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>src</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>SR_T</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L209' class='num line'>209</td><td class='code'><span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L210' class='num line'>210</td><td class='code'><tr/>
<tr><td id='L211' class='num line'>211</td><td class='code'><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>inline</span>&nbsp;<span style='color:#835980;'>void</span>&nbsp;<span style='color:#929270;'>gen_save_cpu_state</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>DisasContext</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#835980;'>bool</span>&nbsp;<span style='color:#6892a9;'>save_pc</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L212' class='num line'>212</td><td class='code'><span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L213' class='num line'>213</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>save_pc</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L214' class='num line'>214</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_pc</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>pc_next</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L215' class='num line'>215</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L216' class='num line'>216</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ctx</span><span style='color:#aaa186;background-color:#005c22;'>-&gt;</span><span style='color:#7a8f6c;background-color:#005c22;'>delayed_pc</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>!=</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#835980;background-color:#005c22;'>uint32_t</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>-1</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L217' class='num line'>217</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_delayed_pc</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>delayed_pc</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L218' class='num line'>218</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L219' class='num line'>219</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ctx</span><span style='color:#aaa186;background-color:#005c22;'>-&gt;</span><span style='color:#7a8f6c;background-color:#005c22;'>tbflags</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>TB_FLAG_ENVFLAGS_MASK</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>!=</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>ctx</span><span style='color:#aaa186;background-color:#005c22;'>-&gt;</span><span style='color:#7a8f6c;background-color:#005c22;'>envflags</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L220' class='num line'>220</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_flags</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>envflags</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L221' class='num line'>221</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L222' class='num line'>222</td><td class='code'><span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L223' class='num line'>223</td><td class='code'><tr/>
<tr><td id='L224' class='num line'>224</td><td class='code'><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>inline</span>&nbsp;<span style='color:#835980;'>bool</span>&nbsp;<span style='color:#929270;'>use_exit_tb</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>DisasContext</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L225' class='num line'>225</td><td class='code'><span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L226' class='num line'>226</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>return</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>tbflags</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#6892a9;'>GUSA_EXCLUSIVE</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#aaa186;'>!=</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L227' class='num line'>227</td><td class='code'><span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L228' class='num line'>228</td><td class='code'><tr/>
<tr><td id='L229' class='num line'>229</td><td class='code'><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#835980;'>bool</span>&nbsp;<span style='color:#929270;'>use_goto_tb</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>DisasContext</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>target_ulong</span>&nbsp;<span style='color:#6892a9;'>dest</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L230' class='num line'>230</td><td class='code'><span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L231' class='num line'>231</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#929270;background-color:#005c22;'>use_exit_tb</span><span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ctx</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L232' class='num line'>232</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>return</span>&nbsp;<span style='color:#39688e;'>false</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L233' class='num line'>233</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L234' class='num line'>234</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>return</span>&nbsp;<span style='color:#929270;'>translator_use_goto_tb</span><span style='color:#9e9e9e;'>(</span><span style='color:#aaa186;'>&amp;</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>dest</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L235' class='num line'>235</td><td class='code'><span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L236' class='num line'>236</td><td class='code'><tr/>
<tr><td id='L237' class='num line'>237</td><td class='code'><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#835980;'>void</span>&nbsp;<span style='color:#929270;'>gen_goto_tb</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>DisasContext</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#835980;'>int</span>&nbsp;<span style='color:#6892a9;'>n</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>target_ulong</span>&nbsp;<span style='color:#6892a9;'>dest</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L238' class='num line'>238</td><td class='code'><span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L239' class='num line'>239</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#929270;background-color:#005c22;'>use_goto_tb</span><span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ctx</span><span style='color:#9e9e9e;background-color:#005c22;'>,</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>dest</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L240' class='num line'>240</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_goto_tb</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>n</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L241' class='num line'>241</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_pc</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>dest</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L242' class='num line'>242</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_exit_tb</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>tb</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>n</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L243' class='num line'>243</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>else</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L244' class='num line'>244</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_pc</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>dest</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L245' class='num line'>245</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#929270;background-color:#005c22;'>use_exit_tb</span><span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ctx</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L246' class='num line'>246</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_exit_tb</span><span style='color:#9e9e9e;'>(</span><span style='color:#39688e;'>NULL</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L247' class='num line'>247</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>else</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L248' class='num line'>248</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_lookup_and_goto_ptr</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L249' class='num line'>249</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L250' class='num line'>250</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L251' class='num line'>251</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>is_jmp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>DISAS_NORETURN</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L252' class='num line'>252</td><td class='code'><span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L253' class='num line'>253</td><td class='code'><tr/>
<tr><td id='L254' class='num line'>254</td><td class='code'><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#835980;'>void</span>&nbsp;<span style='color:#929270;'>gen_jump</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>DisasContext</span>&nbsp;<span style='color:#aaa186;'>*</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L255' class='num line'>255</td><td class='code'><span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L256' class='num line'>256</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ctx</span><span style='color:#aaa186;background-color:#005c22;'>-&gt;</span><span style='color:#7a8f6c;background-color:#005c22;'>delayed_pc</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>==</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>-1</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L257' class='num line'>257</td><td class='code'>&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;Target&nbsp;is&nbsp;not&nbsp;statically&nbsp;known,&nbsp;it&nbsp;comes&nbsp;necessarily&nbsp;from&nbsp;a</span><tr/>
<tr><td id='L258' class='num line'>258</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;delayed&nbsp;jump&nbsp;as&nbsp;immediate&nbsp;jump&nbsp;are&nbsp;conditinal&nbsp;jumps&nbsp;*/</span><tr/>
<tr><td id='L259' class='num line'>259</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_pc</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_delayed_pc</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L260' class='num line'>260</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_discard_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_delayed_pc</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L261' class='num line'>261</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#929270;background-color:#005c22;'>use_exit_tb</span><span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ctx</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L262' class='num line'>262</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_exit_tb</span><span style='color:#9e9e9e;'>(</span><span style='color:#39688e;'>NULL</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L263' class='num line'>263</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>else</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L264' class='num line'>264</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_lookup_and_goto_ptr</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L265' class='num line'>265</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L266' class='num line'>266</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>is_jmp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>DISAS_NORETURN</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L267' class='num line'>267</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>else</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L268' class='num line'>268</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>gen_goto_tb</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>delayed_pc</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L269' class='num line'>269</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L270' class='num line'>270</td><td class='code'><span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L271' class='num line'>271</td><td class='code'><tr/>
<tr><td id='L272' class='num line'>272</td><td class='code'><span style='color:#3a6e31;'>/*&nbsp;Immediate&nbsp;conditional&nbsp;jump&nbsp;(bt&nbsp;or&nbsp;bf)&nbsp;*/</span><tr/>
<tr><td id='L273' class='num line'>273</td><td class='code'><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#835980;'>void</span>&nbsp;<span style='color:#929270;'>gen_conditional_jump</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>DisasContext</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>target_ulong</span>&nbsp;<span style='color:#6892a9;'>dest</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L274' class='num line'>274</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>bool</span>&nbsp;<span style='color:#6892a9;'>jump_if_true</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L275' class='num line'>275</td><td class='code'><span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L276' class='num line'>276</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGLabel</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>l1</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>gen_new_label</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L277' class='num line'>277</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGCond</span>&nbsp;<span style='color:#6892a9;'>cond_not_taken</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>jump_if_true</span>&nbsp;<span style='color:#aaa186;'>?</span>&nbsp;<span style='color:#6892a9;'>TCG_COND_EQ</span>&nbsp;<span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#6892a9;'>TCG_COND_NE</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L278' class='num line'>278</td><td class='code'><tr/>
<tr><td id='L279' class='num line'>279</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ctx</span><span style='color:#aaa186;background-color:#005c22;'>-&gt;</span><span style='color:#7a8f6c;background-color:#005c22;'>tbflags</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>GUSA_EXCLUSIVE</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L280' class='num line'>280</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;When&nbsp;in&nbsp;an&nbsp;exclusive&nbsp;region,&nbsp;we&nbsp;must&nbsp;continue&nbsp;to&nbsp;the&nbsp;end.</span><tr/>
<tr><td id='L281' class='num line'>281</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Therefore,&nbsp;exit&nbsp;the&nbsp;region&nbsp;on&nbsp;a&nbsp;taken&nbsp;branch,&nbsp;but&nbsp;otherwise</span><tr/>
<tr><td id='L282' class='num line'>282</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fall&nbsp;through&nbsp;to&nbsp;the&nbsp;next&nbsp;instruction.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L283' class='num line'>283</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_brcondi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cond_not_taken</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>l1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L284' class='num line'>284</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_flags</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>envflags</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#aaa186;'>~</span><span style='color:#6892a9;'>GUSA_MASK</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L285' class='num line'>285</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;Note&nbsp;that&nbsp;this&nbsp;won&apos;t&nbsp;actually&nbsp;use&nbsp;a&nbsp;goto_tb&nbsp;opcode&nbsp;because&nbsp;we</span><tr/>
<tr><td id='L286' class='num line'>286</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;disallow&nbsp;it&nbsp;in&nbsp;use_goto_tb,&nbsp;but&nbsp;it&nbsp;handles&nbsp;exit&nbsp;+&nbsp;singlestep.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L287' class='num line'>287</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_goto_tb</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>dest</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L288' class='num line'>288</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_set_label</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>l1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L289' class='num line'>289</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>is_jmp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>DISAS_NEXT</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L290' class='num line'>290</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L291' class='num line'>291</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L292' class='num line'>292</td><td class='code'><tr/>
<tr><td id='L293' class='num line'>293</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_save_cpu_state</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#39688e;'>false</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L294' class='num line'>294</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_brcondi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cond_not_taken</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>l1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L295' class='num line'>295</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_goto_tb</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>dest</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L296' class='num line'>296</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_set_label</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>l1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L297' class='num line'>297</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_goto_tb</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>pc_next</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#788970;'>2</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L298' class='num line'>298</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>is_jmp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>DISAS_NORETURN</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L299' class='num line'>299</td><td class='code'><span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L300' class='num line'>300</td><td class='code'><tr/>
<tr><td id='L301' class='num line'>301</td><td class='code'><span style='color:#3a6e31;'>/*&nbsp;Delayed&nbsp;conditional&nbsp;jump&nbsp;(bt&nbsp;or&nbsp;bf)&nbsp;*/</span><tr/>
<tr><td id='L302' class='num line'>302</td><td class='code'><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#835980;'>void</span>&nbsp;<span style='color:#929270;'>gen_delayed_conditional_jump</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>DisasContext</span>&nbsp;<span style='color:#aaa186;'>*</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L303' class='num line'>303</td><td class='code'><span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L304' class='num line'>304</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGLabel</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>l1</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>gen_new_label</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L305' class='num line'>305</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>ds</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L306' class='num line'>306</td><td class='code'><tr/>
<tr><td id='L307' class='num line'>307</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ds</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_delayed_cond</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L308' class='num line'>308</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_discard_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_delayed_cond</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L309' class='num line'>309</td><td class='code'><tr/>
<tr><td id='L310' class='num line'>310</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ctx</span><span style='color:#aaa186;background-color:#005c22;'>-&gt;</span><span style='color:#7a8f6c;background-color:#005c22;'>tbflags</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>GUSA_EXCLUSIVE</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L311' class='num line'>311</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;When&nbsp;in&nbsp;an&nbsp;exclusive&nbsp;region,&nbsp;we&nbsp;must&nbsp;continue&nbsp;to&nbsp;the&nbsp;end.</span><tr/>
<tr><td id='L312' class='num line'>312</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Therefore,&nbsp;exit&nbsp;the&nbsp;region&nbsp;on&nbsp;a&nbsp;taken&nbsp;branch,&nbsp;but&nbsp;otherwise</span><tr/>
<tr><td id='L313' class='num line'>313</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fall&nbsp;through&nbsp;to&nbsp;the&nbsp;next&nbsp;instruction.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L314' class='num line'>314</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_brcondi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>TCG_COND_EQ</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ds</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>l1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L315' class='num line'>315</td><td class='code'><tr/>
<tr><td id='L316' class='num line'>316</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;Leave&nbsp;the&nbsp;gUSA&nbsp;region.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L317' class='num line'>317</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_flags</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>envflags</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#aaa186;'>~</span><span style='color:#6892a9;'>GUSA_MASK</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L318' class='num line'>318</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_jump</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L319' class='num line'>319</td><td class='code'><tr/>
<tr><td id='L320' class='num line'>320</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_set_label</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>l1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L321' class='num line'>321</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>is_jmp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>DISAS_NEXT</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L322' class='num line'>322</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L323' class='num line'>323</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L324' class='num line'>324</td><td class='code'><tr/>
<tr><td id='L325' class='num line'>325</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_brcondi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>TCG_COND_NE</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ds</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>l1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L326' class='num line'>326</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_goto_tb</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>pc_next</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#788970;'>2</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L327' class='num line'>327</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_set_label</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>l1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L328' class='num line'>328</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_jump</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L329' class='num line'>329</td><td class='code'><span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L330' class='num line'>330</td><td class='code'><tr/>
<tr><td id='L331' class='num line'>331</td><td class='code'><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>inline</span>&nbsp;<span style='color:#835980;'>void</span>&nbsp;<span style='color:#929270;'>gen_load_fpr64</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>DisasContext</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>TCGv_i64</span>&nbsp;<span style='color:#6892a9;'>t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#835980;'>int</span>&nbsp;<span style='color:#6892a9;'>reg</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L332' class='num line'>332</td><td class='code'><span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L333' class='num line'>333</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;We&nbsp;have&nbsp;already&nbsp;signaled&nbsp;illegal&nbsp;instruction&nbsp;for&nbsp;odd&nbsp;Dr.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L334' class='num line'>334</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_debug_assert</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>reg</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#aaa186;'>==</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L335' class='num line'>335</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>reg</span>&nbsp;<span style='color:#aaa186;'>^=</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>fbank</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L336' class='num line'>336</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_concat_i32_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_fregs</span><span style='color:#aaa186;'>[</span><span style='color:#6892a9;'>reg</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#aaa186;'>]</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_fregs</span><span style='color:#aaa186;'>[</span><span style='color:#6892a9;'>reg</span><span style='color:#aaa186;'>]</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L337' class='num line'>337</td><td class='code'><span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L338' class='num line'>338</td><td class='code'><tr/>
<tr><td id='L339' class='num line'>339</td><td class='code'><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>inline</span>&nbsp;<span style='color:#835980;'>void</span>&nbsp;<span style='color:#929270;'>gen_store_fpr64</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>DisasContext</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>TCGv_i64</span>&nbsp;<span style='color:#6892a9;'>t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#835980;'>int</span>&nbsp;<span style='color:#6892a9;'>reg</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L340' class='num line'>340</td><td class='code'><span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L341' class='num line'>341</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;We&nbsp;have&nbsp;already&nbsp;signaled&nbsp;illegal&nbsp;instruction&nbsp;for&nbsp;odd&nbsp;Dr.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L342' class='num line'>342</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_debug_assert</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>reg</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#aaa186;'>==</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L343' class='num line'>343</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>reg</span>&nbsp;<span style='color:#aaa186;'>^=</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>fbank</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L344' class='num line'>344</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_extr_i64_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_fregs</span><span style='color:#aaa186;'>[</span><span style='color:#6892a9;'>reg</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#aaa186;'>]</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_fregs</span><span style='color:#aaa186;'>[</span><span style='color:#6892a9;'>reg</span><span style='color:#aaa186;'>]</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L345' class='num line'>345</td><td class='code'><span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L346' class='num line'>346</td><td class='code'><tr/>
<tr><td id='L347' class='num line'>347</td><td class='code'><span style='color:#676762;'>#define</span>&nbsp;<span style='color:#6892a9;'>B3_0</span><span style='color:#7e7aaa;'>&nbsp;(ctx-&gt;opcode&nbsp;&amp;&nbsp;0xf)</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L348' class='num line'>348</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#define</span>&nbsp;<span style='color:#6892a9;'>B6_4</span><span style='color:#7e7aaa;'>&nbsp;((ctx-&gt;opcode&nbsp;&gt;&gt;&nbsp;4)&nbsp;&amp;&nbsp;0x7)</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L349' class='num line'>349</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#define</span>&nbsp;<span style='color:#6892a9;'>B7_4</span><span style='color:#7e7aaa;'>&nbsp;((ctx-&gt;opcode&nbsp;&gt;&gt;&nbsp;4)&nbsp;&amp;&nbsp;0xf)</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L350' class='num line'>350</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#define</span>&nbsp;<span style='color:#6892a9;'>B7_0</span><span style='color:#7e7aaa;'>&nbsp;(ctx-&gt;opcode&nbsp;&amp;&nbsp;0xff)</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L351' class='num line'>351</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#define</span>&nbsp;<span style='color:#6892a9;'>B7_0s</span><span style='color:#7e7aaa;'>&nbsp;((int32_t)&nbsp;(int8_t)&nbsp;(ctx-&gt;opcode&nbsp;&amp;&nbsp;0xff))</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L352' class='num line'>352</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#define</span>&nbsp;<span style='color:#6892a9;'>B11_0s</span><span style='color:#7e7aaa;'>&nbsp;(ctx-&gt;opcode&nbsp;&amp;&nbsp;0x800&nbsp;?&nbsp;0xfffff000&nbsp;|&nbsp;(ctx-&gt;opcode&nbsp;&amp;&nbsp;0xfff)&nbsp;:&nbsp;\</span><tr/>
<tr><td id='L353' class='num line'>353</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;(ctx-&gt;opcode&nbsp;&amp;&nbsp;0xfff))</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L354' class='num line'>354</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#define</span>&nbsp;<span style='color:#6892a9;'>B11_8</span><span style='color:#7e7aaa;'>&nbsp;((ctx-&gt;opcode&nbsp;&gt;&gt;&nbsp;8)&nbsp;&amp;&nbsp;0xf)</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L355' class='num line'>355</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#define</span>&nbsp;<span style='color:#6892a9;'>B15_12</span><span style='color:#7e7aaa;'>&nbsp;((ctx-&gt;opcode&nbsp;&gt;&gt;&nbsp;12)&nbsp;&amp;&nbsp;0xf)</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L356' class='num line'>356</td><td class='code'><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L357' class='num line'>357</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#define</span>&nbsp;<span style='color:#6892a9;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>x</span><span style='color:#9e9e9e;'>)</span><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cpu_gregs[(x)&nbsp;^&nbsp;ctx-&gt;gbank]</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L358' class='num line'>358</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#define</span>&nbsp;<span style='color:#6892a9;'>ALTREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>x</span><span style='color:#9e9e9e;'>)</span><span style='color:#7e7aaa;'>&nbsp;&nbsp;cpu_gregs[(x)&nbsp;^&nbsp;ctx-&gt;gbank&nbsp;^&nbsp;0x10]</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L359' class='num line'>359</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#define</span>&nbsp;<span style='color:#6892a9;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>x</span><span style='color:#9e9e9e;'>)</span><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;cpu_fregs[(x)&nbsp;^&nbsp;ctx-&gt;fbank]</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L360' class='num line'>360</td><td class='code'><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L361' class='num line'>361</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#define</span>&nbsp;<span style='color:#6892a9;'>XHACK</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>x</span><span style='color:#9e9e9e;'>)</span><span style='color:#7e7aaa;'>&nbsp;((((x)&nbsp;&amp;&nbsp;1&nbsp;)&nbsp;&lt;&lt;&nbsp;4)&nbsp;|&nbsp;((x)&nbsp;&amp;&nbsp;0xe))</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L362' class='num line'>362</td><td class='code'><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L363' class='num line'>363</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#define</span>&nbsp;<span style='color:#6892a9;'>CHECK_NOT_DELAY_SLOT</span><span style='color:#7e7aaa;'>&nbsp;\</span><tr/>
<tr><td id='L364' class='num line'>364</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;(ctx-&gt;envflags&nbsp;&amp;&nbsp;DELAY_SLOT_MASK)&nbsp;{&nbsp;&nbsp;\</span><tr/>
<tr><td id='L365' class='num line'>365</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;goto&nbsp;do_illegal_slot;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\</span><tr/>
<tr><td id='L366' class='num line'>366</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;}</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L367' class='num line'>367</td><td class='code'><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L368' class='num line'>368</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#define</span>&nbsp;<span style='color:#6892a9;'>CHECK_PRIVILEGED</span><span style='color:#7e7aaa;'>&nbsp;\</span><tr/>
<tr><td id='L369' class='num line'>369</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;(IS_USER(ctx))&nbsp;{&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\</span><tr/>
<tr><td id='L370' class='num line'>370</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;goto&nbsp;do_illegal;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\</span><tr/>
<tr><td id='L371' class='num line'>371</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;}</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L372' class='num line'>372</td><td class='code'><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L373' class='num line'>373</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#define</span>&nbsp;<span style='color:#6892a9;'>CHECK_FPU_ENABLED</span><span style='color:#7e7aaa;'>&nbsp;\</span><tr/>
<tr><td id='L374' class='num line'>374</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;(ctx-&gt;tbflags&nbsp;&amp;&nbsp;(1u&nbsp;&lt;&lt;&nbsp;SR_FD))&nbsp;{&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\</span><tr/>
<tr><td id='L375' class='num line'>375</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;goto&nbsp;do_fpu_disabled;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\</span><tr/>
<tr><td id='L376' class='num line'>376</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;}</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L377' class='num line'>377</td><td class='code'><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L378' class='num line'>378</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#define</span>&nbsp;<span style='color:#6892a9;'>CHECK_FPSCR_PR_0</span><span style='color:#7e7aaa;'>&nbsp;\</span><tr/>
<tr><td id='L379' class='num line'>379</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;(ctx-&gt;tbflags&nbsp;&amp;&nbsp;FPSCR_PR)&nbsp;{&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\</span><tr/>
<tr><td id='L380' class='num line'>380</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;goto&nbsp;do_illegal;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\</span><tr/>
<tr><td id='L381' class='num line'>381</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;}</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L382' class='num line'>382</td><td class='code'><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L383' class='num line'>383</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#define</span>&nbsp;<span style='color:#6892a9;'>CHECK_FPSCR_PR_1</span><span style='color:#7e7aaa;'>&nbsp;\</span><tr/>
<tr><td id='L384' class='num line'>384</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;(!(ctx-&gt;tbflags&nbsp;&amp;&nbsp;FPSCR_PR))&nbsp;{&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\</span><tr/>
<tr><td id='L385' class='num line'>385</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;goto&nbsp;do_illegal;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\</span><tr/>
<tr><td id='L386' class='num line'>386</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;}</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L387' class='num line'>387</td><td class='code'><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L388' class='num line'>388</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#define</span>&nbsp;<span style='color:#6892a9;'>CHECK_SH4A</span><span style='color:#7e7aaa;'>&nbsp;\</span><tr/>
<tr><td id='L389' class='num line'>389</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;(!(ctx-&gt;features&nbsp;&amp;&nbsp;SH_FEATURE_SH4A))&nbsp;{&nbsp;\</span><tr/>
<tr><td id='L390' class='num line'>390</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;goto&nbsp;do_illegal;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\</span><tr/>
<tr><td id='L391' class='num line'>391</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;}</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L392' class='num line'>392</td><td class='code'><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L393' class='num line'>393</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#835980;'>void</span>&nbsp;<span style='color:#929270;'>_decode_opc</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>DisasContext</span>&nbsp;<span style='color:#aaa186;'>*</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L394' class='num line'>394</td><td class='code'><span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L395' class='num line'>395</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;This&nbsp;code&nbsp;tries&nbsp;to&nbsp;make&nbsp;movcal&nbsp;emulation&nbsp;sufficiently</span><tr/>
<tr><td id='L396' class='num line'>396</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;accurate&nbsp;for&nbsp;Linux&nbsp;purposes.&nbsp;&nbsp;This&nbsp;instruction&nbsp;writes</span><tr/>
<tr><td id='L397' class='num line'>397</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;memory,&nbsp;and&nbsp;prior&nbsp;to&nbsp;that,&nbsp;always&nbsp;allocates&nbsp;a&nbsp;cache&nbsp;line.</span><tr/>
<tr><td id='L398' class='num line'>398</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;It&nbsp;is&nbsp;used&nbsp;in&nbsp;two&nbsp;contexts:</span><tr/>
<tr><td id='L399' class='num line'>399</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-&nbsp;in&nbsp;memcpy,&nbsp;where&nbsp;data&nbsp;is&nbsp;copied&nbsp;in&nbsp;blocks,&nbsp;the&nbsp;first&nbsp;write</span><tr/>
<tr><td id='L400' class='num line'>400</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;of&nbsp;to&nbsp;a&nbsp;block&nbsp;uses&nbsp;movca.l&nbsp;for&nbsp;performance.</span><tr/>
<tr><td id='L401' class='num line'>401</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-&nbsp;in&nbsp;arch/sh/mm/cache-sh4.c,&nbsp;movcal.l&nbsp;+&nbsp;ocbi&nbsp;combination&nbsp;is&nbsp;used</span><tr/>
<tr><td id='L402' class='num line'>402</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;to&nbsp;flush&nbsp;the&nbsp;cache.&nbsp;Here,&nbsp;the&nbsp;data&nbsp;written&nbsp;by&nbsp;movcal.l&nbsp;is&nbsp;never</span><tr/>
<tr><td id='L403' class='num line'>403</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;written&nbsp;to&nbsp;memory,&nbsp;and&nbsp;the&nbsp;data&nbsp;written&nbsp;is&nbsp;just&nbsp;bogus.</span><tr/>
<tr><td id='L404' class='num line'>404</td><td class='code'><span style='color:#3a6e31;'></span><tr/>
<tr><td id='L405' class='num line'>405</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;To&nbsp;simulate&nbsp;this,&nbsp;we&nbsp;simulate&nbsp;movcal.l,&nbsp;we&nbsp;store&nbsp;the&nbsp;value&nbsp;to&nbsp;memory,</span><tr/>
<tr><td id='L406' class='num line'>406</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;but&nbsp;we&nbsp;also&nbsp;remember&nbsp;the&nbsp;previous&nbsp;content.&nbsp;If&nbsp;we&nbsp;see&nbsp;ocbi,&nbsp;we&nbsp;check</span><tr/>
<tr><td id='L407' class='num line'>407</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;movcal.l&nbsp;for&nbsp;that&nbsp;address&nbsp;was&nbsp;done&nbsp;previously.&nbsp;If&nbsp;so,&nbsp;the&nbsp;write&nbsp;should</span><tr/>
<tr><td id='L408' class='num line'>408</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;not&nbsp;have&nbsp;hit&nbsp;the&nbsp;memory,&nbsp;so&nbsp;we&nbsp;restore&nbsp;the&nbsp;previous&nbsp;content.</span><tr/>
<tr><td id='L409' class='num line'>409</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;When&nbsp;we&nbsp;see&nbsp;an&nbsp;instruction&nbsp;that&nbsp;is&nbsp;neither&nbsp;movca.l</span><tr/>
<tr><td id='L410' class='num line'>410</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;nor&nbsp;ocbi,&nbsp;the&nbsp;previous&nbsp;content&nbsp;is&nbsp;discarded.</span><tr/>
<tr><td id='L411' class='num line'>411</td><td class='code'><span style='color:#3a6e31;'></span><tr/>
<tr><td id='L412' class='num line'>412</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;To&nbsp;optimize,&nbsp;we&nbsp;only&nbsp;try&nbsp;to&nbsp;flush&nbsp;stores&nbsp;when&nbsp;we&apos;re&nbsp;at&nbsp;the&nbsp;start&nbsp;of</span><tr/>
<tr><td id='L413' class='num line'>413</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;TB,&nbsp;or&nbsp;if&nbsp;we&nbsp;already&nbsp;saw&nbsp;movca.l&nbsp;in&nbsp;this&nbsp;TB&nbsp;and&nbsp;did&nbsp;not&nbsp;flush&nbsp;stores</span><tr/>
<tr><td id='L414' class='num line'>414</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;yet.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L415' class='num line'>415</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ctx</span><span style='color:#aaa186;background-color:#005c22;'>-&gt;</span><span style='color:#7a8f6c;background-color:#005c22;'>has_movcal</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span><tr/>
<tr><td id='L416' class='num line'>416</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L417' class='num line'>417</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;<span style='color:#835980;'>int</span>&nbsp;<span style='color:#6892a9;'>opcode</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>opcode</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#788970;'>0xf0ff</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L418' class='num line'>418</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>opcode</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>!=</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>0x0093</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#3a6e31;background-color:#005c22;'>/*&nbsp;ocbi&nbsp;*/</span><tr/>
<tr><td id='L419' class='num line'>419</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aaa186;background-color:#005c22;'>&amp;&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>opcode</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>!=</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>0x00c3</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#3a6e31;background-color:#005c22;'>/*&nbsp;movca.l&nbsp;*/</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span><tr/>
<tr><td id='L420' class='num line'>420</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L421' class='num line'>421</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_discard_movcal_backup</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L422' class='num line'>422</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>has_movcal</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L423' class='num line'>423</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L424' class='num line'>424</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L425' class='num line'>425</td><td class='code'><tr/>
<tr><td id='L426' class='num line'>426</td><td class='code'><span style='color:#676762;'>#if</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L427' class='num line'>427</td><td class='code'><span style='color:#9e9e9e;'></span>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>fprintf</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>stderr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>Translating&nbsp;opcode&nbsp;0x%04x</span><span style='color:#7456aa;'>\n</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>opcode</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L428' class='num line'>428</td><td class='code'><span style='color:#676762;'>#endif</span><tr/>
<tr><td id='L429' class='num line'>429</td><td class='code'><tr/>
<tr><td id='L430' class='num line'>430</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>switch</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>opcode</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L431' class='num line'>431</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x0019</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;div0u&nbsp;*/</span><tr/>
<tr><td id='L432' class='num line'>432</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_m</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L433' class='num line'>433</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_q</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L434' class='num line'>434</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L435' class='num line'>435</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L436' class='num line'>436</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x000b</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;rts&nbsp;*/</span><tr/>
<tr><td id='L437' class='num line'>437</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_NOT_DELAY_SLOT</span><tr/>
<tr><td id='L438' class='num line'>438</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>cpu_delayed_pc</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>cpu_pr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L439' class='num line'>439</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>envflags</span>&nbsp;<span style='color:#aaa186;'>|=</span>&nbsp;<span style='color:#6892a9;'>DELAY_SLOT</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L440' class='num line'>440</td><td class='code'>&nbsp;&nbsp<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>delayed_pc</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#835980;'>uint32_t</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#aaa186;'>-</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L441' class='num line'>441</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L442' class='num line'>442</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x0028</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;clrmac&nbsp;*/</span><tr/>
<tr><td id='L443' class='num line'>443</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_mach</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L444' class='num line'>444</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_macl</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L445' class='num line'>445</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L446' class='num line'>446</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x0048</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;clrs&nbsp;*/</span><tr/>
<tr><td id='L447' class='num line'>447</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_andi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aaa186;'>~</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>1u</span>&nbsp;<span style='color:#aaa186;'>&lt;&lt;</span>&nbsp;<span style='color:#6892a9;'>SR_S</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L448' class='num line'>448</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L449' class='num line'>449</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x0008</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;clrt&nbsp;*/</span><tr/>
<tr><td id='L450' class='num line'>450</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L451' class='num line'>451</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L452' class='num line'>452</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x0038</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;ldtlb&nbsp;*/</span><tr/>
<tr><td id='L453' class='num line'>453</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_PRIVILEGED</span><tr/>
<tr><td id='L454' class='num line'>454</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_ldtlb</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>cpu_env</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L455' class='num line'>455</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L456' class='num line'>456</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x002b</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;rte&nbsp;*/</span><tr/>
<tr><td id='L457' class='num line'>457</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_PRIVILEGED</span><tr/>
<tr><td id='L458' class='num line'>458</td><td class='code'>&nbsp;&nbsp<span style='color:#6892a9;'>CHECK_NOT_DELAY_SLOT</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L459' class='num line'>459</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_write_sr</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_ssr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L460' class='num line'>460</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_delayed_pc</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_spc</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L461' class='num line'>461</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>envflags</span>&nbsp;<span style='color:#aaa186;'>|=</span>&nbsp;<span style='color:#6892a9;'>DELAY_SLOT_RTE</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L462' class='num line'>462</td><td class='code'>&nbsp;&nbsp<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>delayed_pc</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#835980;'>uint32_t</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#aaa186;'>-</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L463' class='num line'>463</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>is_jmp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>DISAS_STOP</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L464' class='num line'>464</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L465' class='num line'>465</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x0058</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;sets&nbsp;*/</span><tr/>
<tr><td id='L466' class='num line'>466</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_ori_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>1u</span>&nbsp;<span style='color:#aaa186;'>&lt;&lt;</span>&nbsp;<span style='color:#6892a9;'>SR_S</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L467' class='num line'>467</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L468' class='num line'>468</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x0018</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;sett&nbsp;*/</span><tr/>
<tr><td id='L469' class='num line'>469</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L470' class='num line'>470</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L471' class='num line'>471</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xfbfd</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;frchg&nbsp;*/</span><tr/>
<tr><td id='L472' class='num line'>472</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>CHECK_FPSCR_PR_0</span><tr/>
<tr><td id='L473' class='num line'>473</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_xori_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>cpu_fpscr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>cpu_fpscr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>FPSCR_FR</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L474' class='num line'>474</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>is_jmp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>DISAS_STOP</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L475' class='num line'>475</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L476' class='num line'>476</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf3fd</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;fschg&nbsp;*/</span><tr/>
<tr><td id='L477' class='num line'>477</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>CHECK_FPSCR_PR_0</span><tr/>
<tr><td id='L478' class='num line'>478</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_xori_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>cpu_fpscr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>cpu_fpscr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>FPSCR_SZ</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L479' class='num line'>479</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>is_jmp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>DISAS_STOP</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L480' class='num line'>480</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L481' class='num line'>481</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf7fd</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;fpchg&nbsp;*/</span><tr/>
<tr><td id='L482' class='num line'>482</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>CHECK_SH4A</span><tr/>
<tr><td id='L483' class='num line'>483</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_xori_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>cpu_fpscr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>cpu_fpscr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>FPSCR_PR</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L484' class='num line'>484</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>is_jmp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>DISAS_STOP</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L485' class='num line'>485</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L486' class='num line'>486</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x0009</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;nop&nbsp;*/</span><tr/>
<tr><td id='L487' class='num line'>487</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L488' class='num line'>488</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x001b</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;sleep&nbsp;*/</span><tr/>
<tr><td id='L489' class='num line'>489</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_PRIVILEGED</span><tr/>
<tr><td id='L490' class='num line'>490</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>cpu_pc</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>ctx</span><span style='color:#aaa186;'>-</span><span style='color:#aaa186;'>&gt;</span><span style='color:#6892a9;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#6892a9;'>pc_next</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#788970;'>2</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L491' class='num line'>491</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_sleep</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L492' class='num line'>492</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L493' class='num line'>493</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L494' class='num line'>494</td><td class='code'><tr/>
<tr><td id='L495' class='num line'>495</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>switch</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>opcode</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#788970;'>0xf000</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L496' class='num line'>496</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x1000</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.l&nbsp;Rm,@(disp,Rn)&nbsp;*/</span><tr/>
<tr><td id='L497' class='num line'>497</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L498' class='num line'>498</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L499' class='num line'>499</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_addi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B3_0</span>&nbsp;<span style='color:#aaa186;'>*</span>&nbsp;<span style='color:#788970;'>4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L500' class='num line'>500</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L501' class='num line'>501</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>MO_TEUL</span>&nbsp;<span style='color:#aaa186;'>|</span>&nbsp;<span style='color:#929270;'>UNALIGN</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L502' class='num line'>502</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L503' class='num line'>503</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L504' class='num line'>504</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L505' class='num line'>505</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x5000</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.l&nbsp;@(disp,Rm),Rn&nbsp;*/</span><tr/>
<tr><td id='L506' class='num line'>506</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L507' class='num line'>507</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L508' class='num line'>508</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_addi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B3_0</span>&nbsp;<span style='color:#aaa186;'>*</span>&nbsp;<span style='color:#788970;'>4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L509' class='num line'>509</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L510' class='num line'>510</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>MO_TESL</span>&nbsp;<span style='color:#aaa186;'>|</span>&nbsp;<span style='color:#929270;'>UNALIGN</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L511' class='num line'>511</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L512' class='num line'>512</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L513' class='num line'>513</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L514' class='num line'>514</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xe000</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov&nbsp;#imm,Rn&nbsp;*/</span><tr/>
<tr><td id='L515' class='num line'>515</td><td class='code'><span style='color:#676762;'>#ifdef</span>&nbsp;<span style='color:#6892a9;'>CONFIG_USER_ONLY</span><tr/>
<tr><td id='L516' class='num line'>516</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;Detect&nbsp;the&nbsp;start&nbsp;of&nbsp;a&nbsp;gUSA&nbsp;region.&nbsp;&nbsp;If&nbsp;so,&nbsp;update&nbsp;envflags</span><tr/>
<tr><td id='L517' class='num line'>517</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;and&nbsp;end&nbsp;the&nbsp;TB.&nbsp;&nbsp;This&nbsp;will&nbsp;allow&nbsp;us&nbsp;to&nbsp;see&nbsp;the&nbsp;end&nbsp;of&nbsp;the</span><tr/>
<tr><td id='L518' class='num line'>518</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;region&nbsp;(stored&nbsp;in&nbsp;R0)&nbsp;in&nbsp;the&nbsp;next&nbsp;TB.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L519' class='num line'>519</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>B11_8</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>==</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>15</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>B7_0s</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&lt;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>0</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;&amp;</span><tr/>
<tr><td id='L520' class='num line'>520</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#929270;background-color:#005c22;'>tb_cflags</span><span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ctx</span><span style='color:#aaa186;background-color:#005c22;'>-&gt;</span><span style='color:#7a8f6c;background-color:#005c22;'>base</span><span style='color:#9e9e9e;background-color:#005c22;'>.</span><span style='color:#7a8f6c;background-color:#005c22;'>tb</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>CF_PARALLEL</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L521' class='num line'>521</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>envflags</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>deposit32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>envflags</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>GUSA_SHIFT</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>8</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B7_0s</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L522' class='num line'>522</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>is_jmp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>DISAS_STOP</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L523' class='num line'>523</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L524' class='num line'>524</td><td class='code'><span style='color:#676762;'>#endif</span><tr/>
<tr><td id='L525' class='num line'>525</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B7_0s</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L526' class='num line'>526</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L527' class='num line'>527</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x9000</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.w&nbsp;@(disp,PC),Rn&nbsp;*/</span><tr/>
<tr><td id='L528' class='num line'>528</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L529' class='num line'>529</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_const_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>pc_next</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#788970;'>4</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#6892a9;'>B7_0</span>&nbsp;<span style='color:#aaa186;'>*</span>&nbsp;<span style='color:#788970;'>2</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L530' class='num line'>530</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TESW</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L531' class='num line'>531</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L532' class='num line'>532</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L533' class='num line'>533</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L534' class='num line'>534</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xd000</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.l&nbsp;@(disp,PC),Rn&nbsp;*/</span><tr/>
<tr><td id='L535' class='num line'>535</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L536' class='num line'>536</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_const_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>pc_next</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#788970;'>4</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#6892a9;'>B7_0</span>&nbsp;<span style='color:#aaa186;'>*</span>&nbsp;<span style='color:#788970;'>4</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#aaa186;'>~</span><span style='color:#788970;'>3</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L537' class='num line'>537</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TESL</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L538' class='num line'>538</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L539' class='num line'>539</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L540' class='num line'>540</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L541' class='num line'>541</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x7000</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;add&nbsp;#imm,Rn&nbsp;*/</span><tr/>
<tr><td id='L542' class='num line'>542</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_addi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B7_0s</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L543' class='num line'>543</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L544' class='num line'>544</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xa000</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;bra&nbsp;disp&nbsp;*/</span><tr/>
<tr><td id='L545' class='num line'>545</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_NOT_DELAY_SLOT</span><tr/>
<tr><td id='L546' class='num line'>546</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-</span><span style='color:#aaa186;'>&gt;</span><span style='color:#6892a9;'>delayed_pc</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>pc_next</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#788970;'>4</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#6892a9;'>B11_0s</span>&nbsp;<span style='color:#aaa186;'>*</span>&nbsp;<span style='color:#788970;'>2</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L547' class='num line'>547</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>envflags</span>&nbsp;<span style='color:#aaa186;'>|=</span>&nbsp;<span style='color:#6892a9;'>DELAY_SLOT</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L548' class='num line'>548</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L549' class='num line'>549</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xb000</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;bsr&nbsp;disp&nbsp;*/</span><tr/>
<tr><td id='L550' class='num line'>550</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_NOT_DELAY_SLOT</span><tr/>
<tr><td id='L551' class='num line'>551</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>cpu_pr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>ctx</span><span style='color:#aaa186;'>-</span><span style='color:#aaa186;'>&gt;</span><span style='color:#6892a9;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#6892a9;'>pc_next</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#788970;'>4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L552' class='num line'>552</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>delayed_pc</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>pc_next</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#788970;'>4</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#6892a9;'>B11_0s</span>&nbsp;<span style='color:#aaa186;'>*</span>&nbsp;<span style='color:#788970;'>2</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L553' class='num line'>553</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>envflags</span>&nbsp;<span style='color:#aaa186;'>|=</span>&nbsp;<span style='color:#6892a9;'>DELAY_SLOT</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L554' class='num line'>554</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L555' class='num line'>555</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L556' class='num line'>556</td><td class='code'><tr/>
<tr><td id='L557' class='num line'>557</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>switch</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>opcode</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#788970;'>0xf00f</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L558' class='num line'>558</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x6003</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L559' class='num line'>559</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L560' class='num line'>560</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L561' class='num line'>561</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x2000</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.b&nbsp;Rm,@Rn&nbsp;*/</span><tr/>
<tr><td id='L562' class='num line'>562</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_UB</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L563' class='num line'>563</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L564' class='num line'>564</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x2001</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.w&nbsp;Rm,@Rn&nbsp;*/</span><tr/>
<tr><td id='L565' class='num line'>565</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L566' class='num line'>566</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>MO_TEUW</span>&nbsp;<span style='color:#aaa186;'>|</span>&nbsp;<span style='color:#929270;'>UNALIGN</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L567' class='num line'>567</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L568' class='num line'>568</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x2002</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.l&nbsp;Rm,@Rn&nbsp;*/</span><tr/>
<tr><td id='L569' class='num line'>569</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L570' class='num line'>570</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>MO_TEUL</span>&nbsp;<span style='color:#aaa186;'>|</span>&nbsp;<span style='color:#929270;'>UNALIGN</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L571' class='num line'>571</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L572' class='num line'>572</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x6000</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.b&nbsp;@Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L573' class='num line'>573</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_SB</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L574' class='num line'>574</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L575' class='num line'>575</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x6001</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.w&nbsp;@Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L576' class='num line'>576</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L577' class='num line'>577</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>MO_TESW</span>&nbsp;<span style='color:#aaa186;'>|</span>&nbsp;<span style='color:#929270;'>UNALIGN</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L578' class='num line'>578</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L579' class='num line'>579</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x6002</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.l&nbsp;@Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L580' class='num line'>580</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L581' class='num line'>581</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>MO_TESL</span>&nbsp;<span style='color:#aaa186;'>|</span>&nbsp;<span style='color:#929270;'>UNALIGN</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L582' class='num line'>582</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L583' class='num line'>583</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x2004</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.b&nbsp;Rm,@-Rn&nbsp;*/</span><tr/>
<tr><td id='L584' class='num line'>584</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L585' class='num line'>585</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L586' class='num line'>586</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_subi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L587' class='num line'>587</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;might&nbsp;cause&nbsp;re-execution&nbsp;*/</span><tr/>
<tr><td id='L588' class='num line'>588</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_UB</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L589' class='num line'>589</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span>&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;modify&nbsp;register&nbsp;status&nbsp;*/</span><tr/>
<tr><td id='L590' class='num line'>590</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L591' class='num line'>591</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L592' class='num line'>592</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L593' class='num line'>593</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x2005</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.w&nbsp;Rm,@-Rn&nbsp;*/</span><tr/>
<tr><td id='L594' class='num line'>594</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L595' class='num line'>595</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L596' class='num line'>596</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_subi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>2</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L597' class='num line'>597</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L598' class='num line'>598</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>MO_TEUW</span>&nbsp;<span style='color:#aaa186;'>|</span>&nbsp;<span style='color:#929270;'>UNALIGN</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L599' class='num line'>599</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L600' class='num line'>600</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L601' class='num line'>601</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L602' class='num line'>602</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L603' class='num line'>603</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x2006</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.l&nbsp;Rm,@-Rn&nbsp;*/</span><tr/>
<tr><td id='L604' class='num line'>604</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L605' class='num line'>605</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L606' class='num line'>606</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_subi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L607' class='num line'>607</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L608' class='num line'>608</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>MO_TEUL</span>&nbsp;<span style='color:#aaa186;'>|</span>&nbsp;<span style='color:#929270;'>UNALIGN</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L609' class='num line'>609</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L610' class='num line'>610</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L611' class='num line'>611</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L612' class='num line'>612</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L613' class='num line'>613</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x6004</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.b&nbsp;@Rm+,Rn&nbsp;*/</span><tr/>
<tr><td id='L614' class='num line'>614</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_SB</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L615' class='num line'>615</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>B11_8</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>!=</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>B7_4</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span><tr/>
<tr><td id='L616' class='num line'>616</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_addi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L617' class='num line'>617</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L618' class='num line'>618</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x6005</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.w&nbsp;@Rm+,Rn&nbsp;*/</span><tr/>
<tr><td id='L619' class='num line'>619</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L620' class='num line'>620</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>MO_TESW</span>&nbsp;<span style='color:#aaa186;'>|</span>&nbsp;<span style='color:#929270;'>UNALIGN</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L621' class='num line'>621</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>B11_8</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>!=</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>B7_4</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span><tr/>
<tr><td id='L622' class='num line'>622</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_addi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>2</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L623' class='num line'>623</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L624' class='num line'>624</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x6006</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.l&nbsp;@Rm+,Rn&nbsp;*/</span><tr/>
<tr><td id='L625' class='num line'>625</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L626' class='num line'>626</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>MO_TESL</span>&nbsp;<span style='color:#aaa186;'>|</span>&nbsp;<span style='color:#929270;'>UNALIGN</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L627' class='num line'>627</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>B11_8</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>!=</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>B7_4</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span><tr/>
<tr><td id='L628' class='num line'>628</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_addi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L629' class='num line'>629</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L630' class='num line'>630</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x0004</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.b&nbsp;Rm,@(R0,Rn)&nbsp;*/</span><tr/>
<tr><td id='L631' class='num line'>631</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L632' class='num line'>632</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L633' class='num line'>633</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_add_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L634' class='num line'>634</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_UB</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L635' class='num line'>635</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L636' class='num line'>636</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L637' class='num line'>637</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L638' class='num line'>638</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x0005</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.w&nbsp;Rm,@(R0,Rn)&nbsp;*/</span><tr/>
<tr><td id='L639' class='num line'>639</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L640' class='num line'>640</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L641' class='num line'>641</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_add_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L642' class='num line'>642</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L643' class='num line'>643</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>MO_TEUW</span>&nbsp;<span style='color:#aaa186;'>|</span>&nbsp;<span style='color:#929270;'>UNALIGN</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L644' class='num line'>644</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L645' class='num line'>645</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L646' class='num line'>646</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L647' class='num line'>647</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x0006</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.l&nbsp;Rm,@(R0,Rn)&nbsp;*/</span><tr/>
<tr><td id='L648' class='num line'>648</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L649' class='num line'>649</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L650' class='num line'>650</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_add_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L651' class='num line'>651</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L652' class='num line'>652</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>MO_TEUL</span>&nbsp;<span style='color:#aaa186;'>|</span>&nbsp;<span style='color:#929270;'>UNALIGN</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L653' class='num line'>653</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L654' class='num line'>654</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L655' class='num line'>655</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L656' class='num line'>656</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x000c</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.b&nbsp;@(R0,Rm),Rn&nbsp;*/</span><tr/>
<tr><td id='L657' class='num line'>657</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L658' class='num line'>658</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L659' class='num line'>659</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_add_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L660' class='num line'>660</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_SB</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L661' class='num line'>661</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L662' class='num line'>662</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L663' class='num line'>663</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L664' class='num line'>664</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x000d</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.w&nbsp;@(R0,Rm),Rn&nbsp;*/</span><tr/>
<tr><td id='L665' class='num line'>665</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L666' class='num line'>666</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L667' class='num line'>667</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_add_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L668' class='num line'>668</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L669' class='num line'>669</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>MO_TESW</span>&nbsp;<span style='color:#aaa186;'>|</span>&nbsp;<span style='color:#929270;'>UNALIGN</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L670' class='num line'>670</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L671' class='num line'>671</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L672' class='num line'>672</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L673' class='num line'>673</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x000e</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.l&nbsp;@(R0,Rm),Rn&nbsp;*/</span><tr/>
<tr><td id='L674' class='num line'>674</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L675' class='num line'>675</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L676' class='num line'>676</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_add_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L677' class='num line'>677</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L678' class='num line'>678</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>MO_TESL</span>&nbsp;<span style='color:#aaa186;'>|</span>&nbsp;<span style='color:#929270;'>UNALIGN</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L679' class='num line'>679</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L680' class='num line'>680</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L681' class='num line'>681</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L682' class='num line'>682</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x6008</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;swap.b&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L683' class='num line'>683</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L684' class='num line'>684</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>low</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L685' class='num line'>685</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_bswap16_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>low</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L686' class='num line'>686</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_deposit_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>low</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>16</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L687' class='num line'>687</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>low</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L688' class='num line'>688</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L689' class='num line'>689</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L690' class='num line'>690</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x6009</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;swap.w&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L691' class='num line'>691</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_rotli_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>16</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L692' class='num line'>692</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L693' class='num line'>693</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x200d</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;xtrct&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L694' class='num line'>694</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L695' class='num line'>695</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>high</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>low</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L696' class='num line'>696</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>high</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L697' class='num line'>697</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_shli_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>high</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>16</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L698' class='num line'>698</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>low</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L699' class='num line'>699</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_shri_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>low</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>16</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L700' class='num line'>700</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_or_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>high</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>low</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L701' class='num line'>701</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>low</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L702' class='num line'>702</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>high</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L703' class='num line'>703</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L704' class='num line'>704</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L705' class='num line'>705</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x300c</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;add&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L706' class='num line'>706</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_add_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L707' class='num line'>707</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L708' class='num line'>708</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x300e</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;addc&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L709' class='num line'>709</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L710' class='num line'>710</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L711' class='num line'>711</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>t0</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_const_tl</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L712' class='num line'>712</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>t1</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L713' class='num line'>713</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_add2_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L714' class='num line'>714</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_add2_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L715' class='num line'>715</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L716' class='num line'>716</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L717' class='num line'>717</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L718' class='num line'>718</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L719' class='num line'>719</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L720' class='num line'>720</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x300f</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;addv&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L721' class='num line'>721</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L722' class='num line'>722</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t2</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L723' class='num line'>723</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>t0</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L724' class='num line'>724</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_add_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L725' class='num line'>725</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>t1</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L726' class='num line'>726</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_xor_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L727' class='num line'>727</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>t2</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L728' class='num line'>728</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_xor_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t2</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L729' class='num line'>729</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_andc_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t2</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L730' class='num line'>730</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t2</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L731' class='num line'>731</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_shri_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>31</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L732' class='num line'>732</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L733' class='num line'>733</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L734' class='num line'>734</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L735' class='num line'>735</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L736' class='num line'>736</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L737' class='num line'>737</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x2009</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;and&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L738' class='num line'>738</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_and_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L739' class='num line'>739</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L740' class='num line'>740</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x3000</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;cmp/eq&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L741' class='num line'>741</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_setcond_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>TCG_COND_EQ</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L742' class='num line'>742</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L743' class='num line'>743</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x3003</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;cmp/ge&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L744' class='num line'>744</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_setcond_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>TCG_COND_GE</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L745' class='num line'>745</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L746' class='num line'>746</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x3007</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;cmp/gt&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L747' class='num line'>747</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_setcond_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>TCG_COND_GT</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L748' class='num line'>748</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L749' class='num line'>749</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x3006</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;cmp/hi&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L750' class='num line'>750</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_setcond_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>TCG_COND_GTU</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L751' class='num line'>751</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L752' class='num line'>752</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x3002</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;cmp/hs&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L753' class='num line'>753</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_setcond_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>TCG_COND_GEU</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L754' class='num line'>754</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L755' class='num line'>755</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x200c</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;cmp/str&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L756' class='num line'>756</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L757' class='num line'>757</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>cmp1</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L758' class='num line'>758</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>cmp2</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L759' class='num line'>759</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_xor_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cmp2</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L760' class='num line'>760</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_subi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cmp1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cmp2</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x01010101</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L761' class='num line'>761</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_andc_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cmp1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cmp1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cmp2</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L762' class='num line'>762</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_andi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cmp1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cmp1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x80808080</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L763' class='num line'>763</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_setcondi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>TCG_COND_NE</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cmp1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L764' class='num line'>764</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cmp2</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L765' class='num line'>765</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cmp1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L766' class='num line'>766</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L767' class='num line'>767</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L768' class='num line'>768</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x2007</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;div0s&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L769' class='num line'>769</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_shri_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_q</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>31</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;SR_Q&nbsp;*/</span><tr/>
<tr><td id='L770' class='num line'>770</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_shri_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_m</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>31</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;SR_M&nbsp;*/</span><tr/>
<tr><td id='L771' class='num line'>771</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_xor_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_q</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_m</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;SR_T&nbsp;*/</span><tr/>
<tr><td id='L772' class='num line'>772</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L773' class='num line'>773</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x3004</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;div1&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L774' class='num line'>774</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L775' class='num line'>775</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>t0</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L776' class='num line'>776</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>t1</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L777' class='num line'>777</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>t2</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L778' class='num line'>778</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>zero</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_const_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L779' class='num line'>779</td><td class='code'><tr/>
<tr><td id='L780' class='num line'>780</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;shift&nbsp;left&nbsp;arg1,&nbsp;saving&nbsp;the&nbsp;bit&nbsp;being&nbsp;pushed&nbsp;out&nbsp;and&nbsp;inserting</span><tr/>
<tr><td id='L781' class='num line'>781</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;T&nbsp;on&nbsp;the&nbsp;right&nbsp;*/</span><tr/>
<tr><td id='L782' class='num line'>782</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_shri_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>31</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L783' class='num line'>783</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_shli_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L784' class='num line'>784</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_or_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L785' class='num line'>785</td><td class='code'><tr/>
<tr><td id='L786' class='num line'>786</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;Add&nbsp;or&nbsp;subtract&nbsp;arg0&nbsp;from&nbsp;arg1&nbsp;depending&nbsp;if&nbsp;Q&nbsp;==&nbsp;M.&nbsp;To&nbsp;avoid</span><tr/>
<tr><td id='L787' class='num line'>787</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;using&nbsp;64-bit&nbsp;temps,&nbsp;we&nbsp;compute&nbsp;arg0&apos;s&nbsp;high&nbsp;part&nbsp;from&nbsp;q&nbsp;^&nbsp;m,&nbsp;so</span><tr/>
<tr><td id='L788' class='num line'>788</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;that&nbsp;it&nbsp;is&nbsp;0x00000000&nbsp;when&nbsp;adding&nbsp;the&nbsp;value&nbsp;or&nbsp;0xffffffff&nbsp;when</span><tr/>
<tr><td id='L789' class='num line'>789</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;subtracting&nbsp;it.&nbsp;*/</span><tr/>
<tr><td id='L790' class='num line'>790</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_xor_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_q</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_m</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L791' class='num line'>791</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_subi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L792' class='num line'>792</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_neg_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t2</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L793' class='num line'>793</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movcond_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>TCG_COND_EQ</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t2</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>zero</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t2</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L794' class='num line'>794</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_add2_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>zero</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t2</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L795' class='num line'>795</td><td class='code'><tr/>
<tr><td id='L796' class='num line'>796</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;compute&nbsp;T&nbsp;and&nbsp;Q&nbsp;depending&nbsp;on&nbsp;carry&nbsp;*/</span><tr/>
<tr><td id='L797' class='num line'>797</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_andi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L798' class='num line'>798</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_xor_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L799' class='num line'>799</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_xori_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L800' class='num line'>800</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_xor_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_q</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_m</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L801' class='num line'>801</td><td class='code'><tr/>
<tr><td id='L802' class='num line'>802</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>zero</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L803' class='num line'>803</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t2</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L804' class='num line'>804</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L805' class='num line'>805</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L806' class='num line'>806</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L807' class='num line'>807</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L808' class='num line'>808</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x300d</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;dmuls.l&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L809' class='num line'>809</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_muls2_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_macl</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_mach</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L810' class='num line'>810</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L811' class='num line'>811</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x3005</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;dmulu.l&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L812' class='num line'>812</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_mulu2_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_macl</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_mach</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L813' class='num line'>813</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L814' class='num line'>814</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x600e</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;exts.b&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L815' class='num line'>815</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_ext8s_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L816' class='num line'>816</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L817' class='num line'>817</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x600f</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;exts.w&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L818' class='num line'>818</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_ext16s_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L819' class='num line'>819</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L820' class='num line'>820</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x600c</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;extu.b&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L821' class='num line'>821</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_ext8u_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L822' class='num line'>822</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L823' class='num line'>823</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x600d</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;extu.w&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L824' class='num line'>824</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_ext16u_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L825' class='num line'>825</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L826' class='num line'>826</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x000f</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mac.l&nbsp;@Rm+,@Rn+&nbsp;*/</span><tr/>
<tr><td id='L827' class='num line'>827</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L828' class='num line'>828</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>arg0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>arg1</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L829' class='num line'>829</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>arg0</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L830' class='num line'>830</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>arg0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TESL</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L831' class='num line'>831</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>arg1</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L832' class='num line'>832</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>arg1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TESL</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L833' class='num line'>833</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_macl</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>arg0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>arg1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L834' class='num line'>834</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>arg1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L835' class='num line'>835</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>arg0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L836' class='num line'>836</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_addi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L837' class='num line'>837</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_addi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L838' class='num line'>838</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L839' class='num line'>839</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L840' class='num line'>840</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x400f</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mac.w&nbsp;@Rm+,@Rn+&nbsp;*/</span><tr/>
<tr><td id='L841' class='num line'>841</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L842' class='num line'>842</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>arg0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>arg1</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L843' class='num line'>843</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>arg0</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L844' class='num line'>844</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>arg0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TESL</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L845' class='num line'>845</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>arg1</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L846' class='num line'>846</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>arg1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TESL</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L847' class='num line'>847</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_macw</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>arg0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>arg1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L848' class='num line'>848</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>arg1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L849' class='num line'>849</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>arg0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L850' class='num line'>850</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_addi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>2</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L851' class='num line'>851</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_addi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>2</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L852' class='num line'>852</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L853' class='num line'>853</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L854' class='num line'>854</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x0007</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mul.l&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L855' class='num line'>855</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_mul_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_macl</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L856' class='num line'>856</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L857' class='num line'>857</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x200f</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;muls.w&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L858' class='num line'>858</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L859' class='num line'>859</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>arg0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>arg1</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L860' class='num line'>860</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>arg0</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L861' class='num line'>861</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_ext16s_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>arg0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L862' class='num line'>862</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>arg1</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L863' class='num line'>863</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_ext16s_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>arg1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L864' class='num line'>864</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_mul_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_macl</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>arg0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>arg1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L865' class='num line'>865</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>arg1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L866' class='num line'>866</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>arg0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L867' class='num line'>867</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L868' class='num line'>868</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L869' class='num line'>869</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x200e</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mulu.w&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L870' class='num line'>870</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L871' class='num line'>871</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>arg0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>arg1</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L872' class='num line'>872</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>arg0</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L873' class='num line'>873</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_ext16u_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>arg0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L874' class='num line'>874</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>arg1</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L875' class='num line'>875</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_ext16u_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>arg1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L876' class='num line'>876</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_mul_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_macl</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>arg0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>arg1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L877' class='num line'>877</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>arg1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L878' class='num line'>878</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>arg0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L879' class='num line'>879</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L880' class='num line'>880</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L881' class='num line'>881</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x600b</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;neg&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L882' class='num line'>882</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_neg_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L883' class='num line'>883</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L884' class='num line'>884</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x600a</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;negc&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L885' class='num line'>885</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L886' class='num line'>886</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>t0</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_const_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L887' class='num line'>887</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_add2_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L888' class='num line'>888</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L889' class='num line'>889</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_sub2_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L890' class='num line'>890</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L891' class='num line'>891</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_andi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L892' class='num line'>892</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L893' class='num line'>893</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L894' class='num line'>894</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L895' class='num line'>895</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x6007</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;not&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L896' class='num line'>896</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_not_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L897' class='num line'>897</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L898' class='num line'>898</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x200b</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;or&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L899' class='num line'>899</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_or_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L900' class='num line'>900</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L901' class='num line'>901</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x400c</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;shad&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L902' class='num line'>902</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L903' class='num line'>903</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>t0</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L904' class='num line'>904</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>t1</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L905' class='num line'>905</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>t2</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L906' class='num line'>906</td><td class='code'><tr/>
<tr><td id='L907' class='num line'>907</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_andi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x1f</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L908' class='num line'>908</td><td class='code'><tr/>
<tr><td id='L909' class='num line'>909</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;positive&nbsp;case:&nbsp;shift&nbsp;to&nbsp;the&nbsp;left&nbsp;*/</span><tr/>
<tr><td id='L910' class='num line'>910</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_shl_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L911' class='num line'>911</td><td class='code'><tr/>
<tr><td id='L912' class='num line'>912</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;negative&nbsp;case:&nbsp;shift&nbsp;to&nbsp;the&nbsp;right&nbsp;in&nbsp;two&nbsp;steps&nbsp;to</span><tr/>
<tr><td id='L913' class='num line'>913</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;correctly&nbsp;handle&nbsp;the&nbsp;-32&nbsp;case&nbsp;*/</span><tr/>
<tr><td id='L914' class='num line'>914</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_xori_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x1f</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L915' class='num line'>915</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_sar_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t2</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L916' class='num line'>916</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_sari_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t2</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t2</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L917' class='num line'>917</td><td class='code'><tr/>
<tr><td id='L918' class='num line'>918</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;select&nbsp;between&nbsp;the&nbsp;two&nbsp;cases&nbsp;*/</span><tr/>
<tr><td id='L919' class='num line'>919</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L920' class='num line'>920</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movcond_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>TCG_COND_GE</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t2</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L921' class='num line'>921</td><td class='code'><tr/>
<tr><td id='L922' class='num line'>922</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L923' class='num line'>923</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L924' class='num line'>924</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t2</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L925' class='num line'>925</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L926' class='num line'>926</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L927' class='num line'>927</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x400d</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;shld&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L928' class='num line'>928</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L929' class='num line'>929</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>t0</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L930' class='num line'>930</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>t1</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L931' class='num line'>931</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>t2</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L932' class='num line'>932</td><td class='code'><tr/>
<tr><td id='L933' class='num line'>933</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_andi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x1f</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L934' class='num line'>934</td><td class='code'><tr/>
<tr><td id='L935' class='num line'>935</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;positive&nbsp;case:&nbsp;shift&nbsp;to&nbsp;the&nbsp;left&nbsp;*/</span><tr/>
<tr><td id='L936' class='num line'>936</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_shl_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L937' class='num line'>937</td><td class='code'><tr/>
<tr><td id='L938' class='num line'>938</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;negative&nbsp;case:&nbsp;shift&nbsp;to&nbsp;the&nbsp;right&nbsp;in&nbsp;two&nbsp;steps&nbsp;to</span><tr/>
<tr><td id='L939' class='num line'>939</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;correctly&nbsp;handle&nbsp;the&nbsp;-32&nbsp;case&nbsp;*/</span><tr/>
<tr><td id='L940' class='num line'>940</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_xori_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x1f</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L941' class='num line'>941</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_shr_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t2</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L942' class='num line'>942</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_shri_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t2</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t2</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L943' class='num line'>943</td><td class='code'><tr/>
<tr><td id='L944' class='num line'>944</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;select&nbsp;between&nbsp;the&nbsp;two&nbsp;cases&nbsp;*/</span><tr/>
<tr><td id='L945' class='num line'>945</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L946' class='num line'>946</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movcond_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>TCG_COND_GE</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t2</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L947' class='num line'>947</td><td class='code'><tr/>
<tr><td id='L948' class='num line'>948</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L949' class='num line'>949</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L950' class='num line'>950</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t2</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L951' class='num line'>951</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L952' class='num line'>952</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L953' class='num line'>953</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x3008</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;sub&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L954' class='num line'>954</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_sub_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L955' class='num line'>955</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L956' class='num line'>956</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x300a</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;subc&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L957' class='num line'>957</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L958' class='num line'>958</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L959' class='num line'>959</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>t0</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_const_tl</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L960' class='num line'>960</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>t1</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L961' class='num line'>961</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_add2_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L962' class='num line'>962</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_sub2_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L963' class='num line'>963</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L964' class='num line'>964</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_andi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L965' class='num line'>965</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L966' class='num line'>966</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L967' class='num line'>967</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L968' class='num line'>968</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L969' class='num line'>969</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x300b</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;subv&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L970' class='num line'>970</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L971' class='num line'>971</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t2</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L972' class='num line'>972</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>t0</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L973' class='num line'>973</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_sub_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L974' class='num line'>974</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>t1</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L975' class='num line'>975</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_xor_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L976' class='num line'>976</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>t2</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L977' class='num line'>977</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_xor_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t2</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L978' class='num line'>978</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_and_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t2</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L979' class='num line'>979</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t2</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L980' class='num line'>980</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_shri_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>31</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L981' class='num line'>981</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L982' class='num line'>982</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L983' class='num line'>983</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>t0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L984' class='num line'>984</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L985' class='num line'>985</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L986' class='num line'>986</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x2008</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;tst&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L987' class='num line'>987</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L988' class='num line'>988</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>val</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L989' class='num line'>989</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_and_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L990' class='num line'>990</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_setcondi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>TCG_COND_EQ</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L991' class='num line'>991</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L992' class='num line'>992</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L993' class='num line'>993</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L994' class='num line'>994</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x200a</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;xor&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L995' class='num line'>995</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_xor_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L996' class='num line'>996</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L997' class='num line'>997</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf00c</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;fmov&nbsp;{F,D,X}Rm,{F,D,X}Rn&nbsp;-&nbsp;FPSCR:&nbsp;Nothing&nbsp;*/</span><tr/>
<tr><td id='L998' class='num line'>998</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_FPU_ENABLED</span><tr/>
<tr><td id='L999' class='num line'>999</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>if</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>ctx</span><span style='color:#aaa186;'>-</span><span style='color:#aaa186;'>&gt;</span><span style='color:#6892a9;'>tbflags</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#6892a9;'>FPSCR_SZ</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'></span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1000' class='num line'>1000</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>int</span>&nbsp;<span style='color:#6892a9;'>xsrc</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>XHACK</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1001' class='num line'>1001</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>int</span>&nbsp;<span style='color:#6892a9;'>xdst</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>XHACK</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1002' class='num line'>1002</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>xdst</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>xsrc</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1003' class='num line'>1003</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>xdst</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>xsrc</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1004' class='num line'>1004</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#348675;'>else</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1005' class='num line'>1005</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1006' class='num line'>1006</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1007' class='num line'>1007</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1008' class='num line'>1008</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf00a</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;fmov&nbsp;{F,D,X}Rm,@Rn&nbsp;-&nbsp;FPSCR:&nbsp;Nothing&nbsp;*/</span><tr/>
<tr><td id='L1009' class='num line'>1009</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_FPU_ENABLED</span><tr/>
<tr><td id='L1010' class='num line'>1010</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>if</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>ctx</span><span style='color:#aaa186;'>-</span><span style='color:#aaa186;'>&gt;</span><span style='color:#6892a9;'>tbflags</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#6892a9;'>FPSCR_SZ</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'></span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1011' class='num line'>1011</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv_i64</span>&nbsp;<span style='color:#6892a9;'>fp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1012' class='num line'>1012</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_load_fpr64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>XHACK</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1013' class='num line'>1013</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TEUQ</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1014' class='num line'>1014</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1015' class='num line'>1015</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#348675;'>else</span><span style='color:#9e9e9e;'></span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1016' class='num line'>1016</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TEUL</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1017' class='num line'>1017</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1018' class='num line'>1018</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1019' class='num line'>1019</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf008</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;fmov&nbsp;@Rm,{F,D,X}Rn&nbsp;-&nbsp;FPSCR:&nbsp;Nothing&nbsp;*/</span><tr/>
<tr><td id='L1020' class='num line'>1020</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_FPU_ENABLED</span><tr/>
<tr><td id='L1021' class='num line'>1021</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>if</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>ctx</span><span style='color:#aaa186;'>-</span><span style='color:#aaa186;'>&gt;</span><span style='color:#6892a9;'>tbflags</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#6892a9;'>FPSCR_SZ</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'></span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1022' class='num line'>1022</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv_i64</span>&nbsp;<span style='color:#6892a9;'>fp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1023' class='num line'>1023</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TEUQ</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1024' class='num line'>1024</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_store_fpr64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>XHACK</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1025' class='num line'>1025</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1026' class='num line'>1026</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#348675;'>else</span><span style='color:#9e9e9e;'></span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1027' class='num line'>1027</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TEUL</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1028' class='num line'>1028</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1029' class='num line'>1029</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1030' class='num line'>1030</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf009</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;fmov&nbsp;@Rm+,{F,D,X}Rn&nbsp;-&nbsp;FPSCR:&nbsp;Nothing&nbsp;*/</span><tr/>
<tr><td id='L1031' class='num line'>1031</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_FPU_ENABLED</span><tr/>
<tr><td id='L1032' class='num line'>1032</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>if</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>ctx</span><span style='color:#aaa186;'>-</span><span style='color:#aaa186;'>&gt;</span><span style='color:#6892a9;'>tbflags</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#6892a9;'>FPSCR_SZ</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'></span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1033' class='num line'>1033</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv_i64</span>&nbsp;<span style='color:#6892a9;'>fp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1034' class='num line'>1034</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TEUQ</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1035' class='num line'>1035</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_store_fpr64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>XHACK</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1036' class='num line'>1036</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1037' class='num line'>1037</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_addi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1038' class='num line'>1038</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#348675;'>else</span><span style='color:#9e9e9e;'></span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1039' class='num line'>1039</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TEUL</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1040' class='num line'>1040</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_addi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1041' class='num line'>1041</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1042' class='num line'>1042</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1043' class='num line'>1043</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf00b</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;fmov&nbsp;{F,D,X}Rm,@-Rn&nbsp;-&nbsp;FPSCR:&nbsp;Nothing&nbsp;*/</span><tr/>
<tr><td id='L1044' class='num line'>1044</td><td class='code'>&nbsp;&nbsp<span style='color:#6892a9;'>CHECK_FPU_ENABLED</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L1045' class='num line'>1045</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1046' class='num line'>1046</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1047' class='num line'>1047</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ctx</span><span style='color:#aaa186;background-color:#005c22;'>-&gt;</span><span style='color:#7a8f6c;background-color:#005c22;'>tbflags</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>FPSCR_SZ</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1048' class='num line'>1048</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv_i64</span>&nbsp;<span style='color:#6892a9;'>fp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1049' class='num line'>1049</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_load_fpr64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>XHACK</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1050' class='num line'>1050</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_subi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1051' class='num line'>1051</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TEUQ</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1052' class='num line'>1052</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1053' class='num line'>1053</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>else</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1054' class='num line'>1054</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_subi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1055' class='num line'>1055</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TEUL</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1056' class='num line'>1056</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1057' class='num line'>1057</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1058' class='num line'>1058</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1059' class='num line'>1059</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1060' class='num line'>1060</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1061' class='num line'>1061</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf006</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;fmov&nbsp;@(R0,Rm),{F,D,X}Rm&nbsp;-&nbsp;FPSCR:&nbsp;Nothing&nbsp;*/</span><tr/>
<tr><td id='L1062' class='num line'>1062</td><td class='code'>&nbsp;&nbsp<span style='color:#6892a9;'>CHECK_FPU_ENABLED</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L1063' class='num line'>1063</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1064' class='num line'>1064</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1065' class='num line'>1065</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_add_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1066' class='num line'>1066</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ctx</span><span style='color:#aaa186;background-color:#005c22;'>-&gt;</span><span style='color:#7a8f6c;background-color:#005c22;'>tbflags</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>FPSCR_SZ</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1067' class='num line'>1067</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv_i64</span>&nbsp;<span style='color:#6892a9;'>fp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1068' class='num line'>1068</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TEUQ</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1069' class='num line'>1069</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_store_fpr64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>XHACK</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1070' class='num line'>1070</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1071' class='num line'>1071</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>else</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1072' class='num line'>1072</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TEUL</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1073' class='num line'>1073</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1074' class='num line'>1074</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1075' class='num line'>1075</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1076' class='num line'>1076</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1077' class='num line'>1077</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf007</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;fmov&nbsp;{F,D,X}Rn,@(R0,Rn)&nbsp;-&nbsp;FPSCR:&nbsp;Nothing&nbsp;*/</span><tr/>
<tr><td id='L1078' class='num line'>1078</td><td class='code'>&nbsp;&nbsp<span style='color:#6892a9;'>CHECK_FPU_ENABLED</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L1079' class='num line'>1079</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1080' class='num line'>1080</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1081' class='num line'>1081</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_add_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1082' class='num line'>1082</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ctx</span><span style='color:#aaa186;background-color:#005c22;'>-&gt;</span><span style='color:#7a8f6c;background-color:#005c22;'>tbflags</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>FPSCR_SZ</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1083' class='num line'>1083</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv_i64</span>&nbsp;<span style='color:#6892a9;'>fp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1084' class='num line'>1084</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_load_fpr64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>XHACK</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1085' class='num line'>1085</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TEUQ</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1086' class='num line'>1086</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1087' class='num line'>1087</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>else</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1088' class='num line'>1088</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TEUL</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1089' class='num line'>1089</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1090' class='num line'>1090</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1091' class='num line'>1091</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1092' class='num line'>1092</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1093' class='num line'>1093</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf000</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;fadd&nbsp;Rm,Rn&nbsp;-&nbsp;FPSCR:&nbsp;R[PR,Enable.O/U/I]/W[Cause,Flag]&nbsp;*/</span><tr/>
<tr><td id='L1094' class='num line'>1094</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf001</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;fsub&nbsp;Rm,Rn&nbsp;-&nbsp;FPSCR:&nbsp;R[PR,Enable.O/U/I]/W[Cause,Flag]&nbsp;*/</span><tr/>
<tr><td id='L1095' class='num line'>1095</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf002</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;fmul&nbsp;Rm,Rn&nbsp;-&nbsp;FPSCR:&nbsp;R[PR,Enable.O/U/I]/W[Cause,Flag]&nbsp;*/</span><tr/>
<tr><td id='L1096' class='num line'>1096</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf003</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;fdiv&nbsp;Rm,Rn&nbsp;-&nbsp;FPSCR:&nbsp;R[PR,Enable.O/U/I]/W[Cause,Flag]&nbsp;*/</span><tr/>
<tr><td id='L1097' class='num line'>1097</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf004</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;fcmp/eq&nbsp;Rm,Rn&nbsp;-&nbsp;FPSCR:&nbsp;R[PR,Enable.V]/W[Cause,Flag]&nbsp;*/</span><tr/>
<tr><td id='L1098' class='num line'>1098</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf005</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;fcmp/gt&nbsp;Rm,Rn&nbsp;-&nbsp;FPSCR:&nbsp;R[PR,Enable.V]/W[Cause,Flag]&nbsp;*/</span><tr/>
<tr><td id='L1099' class='num line'>1099</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1100' class='num line'>1100</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>CHECK_FPU_ENABLED</span><tr/>
<tr><td id='L1101' class='num line'>1101</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>if</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>ctx</span><span style='color:#aaa186;'>-</span><span style='color:#aaa186;'>&gt;</span><span style='color:#6892a9;'>tbflags</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#6892a9;'>FPSCR_PR</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1102' class='num line'>1102</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv_i64</span>&nbsp;<span style='color:#6892a9;'>fp0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp1</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1103' class='num line'>1103</td><td class='code'><tr/>
<tr><td id='L1104' class='num line'>1104</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ctx</span><span style='color:#aaa186;background-color:#005c22;'>-&gt;</span><span style='color:#7a8f6c;background-color:#005c22;'>opcode</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>0x0110</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1105' class='num line'>1105</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>do_illegal</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1106' class='num line'>1106</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1107' class='num line'>1107</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#6892a9;'>fp0</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1108' class='num line'>1108</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#6892a9;'>fp1</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1109' class='num line'>1109</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_load_fpr64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1110' class='num line'>1110</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_load_fpr64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1111' class='num line'>1111</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>switch</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>opcode</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#788970;'>0xf00f</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1112' class='num line'>1112</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf000</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;fadd&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L1113' class='num line'>1113</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_fadd_DT</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>fp0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1114' class='num line'>1114</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1115' class='num line'>1115</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf001</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;fsub&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L1116' class='num line'>1116</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_fsub_DT</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>fp0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1117' class='num line'>1117</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1118' class='num line'>1118</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf002</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;fmul&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L1119' class='num line'>1119</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_fmul_DT</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>fp0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1120' class='num line'>1120</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1121' class='num line'>1121</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf003</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;fdiv&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L1122' class='num line'>1122</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_fdiv_DT</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>fp0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1123' class='num line'>1123</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1124' class='num line'>1124</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf004</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;fcmp/eq&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L1125' class='num line'>1125</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_fcmp_eq_DT</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1126' class='num line'>1126</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1127' class='num line'>1127</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf005</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;fcmp/gt&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L1128' class='num line'>1128</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_fcmp_gt_DT</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1129' class='num line'>1129</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1130' class='num line'>1130</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1131' class='num line'>1131</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_store_fpr64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1132' class='num line'>1132</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>fp0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1133' class='num line'>1133</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>fp1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1134' class='num line'>1134</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#348675;'>else</span><span style='color:#9e9e9e;'></span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1135' class='num line'>1135</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>switch</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>opcode</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#788970;'>0xf00f</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1136' class='num line'>1136</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf000</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;fadd&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L1137' class='num line'>1137</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_fadd_FT</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L1138' class='num line'>1138</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1139' class='num line'>1139</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1140' class='num line'>1140</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf001</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;fsub&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L1141' class='num line'>1141</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_fsub_FT</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L1142' class='num line'>1142</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1143' class='num line'>1143</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1144' class='num line'>1144</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf002</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;fmul&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L1145' class='num line'>1145</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_fmul_FT</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L1146' class='num line'>1146</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1147' class='num line'>1147</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1148' class='num line'>1148</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf003</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;fdiv&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L1149' class='num line'>1149</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_fdiv_FT</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L1150' class='num line'>1150</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1151' class='num line'>1151</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1152' class='num line'>1152</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf004</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;fcmp/eq&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L1153' class='num line'>1153</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_fcmp_eq_FT</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L1154' class='num line'>1154</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1155' class='num line'>1155</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1156' class='num line'>1156</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf005</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;fcmp/gt&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L1157' class='num line'>1157</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_fcmp_gt_FT</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L1158' class='num line'>1158</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1159' class='num line'>1159</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1160' class='num line'>1160</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1161' class='num line'>1161</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1162' class='num line'>1162</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1163' class='num line'>1163</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1164' class='num line'>1164</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf00e</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;fmac&nbsp;FR0,RM,Rn&nbsp;*/</span><tr/>
<tr><td id='L1165' class='num line'>1165</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>CHECK_FPU_ENABLED</span><tr/>
<tr><td id='L1166' class='num line'>1166</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>CHECK_FPSCR_PR_0</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L1167' class='num line'>1167</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_fmac_FT</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L1168' class='num line'>1168</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1169' class='num line'>1169</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1170' class='num line'>1170</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1171' class='num line'>1171</td><td class='code'><tr/>
<tr><td id='L1172' class='num line'>1172</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>switch</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>opcode</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#788970;'>0xff00</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1173' class='num line'>1173</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xc900</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;and&nbsp;#imm,R0&nbsp;*/</span><tr/>
<tr><td id='L1174' class='num line'>1174</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_andi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B7_0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1175' class='num line'>1175</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1176' class='num line'>1176</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xcd00</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;and.b&nbsp;#imm,@(R0,GBR)&nbsp;*/</span><tr/>
<tr><td id='L1177' class='num line'>1177</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1178' class='num line'>1178</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1179' class='num line'>1179</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1180' class='num line'>1180</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_add_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_gbr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1181' class='num line'>1181</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>val</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1182' class='num line'>1182</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_UB</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1183' class='num line'>1183</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_andi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B7_0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1184' class='num line'>1184</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_UB</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1185' class='num line'>1185</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1186' class='num line'>1186</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1187' class='num line'>1187</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1188' class='num line'>1188</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1189' class='num line'>1189</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x8b00</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;bf&nbsp;label&nbsp;*/</span><tr/>
<tr><td id='L1190' class='num line'>1190</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_NOT_DELAY_SLOT</span><tr/>
<tr><td id='L1191' class='num line'>1191</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_conditional_jump</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>ctx</span><span style='color:#aaa186;'>-</span><span style='color:#aaa186;'>&gt;</span><span style='color:#6892a9;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#6892a9;'>pc_next</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#788970;'>4</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#6892a9;'>B7_0s</span>&nbsp;<span style='color:#aaa186;'>*</span>&nbsp;<span style='color:#788970;'>2</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>false</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1192' class='num line'>1192</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1193' class='num line'>1193</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x8f00</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;bf/s&nbsp;label&nbsp;*/</span><tr/>
<tr><td id='L1194' class='num line'>1194</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_NOT_DELAY_SLOT</span><tr/>
<tr><td id='L1195' class='num line'>1195</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_xori_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>cpu_delayed_cond</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1196' class='num line'>1196</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>delayed_pc</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>pc_next</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#788970;'>4</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#6892a9;'>B7_0s</span>&nbsp;<span style='color:#aaa186;'>*</span>&nbsp;<span style='color:#788970;'>2</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1197' class='num line'>1197</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>envflags</span>&nbsp;<span style='color:#aaa186;'>|=</span>&nbsp;<span style='color:#6892a9;'>DELAY_SLOT_CONDITIONAL</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1198' class='num line'>1198</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1199' class='num line'>1199</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x8900</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;bt&nbsp;label&nbsp;*/</span><tr/>
<tr><td id='L1200' class='num line'>1200</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_NOT_DELAY_SLOT</span><tr/>
<tr><td id='L1201' class='num line'>1201</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_conditional_jump</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>ctx</span><span style='color:#aaa186;'>-</span><span style='color:#aaa186;'>&gt;</span><span style='color:#6892a9;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#6892a9;'>pc_next</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#788970;'>4</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#6892a9;'>B7_0s</span>&nbsp;<span style='color:#aaa186;'>*</span>&nbsp;<span style='color:#788970;'>2</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>true</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1202' class='num line'>1202</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1203' class='num line'>1203</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x8d00</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;bt/s&nbsp;label&nbsp;*/</span><tr/>
<tr><td id='L1204' class='num line'>1204</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_NOT_DELAY_SLOT</span><tr/>
<tr><td id='L1205' class='num line'>1205</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>cpu_delayed_cond</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>cpu_sr_t</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1206' class='num line'>1206</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>delayed_pc</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>pc_next</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#788970;'>4</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#6892a9;'>B7_0s</span>&nbsp;<span style='color:#aaa186;'>*</span>&nbsp;<span style='color:#788970;'>2</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1207' class='num line'>1207</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>envflags</span>&nbsp;<span style='color:#aaa186;'>|=</span>&nbsp;<span style='color:#6892a9;'>DELAY_SLOT_CONDITIONAL</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1208' class='num line'>1208</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1209' class='num line'>1209</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x8800</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;cmp/eq&nbsp;#imm,R0&nbsp;*/</span><tr/>
<tr><td id='L1210' class='num line'>1210</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_setcondi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>TCG_COND_EQ</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B7_0s</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1211' class='num line'>1211</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1212' class='num line'>1212</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xc400</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.b&nbsp;@(disp,GBR),R0&nbsp;*/</span><tr/>
<tr><td id='L1213' class='num line'>1213</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1214' class='num line'>1214</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1215' class='num line'>1215</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_addi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_gbr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B7_0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1216' class='num line'>1216</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_SB</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1217' class='num line'>1217</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1218' class='num line'>1218</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1219' class='num line'>1219</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1220' class='num line'>1220</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xc500</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.w&nbsp;@(disp,GBR),R0&nbsp;*/</span><tr/>
<tr><td id='L1221' class='num line'>1221</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1222' class='num line'>1222</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1223' class='num line'>1223</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_addi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_gbr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B7_0</span>&nbsp;<span style='color:#aaa186;'>*</span>&nbsp;<span style='color:#788970;'>2</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1224' class='num line'>1224</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TESW</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1225' class='num line'>1225</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1226' class='num line'>1226</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1227' class='num line'>1227</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1228' class='num line'>1228</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xc600</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.l&nbsp;@(disp,GBR),R0&nbsp;*/</span><tr/>
<tr><td id='L1229' class='num line'>1229</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1230' class='num line'>1230</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1231' class='num line'>1231</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_addi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_gbr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B7_0</span>&nbsp;<span style='color:#aaa186;'>*</span>&nbsp;<span style='color:#788970;'>4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1232' class='num line'>1232</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TESL</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1233' class='num line'>1233</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1234' class='num line'>1234</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1235' class='num line'>1235</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1236' class='num line'>1236</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xc000</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.b&nbsp;R0,@(disp,GBR)&nbsp;*/</span><tr/>
<tr><td id='L1237' class='num line'>1237</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1238' class='num line'>1238</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1239' class='num line'>1239</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_addi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_gbr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B7_0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1240' class='num line'>1240</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_UB</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1241' class='num line'>1241</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1242' class='num line'>1242</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1243' class='num line'>1243</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1244' class='num line'>1244</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xc100</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.w&nbsp;R0,@(disp,GBR)&nbsp;*/</span><tr/>
<tr><td id='L1245' class='num line'>1245</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1246' class='num line'>1246</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1247' class='num line'>1247</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_addi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_gbr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B7_0</span>&nbsp;<span style='color:#aaa186;'>*</span>&nbsp;<span style='color:#788970;'>2</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1248' class='num line'>1248</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TEUW</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1249' class='num line'>1249</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1250' class='num line'>1250</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1251' class='num line'>1251</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1252' class='num line'>1252</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xc200</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.l&nbsp;R0,@(disp,GBR)&nbsp;*/</span><tr/>
<tr><td id='L1253' class='num line'>1253</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1254' class='num line'>1254</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1255' class='num line'>1255</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_addi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_gbr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B7_0</span>&nbsp;<span style='color:#aaa186;'>*</span>&nbsp;<span style='color:#788970;'>4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1256' class='num line'>1256</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TEUL</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1257' class='num line'>1257</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1258' class='num line'>1258</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1259' class='num line'>1259</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1260' class='num line'>1260</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x8000</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.b&nbsp;R0,@(disp,Rn)&nbsp;*/</span><tr/>
<tr><td id='L1261' class='num line'>1261</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1262' class='num line'>1262</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1263' class='num line'>1263</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_addi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B3_0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1264' class='num line'>1264</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_UB</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1265' class='num line'>1265</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1266' class='num line'>1266</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1267' class='num line'>1267</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1268' class='num line'>1268</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x8100</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.w&nbsp;R0,@(disp,Rn)&nbsp;*/</span><tr/>
<tr><td id='L1269' class='num line'>1269</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1270' class='num line'>1270</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1271' class='num line'>1271</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_addi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B3_0</span>&nbsp;<span style='color:#aaa186;'>*</span>&nbsp;<span style='color:#788970;'>2</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1272' class='num line'>1272</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L1273' class='num line'>1273</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>MO_TEUW</span>&nbsp;<span style='color:#aaa186;'>|</span>&nbsp;<span style='color:#929270;'>UNALIGN</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1274' class='num line'>1274</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1275' class='num line'>1275</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1276' class='num line'>1276</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1277' class='num line'>1277</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x8400</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.b&nbsp;@(disp,Rn),R0&nbsp;*/</span><tr/>
<tr><td id='L1278' class='num line'>1278</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1279' class='num line'>1279</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1280' class='num line'>1280</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_addi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B3_0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1281' class='num line'>1281</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_SB</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1282' class='num line'>1282</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1283' class='num line'>1283</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1284' class='num line'>1284</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1285' class='num line'>1285</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x8500</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mov.w&nbsp;@(disp,Rn),R0&nbsp;*/</span><tr/>
<tr><td id='L1286' class='num line'>1286</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1287' class='num line'>1287</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1288' class='num line'>1288</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_addi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B3_0</span>&nbsp;<span style='color:#aaa186;'>*</span>&nbsp;<span style='color:#788970;'>2</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1289' class='num line'>1289</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L1290' class='num line'>1290</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>MO_TESW</span>&nbsp;<span style='color:#aaa186;'>|</span>&nbsp;<span style='color:#929270;'>UNALIGN</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1291' class='num line'>1291</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1292' class='num line'>1292</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1293' class='num line'>1293</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1294' class='num line'>1294</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xc700</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;mova&nbsp;@(disp,PC),R0&nbsp;*/</span><tr/>
<tr><td id='L1295' class='num line'>1295</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>pc_next</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#788970;'>0xfffffffc</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#aaa186;'>+</span><tr/>
<tr><td id='L1296' class='num line'>1296</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#788970;'>4</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#6892a9;'>B7_0</span>&nbsp;<span style='color:#aaa186;'>*</span>&nbsp;<span style='color:#788970;'>4</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#aaa186;'>~</span><span style='color:#788970;'>3</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1297' class='num line'>1297</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1298' class='num line'>1298</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xcb00</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;or&nbsp;#imm,R0&nbsp;*/</span><tr/>
<tr><td id='L1299' class='num line'>1299</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_ori_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B7_0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1300' class='num line'>1300</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1301' class='num line'>1301</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xcf00</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;or.b&nbsp;#imm,@(R0,GBR)&nbsp;*/</span><tr/>
<tr><td id='L1302' class='num line'>1302</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1303' class='num line'>1303</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1304' class='num line'>1304</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1305' class='num line'>1305</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_add_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_gbr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1306' class='num line'>1306</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>val</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1307' class='num line'>1307</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_UB</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1308' class='num line'>1308</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_ori_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B7_0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1309' class='num line'>1309</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_UB</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1310' class='num line'>1310</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1311' class='num line'>1311</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1312' class='num line'>1312</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1313' class='num line'>1313</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1314' class='num line'>1314</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xc300</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;trapa&nbsp;#imm&nbsp;*/</span><tr/>
<tr><td id='L1315' class='num line'>1315</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1316' class='num line'>1316</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>imm</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1317' class='num line'>1317</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>CHECK_NOT_DELAY_SLOT</span><tr/>
<tr><td id='L1318' class='num line'>1318</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_save_cpu_state</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>true</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1319' class='num line'>1319</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>imm</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_const_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1320' class='num line'>1320</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_trapa</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>imm</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1321' class='num line'>1321</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>imm</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1322' class='num line'>1322</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>is_jmp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>DISAS_NORETURN</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1323' class='num line'>1323</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1324' class='num line'>1324</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1325' class='num line'>1325</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xc800</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;tst&nbsp;#imm,R0&nbsp;*/</span><tr/>
<tr><td id='L1326' class='num line'>1326</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1327' class='num line'>1327</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>val</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1328' class='num line'>1328</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_andi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B7_0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1329' class='num line'>1329</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_setcondi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>TCG_COND_EQ</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1330' class='num line'>1330</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1331' class='num line'>1331</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1332' class='num line'>1332</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1333' class='num line'>1333</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xcc00</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;tst.b&nbsp;#imm,@(R0,GBR)&nbsp;*/</span><tr/>
<tr><td id='L1334' class='num line'>1334</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1335' class='num line'>1335</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>val</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1336' class='num line'>1336</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_add_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_gbr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1337' class='num line'>1337</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_UB</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1338' class='num line'>1338</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_andi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B7_0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1339' class='num line'>1339</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_setcondi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>TCG_COND_EQ</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1340' class='num line'>1340</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1341' class='num line'>1341</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1342' class='num line'>1342</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1343' class='num line'>1343</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xca00</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;xor&nbsp;#imm,R0&nbsp;*/</span><tr/>
<tr><td id='L1344' class='num line'>1344</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_xori_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B7_0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1345' class='num line'>1345</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1346' class='num line'>1346</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xce00</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;xor.b&nbsp;#imm,@(R0,GBR)&nbsp;*/</span><tr/>
<tr><td id='L1347' class='num line'>1347</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1348' class='num line'>1348</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1349' class='num line'>1349</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1350' class='num line'>1350</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_add_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_gbr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1351' class='num line'>1351</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>val</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1352' class='num line'>1352</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_UB</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1353' class='num line'>1353</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_xori_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B7_0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1354' class='num line'>1354</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_UB</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1355' class='num line'>1355</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1356' class='num line'>1356</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1357' class='num line'>1357</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1358' class='num line'>1358</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1359' class='num line'>1359</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1360' class='num line'>1360</td><td class='code'><tr/>
<tr><td id='L1361' class='num line'>1361</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>switch</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>opcode</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#788970;'>0xf08f</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1362' class='num line'>1362</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x408e</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;ldc&nbsp;Rm,Rn_BANK&nbsp;*/</span><tr/>
<tr><td id='L1363' class='num line'>1363</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_PRIVILEGED</span><tr/>
<tr><td id='L1364' class='num line'>1364</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>ALTREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>B6_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1365' class='num line'>1365</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1366' class='num line'>1366</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x4087</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;ldc.l&nbsp;@Rm+,Rn_BANK&nbsp;*/</span><tr/>
<tr><td id='L1367' class='num line'>1367</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_PRIVILEGED</span><tr/>
<tr><td id='L1368' class='num line'>1368</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>ALTREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>B6_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>ctx</span><span style='color:#aaa186;'>-</span><span style='color:#aaa186;'>&gt;</span><span style='color:#6892a9;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>MO_TESL</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1369' class='num line'>1369</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_addi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1370' class='num line'>1370</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1371' class='num line'>1371</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x0082</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;stc&nbsp;Rm_BANK,Rn&nbsp;*/</span><tr/>
<tr><td id='L1372' class='num line'>1372</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_PRIVILEGED</span><tr/>
<tr><td id='L1373' class='num line'>1373</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>ALTREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>B6_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1374' class='num line'>1374</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1375' class='num line'>1375</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x4083</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;stc.l&nbsp;Rm_BANK,@-Rn&nbsp;*/</span><tr/>
<tr><td id='L1376' class='num line'>1376</td><td class='code'>&nbsp;&nbsp<span style='color:#6892a9;'>CHECK_PRIVILEGED</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L1377' class='num line'>1377</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1378' class='num line'>1378</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1379' class='num line'>1379</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_subi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1380' class='num line'>1380</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>ALTREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B6_4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TEUL</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1381' class='num line'>1381</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1382' class='num line'>1382</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1383' class='num line'>1383</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1384' class='num line'>1384</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1385' class='num line'>1385</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1386' class='num line'>1386</td><td class='code'><tr/>
<tr><td id='L1387' class='num line'>1387</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>switch</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>opcode</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#788970;'>0xf0ff</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1388' class='num line'>1388</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x0023</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;braf&nbsp;Rn&nbsp;*/</span><tr/>
<tr><td id='L1389' class='num line'>1389</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_NOT_DELAY_SLOT</span><tr/>
<tr><td id='L1390' class='num line'>1390</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_addi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>cpu_delayed_pc</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>ctx</span><span style='color:#aaa186;'>-</span><span style='color:#aaa186;'>&gt;</span><span style='color:#6892a9;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#6892a9;'>pc_next</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#788970;'>4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1391' class='num line'>1391</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>envflags</span>&nbsp;<span style='color:#aaa186;'>|=</span>&nbsp;<span style='color:#6892a9;'>DELAY_SLOT</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1392' class='num line'>1392</td><td class='code'>&nbsp;&nbsp<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>delayed_pc</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#835980;'>uint32_t</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#aaa186;'>-</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1393' class='num line'>1393</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1394' class='num line'>1394</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x0003</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;bsrf&nbsp;Rn&nbsp;*/</span><tr/>
<tr><td id='L1395' class='num line'>1395</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_NOT_DELAY_SLOT</span><tr/>
<tr><td id='L1396' class='num line'>1396</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>cpu_pr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>ctx</span><span style='color:#aaa186;'>-</span><span style='color:#aaa186;'>&gt;</span><span style='color:#6892a9;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#6892a9;'>pc_next</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#788970;'>4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1397' class='num line'>1397</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_add_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_delayed_pc</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_pr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1398' class='num line'>1398</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>envflags</span>&nbsp;<span style='color:#aaa186;'>|=</span>&nbsp;<span style='color:#6892a9;'>DELAY_SLOT</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1399' class='num line'>1399</td><td class='code'>&nbsp;&nbsp<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>delayed_pc</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#835980;'>uint32_t</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#aaa186;'>-</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1400' class='num line'>1400</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1401' class='num line'>1401</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x4015</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;cmp/pl&nbsp;Rn&nbsp;*/</span><tr/>
<tr><td id='L1402' class='num line'>1402</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_setcondi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>TCG_COND_GT</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1403' class='num line'>1403</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1404' class='num line'>1404</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x4011</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;cmp/pz&nbsp;Rn&nbsp;*/</span><tr/>
<tr><td id='L1405' class='num line'>1405</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_setcondi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>TCG_COND_GE</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1406' class='num line'>1406</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1407' class='num line'>1407</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x4010</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;dt&nbsp;Rn&nbsp;*/</span><tr/>
<tr><td id='L1408' class='num line'>1408</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_subi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1409' class='num line'>1409</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_setcondi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>TCG_COND_EQ</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1410' class='num line'>1410</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1411' class='num line'>1411</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x402b</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;jmp&nbsp;@Rn&nbsp;*/</span><tr/>
<tr><td id='L1412' class='num line'>1412</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_NOT_DELAY_SLOT</span><tr/>
<tr><td id='L1413' class='num line'>1413</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>cpu_delayed_pc</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1414' class='num line'>1414</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>envflags</span>&nbsp;<span style='color:#aaa186;'>|=</span>&nbsp;<span style='color:#6892a9;'>DELAY_SLOT</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1415' class='num line'>1415</td><td class='code'>&nbsp;&nbsp<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>delayed_pc</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#835980;'>uint32_t</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#aaa186;'>-</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1416' class='num line'>1416</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1417' class='num line'>1417</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x400b</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;jsr&nbsp;@Rn&nbsp;*/</span><tr/>
<tr><td id='L1418' class='num line'>1418</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_NOT_DELAY_SLOT</span><tr/>
<tr><td id='L1419' class='num line'>1419</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>cpu_pr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>ctx</span><span style='color:#aaa186;'>-</span><span style='color:#aaa186;'>&gt;</span><span style='color:#6892a9;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#6892a9;'>pc_next</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#788970;'>4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1420' class='num line'>1420</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_delayed_pc</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1421' class='num line'>1421</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>envflags</span>&nbsp;<span style='color:#aaa186;'>|=</span>&nbsp;<span style='color:#6892a9;'>DELAY_SLOT</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1422' class='num line'>1422</td><td class='code'>&nbsp;&nbsp<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>delayed_pc</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#835980;'>uint32_t</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#aaa186;'>-</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1423' class='num line'>1423</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1424' class='num line'>1424</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x400e</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;ldc&nbsp;Rm,SR&nbsp;*/</span><tr/>
<tr><td id='L1425' class='num line'>1425</td><td class='code'>&nbsp;&nbsp<span style='color:#6892a9;'>CHECK_PRIVILEGED</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L1426' class='num line'>1426</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1427' class='num line'>1427</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>val</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1428' class='num line'>1428</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_andi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x700083f3</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1429' class='num line'>1429</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_write_sr</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1430' class='num line'>1430</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1431' class='num line'>1431</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>is_jmp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>DISAS_STOP</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1432' class='num line'>1432</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1433' class='num line'>1433</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1434' class='num line'>1434</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x4007</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;ldc.l&nbsp;@Rm+,SR&nbsp;*/</span><tr/>
<tr><td id='L1435' class='num line'>1435</td><td class='code'>&nbsp;&nbsp<span style='color:#6892a9;'>CHECK_PRIVILEGED</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L1436' class='num line'>1436</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1437' class='num line'>1437</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>val</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1438' class='num line'>1438</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TESL</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1439' class='num line'>1439</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_andi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x700083f3</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1440' class='num line'>1440</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_write_sr</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1441' class='num line'>1441</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1442' class='num line'>1442</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_addi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1443' class='num line'>1443</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>is_jmp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>DISAS_STOP</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1444' class='num line'>1444</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1445' class='num line'>1445</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1446' class='num line'>1446</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x0002</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;stc&nbsp;SR,Rn&nbsp;*/</span><tr/>
<tr><td id='L1447' class='num line'>1447</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_PRIVILEGED</span><tr/>
<tr><td id='L1448' class='num line'>1448</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_read_sr</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1449' class='num line'>1449</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1450' class='num line'>1450</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x4003</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;stc&nbsp;SR,@-Rn&nbsp;*/</span><tr/>
<tr><td id='L1451' class='num line'>1451</td><td class='code'>&nbsp;&nbsp<span style='color:#6892a9;'>CHECK_PRIVILEGED</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L1452' class='num line'>1452</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1453' class='num line'>1453</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1454' class='num line'>1454</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>val</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1455' class='num line'>1455</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_subi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1456' class='num line'>1456</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_read_sr</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1457' class='num line'>1457</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TEUL</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1458' class='num line'>1458</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1459' class='num line'>1459</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1460' class='num line'>1460</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1461' class='num line'>1461</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1462' class='num line'>1462</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1463' class='num line'>1463</td><td class='code'><span style='color:#676762;'>#define</span>&nbsp;<span style='color:#6892a9;'>LD</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>reg</span><span style='color:#9e9e9e;'>,</span><span style='color:#6892a9;'>ldnum</span><span style='color:#9e9e9e;'>,</span><span style='color:#6892a9;'>ldpnum</span><span style='color:#9e9e9e;'>,</span><span style='color:#6892a9;'>prechk</span><span style='color:#9e9e9e;'>)</span><span style='color:#7e7aaa;'>&nbsp;&nbsp&nbsp;&nbsp\</span><tr/>
<tr><td id='L1464' class='num line'>1464</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;case&nbsp;ldnum:&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp\</span><tr/>
<tr><td id='L1465' class='num line'>1465</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;prechk&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp\</span><tr/>
<tr><td id='L1466' class='num line'>1466</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;tcg_gen_mov_i32&nbsp;(cpu_##reg,&nbsp;REG(B11_8));&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp\</span><tr/>
<tr><td id='L1467' class='num line'>1467</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;return;&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp\</span><tr/>
<tr><td id='L1468' class='num line'>1468</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;case&nbsp;ldpnum:&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp\</span><tr/>
<tr><td id='L1469' class='num line'>1469</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;prechk&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp\</span><tr/>
<tr><td id='L1470' class='num line'>1470</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;tcg_gen_qemu_ld_i32(cpu_##reg,&nbsp;REG(B11_8),&nbsp;ctx-&gt;memidx,&nbsp;MO_TESL);&nbsp;\</span><tr/>
<tr><td id='L1471' class='num line'>1471</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;tcg_gen_addi_i32(REG(B11_8),&nbsp;REG(B11_8),&nbsp;4);&nbsp;&nbsp&nbsp;&nbsp\</span><tr/>
<tr><td id='L1472' class='num line'>1472</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;return;</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L1473' class='num line'>1473</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#define</span>&nbsp;<span style='color:#6892a9;'>ST</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>reg</span><span style='color:#9e9e9e;'>,</span><span style='color:#6892a9;'>stnum</span><span style='color:#9e9e9e;'>,</span><span style='color:#6892a9;'>stpnum</span><span style='color:#9e9e9e;'>,</span><span style='color:#6892a9;'>prechk</span><span style='color:#9e9e9e;'>)</span><span style='color:#7e7aaa;'>&nbsp;&nbsp&nbsp;&nbsp\</span><tr/>
<tr><td id='L1474' class='num line'>1474</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;case&nbsp;stnum:&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp\</span><tr/>
<tr><td id='L1475' class='num line'>1475</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;prechk&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp\</span><tr/>
<tr><td id='L1476' class='num line'>1476</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;tcg_gen_mov_i32&nbsp;(REG(B11_8),&nbsp;cpu_##reg);&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp\</span><tr/>
<tr><td id='L1477' class='num line'>1477</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;return;&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp\</span><tr/>
<tr><td id='L1478' class='num line'>1478</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;case&nbsp;stpnum:&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp\</span><tr/>
<tr><td id='L1479' class='num line'>1479</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;prechk&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp\</span><tr/>
<tr><td id='L1480' class='num line'>1480</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;{&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp\</span><tr/>
<tr><td id='L1481' class='num line'>1481</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbspTCGv&nbsp;addr&nbsp;=&nbsp;tcg_temp_new();&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp\</span><tr/>
<tr><td id='L1482' class='num line'>1482</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsptcg_gen_subi_i32(addr,&nbsp;REG(B11_8),&nbsp;4);&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp\</span><tr/>
<tr><td id='L1483' class='num line'>1483</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tcg_gen_qemu_st_i32(cpu_##reg,&nbsp;addr,&nbsp;ctx-&gt;memidx,&nbsp;MO_TEUL);&nbsp;\</span><tr/>
<tr><td id='L1484' class='num line'>1484</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsptcg_gen_mov_i32(REG(B11_8),&nbsp;addr);&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp\</span><tr/>
<tr><td id='L1485' class='num line'>1485</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsptcg_temp_free(addr);&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp\</span><tr/>
<tr><td id='L1486' class='num line'>1486</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;}&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp\</span><tr/>
<tr><td id='L1487' class='num line'>1487</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;return;</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L1488' class='num line'>1488</td><td class='code'><span style='color:#9e9e9e;'></span><span style='color:#676762;'>#define</span>&nbsp;<span style='color:#6892a9;'>LDST</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>reg</span><span style='color:#9e9e9e;'>,</span><span style='color:#6892a9;'>ldnum</span><span style='color:#9e9e9e;'>,</span><span style='color:#6892a9;'>ldpnum</span><span style='color:#9e9e9e;'>,</span><span style='color:#6892a9;'>stnum</span><span style='color:#9e9e9e;'>,</span><span style='color:#6892a9;'>stpnum</span><span style='color:#9e9e9e;'>,</span><span style='color:#6892a9;'>prechk</span><span style='color:#9e9e9e;'>)</span><span style='color:#7e7aaa;'>&nbsp;&nbsp&nbsp;&nbsp\</span><tr/>
<tr><td id='L1489' class='num line'>1489</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbspLD(reg,ldnum,ldpnum,prechk)&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp&nbsp;&nbsp\</span><tr/>
<tr><td id='L1490' class='num line'>1490</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbspST(reg,stnum,stpnum,prechk)</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L1491' class='num line'>1491</td><td class='code'><span style='color:#9e9e9e;'></span>&nbsp;&nbsp<span style='color:#929270;'>LDST</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>gbr</span><span style='color:#9e9e9e;'>,</span>&nbsp;&nbsp;<span style='color:#788970;'>0x401e</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x4017</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x0012</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x4013</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#9e9e9e;'>{</span><span style='color:#9e9e9e;'>}</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L1492' class='num line'>1492</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>LDST</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>vbr</span><span style='color:#9e9e9e;'>,</span>&nbsp;&nbsp;<span style='color:#788970;'>0x402e</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x4027</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x0022</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x4023</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>CHECK_PRIVILEGED</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L1493' class='num line'>1493</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>LDST</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ssr</span><span style='color:#9e9e9e;'>,</span>&nbsp;&nbsp;<span style='color:#788970;'>0x403e</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x4037</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x0032</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x4033</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>CHECK_PRIVILEGED</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L1494' class='num line'>1494</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>LDST</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>spc</span><span style='color:#9e9e9e;'>,</span>&nbsp;&nbsp;<span style='color:#788970;'>0x404e</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x4047</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x0042</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x4043</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>CHECK_PRIVILEGED</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L1495' class='num line'>1495</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>ST</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>sgr</span><span style='color:#9e9e9e;'>,</span>&nbsp;&nbsp;<span style='color:#788970;'>0x003a</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x4032</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>CHECK_PRIVILEGED</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L1496' class='num line'>1496</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>LD</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>sgr</span><span style='color:#9e9e9e;'>,</span>&nbsp;&nbsp;<span style='color:#788970;'>0x403a</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x4036</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>CHECK_PRIVILEGED</span>&nbsp;<span style='color:#6892a9;'>CHECK_SH4A</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L1497' class='num line'>1497</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>LDST</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>dbr</span><span style='color:#9e9e9e;'>,</span>&nbsp;&nbsp;<span style='color:#788970;'>0x40fa</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x40f6</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x00fa</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x40f2</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>CHECK_PRIVILEGED</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L1498' class='num line'>1498</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>LDST</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>mach</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x400a</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x4006</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x000a</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x4002</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#9e9e9e;'>{</span><span style='color:#9e9e9e;'>}</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L1499' class='num line'>1499</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>LDST</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>macl</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x401a</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x4016</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x001a</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x4012</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#9e9e9e;'>{</span><span style='color:#9e9e9e;'>}</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L1500' class='num line'>1500</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>LDST</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>pr</span><span style='color:#9e9e9e;'>,</span>&nbsp;&nbsp;&nbsp;<span style='color:#788970;'>0x402a</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x4026</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x002a</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x4022</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#9e9e9e;'>{</span><span style='color:#9e9e9e;'>}</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L1501' class='num line'>1501</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>LDST</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>fpul</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x405a</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x4056</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x005a</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x4052</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#9e9e9e;'>{</span><span style='color:#6892a9;'>CHECK_FPU_ENABLED</span><span style='color:#9e9e9e;'>}</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L1502' class='num line'>1502</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>case</span>&nbsp;<span style='color:#788970;'>0x406a</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;lds&nbsp;Rm,FPSCR&nbsp;*/</span><tr/>
<tr><td id='L1503' class='num line'>1503</td><td class='code'>&nbsp;&nbsp<span style='color:#6892a9;'>CHECK_FPU_ENABLED</span><tr/>
<tr><td id='L1504' class='num line'>1504</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_ld_fpscr</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1505' class='num line'>1505</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>is_jmp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>DISAS_STOP</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1506' class='num line'>1506</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1507' class='num line'>1507</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x4066</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;lds.l&nbsp;@Rm+,FPSCR&nbsp;*/</span><tr/>
<tr><td id='L1508' class='num line'>1508</td><td class='code'>&nbsp;&nbsp<span style='color:#6892a9;'>CHECK_FPU_ENABLED</span><tr/>
<tr><td id='L1509' class='num line'>1509</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1510' class='num line'>1510</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1511' class='num line'>1511</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TESL</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1512' class='num line'>1512</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_addi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1513' class='num line'>1513</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_ld_fpscr</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1514' class='num line'>1514</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1515' class='num line'>1515</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>is_jmp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>DISAS_STOP</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1516' class='num line'>1516</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1517' class='num line'>1517</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1518' class='num line'>1518</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x006a</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;sts&nbsp;FPSCR,Rn&nbsp;*/</span><tr/>
<tr><td id='L1519' class='num line'>1519</td><td class='code'>&nbsp;&nbsp<span style='color:#6892a9;'>CHECK_FPU_ENABLED</span><tr/>
<tr><td id='L1520' class='num line'>1520</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_andi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_fpscr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x003fffff</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1521' class='num line'>1521</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1522' class='num line'>1522</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x4062</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;sts&nbsp;FPSCR,@-Rn&nbsp;*/</span><tr/>
<tr><td id='L1523' class='num line'>1523</td><td class='code'>&nbsp;&nbsp<span style='color:#6892a9;'>CHECK_FPU_ENABLED</span><tr/>
<tr><td id='L1524' class='num line'>1524</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1525' class='num line'>1525</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1526' class='num line'>1526</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>val</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1527' class='num line'>1527</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_andi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_fpscr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x003fffff</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1528' class='num line'>1528</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>addr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1529' class='num line'>1529</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_subi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1530' class='num line'>1530</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TEUL</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1531' class='num line'>1531</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1532' class='num line'>1532</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>addr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1533' class='num line'>1533</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1534' class='num line'>1534</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1535' class='num line'>1535</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1536' class='num line'>1536</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x00c3</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;movca.l&nbsp;R0,@Rm&nbsp;*/</span><tr/>
<tr><td id='L1537' class='num line'>1537</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1538' class='num line'>1538</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>val</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1539' class='num line'>1539</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TEUL</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1540' class='num line'>1540</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_movcal</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1541' class='num line'>1541</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TEUL</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1542' class='num line'>1542</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1543' class='num line'>1543</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1544' class='num line'>1544</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>has_movcal</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1545' class='num line'>1545</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1546' class='num line'>1546</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x40a9</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;movua.l&nbsp;@Rm,R0&nbsp;*/</span><tr/>
<tr><td id='L1547' class='num line'>1547</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>CHECK_SH4A</span><tr/>
<tr><td id='L1548' class='num line'>1548</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;Load&nbsp;non-boundary-aligned&nbsp;data&nbsp;*/</span><tr/>
<tr><td id='L1549' class='num line'>1549</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L1550' class='num line'>1550</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>MO_TEUL</span>&nbsp;<span style='color:#aaa186;'>|</span>&nbsp;<span style='color:#6892a9;'>MO_UNALN</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1551' class='num line'>1551</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1552' class='num line'>1552</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x40e9</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;movua.l&nbsp;@Rm+,R0&nbsp;*/</span><tr/>
<tr><td id='L1553' class='num line'>1553</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>CHECK_SH4A</span><tr/>
<tr><td id='L1554' class='num line'>1554</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;Load&nbsp;non-boundary-aligned&nbsp;data&nbsp;*/</span><tr/>
<tr><td id='L1555' class='num line'>1555</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L1556' class='num line'>1556</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>MO_TEUL</span>&nbsp;<span style='color:#aaa186;'>|</span>&nbsp;<span style='color:#6892a9;'>MO_UNALN</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1557' class='num line'>1557</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_addi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>4</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1558' class='num line'>1558</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1559' class='num line'>1559</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x0029</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;movt&nbsp;Rn&nbsp;*/</span><tr/>
<tr><td id='L1560' class='num line'>1560</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1561' class='num line'>1561</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1562' class='num line'>1562</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x0073</span><span style='color:#aaa186;'>:</span><tr/>
<tr><td id='L1563' class='num line'>1563</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;MOVCO.L</span><tr/>
<tr><td id='L1564' class='num line'>1564</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LDST&nbsp;-&gt;&nbsp;T</span><tr/>
<tr><td id='L1565' class='num line'>1565</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;If&nbsp;(T&nbsp;==&nbsp;1)&nbsp;R0&nbsp;-&gt;&nbsp;(Rn)</span><tr/>
<tr><td id='L1566' class='num line'>1566</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0&nbsp;-&gt;&nbsp;LDST</span><tr/>
<tr><td id='L1567' class='num line'>1567</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*</span><tr/>
<tr><td id='L1568' class='num line'>1568</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*&nbsp;The&nbsp;above&nbsp;description&nbsp;doesn&apos;t&nbsp;work&nbsp;in&nbsp;a&nbsp;parallel&nbsp;context.</span><tr/>
<tr><td id='L1569' class='num line'>1569</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*&nbsp;Since&nbsp;we&nbsp;currently&nbsp;support&nbsp;no&nbsp;smp&nbsp;boards,&nbsp;this&nbsp;implies&nbsp;user-mode.</span><tr/>
<tr><td id='L1570' class='num line'>1570</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*&nbsp;But&nbsp;we&nbsp;can&nbsp;still&nbsp;support&nbsp;the&nbsp;official&nbsp;mechanism&nbsp;while&nbsp;user-mode</span><tr/>
<tr><td id='L1571' class='num line'>1571</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*&nbsp;is&nbsp;single-threaded.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L1572' class='num line'>1572</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>CHECK_SH4A</span><tr/>
<tr><td id='L1573' class='num line'>1573</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1574' class='num line'>1574</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>TCGLabel</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>fail</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>gen_new_label</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1575' class='num line'>1575</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>TCGLabel</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>done</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>gen_new_label</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1576' class='num line'>1576</td><td class='code'><tr/>
<tr><td id='L1577' class='num line'>1577</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>tb_cflags</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>tb</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#6892a9;'>CF_PARALLEL</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1578' class='num line'>1578</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>tmp</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1579' class='num line'>1579</td><td class='code'><tr/>
<tr><td id='L1580' class='num line'>1580</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_brcond_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>TCG_COND_NE</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L1581' class='num line'>1581</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>cpu_lock_addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fail</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1582' class='num line'>1582</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>tmp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1583' class='num line'>1583</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_atomic_cmpxchg_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>tmp</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_lock_value</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L1584' class='num line'>1584</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TEUL</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1585' class='num line'>1585</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_setcond_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>TCG_COND_EQ</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>tmp</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_lock_value</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1586' class='num line'>1586</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>tmp</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1587' class='num line'>1587</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>else</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1588' class='num line'>1588</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_brcondi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>TCG_COND_EQ</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_lock_addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>-1</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fail</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1589' class='num line'>1589</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_st_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TEUL</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1590' class='num line'>1590</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1591' class='num line'>1591</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1592' class='num line'>1592</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_br</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>done</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1593' class='num line'>1593</td><td class='code'><tr/>
<tr><td id='L1594' class='num line'>1594</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_set_label</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>fail</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1595' class='num line'>1595</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1596' class='num line'>1596</td><td class='code'><tr/>
<tr><td id='L1597' class='num line'>1597</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_set_label</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>done</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1598' class='num line'>1598</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_lock_addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>-1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1599' class='num line'>1599</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1600' class='num line'>1600</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1601' class='num line'>1601</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x0063</span><span style='color:#aaa186;'>:</span><tr/>
<tr><td id='L1602' class='num line'>1602</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;MOVLI.L&nbsp;@Rm,R0</span><tr/>
<tr><td id='L1603' class='num line'>1603</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1&nbsp;-&gt;&nbsp;LDST</span><tr/>
<tr><td id='L1604' class='num line'>1604</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(Rm)&nbsp;-&gt;&nbsp;R0</span><tr/>
<tr><td id='L1605' class='num line'>1605</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;When&nbsp;interrupt/exception</span><tr/>
<tr><td id='L1606' class='num line'>1606</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;occurred&nbsp;0&nbsp;-&gt;&nbsp;LDST</span><tr/>
<tr><td id='L1607' class='num line'>1607</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*</span><tr/>
<tr><td id='L1608' class='num line'>1608</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*&nbsp;In&nbsp;a&nbsp;parallel&nbsp;context,&nbsp;we&nbsp;must&nbsp;also&nbsp;save&nbsp;the&nbsp;loaded&nbsp;value</span><tr/>
<tr><td id='L1609' class='num line'>1609</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*&nbsp;for&nbsp;use&nbsp;with&nbsp;the&nbsp;cmpxchg&nbsp;that&nbsp;we&apos;ll&nbsp;use&nbsp;with&nbsp;movco.l.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L1610' class='num line'>1610</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>CHECK_SH4A</span><tr/>
<tr><td id='L1611' class='num line'>1611</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>if</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>tb_cflags</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>tb</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#6892a9;'>CF_PARALLEL</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1612' class='num line'>1612</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>tmp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1613' class='num line'>1613</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>tmp</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1614' class='num line'>1614</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TESL</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1615' class='num line'>1615</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_lock_value</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1616' class='num line'>1616</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_lock_addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>tmp</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1617' class='num line'>1617</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>tmp</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1618' class='num line'>1618</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>else</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1619' class='num line'>1619</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_qemu_ld_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_TESL</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1620' class='num line'>1620</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_lock_addr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1621' class='num line'>1621</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1622' class='num line'>1622</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1623' class='num line'>1623</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x0093</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;ocbi&nbsp;@Rn&nbsp;*/</span><tr/>
<tr><td id='L1624' class='num line'>1624</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1625' class='num line'>1625</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_ocbi</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1626' class='num line'>1626</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1627' class='num line'>1627</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1628' class='num line'>1628</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x00a3</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;ocbp&nbsp;@Rn&nbsp;*/</span><tr/>
<tr><td id='L1629' class='num line'>1629</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x00b3</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;ocbwb&nbsp;@Rn&nbsp;*/</span><tr/>
<tr><td id='L1630' class='num line'>1630</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;These&nbsp;instructions&nbsp;are&nbsp;supposed&nbsp;to&nbsp;do&nbsp;nothing&nbsp;in&nbsp;case&nbsp;of</span><tr/>
<tr><td id='L1631' class='num line'>1631</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;a&nbsp;cache&nbsp;miss.&nbsp;Given&nbsp;that&nbsp;we&nbsp;only&nbsp;partially&nbsp;emulate&nbsp;caches</span><tr/>
<tr><td id='L1632' class='num line'>1632</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;it&nbsp;is&nbsp;safe&nbsp;to&nbsp;simply&nbsp;ignore&nbsp;them.&nbsp;*/</span><tr/>
<tr><td id='L1633' class='num line'>1633</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1634' class='num line'>1634</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x0083</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;pref&nbsp;@Rn&nbsp;*/</span><tr/>
<tr><td id='L1635' class='num line'>1635</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1636' class='num line'>1636</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x00d3</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;prefi&nbsp;@Rn&nbsp;*/</span><tr/>
<tr><td id='L1637' class='num line'>1637</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>CHECK_SH4A</span><tr/>
<tr><td id='L1638' class='num line'>1638</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1639' class='num line'>1639</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x00e3</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;icbi&nbsp;@Rn&nbsp;*/</span><tr/>
<tr><td id='L1640' class='num line'>1640</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>CHECK_SH4A</span><tr/>
<tr><td id='L1641' class='num line'>1641</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1642' class='num line'>1642</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x00ab</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;synco&nbsp;*/</span><tr/>
<tr><td id='L1643' class='num line'>1643</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>CHECK_SH4A</span><tr/>
<tr><td id='L1644' class='num line'>1644</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_mb</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>TCG_MO_ALL</span>&nbsp;<span style='color:#aaa186;'>|</span>&nbsp;<span style='color:#6892a9;'>TCG_BAR_SC</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1645' class='num line'>1645</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1646' class='num line'>1646</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x4024</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;rotcl&nbsp;Rn&nbsp;*/</span><tr/>
<tr><td id='L1647' class='num line'>1647</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1648' class='num line'>1648</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>tmp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1649' class='num line'>1649</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>tmp</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1650' class='num line'>1650</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_shri_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>31</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1651' class='num line'>1651</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_shli_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1652' class='num line'>1652</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_or_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>tmp</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1653' class='num line'>1653</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>tmp</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1654' class='num line'>1654</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1655' class='num line'>1655</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1656' class='num line'>1656</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x4025</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;rotcr&nbsp;Rn&nbsp;*/</span><tr/>
<tr><td id='L1657' class='num line'>1657</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1658' class='num line'>1658</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>tmp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1659' class='num line'>1659</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_shli_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>tmp</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>31</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1660' class='num line'>1660</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_andi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1661' class='num line'>1661</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_shri_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1662' class='num line'>1662</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_or_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>tmp</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1663' class='num line'>1663</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>tmp</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1664' class='num line'>1664</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1665' class='num line'>1665</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1666' class='num line'>1666</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x4004</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;rotl&nbsp;Rn&nbsp;*/</span><tr/>
<tr><td id='L1667' class='num line'>1667</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_rotli_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1668' class='num line'>1668</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_andi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1669' class='num line'>1669</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1670' class='num line'>1670</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x4005</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;rotr&nbsp;Rn&nbsp;*/</span><tr/>
<tr><td id='L1671' class='num line'>1671</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_andi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1672' class='num line'>1672</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_rotri_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1673' class='num line'>1673</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1674' class='num line'>1674</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x4000</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;shll&nbsp;Rn&nbsp;*/</span><tr/>
<tr><td id='L1675' class='num line'>1675</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x4020</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;shal&nbsp;Rn&nbsp;*/</span><tr/>
<tr><td id='L1676' class='num line'>1676</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_shri_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>31</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1677' class='num line'>1677</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_shli_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1678' class='num line'>1678</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1679' class='num line'>1679</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x4021</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;shar&nbsp;Rn&nbsp;*/</span><tr/>
<tr><td id='L1680' class='num line'>1680</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_andi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1681' class='num line'>1681</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_sari_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1682' class='num line'>1682</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1683' class='num line'>1683</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x4001</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;shlr&nbsp;Rn&nbsp;*/</span><tr/>
<tr><td id='L1684' class='num line'>1684</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_andi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1685' class='num line'>1685</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_shri_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1686' class='num line'>1686</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1687' class='num line'>1687</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x4008</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;shll2&nbsp;Rn&nbsp;*/</span><tr/>
<tr><td id='L1688' class='num line'>1688</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_shli_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>2</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1689' class='num line'>1689</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1690' class='num line'>1690</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x4018</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;shll8&nbsp;Rn&nbsp;*/</span><tr/>
<tr><td id='L1691' class='num line'>1691</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_shli_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1692' class='num line'>1692</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1693' class='num line'>1693</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x4028</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;shll16&nbsp;Rn&nbsp;*/</span><tr/>
<tr><td id='L1694' class='num line'>1694</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_shli_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>16</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1695' class='num line'>1695</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1696' class='num line'>1696</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x4009</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;shlr2&nbsp;Rn&nbsp;*/</span><tr/>
<tr><td id='L1697' class='num line'>1697</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_shri_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>2</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1698' class='num line'>1698</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1699' class='num line'>1699</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x4019</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;shlr8&nbsp;Rn&nbsp;*/</span><tr/>
<tr><td id='L1700' class='num line'>1700</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_shri_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1701' class='num line'>1701</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1702' class='num line'>1702</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x4029</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;shlr16&nbsp;Rn&nbsp;*/</span><tr/>
<tr><td id='L1703' class='num line'>1703</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>tcg_gen_shri_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>16</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1704' class='num line'>1704</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1705' class='num line'>1705</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x401b</span><span style='color:#aaa186;'>:</span>&nbsp;&nbsp&nbsp;&nbsp<span style='color:#3a6e31;'>/*&nbsp;tas.b&nbsp;@Rn&nbsp;*/</span><tr/>
<tr><td id='L1706' class='num line'>1706</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1707' class='num line'>1707</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>val</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_const_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0x80</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1708' class='num line'>1708</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_atomic_fetch_or_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L1709' class='num line'>1709</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>MO_UB</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1710' class='num line'>1710</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_setcondi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>TCG_COND_EQ</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1711' class='num line'>1711</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>val</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1712' class='num line'>1712</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1713' class='num line'>1713</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1714' class='num line'>1714</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf00d</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;fsts&nbsp;FPUL,FRn&nbsp;-&nbsp;FPSCR:&nbsp;Nothing&nbsp;*/</span><tr/>
<tr><td id='L1715' class='num line'>1715</td><td class='code'>&nbsp;&nbsp<span style='color:#6892a9;'>CHECK_FPU_ENABLED</span><tr/>
<tr><td id='L1716' class='num line'>1716</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_fpul</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1717' class='num line'>1717</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1718' class='num line'>1718</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf01d</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;flds&nbsp;FRm,FPUL&nbsp;-&nbsp;FPSCR:&nbsp;Nothing&nbsp;*/</span><tr/>
<tr><td id='L1719' class='num line'>1719</td><td class='code'>&nbsp;&nbsp<span style='color:#6892a9;'>CHECK_FPU_ENABLED</span><tr/>
<tr><td id='L1720' class='num line'>1720</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_fpul</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1721' class='num line'>1721</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1722' class='num line'>1722</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf02d</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;float&nbsp;FPUL,FRn/DRn&nbsp;-&nbsp;FPSCR:&nbsp;R[PR,Enable.I]/W[Cause,Flag]&nbsp;*/</span><tr/>
<tr><td id='L1723' class='num line'>1723</td><td class='code'>&nbsp;&nbsp<span style='color:#929270;'>CHECK_FPU_ENABLED</span><tr/>
<tr><td id='L1724' class='num line'>1724</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>if</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>tbflags</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#6892a9;'>FPSCR_PR</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1725' class='num line'>1725</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>TCGv_i64</span>&nbsp;<span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1726' class='num line'>1726</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>opcode</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#788970;'>0x0100</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1727' class='num line'>1727</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#6892a9;'>do_illegal</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1728' class='num line'>1728</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1729' class='num line'>1729</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>fp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1730' class='num line'>1730</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>gen_helper_float_DT</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_fpul</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1731' class='num line'>1731</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>gen_store_fpr64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1732' class='num line'>1732</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>tcg_temp_free_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'></span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1733' class='num line'>1733</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1734' class='num line'>1734</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>else</span><span style='color:#9e9e9e;'></span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1735' class='num line'>1735</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_float_FT</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_fpul</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1736' class='num line'>1736</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1737' class='num line'>1737</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1738' class='num line'>1738</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf03d</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;ftrc&nbsp;FRm/DRm,FPUL&nbsp;-&nbsp;FPSCR:&nbsp;R[PR,Enable.V]/W[Cause,Flag]&nbsp;*/</span><tr/>
<tr><td id='L1739' class='num line'>1739</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_FPU_ENABLED</span><tr/>
<tr><td id='L1740' class='num line'>1740</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>if</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>ctx</span><span style='color:#aaa186;'>-</span><span style='color:#aaa186;'>&gt;</span><span style='color:#6892a9;'>tbflags</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#6892a9;'>FPSCR_PR</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'></span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1741' class='num line'>1741</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv_i64</span>&nbsp;<span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1742' class='num line'>1742</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ctx</span><span style='color:#aaa186;background-color:#005c22;'>-&gt;</span><span style='color:#7a8f6c;background-color:#005c22;'>opcode</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>0x0100</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1743' class='num line'>1743</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>do_illegal</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1744' class='num line'>1744</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1745' class='num line'>1745</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>fp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1746' class='num line'>1746</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_load_fpr64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1747' class='num line'>1747</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_ftrc_DT</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_fpul</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1748' class='num line'>1748</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1749' class='num line'>1749</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1750' class='num line'>1750</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>else</span><span style='color:#9e9e9e;'></span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1751' class='num line'>1751</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_ftrc_FT</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_fpul</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1752' class='num line'>1752</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1753' class='num line'>1753</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1754' class='num line'>1754</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf04d</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;fneg&nbsp;FRn/DRn&nbsp;-&nbsp;FPSCR:&nbsp;Nothing&nbsp;*/</span><tr/>
<tr><td id='L1755' class='num line'>1755</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_FPU_ENABLED</span><tr/>
<tr><td id='L1756' class='num line'>1756</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_xori_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x80000000</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1757' class='num line'>1757</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1758' class='num line'>1758</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf05d</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;fabs&nbsp;FRn/DRn&nbsp;-&nbsp;FPCSR:&nbsp;Nothing&nbsp;*/</span><tr/>
<tr><td id='L1759' class='num line'>1759</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_FPU_ENABLED</span><tr/>
<tr><td id='L1760' class='num line'>1760</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_andi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x7fffffff</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1761' class='num line'>1761</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1762' class='num line'>1762</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf06d</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;fsqrt&nbsp;FRn&nbsp;*/</span><tr/>
<tr><td id='L1763' class='num line'>1763</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_FPU_ENABLED</span><tr/>
<tr><td id='L1764' class='num line'>1764</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>if</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>ctx</span><span style='color:#aaa186;'>-</span><span style='color:#aaa186;'>&gt;</span><span style='color:#6892a9;'>tbflags</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#6892a9;'>FPSCR_PR</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'></span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1765' class='num line'>1765</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ctx</span><span style='color:#aaa186;background-color:#005c22;'>-&gt;</span><span style='color:#7a8f6c;background-color:#005c22;'>opcode</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>0x0100</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1766' class='num line'>1766</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>do_illegal</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1767' class='num line'>1767</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1768' class='num line'>1768</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv_i64</span>&nbsp;<span style='color:#6892a9;'>fp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1769' class='num line'>1769</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_load_fpr64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1770' class='num line'>1770</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_fsqrt_DT</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1771' class='num line'>1771</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_store_fpr64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1772' class='num line'>1772</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1773' class='num line'>1773</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#348675;'>else</span><span style='color:#9e9e9e;'></span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1774' class='num line'>1774</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_fsqrt_FT</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1775' class='num line'>1775</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1776' class='num line'>1776</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1777' class='num line'>1777</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf07d</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;fsrra&nbsp;FRn&nbsp;*/</span><tr/>
<tr><td id='L1778' class='num line'>1778</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_FPU_ENABLED</span><tr/>
<tr><td id='L1779' class='num line'>1779</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>CHECK_FPSCR_PR_0</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L1780' class='num line'>1780</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_fsrra_FT</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1781' class='num line'>1781</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1782' class='num line'>1782</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf08d</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;fldi0&nbsp;FRn&nbsp;-&nbsp;FPSCR:&nbsp;R[PR]&nbsp;*/</span><tr/>
<tr><td id='L1783' class='num line'>1783</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_FPU_ENABLED</span><tr/>
<tr><td id='L1784' class='num line'>1784</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>CHECK_FPSCR_PR_0</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L1785' class='num line'>1785</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1786' class='num line'>1786</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1787' class='num line'>1787</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf09d</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;fldi1&nbsp;FRn&nbsp;-&nbsp;FPSCR:&nbsp;R[PR]&nbsp;*/</span><tr/>
<tr><td id='L1788' class='num line'>1788</td><td class='code'>&nbsp;&nbsp<span style='color:#348675;'>CHECK_FPU_ENABLED</span><tr/>
<tr><td id='L1789' class='num line'>1789</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>CHECK_FPSCR_PR_0</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L1790' class='num line'>1790</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>FREG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0x3f800000</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1791' class='num line'>1791</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1792' class='num line'>1792</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf0ad</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;fcnvsd&nbsp;FPUL,DRn&nbsp;*/</span><tr/>
<tr><td id='L1793' class='num line'>1793</td><td class='code'>&nbsp;&nbsp<span style='color:#6892a9;'>CHECK_FPU_ENABLED</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L1794' class='num line'>1794</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1795' class='num line'>1795</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv_i64</span>&nbsp;<span style='color:#6892a9;'>fp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1796' class='num line'>1796</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_fcnvsd_FT_DT</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_fpul</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1797' class='num line'>1797</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_store_fpr64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1798' class='num line'>1798</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1799' class='num line'>1799</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1800' class='num line'>1800</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1801' class='num line'>1801</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf0bd</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;fcnvds&nbsp;DRn,FPUL&nbsp;*/</span><tr/>
<tr><td id='L1802' class='num line'>1802</td><td class='code'>&nbsp;&nbsp<span style='color:#6892a9;'>CHECK_FPU_ENABLED</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L1803' class='num line'>1803</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1804' class='num line'>1804</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv_i64</span>&nbsp;<span style='color:#6892a9;'>fp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_temp_new_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1805' class='num line'>1805</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_load_fpr64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1806' class='num line'>1806</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_fcnvds_DT_FT</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_fpul</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1807' class='num line'>1807</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free_i64</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>fp</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1808' class='num line'>1808</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1809' class='num line'>1809</td><td class='code'>&nbsp;&nbsp<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1810' class='num line'>1810</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf0ed</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;fipr&nbsp;FVm,FVn&nbsp;*/</span><tr/>
<tr><td id='L1811' class='num line'>1811</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>CHECK_FPU_ENABLED</span><tr/>
<tr><td id='L1812' class='num line'>1812</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>CHECK_FPSCR_PR_1</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L1813' class='num line'>1813</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1814' class='num line'>1814</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>m</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_const_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>opcode</span>&nbsp;<span style='color:#aaa186;'>&gt;&gt;</span>&nbsp;<span style='color:#788970;'>8</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#788970;'>3</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1815' class='num line'>1815</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>n</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_const_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>opcode</span>&nbsp;<span style='color:#aaa186;'>&gt;&gt;</span>&nbsp;<span style='color:#788970;'>10</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#788970;'>3</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1816' class='num line'>1816</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_fipr</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>m</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>n</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1817' class='num line'>1817</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>m</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1818' class='num line'>1818</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>n</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1819' class='num line'>1819</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1820' class='num line'>1820</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1821' class='num line'>1821</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1822' class='num line'>1822</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0xf0fd</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;ftrv&nbsp;XMTRX,FVn&nbsp;*/</span><tr/>
<tr><td id='L1823' class='num line'>1823</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>CHECK_FPU_ENABLED</span><tr/>
<tr><td id='L1824' class='num line'>1824</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>CHECK_FPSCR_PR_1</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L1825' class='num line'>1825</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1826' class='num line'>1826</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ctx</span><span style='color:#aaa186;background-color:#005c22;'>-&gt;</span><span style='color:#7a8f6c;background-color:#005c22;'>opcode</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>0x0300</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>!=</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>0x0100</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1827' class='num line'>1827</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>do_illegal</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1828' class='num line'>1828</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1829' class='num line'>1829</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>n</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_const_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>opcode</span>&nbsp;<span style='color:#aaa186;'>&gt;&gt;</span>&nbsp;<span style='color:#788970;'>10</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#788970;'>3</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1830' class='num line'>1830</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_ftrv</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>n</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1831' class='num line'>1831</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>n</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1832' class='num line'>1832</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1833' class='num line'>1833</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1834' class='num line'>1834</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1835' class='num line'>1835</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1836' class='num line'>1836</td><td class='code'><span style='color:#676762;'>#if</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L1837' class='num line'>1837</td><td class='code'><span style='color:#9e9e9e;'></span>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>fprintf</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>stderr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>unknown&nbsp;instruction&nbsp;0x%04x&nbsp;at&nbsp;pc&nbsp;0x%08x</span><span style='color:#7456aa;'>\n</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L1838' class='num line'>1838</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>opcode</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>pc_next</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1839' class='num line'>1839</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>fflush</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>stderr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1840' class='num line'>1840</td><td class='code'><span style='color:#676762;'>#endif</span><tr/>
<tr><td id='L1841' class='num line'>1841</td><td class='code'>&nbsp;<span style='color:#7a8f6c;'>do_illegal</span><span style='color:#aaa186;'>:</span><tr/>
<tr><td id='L1842' class='num line'>1842</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ctx</span><span style='color:#aaa186;background-color:#005c22;'>-&gt;</span><span style='color:#7a8f6c;background-color:#005c22;'>envflags</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>DELAY_SLOT_MASK</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1843' class='num line'>1843</td><td class='code'>&nbsp;<span style='color:#7a8f6c;'>do_illegal_slot</span><span style='color:#aaa186;'>:</span><tr/>
<tr><td id='L1844' class='num line'>1844</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_save_cpu_state</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#39688e;'>true</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1845' class='num line'>1845</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_raise_slot_illegal_instruction</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1846' class='num line'>1846</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>else</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1847' class='num line'>1847</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_save_cpu_state</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#39688e;'>true</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1848' class='num line'>1848</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_raise_illegal_instruction</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1849' class='num line'>1849</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1850' class='num line'>1850</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>is_jmp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>DISAS_NORETURN</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1851' class='num line'>1851</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1852' class='num line'>1852</td><td class='code'><tr/>
<tr><td id='L1853' class='num line'>1853</td><td class='code'>&nbsp;<span style='color:#7a8f6c;'>do_fpu_disabled</span><span style='color:#aaa186;'>:</span><tr/>
<tr><td id='L1854' class='num line'>1854</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_save_cpu_state</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#39688e;'>true</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1855' class='num line'>1855</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ctx</span><span style='color:#aaa186;background-color:#005c22;'>-&gt;</span><span style='color:#7a8f6c;background-color:#005c22;'>envflags</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>DELAY_SLOT_MASK</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1856' class='num line'>1856</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_raise_slot_fpu_disable</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1857' class='num line'>1857</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>else</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1858' class='num line'>1858</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_raise_fpu_disable</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1859' class='num line'>1859</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1860' class='num line'>1860</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>is_jmp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>DISAS_NORETURN</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1861' class='num line'>1861</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1862' class='num line'>1862</td><td class='code'><span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1863' class='num line'>1863</td><td class='code'><tr/>
<tr><td id='L1864' class='num line'>1864</td><td class='code'><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#835980;'>void</span>&nbsp;<span style='color:#929270;'>decode_opc</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>DisasContext</span>&nbsp;<span style='color:#aaa186;'>*</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L1865' class='num line'>1865</td><td class='code'><span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1866' class='num line'>1866</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>uint32_t</span>&nbsp;<span style='color:#6892a9;'>old_flags</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>envflags</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1867' class='num line'>1867</td><td class='code'><tr/>
<tr><td id='L1868' class='num line'>1868</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>_decode_opc</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1869' class='num line'>1869</td><td class='code'><tr/>
<tr><td id='L1870' class='num line'>1870</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>old_flags</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>DELAY_SLOT_MASK</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1871' class='num line'>1871</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;go&nbsp;out&nbsp;of&nbsp;the&nbsp;delay&nbsp;slot&nbsp;*/</span><tr/>
<tr><td id='L1872' class='num line'>1872</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>envflags</span>&nbsp;<span style='color:#aaa186;'>&amp;=</span>&nbsp;<span style='color:#aaa186;'>~</span><span style='color:#6892a9;'>DELAY_SLOT_MASK</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1873' class='num line'>1873</td><td class='code'><tr/>
<tr><td id='L1874' class='num line'>1874</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;When&nbsp;in&nbsp;an&nbsp;exclusive&nbsp;region,&nbsp;we&nbsp;must&nbsp;continue&nbsp;to&nbsp;the&nbsp;end</span><tr/>
<tr><td id='L1875' class='num line'>1875</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;for&nbsp;conditional&nbsp;branches.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L1876' class='num line'>1876</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ctx</span><span style='color:#aaa186;background-color:#005c22;'>-&gt;</span><span style='color:#7a8f6c;background-color:#005c22;'>tbflags</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>GUSA_EXCLUSIVE</span><tr/>
<tr><td id='L1877' class='num line'>1877</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aaa186;background-color:#005c22;'>&amp;&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>old_flags</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>DELAY_SLOT_CONDITIONAL</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1878' class='num line'>1878</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_delayed_conditional_jump</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1879' class='num line'>1879</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1880' class='num line'>1880</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1881' class='num line'>1881</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;Otherwise&nbsp;this&nbsp;is&nbsp;probably&nbsp;an&nbsp;invalid&nbsp;gUSA&nbsp;region.</span><tr/>
<tr><td id='L1882' class='num line'>1882</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Drop&nbsp;the&nbsp;GUSA&nbsp;bits&nbsp;so&nbsp;the&nbsp;next&nbsp;TB&nbsp;doesn&apos;t&nbsp;see&nbsp;them.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L1883' class='num line'>1883</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>envflags</span>&nbsp;<span style='color:#aaa186;'>&amp;=</span>&nbsp;<span style='color:#aaa186;'>~</span><span style='color:#6892a9;'>GUSA_MASK</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1884' class='num line'>1884</td><td class='code'><tr/>
<tr><td id='L1885' class='num line'>1885</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_movi_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_flags</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>envflags</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1886' class='num line'>1886</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>old_flags</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>DELAY_SLOT_CONDITIONAL</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1887' class='num line'>1887</td><td class='code'>&nbsp;&nbsp&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_delayed_conditional_jump</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1888' class='num line'>1888</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>else</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1889' class='num line'>1889</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_jump</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1890' class='num line'>1890</td><td class='code'>&nbsp;&nbsp<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1891' class='num line'>1891</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1892' class='num line'>1892</td><td class='code'><span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1893' class='num line'>1893</td><td class='code'><tr/>
<tr><td id='L1894' class='num line'>1894</td><td class='code'><span style='color:#676762;'>#ifdef</span>&nbsp;<span style='color:#6892a9;'>CONFIG_USER_ONLY</span><tr/>
<tr><td id='L1895' class='num line'>1895</td><td class='code'><span style='color:#3a6e31;'>/*&nbsp;For&nbsp;uniprocessors,&nbsp;SH4&nbsp;uses&nbsp;optimistic&nbsp;restartable&nbsp;atomic&nbsp;sequences.</span><tr/>
<tr><td id='L1896' class='num line'>1896</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;Upon&nbsp;an&nbsp;interrupt,&nbsp;a&nbsp;real&nbsp;kernel&nbsp;would&nbsp;simply&nbsp;notice&nbsp;magic&nbsp;values&nbsp;in</span><tr/>
<tr><td id='L1897' class='num line'>1897</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;the&nbsp;registers&nbsp;and&nbsp;reset&nbsp;the&nbsp;PC&nbsp;to&nbsp;the&nbsp;start&nbsp;of&nbsp;the&nbsp;sequence.</span><tr/>
<tr><td id='L1898' class='num line'>1898</td><td class='code'><span style='color:#3a6e31;'></span><tr/>
<tr><td id='L1899' class='num line'>1899</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;For&nbsp;QEMU,&nbsp;we&nbsp;cannot&nbsp;do&nbsp;this&nbsp;in&nbsp;quite&nbsp;the&nbsp;same&nbsp;way.&nbsp;&nbsp;Instead,&nbsp;we&nbsp;notice</span><tr/>
<tr><td id='L1900' class='num line'>1900</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;the&nbsp;normal&nbsp;start&nbsp;of&nbsp;such&nbsp;a&nbsp;sequence&nbsp;(mov&nbsp;#-x,r15).&nbsp;&nbsp;While&nbsp;we&nbsp;can&nbsp;handle</span><tr/>
<tr><td id='L1901' class='num line'>1901</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;any&nbsp;sequence&nbsp;via&nbsp;cpu_exec_step_atomic,&nbsp;we&nbsp;can&nbsp;recognize&nbsp;the&nbsp;&quot;normal&quot;</span><tr/>
<tr><td id='L1902' class='num line'>1902</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;sequences&nbsp;and&nbsp;transform&nbsp;them&nbsp;into&nbsp;atomic&nbsp;operations&nbsp;as&nbsp;seen&nbsp;by&nbsp;the&nbsp;host.</span><tr/>
<tr><td id='L1903' class='num line'>1903</td><td class='code'><span style='color:#3a6e31;'>*/</span><tr/>
<tr><td id='L1904' class='num line'>1904</td><td class='code'><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#835980;'>void</span>&nbsp;<span style='color:#929270;'>decode_gusa</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>DisasContext</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>CPUSH4State</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>env</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L1905' class='num line'>1905</td><td class='code'><span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1906' class='num line'>1906</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>uint16_t</span>&nbsp;<span style='color:#6892a9;'>insns</span><span style='color:#aaa186;'>[</span><span style='color:#788970;'>5</span><span style='color:#aaa186;'>]</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1907' class='num line'>1907</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>int</span>&nbsp;<span style='color:#6892a9;'>ld_adr</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ld_dst</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ld_mop</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1908' class='num line'>1908</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>int</span>&nbsp;<span style='color:#6892a9;'>op_dst</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>op_src</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>op_opc</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1909' class='num line'>1909</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>int</span>&nbsp;<span style='color:#6892a9;'>mv_src</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>mt_dst</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>st_src</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>st_mop</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1910' class='num line'>1910</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>TCGv</span>&nbsp;<span style='color:#6892a9;'>op_arg</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1911' class='num line'>1911</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>uint32_t</span>&nbsp;<span style='color:#6892a9;'>pc</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>pc_next</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1912' class='num line'>1912</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>uint32_t</span>&nbsp;<span style='color:#6892a9;'>pc_end</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>tb</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>cs_base</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1913' class='num line'>1913</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>int</span>&nbsp;<span style='color:#6892a9;'>max_insns</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>pc_end</span>&nbsp;<span style='color:#aaa186;'>-</span>&nbsp;<span style='color:#6892a9;'>pc</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#aaa186;'>/</span>&nbsp;<span style='color:#788970;'>2</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1914' class='num line'>1914</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>int</span>&nbsp;<span style='color:#6892a9;'>i</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1915' class='num line'>1915</td><td class='code'><tr/>
<tr><td id='L1916' class='num line'>1916</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;The&nbsp;state&nbsp;machine&nbsp;below&nbsp;will&nbsp;consume&nbsp;only&nbsp;a&nbsp;few&nbsp;insns.</span><tr/>
<tr><td id='L1917' class='num line'>1917</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;If&nbsp;there&nbsp;are&nbsp;more&nbsp;than&nbsp;that&nbsp;in&nbsp;a&nbsp;region,&nbsp;fail&nbsp;now.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L1918' class='num line'>1918</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>max_insns</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&gt;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#929270;background-color:#005c22;'>ARRAY_SIZE</span><span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>insns</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1919' class='num line'>1919</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>fail</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1920' class='num line'>1920</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1921' class='num line'>1921</td><td class='code'><tr/>
<tr><td id='L1922' class='num line'>1922</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;Read&nbsp;all&nbsp;of&nbsp;the&nbsp;insns&nbsp;for&nbsp;the&nbsp;region.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L1923' class='num line'>1923</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>for</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>i</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>;</span>&nbsp;<span style='color:#6892a9;background-color:#005c22;'>i</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&lt;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>max_insns</span><span style='color:#9e9e9e;'>;</span>&nbsp;<span style='color:#aaa186;'>++</span><span style='color:#6892a9;'>i</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1924' class='num line'>1924</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>insns</span><span style='color:#aaa186;'>[</span><span style='color:#6892a9;'>i</span><span style='color:#aaa186;'>]</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>translator_lduw</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>env</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aaa186;'>&amp;</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>pc</span>&nbsp;<span style='color:#aaa186;'>+</span>&nbsp;<span style='color:#6892a9;'>i</span>&nbsp;<span style='color:#aaa186;'>*</span>&nbsp;<span style='color:#788970;'>2</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1925' class='num line'>1925</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1926' class='num line'>1926</td><td class='code'><tr/>
<tr><td id='L1927' class='num line'>1927</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ld_adr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>ld_dst</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>ld_mop</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#788970;'>-1</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1928' class='num line'>1928</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>mv_src</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#788970;'>-1</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1929' class='num line'>1929</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_dst</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>op_src</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>op_opc</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#788970;'>-1</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1930' class='num line'>1930</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>mt_dst</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#788970;'>-1</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1931' class='num line'>1931</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>st_src</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>st_mop</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#788970;'>-1</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1932' class='num line'>1932</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_arg</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#39688e;'>NULL</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1933' class='num line'>1933</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>i</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1934' class='num line'>1934</td><td class='code'><tr/>
<tr><td id='L1935' class='num line'>1935</td><td class='code'><span style='color:#676762;'>#define</span>&nbsp;<span style='color:#6892a9;'>NEXT_INSN</span><span style='color:#7e7aaa;'>&nbsp;\</span><tr/>
<tr><td id='L1936' class='num line'>1936</td><td class='code'><span style='color:#7e7aaa;'>&nbsp;&nbsp;&nbsp;&nbsp;do&nbsp;{&nbsp;if&nbsp;(i&nbsp;&gt;=&nbsp;max_insns)&nbsp;goto&nbsp;fail;&nbsp;ctx-&gt;opcode&nbsp;=&nbsp;insns[i++];&nbsp;}&nbsp;while&nbsp;(0)</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L1937' class='num line'>1937</td><td class='code'><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L1938' class='num line'>1938</td><td class='code'><span style='color:#9e9e9e;'></span>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*</span><tr/>
<tr><td id='L1939' class='num line'>1939</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*&nbsp;Expect&nbsp;a&nbsp;load&nbsp;to&nbsp;begin&nbsp;the&nbsp;region.</span><tr/>
<tr><td id='L1940' class='num line'>1940</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L1941' class='num line'>1941</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>NEXT_INSN</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1942' class='num line'>1942</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>switch</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>opcode</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#788970;'>0xf00f</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1943' class='num line'>1943</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x6000</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;mov.b&nbsp;@Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L1944' class='num line'>1944</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ld_mop</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>MO_SB</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1945' class='num line'>1945</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1946' class='num line'>1946</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x6001</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;mov.w&nbsp;@Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L1947' class='num line'>1947</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ld_mop</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>MO_TESW</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1948' class='num line'>1948</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1949' class='num line'>1949</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x6002</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;mov.l&nbsp;@Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L1950' class='num line'>1950</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ld_mop</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>MO_TESL</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1951' class='num line'>1951</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1952' class='num line'>1952</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>default</span><span style='color:#aaa186;'>:</span><tr/>
<tr><td id='L1953' class='num line'>1953</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>fail</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1954' class='num line'>1954</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1955' class='num line'>1955</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ld_adr</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1956' class='num line'>1956</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ld_dst</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1957' class='num line'>1957</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ld_adr</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>==</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>ld_dst</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1958' class='num line'>1958</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>fail</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1959' class='num line'>1959</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1960' class='num line'>1960</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;Unless&nbsp;we&nbsp;see&nbsp;a&nbsp;mov,&nbsp;any&nbsp;two-operand&nbsp;operation&nbsp;must&nbsp;use&nbsp;ld_dst.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L1961' class='num line'>1961</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_dst</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>ld_dst</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1962' class='num line'>1962</td><td class='code'><tr/>
<tr><td id='L1963' class='num line'>1963</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*</span><tr/>
<tr><td id='L1964' class='num line'>1964</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*&nbsp;Expect&nbsp;an&nbsp;optional&nbsp;register&nbsp;move.</span><tr/>
<tr><td id='L1965' class='num line'>1965</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L1966' class='num line'>1966</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>NEXT_INSN</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1967' class='num line'>1967</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>switch</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>opcode</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#788970;'>0xf00f</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1968' class='num line'>1968</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x6003</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;mov&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L1969' class='num line'>1969</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*</span><tr/>
<tr><td id='L1970' class='num line'>1970</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*&nbsp;Here&nbsp;we&nbsp;want&nbsp;to&nbsp;recognize&nbsp;ld_dst&nbsp;being&nbsp;saved&nbsp;for&nbsp;later&nbsp;consumption,</span><tr/>
<tr><td id='L1971' class='num line'>1971</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*&nbsp;or&nbsp;for&nbsp;another&nbsp;input&nbsp;register&nbsp;being&nbsp;copied&nbsp;so&nbsp;that&nbsp;ld_dst&nbsp;need&nbsp;not</span><tr/>
<tr><td id='L1972' class='num line'>1972</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*&nbsp;be&nbsp;clobbered&nbsp;during&nbsp;the&nbsp;operation.</span><tr/>
<tr><td id='L1973' class='num line'>1973</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L1974' class='num line'>1974</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_dst</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1975' class='num line'>1975</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>mv_src</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1976' class='num line'>1976</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>op_dst</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>==</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>ld_dst</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1977' class='num line'>1977</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;Overwriting&nbsp;the&nbsp;load&nbsp;output.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L1978' class='num line'>1978</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>fail</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1979' class='num line'>1979</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1980' class='num line'>1980</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>mv_src</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>!=</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>ld_dst</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1981' class='num line'>1981</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;Copying&nbsp;a&nbsp;new&nbsp;input;&nbsp;constrain&nbsp;op_src&nbsp;to&nbsp;match&nbsp;the&nbsp;load.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L1982' class='num line'>1982</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_src</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>ld_dst</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1983' class='num line'>1983</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1984' class='num line'>1984</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1985' class='num line'>1985</td><td class='code'><tr/>
<tr><td id='L1986' class='num line'>1986</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>default</span><span style='color:#aaa186;'>:</span><tr/>
<tr><td id='L1987' class='num line'>1987</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;Put&nbsp;back&nbsp;and&nbsp;re-examine&nbsp;as&nbsp;operation.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L1988' class='num line'>1988</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aaa186;'>--</span><span style='color:#6892a9;'>i</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1989' class='num line'>1989</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L1990' class='num line'>1990</td><td class='code'><tr/>
<tr><td id='L1991' class='num line'>1991</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*</span><tr/>
<tr><td id='L1992' class='num line'>1992</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*&nbsp;Expect&nbsp;the&nbsp;operation.</span><tr/>
<tr><td id='L1993' class='num line'>1993</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L1994' class='num line'>1994</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>NEXT_INSN</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1995' class='num line'>1995</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>switch</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>opcode</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#788970;'>0xf00f</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L1996' class='num line'>1996</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x300c</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;add&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L1997' class='num line'>1997</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_opc</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>INDEX_op_add_i32</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1998' class='num line'>1998</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>do_reg_op</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L1999' class='num line'>1999</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x2009</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;and&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L2000' class='num line'>2000</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_opc</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>INDEX_op_and_i32</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2001' class='num line'>2001</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>do_reg_op</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2002' class='num line'>2002</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x200a</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;xor&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L2003' class='num line'>2003</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_opc</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>INDEX_op_xor_i32</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2004' class='num line'>2004</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>do_reg_op</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2005' class='num line'>2005</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x200b</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;or&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L2006' class='num line'>2006</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_opc</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>INDEX_op_or_i32</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2007' class='num line'>2007</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#7a8f6c;'>do_reg_op</span><span style='color:#aaa186;'>:</span><tr/>
<tr><td id='L2008' class='num line'>2008</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;The&nbsp;operation&nbsp;register&nbsp;should&nbsp;be&nbsp;as&nbsp;expected,&nbsp;and&nbsp;the</span><tr/>
<tr><td id='L2009' class='num line'>2009</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;other&nbsp;input&nbsp;cannot&nbsp;depend&nbsp;on&nbsp;the&nbsp;load.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L2010' class='num line'>2010</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>op_dst</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>!=</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>B11_8</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2011' class='num line'>2011</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>fail</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2012' class='num line'>2012</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2013' class='num line'>2013</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>op_src</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&lt;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>0</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2014' class='num line'>2014</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;Unconstrainted&nbsp;input.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L2015' class='num line'>2015</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_src</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2016' class='num line'>2016</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>else</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>op_src</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>==</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>B7_4</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2017' class='num line'>2017</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;Constrained&nbsp;input&nbsp;matched&nbsp;load.&nbsp;&nbsp;All&nbsp;operations&nbsp;are</span><tr/>
<tr><td id='L2018' class='num line'>2018</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;commutative;&nbsp;&quot;swap&quot;&nbsp;them&nbsp;by&nbsp;&quot;moving&quot;&nbsp;the&nbsp;load&nbsp;output</span><tr/>
<tr><td id='L2019' class='num line'>2019</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;to&nbsp;the&nbsp;(implicit)&nbsp;first&nbsp;argument&nbsp;and&nbsp;the&nbsp;move&nbsp;source</span><tr/>
<tr><td id='L2020' class='num line'>2020</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;to&nbsp;the&nbsp;(explicit)&nbsp;second&nbsp;argument.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L2021' class='num line'>2021</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_src</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>mv_src</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2022' class='num line'>2022</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>else</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2023' class='num line'>2023</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>fail</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2024' class='num line'>2024</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2025' class='num line'>2025</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_arg</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>op_src</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2026' class='num line'>2026</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2027' class='num line'>2027</td><td class='code'><tr/>
<tr><td id='L2028' class='num line'>2028</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x6007</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;not&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L2029' class='num line'>2029</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ld_dst</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>!=</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>B7_4</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>||</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>mv_src</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&gt;=</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>0</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2030' class='num line'>2030</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>fail</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2031' class='num line'>2031</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2032' class='num line'>2032</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_dst</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2033' class='num line'>2033</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_opc</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>INDEX_op_xor_i32</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2034' class='num line'>2034</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_arg</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_const_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>-1</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2035' class='num line'>2035</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2036' class='num line'>2036</td><td class='code'><tr/>
<tr><td id='L2037' class='num line'>2037</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x7000</span>&nbsp;<span style='color:#9e9e9e;'>.</span><span style='color:#9e9e9e;'>.</span><span style='color:#9e9e9e;'>.</span>&nbsp;<span style='color:#788970;'>0x700f</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;add&nbsp;#imm,Rn&nbsp;*/</span><tr/>
<tr><td id='L2038' class='num line'>2038</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>op_dst</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>!=</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>B11_8</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>||</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>mv_src</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&gt;=</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>0</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2039' class='num line'>2039</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>fail</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2040' class='num line'>2040</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2041' class='num line'>2041</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_opc</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>INDEX_op_add_i32</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2042' class='num line'>2042</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_arg</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_const_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>B7_0s</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2043' class='num line'>2043</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2044' class='num line'>2044</td><td class='code'><tr/>
<tr><td id='L2045' class='num line'>2045</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x3000</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;cmp/eq&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L2046' class='num line'>2046</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;Looking&nbsp;for&nbsp;the&nbsp;middle&nbsp;of&nbsp;a&nbsp;compare-and-swap&nbsp;sequence,</span><tr/>
<tr><td id='L2047' class='num line'>2047</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;beginning&nbsp;with&nbsp;the&nbsp;compare.&nbsp;&nbsp;Operands&nbsp;can&nbsp;be&nbsp;either&nbsp;order,</span><tr/>
<tr><td id='L2048' class='num line'>2048</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;but&nbsp;with&nbsp;only&nbsp;one&nbsp;overlapping&nbsp;the&nbsp;load.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L2049' class='num line'>2049</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#9e9e9e;background-color:#741da3;' class='popup' onclick='toggle_popup(2)'>
  <div class="popuptext" id="2">
    <fieldset>
      <legend>&nbsp;Recommendations (Experimental)&nbsp;</legend>
      R1: ((ld_dst&nbsp;==&nbsp;B11_8)&nbsp;+&nbsp;(<span style='background-color:#0000ff'>mv_src</span>&nbsp;==&nbsp;B7_4)<span style='background-color:#0000ff'>&nbsp;==&nbsp;</span>1&nbsp;||&nbsp;<span style='background-color:#0000ff'>xx_</span>mv_src&nbsp;&gt;=&nbsp;0)<br/>R2: (<span style='background-color:#0000ff'>(</span>(ld_dst&nbsp;==&nbsp;1)&nbsp;+&nbsp;(<span style='background-color:#0000ff'>mv_src</span>&nbsp;==&nbsp;<span style='background-color:#0000ff'>0</span>)<span style='background-color:#0000ff'>)</span><span style='background-color:#0000ff'>&nbsp;==&nbsp;</span>1&nbsp;||&nbsp;<span style='background-color:#0000ff'>xx_</span>mv_src&nbsp;&gt;=&nbsp;0)<br/>R3: (<span style='background-color:#0000ff'>(</span><span style='text-decoration:line-through;color:#949494;background-color:#0000b2;'>(</span>ld_dst&nbsp;==&nbsp;B11_8<span style='text-decoration:line-through;color:#949494;background-color:#0000b2;'>)</span><span style='background-color:#0000ff'>&nbsp;||&nbsp;</span><span style='text-decoration:line-through;color:#949494;background-color:#0000b2;'>(</span>ld_dst&nbsp;==&nbsp;B7_4<span style='text-decoration:line-through;color:#949494;background-color:#0000b2;'>)</span><span style='background-color:#0000ff'>)</span><span style='background-color:#0000ff'>&nbsp;&amp;&amp;&nbsp;</span><span style='background-color:#0000ff'>B</span>1<span style='background-color:#0000ff'>1_8</span>&nbsp;||&nbsp;<span style='background-color:#0000ff'>xx_</span>mv_src&nbsp;&gt;=&nbsp;0)<br/>R4: (<span style='background-color:#0000ff'>(</span>(ld_dst&nbsp;==&nbsp;<span style='background-color:#0000ff'>123</span>)<span style='background-color:#0000ff'>&nbsp;||&nbsp;</span>(ld_dst&nbsp;==&nbsp;<span style='background-color:#0000ff'>123</span>)<span style='background-color:#0000ff'>)</span><span style='background-color:#0000ff'>&nbsp;&amp;&nbsp;</span>1&nbsp;||&nbsp;<span style='background-color:#0000ff'>xx_</span>mv_src&nbsp;&gt;=&nbsp;0)<br/>R5: ((ld_dst&nbsp;==&nbsp;<span style='background-color:#0000ff'>123</span>)&nbsp;+&nbsp;(<span style='background-color:#0000ff'>mv_src</span>&nbsp;==&nbsp;<span style='background-color:#0000ff'>123</span>)&nbsp;+&nbsp;<span style='background-color:#0000ff'>(</span><span style='background-color:#0000ff'>xx_c</span><span style='background-color:#0000ff'>&nbsp;==&nbsp;</span><span style='background-color:#0000ff'>123</span><span style='background-color:#0000ff'>)</span><span style='background-color:#0000ff'>&nbsp;==&nbsp;</span>1&nbsp;||&nbsp;<span style='background-color:#0000ff'>xx_</span>mv_src&nbsp;&gt;=&nbsp;0)
    </fieldset>

    <fieldset>
      <legend>&nbsp;Score&nbsp;</legend> 
      Issue: <span style="background-color: #741da3">&nbsp;2 unfamiliar pattern(s) detected&nbsp;</span><br/>
      Cost: 29.35, Total Score: 2029.35<br/>
      Class: complex_max<br/>
    </fieldset>
  </div>
(</span><span style='color:#6892a9;background-color:#741da3;' class='popup' onclick='toggle_popup(2)'>ld_dst</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#aaa186;background-color:#741da3;' class='popup' onclick='toggle_popup(2)'>==</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#6892a9;background-color:#741da3;' class='popup' onclick='toggle_popup(2)'>B11_8</span><span style='color:#9e9e9e;background-color:#741da3;' class='popup' onclick='toggle_popup(2)'>)</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#aaa186;background-color:#741da3;' class='popup' onclick='toggle_popup(2)'>+</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#9e9e9e;background-color:#741da3;' class='popup' onclick='toggle_popup(2)'>(</span><span style='color:#6892a9;background-color:#741da3;' class='popup' onclick='toggle_popup(2)'>ld_dst</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#aaa186;background-color:#741da3;' class='popup' onclick='toggle_popup(2)'>==</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#6892a9;background-color:#741da3;' class='popup' onclick='toggle_popup(2)'>B7_4</span><span style='color:#9e9e9e;background-color:#741da3;' class='popup' onclick='toggle_popup(2)'>)</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>!=</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>1</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>||</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>mv_src</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&gt;=</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>0</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2050' class='num line'>2050</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>fail</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2051' class='num line'>2051</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2052' class='num line'>2052</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_opc</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>INDEX_op_setcond_i32</span><span style='color:#9e9e9e;'>;</span>&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;placeholder&nbsp;*/</span><tr/>
<tr><td id='L2053' class='num line'>2053</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_src</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ld_dst</span>&nbsp;<span style='color:#aaa186;'>==</span>&nbsp;<span style='color:#6892a9;'>B11_8</span>&nbsp;<span style='color:#aaa186;'>?</span>&nbsp;<span style='color:#6892a9;'>B7_4</span>&nbsp;<span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2054' class='num line'>2054</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_arg</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>op_src</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2055' class='num line'>2055</td><td class='code'><tr/>
<tr><td id='L2056' class='num line'>2056</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>NEXT_INSN</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2057' class='num line'>2057</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>switch</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>opcode</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#788970;'>0xff00</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2058' class='num line'>2058</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x8b00</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;bf&nbsp;label&nbsp;*/</span><tr/>
<tr><td id='L2059' class='num line'>2059</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x8f00</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;bf/s&nbsp;label&nbsp;*/</span><tr/>
<tr><td id='L2060' class='num line'>2060</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>pc</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>+</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>i</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>+</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>1</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>+</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>B7_0s</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>*</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>2</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>!=</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>pc_end</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2061' class='num line'>2061</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>fail</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2062' class='num line'>2062</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2063' class='num line'>2063</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ctx</span><span style='color:#aaa186;background-color:#005c22;'>-&gt;</span><span style='color:#7a8f6c;background-color:#005c22;'>opcode</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>0xff00</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>==</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>0x8b00</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;bf&nbsp;label&nbsp;*/</span><tr/>
<tr><td id='L2064' class='num line'>2064</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2065' class='num line'>2065</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2066' class='num line'>2066</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;We&apos;re&nbsp;looking&nbsp;to&nbsp;unconditionally&nbsp;modify&nbsp;Rn&nbsp;with&nbsp;the</span><tr/>
<tr><td id='L2067' class='num line'>2067</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;result&nbsp;of&nbsp;the&nbsp;comparison,&nbsp;within&nbsp;the&nbsp;delay&nbsp;slot&nbsp;of</span><tr/>
<tr><td id='L2068' class='num line'>2068</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;the&nbsp;branch.&nbsp;&nbsp;This&nbsp;is&nbsp;used&nbsp;by&nbsp;older&nbsp;gcc.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L2069' class='num line'>2069</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>NEXT_INSN</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2070' class='num line'>2070</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ctx</span><span style='color:#aaa186;background-color:#005c22;'>-&gt;</span><span style='color:#7a8f6c;background-color:#005c22;'>opcode</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>0xf0ff</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>==</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>0x0029</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;movt&nbsp;Rn&nbsp;*/</span><tr/>
<tr><td id='L2071' class='num line'>2071</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>mt_dst</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>B11_8</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2072' class='num line'>2072</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>else</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2073' class='num line'>2073</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>fail</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2074' class='num line'>2074</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2075' class='num line'>2075</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2076' class='num line'>2076</td><td class='code'><tr/>
<tr><td id='L2077' class='num line'>2077</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>default</span><span style='color:#aaa186;'>:</span><tr/>
<tr><td id='L2078' class='num line'>2078</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>fail</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2079' class='num line'>2079</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2080' class='num line'>2080</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2081' class='num line'>2081</td><td class='code'><tr/>
<tr><td id='L2082' class='num line'>2082</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x2008</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;tst&nbsp;Rm,Rn&nbsp;*/</span><tr/>
<tr><td id='L2083' class='num line'>2083</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;Looking&nbsp;for&nbsp;a&nbsp;compare-and-swap&nbsp;against&nbsp;zero.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L2084' class='num line'>2084</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#741da3;' class='popup' onclick='toggle_popup(3)'>
  <div class="popuptext" id="3">
    <fieldset>
      <legend>&nbsp;Recommendations (Experimental)&nbsp;</legend>
      R1: (ld_dst&nbsp;!=&nbsp;<span style='background-color:#0000ff'>0</span>&nbsp;||&nbsp;ld_dst&nbsp;!=&nbsp;<span style='background-color:#0000ff'>123</span>&nbsp;||&nbsp;<span style='background-color:#0000ff'>ld_dst</span><span style='background-color:#0000ff'>&nbsp;!=&nbsp;</span>0)<br/>R2: (ld_dst<span style='background-color:#0000ff'>&nbsp;==&nbsp;</span>B11_8&nbsp;||&nbsp;ld_dst<span style='background-color:#0000ff'>&nbsp;==&nbsp;</span><span style='background-color:#0000ff'>123</span>&nbsp;||&nbsp;mv_src&nbsp;&gt;=&nbsp;0)<br/>R3: (<span style='background-color:#0000ff'>(</span>ld_dst&nbsp;!=&nbsp;<span style='background-color:#0000ff'>123</span><span style='background-color:#0000ff'>)</span>&nbsp;||&nbsp;<span style='background-color:#0000ff'>(</span>ld_dst&nbsp;!=&nbsp;<span style='background-color:#0000ff'>123</span><span style='background-color:#0000ff'>)</span>&nbsp;||&nbsp;<span style='background-color:#0000ff'>(</span><span style='background-color:#0000ff'>ld_dst</span><span style='background-color:#0000ff'>&nbsp;!=&nbsp;</span>0<span style='background-color:#0000ff'>)</span>)<br/>R4: (<span style='background-color:#0000ff'>ld_dst</span><span style='background-color:#0000ff'>-&gt;</span><span style='background-color:#0000ff'>mv_src</span>&nbsp;!=&nbsp;B11_8&nbsp;||&nbsp;<span style='background-color:#0000ff'>ld_dst</span><span style='background-color:#0000ff'>-&gt;</span><span style='background-color:#0000ff'>mv_src</span>&nbsp;!=&nbsp;B7_4&nbsp;||&nbsp;<span style='background-color:#0000ff'>ld_dst</span><span style='background-color:#0000ff'>-&gt;</span><span style='background-color:#0000ff'>mv_src</span><span style='background-color:#0000ff'>&nbsp;!=&nbsp;</span><span style='background-color:#0000ff'>B11_8</span>)<br/>R5: (<span style='background-color:#0000ff'>ld_dst</span><span style='background-color:#0000ff'>-&gt;</span><span style='background-color:#0000ff'>mv_src</span><span style='background-color:#0000ff'>&nbsp;==&nbsp;</span>B11_8&nbsp;||&nbsp;<span style='background-color:#0000ff'>ld_dst</span><span style='background-color:#0000ff'>-&gt;</span><span style='background-color:#0000ff'>mv_src</span><span style='background-color:#0000ff'>&nbsp;==&nbsp;</span>B7_4&nbsp;||&nbsp;<span style='background-color:#0000ff'>xx_c</span><span style='background-color:#0000ff'>.</span><span style='background-color:#0000ff'>xx_d</span>&nbsp;&gt;=&nbsp;<span style='background-color:#0000ff'>B7_4</span>)
    </fieldset>

    <fieldset>
      <legend>&nbsp;Score&nbsp;</legend> 
      Issue: <span style="background-color: #741da3">&nbsp;1 unfamiliar pattern(s) detected&nbsp;</span><br/>
      Cost: 10.00, Total Score: 1010.00<br/>
      Class: complex_1<br/>
    </fieldset>
  </div>
ld_dst</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#aaa186;background-color:#741da3;' class='popup' onclick='toggle_popup(3)'>!=</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#6892a9;background-color:#741da3;' class='popup' onclick='toggle_popup(3)'>B11_8</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#aaa186;background-color:#741da3;' class='popup' onclick='toggle_popup(3)'>||</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#6892a9;background-color:#741da3;' class='popup' onclick='toggle_popup(3)'>ld_dst</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#aaa186;background-color:#741da3;' class='popup' onclick='toggle_popup(3)'>!=</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#6892a9;background-color:#741da3;' class='popup' onclick='toggle_popup(3)'>B7_4</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#aaa186;background-color:#741da3;' class='popup' onclick='toggle_popup(3)'>||</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#6892a9;background-color:#741da3;' class='popup' onclick='toggle_popup(3)'>mv_src</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#aaa186;background-color:#741da3;' class='popup' onclick='toggle_popup(3)'>&gt;=</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#788970;background-color:#741da3;' class='popup' onclick='toggle_popup(3)'>0</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2085' class='num line'>2085</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>fail</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2086' class='num line'>2086</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2087' class='num line'>2087</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_opc</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>INDEX_op_setcond_i32</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2088' class='num line'>2088</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_arg</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>tcg_const_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2089' class='num line'>2089</td><td class='code'><tr/>
<tr><td id='L2090' class='num line'>2090</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>NEXT_INSN</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2091' class='num line'>2091</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ctx</span><span style='color:#aaa186;background-color:#005c22;'>-&gt;</span><span style='color:#7a8f6c;background-color:#005c22;'>opcode</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>0xff00</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>!=</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>0x8900</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#3a6e31;background-color:#005c22;'>/*&nbsp;bt&nbsp;label&nbsp;*/</span><tr/>
<tr><td id='L2092' class='num line'>2092</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aaa186;background-color:#005c22;'>||</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>pc</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>+</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>i</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>+</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>1</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>+</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>B7_0s</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>*</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>2</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>!=</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>pc_end</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2093' class='num line'>2093</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>fail</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2094' class='num line'>2094</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2095' class='num line'>2095</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2096' class='num line'>2096</td><td class='code'><tr/>
<tr><td id='L2097' class='num line'>2097</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>default</span><span style='color:#aaa186;'>:</span><tr/>
<tr><td id='L2098' class='num line'>2098</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;Put&nbsp;back&nbsp;and&nbsp;re-examine&nbsp;as&nbsp;store.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L2099' class='num line'>2099</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aaa186;'>--</span><span style='color:#6892a9;'>i</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2100' class='num line'>2100</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2101' class='num line'>2101</td><td class='code'><tr/>
<tr><td id='L2102' class='num line'>2102</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*</span><tr/>
<tr><td id='L2103' class='num line'>2103</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*&nbsp;Expect&nbsp;the&nbsp;store.</span><tr/>
<tr><td id='L2104' class='num line'>2104</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L2105' class='num line'>2105</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;The&nbsp;store&nbsp;must&nbsp;be&nbsp;the&nbsp;last&nbsp;insn.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L2106' class='num line'>2106</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>i</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>!=</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>max_insns</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>-</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>1</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2107' class='num line'>2107</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>fail</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2108' class='num line'>2108</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2109' class='num line'>2109</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>NEXT_INSN</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2110' class='num line'>2110</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>switch</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>opcode</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#788970;'>0xf00f</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2111' class='num line'>2111</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x2000</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;mov.b&nbsp;Rm,@Rn&nbsp;*/</span><tr/>
<tr><td id='L2112' class='num line'>2112</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>st_mop</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>MO_UB</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2113' class='num line'>2113</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2114' class='num line'>2114</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x2001</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;mov.w&nbsp;Rm,@Rn&nbsp;*/</span><tr/>
<tr><td id='L2115' class='num line'>2115</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>st_mop</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>MO_UW</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2116' class='num line'>2116</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2117' class='num line'>2117</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>0x2002</span><span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;mov.l&nbsp;Rm,@Rn&nbsp;*/</span><tr/>
<tr><td id='L2118' class='num line'>2118</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>st_mop</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>MO_UL</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2119' class='num line'>2119</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2120' class='num line'>2120</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>default</span><span style='color:#aaa186;'>:</span><tr/>
<tr><td id='L2121' class='num line'>2121</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>fail</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2122' class='num line'>2122</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2123' class='num line'>2123</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;The&nbsp;store&nbsp;must&nbsp;match&nbsp;the&nbsp;load.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L2124' class='num line'>2124</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#741da3;' class='popup' onclick='toggle_popup(4)'>
  <div class="popuptext" id="4">
    <fieldset>
      <legend>&nbsp;Recommendations (Experimental)&nbsp;</legend>
      R1: (ld_adr&nbsp;!=&nbsp;<span style='background-color:#0000ff'>123</span>&nbsp;||&nbsp;st_mop&nbsp;!=&nbsp;<span style='text-decoration:line-through;color:#949494;background-color:#0000b2;'>(</span>ld_mop<span style='background-color:#0000ff'>&nbsp;-&nbsp;</span><span style='background-color:#0000ff'>123</span><span style='text-decoration:line-through;color:#949494;background-color:#0000b2;'>)</span>)<br/>R2: (<span style='background-color:#0000ff'>(</span>ld_adr&nbsp;!=&nbsp;<span style='background-color:#0000ff'>123</span><span style='background-color:#0000ff'>)</span>&nbsp;||&nbsp;<span style='background-color:#0000ff'>(</span>st_mop&nbsp;!=&nbsp;<span style='text-decoration:line-through;color:#949494;background-color:#0000b2;'>(</span>ld_mop<span style='background-color:#0000ff'>&nbsp;+&nbsp;</span><span style='background-color:#0000ff'>123</span><span style='text-decoration:line-through;color:#949494;background-color:#0000b2;'>)</span><span style='background-color:#0000ff'>)</span>)<br/>R3: (ld_adr&nbsp;!=&nbsp;<span style='background-color:#0000ff'>123</span>&nbsp;||&nbsp;st_mop&nbsp;!=&nbsp;(ld_mop<span style='background-color:#0000ff'>&nbsp;-&nbsp;</span><span style='background-color:#0000ff'>123</span>))<br/>R4: (ld_adr&nbsp;!=&nbsp;B11_8&nbsp;||&nbsp;st_mop&nbsp;!=&nbsp;<span style='text-decoration:line-through;color:#949494;background-color:#0000b2;'>(</span>ld_mop<span style='background-color:#0000ff'>&nbsp;*&nbsp;</span><span style='background-color:#0000ff'>123</span><span style='text-decoration:line-through;color:#949494;background-color:#0000b2;'>)</span>)<br/>R5: (ld_adr&nbsp;!=&nbsp;B11_8&nbsp;||&nbsp;st_mop&nbsp;!=&nbsp;<span style='text-decoration:line-through;color:#949494;background-color:#0000b2;'>(</span>ld_mop<span style='background-color:#0000ff'>&nbsp;+&nbsp;</span><span style='background-color:#0000ff'>123</span><span style='text-decoration:line-through;color:#949494;background-color:#0000b2;'>)</span>)
    </fieldset>

    <fieldset>
      <legend>&nbsp;Score&nbsp;</legend> 
      Issue: <span style="background-color: #741da3">&nbsp;1 unfamiliar pattern(s) detected&nbsp;</span><br/>
      Cost: 10.00, Total Score: 1010.00<br/>
      Class: complex_2<br/>
    </fieldset>
  </div>
ld_adr</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#aaa186;background-color:#741da3;' class='popup' onclick='toggle_popup(4)'>!=</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#6892a9;background-color:#741da3;' class='popup' onclick='toggle_popup(4)'>B11_8</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#aaa186;background-color:#741da3;' class='popup' onclick='toggle_popup(4)'>||</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#6892a9;background-color:#741da3;' class='popup' onclick='toggle_popup(4)'>st_mop</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#aaa186;background-color:#741da3;' class='popup' onclick='toggle_popup(4)'>!=</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#9e9e9e;background-color:#741da3;' class='popup' onclick='toggle_popup(4)'>(</span><span style='color:#6892a9;background-color:#741da3;' class='popup' onclick='toggle_popup(4)'>ld_mop</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#aaa186;background-color:#741da3;' class='popup' onclick='toggle_popup(4)'>&amp;</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#6892a9;background-color:#741da3;' class='popup' onclick='toggle_popup(4)'>MO_SIZE</span><span style='color:#9e9e9e;background-color:#741da3;' class='popup' onclick='toggle_popup(4)'>)</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2125' class='num line'>2125</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>fail</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2126' class='num line'>2126</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2127' class='num line'>2127</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>st_src</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>B7_4</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2128' class='num line'>2128</td><td class='code'><tr/>
<tr><td id='L2129' class='num line'>2129</td><td class='code'><span style='color:#676762;'>#undef</span><span style='color:#7e7aaa;'>&nbsp;NEXT_INSN</span><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L2130' class='num line'>2130</td><td class='code'><span style='color:#9e9e9e;'></span><tr/>
<tr><td id='L2131' class='num line'>2131</td><td class='code'><span style='color:#9e9e9e;'></span>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*</span><tr/>
<tr><td id='L2132' class='num line'>2132</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*&nbsp;Emit&nbsp;the&nbsp;operation.</span><tr/>
<tr><td id='L2133' class='num line'>2133</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L2134' class='num line'>2134</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>switch</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>op_opc</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2135' class='num line'>2135</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#788970;'>-1</span><span style='color:#aaa186;'>:</span><tr/>
<tr><td id='L2136' class='num line'>2136</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;No&nbsp;operation&nbsp;found.&nbsp;&nbsp;Look&nbsp;for&nbsp;exchange&nbsp;pattern.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L2137' class='num line'>2137</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>st_src</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>==</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>ld_dst</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>||</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>mv_src</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&gt;=</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>0</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2138' class='num line'>2138</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>fail</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2139' class='num line'>2139</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2140' class='num line'>2140</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_atomic_xchg_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ld_dst</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ld_adr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>st_src</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L2141' class='num line'>2141</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ld_mop</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2142' class='num line'>2142</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2143' class='num line'>2143</td><td class='code'><tr/>
<tr><td id='L2144' class='num line'>2144</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#6892a9;'>INDEX_op_add_i32</span><span style='color:#aaa186;'>:</span><tr/>
<tr><td id='L2145' class='num line'>2145</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>op_dst</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>!=</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>st_src</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2146' class='num line'>2146</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>fail</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2147' class='num line'>2147</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2148' class='num line'>2148</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>op_dst</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>==</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>ld_dst</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>st_mop</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>==</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>MO_UL</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2149' class='num line'>2149</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_atomic_add_fetch_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ld_dst</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ld_adr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L2150' class='num line'>2150</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_arg</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ld_mop</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2151' class='num line'>2151</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>else</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2152' class='num line'>2152</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_atomic_fetch_add_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ld_dst</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ld_adr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L2153' class='num line'>2153</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_arg</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ld_mop</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2154' class='num line'>2154</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>op_dst</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>!=</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>ld_dst</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2155' class='num line'>2155</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;Note&nbsp;that&nbsp;mop&nbsp;sizes&nbsp;&lt;&nbsp;4&nbsp;cannot&nbsp;use&nbsp;add_fetch</span><tr/>
<tr><td id='L2156' class='num line'>2156</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;because&nbsp;it&nbsp;won&apos;t&nbsp;carry&nbsp;into&nbsp;the&nbsp;higher&nbsp;bits.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L2157' class='num line'>2157</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_add_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>op_dst</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ld_dst</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>op_arg</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2158' class='num line'>2158</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2159' class='num line'>2159</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2160' class='num line'>2160</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2161' class='num line'>2161</td><td class='code'><tr/>
<tr><td id='L2162' class='num line'>2162</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#6892a9;'>INDEX_op_and_i32</span><span style='color:#aaa186;'>:</span><tr/>
<tr><td id='L2163' class='num line'>2163</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>op_dst</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>!=</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>st_src</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2164' class='num line'>2164</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>fail</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2165' class='num line'>2165</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2166' class='num line'>2166</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>op_dst</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>==</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>ld_dst</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2167' class='num line'>2167</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_atomic_and_fetch_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ld_dst</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ld_adr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L2168' class='num line'>2168</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_arg</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ld_mop</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2169' class='num line'>2169</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>else</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2170' class='num line'>2170</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_atomic_fetch_and_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ld_dst</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ld_adr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L2171' class='num line'>2171</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_arg</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ld_mop</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2172' class='num line'>2172</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_and_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>op_dst</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ld_dst</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>op_arg</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2173' class='num line'>2173</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2174' class='num line'>2174</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2175' class='num line'>2175</td><td class='code'><tr/>
<tr><td id='L2176' class='num line'>2176</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#6892a9;'>INDEX_op_or_i32</span><span style='color:#aaa186;'>:</span><tr/>
<tr><td id='L2177' class='num line'>2177</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>op_dst</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>!=</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>st_src</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2178' class='num line'>2178</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>fail</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2179' class='num line'>2179</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2180' class='num line'>2180</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>op_dst</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>==</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>ld_dst</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2181' class='num line'>2181</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_atomic_or_fetch_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ld_dst</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ld_adr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L2182' class='num line'>2182</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_arg</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ld_mop</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2183' class='num line'>2183</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>else</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2184' class='num line'>2184</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_atomic_fetch_or_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ld_dst</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ld_adr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L2185' class='num line'>2185</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_arg</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ld_mop</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2186' class='num line'>2186</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_or_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>op_dst</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ld_dst</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>op_arg</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2187' class='num line'>2187</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2188' class='num line'>2188</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2189' class='num line'>2189</td><td class='code'><tr/>
<tr><td id='L2190' class='num line'>2190</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#6892a9;'>INDEX_op_xor_i32</span><span style='color:#aaa186;'>:</span><tr/>
<tr><td id='L2191' class='num line'>2191</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>op_dst</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>!=</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>st_src</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2192' class='num line'>2192</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>fail</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2193' class='num line'>2193</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2194' class='num line'>2194</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>op_dst</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>==</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>ld_dst</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2195' class='num line'>2195</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_atomic_xor_fetch_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ld_dst</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ld_adr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L2196' class='num line'>2196</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_arg</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ld_mop</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2197' class='num line'>2197</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>else</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2198' class='num line'>2198</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_atomic_fetch_xor_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ld_dst</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ld_adr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L2199' class='num line'>2199</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>op_arg</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ld_mop</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2200' class='num line'>2200</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_xor_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>op_dst</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ld_dst</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>op_arg</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2201' class='num line'>2201</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2202' class='num line'>2202</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2203' class='num line'>2203</td><td class='code'><tr/>
<tr><td id='L2204' class='num line'>2204</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#6892a9;'>INDEX_op_setcond_i32</span><span style='color:#aaa186;'>:</span><tr/>
<tr><td id='L2205' class='num line'>2205</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>st_src</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>==</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>ld_dst</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2206' class='num line'>2206</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>goto</span>&nbsp;<span style='color:#7a8f6c;'>fail</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2207' class='num line'>2207</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2208' class='num line'>2208</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_atomic_cmpxchg_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ld_dst</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ld_adr</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>op_arg</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L2209' class='num line'>2209</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>st_src</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ld_mop</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2210' class='num line'>2210</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_setcond_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>TCG_COND_EQ</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ld_dst</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>op_arg</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2211' class='num line'>2211</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>mt_dst</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&gt;=</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>0</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2212' class='num line'>2212</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_mov_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#929270;'>REG</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>mt_dst</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cpu_sr_t</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2213' class='num line'>2213</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2214' class='num line'>2214</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2215' class='num line'>2215</td><td class='code'><tr/>
<tr><td id='L2216' class='num line'>2216</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>default</span><span style='color:#aaa186;'>:</span><tr/>
<tr><td id='L2217' class='num line'>2217</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>g_assert_not_reached</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2218' class='num line'>2218</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2219' class='num line'>2219</td><td class='code'><tr/>
<tr><td id='L2220' class='num line'>2220</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;If&nbsp;op_src&nbsp;is&nbsp;not&nbsp;a&nbsp;valid&nbsp;register,&nbsp;then&nbsp;op_arg&nbsp;was&nbsp;a&nbsp;constant.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L2221' class='num line'>2221</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>op_src</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&lt;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#788970;background-color:#005c22;'>0</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>op_arg</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2222' class='num line'>2222</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_temp_free_i32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>op_arg</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2223' class='num line'>2223</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2224' class='num line'>2224</td><td class='code'><tr/>
<tr><td id='L2225' class='num line'>2225</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;The&nbsp;entire&nbsp;region&nbsp;has&nbsp;been&nbsp;translated.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L2226' class='num line'>2226</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>envflags</span>&nbsp;<span style='color:#aaa186;'>&amp;=</span>&nbsp;<span style='color:#aaa186;'>~</span><span style='color:#6892a9;'>GUSA_MASK</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2227' class='num line'>2227</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>pc_next</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>pc_end</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2228' class='num line'>2228</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>num_insns</span>&nbsp;<span style='color:#aaa186;'>+=</span>&nbsp;<span style='color:#6892a9;'>max_insns</span>&nbsp;<span style='color:#aaa186;'>-</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2229' class='num line'>2229</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2230' class='num line'>2230</td><td class='code'><tr/>
<tr><td id='L2231' class='num line'>2231</td><td class='code'>&nbsp;<span style='color:#7a8f6c;'>fail</span><span style='color:#aaa186;'>:</span><tr/>
<tr><td id='L2232' class='num line'>2232</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>qemu_log_mask</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>LOG_UNIMP</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>Unrecognized&nbsp;gUSA&nbsp;sequence&nbsp;%08x-%08x</span><span style='color:#7456aa;'>\n</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L2233' class='num line'>2233</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>pc</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>pc_end</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2234' class='num line'>2234</td><td class='code'><tr/>
<tr><td id='L2235' class='num line'>2235</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;Restart&nbsp;with&nbsp;the&nbsp;EXCLUSIVE&nbsp;bit&nbsp;set,&nbsp;within&nbsp;a&nbsp;TB&nbsp;run&nbsp;via</span><tr/>
<tr><td id='L2236' class='num line'>2236</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cpu_exec_step_atomic&nbsp;holding&nbsp;the&nbsp;exclusive&nbsp;lock.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L2237' class='num line'>2237</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>envflags</span>&nbsp;<span style='color:#aaa186;'>|=</span>&nbsp;<span style='color:#6892a9;'>GUSA_EXCLUSIVE</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2238' class='num line'>2238</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_save_cpu_state</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#39688e;'>false</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2239' class='num line'>2239</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_helper_exclusive</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>cpu_env</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2240' class='num line'>2240</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>is_jmp</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>DISAS_NORETURN</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2241' class='num line'>2241</td><td class='code'><tr/>
<tr><td id='L2242' class='num line'>2242</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;We&apos;re&nbsp;not&nbsp;executing&nbsp;an&nbsp;instruction,&nbsp;but&nbsp;we&nbsp;must&nbsp;report&nbsp;one&nbsp;for&nbsp;the</span><tr/>
<tr><td id='L2243' class='num line'>2243</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;purposes&nbsp;of&nbsp;accounting&nbsp;within&nbsp;the&nbsp;TB.&nbsp;&nbsp;We&nbsp;might&nbsp;as&nbsp;well&nbsp;report&nbsp;the</span><tr/>
<tr><td id='L2244' class='num line'>2244</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;entire&nbsp;region&nbsp;consumed&nbsp;via&nbsp;ctx-&gt;base.pc_next&nbsp;so&nbsp;that&nbsp;it&apos;s&nbsp;immediately</span><tr/>
<tr><td id='L2245' class='num line'>2245</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;available&nbsp;in&nbsp;the&nbsp;disassembly&nbsp;dump.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L2246' class='num line'>2246</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>pc_next</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>pc_end</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2247' class='num line'>2247</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>num_insns</span>&nbsp;<span style='color:#aaa186;'>+=</span>&nbsp;<span style='color:#6892a9;'>max_insns</span>&nbsp;<span style='color:#aaa186;'>-</span>&nbsp;<span style='color:#788970;'>1</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2248' class='num line'>2248</td><td class='code'><span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2249' class='num line'>2249</td><td class='code'><span style='color:#676762;'>#endif</span><tr/>
<tr><td id='L2250' class='num line'>2250</td><td class='code'><tr/>
<tr><td id='L2251' class='num line'>2251</td><td class='code'><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#835980;'>void</span>&nbsp;<span style='color:#929270;'>sh4_tr_init_disas_context</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>DisasContextBase</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>dcbase</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>CPUState</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>cs</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L2252' class='num line'>2252</td><td class='code'><span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2253' class='num line'>2253</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>DisasContext</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>ctx</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>container_of</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>dcbase</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>DisasContext</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>base</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2254' class='num line'>2254</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>CPUSH4State</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>env</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>cs</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>env_ptr</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2255' class='num line'>2255</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>uint32_t</span>&nbsp;<span style='color:#6892a9;'>tbflags</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2256' class='num line'>2256</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>int</span>&nbsp;<span style='color:#6892a9;'>bound</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2257' class='num line'>2257</td><td class='code'><tr/>
<tr><td id='L2258' class='num line'>2258</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>tbflags</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>tbflags</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>tb</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>flags</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2259' class='num line'>2259</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>envflags</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>tbflags</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#6892a9;'>TB_FLAG_ENVFLAGS_MASK</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2260' class='num line'>2260</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>memidx</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>tbflags</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>1u</span>&nbsp;<span style='color:#aaa186;'>&lt;&lt;</span>&nbsp;<span style='color:#6892a9;'>SR_MD</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#aaa186;'>==</span>&nbsp;<span style='color:#788970;'>0</span>&nbsp;<span style='color:#aaa186;'>?</span>&nbsp;<span style='color:#788970;'>1</span>&nbsp;<span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2261' class='num line'>2261</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;We&nbsp;don&apos;t&nbsp;know&nbsp;if&nbsp;the&nbsp;delayed&nbsp;pc&nbsp;came&nbsp;from&nbsp;a&nbsp;dynamic&nbsp;or&nbsp;static&nbsp;branch,</span><tr/>
<tr><td id='L2262' class='num line'>2262</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;so&nbsp;assume&nbsp;it&nbsp;is&nbsp;a&nbsp;dynamic&nbsp;branch.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L2263' class='num line'>2263</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>delayed_pc</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#788970;'>-1</span><span style='color:#9e9e9e;'>;</span>&nbsp;<span style='color:#3a6e31;'>/*&nbsp;use&nbsp;delayed&nbsp;pc&nbsp;from&nbsp;env&nbsp;pointer&nbsp;*/</span><tr/>
<tr><td id='L2264' class='num line'>2264</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>features</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>env</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>features</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2265' class='num line'>2265</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>has_movcal</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>tbflags</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#6892a9;'>TB_FLAG_PENDING_MOVCA</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2266' class='num line'>2266</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>gbank</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>tbflags</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>1</span>&nbsp;<span style='color:#aaa186;'>&lt;&lt;</span>&nbsp;<span style='color:#6892a9;'>SR_MD</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#aaa186;'>&amp;&amp;</span><tr/>
<tr><td id='L2267' class='num line'>2267</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>tbflags</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#788970;'>1</span>&nbsp;<span style='color:#aaa186;'>&lt;&lt;</span>&nbsp;<span style='color:#6892a9;'>SR_RB</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#aaa186;'>*</span>&nbsp;<span style='color:#788970;'>0x10</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2268' class='num line'>2268</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>fbank</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>tbflags</span>&nbsp;<span style='color:#aaa186;'>&amp;</span>&nbsp;<span style='color:#6892a9;'>FPSCR_FR</span>&nbsp;<span style='color:#aaa186;'>?</span>&nbsp;<span style='color:#788970;'>0x10</span>&nbsp;<span style='color:#aaa186;'>:</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2269' class='num line'>2269</td><td class='code'><tr/>
<tr><td id='L2270' class='num line'>2270</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>tbflags</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>GUSA_MASK</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2271' class='num line'>2271</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>uint32_t</span>&nbsp;<span style='color:#6892a9;'>pc</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>pc_next</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2272' class='num line'>2272</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>uint32_t</span>&nbsp;<span style='color:#6892a9;'>pc_end</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>tb</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>cs_base</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2273' class='num line'>2273</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>int</span>&nbsp;<span style='color:#6892a9;'>backup</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>sextract32</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>tbflags</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>GUSA_SHIFT</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>8</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2274' class='num line'>2274</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#835980;'>int</span>&nbsp;<span style='color:#6892a9;'>max_insns</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>pc_end</span>&nbsp;<span style='color:#aaa186;'>-</span>&nbsp;<span style='color:#6892a9;'>pc</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#aaa186;'>/</span>&nbsp;<span style='color:#788970;'>2</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2275' class='num line'>2275</td><td class='code'><tr/>
<tr><td id='L2276' class='num line'>2276</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#741da3;' class='popup' onclick='toggle_popup(5)'>
  <div class="popuptext" id="5">
    <fieldset>
      <legend>&nbsp;Recommendations (Experimental)&nbsp;</legend>
      R1: (pc&nbsp;!=&nbsp;pc_end&nbsp;+&nbsp;backup&nbsp;||&nbsp;<span style='background-color:#0000ff'>backup</span>&nbsp;&lt;&nbsp;2)<br/>R2: (pc&nbsp;!=&nbsp;pc_end&nbsp;+&nbsp;backup&nbsp;||&nbsp;max_insns<span style='background-color:#0000ff'>&nbsp;==&nbsp;</span>2)<br/>R3: (<span style='background-color:#0000ff'>(</span>pc<span style='background-color:#0000ff'>&nbsp;&lt;=&nbsp;</span>pc_end&nbsp;+&nbsp;backup<span style='background-color:#0000ff'>)</span>&nbsp;||&nbsp;<span style='background-color:#0000ff'>(</span>max_insns&nbsp;&lt;&nbsp;2<span style='background-color:#0000ff'>)</span>)<br/>R4: (pc<span style='background-color:#0000ff'>&nbsp;&gt;=&nbsp;</span>pc_end&nbsp;+&nbsp;backup&nbsp;||&nbsp;<span style='background-color:#0000ff'>pc</span>&nbsp;&lt;&nbsp;2)<br/>R5: (<span style='background-color:#0000ff'>pc</span><span style='background-color:#0000ff'>-&gt;</span><span style='background-color:#0000ff'>pc_end</span><span style='background-color:#0000ff'>&nbsp;&gt;=&nbsp;</span><span style='background-color:#0000ff'>backup</span>&nbsp;+&nbsp;<span style='background-color:#0000ff'>max_insns</span>&nbsp;||&nbsp;<span style='background-color:#0000ff'>xx_e</span><span style='background-color:#0000ff'>&nbsp;&gt;&nbsp;</span>2)
    </fieldset>

    <fieldset>
      <legend>&nbsp;Score&nbsp;</legend> 
      Issue: <span style="background-color: #741da3">&nbsp;1 unfamiliar pattern(s) detected&nbsp;</span><br/>
      Cost: 9.10, Total Score: 1009.10<br/>
      Class: complex_2<br/>
    </fieldset>
  </div>
pc</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#aaa186;background-color:#741da3;' class='popup' onclick='toggle_popup(5)'>!=</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#6892a9;background-color:#741da3;' class='popup' onclick='toggle_popup(5)'>pc_end</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#aaa186;background-color:#741da3;' class='popup' onclick='toggle_popup(5)'>+</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#6892a9;background-color:#741da3;' class='popup' onclick='toggle_popup(5)'>backup</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#aaa186;background-color:#741da3;' class='popup' onclick='toggle_popup(5)'>||</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#6892a9;background-color:#741da3;' class='popup' onclick='toggle_popup(5)'>max_insns</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#aaa186;background-color:#741da3;' class='popup' onclick='toggle_popup(5)'>&lt;</span><span style='background-color:#741da3'>&nbsp;</span><span style='color:#788970;background-color:#741da3;' class='popup' onclick='toggle_popup(5)'>2</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2277' class='num line'>2277</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;This&nbsp;is&nbsp;a&nbsp;malformed&nbsp;gUSA&nbsp;region.&nbsp;&nbsp;Don&apos;t&nbsp;do&nbsp;anything&nbsp;special,</span><tr/>
<tr><td id='L2278' class='num line'>2278</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;since&nbsp;the&nbsp;interpreter&nbsp;is&nbsp;likely&nbsp;to&nbsp;get&nbsp;confused.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L2279' class='num line'>2279</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>envflags</span>&nbsp;<span style='color:#aaa186;'>&amp;=</span>&nbsp;<span style='color:#aaa186;'>~</span><span style='color:#6892a9;'>GUSA_MASK</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2280' class='num line'>2280</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>else</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>tbflags</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>GUSA_EXCLUSIVE</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2281' class='num line'>2281</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;Regardless&nbsp;of&nbsp;single-stepping&nbsp;or&nbsp;the&nbsp;end&nbsp;of&nbsp;the&nbsp;page,</span><tr/>
<tr><td id='L2282' class='num line'>2282</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;we&nbsp;must&nbsp;complete&nbsp;execution&nbsp;of&nbsp;the&nbsp;gUSA&nbsp;region&nbsp;while</span><tr/>
<tr><td id='L2283' class='num line'>2283</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;holding&nbsp;the&nbsp;exclusive&nbsp;lock.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L2284' class='num line'>2284</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>max_insns</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>max_insns</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2285' class='num line'>2285</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2286' class='num line'>2286</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2287' class='num line'>2287</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2288' class='num line'>2288</td><td class='code'><tr/>
<tr><td id='L2289' class='num line'>2289</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;Since&nbsp;the&nbsp;ISA&nbsp;is&nbsp;fixed-width,&nbsp;we&nbsp;can&nbsp;bound&nbsp;by&nbsp;the&nbsp;number</span><tr/>
<tr><td id='L2290' class='num line'>2290</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;of&nbsp;instructions&nbsp;remaining&nbsp;on&nbsp;the&nbsp;page.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L2291' class='num line'>2291</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>bound</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#aaa186;'>-</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>pc_next</span>&nbsp;<span style='color:#aaa186;'>|</span>&nbsp;<span style='color:#6892a9;'>TARGET_PAGE_MASK</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#aaa186;'>/</span>&nbsp;<span style='color:#788970;'>2</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2292' class='num line'>2292</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>max_insns</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>MIN</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>max_insns</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>bound</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2293' class='num line'>2293</td><td class='code'><span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2294' class='num line'>2294</td><td class='code'><tr/>
<tr><td id='L2295' class='num line'>2295</td><td class='code'><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#835980;'>void</span>&nbsp;<span style='color:#929270;'>sh4_tr_tb_start</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>DisasContextBase</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>dcbase</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>CPUState</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>cs</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L2296' class='num line'>2296</td><td class='code'><span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2297' class='num line'>2297</td><td class='code'><span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2298' class='num line'>2298</td><td class='code'><tr/>
<tr><td id='L2299' class='num line'>2299</td><td class='code'><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#835980;'>void</span>&nbsp;<span style='color:#929270;'>sh4_tr_insn_start</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>DisasContextBase</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>dcbase</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>CPUState</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>cs</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L2300' class='num line'>2300</td><td class='code'><span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2301' class='num line'>2301</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>DisasContext</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>ctx</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>container_of</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>dcbase</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>DisasContext</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>base</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2302' class='num line'>2302</td><td class='code'><tr/>
<tr><td id='L2303' class='num line'>2303</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_insn_start</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>pc_next</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>envflags</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2304' class='num line'>2304</td><td class='code'><span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2305' class='num line'>2305</td><td class='code'><tr/>
<tr><td id='L2306' class='num line'>2306</td><td class='code'><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#835980;'>void</span>&nbsp;<span style='color:#929270;'>sh4_tr_translate_insn</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>DisasContextBase</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>dcbase</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>CPUState</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>cs</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L2307' class='num line'>2307</td><td class='code'><span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2308' class='num line'>2308</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>CPUSH4State</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>env</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>cs</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>env_ptr</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2309' class='num line'>2309</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>DisasContext</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>ctx</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>container_of</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>dcbase</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>DisasContext</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>base</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2310' class='num line'>2310</td><td class='code'><tr/>
<tr><td id='L2311' class='num line'>2311</td><td class='code'><span style='color:#676762;'>#ifdef</span>&nbsp;<span style='color:#6892a9;'>CONFIG_USER_ONLY</span><tr/>
<tr><td id='L2312' class='num line'>2312</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#929270;background-color:#005c22;'>unlikely</span><span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ctx</span><span style='color:#aaa186;background-color:#005c22;'>-&gt;</span><span style='color:#7a8f6c;background-color:#005c22;'>envflags</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>GUSA_MASK</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span><tr/>
<tr><td id='L2313' class='num line'>2313</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aaa186;background-color:#005c22;'>&amp;&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>!</span><span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ctx</span><span style='color:#aaa186;background-color:#005c22;'>-&gt;</span><span style='color:#7a8f6c;background-color:#005c22;'>envflags</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>GUSA_EXCLUSIVE</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2314' class='num line'>2314</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;We&apos;re&nbsp;in&nbsp;an&nbsp;gUSA&nbsp;region,&nbsp;and&nbsp;we&nbsp;have&nbsp;not&nbsp;already&nbsp;fallen</span><tr/>
<tr><td id='L2315' class='num line'>2315</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;back&nbsp;on&nbsp;using&nbsp;an&nbsp;exclusive&nbsp;region.&nbsp;&nbsp;Attempt&nbsp;to&nbsp;parse&nbsp;the</span><tr/>
<tr><td id='L2316' class='num line'>2316</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;region&nbsp;into&nbsp;a&nbsp;single&nbsp;supported&nbsp;atomic&nbsp;operation.&nbsp;&nbsp;Failure</span><tr/>
<tr><td id='L2317' class='num line'>2317</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;is&nbsp;handled&nbsp;within&nbsp;the&nbsp;parser&nbsp;by&nbsp;raising&nbsp;an&nbsp;exception&nbsp;to</span><tr/>
<tr><td id='L2318' class='num line'>2318</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;retry&nbsp;using&nbsp;an&nbsp;exclusive&nbsp;region.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L2319' class='num line'>2319</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>decode_gusa</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>env</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2320' class='num line'>2320</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>return</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2321' class='num line'>2321</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2322' class='num line'>2322</td><td class='code'><span style='color:#676762;'>#endif</span><tr/>
<tr><td id='L2323' class='num line'>2323</td><td class='code'><tr/>
<tr><td id='L2324' class='num line'>2324</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>opcode</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>translator_lduw</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>env</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aaa186;'>&amp;</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>pc_next</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2325' class='num line'>2325</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>decode_opc</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2326' class='num line'>2326</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>pc_next</span>&nbsp;<span style='color:#aaa186;'>+=</span>&nbsp;<span style='color:#788970;'>2</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2327' class='num line'>2327</td><td class='code'><span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2328' class='num line'>2328</td><td class='code'><tr/>
<tr><td id='L2329' class='num line'>2329</td><td class='code'><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#835980;'>void</span>&nbsp;<span style='color:#929270;'>sh4_tr_tb_stop</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>DisasContextBase</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>dcbase</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>CPUState</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>cs</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L2330' class='num line'>2330</td><td class='code'><span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2331' class='num line'>2331</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>DisasContext</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>ctx</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#929270;'>container_of</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>dcbase</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>DisasContext</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>base</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2332' class='num line'>2332</td><td class='code'><tr/>
<tr><td id='L2333' class='num line'>2333</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>if</span>&nbsp;<span style='color:#9e9e9e;background-color:#005c22;'>(</span><span style='color:#6892a9;background-color:#005c22;'>ctx</span><span style='color:#aaa186;background-color:#005c22;'>-&gt;</span><span style='color:#7a8f6c;background-color:#005c22;'>tbflags</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#aaa186;background-color:#005c22;'>&amp;</span><span style='background-color:#005c22'>&nbsp;</span><span style='color:#6892a9;background-color:#005c22;'>GUSA_EXCLUSIVE</span><span style='color:#9e9e9e;background-color:#005c22;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2334' class='num line'>2334</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;Ending&nbsp;the&nbsp;region&nbsp;of&nbsp;exclusivity.&nbsp;&nbsp;Clear&nbsp;the&nbsp;bits.&nbsp;&nbsp;*/</span><tr/>
<tr><td id='L2335' class='num line'>2335</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>envflags</span>&nbsp;<span style='color:#aaa186;'>&amp;=</span>&nbsp;<span style='color:#aaa186;'>~</span><span style='color:#6892a9;'>GUSA_MASK</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2336' class='num line'>2336</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2337' class='num line'>2337</td><td class='code'><tr/>
<tr><td id='L2338' class='num line'>2338</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>switch</span>&nbsp;<span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>is_jmp</span><span style='color:#9e9e9e;'>)</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2339' class='num line'>2339</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#6892a9;'>DISAS_STOP</span><span style='color:#aaa186;'>:</span><tr/>
<tr><td id='L2340' class='num line'>2340</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_save_cpu_state</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#39688e;'>true</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2341' class='num line'>2341</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>tcg_gen_exit_tb</span><span style='color:#9e9e9e;'>(</span><span style='color:#39688e;'>NULL</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2342' class='num line'>2342</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2343' class='num line'>2343</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#6892a9;'>DISAS_NEXT</span><span style='color:#aaa186;'>:</span><tr/>
<tr><td id='L2344' class='num line'>2344</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#6892a9;'>DISAS_TOO_MANY</span><span style='color:#aaa186;'>:</span><tr/>
<tr><td id='L2345' class='num line'>2345</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_save_cpu_state</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#39688e;'>false</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2346' class='num line'>2346</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>gen_goto_tb</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#788970;'>0</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>pc_next</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2347' class='num line'>2347</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2348' class='num line'>2348</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>case</span>&nbsp;<span style='color:#6892a9;'>DISAS_NORETURN</span><span style='color:#aaa186;'>:</span><tr/>
<tr><td id='L2349' class='num line'>2349</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>break</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2350' class='num line'>2350</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#906a94;font-weight:bold;'>default</span><span style='color:#aaa186;'>:</span><tr/>
<tr><td id='L2351' class='num line'>2351</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>g_assert_not_reached</span><span style='color:#9e9e9e;'>(</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2352' class='num line'>2352</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2353' class='num line'>2353</td><td class='code'><span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2354' class='num line'>2354</td><td class='code'><tr/>
<tr><td id='L2355' class='num line'>2355</td><td class='code'><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#835980;'>void</span>&nbsp;<span style='color:#929270;'>sh4_tr_disas_log</span><span style='color:#9e9e9e;'>(</span><span style='color:#906a94;font-weight:bold;'>const</span>&nbsp;<span style='color:#348675;'>DisasContextBase</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>dcbase</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L2356' class='num line'>2356</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>CPUState</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>cs</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>FILE</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>logfile</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L2357' class='num line'>2357</td><td class='code'><span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2358' class='num line'>2358</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>fprintf</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>logfile</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aa7e6c;'>&quot;</span><span style='color:#aa7e6c;'>IN:&nbsp;%s</span><span style='color:#7456aa;'>\n</span><span style='color:#aa7e6c;'>&quot;</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#929270;'>lookup_symbol</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>dcbase</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>pc_first</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2359' class='num line'>2359</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>target_disas</span><span style='color:#9e9e9e;'>(</span><span style='color:#6892a9;'>logfile</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cs</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>dcbase</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>pc_first</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>dcbase</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>tb</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>size</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2360' class='num line'>2360</td><td class='code'><span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2361' class='num line'>2361</td><td class='code'><tr/>
<tr><td id='L2362' class='num line'>2362</td><td class='code'><span style='color:#906a94;font-weight:bold;'>static</span>&nbsp;<span style='color:#906a94;font-weight:bold;'>const</span>&nbsp;<span style='color:#348675;'>TranslatorOps</span>&nbsp;<span style='color:#6892a9;'>sh4_tr_ops</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2363' class='num line'>2363</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>init_disas_context</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>sh4_tr_init_disas_context</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L2364' class='num line'>2364</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>tb_start</span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>sh4_tr_tb_start</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L2365' class='num line'>2365</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>insn_start</span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>sh4_tr_insn_start</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L2366' class='num line'>2366</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>translate_insn</span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>sh4_tr_translate_insn</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L2367' class='num line'>2367</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>tb_stop</span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>sh4_tr_tb_stop</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L2368' class='num line'>2368</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>disas_log</span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>sh4_tr_disas_log</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L2369' class='num line'>2369</td><td class='code'><span style='color:#9e9e9e;'>}</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2370' class='num line'>2370</td><td class='code'><tr/>
<tr><td id='L2371' class='num line'>2371</td><td class='code'><span style='color:#835980;'>void</span>&nbsp;<span style='color:#929270;'>gen_intermediate_code</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>CPUState</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>cs</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>TranslationBlock</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>tb</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#835980;'>int</span>&nbsp;<span style='color:#6892a9;'>max_insns</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L2372' class='num line'>2372</td><td class='code'><span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2373' class='num line'>2373</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>DisasContext</span>&nbsp;<span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2374' class='num line'>2374</td><td class='code'><tr/>
<tr><td id='L2375' class='num line'>2375</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#929270;'>translator_loop</span><span style='color:#9e9e9e;'>(</span><span style='color:#aaa186;'>&amp;</span><span style='color:#6892a9;'>sh4_tr_ops</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#aaa186;'>&amp;</span><span style='color:#6892a9;'>ctx</span><span style='color:#9e9e9e;'>.</span><span style='color:#7a8f6c;'>base</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>cs</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>tb</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#6892a9;'>max_insns</span><span style='color:#9e9e9e;'>)</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2376' class='num line'>2376</td><td class='code'><span style='color:#9e9e9e;'>}</span><tr/>
<tr><td id='L2377' class='num line'>2377</td><td class='code'><tr/>
<tr><td id='L2378' class='num line'>2378</td><td class='code'><span style='color:#835980;'>void</span>&nbsp;<span style='color:#929270;'>restore_state_to_opc</span><span style='color:#9e9e9e;'>(</span><span style='color:#348675;'>CPUSH4State</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>env</span><span style='color:#9e9e9e;'>,</span>&nbsp;<span style='color:#348675;'>TranslationBlock</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>tb</span><span style='color:#9e9e9e;'>,</span><tr/>
<tr><td id='L2379' class='num line'>2379</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#348675;'>target_ulong</span>&nbsp;<span style='color:#aaa186;'>*</span><span style='color:#6892a9;'>data</span><span style='color:#9e9e9e;'>)</span><tr/>
<tr><td id='L2380' class='num line'>2380</td><td class='code'><span style='color:#9e9e9e;'>{</span><tr/>
<tr><td id='L2381' class='num line'>2381</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>env</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>pc</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>data</span><span style='color:#aaa186;'>[</span><span style='color:#788970;'>0</span><span style='color:#aaa186;'>]</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2382' class='num line'>2382</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#6892a9;'>env</span><span style='color:#aaa186;'>-&gt;</span><span style='color:#7a8f6c;'>flags</span>&nbsp;<span style='color:#aaa186;'>=</span>&nbsp;<span style='color:#6892a9;'>data</span><span style='color:#aaa186;'>[</span><span style='color:#788970;'>1</span><span style='color:#aaa186;'>]</span><span style='color:#9e9e9e;'>;</span><tr/>
<tr><td id='L2383' class='num line'>2383</td><td class='code'>&nbsp;&nbsp;&nbsp;&nbsp;<span style='color:#3a6e31;'>/*&nbsp;Theoretically&nbsp;delayed_pc&nbsp;should&nbsp;also&nbsp;be&nbsp;restored.&nbsp;In&nbsp;practice&nbsp;the</span><tr/>
<tr><td id='L2384' class='num line'>2384</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;branch&nbsp;instruction&nbsp;is&nbsp;re-executed&nbsp;after&nbsp;exception,&nbsp;so&nbsp;the&nbsp;delayed</span><tr/>
<tr><td id='L2385' class='num line'>2385</td><td class='code'><span style='color:#3a6e31;'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;branch&nbsp;target&nbsp;will&nbsp;be&nbsp;recomputed.&nbsp;*/</span><tr/>
<tr><td id='L2386' class='num line'>2386</td><td class='code'><span style='color:#9e9e9e;'>}</span>
  </table>
  
  <footer class="footer width-full container-xl p-responsive">
    <nav>
      <p></p>
      <ul class="list-style-none d-flex flex-wrap mb-2">
        <li class="mr-3"><a title="Merly" href="https://merly.ai">© 2022 Merly, Inc.</a></li>
        <!--
        <li class="mr-3"><a>Terms</a></li>
        <li class="mr-3"><a>Privacy</a></li>
        <li class="mr-3"><a>Security</a></li>
        -->
        <li class="mr-3"><a href="https://merly.ai/_files/ugd/c392f8_90d33fd2e7644dcd9aa97ac2b7736c75.pdf">User Manual</a></li>
        <li class="mr-3"><a href="mailto:sales@merly.ai">Contact Merly</a></li>
        <li class="mr-3"><a href="https://merly.ai/mentor-pricing">Pricing</a></li>
        <li class="mr-3"><a href="https://merly.ai/timeline">About</a></li>
      </ul>
    </nav>
  </footer>

</body>
</html>
