#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Oct 13 13:52:12 2022
# Process ID: 26640
# Current directory: C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/synth_1
# Command line: vivado.exe -log ButtonTest_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ButtonTest_wrapper.tcl
# Log file: C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/synth_1/ButtonTest_wrapper.vds
# Journal file: C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/synth_1\vivado.jou
# Running On: DESKTOP-8DKIKNE, OS: Windows, CPU Frequency: 3493 MHz, CPU Physical cores: 32, Host memory: 34299 MB
#-----------------------------------------------------------
source ButtonTest_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top ButtonTest_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21304
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2121.395 ; gain = 318.387
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ButtonTest_wrapper' [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/hdl/ButtonTest_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/hdl/ButtonTest_wrapper.v:24]
INFO: [Synth 8-6157] synthesizing module 'ButtonTest' [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/synth/ButtonTest.v:12]
INFO: [Synth 8-6157] synthesizing module 'ButtonTest_axi_gpio_0_0' [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/synth_1/.Xil/Vivado-26640-DESKTOP-8DKIKNE/realtime/ButtonTest_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ButtonTest_axi_gpio_0_0' (0#1) [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/synth_1/.Xil/Vivado-26640-DESKTOP-8DKIKNE/realtime/ButtonTest_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ButtonTest_clk_wiz_0_0' [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/synth_1/.Xil/Vivado-26640-DESKTOP-8DKIKNE/realtime/ButtonTest_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ButtonTest_clk_wiz_0_0' (0#1) [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/synth_1/.Xil/Vivado-26640-DESKTOP-8DKIKNE/realtime/ButtonTest_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'ButtonTest_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/synth/ButtonTest.v:145]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'ButtonTest_clk_wiz_0_0' has 4 connections declared, but only 3 given [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/synth/ButtonTest.v:145]
INFO: [Synth 8-6157] synthesizing module 'ButtonTest_ps8_0_axi_periph_0' [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/synth/ButtonTest.v:338]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_MA4A7P' [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/synth/ButtonTest.v:982]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_MA4A7P' (0#1) [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/synth/ButtonTest.v:982]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_DVRF5G' [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/synth/ButtonTest.v:1114]
INFO: [Synth 8-6157] synthesizing module 'ButtonTest_auto_ds_0' [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/synth_1/.Xil/Vivado-26640-DESKTOP-8DKIKNE/realtime/ButtonTest_auto_ds_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ButtonTest_auto_ds_0' (0#1) [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/synth_1/.Xil/Vivado-26640-DESKTOP-8DKIKNE/realtime/ButtonTest_auto_ds_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ButtonTest_auto_pc_0' [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/synth_1/.Xil/Vivado-26640-DESKTOP-8DKIKNE/realtime/ButtonTest_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ButtonTest_auto_pc_0' (0#1) [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/synth_1/.Xil/Vivado-26640-DESKTOP-8DKIKNE/realtime/ButtonTest_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_DVRF5G' (0#1) [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/synth/ButtonTest.v:1114]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_O9D4XE' [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/synth/ButtonTest.v:1524]
INFO: [Synth 8-6157] synthesizing module 'ButtonTest_auto_ds_1' [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/synth_1/.Xil/Vivado-26640-DESKTOP-8DKIKNE/realtime/ButtonTest_auto_ds_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ButtonTest_auto_ds_1' (0#1) [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/synth_1/.Xil/Vivado-26640-DESKTOP-8DKIKNE/realtime/ButtonTest_auto_ds_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ButtonTest_auto_pc_1' [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/synth_1/.Xil/Vivado-26640-DESKTOP-8DKIKNE/realtime/ButtonTest_auto_pc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ButtonTest_auto_pc_1' (0#1) [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/synth_1/.Xil/Vivado-26640-DESKTOP-8DKIKNE/realtime/ButtonTest_auto_pc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_O9D4XE' (0#1) [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/synth/ButtonTest.v:1524]
INFO: [Synth 8-6157] synthesizing module 'ButtonTest_xbar_0' [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/synth_1/.Xil/Vivado-26640-DESKTOP-8DKIKNE/realtime/ButtonTest_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ButtonTest_xbar_0' (0#1) [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/synth_1/.Xil/Vivado-26640-DESKTOP-8DKIKNE/realtime/ButtonTest_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ButtonTest_xbar_0' is unconnected for instance 'xbar' [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/synth/ButtonTest.v:941]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ButtonTest_xbar_0' is unconnected for instance 'xbar' [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/synth/ButtonTest.v:941]
WARNING: [Synth 8-7023] instance 'xbar' of module 'ButtonTest_xbar_0' has 40 connections declared, but only 38 given [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/synth/ButtonTest.v:941]
INFO: [Synth 8-6155] done synthesizing module 'ButtonTest_ps8_0_axi_periph_0' (0#1) [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/synth/ButtonTest.v:338]
INFO: [Synth 8-6157] synthesizing module 'ButtonTest_rst_ps8_0_99M_0' [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/synth_1/.Xil/Vivado-26640-DESKTOP-8DKIKNE/realtime/ButtonTest_rst_ps8_0_99M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ButtonTest_rst_ps8_0_99M_0' (0#1) [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/synth_1/.Xil/Vivado-26640-DESKTOP-8DKIKNE/realtime/ButtonTest_rst_ps8_0_99M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ButtonTest_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/synth/ButtonTest.v:249]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ButtonTest_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/synth/ButtonTest.v:249]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ButtonTest_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/synth/ButtonTest.v:249]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ButtonTest_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/synth/ButtonTest.v:249]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'ButtonTest_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/synth/ButtonTest.v:249]
INFO: [Synth 8-6157] synthesizing module 'ButtonTest_zynq_ultra_ps_e_0_1' [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/synth_1/.Xil/Vivado-26640-DESKTOP-8DKIKNE/realtime/ButtonTest_zynq_ultra_ps_e_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ButtonTest_zynq_ultra_ps_e_0_1' (0#1) [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/synth_1/.Xil/Vivado-26640-DESKTOP-8DKIKNE/realtime/ButtonTest_zynq_ultra_ps_e_0_1_stub.v:5]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'ButtonTest_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/synth/ButtonTest.v:256]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'ButtonTest_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/synth/ButtonTest.v:256]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'ButtonTest_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/synth/ButtonTest.v:256]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'ButtonTest_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/synth/ButtonTest.v:256]
WARNING: [Synth 8-7071] port 'pl_clk0' of module 'ButtonTest_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/synth/ButtonTest.v:256]
WARNING: [Synth 8-7071] port 'pl_clk1' of module 'ButtonTest_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/synth/ButtonTest.v:256]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'ButtonTest_zynq_ultra_ps_e_0_1' has 85 connections declared, but only 79 given [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/synth/ButtonTest.v:256]
INFO: [Synth 8-6155] done synthesizing module 'ButtonTest' (0#1) [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/synth/ButtonTest.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ButtonTest_wrapper' (0#1) [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/hdl/ButtonTest_wrapper.v:12]
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_O9D4XE is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_O9D4XE is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_DVRF5G is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_DVRF5G is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_MA4A7P is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_MA4A7P is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_MA4A7P is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_MA4A7P is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module ButtonTest_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module ButtonTest_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module ButtonTest_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module ButtonTest_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module ButtonTest_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module ButtonTest_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2211.102 ; gain = 408.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.027 ; gain = 426.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.027 ; gain = 426.020
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2229.027 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/ip/ButtonTest_zynq_ultra_ps_e_0_1/ButtonTest_zynq_ultra_ps_e_0_1/ButtonTest_zynq_ultra_ps_e_0_1_in_context.xdc] for cell 'ButtonTest_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/ip/ButtonTest_zynq_ultra_ps_e_0_1/ButtonTest_zynq_ultra_ps_e_0_1/ButtonTest_zynq_ultra_ps_e_0_1_in_context.xdc] for cell 'ButtonTest_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/ip/ButtonTest_clk_wiz_0_0/ButtonTest_clk_wiz_0_0/ButtonTest_clk_wiz_0_0_in_context.xdc] for cell 'ButtonTest_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/ip/ButtonTest_clk_wiz_0_0/ButtonTest_clk_wiz_0_0/ButtonTest_clk_wiz_0_0_in_context.xdc] for cell 'ButtonTest_i/clk_wiz_0'
Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/ip/ButtonTest_axi_gpio_0_0/ButtonTest_axi_gpio_0_0/ButtonTest_axi_gpio_0_0_in_context.xdc] for cell 'ButtonTest_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/ip/ButtonTest_axi_gpio_0_0/ButtonTest_axi_gpio_0_0/ButtonTest_axi_gpio_0_0_in_context.xdc] for cell 'ButtonTest_i/axi_gpio_0'
Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/ip/ButtonTest_xbar_0/ButtonTest_xbar_0/ButtonTest_xbar_0_in_context.xdc] for cell 'ButtonTest_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/ip/ButtonTest_xbar_0/ButtonTest_xbar_0/ButtonTest_xbar_0_in_context.xdc] for cell 'ButtonTest_i/ps8_0_axi_periph/xbar'
Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/ip/ButtonTest_auto_ds_0/ButtonTest_auto_ds_0/ButtonTest_auto_ds_0_in_context.xdc] for cell 'ButtonTest_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/ip/ButtonTest_auto_ds_0/ButtonTest_auto_ds_0/ButtonTest_auto_ds_0_in_context.xdc] for cell 'ButtonTest_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/ip/ButtonTest_auto_pc_0/ButtonTest_auto_pc_0/ButtonTest_auto_pc_0_in_context.xdc] for cell 'ButtonTest_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/ip/ButtonTest_auto_pc_0/ButtonTest_auto_pc_0/ButtonTest_auto_pc_0_in_context.xdc] for cell 'ButtonTest_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/ip/ButtonTest_auto_ds_1/ButtonTest_auto_ds_1/ButtonTest_auto_ds_1_in_context.xdc] for cell 'ButtonTest_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/ip/ButtonTest_auto_ds_1/ButtonTest_auto_ds_1/ButtonTest_auto_ds_1_in_context.xdc] for cell 'ButtonTest_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/ip/ButtonTest_auto_pc_1/ButtonTest_auto_pc_1/ButtonTest_auto_pc_1_in_context.xdc] for cell 'ButtonTest_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/ip/ButtonTest_auto_pc_1/ButtonTest_auto_pc_1/ButtonTest_auto_pc_1_in_context.xdc] for cell 'ButtonTest_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/ip/ButtonTest_rst_ps8_0_99M_0/ButtonTest_rst_ps8_0_99M_0/ButtonTest_rst_ps8_0_99M_0_in_context.xdc] for cell 'ButtonTest_i/rst_ps8_0_99M'
Finished Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/ip/ButtonTest_rst_ps8_0_99M_0/ButtonTest_rst_ps8_0_99M_0/ButtonTest_rst_ps8_0_99M_0_in_context.xdc] for cell 'ButtonTest_i/rst_ps8_0_99M'
Parsing XDC File [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.srcs/constrs_1/new/kria_k260.xdc]
Finished Parsing XDC File [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.srcs/constrs_1/new/kria_k260.xdc]
Parsing XDC File [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2265.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2265.551 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2265.551 ; gain = 462.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2265.551 ; gain = 462.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/ip/ButtonTest_clk_wiz_0_0/ButtonTest_clk_wiz_0_0/ButtonTest_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/BlockDesigns/ButtonTest/ButtonTest/ip/ButtonTest_clk_wiz_0_0/ButtonTest_clk_wiz_0_0/ButtonTest_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for ButtonTest_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ButtonTest_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ButtonTest_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ButtonTest_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ButtonTest_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ButtonTest_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ButtonTest_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ButtonTest_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ButtonTest_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ButtonTest_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ButtonTest_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2265.551 ; gain = 462.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2265.551 ; gain = 462.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module ButtonTest_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module ButtonTest_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module ButtonTest_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module ButtonTest_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module ButtonTest_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module ButtonTest_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2265.551 ; gain = 462.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2782.180 ; gain = 979.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2782.309 ; gain = 979.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2802.379 ; gain = 999.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2809.121 ; gain = 1006.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2809.121 ; gain = 1006.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2809.121 ; gain = 1006.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2809.121 ; gain = 1006.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2809.121 ; gain = 1006.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2809.121 ; gain = 1006.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |ButtonTest_xbar_0              |         1|
|2     |ButtonTest_auto_ds_0           |         1|
|3     |ButtonTest_auto_pc_0           |         1|
|4     |ButtonTest_auto_ds_1           |         1|
|5     |ButtonTest_auto_pc_1           |         1|
|6     |ButtonTest_axi_gpio_0_0        |         1|
|7     |ButtonTest_clk_wiz_0_0         |         1|
|8     |ButtonTest_rst_ps8_0_99M_0     |         1|
|9     |ButtonTest_zynq_ultra_ps_e_0_1 |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |ButtonTest_auto_ds           |     2|
|3     |ButtonTest_auto_pc           |     2|
|5     |ButtonTest_axi_gpio_0        |     1|
|6     |ButtonTest_clk_wiz_0         |     1|
|7     |ButtonTest_rst_ps8_0_99M     |     1|
|8     |ButtonTest_xbar              |     1|
|9     |ButtonTest_zynq_ultra_ps_e_0 |     1|
|10    |IBUF                         |     5|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2809.121 ; gain = 1006.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 2809.121 ; gain = 969.590
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2809.121 ; gain = 1006.113
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2821.164 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2849.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances

Synth Design complete, checksum: 6e605945
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 2849.949 ; gain = 1212.500
INFO: [Common 17-1381] The checkpoint 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/Milestone3/Milestone3.runs/synth_1/ButtonTest_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ButtonTest_wrapper_utilization_synth.rpt -pb ButtonTest_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 13 13:53:11 2022...
