module top_module(
    input a,
    input b,
    output out
);
  and gate1(out, a, b);
endmodule
