define internal fastcc i32 @hard_reg_set_here_p(i32 %beg_regno, i32 %end_regno, %struct.rtx_def* nocapture %x) #5 {
entry:
  tail call void @llvm.dbg.value(metadata !{i32 %beg_regno}, i64 0, metadata !1797), !dbg !2919
  tail call void @llvm.dbg.value(metadata !{i32 %end_regno}, i64 0, metadata !1798), !dbg !2919
  tail call void @llvm.dbg.value(metadata !{%struct.rtx_def* %x}, i64 0, metadata !1799), !dbg !2920
  %0 = bitcast %struct.rtx_def* %x to i32*, !dbg !2921
  %bf.load = load i32* %0, align 8, !dbg !2921
  %bf.clear = and i32 %bf.load, 65535, !dbg !2921
  switch i32 %bf.clear, label %if.end98 [
    i32 47, label %while.cond
    i32 49, label %while.cond
    i32 39, label %if.then83
  ], !dbg !2921

while.cond:                                       ; preds = %entry, %entry, %while.cond
  %x.pn = phi %struct.rtx_def* [ %op0.0, %while.cond ], [ %x, %entry ], [ %x, %entry ]
  %op0.0.in.in = getelementptr inbounds %struct.rtx_def* %x.pn, i64 0, i32 1, i64 0, !dbg !2922
  %op0.0.in = bitcast %union.rtunion_def* %op0.0.in.in to %struct.rtx_def**, !dbg !2922
  %op0.0 = load %struct.rtx_def** %op0.0.in, align 8, !dbg !2922
  %1 = bitcast %struct.rtx_def* %op0.0 to i32*, !dbg !2923
  %bf.load4 = load i32* %1, align 8, !dbg !2923
  %bf.clear5 = and i32 %bf.load4, 65535, !dbg !2923
  switch i32 %bf.clear5, label %if.end98 [
    i32 63, label %while.cond
    i32 61, label %if.then13
  ], !dbg !2923

if.then13:                                        ; preds = %while.cond
  %arrayidx15 = getelementptr inbounds %struct.rtx_def* %op0.0, i64 0, i32 1, i64 0, !dbg !2924
  %rtuint = bitcast %union.rtunion_def* %arrayidx15 to i32*, !dbg !2924
  %2 = load i32* %rtuint, align 4, !dbg !2924, !tbaa !1966
  tail call void @llvm.dbg.value(metadata !{i32 %2}, i64 0, metadata !1802), !dbg !2924
  %cmp16 = icmp ult i32 %2, %end_regno, !dbg !2925
  br i1 %cmp16, label %land.lhs.true, label %if.end98, !dbg !2925

land.lhs.true:                                    ; preds = %if.then13
  %.off = add i32 %2, -8, !dbg !2925
  %3 = icmp ult i32 %.off, 8, !dbg !2925
  %.off127 = add i32 %2, -21, !dbg !2925
  %4 = icmp ult i32 %.off127, 8, !dbg !2925
  %or.cond = or i1 %3, %4, !dbg !2925
  %.off128 = add i32 %2, -45, !dbg !2925
  %5 = icmp ult i32 %.off128, 8, !dbg !2925
  %or.cond134 = or i1 %or.cond, %5, !dbg !2925
  %.off129 = add i32 %2, -29, !dbg !2925
  %6 = icmp ult i32 %.off129, 8, !dbg !2925
  %or.cond136 = or i1 %or.cond134, %6, !dbg !2925
  %bf.lshr = lshr i32 %bf.load4, 16, !dbg !2925
  %bf.clear33 = and i32 %bf.lshr, 255, !dbg !2925
  br i1 %or.cond136, label %cond.true, label %cond.false, !dbg !2925

cond.true:                                        ; preds = %land.lhs.true
  %idxprom131 = zext i32 %bf.clear33 to i64, !dbg !2925
  %arrayidx34 = getelementptr inbounds [59 x i32]* @mode_class, i64 0, i64 %idxprom131, !dbg !2925
  %7 = load i32* %arrayidx34, align 4, !dbg !2925, !tbaa !1967
  %cmp35 = icmp eq i32 %7, 5, !dbg !2925
  br i1 %cmp35, label %cond.end72, label %lor.rhs, !dbg !2925

lor.rhs:                                          ; preds = %cond.true
  %cmp41 = icmp eq i32 %7, 6, !dbg !2925
  %phitmp = select i1 %cmp41, i32 2, i32 1, !dbg !2925
  br label %cond.end72, !dbg !2925

cond.false:                                       ; preds = %land.lhs.true
  switch i32 %bf.clear33, label %cond.false57 [
    i32 18, label %cond.true46
    i32 24, label %cond.true53
  ], !dbg !2925

cond.true46:                                      ; preds = %cond.false
  %8 = load i32* @target_flags, align 4, !dbg !2925, !tbaa !1966
  %and = lshr i32 %8, 25, !dbg !2925
  %9 = and i32 %and, 1, !dbg !2925
  %10 = xor i32 %9, 3, !dbg !2925
  br label %cond.end72, !dbg !2925

cond.true53:                                      ; preds = %cond.false
  %11 = load i32* @target_flags, align 4, !dbg !2925, !tbaa !1966
  %and54 = lshr i32 %11, 24, !dbg !2925
  %12 = and i32 %and54, 2, !dbg !2925
  %13 = xor i32 %12, 6, !dbg !2925
  br label %cond.end72, !dbg !2925

cond.false57:                                     ; preds = %cond.false
  %idxprom61130 = zext i32 %bf.clear33 to i64, !dbg !2925
  %arrayidx62 = getelementptr inbounds [59 x i8]* @mode_size, i64 0, i64 %idxprom61130, !dbg !2925
  %14 = load i8* %arrayidx62, align 1, !dbg !2925, !tbaa !1964
  %conv = zext i8 %14 to i32, !dbg !2925
  %15 = load i32* @target_flags, align 4, !dbg !2925, !tbaa !1966
  %and63 = lshr i32 %15, 23, !dbg !2925
  %16 = and i32 %and63, 4, !dbg !2925
  %17 = add i32 %16, 4, !dbg !2925
  %add = add i32 %conv, -1, !dbg !2925
  %sub = add i32 %add, %17, !dbg !2925
  %div = sdiv i32 %sub, %17, !dbg !2925
  br label %cond.end72, !dbg !2925

cond.end72:                                       ; preds = %cond.true, %lor.rhs, %cond.true46, %cond.false57, %cond.true53
  %cond73 = phi i32 [ %10, %cond.true46 ], [ %13, %cond.true53 ], [ %div, %cond.false57 ], [ 2, %cond.true ], [ %phitmp, %lor.rhs ], !dbg !2925
  %add74 = add i32 %cond73, %2, !dbg !2925
  %cmp75 = icmp ugt i32 %add74, %beg_regno, !dbg !2925
  br i1 %cmp75, label %return, label %if.end98, !dbg !2925

if.then83:                                        ; preds = %entry
  %arrayidx85 = getelementptr inbounds %struct.rtx_def* %x, i64 0, i32 1, i64 0, !dbg !2926
  %rtvec = bitcast %union.rtunion_def* %arrayidx85 to %struct.rtvec_def**, !dbg !2926
  %18 = load %struct.rtvec_def** %rtvec, align 8, !dbg !2926, !tbaa !1970
  %num_elem = getelementptr inbounds %struct.rtvec_def* %18, i64 0, i32 0, !dbg !2926
  %19 = load i32* %num_elem, align 4, !dbg !2926, !tbaa !1966
  %20 = sext i32 %19 to i64
  br label %for.cond, !dbg !2927

for.cond:                                         ; preds = %for.body, %if.then83
  %indvars.iv = phi i64 [ %indvars.iv.next, %for.body ], [ %20, %if.then83 ]
  %indvars.iv.next = add i64 %indvars.iv, -1, !dbg !2929
  %21 = trunc i64 %indvars.iv to i32, !dbg !2927
  %cmp87 = icmp sgt i32 %21, 0, !dbg !2927
  br i1 %cmp87, label %for.body, label %if.end98, !dbg !2927

for.body:                                         ; preds = %for.cond
  %arrayidx93 = getelementptr inbounds %struct.rtvec_def* %18, i64 0, i32 1, i64 %indvars.iv.next, !dbg !2929
  %22 = load %struct.rtx_def** %arrayidx93, align 8, !dbg !2929, !tbaa !1970
  %call = tail call fastcc i32 @hard_reg_set_here_p(i32 %beg_regno, i32 %end_regno, %struct.rtx_def* %22) #8, !dbg !2929
  %tobool94 = icmp eq i32 %call, 0, !dbg !2929
  br i1 %tobool94, label %for.cond, label %return, !dbg !2929

if.end98:                                         ; preds = %for.cond, %while.cond, %entry, %cond.end72, %if.then13
  br label %return, !dbg !2930

return:                                           ; preds = %for.body, %cond.end72, %if.end98
  %retval.0 = phi i32 [ 0, %if.end98 ], [ 1, %cond.end72 ], [ 1, %for.body ]
  ret i32 %retval.0, !dbg !2930
}
