Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : MyDesign
Version: T-2022.03-SP4
Date   : Fri Oct  4 17:02:43 2024
****************************************

Operating Conditions: fast   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm
Wire Load Model Mode: top

  Startpoint: read_iter_done_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  read_iter_done_reg/CK (DFF_X1)         0.0000     0.0000 r
  read_iter_done_reg/Q (DFF_X1)          0.0511     0.0511 r
  U13391/ZN (OAI21_X1)                   0.0238     0.0749 f
  state_reg[3]/D (DFFR_X1)               0.0000     0.0749 f
  data arrival time                                 0.0749

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  state_reg[3]/CK (DFFR_X1)              0.0000     0.0500 r
  library hold time                      0.0021     0.0521
  data required time                                0.0521
  -----------------------------------------------------------
  data required time                                0.0521
  data arrival time                                -0.0749
  -----------------------------------------------------------
  slack (MET)                                       0.0228


1
