
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx2/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx2/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls1' (Linux_x86_64 version 5.15.0-141-generic) on Sat Aug 30 21:49:49 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj'.
INFO: [HLS 200-10] Adding design file 'firmware/myhls.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'myhls_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
***** C/RTL SYNTHESIS *****
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/myhls.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myhls.cpp:42:80
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myhls.cpp:42:84
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myhls.cpp:54:80
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myhls.cpp:54:84
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myhls.cpp:67:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myhls.cpp:67:81
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myhls.cpp:75:78
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myhls.cpp:75:83
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file firmware/myhls.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1629.574 ; gain = 1227.754 ; free physical = 703261 ; free virtual = 807326
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1629.574 ; gain = 1227.754 ; free physical = 703261 ; free virtual = 807326
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'void nnet::relu<nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, relu_config7>(hls::stream<FORWARD_REFERENCE, 0>&, hls::stream<FORWARD_REFERENCE, 0>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:40) in function 'void nnet::dense<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config10>(hls::stream<FORWARD_REFERENCE, 0>&, hls::stream<FORWARD_REFERENCE, 0>&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293) in function 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config5>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], hls::stream<FORWARD_REFERENCE, 0>&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config16>(hls::stream<FORWARD_REFERENCE, 0>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_padding_stream.h:22) in function 'void nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config16>(hls::stream<FORWARD_REFERENCE, 0>&, hls::stream<FORWARD_REFERENCE, 0>&)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config16>' (firmware/nnet_utils/nnet_padding_stream.h:13).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config16>' (firmware/nnet_utils/nnet_padding_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config16>' (firmware/nnet_utils/nnet_padding_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config16>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config16>' (firmware/nnet_utils/nnet_padding_stream.h:78).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config16>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config16>' (firmware/nnet_utils/nnet_padding_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config16>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config16>' (firmware/nnet_utils/nnet_padding_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config16>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config16>' (firmware/nnet_utils/nnet_padding_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config16>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config16>' (firmware/nnet_utils/nnet_padding_stream.h:66).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:232).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>::dense' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:288).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:295).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:108).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config17>' (firmware/nnet_utils/nnet_padding_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config17>' (firmware/nnet_utils/nnet_padding_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>::operator[].1' into 'nnet::fill_zero<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config17>' (firmware/nnet_utils/nnet_padding_stream.h:13).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config17>' into 'nnet::zeropad2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config17>' (firmware/nnet_utils/nnet_padding_stream.h:78).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config17>' into 'nnet::zeropad2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config17>' (firmware/nnet_utils/nnet_padding_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config17>' into 'nnet::zeropad2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config17>' (firmware/nnet_utils/nnet_padding_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config17>' into 'nnet::zeropad2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config17>' (firmware/nnet_utils/nnet_padding_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_data<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config17>' into 'nnet::zeropad2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config17>' (firmware/nnet_utils/nnet_padding_stream.h:66).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:232).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>::dense' into 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:288).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:295).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config5>' into 'nnet::conv_2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:108).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>::operator[]' into 'nnet::dense<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config10>' (firmware/nnet_utils/nnet_dense_stream.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:232).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, config8>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_add<ap_ufixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:24->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>::dense' into 'nnet::dense_wrapper<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_stream.h:20).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_wrapper<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense_stream.h:20).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_wrapper<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense_stream.h:20).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config12>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config12>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[]' into 'nnet::dense<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config10>' (firmware/nnet_utils/nnet_dense_stream.h:58).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>::operator[]' into 'nnet::dense<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config12>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config12>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>::dense' into 'nnet::dense_wrapper<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:20).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::dense_wrapper<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense_stream.h:20).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::dense_wrapper<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense_stream.h:20).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::dense<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:58).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:244).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 1629.574 ; gain = 1227.754 ; free physical = 689443 ; free virtual = 793518
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::dense_latency<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:44) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_max<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_max<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_max<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_max<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_max<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 1629.574 ; gain = 1227.754 ; free physical = 681117 ; free virtual = 785195
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:237) into a 80-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 320-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 16-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 48-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 16-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:53) into a 140-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:53) into a 820-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:277) into a 41-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:277) into a 120-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<nnet::array<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:193:47).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config12>' (firmware/nnet_utils/nnet_activation_stream.h:41:31).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, relu_config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:13:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:189:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:54:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:189:63).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config17>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config17>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (firmware/nnet_utils/nnet_padding_stream.h:22) in function 'nnet::zeropad2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config17>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config17>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config17>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201) in function 'nnet::softmax_stable<nnet::array<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config15>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation_stream.h:213) in function 'nnet::softmax_stable<nnet::array<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config15>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation_stream.h:222) in function 'nnet::softmax_stable<nnet::array<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config15>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241) in function 'nnet::softmax_stable<nnet::array<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config15>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config12>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, relu_config4>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:40) in function 'nnet::dense<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config13>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:56) in function 'nnet::dense<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:56) in function 'nnet::dense<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config10>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 196.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 196.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 243.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 243.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config5>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config5>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 81.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 81.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 9.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.4' (firmware/nnet_utils/nnet_padding_stream.h:21) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.3' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.5' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.6' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_xi_xmax.V' (firmware/nnet_utils/nnet_activation_stream.h:212) automatically.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myhls.cpp:44) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer17_out.V.data.V' (firmware/myhls.cpp:48) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'x_in.V.data.V' (firmware/myhls.cpp:8) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer16_out.V.data.V' (firmware/myhls.cpp:36) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myhls.cpp:73) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer15_out.V.data.V' (firmware/myhls.cpp:9) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myhls.cpp:65) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer12_out.V.data.V' (firmware/myhls.cpp:69) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myhls.cpp:52) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myhls.cpp:56) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myhls.cpp:40) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myhls.cpp:60) .
INFO: [XFORM 203-101] Partitioning array 'data_array.V' (firmware/nnet_utils/nnet_activation_stream.h:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:219) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:27) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:42:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:274) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:274) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myhls.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer17_out.V.data.V' (firmware/myhls.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_in.V.data.V' (firmware/myhls.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer16_out.V.data.V' (firmware/myhls.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer13_out.V.data.V' (firmware/myhls.cpp:73) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer15_out.V.data.V' (firmware/myhls.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myhls.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer12_out.V.data.V' (firmware/myhls.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myhls.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myhls.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myhls.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myhls.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::dense_latency<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:44) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_max<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_max<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_max<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_max<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:44) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_max<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'weights.V' to 'w5.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases.V' to 'b5.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'weights.V' to 'w2.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[0].V' to 'b2.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[1].V' to 'b2.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[2].V' to 'b2.V.2'.
INFO: [XFORM 203-712] Applying dataflow to function 'myhls', detected/extracted 11 process function(s): 
	 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config16>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, relu_config4>'
	 'nnet::zeropad2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config17>'
	 'nnet::conv_2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config5>'
	 'nnet::relu<nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, relu_config7>'
	 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>'
	 'nnet::dense<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config10>'
	 'nnet::relu<nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config12>'
	 'nnet::dense<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config13>'
	 'nnet::softmax<nnet::array<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config15>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:248:1) in function 'nnet::softmax_stable<nnet::array<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config15>'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config12>'... converting 61 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, relu_config7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, relu_config4>'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:46:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:44:16) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_pooling_stream.h:51:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...3842 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:17:13)...97 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:27)...242 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:13)...235 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:54:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:54:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:53 ; elapsed = 00:05:19 . Memory (MB): peak = 15450.434 ; gain = 15048.613 ; free physical = 696328 ; free virtual = 800416
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:84:66) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:84:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config17>' to 'zeropad2d_cl<array,array<ap_ufixed<16,6,4,0,0>,3u>,config17>' (firmware/nnet_utils/nnet_padding_stream.h:15:50)
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config16>' to 'zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>' (firmware/nnet_utils/nnet_padding_stream.h:15:50)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable<nnet::array<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config15>' to 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,5u>,softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:44:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config15>' to 'softmax<array,array<ap_fixed<16,6,5,3,0>,5u>,softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:362:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config5>' to 'shift_line_buffer<array<ap_ufixed<16, 6, 4, 0, 0>, 3u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:221:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:221:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config12>' to 'relu<array<ap_fixed,20u>,array<ap_ufixed<16,6,4,0,0>,20u>,relu_config12>' (firmware/nnet_utils/nnet_activation_stream.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, relu_config7>' to 'relu<array<ap_fixed,1u>,array<ap_ufixed<16,6,4,0,0>,1u>,relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, relu_config4>' to 'relu<array<ap_fixed,3u>,array<ap_ufixed<16,6,4,0,0>,3u>,relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config8>' to 'pooling2d_cl<array,array<ap_ufixed<16,6,4,0,0>,1u>,config8>' (firmware/nnet_utils/nnet_pooling_stream.h:51:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' to 'dense_wrapper<ap_ufixed<16, 6, 4, 0, 0>, ap_fixed<41, 22, 5, 3, 0>, config10>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' to 'dense_wrapper<ap_ufixed<16, 6, 4, 0, 0>, ap_fixed<28, 10, 5, 3, 0>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0' to 'dense_latency<ap_ufixed,ap_fixed<41,22,5,3,0>,config5_mult>.0.0' (firmware/nnet_utils/nnet_mult.h:26:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed<40,21,5,3,0>,config2_mult>.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config13>' to 'dense<array<ap_ufixed,20u>,array<ap_fixed<28,10,5,3,0>,5u>,config13>' (firmware/nnet_utils/nnet_dense_stream.h:34:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config10>' to 'dense<array<ap_ufixed,1u>,array<ap_fixed<41,22,5,3,0>,20u>,config10>' (firmware/nnet_utils/nnet_dense_stream.h:34:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config5>' to 'conv_2d_cl<array<ap_ufixed,3u>,array<ap_fixed<41,22,5,3,0>,1u>,config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:84:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' to 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<40,21,5,3,0>,3u>,config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:84:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<16, 6, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_fixed<41, 22, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config5>' to 'compute_output_buffer_2d<array,array<ap_fixed<41,22,5,3,0>,1u>,config5>' (firmware/nnet_utils/nnet_conv_stream.h:54:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<40, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' to 'compute_output_buffer_2d<array,array<ap_fixed<40,21,5,3,0>,3u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:54:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:18 ; elapsed = 00:06:46 . Memory (MB): peak = 15450.434 ; gain = 15048.613 ; free physical = 695873 ; free virtual = 799965
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myhls' ...
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>' to 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<40,21,5,3,0>,config2_mult>.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<40,21,5,3,0>,3u>,config2>' to 'compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<40,21,5,3,0>,3u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,3u>,array<ap_ufixed<16,6,4,0,0>,3u>,relu_config4>' to 'relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_ufixed<16,6,4,0,0>,3u>,config17>' to 'zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config17_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<16, 6, 4, 0, 0>, 3u>, config5>' to 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed,ap_fixed<41,22,5,3,0>,config5_mult>.0.0' to 'dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<41,22,5,3,0>,1u>,config5>' to 'compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_ufixed,3u>,array<ap_fixed<41,22,5,3,0>,1u>,config5>' to 'conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,1u>,array<ap_ufixed<16,6,4,0,0>,1u>,relu_config7>' to 'relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_ufixed<16,6,4,0,0>,1u>,config8>' to 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_ufixed<16, 6, 4, 0, 0>, ap_fixed<41, 22, 5, 3, 0>, config10>' to 'dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_ufixed,1u>,array<ap_fixed<41,22,5,3,0>,20u>,config10>' to 'dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,20u>,array<ap_ufixed<16,6,4,0,0>,20u>,relu_config12>' to 'relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_ufixed<16, 6, 4, 0, 0>, ap_fixed<28, 10, 5, 3, 0>, config13>' to 'dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_ufixed,20u>,array<ap_fixed<28,10,5,3,0>,5u>,config13>' to 'dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,5u>,softmax_config15>' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed<16,6,5,3,0>,5u>,softmax_config15>' to 'softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 407.4 seconds; current allocated memory: 688.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 688.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 688.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 689.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<40,21,5,3,0>,config2_mult>.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.71 seconds; current allocated memory: 693.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.39 seconds; current allocated memory: 700.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<40,21,5,3,0>,3u>,config2>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.68 seconds; current allocated memory: 702.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 703.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 704.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 705.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 706.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 706.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 706.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 707.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<16, 6, 4, 0, 0>, 3u>, config5>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 708.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 710.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed,ap_fixed<41,22,5,3,0>,config5_mult>.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.37 seconds; current allocated memory: 715.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.04 seconds; current allocated memory: 723.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<41,22,5,3,0>,1u>,config5>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.47 seconds; current allocated memory: 725.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.66 seconds; current allocated memory: 729.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.16 seconds; current allocated memory: 730.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 731.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 732.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 732.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 733.167 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 733.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_ufixed<16, 6, 4, 0, 0>, ap_fixed<41, 22, 5, 3, 0>, config10>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.28 seconds; current allocated memory: 792.985 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 113.58 seconds; current allocated memory: 941.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.78 seconds; current allocated memory: 953.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.47 seconds; current allocated memory: 961.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<array<ap_fixed,20u>,array<ap_ufixed<16,6,4,0,0>,20u>,relu_config12>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.33 seconds; current allocated memory: 971.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 973.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_ufixed<16, 6, 4, 0, 0>, ap_fixed<28, 10, 5, 3, 0>, config13>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.78 seconds; current allocated memory: 976.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 979.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 979.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 980.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,5u>,softmax_config15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 980.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 981.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 981.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 981.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myhls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 982.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 48.74 seconds; current allocated memory: 1014.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config16_s'.
INFO: [HLS 200-111]  Elapsed time: 19.75 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_0_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_1325_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_2326_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_3_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_4_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_5_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_6_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_7_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_ibs' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0' is 6608 from HDL expression: (1'b0 == ap_block_pp0_stage0)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1327' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2328' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 7.93 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 2.03 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config17_s'.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_V_1_0_0' to 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_VjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_V_1_1_0' to 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_VkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_V_1_2_0' to 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_VlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_V_1_3_0' to 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_Vmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_V_1_4_0' to 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_Vncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_V_1_5_0' to 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_Vocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_V_1_6_0' to 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_VpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_V_1_7_0' to 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_VqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_V_1_0_1' to 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_VrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_V_1_1_1' to 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_Vsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_V_1_2_1' to 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_Vtde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_V_1_3_1' to 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_Vudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_V_1_4_1' to 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_Vvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_V_1_5_1' to 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_VwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_V_1_6_1' to 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_VxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_V_1_7_1' to 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_Vyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_V_1_0_2' to 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_Vzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_V_1_1_2' to 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_VAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_V_1_2_2' to 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_VBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_V_1_3_2' to 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_VCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_V_1_4_2' to 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_VDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_V_1_5_2' to 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_VEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_V_1_6_2' to 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_VFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_V_1_7_2' to 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_line_buffer_Array_VGfk' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s'.
INFO: [HLS 200-111]  Elapsed time: 6.39 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0'.
INFO: [HLS 200-111]  Elapsed time: 3.79 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_151' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_156' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_160' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_161' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_165' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_166' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_167' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_168' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_169' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_170' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_171' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_172' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_173' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_174' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_175' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_176' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_177' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_178' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_206' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_214' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s'.
INFO: [HLS 200-111]  Elapsed time: 18.41 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_s'.
INFO: [HLS 200-111]  Elapsed time: 5.52 seconds; current allocated memory: 1.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_s'.
INFO: [HLS 200-111]  Elapsed time: 3.74 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_15' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s_line_buffer_Array_V_2_0_0' to 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s_line_buffer_Array_Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s_line_buffer_Array_V_2_1_0' to 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s_line_buffer_Array_IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s_line_buffer_Array_V_2_2_0' to 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s_line_buffer_Array_JfO' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s'.
INFO: [HLS 200-111]  Elapsed time: 3.21 seconds; current allocated memory: 1.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s' is 48259 from HDL expression: (1'b0 == ap_block_pp0_stage0)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s'.
INFO: [HLS 200-111]  Elapsed time: 9.88 seconds; current allocated memory: 1.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_s'.
INFO: [HLS 200-111]  Elapsed time: 89.61 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s'.
INFO: [HLS 200-111]  Elapsed time: 18.99 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s'.
INFO: [HLS 200-111]  Elapsed time: 6.32 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_s'.
INFO: [HLS 200-111]  Elapsed time: 6.82 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_invert_table4' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_invert_tKfY' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s'.
INFO: [HLS 200-111]  Elapsed time: 5.29 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s'.
INFO: [HLS 200-111]  Elapsed time: 5.19 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myhls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myhls/x_in_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myhls/layer15_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myhls/layer15_out_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myhls/layer15_out_V_data_2_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myhls/layer15_out_V_data_3_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myhls/layer15_out_V_data_4_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myhls' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0' to 'start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5Lf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_U0' to 'start_for_relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config1Mgi' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myhls'.
INFO: [HLS 200-111]  Elapsed time: 5.43 seconds; current allocated memory: 1.741 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 228.68 MHz
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_exp_table3_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_invert_tKfY_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_0_V_U(fifo_w16_d4096_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w40_d3136_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w40_d3136_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w40_d3136_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w16_d3136_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w16_d3136_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w16_d3136_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_0_V_U(fifo_w16_d4096_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_1_V_U(fifo_w16_d4096_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_2_V_U(fifo_w16_d4096_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w41_d3136_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_0_V_U(fifo_w16_d3136_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_0_V_U(fifo_w16_d196_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0_U(start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_U0_U(start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config17_U0_U(start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config17_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5Lf8_U(start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5Lf8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_U0_U(start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_U0_U(start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0_U(start_for_dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config1Mgi_U(start_for_relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config1Mgi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0_U(start_for_dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0_U(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:13:08 ; elapsed = 00:16:23 . Memory (MB): peak = 15450.434 ; gain = 15048.613 ; free physical = 747689 ; free virtual = 850408
INFO: [VHDL 208-304] Generating VHDL RTL for myhls.
INFO: [VLOG 209-307] Generating Verilog RTL for myhls.
***** C/RTL SYNTHESIS COMPLETED IN 0h16m17s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myhls"
## variable backend
## set backend "vivado"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
# synth_design -top ${project_name} -part $part
Command: synth_design -top myhls -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 133001
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2138.770 ; gain = 0.000 ; free physical = 745816 ; free virtual = 848534
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'myhls' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/myhls.v:12]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config16_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config16_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:372]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (1#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:402]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (2#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (3#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:8]
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config16_s' (4#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config16_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state10 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0' (5#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:48]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core' (6#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' (7#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:48]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' (8#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s.v:1946]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s.v:1948]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s' (9#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_s' (10#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s.v:572]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s.v:574]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s.v:576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s.v:578]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s.v:580]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s.v:582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s.v:610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s.v:612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s.v:614]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s' (11#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config17_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config17_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config17_s' (12#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config17_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state10 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0' (13#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s' (14#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s.v:4560]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s.v:4562]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s' (15#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_s' (16#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_s.v:382]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_s.v:388]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_s.v:390]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_s' (17#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s_line_buffer_Array_Hfu' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s_line_buffer_Array_Hfu.v:48]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 56 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s_line_buffer_Array_Hfu_core' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s_line_buffer_Array_Hfu.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 56 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s_line_buffer_Array_Hfu_core' (18#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s_line_buffer_Array_Hfu.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s_line_buffer_Array_Hfu' (19#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s_line_buffer_Array_Hfu.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s.v:816]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s.v:818]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s.v:820]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s' (20#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state4 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state5 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state7 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state8 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state10 bound to: 9'b100000000 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s' (21#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_s' (22#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2026]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2028]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2030]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2032]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2034]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2036]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2038]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2040]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2042]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2044]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2046]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2048]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2050]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2052]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2054]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2056]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2058]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2060]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2062]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2064]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2066]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2068]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2070]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2072]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2074]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2076]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2078]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2080]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2082]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2084]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2086]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2088]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2090]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2092]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2094]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2096]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2098]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2100]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2102]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2104]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2268]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2270]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2272]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2274]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2276]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2278]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2280]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2282]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2284]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2286]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2288]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2290]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2292]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2294]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2296]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2298]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2300]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2302]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2304]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:2306]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s' (23#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s' (24#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_s' (25#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_exp_table3' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_exp_table3.v:95]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_exp_table3_rom' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_exp_table3.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_exp_table3_rom.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_exp_table3.v:35]
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_exp_table3_rom.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_exp_table3.v:36]
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_exp_table3_rom.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_exp_table3.v:37]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_exp_table3_rom' (26#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_exp_table3.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_exp_table3' (27#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_exp_table3.v:95]
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_invert_tKfY' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_invert_tKfY.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_invert_tKfY_rom' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_invert_tKfY.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_invert_tKfY_rom.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_invert_tKfY.v:21]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_invert_tKfY_rom' (28#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_invert_tKfY.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_invert_tKfY' (29#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_invert_tKfY.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s.v:882]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s.v:884]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s.v:888]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s.v:920]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s.v:922]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s.v:924]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s.v:926]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s.v:928]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s.v:930]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s.v:932]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s.v:934]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s.v:936]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s.v:938]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s.v:940]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s.v:942]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s.v:944]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s.v:946]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s.v:952]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s.v:954]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s.v:960]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s.v:1022]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s' (30#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s' (31#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d4096_A' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d4096_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d4096_A' (32#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d4096_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w40_d3136_A' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w40_d3136_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 40 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 3136 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w40_d3136_A' (33#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w40_d3136_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d3136_A' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d3136_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 3136 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d3136_A' (34#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d3136_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w41_d3136_A' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w41_d3136_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 41 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 3136 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w41_d3136_A' (35#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w41_d3136_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d196_A' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d196_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 196 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d196_A' (36#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d196_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w41_d1_A' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w41_d1_A.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 41 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w41_d1_A_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w41_d1_A.v:8]
	Parameter DATA_WIDTH bound to: 41 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w41_d1_A_shiftReg' (37#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w41_d1_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w41_d1_A' (38#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w41_d1_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d1_A.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d1_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A_shiftReg' (39#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d1_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A' (40#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d1_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w28_d1_A' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w28_d1_A.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w28_d1_A_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w28_d1_A.v:8]
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w28_d1_A_shiftReg' (41#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w28_d1_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w28_d1_A' (42#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w28_d1_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0_shiftReg' (43#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0' (44#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_U0' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_U0_shiftReg' (45#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_U0' (46#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config17_U0' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config17_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config17_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config17_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config17_U0_shiftReg' (47#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config17_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config17_U0' (48#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config17_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5Lf8' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5Lf8.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5Lf8_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5Lf8.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5Lf8_shiftReg' (49#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5Lf8.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5Lf8' (50#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5Lf8.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_U0' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_U0_shiftReg' (51#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_U0' (52#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_U0' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_U0_shiftReg' (53#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_U0' (54#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0_shiftReg' (55#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0' (56#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config1Mgi' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config1Mgi.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config1Mgi_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config1Mgi.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config1Mgi_shiftReg' (57#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config1Mgi.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config1Mgi' (58#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config1Mgi.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0_shiftReg' (59#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0' (60#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0_shiftReg' (61#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0' (62#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0.v:42]
INFO: [Synth 8-6155] done synthesizing module 'myhls' (63#1) [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/myhls.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2281.879 ; gain = 143.109 ; free physical = 732473 ; free virtual = 835198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2287.816 ; gain = 149.047 ; free physical = 743492 ; free virtual = 846218
---------------------------------------------------------------------------------
DSP Debug: swapped A/B pins for adder 0x2f54d180
DSP Debug: swapped A/B pins for adder 0x2fde46c0
DSP Debug: swapped A/B pins for adder 0x3e75d5e0
DSP Debug: swapped A/B pins for adder 0x4168b6d0
DSP Debug: swapped A/B pins for adder 0x41c98cd0
DSP Debug: swapped A/B pins for adder 0x42314910
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w16_d4096_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "fifo_w16_d4096_A:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "fifo_w16_d4096_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"fifo_w40_d3136_A:/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM "fifo_w40_d3136_A:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "fifo_w40_d3136_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w16_d3136_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "fifo_w16_d3136_A:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "fifo_w16_d3136_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"fifo_w41_d3136_A:/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM "fifo_w41_d3136_A:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "fifo_w41_d3136_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w16_d196_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "fifo_w16_d196_A:/mem_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:14 . Memory (MB): peak = 4496.980 ; gain = 2358.211 ; free physical = 764592 ; free virtual = 867030
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   38 Bit       Adders := 1     
	   3 Input   37 Bit       Adders := 3     
	   5 Input   37 Bit       Adders := 6     
	   7 Input   37 Bit       Adders := 4     
	   2 Input   37 Bit       Adders := 2     
	   8 Input   37 Bit       Adders := 1     
	   4 Input   37 Bit       Adders := 1     
	   3 Input   36 Bit       Adders := 5     
	   4 Input   36 Bit       Adders := 3     
	   7 Input   36 Bit       Adders := 4     
	   5 Input   36 Bit       Adders := 7     
	   8 Input   36 Bit       Adders := 1     
	   6 Input   36 Bit       Adders := 5     
	   2 Input   36 Bit       Adders := 2     
	   2 Input   35 Bit       Adders := 6     
	   5 Input   35 Bit       Adders := 9     
	   4 Input   35 Bit       Adders := 6     
	   6 Input   35 Bit       Adders := 5     
	   3 Input   35 Bit       Adders := 4     
	   7 Input   35 Bit       Adders := 1     
	   2 Input   34 Bit       Adders := 21    
	   5 Input   34 Bit       Adders := 3     
	   3 Input   34 Bit       Adders := 11    
	   4 Input   34 Bit       Adders := 5     
	   7 Input   34 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 61    
	   3 Input   33 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 4     
	   5 Input   32 Bit       Adders := 3     
	   3 Input   31 Bit       Adders := 1     
	   5 Input   31 Bit       Adders := 4     
	   2 Input   31 Bit       Adders := 3     
	   6 Input   31 Bit       Adders := 1     
	   4 Input   31 Bit       Adders := 1     
	   6 Input   30 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 30    
	   3 Input   30 Bit       Adders := 16    
	   4 Input   30 Bit       Adders := 4     
	   5 Input   30 Bit       Adders := 2     
	   5 Input   29 Bit       Adders := 2     
	   3 Input   29 Bit       Adders := 28    
	   2 Input   29 Bit       Adders := 107   
	   4 Input   29 Bit       Adders := 7     
	   6 Input   29 Bit       Adders := 1     
	   4 Input   28 Bit       Adders := 20    
	   2 Input   28 Bit       Adders := 203   
	   3 Input   28 Bit       Adders := 57    
	   5 Input   28 Bit       Adders := 2     
	   2 Input   27 Bit       Adders := 301   
	   3 Input   27 Bit       Adders := 57    
	   4 Input   27 Bit       Adders := 14    
	   3 Input   26 Bit       Adders := 93    
	   2 Input   26 Bit       Adders := 290   
	   4 Input   26 Bit       Adders := 5     
	   6 Input   26 Bit       Adders := 1     
	   3 Input   25 Bit       Adders := 123   
	   2 Input   25 Bit       Adders := 284   
	   4 Input   25 Bit       Adders := 4     
	   5 Input   25 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 178   
	   3 Input   24 Bit       Adders := 133   
	   4 Input   24 Bit       Adders := 4     
	   6 Input   24 Bit       Adders := 1     
	   5 Input   24 Bit       Adders := 1     
	   3 Input   23 Bit       Adders := 109   
	   4 Input   23 Bit       Adders := 9     
	   2 Input   23 Bit       Adders := 121   
	   6 Input   23 Bit       Adders := 1     
	   5 Input   23 Bit       Adders := 1     
	   8 Input   23 Bit       Adders := 2     
	   3 Input   22 Bit       Adders := 126   
	   2 Input   22 Bit       Adders := 86    
	   4 Input   22 Bit       Adders := 5     
	   7 Input   22 Bit       Adders := 1     
	   3 Input   21 Bit       Adders := 98    
	   2 Input   21 Bit       Adders := 40    
	   4 Input   21 Bit       Adders := 2     
	   3 Input   20 Bit       Adders := 58    
	   2 Input   20 Bit       Adders := 19    
	   4 Input   20 Bit       Adders := 4     
	   3 Input   19 Bit       Adders := 14    
	   2 Input   19 Bit       Adders := 14    
	   4 Input   19 Bit       Adders := 1     
	   3 Input   18 Bit       Adders := 3     
	   2 Input   18 Bit       Adders := 7     
	   3 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 25    
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 39    
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 55    
+---XORs : 
	   2 Input      1 Bit         XORs := 47    
+---Registers : 
	               41 Bit    Registers := 43    
	               40 Bit    Registers := 12    
	               37 Bit    Registers := 8     
	               36 Bit    Registers := 12    
	               35 Bit    Registers := 16    
	               34 Bit    Registers := 25    
	               33 Bit    Registers := 30    
	               32 Bit    Registers := 26    
	               31 Bit    Registers := 14    
	               30 Bit    Registers := 22    
	               29 Bit    Registers := 65    
	               28 Bit    Registers := 156   
	               27 Bit    Registers := 175   
	               26 Bit    Registers := 203   
	               25 Bit    Registers := 156   
	               24 Bit    Registers := 77    
	               23 Bit    Registers := 33    
	               22 Bit    Registers := 14    
	               21 Bit    Registers := 11    
	               20 Bit    Registers := 16    
	               19 Bit    Registers := 21    
	               18 Bit    Registers := 136   
	               17 Bit    Registers := 1601  
	               16 Bit    Registers := 3568  
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 28    
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 18    
	                2 Bit    Registers := 64    
	                1 Bit    Registers := 296   
+---RAMs : 
	             125K Bit	(3136 X 41 bit)          RAMs := 1     
	             122K Bit	(3136 X 40 bit)          RAMs := 3     
	              64K Bit	(4096 X 16 bit)          RAMs := 4     
	              49K Bit	(3136 X 16 bit)          RAMs := 4     
	               3K Bit	(196 X 16 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 6     
+---Muxes : 
	   2 Input   41 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 9     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 4     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 302   
	   2 Input   12 Bit        Muxes := 48    
	   2 Input   10 Bit        Muxes := 15    
	   2 Input    9 Bit        Muxes := 5     
	  10 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 8     
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 29    
	   4 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 428   
	   3 Input    1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_ln1118_1517_fu_6277_p2, operation Mode is: A''*(B:0x2d).
DSP Report: register data_100_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1517_fu_6277_p2.
DSP Report: register data_100_V_read_1_reg_38697213_reg is absorbed into DSP mul_ln1118_1517_fu_6277_p2.
DSP Report: operator mul_ln1118_1517_fu_6277_p2 is absorbed into DSP mul_ln1118_1517_fu_6277_p2.
DSP Report: Generating DSP mul_ln1118_663_fu_6281_p2, operation Mode is: A''*(B:0x3fe0f).
DSP Report: register mul_ln1118_663_fu_6281_p2 is absorbed into DSP mul_ln1118_663_fu_6281_p2.
DSP Report: register mul_ln1118_663_fu_6281_p2 is absorbed into DSP mul_ln1118_663_fu_6281_p2.
DSP Report: operator mul_ln1118_663_fu_6281_p2 is absorbed into DSP mul_ln1118_663_fu_6281_p2.
DSP Report: Generating DSP mul_ln1118_861_fu_5176_p2, operation Mode is: A''*(B:0x3fee5).
DSP Report: register mul_ln1118_861_fu_5176_p2 is absorbed into DSP mul_ln1118_861_fu_5176_p2.
DSP Report: register mul_ln1118_861_fu_5176_p2 is absorbed into DSP mul_ln1118_861_fu_5176_p2.
DSP Report: operator mul_ln1118_861_fu_5176_p2 is absorbed into DSP mul_ln1118_861_fu_5176_p2.
DSP Report: Generating DSP mul_ln1118_645_fu_7535_p2, operation Mode is: A''*(B:0x3fed4).
DSP Report: register mul_ln1118_645_fu_7535_p2 is absorbed into DSP mul_ln1118_645_fu_7535_p2.
DSP Report: register mul_ln1118_645_fu_7535_p2 is absorbed into DSP mul_ln1118_645_fu_7535_p2.
DSP Report: operator mul_ln1118_645_fu_7535_p2 is absorbed into DSP mul_ln1118_645_fu_7535_p2.
DSP Report: Generating DSP add_ln703_747_reg_38700338_reg, operation Mode is: C+A''*(B:0x2a7).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_747_reg_38700338_reg.
DSP Report: register data_54_V_read_1_reg_38697878_reg is absorbed into DSP add_ln703_747_reg_38700338_reg.
DSP Report: register add_ln703_747_reg_38700338_reg is absorbed into DSP add_ln703_747_reg_38700338_reg.
DSP Report: operator add_ln703_747_fu_38641450_p2 is absorbed into DSP add_ln703_747_reg_38700338_reg.
DSP Report: operator mul_ln1118_833_fu_6264_p2 is absorbed into DSP add_ln703_747_reg_38700338_reg.
DSP Report: Generating DSP mul_ln1118_1187_fu_5422_p2, operation Mode is: A''*(B:0x112).
DSP Report: register data_78_V_read_1_reg_38697524_reg is absorbed into DSP mul_ln1118_1187_fu_5422_p2.
DSP Report: register data_78_V_read_1_reg_38697524_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1187_fu_5422_p2.
DSP Report: operator mul_ln1118_1187_fu_5422_p2 is absorbed into DSP mul_ln1118_1187_fu_5422_p2.
DSP Report: Generating DSP add_ln703_2155_fu_38677038_p2, operation Mode is: PCIN+A''*(B:0x179).
DSP Report: register data_42_V_read_1_reg_38698058_reg is absorbed into DSP add_ln703_2155_fu_38677038_p2.
DSP Report: register zext_ln1118_562_reg_38699243_reg is absorbed into DSP add_ln703_2155_fu_38677038_p2.
DSP Report: operator add_ln703_2155_fu_38677038_p2 is absorbed into DSP add_ln703_2155_fu_38677038_p2.
DSP Report: operator mul_ln1118_667_fu_5562_p2 is absorbed into DSP add_ln703_2155_fu_38677038_p2.
DSP Report: Generating DSP add_ln703_2155_fu_38677038_p2, operation Mode is: PCIN+A''*(B:0x142).
DSP Report: register data_31_V_read_1_reg_38698209_reg is absorbed into DSP add_ln703_2155_fu_38677038_p2.
DSP Report: register data_31_V_read_1_reg_38698209_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2155_fu_38677038_p2.
DSP Report: operator add_ln703_2155_fu_38677038_p2 is absorbed into DSP add_ln703_2155_fu_38677038_p2.
DSP Report: operator mul_ln1118_498_fu_4292_p2 is absorbed into DSP add_ln703_2155_fu_38677038_p2.
DSP Report: Generating DSP add_ln703_2155_fu_38677038_p2, operation Mode is: PCIN+A''*(B:0x176).
DSP Report: register data_109_V_read_1_reg_38697081_reg is absorbed into DSP add_ln703_2155_fu_38677038_p2.
DSP Report: register data_109_V_read_1_reg_38697081_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2155_fu_38677038_p2.
DSP Report: operator add_ln703_2155_fu_38677038_p2 is absorbed into DSP add_ln703_2155_fu_38677038_p2.
DSP Report: operator mul_ln1118_1648_fu_6840_p2 is absorbed into DSP add_ln703_2155_fu_38677038_p2.
DSP Report: Generating DSP add_ln703_2155_fu_38677038_p2, operation Mode is: PCIN+A''*(B:0x171).
DSP Report: register data_99_V_read_1_reg_38697226_reg is absorbed into DSP add_ln703_2155_fu_38677038_p2.
DSP Report: register data_99_V_read_1_reg_38697226_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2155_fu_38677038_p2.
DSP Report: operator add_ln703_2155_fu_38677038_p2 is absorbed into DSP add_ln703_2155_fu_38677038_p2.
DSP Report: operator mul_ln1118_1500_fu_4146_p2 is absorbed into DSP add_ln703_2155_fu_38677038_p2.
DSP Report: Generating DSP add_ln703_2155_fu_38677038_p2, operation Mode is: PCIN+A''*(B:0x1a5).
DSP Report: register data_95_V_read_1_reg_38697287_reg is absorbed into DSP add_ln703_2155_fu_38677038_p2.
DSP Report: register data_95_V_read_1_reg_38697287_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2155_fu_38677038_p2.
DSP Report: operator add_ln703_2155_fu_38677038_p2 is absorbed into DSP add_ln703_2155_fu_38677038_p2.
DSP Report: operator mul_ln1118_1443_fu_6852_p2 is absorbed into DSP add_ln703_2155_fu_38677038_p2.
DSP Report: Generating DSP add_ln703_2155_fu_38677038_p2, operation Mode is: PCIN+A''*(B:0x19c).
DSP Report: register data_122_V_read_1_reg_38696886_reg is absorbed into DSP add_ln703_2155_fu_38677038_p2.
DSP Report: register data_122_V_read_1_reg_38696886_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2155_fu_38677038_p2.
DSP Report: operator add_ln703_2155_fu_38677038_p2 is absorbed into DSP add_ln703_2155_fu_38677038_p2.
DSP Report: operator mul_ln1118_1846_fu_7376_p2 is absorbed into DSP add_ln703_2155_fu_38677038_p2.
DSP Report: Generating DSP add_ln703_2155_fu_38677038_p2, operation Mode is: PCIN+A''*(B:0x111).
DSP Report: register data_113_V_read_1_reg_38697020_reg is absorbed into DSP add_ln703_2155_fu_38677038_p2.
DSP Report: register data_113_V_read_1_reg_38697020_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2155_fu_38677038_p2.
DSP Report: operator add_ln703_2155_fu_38677038_p2 is absorbed into DSP add_ln703_2155_fu_38677038_p2.
DSP Report: operator mul_ln1118_1710_fu_3943_p2 is absorbed into DSP add_ln703_2155_fu_38677038_p2.
DSP Report: Generating DSP mul_ln1118_1076_fu_4042_p2, operation Mode is: A''*(B:0x119).
DSP Report: register data_70_V_read_1_reg_38697643_reg is absorbed into DSP mul_ln1118_1076_fu_4042_p2.
DSP Report: register data_70_V_read_1_reg_38697643_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1076_fu_4042_p2.
DSP Report: operator mul_ln1118_1076_fu_4042_p2 is absorbed into DSP mul_ln1118_1076_fu_4042_p2.
DSP Report: Generating DSP add_ln703_2148_fu_38676972_p2, operation Mode is: PCIN+A''*(B:0x103).
DSP Report: register data_56_V_read_1_reg_38697847_reg is absorbed into DSP add_ln703_2148_fu_38676972_p2.
DSP Report: register data_56_V_read_1_reg_38697847_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2148_fu_38676972_p2.
DSP Report: operator add_ln703_2148_fu_38676972_p2 is absorbed into DSP add_ln703_2148_fu_38676972_p2.
DSP Report: operator mul_ln1118_868_fu_4790_p2 is absorbed into DSP add_ln703_2148_fu_38676972_p2.
DSP Report: Generating DSP add_ln703_2148_fu_38676972_p2, operation Mode is: PCIN+A''*(B:0x114).
DSP Report: register data_58_V_read_1_reg_38697814_reg is absorbed into DSP add_ln703_2148_fu_38676972_p2.
DSP Report: register zext_ln1118_804_reg_38699405_reg is absorbed into DSP add_ln703_2148_fu_38676972_p2.
DSP Report: operator add_ln703_2148_fu_38676972_p2 is absorbed into DSP add_ln703_2148_fu_38676972_p2.
DSP Report: operator mul_ln1118_895_fu_5925_p2 is absorbed into DSP add_ln703_2148_fu_38676972_p2.
DSP Report: Generating DSP add_ln703_2155_reg_38702273_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_2155_reg_38702273_reg is absorbed into DSP add_ln703_2155_reg_38702273_reg.
DSP Report: operator add_ln703_2155_fu_38677038_p2 is absorbed into DSP add_ln703_2155_reg_38702273_reg.
DSP Report: Generating DSP mul_ln1118_649_fu_5253_p2, operation Mode is: A''*(B:0x3ff19).
DSP Report: register mul_ln1118_649_fu_5253_p2 is absorbed into DSP mul_ln1118_649_fu_5253_p2.
DSP Report: register mul_ln1118_649_fu_5253_p2 is absorbed into DSP mul_ln1118_649_fu_5253_p2.
DSP Report: operator mul_ln1118_649_fu_5253_p2 is absorbed into DSP mul_ln1118_649_fu_5253_p2.
DSP Report: Generating DSP mul_ln1118_837_fu_5892_p2, operation Mode is: A''*(B:0x3ff41).
DSP Report: register mul_ln1118_837_fu_5892_p2 is absorbed into DSP mul_ln1118_837_fu_5892_p2.
DSP Report: register mul_ln1118_837_fu_5892_p2 is absorbed into DSP mul_ln1118_837_fu_5892_p2.
DSP Report: operator mul_ln1118_837_fu_5892_p2 is absorbed into DSP mul_ln1118_837_fu_5892_p2.
DSP Report: Generating DSP add_ln703_1044_reg_38701188_reg, operation Mode is: C+A''*(B:0x284).
DSP Report: register data_68_V_read_1_reg_38697672_reg is absorbed into DSP add_ln703_1044_reg_38701188_reg.
DSP Report: register data_68_V_read_1_reg_38697672_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1044_reg_38701188_reg.
DSP Report: register add_ln703_1044_reg_38701188_reg is absorbed into DSP add_ln703_1044_reg_38701188_reg.
DSP Report: operator add_ln703_1044_fu_38670175_p2 is absorbed into DSP add_ln703_1044_reg_38701188_reg.
DSP Report: operator mul_ln1118_1038_fu_5555_p2 is absorbed into DSP add_ln703_1044_reg_38701188_reg.
DSP Report: Generating DSP mul_ln1118_1022_fu_4792_p2, operation Mode is: A''*(B:0x12f).
DSP Report: register data_67_V_read_1_reg_38697684_reg is absorbed into DSP mul_ln1118_1022_fu_4792_p2.
DSP Report: register data_67_V_read_1_reg_38697684_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1022_fu_4792_p2.
DSP Report: operator mul_ln1118_1022_fu_4792_p2 is absorbed into DSP mul_ln1118_1022_fu_4792_p2.
DSP Report: Generating DSP add_ln703_1046_fu_38670181_p2, operation Mode is: PCIN+A''*(B:0x272).
DSP Report: register data_71_V_read_1_reg_38697627_reg is absorbed into DSP add_ln703_1046_fu_38670181_p2.
DSP Report: register data_71_V_read_1_reg_38697627_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1046_fu_38670181_p2.
DSP Report: operator add_ln703_1046_fu_38670181_p2 is absorbed into DSP add_ln703_1046_fu_38670181_p2.
DSP Report: operator mul_ln1118_1086_fu_5982_p2 is absorbed into DSP add_ln703_1046_fu_38670181_p2.
DSP Report: Generating DSP mul_ln1118_1664_fu_6724_p2, operation Mode is: A''*(B:0x3fe6d).
DSP Report: register mul_ln1118_1664_fu_6724_p2 is absorbed into DSP mul_ln1118_1664_fu_6724_p2.
DSP Report: register mul_ln1118_1664_fu_6724_p2 is absorbed into DSP mul_ln1118_1664_fu_6724_p2.
DSP Report: operator mul_ln1118_1664_fu_6724_p2 is absorbed into DSP mul_ln1118_1664_fu_6724_p2.
DSP Report: Generating DSP mul_ln1118_1645_fu_5655_p2, operation Mode is: A''*(B:0x3fe3d).
DSP Report: register mul_ln1118_1645_fu_5655_p2 is absorbed into DSP mul_ln1118_1645_fu_5655_p2.
DSP Report: register mul_ln1118_1645_fu_5655_p2 is absorbed into DSP mul_ln1118_1645_fu_5655_p2.
DSP Report: operator mul_ln1118_1645_fu_5655_p2 is absorbed into DSP mul_ln1118_1645_fu_5655_p2.
DSP Report: Generating DSP mul_ln1118_860_fu_5084_p2, operation Mode is: A''*(B:0x3fef3).
DSP Report: register mul_ln1118_860_fu_5084_p2 is absorbed into DSP mul_ln1118_860_fu_5084_p2.
DSP Report: register mul_ln1118_860_fu_5084_p2 is absorbed into DSP mul_ln1118_860_fu_5084_p2.
DSP Report: operator mul_ln1118_860_fu_5084_p2 is absorbed into DSP mul_ln1118_860_fu_5084_p2.
DSP Report: Generating DSP add_ln703_972_fu_38669833_p2, operation Mode is: C+A''*(B:0x3fd78).
DSP Report: register add_ln703_972_fu_38669833_p2 is absorbed into DSP add_ln703_972_fu_38669833_p2.
DSP Report: register add_ln703_972_fu_38669833_p2 is absorbed into DSP add_ln703_972_fu_38669833_p2.
DSP Report: operator add_ln703_972_fu_38669833_p2 is absorbed into DSP add_ln703_972_fu_38669833_p2.
DSP Report: operator mul_ln1118_874_fu_3818_p2 is absorbed into DSP add_ln703_972_fu_38669833_p2.
DSP Report: Generating DSP mul_ln1118_2286_fu_4536_p2, operation Mode is: A''*(B:0x3d).
DSP Report: register data_150_V_read_1_reg_38696490_reg is absorbed into DSP mul_ln1118_2286_fu_4536_p2.
DSP Report: register data_150_V_read_1_reg_38696490_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2286_fu_4536_p2.
DSP Report: operator mul_ln1118_2286_fu_4536_p2 is absorbed into DSP mul_ln1118_2286_fu_4536_p2.
DSP Report: Generating DSP add_ln703_2020_fu_38676127_p2, operation Mode is: PCIN+A''*(B:0x39).
DSP Report: register data_110_V_read_1_reg_38697067_reg is absorbed into DSP add_ln703_2020_fu_38676127_p2.
DSP Report: register data_110_V_read_1_reg_38697067_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2020_fu_38676127_p2.
DSP Report: operator add_ln703_2020_fu_38676127_p2 is absorbed into DSP add_ln703_2020_fu_38676127_p2.
DSP Report: operator mul_ln1118_1671_fu_6733_p2 is absorbed into DSP add_ln703_2020_fu_38676127_p2.
DSP Report: Generating DSP add_ln703_2019_fu_38676117_p2, operation Mode is: C+A''*(B:0x3ffda).
DSP Report: register add_ln703_2019_fu_38676117_p2 is absorbed into DSP add_ln703_2019_fu_38676117_p2.
DSP Report: register add_ln703_2019_fu_38676117_p2 is absorbed into DSP add_ln703_2019_fu_38676117_p2.
DSP Report: operator add_ln703_2019_fu_38676117_p2 is absorbed into DSP add_ln703_2019_fu_38676117_p2.
DSP Report: operator mul_ln1118_2139_fu_4047_p2 is absorbed into DSP add_ln703_2019_fu_38676117_p2.
DSP Report: Generating DSP mul_ln1118_2322_fu_6409_p2, operation Mode is: A''*(B:0x138).
DSP Report: register data_153_V_read_1_reg_38696440_reg is absorbed into DSP mul_ln1118_2322_fu_6409_p2.
DSP Report: register data_153_V_read_1_reg_38696440_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2322_fu_6409_p2.
DSP Report: operator mul_ln1118_2322_fu_6409_p2 is absorbed into DSP mul_ln1118_2322_fu_6409_p2.
DSP Report: Generating DSP mul_ln1118_829_fu_3843_p2, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register mul_ln1118_829_fu_3843_p2 is absorbed into DSP mul_ln1118_829_fu_3843_p2.
DSP Report: register mul_ln1118_829_fu_3843_p2 is absorbed into DSP mul_ln1118_829_fu_3843_p2.
DSP Report: operator mul_ln1118_829_fu_3843_p2 is absorbed into DSP mul_ln1118_829_fu_3843_p2.
DSP Report: Generating DSP add_ln703_2013_fu_38676075_p2, operation Mode is: C+A''*(B:0x52).
DSP Report: register data_162_V_read_1_reg_38696304_reg is absorbed into DSP add_ln703_2013_fu_38676075_p2.
DSP Report: register data_162_V_read_1_reg_38696304_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2013_fu_38676075_p2.
DSP Report: operator add_ln703_2013_fu_38676075_p2 is absorbed into DSP add_ln703_2013_fu_38676075_p2.
DSP Report: operator mul_ln1118_2468_fu_5417_p2 is absorbed into DSP add_ln703_2013_fu_38676075_p2.
DSP Report: Generating DSP mul_ln1118_962_fu_3997_p2, operation Mode is: A''*(B:0x19).
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP mul_ln1118_962_fu_3997_p2.
DSP Report: register data_63_V_read_1_reg_38697741_reg is absorbed into DSP mul_ln1118_962_fu_3997_p2.
DSP Report: operator mul_ln1118_962_fu_3997_p2 is absorbed into DSP mul_ln1118_962_fu_3997_p2.
DSP Report: Generating DSP add_ln703_869_fu_38642092_p2, operation Mode is: PCIN+A:B''+C'.
DSP Report: register add_ln703_869_fu_38642092_p2 is absorbed into DSP add_ln703_869_fu_38642092_p2.
DSP Report: register add_ln703_869_fu_38642092_p2 is absorbed into DSP add_ln703_869_fu_38642092_p2.
DSP Report: register data_54_V_read_1_reg_38697878_reg is absorbed into DSP add_ln703_869_fu_38642092_p2.
DSP Report: operator add_ln703_869_fu_38642092_p2 is absorbed into DSP add_ln703_869_fu_38642092_p2.
DSP Report: Generating DSP add_ln703_868_fu_38642082_p2, operation Mode is: C+A''*(B:0x2e).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP add_ln703_868_fu_38642082_p2.
DSP Report: register data_56_V_read_1_reg_38697847_reg is absorbed into DSP add_ln703_868_fu_38642082_p2.
DSP Report: operator add_ln703_868_fu_38642082_p2 is absorbed into DSP add_ln703_868_fu_38642082_p2.
DSP Report: operator mul_ln1118_862_fu_6666_p2 is absorbed into DSP add_ln703_868_fu_38642082_p2.
DSP Report: Generating DSP mul_ln1118_1125_fu_4178_p2, operation Mode is: A''*(B:0x13).
DSP Report: register data_73_V_read_1_reg_38697601_reg is absorbed into DSP mul_ln1118_1125_fu_4178_p2.
DSP Report: register data_73_V_read_1_reg_38697601_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1125_fu_4178_p2.
DSP Report: operator mul_ln1118_1125_fu_4178_p2 is absorbed into DSP mul_ln1118_1125_fu_4178_p2.
DSP Report: Generating DSP add_ln703_1106_fu_38670603_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1106_fu_38670603_p2 is absorbed into DSP add_ln703_1106_fu_38670603_p2.
DSP Report: register add_ln703_1106_fu_38670603_p2 is absorbed into DSP add_ln703_1106_fu_38670603_p2.
DSP Report: register add_ln703_1106_fu_38670603_p2 is absorbed into DSP add_ln703_1106_fu_38670603_p2.
DSP Report: register add_ln703_1106_fu_38670603_p2 is absorbed into DSP add_ln703_1106_fu_38670603_p2.
DSP Report: register add_ln703_1106_fu_38670603_p2 is absorbed into DSP add_ln703_1106_fu_38670603_p2.
DSP Report: operator add_ln703_1106_fu_38670603_p2 is absorbed into DSP add_ln703_1106_fu_38670603_p2.
DSP Report: Generating DSP mul_ln1118_836_fu_4061_p2, operation Mode is: A''*(B:0x68).
DSP Report: register data_54_V_read_1_reg_38697878_reg is absorbed into DSP mul_ln1118_836_fu_4061_p2.
DSP Report: register data_54_V_read_1_reg_38697878_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_836_fu_4061_p2.
DSP Report: operator mul_ln1118_836_fu_4061_p2 is absorbed into DSP mul_ln1118_836_fu_4061_p2.
DSP Report: Generating DSP add_ln703_3495_reg_38703838_reg, operation Mode is: C+A''*(B:0x137).
DSP Report: register data_153_V_read_1_reg_38696440_reg is absorbed into DSP add_ln703_3495_reg_38703838_reg.
DSP Report: register data_153_V_read_1_reg_38696440_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3495_reg_38703838_reg.
DSP Report: register add_ln703_3495_reg_38703838_reg is absorbed into DSP add_ln703_3495_reg_38703838_reg.
DSP Report: operator add_ln703_3495_fu_38685331_p2 is absorbed into DSP add_ln703_3495_reg_38703838_reg.
DSP Report: operator mul_ln1118_2328_fu_4744_p2 is absorbed into DSP add_ln703_3495_reg_38703838_reg.
DSP Report: Generating DSP mul_ln1118_1407_fu_5148_p2, operation Mode is: A''*(B:0x3feea).
DSP Report: register mul_ln1118_1407_fu_5148_p2 is absorbed into DSP mul_ln1118_1407_fu_5148_p2.
DSP Report: register mul_ln1118_1407_fu_5148_p2 is absorbed into DSP mul_ln1118_1407_fu_5148_p2.
DSP Report: operator mul_ln1118_1407_fu_5148_p2 is absorbed into DSP mul_ln1118_1407_fu_5148_p2.
DSP Report: Generating DSP mul_ln1118_987_fu_6316_p2, operation Mode is: A''*(B:0x3ff65).
DSP Report: register mul_ln1118_987_fu_6316_p2 is absorbed into DSP mul_ln1118_987_fu_6316_p2.
DSP Report: register mul_ln1118_987_fu_6316_p2 is absorbed into DSP mul_ln1118_987_fu_6316_p2.
DSP Report: operator mul_ln1118_987_fu_6316_p2 is absorbed into DSP mul_ln1118_987_fu_6316_p2.
DSP Report: Generating DSP mul_ln1118_537_fu_6257_p2, operation Mode is: A''*(B:0x3ff19).
DSP Report: register mul_ln1118_537_fu_6257_p2 is absorbed into DSP mul_ln1118_537_fu_6257_p2.
DSP Report: register mul_ln1118_537_fu_6257_p2 is absorbed into DSP mul_ln1118_537_fu_6257_p2.
DSP Report: operator mul_ln1118_537_fu_6257_p2 is absorbed into DSP mul_ln1118_537_fu_6257_p2.
DSP Report: Generating DSP add_ln703_1958_fu_38675724_p2, operation Mode is: C+A''*(B:0x12b).
DSP Report: register data_164_V_read_1_reg_38696274_reg is absorbed into DSP add_ln703_1958_fu_38675724_p2.
DSP Report: register data_164_V_read_1_reg_38696274_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1958_fu_38675724_p2.
DSP Report: operator add_ln703_1958_fu_38675724_p2 is absorbed into DSP add_ln703_1958_fu_38675724_p2.
DSP Report: operator mul_ln1118_2498_fu_4614_p2 is absorbed into DSP add_ln703_1958_fu_38675724_p2.
DSP Report: Generating DSP add_ln703_1957_fu_38675714_p2, operation Mode is: C+A''*(B:0x123).
DSP Report: register data_153_V_read_1_reg_38696440_reg is absorbed into DSP add_ln703_1957_fu_38675714_p2.
DSP Report: register data_153_V_read_1_reg_38696440_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1957_fu_38675714_p2.
DSP Report: operator add_ln703_1957_fu_38675714_p2 is absorbed into DSP add_ln703_1957_fu_38675714_p2.
DSP Report: operator mul_ln1118_2329_fu_5243_p2 is absorbed into DSP add_ln703_1957_fu_38675714_p2.
DSP Report: Generating DSP mul_ln1118_1416_fu_6715_p2, operation Mode is: A''*(B:0x3ff33).
DSP Report: register mul_ln1118_1416_fu_6715_p2 is absorbed into DSP mul_ln1118_1416_fu_6715_p2.
DSP Report: register mul_ln1118_1416_fu_6715_p2 is absorbed into DSP mul_ln1118_1416_fu_6715_p2.
DSP Report: operator mul_ln1118_1416_fu_6715_p2 is absorbed into DSP mul_ln1118_1416_fu_6715_p2.
DSP Report: Generating DSP mul_ln1118_634_fu_6893_p2, operation Mode is: A''*(B:0x13c).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP mul_ln1118_634_fu_6893_p2.
DSP Report: register data_40_V_read_1_reg_38698084_reg is absorbed into DSP mul_ln1118_634_fu_6893_p2.
DSP Report: operator mul_ln1118_634_fu_6893_p2 is absorbed into DSP mul_ln1118_634_fu_6893_p2.
DSP Report: Generating DSP add_ln703_1458_reg_38700783_reg, operation Mode is: C+A''*(B:0x3fe2a).
DSP Report: register add_ln703_1458_reg_38700783_reg is absorbed into DSP add_ln703_1458_reg_38700783_reg.
DSP Report: register add_ln703_1458_reg_38700783_reg is absorbed into DSP add_ln703_1458_reg_38700783_reg.
DSP Report: register add_ln703_1458_reg_38700783_reg is absorbed into DSP add_ln703_1458_reg_38700783_reg.
DSP Report: operator add_ln703_1458_fu_38643202_p2 is absorbed into DSP add_ln703_1458_reg_38700783_reg.
DSP Report: operator mul_ln1118_1857_fu_6466_p2 is absorbed into DSP add_ln703_1458_reg_38700783_reg.
DSP Report: Generating DSP mul_ln1118_1949_fu_6348_p2, operation Mode is: A''*(B:0xfd).
DSP Report: register data_129_V_read_1_reg_38696782_reg is absorbed into DSP mul_ln1118_1949_fu_6348_p2.
DSP Report: register data_129_V_read_1_reg_38696782_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1949_fu_6348_p2.
DSP Report: operator mul_ln1118_1949_fu_6348_p2 is absorbed into DSP mul_ln1118_1949_fu_6348_p2.
DSP Report: Generating DSP mul_ln1118_919_fu_6480_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_919_fu_6480_p2 is absorbed into DSP mul_ln1118_919_fu_6480_p2.
DSP Report: register mul_ln1118_919_fu_6480_p2 is absorbed into DSP mul_ln1118_919_fu_6480_p2.
DSP Report: operator mul_ln1118_919_fu_6480_p2 is absorbed into DSP mul_ln1118_919_fu_6480_p2.
DSP Report: Generating DSP add_ln703_866_reg_38700473_reg, operation Mode is: C+A''*(B:0x79).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP add_ln703_866_reg_38700473_reg.
DSP Report: register data_62_V_read_1_reg_38697756_reg is absorbed into DSP add_ln703_866_reg_38700473_reg.
DSP Report: register add_ln703_866_reg_38700473_reg is absorbed into DSP add_ln703_866_reg_38700473_reg.
DSP Report: operator add_ln703_866_fu_38642076_p2 is absorbed into DSP add_ln703_866_reg_38700473_reg.
DSP Report: operator mul_ln1118_947_fu_4864_p2 is absorbed into DSP add_ln703_866_reg_38700473_reg.
DSP Report: Generating DSP add_ln703_867_fu_38669459_p2, operation Mode is: PCIN+A''*(B:0x4a).
DSP Report: register data_57_V_read_1_reg_38697832_reg is absorbed into DSP add_ln703_867_fu_38669459_p2.
DSP Report: register zext_ln1118_791_reg_38699392_reg is absorbed into DSP add_ln703_867_fu_38669459_p2.
DSP Report: operator add_ln703_867_fu_38669459_p2 is absorbed into DSP add_ln703_867_fu_38669459_p2.
DSP Report: operator mul_ln1118_877_fu_5784_p2 is absorbed into DSP add_ln703_867_fu_38669459_p2.
DSP Report: Generating DSP mul_ln1118_822_fu_7417_p2, operation Mode is: A''*(B:0x43).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP mul_ln1118_822_fu_7417_p2.
DSP Report: register data_53_V_read_1_reg_38697894_reg is absorbed into DSP mul_ln1118_822_fu_7417_p2.
DSP Report: operator mul_ln1118_822_fu_7417_p2 is absorbed into DSP mul_ln1118_822_fu_7417_p2.
DSP Report: Generating DSP add_ln703_863_fu_38642060_p2, operation Mode is: C+A''*(B:0x3ff8f).
DSP Report: register add_ln703_863_fu_38642060_p2 is absorbed into DSP add_ln703_863_fu_38642060_p2.
DSP Report: register add_ln703_863_fu_38642060_p2 is absorbed into DSP add_ln703_863_fu_38642060_p2.
DSP Report: operator add_ln703_863_fu_38642060_p2 is absorbed into DSP add_ln703_863_fu_38642060_p2.
DSP Report: operator mul_ln1118_933_fu_4671_p2 is absorbed into DSP add_ln703_863_fu_38642060_p2.
DSP Report: Generating DSP mul_ln1118_891_fu_5839_p2, operation Mode is: A''*(B:0x168).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP mul_ln1118_891_fu_5839_p2.
DSP Report: register data_58_V_read_1_reg_38697814_reg is absorbed into DSP mul_ln1118_891_fu_5839_p2.
DSP Report: operator mul_ln1118_891_fu_5839_p2 is absorbed into DSP mul_ln1118_891_fu_5839_p2.
DSP Report: Generating DSP mul_ln1118_807_fu_4118_p2, operation Mode is: A''*(B:0x3ffa9).
DSP Report: register mul_ln1118_807_fu_4118_p2 is absorbed into DSP mul_ln1118_807_fu_4118_p2.
DSP Report: register mul_ln1118_807_fu_4118_p2 is absorbed into DSP mul_ln1118_807_fu_4118_p2.
DSP Report: operator mul_ln1118_807_fu_4118_p2 is absorbed into DSP mul_ln1118_807_fu_4118_p2.
DSP Report: Generating DSP mul_ln1118_1683_fu_5667_p2, operation Mode is: A''*(B:0x3ffe6).
DSP Report: register mul_ln1118_1683_fu_5667_p2 is absorbed into DSP mul_ln1118_1683_fu_5667_p2.
DSP Report: register mul_ln1118_1683_fu_5667_p2 is absorbed into DSP mul_ln1118_1683_fu_5667_p2.
DSP Report: operator mul_ln1118_1683_fu_5667_p2 is absorbed into DSP mul_ln1118_1683_fu_5667_p2.
DSP Report: Generating DSP mul_ln1118_853_fu_5208_p2, operation Mode is: A''*(B:0x3ff0c).
DSP Report: register mul_ln1118_853_fu_5208_p2 is absorbed into DSP mul_ln1118_853_fu_5208_p2.
DSP Report: register mul_ln1118_853_fu_5208_p2 is absorbed into DSP mul_ln1118_853_fu_5208_p2.
DSP Report: operator mul_ln1118_853_fu_5208_p2 is absorbed into DSP mul_ln1118_853_fu_5208_p2.
DSP Report: Generating DSP add_ln703_2260_reg_38702358_reg, operation Mode is: C+A''*(B:0x2c).
DSP Report: register data_128_V_read_1_reg_38696799_reg is absorbed into DSP add_ln703_2260_reg_38702358_reg.
DSP Report: register data_128_V_read_1_reg_38696799_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2260_reg_38702358_reg.
DSP Report: register add_ln703_2260_reg_38702358_reg is absorbed into DSP add_ln703_2260_reg_38702358_reg.
DSP Report: operator add_ln703_2260_fu_38677679_p2 is absorbed into DSP add_ln703_2260_reg_38702358_reg.
DSP Report: operator mul_ln1118_1938_fu_6416_p2 is absorbed into DSP add_ln703_2260_reg_38702358_reg.
DSP Report: Generating DSP add_ln703_2254_fu_38643502_p2, operation Mode is: C+A''*(B:0x27).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP add_ln703_2254_fu_38643502_p2.
DSP Report: register data_64_V_read_1_reg_38697725_reg is absorbed into DSP add_ln703_2254_fu_38643502_p2.
DSP Report: operator add_ln703_2254_fu_38643502_p2 is absorbed into DSP add_ln703_2254_fu_38643502_p2.
DSP Report: operator mul_ln1118_981_fu_5567_p2 is absorbed into DSP add_ln703_2254_fu_38643502_p2.
DSP Report: Generating DSP mul_ln1118_712_fu_5850_p2, operation Mode is: A''*(B:0x9c).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP mul_ln1118_712_fu_5850_p2.
DSP Report: register data_45_V_read_1_reg_38698014_reg is absorbed into DSP mul_ln1118_712_fu_5850_p2.
DSP Report: operator mul_ln1118_712_fu_5850_p2 is absorbed into DSP mul_ln1118_712_fu_5850_p2.
DSP Report: Generating DSP add_ln703_1020_fu_38642740_p2, operation Mode is: C+A''*(B:0x3ff32).
DSP Report: register add_ln703_1020_fu_38642740_p2 is absorbed into DSP add_ln703_1020_fu_38642740_p2.
DSP Report: register add_ln703_1020_fu_38642740_p2 is absorbed into DSP add_ln703_1020_fu_38642740_p2.
DSP Report: operator add_ln703_1020_fu_38642740_p2 is absorbed into DSP add_ln703_1020_fu_38642740_p2.
DSP Report: operator mul_ln1118_1059_fu_3767_p2 is absorbed into DSP add_ln703_1020_fu_38642740_p2.
DSP Report: Generating DSP mul_ln1118_850_fu_5206_p2, operation Mode is: A''*(B:0x3ff15).
DSP Report: register mul_ln1118_850_fu_5206_p2 is absorbed into DSP mul_ln1118_850_fu_5206_p2.
DSP Report: register mul_ln1118_850_fu_5206_p2 is absorbed into DSP mul_ln1118_850_fu_5206_p2.
DSP Report: operator mul_ln1118_850_fu_5206_p2 is absorbed into DSP mul_ln1118_850_fu_5206_p2.
DSP Report: Generating DSP add_ln703_1030_fu_38642798_p2, operation Mode is: C+A''*(B:0xb7).
DSP Report: register data_71_V_read_int_reg_reg is absorbed into DSP add_ln703_1030_fu_38642798_p2.
DSP Report: register data_71_V_read_1_reg_38697627_reg is absorbed into DSP add_ln703_1030_fu_38642798_p2.
DSP Report: operator add_ln703_1030_fu_38642798_p2 is absorbed into DSP add_ln703_1030_fu_38642798_p2.
DSP Report: operator mul_ln1118_1091_fu_4328_p2 is absorbed into DSP add_ln703_1030_fu_38642798_p2.
DSP Report: Generating DSP mul_ln1118_2114_fu_3791_p2, operation Mode is: A''*(B:0x3fec9).
DSP Report: register mul_ln1118_2114_fu_3791_p2 is absorbed into DSP mul_ln1118_2114_fu_3791_p2.
DSP Report: register mul_ln1118_2114_fu_3791_p2 is absorbed into DSP mul_ln1118_2114_fu_3791_p2.
DSP Report: operator mul_ln1118_2114_fu_3791_p2 is absorbed into DSP mul_ln1118_2114_fu_3791_p2.
DSP Report: Generating DSP mul_ln1118_1096_fu_5085_p2, operation Mode is: A''*(B:0x19).
DSP Report: register data_71_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1096_fu_5085_p2.
DSP Report: register data_71_V_read_1_reg_38697627_reg is absorbed into DSP mul_ln1118_1096_fu_5085_p2.
DSP Report: operator mul_ln1118_1096_fu_5085_p2 is absorbed into DSP mul_ln1118_1096_fu_5085_p2.
DSP Report: Generating DSP add_ln703_1078_reg_38700668_reg, operation Mode is: PCIN+A''*(B:0x13).
DSP Report: register data_70_V_read_int_reg_reg is absorbed into DSP add_ln703_1078_reg_38700668_reg.
DSP Report: register data_70_V_read_1_reg_38697643_reg is absorbed into DSP add_ln703_1078_reg_38700668_reg.
DSP Report: register add_ln703_1078_reg_38700668_reg is absorbed into DSP add_ln703_1078_reg_38700668_reg.
DSP Report: operator add_ln703_1078_fu_38642820_p2 is absorbed into DSP add_ln703_1078_reg_38700668_reg.
DSP Report: operator mul_ln1118_1079_fu_7133_p2 is absorbed into DSP add_ln703_1078_reg_38700668_reg.
DSP Report: Generating DSP mul_ln1118_1318_fu_6249_p2, operation Mode is: A''*(B:0x3ff95).
DSP Report: register mul_ln1118_1318_fu_6249_p2 is absorbed into DSP mul_ln1118_1318_fu_6249_p2.
DSP Report: register mul_ln1118_1318_fu_6249_p2 is absorbed into DSP mul_ln1118_1318_fu_6249_p2.
DSP Report: operator mul_ln1118_1318_fu_6249_p2 is absorbed into DSP mul_ln1118_1318_fu_6249_p2.
DSP Report: Generating DSP mul_ln1118_2397_fu_6728_p2, operation Mode is: A''*(B:0x145).
DSP Report: register data_157_V_read_1_reg_38696382_reg is absorbed into DSP mul_ln1118_2397_fu_6728_p2.
DSP Report: register data_157_V_read_1_reg_38696382_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2397_fu_6728_p2.
DSP Report: operator mul_ln1118_2397_fu_6728_p2 is absorbed into DSP mul_ln1118_2397_fu_6728_p2.
DSP Report: Generating DSP mul_ln1118_982_fu_4002_p2, operation Mode is: A''*(B:0x3a).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP mul_ln1118_982_fu_4002_p2.
DSP Report: register data_64_V_read_1_reg_38697725_reg is absorbed into DSP mul_ln1118_982_fu_4002_p2.
DSP Report: operator mul_ln1118_982_fu_4002_p2 is absorbed into DSP mul_ln1118_982_fu_4002_p2.
DSP Report: Generating DSP add_ln703_1304_reg_38700758_reg, operation Mode is: PCIN+A''*(B:0x2b).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP add_ln703_1304_reg_38700758_reg.
DSP Report: register data_61_V_read_1_reg_38697769_reg is absorbed into DSP add_ln703_1304_reg_38700758_reg.
DSP Report: register add_ln703_1304_reg_38700758_reg is absorbed into DSP add_ln703_1304_reg_38700758_reg.
DSP Report: operator add_ln703_1304_fu_38643136_p2 is absorbed into DSP add_ln703_1304_reg_38700758_reg.
DSP Report: operator mul_ln1118_940_fu_5596_p2 is absorbed into DSP add_ln703_1304_reg_38700758_reg.
DSP Report: Generating DSP mul_ln1118_884_fu_5732_p2, operation Mode is: A''*(B:0x3a).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP mul_ln1118_884_fu_5732_p2.
DSP Report: register data_57_V_read_1_reg_38697832_reg is absorbed into DSP mul_ln1118_884_fu_5732_p2.
DSP Report: operator mul_ln1118_884_fu_5732_p2 is absorbed into DSP mul_ln1118_884_fu_5732_p2.
DSP Report: Generating DSP add_ln703_1303_reg_38700753_reg, operation Mode is: PCIN+A''*(B:0x25).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP add_ln703_1303_reg_38700753_reg.
DSP Report: register data_51_V_read_1_reg_38697928_reg is absorbed into DSP add_ln703_1303_reg_38700753_reg.
DSP Report: register add_ln703_1303_reg_38700753_reg is absorbed into DSP add_ln703_1303_reg_38700753_reg.
DSP Report: operator add_ln703_1303_fu_38643130_p2 is absorbed into DSP add_ln703_1303_reg_38700753_reg.
DSP Report: operator mul_ln1118_797_fu_4230_p2 is absorbed into DSP add_ln703_1303_reg_38700753_reg.
DSP Report: Generating DSP mul_ln1118_890_fu_6205_p2, operation Mode is: A''*(B:0x19f).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP mul_ln1118_890_fu_6205_p2.
DSP Report: register data_58_V_read_1_reg_38697814_reg is absorbed into DSP mul_ln1118_890_fu_6205_p2.
DSP Report: operator mul_ln1118_890_fu_6205_p2 is absorbed into DSP mul_ln1118_890_fu_6205_p2.
DSP Report: Generating DSP add_ln703_755_fu_38641488_p2, operation Mode is: PCIN+A''*(B:0x172).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP add_ln703_755_fu_38641488_p2.
DSP Report: register data_53_V_read_1_reg_38697894_reg is absorbed into DSP add_ln703_755_fu_38641488_p2.
DSP Report: operator add_ln703_755_fu_38641488_p2 is absorbed into DSP add_ln703_755_fu_38641488_p2.
DSP Report: operator mul_ln1118_821_fu_7391_p2 is absorbed into DSP add_ln703_755_fu_38641488_p2.
DSP Report: Generating DSP add_ln703_755_fu_38641488_p2, operation Mode is: PCIN+A''*(B:0x1b6).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_755_fu_38641488_p2.
DSP Report: register data_45_V_read_1_reg_38698014_reg is absorbed into DSP add_ln703_755_fu_38641488_p2.
DSP Report: operator add_ln703_755_fu_38641488_p2 is absorbed into DSP add_ln703_755_fu_38641488_p2.
DSP Report: operator mul_ln1118_708_fu_7368_p2 is absorbed into DSP add_ln703_755_fu_38641488_p2.
DSP Report: Generating DSP add_ln703_755_reg_38700348_reg, operation Mode is: PCIN+A''*(B:0x1f6).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP add_ln703_755_reg_38700348_reg.
DSP Report: register data_57_V_read_1_reg_38697832_reg is absorbed into DSP add_ln703_755_reg_38700348_reg.
DSP Report: register add_ln703_755_reg_38700348_reg is absorbed into DSP add_ln703_755_reg_38700348_reg.
DSP Report: operator add_ln703_755_fu_38641488_p2 is absorbed into DSP add_ln703_755_reg_38700348_reg.
DSP Report: operator mul_ln1118_876_fu_4895_p2 is absorbed into DSP add_ln703_755_reg_38700348_reg.
DSP Report: Generating DSP mul_ln1118_691_fu_6391_p2, operation Mode is: A''*(B:0x124).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP mul_ln1118_691_fu_6391_p2.
DSP Report: register data_44_V_read_1_reg_38698031_reg is absorbed into DSP mul_ln1118_691_fu_6391_p2.
DSP Report: operator mul_ln1118_691_fu_6391_p2 is absorbed into DSP mul_ln1118_691_fu_6391_p2.
DSP Report: Generating DSP add_ln703_752_fu_38641462_p2, operation Mode is: PCIN+A''*(B:0x18e).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_752_fu_38641462_p2.
DSP Report: register data_38_V_read_1_reg_38698113_reg is absorbed into DSP add_ln703_752_fu_38641462_p2.
DSP Report: operator add_ln703_752_fu_38641462_p2 is absorbed into DSP add_ln703_752_fu_38641462_p2.
DSP Report: operator mul_ln1118_605_fu_7274_p2 is absorbed into DSP add_ln703_752_fu_38641462_p2.
DSP Report: Generating DSP add_ln703_752_reg_38700343_reg, operation Mode is: PCIN+A''*(B:0x126).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP add_ln703_752_reg_38700343_reg.
DSP Report: register data_40_V_read_1_reg_38698084_reg is absorbed into DSP add_ln703_752_reg_38700343_reg.
DSP Report: register add_ln703_752_reg_38700343_reg is absorbed into DSP add_ln703_752_reg_38700343_reg.
DSP Report: operator add_ln703_752_fu_38641462_p2 is absorbed into DSP add_ln703_752_reg_38700343_reg.
DSP Report: operator mul_ln1118_630_fu_3870_p2 is absorbed into DSP add_ln703_752_reg_38700343_reg.
DSP Report: Generating DSP mul_ln1118_1450_fu_6679_p2, operation Mode is: A''*(B:0x3fda2).
DSP Report: register mul_ln1118_1450_fu_6679_p2 is absorbed into DSP mul_ln1118_1450_fu_6679_p2.
DSP Report: register mul_ln1118_1450_fu_6679_p2 is absorbed into DSP mul_ln1118_1450_fu_6679_p2.
DSP Report: operator mul_ln1118_1450_fu_6679_p2 is absorbed into DSP mul_ln1118_1450_fu_6679_p2.
DSP Report: Generating DSP mul_ln1118_906_fu_6825_p2, operation Mode is: A''*(B:0x3ff59).
DSP Report: register mul_ln1118_906_fu_6825_p2 is absorbed into DSP mul_ln1118_906_fu_6825_p2.
DSP Report: register mul_ln1118_906_fu_6825_p2 is absorbed into DSP mul_ln1118_906_fu_6825_p2.
DSP Report: operator mul_ln1118_906_fu_6825_p2 is absorbed into DSP mul_ln1118_906_fu_6825_p2.
DSP Report: Generating DSP mul_ln1118_949_fu_4543_p2, operation Mode is: A''*(B:0x3ff55).
DSP Report: register mul_ln1118_949_fu_4543_p2 is absorbed into DSP mul_ln1118_949_fu_4543_p2.
DSP Report: register mul_ln1118_949_fu_4543_p2 is absorbed into DSP mul_ln1118_949_fu_4543_p2.
DSP Report: operator mul_ln1118_949_fu_4543_p2 is absorbed into DSP mul_ln1118_949_fu_4543_p2.
DSP Report: Generating DSP mul_ln1118_1073_fu_6625_p2, operation Mode is: A''*(B:0x3ff68).
DSP Report: register mul_ln1118_1073_fu_6625_p2 is absorbed into DSP mul_ln1118_1073_fu_6625_p2.
DSP Report: register mul_ln1118_1073_fu_6625_p2 is absorbed into DSP mul_ln1118_1073_fu_6625_p2.
DSP Report: operator mul_ln1118_1073_fu_6625_p2 is absorbed into DSP mul_ln1118_1073_fu_6625_p2.
DSP Report: Generating DSP mul_ln1118_936_fu_5909_p2, operation Mode is: A''*(B:0x3ff5d).
DSP Report: register mul_ln1118_936_fu_5909_p2 is absorbed into DSP mul_ln1118_936_fu_5909_p2.
DSP Report: register mul_ln1118_936_fu_5909_p2 is absorbed into DSP mul_ln1118_936_fu_5909_p2.
DSP Report: operator mul_ln1118_936_fu_5909_p2 is absorbed into DSP mul_ln1118_936_fu_5909_p2.
DSP Report: Generating DSP mul_ln1118_991_fu_6659_p2, operation Mode is: A''*(B:0x5f).
DSP Report: register data_65_V_read_1_reg_38697710_reg is absorbed into DSP mul_ln1118_991_fu_6659_p2.
DSP Report: register data_65_V_read_1_reg_38697710_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_991_fu_6659_p2.
DSP Report: operator mul_ln1118_991_fu_6659_p2 is absorbed into DSP mul_ln1118_991_fu_6659_p2.
DSP Report: Generating DSP add_ln703_1052_fu_38670227_p2, operation Mode is: PCIN+A''*(B:0x5c).
DSP Report: register data_69_V_read_1_reg_38697657_reg is absorbed into DSP add_ln703_1052_fu_38670227_p2.
DSP Report: register data_69_V_read_1_reg_38697657_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1052_fu_38670227_p2.
DSP Report: operator add_ln703_1052_fu_38670227_p2 is absorbed into DSP add_ln703_1052_fu_38670227_p2.
DSP Report: operator mul_ln1118_1055_fu_5406_p2 is absorbed into DSP add_ln703_1052_fu_38670227_p2.
DSP Report: Generating DSP mul_ln1118_976_fu_6891_p2, operation Mode is: A''*(B:0x54).
DSP Report: register data_64_V_read_1_reg_38697725_reg is absorbed into DSP mul_ln1118_976_fu_6891_p2.
DSP Report: register data_64_V_read_1_reg_38697725_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_976_fu_6891_p2.
DSP Report: operator mul_ln1118_976_fu_6891_p2 is absorbed into DSP mul_ln1118_976_fu_6891_p2.
DSP Report: Generating DSP add_ln703_1050_fu_38670207_p2, operation Mode is: PCIN+A''*(B:0x9e).
DSP Report: register data_74_V_read_1_reg_38697586_reg is absorbed into DSP add_ln703_1050_fu_38670207_p2.
DSP Report: register data_74_V_read_1_reg_38697586_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1050_fu_38670207_p2.
DSP Report: operator add_ln703_1050_fu_38670207_p2 is absorbed into DSP add_ln703_1050_fu_38670207_p2.
DSP Report: operator mul_ln1118_1133_fu_6183_p2 is absorbed into DSP add_ln703_1050_fu_38670207_p2.
DSP Report: Generating DSP add_ln703_1048_fu_38670201_p2, operation Mode is: C+A''*(B:0x14d).
DSP Report: register data_72_V_read_1_reg_38697613_reg is absorbed into DSP add_ln703_1048_fu_38670201_p2.
DSP Report: register data_72_V_read_1_reg_38697613_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1048_fu_38670201_p2.
DSP Report: operator add_ln703_1048_fu_38670201_p2 is absorbed into DSP add_ln703_1048_fu_38670201_p2.
DSP Report: operator mul_ln1118_1101_fu_4558_p2 is absorbed into DSP add_ln703_1048_fu_38670201_p2.
DSP Report: Generating DSP mul_ln1118_2395_fu_3921_p2, operation Mode is: A''*(B:0x65).
DSP Report: register data_157_V_read_1_reg_38696382_reg is absorbed into DSP mul_ln1118_2395_fu_3921_p2.
DSP Report: register data_157_V_read_1_reg_38696382_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2395_fu_3921_p2.
DSP Report: operator mul_ln1118_2395_fu_3921_p2 is absorbed into DSP mul_ln1118_2395_fu_3921_p2.
DSP Report: Generating DSP add_ln703_2011_fu_38676059_p2, operation Mode is: PCIN+A''*(B:0x52).
DSP Report: register data_38_V_read_1_reg_38698113_reg is absorbed into DSP add_ln703_2011_fu_38676059_p2.
DSP Report: register zext_ln1118_500_reg_38699185_reg is absorbed into DSP add_ln703_2011_fu_38676059_p2.
DSP Report: operator add_ln703_2011_fu_38676059_p2 is absorbed into DSP add_ln703_2011_fu_38676059_p2.
DSP Report: operator mul_ln1118_614_fu_4304_p2 is absorbed into DSP add_ln703_2011_fu_38676059_p2.
DSP Report: Generating DSP mul_ln1118_680_fu_3787_p2, operation Mode is: A''*(B:0x7a).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP mul_ln1118_680_fu_3787_p2.
DSP Report: register data_43_V_read_1_reg_38698043_reg is absorbed into DSP mul_ln1118_680_fu_3787_p2.
DSP Report: operator mul_ln1118_680_fu_3787_p2 is absorbed into DSP mul_ln1118_680_fu_3787_p2.
DSP Report: Generating DSP add_ln703_2229_fu_38643470_p2, operation Mode is: PCIN+A''*(B:0x5c).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_2229_fu_38643470_p2.
DSP Report: register data_34_V_read_1_reg_38698171_reg is absorbed into DSP add_ln703_2229_fu_38643470_p2.
DSP Report: operator add_ln703_2229_fu_38643470_p2 is absorbed into DSP add_ln703_2229_fu_38643470_p2.
DSP Report: operator mul_ln1118_548_fu_4564_p2 is absorbed into DSP add_ln703_2229_fu_38643470_p2.
DSP Report: Generating DSP add_ln703_2229_reg_38700878_reg, operation Mode is: PCIN+A''*(B:0x45).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_2229_reg_38700878_reg.
DSP Report: register data_38_V_read_1_reg_38698113_reg is absorbed into DSP add_ln703_2229_reg_38700878_reg.
DSP Report: register add_ln703_2229_reg_38700878_reg is absorbed into DSP add_ln703_2229_reg_38700878_reg.
DSP Report: operator add_ln703_2229_fu_38643470_p2 is absorbed into DSP add_ln703_2229_reg_38700878_reg.
DSP Report: operator mul_ln1118_609_fu_4568_p2 is absorbed into DSP add_ln703_2229_reg_38700878_reg.
DSP Report: Generating DSP mul_ln1118_788_fu_6449_p2, operation Mode is: A''*(B:0xae).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP mul_ln1118_788_fu_6449_p2.
DSP Report: register data_51_V_read_1_reg_38697928_reg is absorbed into DSP mul_ln1118_788_fu_6449_p2.
DSP Report: operator mul_ln1118_788_fu_6449_p2 is absorbed into DSP mul_ln1118_788_fu_6449_p2.
DSP Report: Generating DSP add_ln703_979_fu_38642664_p2, operation Mode is: PCIN+A''*(B:0xec).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP add_ln703_979_fu_38642664_p2.
DSP Report: register data_48_V_read_1_reg_38697974_reg is absorbed into DSP add_ln703_979_fu_38642664_p2.
DSP Report: operator add_ln703_979_fu_38642664_p2 is absorbed into DSP add_ln703_979_fu_38642664_p2.
DSP Report: operator mul_ln1118_745_fu_5320_p2 is absorbed into DSP add_ln703_979_fu_38642664_p2.
DSP Report: Generating DSP mul_ln1118_1053_fu_5708_p2, operation Mode is: A''*(B:0x3ff76).
DSP Report: register mul_ln1118_1053_fu_5708_p2 is absorbed into DSP mul_ln1118_1053_fu_5708_p2.
DSP Report: register mul_ln1118_1053_fu_5708_p2 is absorbed into DSP mul_ln1118_1053_fu_5708_p2.
DSP Report: operator mul_ln1118_1053_fu_5708_p2 is absorbed into DSP mul_ln1118_1053_fu_5708_p2.
DSP Report: Generating DSP add_ln703_978_fu_38642654_p2, operation Mode is: C+A''*(B:0x15d).
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP add_ln703_978_fu_38642654_p2.
DSP Report: register data_63_V_read_1_reg_38697741_reg is absorbed into DSP add_ln703_978_fu_38642654_p2.
DSP Report: operator add_ln703_978_fu_38642654_p2 is absorbed into DSP add_ln703_978_fu_38642654_p2.
DSP Report: operator mul_ln1118_961_fu_7128_p2 is absorbed into DSP add_ln703_978_fu_38642654_p2.
DSP Report: Generating DSP mul_ln1118_819_fu_5759_p2, operation Mode is: A''*(B:0x13e).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP mul_ln1118_819_fu_5759_p2.
DSP Report: register data_53_V_read_1_reg_38697894_reg is absorbed into DSP mul_ln1118_819_fu_5759_p2.
DSP Report: operator mul_ln1118_819_fu_5759_p2 is absorbed into DSP mul_ln1118_819_fu_5759_p2.
DSP Report: Generating DSP add_ln703_977_fu_38642648_p2, operation Mode is: PCIN+A''*(B:0x156).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP add_ln703_977_fu_38642648_p2.
DSP Report: register data_49_V_read_1_reg_38697957_reg is absorbed into DSP add_ln703_977_fu_38642648_p2.
DSP Report: operator add_ln703_977_fu_38642648_p2 is absorbed into DSP add_ln703_977_fu_38642648_p2.
DSP Report: operator mul_ln1118_763_fu_3699_p2 is absorbed into DSP add_ln703_977_fu_38642648_p2.
DSP Report: Generating DSP add_ln703_977_reg_38700608_reg, operation Mode is: PCIN+A''*(B:0x13d).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP add_ln703_977_reg_38700608_reg.
DSP Report: register data_52_V_read_1_reg_38697911_reg is absorbed into DSP add_ln703_977_reg_38700608_reg.
DSP Report: register add_ln703_977_reg_38700608_reg is absorbed into DSP add_ln703_977_reg_38700608_reg.
DSP Report: operator add_ln703_977_fu_38642648_p2 is absorbed into DSP add_ln703_977_reg_38700608_reg.
DSP Report: operator mul_ln1118_804_fu_5679_p2 is absorbed into DSP add_ln703_977_reg_38700608_reg.
DSP Report: Generating DSP mul_ln1118_892_reg_2324281_reg, operation Mode is: (A''*(B:0xeb))'.
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP mul_ln1118_892_reg_2324281_reg.
DSP Report: register data_58_V_read_1_reg_38697814_reg is absorbed into DSP mul_ln1118_892_reg_2324281_reg.
DSP Report: register mul_ln1118_892_reg_2324281_reg is absorbed into DSP mul_ln1118_892_reg_2324281_reg.
DSP Report: operator mul_ln1118_892_fu_7174_p2 is absorbed into DSP mul_ln1118_892_reg_2324281_reg.
DSP Report: Generating DSP add_ln703_825_reg_38701108_reg, operation Mode is: C+A''*(B:0x3fe6d).
DSP Report: register add_ln703_825_reg_38701108_reg is absorbed into DSP add_ln703_825_reg_38701108_reg.
DSP Report: register add_ln703_825_reg_38701108_reg is absorbed into DSP add_ln703_825_reg_38701108_reg.
DSP Report: register add_ln703_825_reg_38701108_reg is absorbed into DSP add_ln703_825_reg_38701108_reg.
DSP Report: operator add_ln703_825_fu_38669305_p2 is absorbed into DSP add_ln703_825_reg_38701108_reg.
DSP Report: operator mul_ln1118_863_fu_5322_p2 is absorbed into DSP add_ln703_825_reg_38701108_reg.
DSP Report: Generating DSP mul_ln1118_607_fu_6266_p2, operation Mode is: A''*(B:0x3ff43).
DSP Report: register mul_ln1118_607_fu_6266_p2 is absorbed into DSP mul_ln1118_607_fu_6266_p2.
DSP Report: register mul_ln1118_607_fu_6266_p2 is absorbed into DSP mul_ln1118_607_fu_6266_p2.
DSP Report: operator mul_ln1118_607_fu_6266_p2 is absorbed into DSP mul_ln1118_607_fu_6266_p2.
DSP Report: Generating DSP mul_ln1118_1424_fu_3792_p2, operation Mode is: A''*(B:0x3fe77).
DSP Report: register mul_ln1118_1424_fu_3792_p2 is absorbed into DSP mul_ln1118_1424_fu_3792_p2.
DSP Report: register mul_ln1118_1424_fu_3792_p2 is absorbed into DSP mul_ln1118_1424_fu_3792_p2.
DSP Report: operator mul_ln1118_1424_fu_3792_p2 is absorbed into DSP mul_ln1118_1424_fu_3792_p2.
DSP Report: Generating DSP mul_ln1118_1294_fu_6872_p2, operation Mode is: A''*(B:0x3fe6a).
DSP Report: register mul_ln1118_1294_fu_6872_p2 is absorbed into DSP mul_ln1118_1294_fu_6872_p2.
DSP Report: register mul_ln1118_1294_fu_6872_p2 is absorbed into DSP mul_ln1118_1294_fu_6872_p2.
DSP Report: operator mul_ln1118_1294_fu_6872_p2 is absorbed into DSP mul_ln1118_1294_fu_6872_p2.
DSP Report: Generating DSP mul_ln1118_994_fu_5652_p2, operation Mode is: A''*(B:0x3fe39).
DSP Report: register mul_ln1118_994_fu_5652_p2 is absorbed into DSP mul_ln1118_994_fu_5652_p2.
DSP Report: register mul_ln1118_994_fu_5652_p2 is absorbed into DSP mul_ln1118_994_fu_5652_p2.
DSP Report: operator mul_ln1118_994_fu_5652_p2 is absorbed into DSP mul_ln1118_994_fu_5652_p2.
DSP Report: Generating DSP mul_ln1118_1196_fu_4781_p2, operation Mode is: A''*(B:0x3feb4).
DSP Report: register mul_ln1118_1196_fu_4781_p2 is absorbed into DSP mul_ln1118_1196_fu_4781_p2.
DSP Report: register mul_ln1118_1196_fu_4781_p2 is absorbed into DSP mul_ln1118_1196_fu_4781_p2.
DSP Report: operator mul_ln1118_1196_fu_4781_p2 is absorbed into DSP mul_ln1118_1196_fu_4781_p2.
DSP Report: Generating DSP mul_ln1118_978_fu_4407_p2, operation Mode is: A''*(B:0x3febc).
DSP Report: register mul_ln1118_978_fu_4407_p2 is absorbed into DSP mul_ln1118_978_fu_4407_p2.
DSP Report: register mul_ln1118_978_fu_4407_p2 is absorbed into DSP mul_ln1118_978_fu_4407_p2.
DSP Report: operator mul_ln1118_978_fu_4407_p2 is absorbed into DSP mul_ln1118_978_fu_4407_p2.
DSP Report: Generating DSP mul_ln1118_893_fu_5795_p2, operation Mode is: A''*(B:0x3fec5).
DSP Report: register mul_ln1118_893_fu_5795_p2 is absorbed into DSP mul_ln1118_893_fu_5795_p2.
DSP Report: register mul_ln1118_893_fu_5795_p2 is absorbed into DSP mul_ln1118_893_fu_5795_p2.
DSP Report: operator mul_ln1118_893_fu_5795_p2 is absorbed into DSP mul_ln1118_893_fu_5795_p2.
DSP Report: Generating DSP mul_ln1118_779_fu_7223_p2, operation Mode is: A''*(B:0x3feb2).
DSP Report: register mul_ln1118_779_fu_7223_p2 is absorbed into DSP mul_ln1118_779_fu_7223_p2.
DSP Report: register mul_ln1118_779_fu_7223_p2 is absorbed into DSP mul_ln1118_779_fu_7223_p2.
DSP Report: operator mul_ln1118_779_fu_7223_p2 is absorbed into DSP mul_ln1118_779_fu_7223_p2.
DSP Report: Generating DSP mul_ln1118_1303_fu_4916_p2, operation Mode is: A''*(B:0x3fdcb).
DSP Report: register mul_ln1118_1303_fu_4916_p2 is absorbed into DSP mul_ln1118_1303_fu_4916_p2.
DSP Report: register mul_ln1118_1303_fu_4916_p2 is absorbed into DSP mul_ln1118_1303_fu_4916_p2.
DSP Report: operator mul_ln1118_1303_fu_4916_p2 is absorbed into DSP mul_ln1118_1303_fu_4916_p2.
DSP Report: Generating DSP mul_ln1118_1447_fu_4904_p2, operation Mode is: A''*(B:0x3fdd7).
DSP Report: register mul_ln1118_1447_fu_4904_p2 is absorbed into DSP mul_ln1118_1447_fu_4904_p2.
DSP Report: register mul_ln1118_1447_fu_4904_p2 is absorbed into DSP mul_ln1118_1447_fu_4904_p2.
DSP Report: operator mul_ln1118_1447_fu_4904_p2 is absorbed into DSP mul_ln1118_1447_fu_4904_p2.
DSP Report: Generating DSP mul_ln1118_717_fu_6800_p2, operation Mode is: A''*(B:0x3fd09).
DSP Report: register mul_ln1118_717_fu_6800_p2 is absorbed into DSP mul_ln1118_717_fu_6800_p2.
DSP Report: register mul_ln1118_717_fu_6800_p2 is absorbed into DSP mul_ln1118_717_fu_6800_p2.
DSP Report: operator mul_ln1118_717_fu_6800_p2 is absorbed into DSP mul_ln1118_717_fu_6800_p2.
DSP Report: Generating DSP mul_ln1118_899_fu_4169_p2, operation Mode is: A''*(B:0x3fd97).
DSP Report: register mul_ln1118_899_fu_4169_p2 is absorbed into DSP mul_ln1118_899_fu_4169_p2.
DSP Report: register mul_ln1118_899_fu_4169_p2 is absorbed into DSP mul_ln1118_899_fu_4169_p2.
DSP Report: operator mul_ln1118_899_fu_4169_p2 is absorbed into DSP mul_ln1118_899_fu_4169_p2.
DSP Report: Generating DSP mul_ln1118_2263_fu_4393_p2, operation Mode is: A''*(B:0x3fe99).
DSP Report: register mul_ln1118_2263_fu_4393_p2 is absorbed into DSP mul_ln1118_2263_fu_4393_p2.
DSP Report: register mul_ln1118_2263_fu_4393_p2 is absorbed into DSP mul_ln1118_2263_fu_4393_p2.
DSP Report: operator mul_ln1118_2263_fu_4393_p2 is absorbed into DSP mul_ln1118_2263_fu_4393_p2.
DSP Report: Generating DSP mul_ln1118_2020_fu_4723_p2, operation Mode is: A''*(B:0x3feaa).
DSP Report: register mul_ln1118_2020_fu_4723_p2 is absorbed into DSP mul_ln1118_2020_fu_4723_p2.
DSP Report: register mul_ln1118_2020_fu_4723_p2 is absorbed into DSP mul_ln1118_2020_fu_4723_p2.
DSP Report: operator mul_ln1118_2020_fu_4723_p2 is absorbed into DSP mul_ln1118_2020_fu_4723_p2.
DSP Report: Generating DSP mul_ln1118_1061_fu_7172_p2, operation Mode is: A''*(B:0x3feed).
DSP Report: register mul_ln1118_1061_fu_7172_p2 is absorbed into DSP mul_ln1118_1061_fu_7172_p2.
DSP Report: register mul_ln1118_1061_fu_7172_p2 is absorbed into DSP mul_ln1118_1061_fu_7172_p2.
DSP Report: operator mul_ln1118_1061_fu_7172_p2 is absorbed into DSP mul_ln1118_1061_fu_7172_p2.
DSP Report: Generating DSP mul_ln1118_1107_fu_4569_p2, operation Mode is: A''*(B:0x3fed3).
DSP Report: register mul_ln1118_1107_fu_4569_p2 is absorbed into DSP mul_ln1118_1107_fu_4569_p2.
DSP Report: register mul_ln1118_1107_fu_4569_p2 is absorbed into DSP mul_ln1118_1107_fu_4569_p2.
DSP Report: operator mul_ln1118_1107_fu_4569_p2 is absorbed into DSP mul_ln1118_1107_fu_4569_p2.
DSP Report: Generating DSP mul_ln1118_1198_fu_4044_p2, operation Mode is: A''*(B:0x3feb0).
DSP Report: register mul_ln1118_1198_fu_4044_p2 is absorbed into DSP mul_ln1118_1198_fu_4044_p2.
DSP Report: register mul_ln1118_1198_fu_4044_p2 is absorbed into DSP mul_ln1118_1198_fu_4044_p2.
DSP Report: operator mul_ln1118_1198_fu_4044_p2 is absorbed into DSP mul_ln1118_1198_fu_4044_p2.
DSP Report: Generating DSP mul_ln1118_1948_fu_4871_p2, operation Mode is: A''*(B:0x52).
DSP Report: register data_129_V_read_1_reg_38696782_reg is absorbed into DSP mul_ln1118_1948_fu_4871_p2.
DSP Report: register data_129_V_read_1_reg_38696782_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1948_fu_4871_p2.
DSP Report: operator mul_ln1118_1948_fu_4871_p2 is absorbed into DSP mul_ln1118_1948_fu_4871_p2.
DSP Report: Generating DSP mul_ln1118_907_fu_6042_p2, operation Mode is: A''*(B:0x19c).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP mul_ln1118_907_fu_6042_p2.
DSP Report: register data_59_V_read_1_reg_38697798_reg is absorbed into DSP mul_ln1118_907_fu_6042_p2.
DSP Report: operator mul_ln1118_907_fu_6042_p2 is absorbed into DSP mul_ln1118_907_fu_6042_p2.
DSP Report: Generating DSP add_ln703_1010_fu_38642728_p2, operation Mode is: PCIN+A''*(B:0x10f).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP add_ln703_1010_fu_38642728_p2.
DSP Report: register data_50_V_read_1_reg_38697943_reg is absorbed into DSP add_ln703_1010_fu_38642728_p2.
DSP Report: operator add_ln703_1010_fu_38642728_p2 is absorbed into DSP add_ln703_1010_fu_38642728_p2.
DSP Report: operator mul_ln1118_780_fu_5865_p2 is absorbed into DSP add_ln703_1010_fu_38642728_p2.
DSP Report: Generating DSP add_ln703_1010_reg_38700633_reg, operation Mode is: PCIN+A''*(B:0x157).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP add_ln703_1010_reg_38700633_reg.
DSP Report: register data_58_V_read_1_reg_38697814_reg is absorbed into DSP add_ln703_1010_reg_38700633_reg.
DSP Report: register add_ln703_1010_reg_38700633_reg is absorbed into DSP add_ln703_1010_reg_38700633_reg.
DSP Report: operator add_ln703_1010_fu_38642728_p2 is absorbed into DSP add_ln703_1010_reg_38700633_reg.
DSP Report: operator mul_ln1118_894_fu_7175_p2 is absorbed into DSP add_ln703_1010_reg_38700633_reg.
DSP Report: Generating DSP mul_ln1118_770_fu_4831_p2, operation Mode is: A''*(B:0x17c).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP mul_ln1118_770_fu_4831_p2.
DSP Report: register data_49_V_read_1_reg_38697957_reg is absorbed into DSP mul_ln1118_770_fu_4831_p2.
DSP Report: operator mul_ln1118_770_fu_4831_p2 is absorbed into DSP mul_ln1118_770_fu_4831_p2.
DSP Report: Generating DSP add_ln703_1008_fu_38642712_p2, operation Mode is: PCIN+A''*(B:0x1c7).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_1008_fu_38642712_p2.
DSP Report: register data_34_V_read_1_reg_38698171_reg is absorbed into DSP add_ln703_1008_fu_38642712_p2.
DSP Report: operator add_ln703_1008_fu_38642712_p2 is absorbed into DSP add_ln703_1008_fu_38642712_p2.
DSP Report: operator mul_ln1118_546_fu_7027_p2 is absorbed into DSP add_ln703_1008_fu_38642712_p2.
DSP Report: Generating DSP add_ln703_1008_reg_38700628_reg, operation Mode is: PCIN+A''*(B:0x135).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_1008_reg_38700628_reg.
DSP Report: register data_36_V_read_1_reg_38698146_reg is absorbed into DSP add_ln703_1008_reg_38700628_reg.
DSP Report: register add_ln703_1008_reg_38700628_reg is absorbed into DSP add_ln703_1008_reg_38700628_reg.
DSP Report: operator add_ln703_1008_fu_38642712_p2 is absorbed into DSP add_ln703_1008_reg_38700628_reg.
DSP Report: operator mul_ln1118_578_fu_5290_p2 is absorbed into DSP add_ln703_1008_reg_38700628_reg.
DSP Report: Generating DSP mul_ln1118_1987_fu_5814_p2, operation Mode is: A''*(B:0x3fdea).
DSP Report: register mul_ln1118_1987_fu_5814_p2 is absorbed into DSP mul_ln1118_1987_fu_5814_p2.
DSP Report: register mul_ln1118_1987_fu_5814_p2 is absorbed into DSP mul_ln1118_1987_fu_5814_p2.
DSP Report: operator mul_ln1118_1987_fu_5814_p2 is absorbed into DSP mul_ln1118_1987_fu_5814_p2.
DSP Report: Generating DSP mul_ln1118_2146_fu_7342_p2, operation Mode is: A''*(B:0x3fda6).
DSP Report: register mul_ln1118_2146_fu_7342_p2 is absorbed into DSP mul_ln1118_2146_fu_7342_p2.
DSP Report: register mul_ln1118_2146_fu_7342_p2 is absorbed into DSP mul_ln1118_2146_fu_7342_p2.
DSP Report: operator mul_ln1118_2146_fu_7342_p2 is absorbed into DSP mul_ln1118_2146_fu_7342_p2.
DSP Report: Generating DSP mul_ln1118_1082_fu_4339_p2, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_ln1118_1082_fu_4339_p2 is absorbed into DSP mul_ln1118_1082_fu_4339_p2.
DSP Report: register mul_ln1118_1082_fu_4339_p2 is absorbed into DSP mul_ln1118_1082_fu_4339_p2.
DSP Report: operator mul_ln1118_1082_fu_4339_p2 is absorbed into DSP mul_ln1118_1082_fu_4339_p2.
DSP Report: Generating DSP mul_ln1118_705_fu_5282_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_705_fu_5282_p2 is absorbed into DSP mul_ln1118_705_fu_5282_p2.
DSP Report: register mul_ln1118_705_fu_5282_p2 is absorbed into DSP mul_ln1118_705_fu_5282_p2.
DSP Report: operator mul_ln1118_705_fu_5282_p2 is absorbed into DSP mul_ln1118_705_fu_5282_p2.
DSP Report: Generating DSP mul_ln1118_2432_fu_4520_p2, operation Mode is: A''*(B:0x2f2).
DSP Report: register data_160_V_read_1_reg_38696333_reg is absorbed into DSP mul_ln1118_2432_fu_4520_p2.
DSP Report: register data_160_V_read_1_reg_38696333_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2432_fu_4520_p2.
DSP Report: operator mul_ln1118_2432_fu_4520_p2 is absorbed into DSP mul_ln1118_2432_fu_4520_p2.
DSP Report: Generating DSP mul_ln1118_1499_fu_4650_p2, operation Mode is: A''*(B:0x3fe94).
DSP Report: register mul_ln1118_1499_fu_4650_p2 is absorbed into DSP mul_ln1118_1499_fu_4650_p2.
DSP Report: register mul_ln1118_1499_fu_4650_p2 is absorbed into DSP mul_ln1118_1499_fu_4650_p2.
DSP Report: operator mul_ln1118_1499_fu_4650_p2 is absorbed into DSP mul_ln1118_1499_fu_4650_p2.
DSP Report: Generating DSP mul_ln1118_1923_fu_3797_p2, operation Mode is: A''*(B:0x3fe0c).
DSP Report: register mul_ln1118_1923_fu_3797_p2 is absorbed into DSP mul_ln1118_1923_fu_3797_p2.
DSP Report: register mul_ln1118_1923_fu_3797_p2 is absorbed into DSP mul_ln1118_1923_fu_3797_p2.
DSP Report: operator mul_ln1118_1923_fu_3797_p2 is absorbed into DSP mul_ln1118_1923_fu_3797_p2.
DSP Report: Generating DSP add_ln703_3055_reg_38703303_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_3055_reg_38703303_reg is absorbed into DSP add_ln703_3055_reg_38703303_reg.
DSP Report: operator add_ln703_3055_fu_38682629_p2 is absorbed into DSP add_ln703_3055_reg_38703303_reg.
DSP Report: Generating DSP mul_ln1118_1260_fu_6273_p2, operation Mode is: A''*(B:0x3fec6).
DSP Report: register mul_ln1118_1260_fu_6273_p2 is absorbed into DSP mul_ln1118_1260_fu_6273_p2.
DSP Report: register mul_ln1118_1260_fu_6273_p2 is absorbed into DSP mul_ln1118_1260_fu_6273_p2.
DSP Report: operator mul_ln1118_1260_fu_6273_p2 is absorbed into DSP mul_ln1118_1260_fu_6273_p2.
DSP Report: Generating DSP add_ln703_1225_fu_38671366_p2, operation Mode is: C+A''*(B:0x3fbd5).
DSP Report: register add_ln703_1225_fu_38671366_p2 is absorbed into DSP add_ln703_1225_fu_38671366_p2.
DSP Report: register add_ln703_1225_fu_38671366_p2 is absorbed into DSP add_ln703_1225_fu_38671366_p2.
DSP Report: operator add_ln703_1225_fu_38671366_p2 is absorbed into DSP add_ln703_1225_fu_38671366_p2.
DSP Report: operator mul_ln1118_1242_fu_7380_p2 is absorbed into DSP add_ln703_1225_fu_38671366_p2.
DSP Report: Generating DSP mul_ln1118_1041_fu_4425_p2, operation Mode is: A''*(B:0x3feaa).
DSP Report: register mul_ln1118_1041_fu_4425_p2 is absorbed into DSP mul_ln1118_1041_fu_4425_p2.
DSP Report: register mul_ln1118_1041_fu_4425_p2 is absorbed into DSP mul_ln1118_1041_fu_4425_p2.
DSP Report: operator mul_ln1118_1041_fu_4425_p2 is absorbed into DSP mul_ln1118_1041_fu_4425_p2.
DSP Report: Generating DSP mul_ln1118_1013_fu_4784_p2, operation Mode is: A''*(B:0x3ff4e).
DSP Report: register mul_ln1118_1013_fu_4784_p2 is absorbed into DSP mul_ln1118_1013_fu_4784_p2.
DSP Report: register mul_ln1118_1013_fu_4784_p2 is absorbed into DSP mul_ln1118_1013_fu_4784_p2.
DSP Report: operator mul_ln1118_1013_fu_4784_p2 is absorbed into DSP mul_ln1118_1013_fu_4784_p2.
DSP Report: Generating DSP mul_ln1118_1907_fu_5394_p2, operation Mode is: A''*(B:0x151).
DSP Report: register data_126_V_read_1_reg_38696827_reg is absorbed into DSP mul_ln1118_1907_fu_5394_p2.
DSP Report: register data_126_V_read_1_reg_38696827_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1907_fu_5394_p2.
DSP Report: operator mul_ln1118_1907_fu_5394_p2 is absorbed into DSP mul_ln1118_1907_fu_5394_p2.
DSP Report: Generating DSP add_ln703_2054_fu_38676353_p2, operation Mode is: PCIN+A''*(B:0x139).
DSP Report: register data_124_V_read_1_reg_38696854_reg is absorbed into DSP add_ln703_2054_fu_38676353_p2.
DSP Report: register data_124_V_read_1_reg_38696854_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2054_fu_38676353_p2.
DSP Report: operator add_ln703_2054_fu_38676353_p2 is absorbed into DSP add_ln703_2054_fu_38676353_p2.
DSP Report: operator mul_ln1118_1874_fu_6941_p2 is absorbed into DSP add_ln703_2054_fu_38676353_p2.
DSP Report: Generating DSP add_ln703_2054_fu_38676353_p2, operation Mode is: PCIN+A''*(B:0x11c).
DSP Report: register data_123_V_read_1_reg_38696868_reg is absorbed into DSP add_ln703_2054_fu_38676353_p2.
DSP Report: register zext_ln1118_1733_reg_38699700_reg is absorbed into DSP add_ln703_2054_fu_38676353_p2.
DSP Report: operator add_ln703_2054_fu_38676353_p2 is absorbed into DSP add_ln703_2054_fu_38676353_p2.
DSP Report: operator mul_ln1118_1858_fu_4314_p2 is absorbed into DSP add_ln703_2054_fu_38676353_p2.
DSP Report: Generating DSP mul_ln1118_2065_fu_6413_p2, operation Mode is: A''*(B:0x12b).
DSP Report: register data_137_V_read_1_reg_38696673_reg is absorbed into DSP mul_ln1118_2065_fu_6413_p2.
DSP Report: register data_137_V_read_1_reg_38696673_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2065_fu_6413_p2.
DSP Report: operator mul_ln1118_2065_fu_6413_p2 is absorbed into DSP mul_ln1118_2065_fu_6413_p2.
DSP Report: Generating DSP add_ln703_2052_fu_38676337_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2052_fu_38676337_p2 is absorbed into DSP add_ln703_2052_fu_38676337_p2.
DSP Report: register add_ln703_2052_fu_38676337_p2 is absorbed into DSP add_ln703_2052_fu_38676337_p2.
DSP Report: register add_ln703_2052_fu_38676337_p2 is absorbed into DSP add_ln703_2052_fu_38676337_p2.
DSP Report: register add_ln703_2052_fu_38676337_p2 is absorbed into DSP add_ln703_2052_fu_38676337_p2.
DSP Report: register add_ln703_2052_fu_38676337_p2 is absorbed into DSP add_ln703_2052_fu_38676337_p2.
DSP Report: operator add_ln703_2052_fu_38676337_p2 is absorbed into DSP add_ln703_2052_fu_38676337_p2.
DSP Report: Generating DSP add_ln703_2054_fu_38676353_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_2054_fu_38676353_p2 is absorbed into DSP add_ln703_2054_fu_38676353_p2.
DSP Report: Generating DSP mul_ln1118_1632_fu_4698_p2, operation Mode is: A''*(B:0x165).
DSP Report: register data_108_V_read_1_reg_38697092_reg is absorbed into DSP mul_ln1118_1632_fu_4698_p2.
DSP Report: register data_108_V_read_1_reg_38697092_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1632_fu_4698_p2.
DSP Report: operator mul_ln1118_1632_fu_4698_p2 is absorbed into DSP mul_ln1118_1632_fu_4698_p2.
DSP Report: Generating DSP add_ln703_2050_fu_38676317_p2, operation Mode is: PCIN+A''*(B:0x1c6).
DSP Report: register data_99_V_read_1_reg_38697226_reg is absorbed into DSP add_ln703_2050_fu_38676317_p2.
DSP Report: register data_99_V_read_1_reg_38697226_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2050_fu_38676317_p2.
DSP Report: operator add_ln703_2050_fu_38676317_p2 is absorbed into DSP add_ln703_2050_fu_38676317_p2.
DSP Report: operator mul_ln1118_1498_fu_7577_p2 is absorbed into DSP add_ln703_2050_fu_38676317_p2.
DSP Report: Generating DSP add_ln703_2050_fu_38676317_p2, operation Mode is: PCIN+A''*(B:0x176).
DSP Report: register data_98_V_read_1_reg_38697242_reg is absorbed into DSP add_ln703_2050_fu_38676317_p2.
DSP Report: register data_98_V_read_1_reg_38697242_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2050_fu_38676317_p2.
DSP Report: operator add_ln703_2050_fu_38676317_p2 is absorbed into DSP add_ln703_2050_fu_38676317_p2.
DSP Report: operator mul_ln1118_1484_fu_6962_p2 is absorbed into DSP add_ln703_2050_fu_38676317_p2.
DSP Report: Generating DSP add_ln703_2050_fu_38676317_p2, operation Mode is: PCIN+A''*(B:0x1c2).
DSP Report: register data_113_V_read_1_reg_38697020_reg is absorbed into DSP add_ln703_2050_fu_38676317_p2.
DSP Report: register data_113_V_read_1_reg_38697020_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2050_fu_38676317_p2.
DSP Report: operator add_ln703_2050_fu_38676317_p2 is absorbed into DSP add_ln703_2050_fu_38676317_p2.
DSP Report: operator mul_ln1118_1708_fu_6458_p2 is absorbed into DSP add_ln703_2050_fu_38676317_p2.
DSP Report: Generating DSP add_ln703_2050_fu_38676317_p2, operation Mode is: PCIN+A''*(B:0x172).
DSP Report: register data_112_V_read_1_reg_38697035_reg is absorbed into DSP add_ln703_2050_fu_38676317_p2.
DSP Report: register data_112_V_read_1_reg_38697035_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2050_fu_38676317_p2.
DSP Report: operator add_ln703_2050_fu_38676317_p2 is absorbed into DSP add_ln703_2050_fu_38676317_p2.
DSP Report: operator mul_ln1118_1693_fu_6548_p2 is absorbed into DSP add_ln703_2050_fu_38676317_p2.
DSP Report: Generating DSP mul_ln1118_2154_fu_6776_p2, operation Mode is: A''*(B:0xb9).
DSP Report: register data_142_V_read_1_reg_38696601_reg is absorbed into DSP mul_ln1118_2154_fu_6776_p2.
DSP Report: register data_142_V_read_1_reg_38696601_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2154_fu_6776_p2.
DSP Report: operator mul_ln1118_2154_fu_6776_p2 is absorbed into DSP mul_ln1118_2154_fu_6776_p2.
DSP Report: Generating DSP mul_ln1118_1680_fu_5401_p2, operation Mode is: A''*(B:0x3ff94).
DSP Report: register mul_ln1118_1680_fu_5401_p2 is absorbed into DSP mul_ln1118_1680_fu_5401_p2.
DSP Report: register mul_ln1118_1680_fu_5401_p2 is absorbed into DSP mul_ln1118_1680_fu_5401_p2.
DSP Report: operator mul_ln1118_1680_fu_5401_p2 is absorbed into DSP mul_ln1118_1680_fu_5401_p2.
DSP Report: Generating DSP mul_ln1118_1924_fu_5169_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_1924_fu_5169_p2 is absorbed into DSP mul_ln1118_1924_fu_5169_p2.
DSP Report: register mul_ln1118_1924_fu_5169_p2 is absorbed into DSP mul_ln1118_1924_fu_5169_p2.
DSP Report: operator mul_ln1118_1924_fu_5169_p2 is absorbed into DSP mul_ln1118_1924_fu_5169_p2.
DSP Report: Generating DSP mul_ln1118_1457_fu_4588_p2, operation Mode is: A''*(B:0x3ffaf).
DSP Report: register mul_ln1118_1457_fu_4588_p2 is absorbed into DSP mul_ln1118_1457_fu_4588_p2.
DSP Report: register mul_ln1118_1457_fu_4588_p2 is absorbed into DSP mul_ln1118_1457_fu_4588_p2.
DSP Report: operator mul_ln1118_1457_fu_4588_p2 is absorbed into DSP mul_ln1118_1457_fu_4588_p2.
DSP Report: Generating DSP mul_ln1118_1705_fu_7515_p2, operation Mode is: A''*(B:0x73).
DSP Report: register data_113_V_read_1_reg_38697020_reg is absorbed into DSP mul_ln1118_1705_fu_7515_p2.
DSP Report: register data_113_V_read_1_reg_38697020_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1705_fu_7515_p2.
DSP Report: operator mul_ln1118_1705_fu_7515_p2 is absorbed into DSP mul_ln1118_1705_fu_7515_p2.
DSP Report: Generating DSP add_ln703_2801_fu_38681032_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2801_fu_38681032_p2 is absorbed into DSP add_ln703_2801_fu_38681032_p2.
DSP Report: register add_ln703_2801_fu_38681032_p2 is absorbed into DSP add_ln703_2801_fu_38681032_p2.
DSP Report: register add_ln703_2801_fu_38681032_p2 is absorbed into DSP add_ln703_2801_fu_38681032_p2.
DSP Report: register add_ln703_2801_fu_38681032_p2 is absorbed into DSP add_ln703_2801_fu_38681032_p2.
DSP Report: register data_118_V_read_1_reg_38696948_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2801_fu_38681032_p2.
DSP Report: operator add_ln703_2801_fu_38681032_p2 is absorbed into DSP add_ln703_2801_fu_38681032_p2.
DSP Report: Generating DSP mul_ln1118_995_fu_7135_p2, operation Mode is: A''*(B:0xc4).
DSP Report: register data_65_V_read_int_reg_reg is absorbed into DSP mul_ln1118_995_fu_7135_p2.
DSP Report: register data_65_V_read_1_reg_38697710_reg is absorbed into DSP mul_ln1118_995_fu_7135_p2.
DSP Report: operator mul_ln1118_995_fu_7135_p2 is absorbed into DSP mul_ln1118_995_fu_7135_p2.
DSP Report: Generating DSP mul_ln1118_696_fu_3727_p2, operation Mode is: A''*(B:0x3ff9f).
DSP Report: register mul_ln1118_696_fu_3727_p2 is absorbed into DSP mul_ln1118_696_fu_3727_p2.
DSP Report: register mul_ln1118_696_fu_3727_p2 is absorbed into DSP mul_ln1118_696_fu_3727_p2.
DSP Report: operator mul_ln1118_696_fu_3727_p2 is absorbed into DSP mul_ln1118_696_fu_3727_p2.
DSP Report: Generating DSP mul_ln1118_454_fu_4255_p2, operation Mode is: A''*(B:0x121).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_454_fu_4255_p2.
DSP Report: register data_28_V_read_1_reg_38698257_reg is absorbed into DSP mul_ln1118_454_fu_4255_p2.
DSP Report: operator mul_ln1118_454_fu_4255_p2 is absorbed into DSP mul_ln1118_454_fu_4255_p2.
DSP Report: Generating DSP add_ln703_2142_reg_38700853_reg, operation Mode is: PCIN+A''*(B:0x175).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_2142_reg_38700853_reg.
DSP Report: register data_14_V_read_1_reg_38698458_reg is absorbed into DSP add_ln703_2142_reg_38700853_reg.
DSP Report: register add_ln703_2142_reg_38700853_reg is absorbed into DSP add_ln703_2142_reg_38700853_reg.
DSP Report: operator add_ln703_2142_fu_38643404_p2 is absorbed into DSP add_ln703_2142_reg_38700853_reg.
DSP Report: operator mul_ln1118_230_fu_5898_p2 is absorbed into DSP add_ln703_2142_reg_38700853_reg.
DSP Report: Generating DSP mul_ln1118_2608_fu_3880_p2, operation Mode is: A''*(B:0x3feef).
DSP Report: register mul_ln1118_2608_fu_3880_p2 is absorbed into DSP mul_ln1118_2608_fu_3880_p2.
DSP Report: register mul_ln1118_2608_fu_3880_p2 is absorbed into DSP mul_ln1118_2608_fu_3880_p2.
DSP Report: operator mul_ln1118_2608_fu_3880_p2 is absorbed into DSP mul_ln1118_2608_fu_3880_p2.
DSP Report: Generating DSP mul_ln1118_1483_fu_5568_p2, operation Mode is: A''*(B:0x3ff37).
DSP Report: register mul_ln1118_1483_fu_5568_p2 is absorbed into DSP mul_ln1118_1483_fu_5568_p2.
DSP Report: register mul_ln1118_1483_fu_5568_p2 is absorbed into DSP mul_ln1118_1483_fu_5568_p2.
DSP Report: operator mul_ln1118_1483_fu_5568_p2 is absorbed into DSP mul_ln1118_1483_fu_5568_p2.
DSP Report: Generating DSP add_ln703_2010_fu_38676049_p2, operation Mode is: C+A''*(B:0x3ff96).
DSP Report: register add_ln703_2010_fu_38676049_p2 is absorbed into DSP add_ln703_2010_fu_38676049_p2.
DSP Report: register add_ln703_2010_fu_38676049_p2 is absorbed into DSP add_ln703_2010_fu_38676049_p2.
DSP Report: operator add_ln703_2010_fu_38676049_p2 is absorbed into DSP add_ln703_2010_fu_38676049_p2.
DSP Report: operator mul_ln1118_2379_fu_5135_p2 is absorbed into DSP add_ln703_2010_fu_38676049_p2.
DSP Report: Generating DSP mul_ln1118_1890_fu_5151_p2, operation Mode is: A''*(B:0x36).
DSP Report: register data_125_V_read_1_reg_38696840_reg is absorbed into DSP mul_ln1118_1890_fu_5151_p2.
DSP Report: register data_125_V_read_1_reg_38696840_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1890_fu_5151_p2.
DSP Report: operator mul_ln1118_1890_fu_5151_p2 is absorbed into DSP mul_ln1118_1890_fu_5151_p2.
DSP Report: Generating DSP add_ln703_2260_fu_38677679_p2, operation Mode is: PCIN+A''*(B:0x3d).
DSP Report: register data_123_V_read_1_reg_38696868_reg is absorbed into DSP add_ln703_2260_fu_38677679_p2.
DSP Report: register data_123_V_read_1_reg_38696868_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2260_fu_38677679_p2.
DSP Report: operator add_ln703_2260_fu_38677679_p2 is absorbed into DSP add_ln703_2260_fu_38677679_p2.
DSP Report: operator mul_ln1118_1860_fu_7103_p2 is absorbed into DSP add_ln703_2260_fu_38677679_p2.
DSP Report: Generating DSP add_ln703_2260_fu_38677679_p2, operation Mode is: PCIN+A''*(B:0x29).
DSP Report: register data_112_V_read_1_reg_38697035_reg is absorbed into DSP add_ln703_2260_fu_38677679_p2.
DSP Report: register data_112_V_read_1_reg_38697035_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2260_fu_38677679_p2.
DSP Report: operator add_ln703_2260_fu_38677679_p2 is absorbed into DSP add_ln703_2260_fu_38677679_p2.
DSP Report: operator mul_ln1118_1695_fu_4038_p2 is absorbed into DSP add_ln703_2260_fu_38677679_p2.
DSP Report: Generating DSP add_ln703_2260_fu_38677679_p2, operation Mode is: PCIN+A''*(B:0x23).
DSP Report: register data_137_V_read_1_reg_38696673_reg is absorbed into DSP add_ln703_2260_fu_38677679_p2.
DSP Report: register data_137_V_read_1_reg_38696673_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2260_fu_38677679_p2.
DSP Report: operator add_ln703_2260_fu_38677679_p2 is absorbed into DSP add_ln703_2260_fu_38677679_p2.
DSP Report: operator mul_ln1118_2067_fu_6628_p2 is absorbed into DSP add_ln703_2260_fu_38677679_p2.
DSP Report: Generating DSP mul_ln1118_1925_fu_6593_p2, operation Mode is: A''*(B:0x3fe91).
DSP Report: register mul_ln1118_1925_fu_6593_p2 is absorbed into DSP mul_ln1118_1925_fu_6593_p2.
DSP Report: register mul_ln1118_1925_fu_6593_p2 is absorbed into DSP mul_ln1118_1925_fu_6593_p2.
DSP Report: operator mul_ln1118_1925_fu_6593_p2 is absorbed into DSP mul_ln1118_1925_fu_6593_p2.
DSP Report: Generating DSP mul_ln1118_1910_fu_5268_p2, operation Mode is: A''*(B:0x3fe28).
DSP Report: register mul_ln1118_1910_fu_5268_p2 is absorbed into DSP mul_ln1118_1910_fu_5268_p2.
DSP Report: register mul_ln1118_1910_fu_5268_p2 is absorbed into DSP mul_ln1118_1910_fu_5268_p2.
DSP Report: operator mul_ln1118_1910_fu_5268_p2 is absorbed into DSP mul_ln1118_1910_fu_5268_p2.
DSP Report: Generating DSP mul_ln1118_1487_fu_4636_p2, operation Mode is: A''*(B:0x3fe61).
DSP Report: register mul_ln1118_1487_fu_4636_p2 is absorbed into DSP mul_ln1118_1487_fu_4636_p2.
DSP Report: register mul_ln1118_1487_fu_4636_p2 is absorbed into DSP mul_ln1118_1487_fu_4636_p2.
DSP Report: operator mul_ln1118_1487_fu_4636_p2 is absorbed into DSP mul_ln1118_1487_fu_4636_p2.
DSP Report: Generating DSP add_ln703_1713_fu_38674220_p2, operation Mode is: C+A''*(B:0x216).
DSP Report: register data_142_V_read_1_reg_38696601_reg is absorbed into DSP add_ln703_1713_fu_38674220_p2.
DSP Report: register data_142_V_read_1_reg_38696601_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1713_fu_38674220_p2.
DSP Report: operator add_ln703_1713_fu_38674220_p2 is absorbed into DSP add_ln703_1713_fu_38674220_p2.
DSP Report: operator mul_ln1118_2151_fu_6567_p2 is absorbed into DSP add_ln703_1713_fu_38674220_p2.
DSP Report: Generating DSP mul_ln1118_1229_fu_3705_p2, operation Mode is: A''*(B:0x166).
DSP Report: register data_81_V_read_1_reg_38697480_reg is absorbed into DSP mul_ln1118_1229_fu_3705_p2.
DSP Report: register data_81_V_read_1_reg_38697480_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1229_fu_3705_p2.
DSP Report: operator mul_ln1118_1229_fu_3705_p2 is absorbed into DSP mul_ln1118_1229_fu_3705_p2.
DSP Report: Generating DSP add_ln703_1720_fu_38674282_p2, operation Mode is: PCIN+A''*(B:0x133).
DSP Report: register data_68_V_read_1_reg_38697672_reg is absorbed into DSP add_ln703_1720_fu_38674282_p2.
DSP Report: register data_68_V_read_1_reg_38697672_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1720_fu_38674282_p2.
DSP Report: operator add_ln703_1720_fu_38674282_p2 is absorbed into DSP add_ln703_1720_fu_38674282_p2.
DSP Report: operator mul_ln1118_1046_fu_4738_p2 is absorbed into DSP add_ln703_1720_fu_38674282_p2.
DSP Report: Generating DSP add_ln703_1720_fu_38674282_p2, operation Mode is: PCIN+A''*(B:0x1c1).
DSP Report: register data_67_V_read_1_reg_38697684_reg is absorbed into DSP add_ln703_1720_fu_38674282_p2.
DSP Report: register data_67_V_read_1_reg_38697684_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1720_fu_38674282_p2.
DSP Report: operator add_ln703_1720_fu_38674282_p2 is absorbed into DSP add_ln703_1720_fu_38674282_p2.
DSP Report: operator mul_ln1118_1030_fu_7488_p2 is absorbed into DSP add_ln703_1720_fu_38674282_p2.
DSP Report: Generating DSP add_ln703_1720_fu_38674282_p2, operation Mode is: PCIN+A''*(B:0x1ce).
DSP Report: register data_85_V_read_1_reg_38697429_reg is absorbed into DSP add_ln703_1720_fu_38674282_p2.
DSP Report: register zext_ln1118_1202_reg_38699661_reg is absorbed into DSP add_ln703_1720_fu_38674282_p2.
DSP Report: operator add_ln703_1720_fu_38674282_p2 is absorbed into DSP add_ln703_1720_fu_38674282_p2.
DSP Report: operator mul_ln1118_1298_fu_4563_p2 is absorbed into DSP add_ln703_1720_fu_38674282_p2.
DSP Report: Generating DSP add_ln703_1720_fu_38674282_p2, operation Mode is: PCIN+A''*(B:0x1a2).
DSP Report: register data_82_V_read_1_reg_38697465_reg is absorbed into DSP add_ln703_1720_fu_38674282_p2.
DSP Report: register data_82_V_read_1_reg_38697465_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1720_fu_38674282_p2.
DSP Report: operator add_ln703_1720_fu_38674282_p2 is absorbed into DSP add_ln703_1720_fu_38674282_p2.
DSP Report: operator mul_ln1118_1245_fu_6322_p2 is absorbed into DSP add_ln703_1720_fu_38674282_p2.
DSP Report: Generating DSP mul_ln1118_2010_fu_6517_p2, operation Mode is: A''*(B:0x3ff69).
DSP Report: register mul_ln1118_2010_fu_6517_p2 is absorbed into DSP mul_ln1118_2010_fu_6517_p2.
DSP Report: register mul_ln1118_2010_fu_6517_p2 is absorbed into DSP mul_ln1118_2010_fu_6517_p2.
DSP Report: operator mul_ln1118_2010_fu_6517_p2 is absorbed into DSP mul_ln1118_2010_fu_6517_p2.
DSP Report: Generating DSP mul_ln1118_2023_fu_4257_p2, operation Mode is: A''*(B:0x3ff0a).
DSP Report: register mul_ln1118_2023_fu_4257_p2 is absorbed into DSP mul_ln1118_2023_fu_4257_p2.
DSP Report: register mul_ln1118_2023_fu_4257_p2 is absorbed into DSP mul_ln1118_2023_fu_4257_p2.
DSP Report: operator mul_ln1118_2023_fu_4257_p2 is absorbed into DSP mul_ln1118_2023_fu_4257_p2.
DSP Report: Generating DSP mul_ln1118_1997_fu_5370_p2, operation Mode is: A''*(B:0x3ff66).
DSP Report: register mul_ln1118_1997_fu_5370_p2 is absorbed into DSP mul_ln1118_1997_fu_5370_p2.
DSP Report: register mul_ln1118_1997_fu_5370_p2 is absorbed into DSP mul_ln1118_1997_fu_5370_p2.
DSP Report: operator mul_ln1118_1997_fu_5370_p2 is absorbed into DSP mul_ln1118_1997_fu_5370_p2.
DSP Report: Generating DSP mul_ln1118_1463_fu_6506_p2, operation Mode is: A''*(B:0x3ff36).
DSP Report: register mul_ln1118_1463_fu_6506_p2 is absorbed into DSP mul_ln1118_1463_fu_6506_p2.
DSP Report: register mul_ln1118_1463_fu_6506_p2 is absorbed into DSP mul_ln1118_1463_fu_6506_p2.
DSP Report: operator mul_ln1118_1463_fu_6506_p2 is absorbed into DSP mul_ln1118_1463_fu_6506_p2.
DSP Report: Generating DSP mul_ln1118_1353_fu_5511_p2, operation Mode is: A''*(B:0x3ff0e).
DSP Report: register mul_ln1118_1353_fu_5511_p2 is absorbed into DSP mul_ln1118_1353_fu_5511_p2.
DSP Report: register mul_ln1118_1353_fu_5511_p2 is absorbed into DSP mul_ln1118_1353_fu_5511_p2.
DSP Report: operator mul_ln1118_1353_fu_5511_p2 is absorbed into DSP mul_ln1118_1353_fu_5511_p2.
DSP Report: Generating DSP mul_ln1118_1699_fu_6977_p2, operation Mode is: A''*(B:0xf6).
DSP Report: register data_112_V_read_1_reg_38697035_reg is absorbed into DSP mul_ln1118_1699_fu_6977_p2.
DSP Report: register data_112_V_read_1_reg_38697035_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1699_fu_6977_p2.
DSP Report: operator mul_ln1118_1699_fu_6977_p2 is absorbed into DSP mul_ln1118_1699_fu_6977_p2.
DSP Report: Generating DSP add_ln703_1989_fu_38675913_p2, operation Mode is: PCIN+A''*(B:0xa8).
DSP Report: register data_83_V_read_1_reg_38697454_reg is absorbed into DSP add_ln703_1989_fu_38675913_p2.
DSP Report: register data_83_V_read_1_reg_38697454_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1989_fu_38675913_p2.
DSP Report: operator add_ln703_1989_fu_38675913_p2 is absorbed into DSP add_ln703_1989_fu_38675913_p2.
DSP Report: operator mul_ln1118_1267_fu_5786_p2 is absorbed into DSP add_ln703_1989_fu_38675913_p2.
DSP Report: Generating DSP add_ln703_1989_reg_38702158_reg, operation Mode is: PCIN+A''*(B:0xfd).
DSP Report: register data_111_V_read_1_reg_38697051_reg is absorbed into DSP add_ln703_1989_reg_38702158_reg.
DSP Report: register data_111_V_read_1_reg_38697051_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1989_reg_38702158_reg.
DSP Report: register add_ln703_1989_reg_38702158_reg is absorbed into DSP add_ln703_1989_reg_38702158_reg.
DSP Report: operator add_ln703_1989_fu_38675913_p2 is absorbed into DSP add_ln703_1989_reg_38702158_reg.
DSP Report: operator mul_ln1118_1686_fu_4595_p2 is absorbed into DSP add_ln703_1989_reg_38702158_reg.
DSP Report: Generating DSP mul_ln1118_2171_fu_5578_p2, operation Mode is: A''*(B:0x3ff66).
DSP Report: register mul_ln1118_2171_fu_5578_p2 is absorbed into DSP mul_ln1118_2171_fu_5578_p2.
DSP Report: register mul_ln1118_2171_fu_5578_p2 is absorbed into DSP mul_ln1118_2171_fu_5578_p2.
DSP Report: operator mul_ln1118_2171_fu_5578_p2 is absorbed into DSP mul_ln1118_2171_fu_5578_p2.
DSP Report: Generating DSP mul_ln1118_459_fu_5186_p2, operation Mode is: A''*(B:0xa6).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_459_fu_5186_p2.
DSP Report: register data_28_V_read_1_reg_38698257_reg is absorbed into DSP mul_ln1118_459_fu_5186_p2.
DSP Report: operator mul_ln1118_459_fu_5186_p2 is absorbed into DSP mul_ln1118_459_fu_5186_p2.
DSP Report: Generating DSP add_ln703_1985_reg_38700823_reg, operation Mode is: PCIN+A''*(B:0x99).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_1985_reg_38700823_reg.
DSP Report: register data_26_V_read_1_reg_38698285_reg is absorbed into DSP add_ln703_1985_reg_38700823_reg.
DSP Report: register add_ln703_1985_reg_38700823_reg is absorbed into DSP add_ln703_1985_reg_38700823_reg.
DSP Report: operator add_ln703_1985_fu_38643342_p2 is absorbed into DSP add_ln703_1985_reg_38700823_reg.
DSP Report: operator mul_ln1118_427_fu_5664_p2 is absorbed into DSP add_ln703_1985_reg_38700823_reg.
DSP Report: Generating DSP mul_ln1118_1460_fu_7513_p2, operation Mode is: A''*(B:0x3ff8e).
DSP Report: register mul_ln1118_1460_fu_7513_p2 is absorbed into DSP mul_ln1118_1460_fu_7513_p2.
DSP Report: register mul_ln1118_1460_fu_7513_p2 is absorbed into DSP mul_ln1118_1460_fu_7513_p2.
DSP Report: operator mul_ln1118_1460_fu_7513_p2 is absorbed into DSP mul_ln1118_1460_fu_7513_p2.
DSP Report: Generating DSP mul_ln1118_1488_fu_7562_p2, operation Mode is: A''*(B:0x3ffa1).
DSP Report: register mul_ln1118_1488_fu_7562_p2 is absorbed into DSP mul_ln1118_1488_fu_7562_p2.
DSP Report: register mul_ln1118_1488_fu_7562_p2 is absorbed into DSP mul_ln1118_1488_fu_7562_p2.
DSP Report: operator mul_ln1118_1488_fu_7562_p2 is absorbed into DSP mul_ln1118_1488_fu_7562_p2.
DSP Report: Generating DSP mul_ln1118_1265_fu_6754_p2, operation Mode is: A''*(B:0x3ff85).
DSP Report: register mul_ln1118_1265_fu_6754_p2 is absorbed into DSP mul_ln1118_1265_fu_6754_p2.
DSP Report: register mul_ln1118_1265_fu_6754_p2 is absorbed into DSP mul_ln1118_1265_fu_6754_p2.
DSP Report: operator mul_ln1118_1265_fu_6754_p2 is absorbed into DSP mul_ln1118_1265_fu_6754_p2.
DSP Report: Generating DSP mul_ln1118_1880_fu_5411_p2, operation Mode is: A''*(B:0x3ff0a).
DSP Report: register mul_ln1118_1880_fu_5411_p2 is absorbed into DSP mul_ln1118_1880_fu_5411_p2.
DSP Report: register mul_ln1118_1880_fu_5411_p2 is absorbed into DSP mul_ln1118_1880_fu_5411_p2.
DSP Report: operator mul_ln1118_1880_fu_5411_p2 is absorbed into DSP mul_ln1118_1880_fu_5411_p2.
DSP Report: Generating DSP mul_ln1118_1020_fu_6038_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_1020_fu_6038_p2 is absorbed into DSP mul_ln1118_1020_fu_6038_p2.
DSP Report: register mul_ln1118_1020_fu_6038_p2 is absorbed into DSP mul_ln1118_1020_fu_6038_p2.
DSP Report: operator mul_ln1118_1020_fu_6038_p2 is absorbed into DSP mul_ln1118_1020_fu_6038_p2.
DSP Report: Generating DSP mul_ln1118_1070_fu_3795_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_1070_fu_3795_p2 is absorbed into DSP mul_ln1118_1070_fu_3795_p2.
DSP Report: register mul_ln1118_1070_fu_3795_p2 is absorbed into DSP mul_ln1118_1070_fu_3795_p2.
DSP Report: operator mul_ln1118_1070_fu_3795_p2 is absorbed into DSP mul_ln1118_1070_fu_3795_p2.
DSP Report: Generating DSP mul_ln1118_1118_fu_5418_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_1118_fu_5418_p2 is absorbed into DSP mul_ln1118_1118_fu_5418_p2.
DSP Report: register mul_ln1118_1118_fu_5418_p2 is absorbed into DSP mul_ln1118_1118_fu_5418_p2.
DSP Report: operator mul_ln1118_1118_fu_5418_p2 is absorbed into DSP mul_ln1118_1118_fu_5418_p2.
DSP Report: Generating DSP add_ln703_2823_fu_38681178_p2, operation Mode is: -C'+A''*(B:0x39)+1-1.
DSP Report: register data_127_V_read_1_reg_38696812_reg is absorbed into DSP add_ln703_2823_fu_38681178_p2.
DSP Report: register data_127_V_read_1_reg_38696812_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2823_fu_38681178_p2.
DSP Report: register add_ln703_2823_fu_38681178_p2 is absorbed into DSP add_ln703_2823_fu_38681178_p2.
DSP Report: operator add_ln703_2823_fu_38681178_p2 is absorbed into DSP add_ln703_2823_fu_38681178_p2.
DSP Report: operator mul_ln1118_1921_fu_6299_p2 is absorbed into DSP add_ln703_2823_fu_38681178_p2.
DSP Report: Generating DSP mul_ln1118_1559_fu_5886_p2, operation Mode is: A''*(B:0x29).
DSP Report: register data_103_V_read_1_reg_38697166_reg is absorbed into DSP mul_ln1118_1559_fu_5886_p2.
DSP Report: register data_103_V_read_1_reg_38697166_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1559_fu_5886_p2.
DSP Report: operator mul_ln1118_1559_fu_5886_p2 is absorbed into DSP mul_ln1118_1559_fu_5886_p2.
DSP Report: Generating DSP add_ln703_2822_fu_38681168_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2822_fu_38681168_p2 is absorbed into DSP add_ln703_2822_fu_38681168_p2.
DSP Report: register add_ln703_2822_fu_38681168_p2 is absorbed into DSP add_ln703_2822_fu_38681168_p2.
DSP Report: register add_ln703_2822_fu_38681168_p2 is absorbed into DSP add_ln703_2822_fu_38681168_p2.
DSP Report: register add_ln703_2822_fu_38681168_p2 is absorbed into DSP add_ln703_2822_fu_38681168_p2.
DSP Report: register add_ln703_2822_fu_38681168_p2 is absorbed into DSP add_ln703_2822_fu_38681168_p2.
DSP Report: operator add_ln703_2822_fu_38681168_p2 is absorbed into DSP add_ln703_2822_fu_38681168_p2.
DSP Report: Generating DSP mul_ln1118_2057_fu_7326_p2, operation Mode is: A''*(B:0x177).
DSP Report: register data_136_V_read_1_reg_38696686_reg is absorbed into DSP mul_ln1118_2057_fu_7326_p2.
DSP Report: register data_136_V_read_1_reg_38696686_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2057_fu_7326_p2.
DSP Report: operator mul_ln1118_2057_fu_7326_p2 is absorbed into DSP mul_ln1118_2057_fu_7326_p2.
DSP Report: Generating DSP add_ln703_3817_fu_38687422_p2, operation Mode is: PCIN+A''*(B:0x188).
DSP Report: register data_126_V_read_1_reg_38696827_reg is absorbed into DSP add_ln703_3817_fu_38687422_p2.
DSP Report: register data_126_V_read_1_reg_38696827_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3817_fu_38687422_p2.
DSP Report: operator add_ln703_3817_fu_38687422_p2 is absorbed into DSP add_ln703_3817_fu_38687422_p2.
DSP Report: operator mul_ln1118_1917_fu_4652_p2 is absorbed into DSP add_ln703_3817_fu_38687422_p2.
DSP Report: Generating DSP add_ln703_3817_fu_38687422_p2, operation Mode is: PCIN+A''*(B:0x158).
DSP Report: register data_123_V_read_1_reg_38696868_reg is absorbed into DSP add_ln703_3817_fu_38687422_p2.
DSP Report: register zext_ln1118_1733_reg_38699700_reg is absorbed into DSP add_ln703_3817_fu_38687422_p2.
DSP Report: operator add_ln703_3817_fu_38687422_p2 is absorbed into DSP add_ln703_3817_fu_38687422_p2.
DSP Report: operator mul_ln1118_1866_fu_6363_p2 is absorbed into DSP add_ln703_3817_fu_38687422_p2.
DSP Report: Generating DSP add_ln703_3817_reg_38704163_reg, operation Mode is: PCIN+A''*(B:0x195).
DSP Report: register data_127_V_read_1_reg_38696812_reg is absorbed into DSP add_ln703_3817_reg_38704163_reg.
DSP Report: register data_127_V_read_1_reg_38696812_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3817_reg_38704163_reg.
DSP Report: register add_ln703_3817_reg_38704163_reg is absorbed into DSP add_ln703_3817_reg_38704163_reg.
DSP Report: operator add_ln703_3817_fu_38687422_p2 is absorbed into DSP add_ln703_3817_reg_38704163_reg.
DSP Report: operator mul_ln1118_1932_fu_5884_p2 is absorbed into DSP add_ln703_3817_reg_38704163_reg.
DSP Report: Generating DSP add_ln703_3825_fu_38687480_p2, operation Mode is: C+A''*(B:0x122).
DSP Report: register data_160_V_read_1_reg_38696333_reg is absorbed into DSP add_ln703_3825_fu_38687480_p2.
DSP Report: register data_160_V_read_1_reg_38696333_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3825_fu_38687480_p2.
DSP Report: operator add_ln703_3825_fu_38687480_p2 is absorbed into DSP add_ln703_3825_fu_38687480_p2.
DSP Report: operator mul_ln1118_2440_fu_5609_p2 is absorbed into DSP add_ln703_3825_fu_38687480_p2.
DSP Report: Generating DSP add_ln703_3825_fu_38687480_p2, operation Mode is: PCIN+A''*(B:0x105).
DSP Report: register data_156_V_read_1_reg_38696396_reg is absorbed into DSP add_ln703_3825_fu_38687480_p2.
DSP Report: register data_156_V_read_1_reg_38696396_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3825_fu_38687480_p2.
DSP Report: operator add_ln703_3825_fu_38687480_p2 is absorbed into DSP add_ln703_3825_fu_38687480_p2.
DSP Report: operator mul_ln1118_2380_fu_5720_p2 is absorbed into DSP add_ln703_3825_fu_38687480_p2.
DSP Report: Generating DSP add_ln703_3825_fu_38687480_p2, operation Mode is: PCIN+A''*(B:0x1d9).
DSP Report: register data_171_V_read_1_reg_38696167_reg is absorbed into DSP add_ln703_3825_fu_38687480_p2.
DSP Report: register data_171_V_read_1_reg_38696167_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3825_fu_38687480_p2.
DSP Report: operator add_ln703_3825_fu_38687480_p2 is absorbed into DSP add_ln703_3825_fu_38687480_p2.
DSP Report: operator mul_ln1118_2616_fu_4550_p2 is absorbed into DSP add_ln703_3825_fu_38687480_p2.
DSP Report: Generating DSP add_ln703_3825_reg_38704173_reg, operation Mode is: PCIN+A''*(B:0x12c).
DSP Report: register data_161_V_read_1_reg_38696319_reg is absorbed into DSP add_ln703_3825_reg_38704173_reg.
DSP Report: register data_161_V_read_1_reg_38696319_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3825_reg_38704173_reg.
DSP Report: register add_ln703_3825_reg_38704173_reg is absorbed into DSP add_ln703_3825_reg_38704173_reg.
DSP Report: operator add_ln703_3825_fu_38687480_p2 is absorbed into DSP add_ln703_3825_reg_38704173_reg.
DSP Report: operator mul_ln1118_2455_fu_5604_p2 is absorbed into DSP add_ln703_3825_reg_38704173_reg.
DSP Report: Generating DSP mul_ln1118_2288_fu_6067_p2, operation Mode is: A''*(B:0x194).
DSP Report: register data_150_V_read_1_reg_38696490_reg is absorbed into DSP mul_ln1118_2288_fu_6067_p2.
DSP Report: register data_150_V_read_1_reg_38696490_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2288_fu_6067_p2.
DSP Report: operator mul_ln1118_2288_fu_6067_p2 is absorbed into DSP mul_ln1118_2288_fu_6067_p2.
DSP Report: Generating DSP add_ln703_3821_fu_38687448_p2, operation Mode is: PCIN+A''*(B:0x161).
DSP Report: register data_143_V_read_1_reg_38696586_reg is absorbed into DSP add_ln703_3821_fu_38687448_p2.
DSP Report: register data_143_V_read_1_reg_38696586_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3821_fu_38687448_p2.
DSP Report: operator add_ln703_3821_fu_38687448_p2 is absorbed into DSP add_ln703_3821_fu_38687448_p2.
DSP Report: operator mul_ln1118_2173_fu_5488_p2 is absorbed into DSP add_ln703_3821_fu_38687448_p2.
DSP Report: Generating DSP add_ln703_3821_fu_38687448_p2, operation Mode is: PCIN+A''*(B:0x11d).
DSP Report: register data_137_V_read_1_reg_38696673_reg is absorbed into DSP add_ln703_3821_fu_38687448_p2.
DSP Report: register data_137_V_read_1_reg_38696673_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3821_fu_38687448_p2.
DSP Report: operator add_ln703_3821_fu_38687448_p2 is absorbed into DSP add_ln703_3821_fu_38687448_p2.
DSP Report: operator mul_ln1118_2073_fu_5935_p2 is absorbed into DSP add_ln703_3821_fu_38687448_p2.
DSP Report: Generating DSP add_ln703_3821_reg_38704168_reg, operation Mode is: PCIN+A''*(B:0x13c).
DSP Report: register data_148_V_read_1_reg_38696520_reg is absorbed into DSP add_ln703_3821_reg_38704168_reg.
DSP Report: register data_148_V_read_1_reg_38696520_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3821_reg_38704168_reg.
DSP Report: register add_ln703_3821_reg_38704168_reg is absorbed into DSP add_ln703_3821_reg_38704168_reg.
DSP Report: operator add_ln703_3821_fu_38687448_p2 is absorbed into DSP add_ln703_3821_reg_38704168_reg.
DSP Report: operator mul_ln1118_2255_fu_4872_p2 is absorbed into DSP add_ln703_3821_reg_38704168_reg.
DSP Report: Generating DSP mul_ln1118_793_fu_7505_p2, operation Mode is: A''*(B:0x3ffa9).
DSP Report: register mul_ln1118_793_fu_7505_p2 is absorbed into DSP mul_ln1118_793_fu_7505_p2.
DSP Report: register mul_ln1118_793_fu_7505_p2 is absorbed into DSP mul_ln1118_793_fu_7505_p2.
DSP Report: operator mul_ln1118_793_fu_7505_p2 is absorbed into DSP mul_ln1118_793_fu_7505_p2.
DSP Report: Generating DSP mul_ln1118_2071_fu_4416_p2, operation Mode is: A''*(B:0x3ff8d).
DSP Report: register mul_ln1118_2071_fu_4416_p2 is absorbed into DSP mul_ln1118_2071_fu_4416_p2.
DSP Report: register mul_ln1118_2071_fu_4416_p2 is absorbed into DSP mul_ln1118_2071_fu_4416_p2.
DSP Report: operator mul_ln1118_2071_fu_4416_p2 is absorbed into DSP mul_ln1118_2071_fu_4416_p2.
DSP Report: Generating DSP mul_ln1118_1852_fu_6672_p2, operation Mode is: A''*(B:0x3ff8f).
DSP Report: register mul_ln1118_1852_fu_6672_p2 is absorbed into DSP mul_ln1118_1852_fu_6672_p2.
DSP Report: register mul_ln1118_1852_fu_6672_p2 is absorbed into DSP mul_ln1118_1852_fu_6672_p2.
DSP Report: operator mul_ln1118_1852_fu_6672_p2 is absorbed into DSP mul_ln1118_1852_fu_6672_p2.
DSP Report: Generating DSP mul_ln1118_1882_fu_7453_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_1882_fu_7453_p2 is absorbed into DSP mul_ln1118_1882_fu_7453_p2.
DSP Report: register mul_ln1118_1882_fu_7453_p2 is absorbed into DSP mul_ln1118_1882_fu_7453_p2.
DSP Report: operator mul_ln1118_1882_fu_7453_p2 is absorbed into DSP mul_ln1118_1882_fu_7453_p2.
DSP Report: Generating DSP mul_ln1118_1268_fu_5788_p2, operation Mode is: A''*(B:0x3ffc5).
DSP Report: register mul_ln1118_1268_fu_5788_p2 is absorbed into DSP mul_ln1118_1268_fu_5788_p2.
DSP Report: register mul_ln1118_1268_fu_5788_p2 is absorbed into DSP mul_ln1118_1268_fu_5788_p2.
DSP Report: operator mul_ln1118_1268_fu_5788_p2 is absorbed into DSP mul_ln1118_1268_fu_5788_p2.
DSP Report: Generating DSP mul_ln1118_1354_fu_7458_p2, operation Mode is: A''*(B:0x3ffc7).
DSP Report: register mul_ln1118_1354_fu_7458_p2 is absorbed into DSP mul_ln1118_1354_fu_7458_p2.
DSP Report: register mul_ln1118_1354_fu_7458_p2 is absorbed into DSP mul_ln1118_1354_fu_7458_p2.
DSP Report: operator mul_ln1118_1354_fu_7458_p2 is absorbed into DSP mul_ln1118_1354_fu_7458_p2.
DSP Report: Generating DSP mul_ln1118_1915_fu_7083_p2, operation Mode is: A''*(B:0x4c).
DSP Report: register data_126_V_read_1_reg_38696827_reg is absorbed into DSP mul_ln1118_1915_fu_7083_p2.
DSP Report: register data_126_V_read_1_reg_38696827_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1915_fu_7083_p2.
DSP Report: operator mul_ln1118_1915_fu_7083_p2 is absorbed into DSP mul_ln1118_1915_fu_7083_p2.
DSP Report: Generating DSP add_ln703_1670_fu_38673928_p2, operation Mode is: PCIN+A''*(B:0x45).
DSP Report: register data_103_V_read_1_reg_38697166_reg is absorbed into DSP add_ln703_1670_fu_38673928_p2.
DSP Report: register data_103_V_read_1_reg_38697166_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1670_fu_38673928_p2.
DSP Report: operator add_ln703_1670_fu_38673928_p2 is absorbed into DSP add_ln703_1670_fu_38673928_p2.
DSP Report: operator mul_ln1118_1570_fu_4518_p2 is absorbed into DSP add_ln703_1670_fu_38673928_p2.
DSP Report: Generating DSP add_ln703_2937_fu_38681908_p2, operation Mode is: C+A''*(B:0x4c).
DSP Report: register data_116_V_read_1_reg_38696977_reg is absorbed into DSP add_ln703_2937_fu_38681908_p2.
DSP Report: register data_116_V_read_1_reg_38696977_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2937_fu_38681908_p2.
DSP Report: operator add_ln703_2937_fu_38681908_p2 is absorbed into DSP add_ln703_2937_fu_38681908_p2.
DSP Report: operator mul_ln1118_1753_fu_4202_p2 is absorbed into DSP add_ln703_2937_fu_38681908_p2.
DSP Report: Generating DSP add_ln703_2937_reg_38703178_reg, operation Mode is: C+A''*(B:0x73).
DSP Report: register data_132_V_read_1_reg_38696739_reg is absorbed into DSP add_ln703_2937_reg_38703178_reg.
DSP Report: register data_132_V_read_1_reg_38696739_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2937_reg_38703178_reg.
DSP Report: register add_ln703_2937_reg_38703178_reg is absorbed into DSP add_ln703_2937_reg_38703178_reg.
DSP Report: operator add_ln703_2937_fu_38681908_p2 is absorbed into DSP add_ln703_2937_reg_38703178_reg.
DSP Report: operator mul_ln1118_1986_fu_7047_p2 is absorbed into DSP add_ln703_2937_reg_38703178_reg.
DSP Report: Generating DSP mul_ln1118_2006_fu_7491_p2, operation Mode is: A''*(B:0x3a).
DSP Report: register data_133_V_read_1_reg_38696724_reg is absorbed into DSP mul_ln1118_2006_fu_7491_p2.
DSP Report: register data_133_V_read_1_reg_38696724_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2006_fu_7491_p2.
DSP Report: operator mul_ln1118_2006_fu_7491_p2 is absorbed into DSP mul_ln1118_2006_fu_7491_p2.
DSP Report: Generating DSP add_ln703_1769_fu_38674585_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1769_fu_38674585_p2 is absorbed into DSP add_ln703_1769_fu_38674585_p2.
DSP Report: Generating DSP mul_ln1118_2501_fu_6575_p2, operation Mode is: A''*(B:0x6b).
DSP Report: register data_164_V_read_1_reg_38696274_reg is absorbed into DSP mul_ln1118_2501_fu_6575_p2.
DSP Report: register data_164_V_read_1_reg_38696274_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2501_fu_6575_p2.
DSP Report: operator mul_ln1118_2501_fu_6575_p2 is absorbed into DSP mul_ln1118_2501_fu_6575_p2.
DSP Report: Generating DSP add_ln703_3883_fu_38687848_p2, operation Mode is: PCIN+A''*(B:0x74).
DSP Report: register data_134_V_read_1_reg_38696710_reg is absorbed into DSP add_ln703_3883_fu_38687848_p2.
DSP Report: register data_134_V_read_1_reg_38696710_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3883_fu_38687848_p2.
DSP Report: operator add_ln703_3883_fu_38687848_p2 is absorbed into DSP add_ln703_3883_fu_38687848_p2.
DSP Report: operator mul_ln1118_2025_fu_6018_p2 is absorbed into DSP add_ln703_3883_fu_38687848_p2.
DSP Report: Generating DSP add_ln703_3883_fu_38687848_p2, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register data_133_V_read_1_reg_38696724_reg is absorbed into DSP add_ln703_3883_fu_38687848_p2.
DSP Report: register data_133_V_read_1_reg_38696724_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3883_fu_38687848_p2.
DSP Report: operator add_ln703_3883_fu_38687848_p2 is absorbed into DSP add_ln703_3883_fu_38687848_p2.
DSP Report: operator mul_ln1118_2012_fu_6686_p2 is absorbed into DSP add_ln703_3883_fu_38687848_p2.
DSP Report: Generating DSP add_ln703_515_fu_38640168_p2, operation Mode is: C'+A''*(B:0x33).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_515_fu_38640168_p2.
DSP Report: register zext_ln1118_482_reg_38698792_reg is absorbed into DSP add_ln703_515_fu_38640168_p2.
DSP Report: register add_ln703_515_fu_38640168_p2 is absorbed into DSP add_ln703_515_fu_38640168_p2.
DSP Report: operator add_ln703_515_fu_38640168_p2 is absorbed into DSP add_ln703_515_fu_38640168_p2.
DSP Report: operator mul_ln1118_599_fu_7140_p2 is absorbed into DSP add_ln703_515_fu_38640168_p2.
DSP Report: Generating DSP mul_ln1118_814_fu_7225_p2, operation Mode is: A''*(B:0x3ffa5).
DSP Report: register mul_ln1118_814_fu_7225_p2 is absorbed into DSP mul_ln1118_814_fu_7225_p2.
DSP Report: register mul_ln1118_814_fu_7225_p2 is absorbed into DSP mul_ln1118_814_fu_7225_p2.
DSP Report: operator mul_ln1118_814_fu_7225_p2 is absorbed into DSP mul_ln1118_814_fu_7225_p2.
DSP Report: Generating DSP mul_ln1118_925_fu_6193_p2, operation Mode is: A''*(B:0x3ffa3).
DSP Report: register mul_ln1118_925_fu_6193_p2 is absorbed into DSP mul_ln1118_925_fu_6193_p2.
DSP Report: register mul_ln1118_925_fu_6193_p2 is absorbed into DSP mul_ln1118_925_fu_6193_p2.
DSP Report: operator mul_ln1118_925_fu_6193_p2 is absorbed into DSP mul_ln1118_925_fu_6193_p2.
DSP Report: Generating DSP mul_ln1118_755_fu_6635_p2, operation Mode is: A''*(B:0x3ff8d).
DSP Report: register mul_ln1118_755_fu_6635_p2 is absorbed into DSP mul_ln1118_755_fu_6635_p2.
DSP Report: register mul_ln1118_755_fu_6635_p2 is absorbed into DSP mul_ln1118_755_fu_6635_p2.
DSP Report: operator mul_ln1118_755_fu_6635_p2 is absorbed into DSP mul_ln1118_755_fu_6635_p2.
DSP Report: Generating DSP mul_ln1118_438_fu_4990_p2, operation Mode is: A''*(B:0x3feb6).
DSP Report: register mul_ln1118_438_fu_4990_p2 is absorbed into DSP mul_ln1118_438_fu_4990_p2.
DSP Report: register mul_ln1118_438_fu_4990_p2 is absorbed into DSP mul_ln1118_438_fu_4990_p2.
DSP Report: operator mul_ln1118_438_fu_4990_p2 is absorbed into DSP mul_ln1118_438_fu_4990_p2.
DSP Report: Generating DSP mul_ln1118_468_fu_5506_p2, operation Mode is: A''*(B:0x3fec8).
DSP Report: register mul_ln1118_468_fu_5506_p2 is absorbed into DSP mul_ln1118_468_fu_5506_p2.
DSP Report: register mul_ln1118_468_fu_5506_p2 is absorbed into DSP mul_ln1118_468_fu_5506_p2.
DSP Report: operator mul_ln1118_468_fu_5506_p2 is absorbed into DSP mul_ln1118_468_fu_5506_p2.
DSP Report: Generating DSP mul_ln1118_423_fu_5660_p2, operation Mode is: A''*(B:0x3fe1c).
DSP Report: register mul_ln1118_423_fu_5660_p2 is absorbed into DSP mul_ln1118_423_fu_5660_p2.
DSP Report: register mul_ln1118_423_fu_5660_p2 is absorbed into DSP mul_ln1118_423_fu_5660_p2.
DSP Report: operator mul_ln1118_423_fu_5660_p2 is absorbed into DSP mul_ln1118_423_fu_5660_p2.
DSP Report: Generating DSP mul_ln1118_896_fu_7176_p2, operation Mode is: A''*(B:0x228).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP mul_ln1118_896_fu_7176_p2.
DSP Report: register data_58_V_read_1_reg_38697814_reg is absorbed into DSP mul_ln1118_896_fu_7176_p2.
DSP Report: operator mul_ln1118_896_fu_7176_p2 is absorbed into DSP mul_ln1118_896_fu_7176_p2.
DSP Report: Generating DSP add_ln703_927_fu_38642402_p2, operation Mode is: PCIN+A''*(B:0x252).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_927_fu_38642402_p2.
DSP Report: register data_38_V_read_1_reg_38698113_reg is absorbed into DSP add_ln703_927_fu_38642402_p2.
DSP Report: operator add_ln703_927_fu_38642402_p2 is absorbed into DSP add_ln703_927_fu_38642402_p2.
DSP Report: operator mul_ln1118_610_fu_6958_p2 is absorbed into DSP add_ln703_927_fu_38642402_p2.
DSP Report: Generating DSP add_ln703_927_fu_38642402_p2, operation Mode is: PCIN+A''*(B:0x249).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_927_fu_38642402_p2.
DSP Report: register data_31_V_read_1_reg_38698209_reg is absorbed into DSP add_ln703_927_fu_38642402_p2.
DSP Report: operator add_ln703_927_fu_38642402_p2 is absorbed into DSP add_ln703_927_fu_38642402_p2.
DSP Report: operator mul_ln1118_499_fu_4472_p2 is absorbed into DSP add_ln703_927_fu_38642402_p2.
DSP Report: Generating DSP add_ln703_927_reg_38700548_reg, operation Mode is: PCIN+A''*(B:0x21b).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP add_ln703_927_reg_38700548_reg.
DSP Report: register data_44_V_read_1_reg_38698031_reg is absorbed into DSP add_ln703_927_reg_38700548_reg.
DSP Report: register add_ln703_927_reg_38700548_reg is absorbed into DSP add_ln703_927_reg_38700548_reg.
DSP Report: operator add_ln703_927_fu_38642402_p2 is absorbed into DSP add_ln703_927_reg_38700548_reg.
DSP Report: operator mul_ln1118_699_fu_4229_p2 is absorbed into DSP add_ln703_927_reg_38700548_reg.
DSP Report: Generating DSP mul_ln1118_386_fu_6720_p2, operation Mode is: A''*(B:0x28c).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_386_fu_6720_p2.
DSP Report: register data_24_V_read_1_reg_38698312_reg is absorbed into DSP mul_ln1118_386_fu_6720_p2.
DSP Report: operator mul_ln1118_386_fu_6720_p2 is absorbed into DSP mul_ln1118_386_fu_6720_p2.
DSP Report: Generating DSP add_ln703_923_fu_38642366_p2, operation Mode is: C+A''*(B:0x3fd77).
DSP Report: register add_ln703_923_fu_38642366_p2 is absorbed into DSP add_ln703_923_fu_38642366_p2.
DSP Report: register add_ln703_923_fu_38642366_p2 is absorbed into DSP add_ln703_923_fu_38642366_p2.
DSP Report: operator add_ln703_923_fu_38642366_p2 is absorbed into DSP add_ln703_923_fu_38642366_p2.
DSP Report: operator mul_ln1118_681_fu_4996_p2 is absorbed into DSP add_ln703_923_fu_38642366_p2.
DSP Report: Generating DSP mul_ln1118_263_fu_4629_p2, operation Mode is: A''*(B:0x3fc3c).
DSP Report: register mul_ln1118_263_fu_4629_p2 is absorbed into DSP mul_ln1118_263_fu_4629_p2.
DSP Report: register mul_ln1118_263_fu_4629_p2 is absorbed into DSP mul_ln1118_263_fu_4629_p2.
DSP Report: operator mul_ln1118_263_fu_4629_p2 is absorbed into DSP mul_ln1118_263_fu_4629_p2.
DSP Report: Generating DSP mul_ln1118_629_fu_5434_p2, operation Mode is: A''*(B:0x3fc70).
DSP Report: register mul_ln1118_629_fu_5434_p2 is absorbed into DSP mul_ln1118_629_fu_5434_p2.
DSP Report: register mul_ln1118_629_fu_5434_p2 is absorbed into DSP mul_ln1118_629_fu_5434_p2.
DSP Report: operator mul_ln1118_629_fu_5434_p2 is absorbed into DSP mul_ln1118_629_fu_5434_p2.
DSP Report: Generating DSP mul_ln1118_674_fu_4462_p2, operation Mode is: A''*(B:0x3fd13).
DSP Report: register mul_ln1118_674_fu_4462_p2 is absorbed into DSP mul_ln1118_674_fu_4462_p2.
DSP Report: register mul_ln1118_674_fu_4462_p2 is absorbed into DSP mul_ln1118_674_fu_4462_p2.
DSP Report: operator mul_ln1118_674_fu_4462_p2 is absorbed into DSP mul_ln1118_674_fu_4462_p2.
DSP Report: Generating DSP mul_ln1118_461_fu_5922_p2, operation Mode is: A''*(B:0x3fc3e).
DSP Report: register mul_ln1118_461_fu_5922_p2 is absorbed into DSP mul_ln1118_461_fu_5922_p2.
DSP Report: register mul_ln1118_461_fu_5922_p2 is absorbed into DSP mul_ln1118_461_fu_5922_p2.
DSP Report: operator mul_ln1118_461_fu_5922_p2 is absorbed into DSP mul_ln1118_461_fu_5922_p2.
DSP Report: Generating DSP mul_ln1118_831_fu_6606_p2, operation Mode is: A''*(B:0x3fdc8).
DSP Report: register mul_ln1118_831_fu_6606_p2 is absorbed into DSP mul_ln1118_831_fu_6606_p2.
DSP Report: register mul_ln1118_831_fu_6606_p2 is absorbed into DSP mul_ln1118_831_fu_6606_p2.
DSP Report: operator mul_ln1118_831_fu_6606_p2 is absorbed into DSP mul_ln1118_831_fu_6606_p2.
DSP Report: Generating DSP add_ln703_790_fu_38641670_p2, operation Mode is: C+A''*(B:0x116).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP add_ln703_790_fu_38641670_p2.
DSP Report: register data_27_V_read_1_reg_38698271_reg is absorbed into DSP add_ln703_790_fu_38641670_p2.
DSP Report: operator add_ln703_790_fu_38641670_p2 is absorbed into DSP add_ln703_790_fu_38641670_p2.
DSP Report: operator mul_ln1118_431_fu_4104_p2 is absorbed into DSP add_ln703_790_fu_38641670_p2.
DSP Report: Generating DSP add_ln703_790_reg_38700393_reg, operation Mode is: PCIN+A''*(B:0x10f).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_790_reg_38700393_reg.
DSP Report: register data_26_V_read_1_reg_38698285_reg is absorbed into DSP add_ln703_790_reg_38700393_reg.
DSP Report: register add_ln703_790_reg_38700393_reg is absorbed into DSP add_ln703_790_reg_38700393_reg.
DSP Report: operator add_ln703_790_fu_38641670_p2 is absorbed into DSP add_ln703_790_reg_38700393_reg.
DSP Report: operator mul_ln1118_413_fu_4852_p2 is absorbed into DSP add_ln703_790_reg_38700393_reg.
DSP Report: Generating DSP mul_ln1118_805_fu_5680_p2, operation Mode is: A''*(B:0x3fee3).
DSP Report: register mul_ln1118_805_fu_5680_p2 is absorbed into DSP mul_ln1118_805_fu_5680_p2.
DSP Report: register mul_ln1118_805_fu_5680_p2 is absorbed into DSP mul_ln1118_805_fu_5680_p2.
DSP Report: operator mul_ln1118_805_fu_5680_p2 is absorbed into DSP mul_ln1118_805_fu_5680_p2.
DSP Report: Generating DSP mul_ln1118_820_fu_4600_p2, operation Mode is: A''*(B:0x3fe15).
DSP Report: register mul_ln1118_820_fu_4600_p2 is absorbed into DSP mul_ln1118_820_fu_4600_p2.
DSP Report: register mul_ln1118_820_fu_4600_p2 is absorbed into DSP mul_ln1118_820_fu_4600_p2.
DSP Report: operator mul_ln1118_820_fu_4600_p2 is absorbed into DSP mul_ln1118_820_fu_4600_p2.
DSP Report: Generating DSP mul_ln1118_256_fu_5874_p2, operation Mode is: A''*(B:0x1b0).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_256_fu_5874_p2.
DSP Report: register data_16_V_read_1_reg_38698429_reg is absorbed into DSP mul_ln1118_256_fu_5874_p2.
DSP Report: operator mul_ln1118_256_fu_5874_p2 is absorbed into DSP mul_ln1118_256_fu_5874_p2.
DSP Report: Generating DSP add_ln703_786_fu_38641638_p2, operation Mode is: PCIN+A''*(B:0x122).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_786_fu_38641638_p2.
DSP Report: register data_14_V_read_1_reg_38698458_reg is absorbed into DSP add_ln703_786_fu_38641638_p2.
DSP Report: operator add_ln703_786_fu_38641638_p2 is absorbed into DSP add_ln703_786_fu_38641638_p2.
DSP Report: operator mul_ln1118_224_fu_5117_p2 is absorbed into DSP add_ln703_786_fu_38641638_p2.
DSP Report: Generating DSP mul_ln1118_902_fu_6046_p2, operation Mode is: A''*(B:0x3fe70).
DSP Report: register mul_ln1118_902_fu_6046_p2 is absorbed into DSP mul_ln1118_902_fu_6046_p2.
DSP Report: register mul_ln1118_902_fu_6046_p2 is absorbed into DSP mul_ln1118_902_fu_6046_p2.
DSP Report: operator mul_ln1118_902_fu_6046_p2 is absorbed into DSP mul_ln1118_902_fu_6046_p2.
DSP Report: Generating DSP mul_ln1118_616_fu_7514_p2, operation Mode is: A''*(B:0x3feeb).
DSP Report: register mul_ln1118_616_fu_7514_p2 is absorbed into DSP mul_ln1118_616_fu_7514_p2.
DSP Report: register mul_ln1118_616_fu_7514_p2 is absorbed into DSP mul_ln1118_616_fu_7514_p2.
DSP Report: operator mul_ln1118_616_fu_7514_p2 is absorbed into DSP mul_ln1118_616_fu_7514_p2.
DSP Report: Generating DSP mul_ln1118_636_fu_5375_p2, operation Mode is: A''*(B:0x3fc9c).
DSP Report: register mul_ln1118_636_fu_5375_p2 is absorbed into DSP mul_ln1118_636_fu_5375_p2.
DSP Report: register mul_ln1118_636_fu_5375_p2 is absorbed into DSP mul_ln1118_636_fu_5375_p2.
DSP Report: operator mul_ln1118_636_fu_5375_p2 is absorbed into DSP mul_ln1118_636_fu_5375_p2.
DSP Report: Generating DSP mul_ln1118_839_fu_7545_p2, operation Mode is: A''*(B:0x3fd48).
DSP Report: register mul_ln1118_839_fu_7545_p2 is absorbed into DSP mul_ln1118_839_fu_7545_p2.
DSP Report: register mul_ln1118_839_fu_7545_p2 is absorbed into DSP mul_ln1118_839_fu_7545_p2.
DSP Report: operator mul_ln1118_839_fu_7545_p2 is absorbed into DSP mul_ln1118_839_fu_7545_p2.
DSP Report: Generating DSP mul_ln1118_421_fu_3723_p2, operation Mode is: A''*(B:0x3fdb1).
DSP Report: register mul_ln1118_421_fu_3723_p2 is absorbed into DSP mul_ln1118_421_fu_3723_p2.
DSP Report: register mul_ln1118_421_fu_3723_p2 is absorbed into DSP mul_ln1118_421_fu_3723_p2.
DSP Report: operator mul_ln1118_421_fu_3723_p2 is absorbed into DSP mul_ln1118_421_fu_3723_p2.
DSP Report: Generating DSP mul_ln1118_1261_fu_6274_p2, operation Mode is: A''*(B:0x3ff33).
DSP Report: register mul_ln1118_1261_fu_6274_p2 is absorbed into DSP mul_ln1118_1261_fu_6274_p2.
DSP Report: register mul_ln1118_1261_fu_6274_p2 is absorbed into DSP mul_ln1118_1261_fu_6274_p2.
DSP Report: operator mul_ln1118_1261_fu_6274_p2 is absorbed into DSP mul_ln1118_1261_fu_6274_p2.
DSP Report: Generating DSP mul_ln1118_392_fu_3934_p2, operation Mode is: ACIN''*(B:0x5c).
DSP Report: register data_24_V_read_1_reg_38698312_reg is absorbed into DSP mul_ln1118_392_fu_3934_p2.
DSP Report: register zext_ln1118_322_reg_38699125_reg is absorbed into DSP mul_ln1118_392_fu_3934_p2.
DSP Report: operator mul_ln1118_392_fu_3934_p2 is absorbed into DSP mul_ln1118_392_fu_3934_p2.
DSP Report: Generating DSP mul_ln1118_817_fu_7280_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_817_fu_7280_p2 is absorbed into DSP mul_ln1118_817_fu_7280_p2.
DSP Report: register mul_ln1118_817_fu_7280_p2 is absorbed into DSP mul_ln1118_817_fu_7280_p2.
DSP Report: operator mul_ln1118_817_fu_7280_p2 is absorbed into DSP mul_ln1118_817_fu_7280_p2.
DSP Report: Generating DSP mul_ln1118_321_fu_6877_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_321_fu_6877_p2 is absorbed into DSP mul_ln1118_321_fu_6877_p2.
DSP Report: register mul_ln1118_321_fu_6877_p2 is absorbed into DSP mul_ln1118_321_fu_6877_p2.
DSP Report: operator mul_ln1118_321_fu_6877_p2 is absorbed into DSP mul_ln1118_321_fu_6877_p2.
DSP Report: Generating DSP mul_ln1118_443_fu_6885_p2, operation Mode is: A''*(B:0x103).
DSP Report: register data_27_V_read_1_reg_38698271_reg is absorbed into DSP mul_ln1118_443_fu_6885_p2.
DSP Report: register zext_ln1118_351_reg_38699136_reg is absorbed into DSP mul_ln1118_443_fu_6885_p2.
DSP Report: operator mul_ln1118_443_fu_6885_p2 is absorbed into DSP mul_ln1118_443_fu_6885_p2.
DSP Report: Generating DSP mul_ln1118_1566_fu_4987_p2, operation Mode is: A''*(B:0x55).
DSP Report: register data_103_V_read_1_reg_38697166_reg is absorbed into DSP mul_ln1118_1566_fu_4987_p2.
DSP Report: register data_103_V_read_1_reg_38697166_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1566_fu_4987_p2.
DSP Report: operator mul_ln1118_1566_fu_4987_p2 is absorbed into DSP mul_ln1118_1566_fu_4987_p2.
DSP Report: Generating DSP add_ln703_3351_fu_38684423_p2, operation Mode is: PCIN+A''*(B:0x73).
DSP Report: register data_99_V_read_1_reg_38697226_reg is absorbed into DSP add_ln703_3351_fu_38684423_p2.
DSP Report: register data_99_V_read_1_reg_38697226_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3351_fu_38684423_p2.
DSP Report: operator add_ln703_3351_fu_38684423_p2 is absorbed into DSP add_ln703_3351_fu_38684423_p2.
DSP Report: operator mul_ln1118_1502_fu_4020_p2 is absorbed into DSP add_ln703_3351_fu_38684423_p2.
DSP Report: Generating DSP mul_ln1118_2421_fu_5232_p2, operation Mode is: A''*(B:0xde).
DSP Report: register data_159_V_read_1_reg_38696350_reg is absorbed into DSP mul_ln1118_2421_fu_5232_p2.
DSP Report: register data_159_V_read_1_reg_38696350_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2421_fu_5232_p2.
DSP Report: operator mul_ln1118_2421_fu_5232_p2 is absorbed into DSP mul_ln1118_2421_fu_5232_p2.
DSP Report: Generating DSP add_ln703_2203_fu_38677346_p2, operation Mode is: PCIN+A''*(B:0xa4).
DSP Report: register data_157_V_read_1_reg_38696382_reg is absorbed into DSP add_ln703_2203_fu_38677346_p2.
DSP Report: register data_157_V_read_1_reg_38696382_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2203_fu_38677346_p2.
DSP Report: operator add_ln703_2203_fu_38677346_p2 is absorbed into DSP add_ln703_2203_fu_38677346_p2.
DSP Report: operator mul_ln1118_2388_fu_4601_p2 is absorbed into DSP add_ln703_2203_fu_38677346_p2.
DSP Report: Generating DSP mul_ln1118_2944_fu_4258_p2, operation Mode is: A''*(B:0x51).
DSP Report: register data_191_V_read_1_reg_38695890_reg is absorbed into DSP mul_ln1118_2944_fu_4258_p2.
DSP Report: register data_191_V_read_1_reg_38695890_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2944_fu_4258_p2.
DSP Report: operator mul_ln1118_2944_fu_4258_p2 is absorbed into DSP mul_ln1118_2944_fu_4258_p2.
DSP Report: Generating DSP mul_ln1118_2346_fu_6367_p2, operation Mode is: A''*(B:0x186).
DSP Report: register data_154_V_read_1_reg_38696426_reg is absorbed into DSP mul_ln1118_2346_fu_6367_p2.
DSP Report: register data_154_V_read_1_reg_38696426_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2346_fu_6367_p2.
DSP Report: operator mul_ln1118_2346_fu_6367_p2 is absorbed into DSP mul_ln1118_2346_fu_6367_p2.
DSP Report: Generating DSP mul_ln1118_272_fu_6964_p2, operation Mode is: A''*(B:0x1c4).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_272_fu_6964_p2.
DSP Report: register data_17_V_read_1_reg_38698415_reg is absorbed into DSP mul_ln1118_272_fu_6964_p2.
DSP Report: operator mul_ln1118_272_fu_6964_p2 is absorbed into DSP mul_ln1118_272_fu_6964_p2.
DSP Report: Generating DSP mul_ln1118_1549_fu_6435_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_1549_fu_6435_p2 is absorbed into DSP mul_ln1118_1549_fu_6435_p2.
DSP Report: register mul_ln1118_1549_fu_6435_p2 is absorbed into DSP mul_ln1118_1549_fu_6435_p2.
DSP Report: operator mul_ln1118_1549_fu_6435_p2 is absorbed into DSP mul_ln1118_1549_fu_6435_p2.
DSP Report: Generating DSP add_ln703_3118_fu_38683036_p2, operation Mode is: C+A''*(B:0x3d).
DSP Report: register data_174_V_read_1_reg_38696126_reg is absorbed into DSP add_ln703_3118_fu_38683036_p2.
DSP Report: register data_174_V_read_1_reg_38696126_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3118_fu_38683036_p2.
DSP Report: operator add_ln703_3118_fu_38683036_p2 is absorbed into DSP add_ln703_3118_fu_38683036_p2.
DSP Report: operator mul_ln1118_2657_fu_3878_p2 is absorbed into DSP add_ln703_3118_fu_38683036_p2.
DSP Report: Generating DSP add_ln703_3119_fu_38683046_p2, operation Mode is: PCIN+A''*(B:0x3d).
DSP Report: register data_120_V_read_1_reg_38696918_reg is absorbed into DSP add_ln703_3119_fu_38683046_p2.
DSP Report: register data_120_V_read_1_reg_38696918_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3119_fu_38683046_p2.
DSP Report: operator add_ln703_3119_fu_38683046_p2 is absorbed into DSP add_ln703_3119_fu_38683046_p2.
DSP Report: operator mul_ln1118_1814_fu_6503_p2 is absorbed into DSP add_ln703_3119_fu_38683046_p2.
DSP Report: Generating DSP mul_ln1118_1763_fu_5056_p2, operation Mode is: A''*(B:0x3fe8a).
DSP Report: register mul_ln1118_1763_fu_5056_p2 is absorbed into DSP mul_ln1118_1763_fu_5056_p2.
DSP Report: register mul_ln1118_1763_fu_5056_p2 is absorbed into DSP mul_ln1118_1763_fu_5056_p2.
DSP Report: operator mul_ln1118_1763_fu_5056_p2 is absorbed into DSP mul_ln1118_1763_fu_5056_p2.
DSP Report: Generating DSP mul_ln1118_1820_fu_6510_p2, operation Mode is: A''*(B:0x3fefd).
DSP Report: register mul_ln1118_1820_fu_6510_p2 is absorbed into DSP mul_ln1118_1820_fu_6510_p2.
DSP Report: register mul_ln1118_1820_fu_6510_p2 is absorbed into DSP mul_ln1118_1820_fu_6510_p2.
DSP Report: operator mul_ln1118_1820_fu_6510_p2 is absorbed into DSP mul_ln1118_1820_fu_6510_p2.
DSP Report: Generating DSP add_ln703_3705_fu_38686642_p2, operation Mode is: C+(D'+A2)*(B:0xd).
DSP Report: register data_157_V_read_1_reg_38696382_reg is absorbed into DSP add_ln703_3705_fu_38686642_p2.
DSP Report: register data_146_V_read_1_reg_38696548_reg is absorbed into DSP add_ln703_3705_fu_38686642_p2.
DSP Report: register add_ln703_3703_reg_38700923_reg is absorbed into DSP add_ln703_3705_fu_38686642_p2.
DSP Report: operator add_ln703_3705_fu_38686642_p2 is absorbed into DSP add_ln703_3705_fu_38686642_p2.
DSP Report: operator mul_ln703_1_fu_4372_p2 is absorbed into DSP add_ln703_3705_fu_38686642_p2.
DSP Report: operator add_ln703_3703_fu_38643590_p2 is absorbed into DSP add_ln703_3705_fu_38686642_p2.
DSP Report: Generating DSP mul_ln1118_2653_fu_6568_p2, operation Mode is: A''*(B:0x3ff0e).
DSP Report: register mul_ln1118_2653_fu_6568_p2 is absorbed into DSP mul_ln1118_2653_fu_6568_p2.
DSP Report: register mul_ln1118_2653_fu_6568_p2 is absorbed into DSP mul_ln1118_2653_fu_6568_p2.
DSP Report: operator mul_ln1118_2653_fu_6568_p2 is absorbed into DSP mul_ln1118_2653_fu_6568_p2.
DSP Report: Generating DSP mul_ln1118_2206_fu_6598_p2, operation Mode is: A''*(B:0x3ff1b).
DSP Report: register mul_ln1118_2206_fu_6598_p2 is absorbed into DSP mul_ln1118_2206_fu_6598_p2.
DSP Report: register mul_ln1118_2206_fu_6598_p2 is absorbed into DSP mul_ln1118_2206_fu_6598_p2.
DSP Report: operator mul_ln1118_2206_fu_6598_p2 is absorbed into DSP mul_ln1118_2206_fu_6598_p2.
DSP Report: Generating DSP mul_ln1118_1300_fu_6048_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_1300_fu_6048_p2 is absorbed into DSP mul_ln1118_1300_fu_6048_p2.
DSP Report: register mul_ln1118_1300_fu_6048_p2 is absorbed into DSP mul_ln1118_1300_fu_6048_p2.
DSP Report: operator mul_ln1118_1300_fu_6048_p2 is absorbed into DSP mul_ln1118_1300_fu_6048_p2.
DSP Report: Generating DSP add_ln703_2405_fu_38678560_p2, operation Mode is: C+A''*(B:0x5d).
DSP Report: register data_116_V_read_1_reg_38696977_reg is absorbed into DSP add_ln703_2405_fu_38678560_p2.
DSP Report: register data_116_V_read_1_reg_38696977_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2405_fu_38678560_p2.
DSP Report: operator add_ln703_2405_fu_38678560_p2 is absorbed into DSP add_ln703_2405_fu_38678560_p2.
DSP Report: operator mul_ln1118_1760_fu_4740_p2 is absorbed into DSP add_ln703_2405_fu_38678560_p2.
DSP Report: Generating DSP mul_ln1118_2204_fu_5878_p2, operation Mode is: A''*(B:0x3ff66).
DSP Report: register mul_ln1118_2204_fu_5878_p2 is absorbed into DSP mul_ln1118_2204_fu_5878_p2.
DSP Report: register mul_ln1118_2204_fu_5878_p2 is absorbed into DSP mul_ln1118_2204_fu_5878_p2.
DSP Report: operator mul_ln1118_2204_fu_5878_p2 is absorbed into DSP mul_ln1118_2204_fu_5878_p2.
DSP Report: Generating DSP mul_ln1118_1200_fu_6034_p2, operation Mode is: A''*(B:0x3ffaa).
DSP Report: register mul_ln1118_1200_fu_6034_p2 is absorbed into DSP mul_ln1118_1200_fu_6034_p2.
DSP Report: register mul_ln1118_1200_fu_6034_p2 is absorbed into DSP mul_ln1118_1200_fu_6034_p2.
DSP Report: operator mul_ln1118_1200_fu_6034_p2 is absorbed into DSP mul_ln1118_1200_fu_6034_p2.
DSP Report: Generating DSP add_ln703_2371_fu_38678344_p2, operation Mode is: C+A''*(B:0x3ff72).
DSP Report: register add_ln703_2371_fu_38678344_p2 is absorbed into DSP add_ln703_2371_fu_38678344_p2.
DSP Report: register add_ln703_2371_fu_38678344_p2 is absorbed into DSP add_ln703_2371_fu_38678344_p2.
DSP Report: operator add_ln703_2371_fu_38678344_p2 is absorbed into DSP add_ln703_2371_fu_38678344_p2.
DSP Report: operator mul_ln1118_2267_fu_7189_p2 is absorbed into DSP add_ln703_2371_fu_38678344_p2.
DSP Report: Generating DSP add_ln703_1888_fu_38675319_p2, operation Mode is: C+A''*(B:0x32).
DSP Report: register data_130_V_read_1_reg_38696769_reg is absorbed into DSP add_ln703_1888_fu_38675319_p2.
DSP Report: register data_130_V_read_1_reg_38696769_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1888_fu_38675319_p2.
DSP Report: operator add_ln703_1888_fu_38675319_p2 is absorbed into DSP add_ln703_1888_fu_38675319_p2.
DSP Report: operator mul_ln1118_1960_fu_4400_p2 is absorbed into DSP add_ln703_1888_fu_38675319_p2.
DSP Report: Generating DSP mul_ln1118_2532_fu_7378_p2, operation Mode is: A''*(B:0x3ffa9).
DSP Report: register mul_ln1118_2532_fu_7378_p2 is absorbed into DSP mul_ln1118_2532_fu_7378_p2.
DSP Report: register mul_ln1118_2532_fu_7378_p2 is absorbed into DSP mul_ln1118_2532_fu_7378_p2.
DSP Report: operator mul_ln1118_2532_fu_7378_p2 is absorbed into DSP mul_ln1118_2532_fu_7378_p2.
DSP Report: Generating DSP add_ln703_3647_fu_38686286_p2, operation Mode is: C+A''*(B:0xc4).
DSP Report: register data_193_V_read_1_reg_38695861_reg is absorbed into DSP add_ln703_3647_fu_38686286_p2.
DSP Report: register data_193_V_read_1_reg_38695861_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3647_fu_38686286_p2.
DSP Report: operator add_ln703_3647_fu_38686286_p2 is absorbed into DSP add_ln703_3647_fu_38686286_p2.
DSP Report: operator mul_ln1118_2973_fu_4728_p2 is absorbed into DSP add_ln703_3647_fu_38686286_p2.
DSP Report: Generating DSP mul_ln1118_2881_fu_6447_p2, operation Mode is: A''*(B:0xc8).
DSP Report: register data_187_V_read_1_reg_38695944_reg is absorbed into DSP mul_ln1118_2881_fu_6447_p2.
DSP Report: register data_187_V_read_1_reg_38695944_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2881_fu_6447_p2.
DSP Report: operator mul_ln1118_2881_fu_6447_p2 is absorbed into DSP mul_ln1118_2881_fu_6447_p2.
DSP Report: Generating DSP add_ln703_3646_fu_38686276_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3646_fu_38686276_p2 is absorbed into DSP add_ln703_3646_fu_38686276_p2.
DSP Report: register add_ln703_3646_fu_38686276_p2 is absorbed into DSP add_ln703_3646_fu_38686276_p2.
DSP Report: register add_ln703_3646_fu_38686276_p2 is absorbed into DSP add_ln703_3646_fu_38686276_p2.
DSP Report: register add_ln703_3646_fu_38686276_p2 is absorbed into DSP add_ln703_3646_fu_38686276_p2.
DSP Report: register data_188_V_read_1_reg_38695930_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3646_fu_38686276_p2.
DSP Report: operator add_ln703_3646_fu_38686276_p2 is absorbed into DSP add_ln703_3646_fu_38686276_p2.
DSP Report: Generating DSP add_ln703_2028_fu_38676195_p2, operation Mode is: C'+A''*(B:0x19).
DSP Report: register data_158_V_read_1_reg_38696366_reg is absorbed into DSP add_ln703_2028_fu_38676195_p2.
DSP Report: register data_158_V_read_1_reg_38696366_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2028_fu_38676195_p2.
DSP Report: register data_161_V_read_1_reg_38696319_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2028_fu_38676195_p2.
DSP Report: operator add_ln703_2028_fu_38676195_p2 is absorbed into DSP add_ln703_2028_fu_38676195_p2.
DSP Report: operator mul_ln1118_2412_fu_6592_p2 is absorbed into DSP add_ln703_2028_fu_38676195_p2.
DSP Report: Generating DSP mul_ln1118_2161_fu_7337_p2, operation Mode is: A''*(B:0x3fd5f).
DSP Report: register mul_ln1118_2161_fu_7337_p2 is absorbed into DSP mul_ln1118_2161_fu_7337_p2.
DSP Report: register mul_ln1118_2161_fu_7337_p2 is absorbed into DSP mul_ln1118_2161_fu_7337_p2.
DSP Report: operator mul_ln1118_2161_fu_7337_p2 is absorbed into DSP mul_ln1118_2161_fu_7337_p2.
DSP Report: Generating DSP mul_ln1118_2177_fu_6471_p2, operation Mode is: A''*(B:0x3fc16).
DSP Report: register mul_ln1118_2177_fu_6471_p2 is absorbed into DSP mul_ln1118_2177_fu_6471_p2.
DSP Report: register mul_ln1118_2177_fu_6471_p2 is absorbed into DSP mul_ln1118_2177_fu_6471_p2.
DSP Report: operator mul_ln1118_2177_fu_6471_p2 is absorbed into DSP mul_ln1118_2177_fu_6471_p2.
DSP Report: Generating DSP mul_ln1118_2002_fu_5808_p2, operation Mode is: A''*(B:0x3f9eb).
DSP Report: register mul_ln1118_2002_fu_5808_p2 is absorbed into DSP mul_ln1118_2002_fu_5808_p2.
DSP Report: register mul_ln1118_2002_fu_5808_p2 is absorbed into DSP mul_ln1118_2002_fu_5808_p2.
DSP Report: operator mul_ln1118_2002_fu_5808_p2 is absorbed into DSP mul_ln1118_2002_fu_5808_p2.
DSP Report: Generating DSP mul_ln1118_2195_fu_4410_p2, operation Mode is: A''*(B:0x3fbe9).
DSP Report: register mul_ln1118_2195_fu_4410_p2 is absorbed into DSP mul_ln1118_2195_fu_4410_p2.
DSP Report: register mul_ln1118_2195_fu_4410_p2 is absorbed into DSP mul_ln1118_2195_fu_4410_p2.
DSP Report: operator mul_ln1118_2195_fu_4410_p2 is absorbed into DSP mul_ln1118_2195_fu_4410_p2.
DSP Report: Generating DSP mul_ln1118_2172_fu_4322_p2, operation Mode is: A''*(B:0x15).
DSP Report: register data_143_V_read_1_reg_38696586_reg is absorbed into DSP mul_ln1118_2172_fu_4322_p2.
DSP Report: register data_143_V_read_1_reg_38696586_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2172_fu_4322_p2.
DSP Report: operator mul_ln1118_2172_fu_4322_p2 is absorbed into DSP mul_ln1118_2172_fu_4322_p2.
DSP Report: Generating DSP add_ln703_3765_fu_38687034_p2, operation Mode is: PCIN+A''*(B:0x17).
DSP Report: register data_153_V_read_1_reg_38696440_reg is absorbed into DSP add_ln703_3765_fu_38687034_p2.
DSP Report: register data_153_V_read_1_reg_38696440_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3765_fu_38687034_p2.
DSP Report: operator add_ln703_3765_fu_38687034_p2 is absorbed into DSP add_ln703_3765_fu_38687034_p2.
DSP Report: operator mul_ln1118_2331_fu_5739_p2 is absorbed into DSP add_ln703_3765_fu_38687034_p2.
DSP Report: Generating DSP mul_ln1118_2107_fu_7564_p2, operation Mode is: A''*(B:0x3fda9).
DSP Report: register mul_ln1118_2107_fu_7564_p2 is absorbed into DSP mul_ln1118_2107_fu_7564_p2.
DSP Report: register mul_ln1118_2107_fu_7564_p2 is absorbed into DSP mul_ln1118_2107_fu_7564_p2.
DSP Report: operator mul_ln1118_2107_fu_7564_p2 is absorbed into DSP mul_ln1118_2107_fu_7564_p2.
DSP Report: Generating DSP mul_ln1118_2125_fu_7500_p2, operation Mode is: A''*(B:0x3fd1d).
DSP Report: register mul_ln1118_2125_fu_7500_p2 is absorbed into DSP mul_ln1118_2125_fu_7500_p2.
DSP Report: register mul_ln1118_2125_fu_7500_p2 is absorbed into DSP mul_ln1118_2125_fu_7500_p2.
DSP Report: operator mul_ln1118_2125_fu_7500_p2 is absorbed into DSP mul_ln1118_2125_fu_7500_p2.
DSP Report: Generating DSP mul_ln1118_1902_fu_7329_p2, operation Mode is: A''*(B:0x3fda2).
DSP Report: register mul_ln1118_1902_fu_7329_p2 is absorbed into DSP mul_ln1118_1902_fu_7329_p2.
DSP Report: register mul_ln1118_1902_fu_7329_p2 is absorbed into DSP mul_ln1118_1902_fu_7329_p2.
DSP Report: operator mul_ln1118_1902_fu_7329_p2 is absorbed into DSP mul_ln1118_1902_fu_7329_p2.
DSP Report: Generating DSP add_ln703_2607_fu_38679810_p2, operation Mode is: C+A''*(B:0x3fb38).
DSP Report: register add_ln703_2607_fu_38679810_p2 is absorbed into DSP add_ln703_2607_fu_38679810_p2.
DSP Report: register add_ln703_2607_fu_38679810_p2 is absorbed into DSP add_ln703_2607_fu_38679810_p2.
DSP Report: operator add_ln703_2607_fu_38679810_p2 is absorbed into DSP add_ln703_2607_fu_38679810_p2.
DSP Report: operator mul_ln1118_2978_fu_4380_p2 is absorbed into DSP add_ln703_2607_fu_38679810_p2.
DSP Report: Generating DSP mul_ln1118_2714_fu_5113_p2, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_ln1118_2714_fu_5113_p2 is absorbed into DSP mul_ln1118_2714_fu_5113_p2.
DSP Report: register mul_ln1118_2714_fu_5113_p2 is absorbed into DSP mul_ln1118_2714_fu_5113_p2.
DSP Report: operator mul_ln1118_2714_fu_5113_p2 is absorbed into DSP mul_ln1118_2714_fu_5113_p2.
DSP Report: Generating DSP mul_ln1118_3005_fu_4966_p2, operation Mode is: A''*(B:0x61).
DSP Report: register data_195_V_read_1_reg_38695830_reg is absorbed into DSP mul_ln1118_3005_fu_4966_p2.
DSP Report: register data_195_V_read_1_reg_38695830_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_3005_fu_4966_p2.
DSP Report: operator mul_ln1118_3005_fu_4966_p2 is absorbed into DSP mul_ln1118_3005_fu_4966_p2.
DSP Report: Generating DSP mul_ln1118_2889_fu_3769_p2, operation Mode is: A''*(B:0x3fe4e).
DSP Report: register mul_ln1118_2889_fu_3769_p2 is absorbed into DSP mul_ln1118_2889_fu_3769_p2.
DSP Report: register mul_ln1118_2889_fu_3769_p2 is absorbed into DSP mul_ln1118_2889_fu_3769_p2.
DSP Report: operator mul_ln1118_2889_fu_3769_p2 is absorbed into DSP mul_ln1118_2889_fu_3769_p2.
DSP Report: Generating DSP mul_ln1118_2903_fu_7426_p2, operation Mode is: A''*(B:0x3fe9a).
DSP Report: register mul_ln1118_2903_fu_7426_p2 is absorbed into DSP mul_ln1118_2903_fu_7426_p2.
DSP Report: register mul_ln1118_2903_fu_7426_p2 is absorbed into DSP mul_ln1118_2903_fu_7426_p2.
DSP Report: operator mul_ln1118_2903_fu_7426_p2 is absorbed into DSP mul_ln1118_2903_fu_7426_p2.
DSP Report: Generating DSP mul_ln1118_2721_fu_4489_p2, operation Mode is: A''*(B:0x3fe03).
DSP Report: register mul_ln1118_2721_fu_4489_p2 is absorbed into DSP mul_ln1118_2721_fu_4489_p2.
DSP Report: register mul_ln1118_2721_fu_4489_p2 is absorbed into DSP mul_ln1118_2721_fu_4489_p2.
DSP Report: operator mul_ln1118_2721_fu_4489_p2 is absorbed into DSP mul_ln1118_2721_fu_4489_p2.
DSP Report: Generating DSP mul_ln1118_2738_fu_5745_p2, operation Mode is: A''*(B:0x3fe6e).
DSP Report: register mul_ln1118_2738_fu_5745_p2 is absorbed into DSP mul_ln1118_2738_fu_5745_p2.
DSP Report: register mul_ln1118_2738_fu_5745_p2 is absorbed into DSP mul_ln1118_2738_fu_5745_p2.
DSP Report: operator mul_ln1118_2738_fu_5745_p2 is absorbed into DSP mul_ln1118_2738_fu_5745_p2.
DSP Report: Generating DSP mul_ln1118_2688_fu_4662_p2, operation Mode is: A''*(B:0x3fe23).
DSP Report: register mul_ln1118_2688_fu_4662_p2 is absorbed into DSP mul_ln1118_2688_fu_4662_p2.
DSP Report: register mul_ln1118_2688_fu_4662_p2 is absorbed into DSP mul_ln1118_2688_fu_4662_p2.
DSP Report: operator mul_ln1118_2688_fu_4662_p2 is absorbed into DSP mul_ln1118_2688_fu_4662_p2.
DSP Report: Generating DSP mul_ln1118_2705_fu_4621_p2, operation Mode is: A''*(B:0x3fe18).
DSP Report: register mul_ln1118_2705_fu_4621_p2 is absorbed into DSP mul_ln1118_2705_fu_4621_p2.
DSP Report: register mul_ln1118_2705_fu_4621_p2 is absorbed into DSP mul_ln1118_2705_fu_4621_p2.
DSP Report: operator mul_ln1118_2705_fu_4621_p2 is absorbed into DSP mul_ln1118_2705_fu_4621_p2.
DSP Report: Generating DSP mul_ln1118_2604_fu_5004_p2, operation Mode is: A''*(B:0x3fe4e).
DSP Report: register mul_ln1118_2604_fu_5004_p2 is absorbed into DSP mul_ln1118_2604_fu_5004_p2.
DSP Report: register mul_ln1118_2604_fu_5004_p2 is absorbed into DSP mul_ln1118_2604_fu_5004_p2.
DSP Report: operator mul_ln1118_2604_fu_5004_p2 is absorbed into DSP mul_ln1118_2604_fu_5004_p2.
DSP Report: Generating DSP mul_ln1118_2110_fu_6112_p2, operation Mode is: A''*(B:0x3fec5).
DSP Report: register mul_ln1118_2110_fu_6112_p2 is absorbed into DSP mul_ln1118_2110_fu_6112_p2.
DSP Report: register mul_ln1118_2110_fu_6112_p2 is absorbed into DSP mul_ln1118_2110_fu_6112_p2.
DSP Report: operator mul_ln1118_2110_fu_6112_p2 is absorbed into DSP mul_ln1118_2110_fu_6112_p2.
DSP Report: Generating DSP mul_ln1118_2587_fu_6481_p2, operation Mode is: A''*(B:0x3fe31).
DSP Report: register mul_ln1118_2587_fu_6481_p2 is absorbed into DSP mul_ln1118_2587_fu_6481_p2.
DSP Report: register mul_ln1118_2587_fu_6481_p2 is absorbed into DSP mul_ln1118_2587_fu_6481_p2.
DSP Report: operator mul_ln1118_2587_fu_6481_p2 is absorbed into DSP mul_ln1118_2587_fu_6481_p2.
DSP Report: Generating DSP mul_ln1118_1905_fu_5392_p2, operation Mode is: A''*(B:0x3fee5).
DSP Report: register mul_ln1118_1905_fu_5392_p2 is absorbed into DSP mul_ln1118_1905_fu_5392_p2.
DSP Report: register mul_ln1118_1905_fu_5392_p2 is absorbed into DSP mul_ln1118_1905_fu_5392_p2.
DSP Report: operator mul_ln1118_1905_fu_5392_p2 is absorbed into DSP mul_ln1118_1905_fu_5392_p2.
DSP Report: Generating DSP mul_ln1118_1887_fu_7310_p2, operation Mode is: A''*(B:0x3feeb).
DSP Report: register mul_ln1118_1887_fu_7310_p2 is absorbed into DSP mul_ln1118_1887_fu_7310_p2.
DSP Report: register mul_ln1118_1887_fu_7310_p2 is absorbed into DSP mul_ln1118_1887_fu_7310_p2.
DSP Report: operator mul_ln1118_1887_fu_7310_p2 is absorbed into DSP mul_ln1118_1887_fu_7310_p2.
DSP Report: Generating DSP mul_ln1118_2882_fu_6450_p2, operation Mode is: A''*(B:0x3ff6a).
DSP Report: register mul_ln1118_2882_fu_6450_p2 is absorbed into DSP mul_ln1118_2882_fu_6450_p2.
DSP Report: register mul_ln1118_2882_fu_6450_p2 is absorbed into DSP mul_ln1118_2882_fu_6450_p2.
DSP Report: operator mul_ln1118_2882_fu_6450_p2 is absorbed into DSP mul_ln1118_2882_fu_6450_p2.
DSP Report: Generating DSP mul_ln1118_2302_fu_5969_p2, operation Mode is: A''*(B:0x3ff72).
DSP Report: register mul_ln1118_2302_fu_5969_p2 is absorbed into DSP mul_ln1118_2302_fu_5969_p2.
DSP Report: register mul_ln1118_2302_fu_5969_p2 is absorbed into DSP mul_ln1118_2302_fu_5969_p2.
DSP Report: operator mul_ln1118_2302_fu_5969_p2 is absorbed into DSP mul_ln1118_2302_fu_5969_p2.
DSP Report: Generating DSP mul_ln1118_2605_fu_4908_p2, operation Mode is: A''*(B:0x3fcc7).
DSP Report: register mul_ln1118_2605_fu_4908_p2 is absorbed into DSP mul_ln1118_2605_fu_4908_p2.
DSP Report: register mul_ln1118_2605_fu_4908_p2 is absorbed into DSP mul_ln1118_2605_fu_4908_p2.
DSP Report: operator mul_ln1118_2605_fu_4908_p2 is absorbed into DSP mul_ln1118_2605_fu_4908_p2.
DSP Report: Generating DSP mul_ln1118_2623_fu_5216_p2, operation Mode is: A''*(B:0x3fd5a).
DSP Report: register mul_ln1118_2623_fu_5216_p2 is absorbed into DSP mul_ln1118_2623_fu_5216_p2.
DSP Report: register mul_ln1118_2623_fu_5216_p2 is absorbed into DSP mul_ln1118_2623_fu_5216_p2.
DSP Report: operator mul_ln1118_2623_fu_5216_p2 is absorbed into DSP mul_ln1118_2623_fu_5216_p2.
DSP Report: Generating DSP mul_ln1118_2508_fu_6179_p2, operation Mode is: A''*(B:0x3fea0).
DSP Report: register mul_ln1118_2508_fu_6179_p2 is absorbed into DSP mul_ln1118_2508_fu_6179_p2.
DSP Report: register mul_ln1118_2508_fu_6179_p2 is absorbed into DSP mul_ln1118_2508_fu_6179_p2.
DSP Report: operator mul_ln1118_2508_fu_6179_p2 is absorbed into DSP mul_ln1118_2508_fu_6179_p2.
DSP Report: Generating DSP mul_ln1118_2640_fu_6361_p2, operation Mode is: A''*(B:0x3fe6a).
DSP Report: register mul_ln1118_2640_fu_6361_p2 is absorbed into DSP mul_ln1118_2640_fu_6361_p2.
DSP Report: register mul_ln1118_2640_fu_6361_p2 is absorbed into DSP mul_ln1118_2640_fu_6361_p2.
DSP Report: operator mul_ln1118_2640_fu_6361_p2 is absorbed into DSP mul_ln1118_2640_fu_6361_p2.
DSP Report: Generating DSP mul_ln1118_2689_fu_7358_p2, operation Mode is: A''*(B:0x3fd0e).
DSP Report: register mul_ln1118_2689_fu_7358_p2 is absorbed into DSP mul_ln1118_2689_fu_7358_p2.
DSP Report: register mul_ln1118_2689_fu_7358_p2 is absorbed into DSP mul_ln1118_2689_fu_7358_p2.
DSP Report: operator mul_ln1118_2689_fu_7358_p2 is absorbed into DSP mul_ln1118_2689_fu_7358_p2.
DSP Report: Generating DSP mul_ln1118_2655_fu_5840_p2, operation Mode is: A''*(B:0x3fd4c).
DSP Report: register mul_ln1118_2655_fu_5840_p2 is absorbed into DSP mul_ln1118_2655_fu_5840_p2.
DSP Report: register mul_ln1118_2655_fu_5840_p2 is absorbed into DSP mul_ln1118_2655_fu_5840_p2.
DSP Report: operator mul_ln1118_2655_fu_5840_p2 is absorbed into DSP mul_ln1118_2655_fu_5840_p2.
DSP Report: Generating DSP mul_ln1118_2672_fu_7241_p2, operation Mode is: A''*(B:0x3fd9f).
DSP Report: register mul_ln1118_2672_fu_7241_p2 is absorbed into DSP mul_ln1118_2672_fu_7241_p2.
DSP Report: register mul_ln1118_2672_fu_7241_p2 is absorbed into DSP mul_ln1118_2672_fu_7241_p2.
DSP Report: operator mul_ln1118_2672_fu_7241_p2 is absorbed into DSP mul_ln1118_2672_fu_7241_p2.
DSP Report: Generating DSP mul_ln1118_2739_fu_5746_p2, operation Mode is: A''*(B:0x3f8a1).
DSP Report: register mul_ln1118_2739_fu_5746_p2 is absorbed into DSP mul_ln1118_2739_fu_5746_p2.
DSP Report: register mul_ln1118_2739_fu_5746_p2 is absorbed into DSP mul_ln1118_2739_fu_5746_p2.
DSP Report: operator mul_ln1118_2739_fu_5746_p2 is absorbed into DSP mul_ln1118_2739_fu_5746_p2.
DSP Report: Generating DSP mul_ln1118_2642_fu_4756_p2, operation Mode is: A''*(B:0x3fe31).
DSP Report: register mul_ln1118_2642_fu_4756_p2 is absorbed into DSP mul_ln1118_2642_fu_4756_p2.
DSP Report: register mul_ln1118_2642_fu_4756_p2 is absorbed into DSP mul_ln1118_2642_fu_4756_p2.
DSP Report: operator mul_ln1118_2642_fu_4756_p2 is absorbed into DSP mul_ln1118_2642_fu_4756_p2.
DSP Report: Generating DSP mul_ln1118_2691_fu_6219_p2, operation Mode is: A''*(B:0x3fe65).
DSP Report: register mul_ln1118_2691_fu_6219_p2 is absorbed into DSP mul_ln1118_2691_fu_6219_p2.
DSP Report: register mul_ln1118_2691_fu_6219_p2 is absorbed into DSP mul_ln1118_2691_fu_6219_p2.
DSP Report: operator mul_ln1118_2691_fu_6219_p2 is absorbed into DSP mul_ln1118_2691_fu_6219_p2.
DSP Report: Generating DSP mul_ln1118_2113_fu_3789_p2, operation Mode is: A''*(B:0x3feb2).
DSP Report: register mul_ln1118_2113_fu_3789_p2 is absorbed into DSP mul_ln1118_2113_fu_3789_p2.
DSP Report: register mul_ln1118_2113_fu_3789_p2 is absorbed into DSP mul_ln1118_2113_fu_3789_p2.
DSP Report: operator mul_ln1118_2113_fu_3789_p2 is absorbed into DSP mul_ln1118_2113_fu_3789_p2.
DSP Report: Generating DSP mul_ln1118_2848_fu_7531_p2, operation Mode is: A''*(B:0x15).
DSP Report: register data_185_V_read_1_reg_38695973_reg is absorbed into DSP mul_ln1118_2848_fu_7531_p2.
DSP Report: register zext_ln1118_2567_reg_38699733_reg is absorbed into DSP mul_ln1118_2848_fu_7531_p2.
DSP Report: operator mul_ln1118_2848_fu_7531_p2 is absorbed into DSP mul_ln1118_2848_fu_7531_p2.
DSP Report: Generating DSP add_ln703_2456_fu_38678892_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2456_fu_38678892_p2 is absorbed into DSP add_ln703_2456_fu_38678892_p2.
DSP Report: register add_ln703_2456_fu_38678892_p2 is absorbed into DSP add_ln703_2456_fu_38678892_p2.
DSP Report: register add_ln703_2456_fu_38678892_p2 is absorbed into DSP add_ln703_2456_fu_38678892_p2.
DSP Report: register add_ln703_2456_fu_38678892_p2 is absorbed into DSP add_ln703_2456_fu_38678892_p2.
DSP Report: register add_ln703_2456_fu_38678892_p2 is absorbed into DSP add_ln703_2456_fu_38678892_p2.
DSP Report: operator add_ln703_2456_fu_38678892_p2 is absorbed into DSP add_ln703_2456_fu_38678892_p2.
DSP Report: Generating DSP add_ln703_3886_fu_38687864_p2, operation Mode is: C'+A''*(B:0x2c).
DSP Report: register data_64_V_read_1_reg_38697725_reg is absorbed into DSP add_ln703_3886_fu_38687864_p2.
DSP Report: register zext_ln1118_907_reg_38699527_reg is absorbed into DSP add_ln703_3886_fu_38687864_p2.
DSP Report: register add_ln703_3886_fu_38687864_p2 is absorbed into DSP add_ln703_3886_fu_38687864_p2.
DSP Report: operator add_ln703_3886_fu_38687864_p2 is absorbed into DSP add_ln703_3886_fu_38687864_p2.
DSP Report: operator mul_ln1118_989_fu_6496_p2 is absorbed into DSP add_ln703_3886_fu_38687864_p2.
DSP Report: Generating DSP mul_ln1118_2727_fu_7169_p2, operation Mode is: A''*(B:0x3fe95).
DSP Report: register mul_ln1118_2727_fu_7169_p2 is absorbed into DSP mul_ln1118_2727_fu_7169_p2.
DSP Report: register mul_ln1118_2727_fu_7169_p2 is absorbed into DSP mul_ln1118_2727_fu_7169_p2.
DSP Report: operator mul_ln1118_2727_fu_7169_p2 is absorbed into DSP mul_ln1118_2727_fu_7169_p2.
DSP Report: Generating DSP mul_ln1118_2744_fu_4724_p2, operation Mode is: A''*(B:0x3fe1f).
DSP Report: register mul_ln1118_2744_fu_4724_p2 is absorbed into DSP mul_ln1118_2744_fu_4724_p2.
DSP Report: register mul_ln1118_2744_fu_4724_p2 is absorbed into DSP mul_ln1118_2744_fu_4724_p2.
DSP Report: operator mul_ln1118_2744_fu_4724_p2 is absorbed into DSP mul_ln1118_2744_fu_4724_p2.
DSP Report: Generating DSP mul_ln1118_2702_fu_5906_p2, operation Mode is: A''*(B:0x292).
DSP Report: register data_177_V_read_1_reg_38696085_reg is absorbed into DSP mul_ln1118_2702_fu_5906_p2.
DSP Report: register data_177_V_read_1_reg_38696085_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2702_fu_5906_p2.
DSP Report: operator mul_ln1118_2702_fu_5906_p2 is absorbed into DSP mul_ln1118_2702_fu_5906_p2.
DSP Report: Generating DSP add_ln703_2633_fu_38679988_p2, operation Mode is: PCIN+A''*(B:0x22f).
DSP Report: register data_175_V_read_1_reg_38696114_reg is absorbed into DSP add_ln703_2633_fu_38679988_p2.
DSP Report: register data_175_V_read_1_reg_38696114_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2633_fu_38679988_p2.
DSP Report: operator add_ln703_2633_fu_38679988_p2 is absorbed into DSP add_ln703_2633_fu_38679988_p2.
DSP Report: operator mul_ln1118_2668_fu_5518_p2 is absorbed into DSP add_ln703_2633_fu_38679988_p2.
DSP Report: Generating DSP add_ln703_2633_fu_38679988_p2, operation Mode is: PCIN+A''*(B:0x29a).
DSP Report: register data_173_V_read_1_reg_38696142_reg is absorbed into DSP add_ln703_2633_fu_38679988_p2.
DSP Report: register data_173_V_read_1_reg_38696142_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2633_fu_38679988_p2.
DSP Report: operator add_ln703_2633_fu_38679988_p2 is absorbed into DSP add_ln703_2633_fu_38679988_p2.
DSP Report: operator mul_ln1118_2637_fu_3772_p2 is absorbed into DSP add_ln703_2633_fu_38679988_p2.
DSP Report: Generating DSP add_ln703_2633_reg_38702813_reg, operation Mode is: PCIN+A''*(B:0x2d1).
DSP Report: register data_176_V_read_1_reg_38696100_reg is absorbed into DSP add_ln703_2633_reg_38702813_reg.
DSP Report: register data_176_V_read_1_reg_38696100_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2633_reg_38702813_reg.
DSP Report: register add_ln703_2633_reg_38702813_reg is absorbed into DSP add_ln703_2633_reg_38702813_reg.
DSP Report: operator add_ln703_2633_fu_38679988_p2 is absorbed into DSP add_ln703_2633_reg_38702813_reg.
DSP Report: operator mul_ln1118_2685_fu_7002_p2 is absorbed into DSP add_ln703_2633_reg_38702813_reg.
DSP Report: Generating DSP add_ln703_2630_reg_38702808_reg, operation Mode is: C+A''*(B:0x24e).
DSP Report: register data_158_V_read_1_reg_38696366_reg is absorbed into DSP add_ln703_2630_reg_38702808_reg.
DSP Report: register data_158_V_read_1_reg_38696366_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2630_reg_38702808_reg.
DSP Report: register add_ln703_2630_reg_38702808_reg is absorbed into DSP add_ln703_2630_reg_38702808_reg.
DSP Report: operator add_ln703_2630_fu_38679962_p2 is absorbed into DSP add_ln703_2630_reg_38702808_reg.
DSP Report: operator mul_ln1118_2399_fu_5585_p2 is absorbed into DSP add_ln703_2630_reg_38702808_reg.
DSP Report: Generating DSP add_ln703_2654_fu_38680126_p2, operation Mode is: C+A''*(B:0x1c8).
DSP Report: register data_172_V_read_1_reg_38696155_reg is absorbed into DSP add_ln703_2654_fu_38680126_p2.
DSP Report: register data_172_V_read_1_reg_38696155_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2654_fu_38680126_p2.
DSP Report: operator add_ln703_2654_fu_38680126_p2 is absorbed into DSP add_ln703_2654_fu_38680126_p2.
DSP Report: operator mul_ln1118_2619_fu_6153_p2 is absorbed into DSP add_ln703_2654_fu_38680126_p2.
DSP Report: Generating DSP add_ln703_2654_reg_38702843_reg, operation Mode is: (PCIN+A'':B''+C')'.
DSP Report: register add_ln703_2654_reg_38702843_reg is absorbed into DSP add_ln703_2654_reg_38702843_reg.
DSP Report: register add_ln703_2654_reg_38702843_reg is absorbed into DSP add_ln703_2654_reg_38702843_reg.
DSP Report: register add_ln703_2654_reg_38702843_reg is absorbed into DSP add_ln703_2654_reg_38702843_reg.
DSP Report: register add_ln703_2654_reg_38702843_reg is absorbed into DSP add_ln703_2654_reg_38702843_reg.
DSP Report: register add_ln703_2654_reg_38702843_reg is absorbed into DSP add_ln703_2654_reg_38702843_reg.
DSP Report: register add_ln703_2654_reg_38702843_reg is absorbed into DSP add_ln703_2654_reg_38702843_reg.
DSP Report: operator add_ln703_2654_fu_38680126_p2 is absorbed into DSP add_ln703_2654_reg_38702843_reg.
DSP Report: Generating DSP mul_ln1118_2718_fu_7075_p2, operation Mode is: A''*(B:0x3fda5).
DSP Report: register mul_ln1118_2718_fu_7075_p2 is absorbed into DSP mul_ln1118_2718_fu_7075_p2.
DSP Report: register mul_ln1118_2718_fu_7075_p2 is absorbed into DSP mul_ln1118_2718_fu_7075_p2.
DSP Report: operator mul_ln1118_2718_fu_7075_p2 is absorbed into DSP mul_ln1118_2718_fu_7075_p2.
DSP Report: Generating DSP mul_ln1118_2684_fu_6915_p2, operation Mode is: A''*(B:0x3fd8a).
DSP Report: register mul_ln1118_2684_fu_6915_p2 is absorbed into DSP mul_ln1118_2684_fu_6915_p2.
DSP Report: register mul_ln1118_2684_fu_6915_p2 is absorbed into DSP mul_ln1118_2684_fu_6915_p2.
DSP Report: operator mul_ln1118_2684_fu_6915_p2 is absorbed into DSP mul_ln1118_2684_fu_6915_p2.
DSP Report: Generating DSP mul_ln1118_2701_fu_5767_p2, operation Mode is: A''*(B:0x3fc2f).
DSP Report: register mul_ln1118_2701_fu_5767_p2 is absorbed into DSP mul_ln1118_2701_fu_5767_p2.
DSP Report: register mul_ln1118_2701_fu_5767_p2 is absorbed into DSP mul_ln1118_2701_fu_5767_p2.
DSP Report: operator mul_ln1118_2701_fu_5767_p2 is absorbed into DSP mul_ln1118_2701_fu_5767_p2.
DSP Report: Generating DSP mul_ln1118_2164_fu_6336_p2, operation Mode is: A''*(B:0x99).
DSP Report: register data_143_V_read_1_reg_38696586_reg is absorbed into DSP mul_ln1118_2164_fu_6336_p2.
DSP Report: register data_143_V_read_1_reg_38696586_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2164_fu_6336_p2.
DSP Report: operator mul_ln1118_2164_fu_6336_p2 is absorbed into DSP mul_ln1118_2164_fu_6336_p2.
DSP Report: Generating DSP add_ln703_2082_fu_38676543_p2, operation Mode is: PCIN+A''*(B:0x95).
DSP Report: register data_141_V_read_1_reg_38696617_reg is absorbed into DSP add_ln703_2082_fu_38676543_p2.
DSP Report: register data_141_V_read_1_reg_38696617_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2082_fu_38676543_p2.
DSP Report: operator add_ln703_2082_fu_38676543_p2 is absorbed into DSP add_ln703_2082_fu_38676543_p2.
DSP Report: operator mul_ln1118_2130_fu_4009_p2 is absorbed into DSP add_ln703_2082_fu_38676543_p2.
DSP Report: Generating DSP add_ln703_2082_fu_38676543_p2, operation Mode is: PCIN+A''*(B:0x9e).
DSP Report: register data_125_V_read_1_reg_38696840_reg is absorbed into DSP add_ln703_2082_fu_38676543_p2.
DSP Report: register data_125_V_read_1_reg_38696840_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2082_fu_38676543_p2.
DSP Report: operator add_ln703_2082_fu_38676543_p2 is absorbed into DSP add_ln703_2082_fu_38676543_p2.
DSP Report: operator mul_ln1118_1888_fu_7094_p2 is absorbed into DSP add_ln703_2082_fu_38676543_p2.
DSP Report: Generating DSP mul_ln1118_2404_fu_7555_p2, operation Mode is: A''*(B:0x91).
DSP Report: register data_158_V_read_1_reg_38696366_reg is absorbed into DSP mul_ln1118_2404_fu_7555_p2.
DSP Report: register data_158_V_read_1_reg_38696366_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2404_fu_7555_p2.
DSP Report: operator mul_ln1118_2404_fu_7555_p2 is absorbed into DSP mul_ln1118_2404_fu_7555_p2.
DSP Report: Generating DSP add_ln703_2080_fu_38676527_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2080_fu_38676527_p2 is absorbed into DSP add_ln703_2080_fu_38676527_p2.
DSP Report: register add_ln703_2080_fu_38676527_p2 is absorbed into DSP add_ln703_2080_fu_38676527_p2.
DSP Report: register add_ln703_2080_fu_38676527_p2 is absorbed into DSP add_ln703_2080_fu_38676527_p2.
DSP Report: register add_ln703_2080_fu_38676527_p2 is absorbed into DSP add_ln703_2080_fu_38676527_p2.
DSP Report: register add_ln703_2080_fu_38676527_p2 is absorbed into DSP add_ln703_2080_fu_38676527_p2.
DSP Report: operator add_ln703_2080_fu_38676527_p2 is absorbed into DSP add_ln703_2080_fu_38676527_p2.
DSP Report: Generating DSP add_ln703_2082_fu_38676543_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_2082_fu_38676543_p2 is absorbed into DSP add_ln703_2082_fu_38676543_p2.
DSP Report: Generating DSP mul_ln1118_1855_reg_2324129_reg, operation Mode is: (A''*(B:0x3feea))'.
DSP Report: register mul_ln1118_1855_reg_2324129_reg is absorbed into DSP mul_ln1118_1855_reg_2324129_reg.
DSP Report: register mul_ln1118_1855_reg_2324129_reg is absorbed into DSP mul_ln1118_1855_reg_2324129_reg.
DSP Report: register mul_ln1118_1855_reg_2324129_reg is absorbed into DSP mul_ln1118_1855_reg_2324129_reg.
DSP Report: operator mul_ln1118_1855_fu_4077_p2 is absorbed into DSP mul_ln1118_1855_reg_2324129_reg.
DSP Report: Generating DSP sub_ln703_6_fu_38680462_p2, operation Mode is: -C'+A''*(B:0x1b)+1-1.
DSP Report: register data_90_V_read_1_reg_38697359_reg is absorbed into DSP sub_ln703_6_fu_38680462_p2.
DSP Report: register data_90_V_read_1_reg_38697359_pp0_iter1_reg_reg is absorbed into DSP sub_ln703_6_fu_38680462_p2.
DSP Report: register sub_ln703_6_fu_38680462_p2 is absorbed into DSP sub_ln703_6_fu_38680462_p2.
DSP Report: operator sub_ln703_6_fu_38680462_p2 is absorbed into DSP sub_ln703_6_fu_38680462_p2.
DSP Report: operator mul_ln1118_1366_fu_5529_p2 is absorbed into DSP sub_ln703_6_fu_38680462_p2.
DSP Report: Generating DSP mul_ln1118_2748_fu_6375_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_2748_fu_6375_p2 is absorbed into DSP mul_ln1118_2748_fu_6375_p2.
DSP Report: register mul_ln1118_2748_fu_6375_p2 is absorbed into DSP mul_ln1118_2748_fu_6375_p2.
DSP Report: operator mul_ln1118_2748_fu_6375_p2 is absorbed into DSP mul_ln1118_2748_fu_6375_p2.
DSP Report: Generating DSP mul_ln1118_2390_fu_7443_p2, operation Mode is: A''*(B:0x1d).
DSP Report: register data_157_V_read_1_reg_38696382_reg is absorbed into DSP mul_ln1118_2390_fu_7443_p2.
DSP Report: register data_157_V_read_1_reg_38696382_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2390_fu_7443_p2.
DSP Report: operator mul_ln1118_2390_fu_7443_p2 is absorbed into DSP mul_ln1118_2390_fu_7443_p2.
DSP Report: Generating DSP add_ln703_3278_fu_38683999_p2, operation Mode is: PCIN+A''*(B:0x19).
DSP Report: register data_123_V_read_1_reg_38696868_reg is absorbed into DSP add_ln703_3278_fu_38683999_p2.
DSP Report: register data_123_V_read_1_reg_38696868_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3278_fu_38683999_p2.
DSP Report: operator add_ln703_3278_fu_38683999_p2 is absorbed into DSP add_ln703_3278_fu_38683999_p2.
DSP Report: operator mul_ln1118_1862_fu_4622_p2 is absorbed into DSP add_ln703_3278_fu_38683999_p2.
DSP Report: Generating DSP add_ln703_3278_reg_38703578_reg, operation Mode is: PCIN+A''*(B:0x15).
DSP Report: register data_130_V_read_1_reg_38696769_reg is absorbed into DSP add_ln703_3278_reg_38703578_reg.
DSP Report: register data_130_V_read_1_reg_38696769_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3278_reg_38703578_reg.
DSP Report: register add_ln703_3278_reg_38703578_reg is absorbed into DSP add_ln703_3278_reg_38703578_reg.
DSP Report: operator add_ln703_3278_fu_38683999_p2 is absorbed into DSP add_ln703_3278_reg_38703578_reg.
DSP Report: operator mul_ln1118_1964_fu_3802_p2 is absorbed into DSP add_ln703_3278_reg_38703578_reg.
DSP Report: Generating DSP mul_ln1118_2750_fu_5211_p2, operation Mode is: A''*(B:0x3fe3b).
DSP Report: register mul_ln1118_2750_fu_5211_p2 is absorbed into DSP mul_ln1118_2750_fu_5211_p2.
DSP Report: register mul_ln1118_2750_fu_5211_p2 is absorbed into DSP mul_ln1118_2750_fu_5211_p2.
DSP Report: operator mul_ln1118_2750_fu_5211_p2 is absorbed into DSP mul_ln1118_2750_fu_5211_p2.
DSP Report: Generating DSP mul_ln1118_2783_fu_5485_p2, operation Mode is: A''*(B:0x3fe7f).
DSP Report: register mul_ln1118_2783_fu_5485_p2 is absorbed into DSP mul_ln1118_2783_fu_5485_p2.
DSP Report: register mul_ln1118_2783_fu_5485_p2 is absorbed into DSP mul_ln1118_2783_fu_5485_p2.
DSP Report: operator mul_ln1118_2783_fu_5485_p2 is absorbed into DSP mul_ln1118_2783_fu_5485_p2.
DSP Report: Generating DSP mul_ln1118_1975_fu_6713_p2, operation Mode is: A''*(B:0x3fe74).
DSP Report: register mul_ln1118_1975_fu_6713_p2 is absorbed into DSP mul_ln1118_1975_fu_6713_p2.
DSP Report: register mul_ln1118_1975_fu_6713_p2 is absorbed into DSP mul_ln1118_1975_fu_6713_p2.
DSP Report: operator mul_ln1118_1975_fu_6713_p2 is absorbed into DSP mul_ln1118_1975_fu_6713_p2.
DSP Report: Generating DSP mul_ln1118_2060_fu_6021_p2, operation Mode is: A''*(B:0xe5).
DSP Report: register data_137_V_read_1_reg_38696673_reg is absorbed into DSP mul_ln1118_2060_fu_6021_p2.
DSP Report: register data_137_V_read_1_reg_38696673_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2060_fu_6021_p2.
DSP Report: operator mul_ln1118_2060_fu_6021_p2 is absorbed into DSP mul_ln1118_2060_fu_6021_p2.
DSP Report: Generating DSP add_ln703_2674_fu_38680232_p2, operation Mode is: PCIN+A''*(B:0x91).
DSP Report: register data_133_V_read_1_reg_38696724_reg is absorbed into DSP add_ln703_2674_fu_38680232_p2.
DSP Report: register data_133_V_read_1_reg_38696724_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2674_fu_38680232_p2.
DSP Report: operator add_ln703_2674_fu_38680232_p2 is absorbed into DSP add_ln703_2674_fu_38680232_p2.
DSP Report: operator mul_ln1118_2001_fu_4382_p2 is absorbed into DSP add_ln703_2674_fu_38680232_p2.
DSP Report: Generating DSP mul_ln1118_2282_fu_7204_p2, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_ln1118_2282_fu_7204_p2 is absorbed into DSP mul_ln1118_2282_fu_7204_p2.
DSP Report: register mul_ln1118_2282_fu_7204_p2 is absorbed into DSP mul_ln1118_2282_fu_7204_p2.
DSP Report: operator mul_ln1118_2282_fu_7204_p2 is absorbed into DSP mul_ln1118_2282_fu_7204_p2.
DSP Report: Generating DSP mul_ln1118_2620_fu_4900_p2, operation Mode is: A''*(B:0x3fecc).
DSP Report: register mul_ln1118_2620_fu_4900_p2 is absorbed into DSP mul_ln1118_2620_fu_4900_p2.
DSP Report: register mul_ln1118_2620_fu_4900_p2 is absorbed into DSP mul_ln1118_2620_fu_4900_p2.
DSP Report: operator mul_ln1118_2620_fu_4900_p2 is absorbed into DSP mul_ln1118_2620_fu_4900_p2.
DSP Report: Generating DSP mul_ln1118_2638_fu_4753_p2, operation Mode is: A''*(B:0x3fedc).
DSP Report: register mul_ln1118_2638_fu_4753_p2 is absorbed into DSP mul_ln1118_2638_fu_4753_p2.
DSP Report: register mul_ln1118_2638_fu_4753_p2 is absorbed into DSP mul_ln1118_2638_fu_4753_p2.
DSP Report: operator mul_ln1118_2638_fu_4753_p2 is absorbed into DSP mul_ln1118_2638_fu_4753_p2.
DSP Report: Generating DSP mul_ln1118_2569_fu_3964_p2, operation Mode is: A''*(B:0x3fe97).
DSP Report: register mul_ln1118_2569_fu_3964_p2 is absorbed into DSP mul_ln1118_2569_fu_3964_p2.
DSP Report: register mul_ln1118_2569_fu_3964_p2 is absorbed into DSP mul_ln1118_2569_fu_3964_p2.
DSP Report: operator mul_ln1118_2569_fu_3964_p2 is absorbed into DSP mul_ln1118_2569_fu_3964_p2.
DSP Report: Generating DSP mul_ln1118_1994_fu_6436_p2, operation Mode is: A''*(B:0x4e).
DSP Report: register data_132_V_read_1_reg_38696739_reg is absorbed into DSP mul_ln1118_1994_fu_6436_p2.
DSP Report: register data_132_V_read_1_reg_38696739_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1994_fu_6436_p2.
DSP Report: operator mul_ln1118_1994_fu_6436_p2 is absorbed into DSP mul_ln1118_1994_fu_6436_p2.
DSP Report: Generating DSP add_ln703_3358_fu_38684481_p2, operation Mode is: PCIN+A''*(B:0x55).
DSP Report: register data_142_V_read_1_reg_38696601_reg is absorbed into DSP add_ln703_3358_fu_38684481_p2.
DSP Report: register data_142_V_read_1_reg_38696601_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3358_fu_38684481_p2.
DSP Report: operator add_ln703_3358_fu_38684481_p2 is absorbed into DSP add_ln703_3358_fu_38684481_p2.
DSP Report: operator mul_ln1118_2152_fu_6599_p2 is absorbed into DSP add_ln703_3358_fu_38684481_p2.
DSP Report: Generating DSP mul_ln1118_2360_fu_3899_p2, operation Mode is: A''*(B:0x52).
DSP Report: register data_155_V_read_1_reg_38696410_reg is absorbed into DSP mul_ln1118_2360_fu_3899_p2.
DSP Report: register data_155_V_read_1_reg_38696410_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2360_fu_3899_p2.
DSP Report: operator mul_ln1118_2360_fu_3899_p2 is absorbed into DSP mul_ln1118_2360_fu_3899_p2.
DSP Report: Generating DSP add_ln703_3357_fu_38684471_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3357_fu_38684471_p2 is absorbed into DSP add_ln703_3357_fu_38684471_p2.
DSP Report: register add_ln703_3357_fu_38684471_p2 is absorbed into DSP add_ln703_3357_fu_38684471_p2.
DSP Report: register add_ln703_3357_fu_38684471_p2 is absorbed into DSP add_ln703_3357_fu_38684471_p2.
DSP Report: register add_ln703_3357_fu_38684471_p2 is absorbed into DSP add_ln703_3357_fu_38684471_p2.
DSP Report: register add_ln703_3357_fu_38684471_p2 is absorbed into DSP add_ln703_3357_fu_38684471_p2.
DSP Report: operator add_ln703_3357_fu_38684471_p2 is absorbed into DSP add_ln703_3357_fu_38684471_p2.
DSP Report: Generating DSP mul_ln1118_2636_fu_7193_p2, operation Mode is: A''*(B:0x3fd9b).
DSP Report: register mul_ln1118_2636_fu_7193_p2 is absorbed into DSP mul_ln1118_2636_fu_7193_p2.
DSP Report: register mul_ln1118_2636_fu_7193_p2 is absorbed into DSP mul_ln1118_2636_fu_7193_p2.
DSP Report: operator mul_ln1118_2636_fu_7193_p2 is absorbed into DSP mul_ln1118_2636_fu_7193_p2.
DSP Report: Generating DSP mul_ln1118_2652_fu_7060_p2, operation Mode is: A''*(B:0x3fcb1).
DSP Report: register mul_ln1118_2652_fu_7060_p2 is absorbed into DSP mul_ln1118_2652_fu_7060_p2.
DSP Report: register mul_ln1118_2652_fu_7060_p2 is absorbed into DSP mul_ln1118_2652_fu_7060_p2.
DSP Report: operator mul_ln1118_2652_fu_7060_p2 is absorbed into DSP mul_ln1118_2652_fu_7060_p2.
DSP Report: Generating DSP mul_ln1118_2618_fu_4719_p2, operation Mode is: A''*(B:0x3fdee).
DSP Report: register mul_ln1118_2618_fu_4719_p2 is absorbed into DSP mul_ln1118_2618_fu_4719_p2.
DSP Report: register mul_ln1118_2618_fu_4719_p2 is absorbed into DSP mul_ln1118_2618_fu_4719_p2.
DSP Report: operator mul_ln1118_2618_fu_4719_p2 is absorbed into DSP mul_ln1118_2618_fu_4719_p2.
DSP Report: Generating DSP mul_ln1118_2309_fu_6585_p2, operation Mode is: A''*(B:0x3fb72).
DSP Report: register mul_ln1118_2309_fu_6585_p2 is absorbed into DSP mul_ln1118_2309_fu_6585_p2.
DSP Report: register mul_ln1118_2309_fu_6585_p2 is absorbed into DSP mul_ln1118_2309_fu_6585_p2.
DSP Report: operator mul_ln1118_2309_fu_6585_p2 is absorbed into DSP mul_ln1118_2309_fu_6585_p2.
DSP Report: Generating DSP mul_ln1118_2260_fu_4672_p2, operation Mode is: A''*(B:0x3ff76).
DSP Report: register mul_ln1118_2260_fu_4672_p2 is absorbed into DSP mul_ln1118_2260_fu_4672_p2.
DSP Report: register mul_ln1118_2260_fu_4672_p2 is absorbed into DSP mul_ln1118_2260_fu_4672_p2.
DSP Report: operator mul_ln1118_2260_fu_4672_p2 is absorbed into DSP mul_ln1118_2260_fu_4672_p2.
DSP Report: Generating DSP mul_ln1118_1989_fu_5997_p2, operation Mode is: A''*(B:0x56).
DSP Report: register data_132_V_read_1_reg_38696739_reg is absorbed into DSP mul_ln1118_1989_fu_5997_p2.
DSP Report: register data_132_V_read_1_reg_38696739_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1989_fu_5997_p2.
DSP Report: operator mul_ln1118_1989_fu_5997_p2 is absorbed into DSP mul_ln1118_1989_fu_5997_p2.
DSP Report: Generating DSP add_ln703_1885_fu_38675307_p2, operation Mode is: PCIN+A''*(B:0x57).
DSP Report: register data_133_V_read_1_reg_38696724_reg is absorbed into DSP add_ln703_1885_fu_38675307_p2.
DSP Report: register data_133_V_read_1_reg_38696724_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1885_fu_38675307_p2.
DSP Report: operator add_ln703_1885_fu_38675307_p2 is absorbed into DSP add_ln703_1885_fu_38675307_p2.
DSP Report: operator mul_ln1118_2005_fu_4730_p2 is absorbed into DSP add_ln703_1885_fu_38675307_p2.
DSP Report: Generating DSP mul_ln1118_2064_fu_5022_p2, operation Mode is: A''*(B:0x3ff95).
DSP Report: register mul_ln1118_2064_fu_5022_p2 is absorbed into DSP mul_ln1118_2064_fu_5022_p2.
DSP Report: register mul_ln1118_2064_fu_5022_p2 is absorbed into DSP mul_ln1118_2064_fu_5022_p2.
DSP Report: operator mul_ln1118_2064_fu_5022_p2 is absorbed into DSP mul_ln1118_2064_fu_5022_p2.
DSP Report: Generating DSP mul_ln1118_2371_fu_4483_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_2371_fu_4483_p2 is absorbed into DSP mul_ln1118_2371_fu_4483_p2.
DSP Report: register mul_ln1118_2371_fu_4483_p2 is absorbed into DSP mul_ln1118_2371_fu_4483_p2.
DSP Report: operator mul_ln1118_2371_fu_4483_p2 is absorbed into DSP mul_ln1118_2371_fu_4483_p2.
DSP Report: Generating DSP mul_ln1118_2403_fu_4120_p2, operation Mode is: A''*(B:0xc5).
DSP Report: register data_158_V_read_1_reg_38696366_reg is absorbed into DSP mul_ln1118_2403_fu_4120_p2.
DSP Report: register data_158_V_read_1_reg_38696366_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2403_fu_4120_p2.
DSP Report: operator mul_ln1118_2403_fu_4120_p2 is absorbed into DSP mul_ln1118_2403_fu_4120_p2.
DSP Report: Generating DSP add_ln703_1878_fu_38675249_p2, operation Mode is: PCIN+A''*(B:0xac).
DSP Report: register data_146_V_read_1_reg_38696548_reg is absorbed into DSP add_ln703_1878_fu_38675249_p2.
DSP Report: register data_146_V_read_1_reg_38696548_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1878_fu_38675249_p2.
DSP Report: operator add_ln703_1878_fu_38675249_p2 is absorbed into DSP add_ln703_1878_fu_38675249_p2.
DSP Report: operator mul_ln1118_2213_fu_4394_p2 is absorbed into DSP add_ln703_1878_fu_38675249_p2.
DSP Report: Generating DSP mul_ln1118_2509_fu_4630_p2, operation Mode is: A''*(B:0x235).
DSP Report: register data_165_V_read_1_reg_38696258_reg is absorbed into DSP mul_ln1118_2509_fu_4630_p2.
DSP Report: register data_165_V_read_1_reg_38696258_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2509_fu_4630_p2.
DSP Report: operator mul_ln1118_2509_fu_4630_p2 is absorbed into DSP mul_ln1118_2509_fu_4630_p2.
DSP Report: Generating DSP add_ln703_2044_fu_38676275_p2, operation Mode is: PCIN+A''*(B:0x271).
DSP Report: register data_128_V_read_1_reg_38696799_reg is absorbed into DSP add_ln703_2044_fu_38676275_p2.
DSP Report: register data_128_V_read_1_reg_38696799_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2044_fu_38676275_p2.
DSP Report: operator add_ln703_2044_fu_38676275_p2 is absorbed into DSP add_ln703_2044_fu_38676275_p2.
DSP Report: operator mul_ln1118_1937_fu_4977_p2 is absorbed into DSP add_ln703_2044_fu_38676275_p2.
DSP Report: Generating DSP add_ln703_2044_fu_38676275_p2, operation Mode is: PCIN+A''*(B:0x259).
DSP Report: register data_142_V_read_1_reg_38696601_reg is absorbed into DSP add_ln703_2044_fu_38676275_p2.
DSP Report: register data_142_V_read_1_reg_38696601_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2044_fu_38676275_p2.
DSP Report: operator add_ln703_2044_fu_38676275_p2 is absorbed into DSP add_ln703_2044_fu_38676275_p2.
DSP Report: operator mul_ln1118_2148_fu_7573_p2 is absorbed into DSP add_ln703_2044_fu_38676275_p2.
DSP Report: Generating DSP mul_ln1118_2240_fu_5459_p2, operation Mode is: A''*(B:0x3fed8).
DSP Report: register mul_ln1118_2240_fu_5459_p2 is absorbed into DSP mul_ln1118_2240_fu_5459_p2.
DSP Report: register mul_ln1118_2240_fu_5459_p2 is absorbed into DSP mul_ln1118_2240_fu_5459_p2.
DSP Report: operator mul_ln1118_2240_fu_5459_p2 is absorbed into DSP mul_ln1118_2240_fu_5459_p2.
DSP Report: Generating DSP mul_ln1118_2398_fu_4136_p2, operation Mode is: A''*(B:0x3fe48).
DSP Report: register mul_ln1118_2398_fu_4136_p2 is absorbed into DSP mul_ln1118_2398_fu_4136_p2.
DSP Report: register mul_ln1118_2398_fu_4136_p2 is absorbed into DSP mul_ln1118_2398_fu_4136_p2.
DSP Report: operator mul_ln1118_2398_fu_4136_p2 is absorbed into DSP mul_ln1118_2398_fu_4136_p2.
DSP Report: Generating DSP mul_ln1118_1945_fu_5751_p2, operation Mode is: A''*(B:0x3fea2).
DSP Report: register mul_ln1118_1945_fu_5751_p2 is absorbed into DSP mul_ln1118_1945_fu_5751_p2.
DSP Report: register mul_ln1118_1945_fu_5751_p2 is absorbed into DSP mul_ln1118_1945_fu_5751_p2.
DSP Report: operator mul_ln1118_1945_fu_5751_p2 is absorbed into DSP mul_ln1118_1945_fu_5751_p2.
DSP Report: Generating DSP mul_ln1118_2059_fu_7202_p2, operation Mode is: A''*(B:0x3fee7).
DSP Report: register mul_ln1118_2059_fu_7202_p2 is absorbed into DSP mul_ln1118_2059_fu_7202_p2.
DSP Report: register mul_ln1118_2059_fu_7202_p2 is absorbed into DSP mul_ln1118_2059_fu_7202_p2.
DSP Report: operator mul_ln1118_2059_fu_7202_p2 is absorbed into DSP mul_ln1118_2059_fu_7202_p2.
DSP Report: Generating DSP mul_ln1118_2124_fu_5259_p2, operation Mode is: A''*(B:0x3fead).
DSP Report: register mul_ln1118_2124_fu_5259_p2 is absorbed into DSP mul_ln1118_2124_fu_5259_p2.
DSP Report: register mul_ln1118_2124_fu_5259_p2 is absorbed into DSP mul_ln1118_2124_fu_5259_p2.
DSP Report: operator mul_ln1118_2124_fu_5259_p2 is absorbed into DSP mul_ln1118_2124_fu_5259_p2.
DSP Report: Generating DSP mul_ln1118_2356_fu_5136_p2, operation Mode is: A''*(B:0x3f56a).
DSP Report: register mul_ln1118_2356_fu_5136_p2 is absorbed into DSP mul_ln1118_2356_fu_5136_p2.
DSP Report: register mul_ln1118_2356_fu_5136_p2 is absorbed into DSP mul_ln1118_2356_fu_5136_p2.
DSP Report: operator mul_ln1118_2356_fu_5136_p2 is absorbed into DSP mul_ln1118_2356_fu_5136_p2.
DSP Report: Generating DSP mul_ln1118_2574_fu_5954_p2, operation Mode is: A''*(B:0x3f410).
DSP Report: register mul_ln1118_2574_fu_5954_p2 is absorbed into DSP mul_ln1118_2574_fu_5954_p2.
DSP Report: register mul_ln1118_2574_fu_5954_p2 is absorbed into DSP mul_ln1118_2574_fu_5954_p2.
DSP Report: operator mul_ln1118_2574_fu_5954_p2 is absorbed into DSP mul_ln1118_2574_fu_5954_p2.
DSP Report: Generating DSP mul_ln1118_2236_fu_6489_p2, operation Mode is: A''*(B:0x3ff69).
DSP Report: register mul_ln1118_2236_fu_6489_p2 is absorbed into DSP mul_ln1118_2236_fu_6489_p2.
DSP Report: register mul_ln1118_2236_fu_6489_p2 is absorbed into DSP mul_ln1118_2236_fu_6489_p2.
DSP Report: operator mul_ln1118_2236_fu_6489_p2 is absorbed into DSP mul_ln1118_2236_fu_6489_p2.
DSP Report: Generating DSP mul_ln1118_2800_fu_3861_p2, operation Mode is: A''*(B:0x3fe85).
DSP Report: register mul_ln1118_2800_fu_3861_p2 is absorbed into DSP mul_ln1118_2800_fu_3861_p2.
DSP Report: register mul_ln1118_2800_fu_3861_p2 is absorbed into DSP mul_ln1118_2800_fu_3861_p2.
DSP Report: operator mul_ln1118_2800_fu_3861_p2 is absorbed into DSP mul_ln1118_2800_fu_3861_p2.
DSP Report: Generating DSP mul_ln1118_2650_fu_4606_p2, operation Mode is: A''*(B:0x3fed8).
DSP Report: register mul_ln1118_2650_fu_4606_p2 is absorbed into DSP mul_ln1118_2650_fu_4606_p2.
DSP Report: register mul_ln1118_2650_fu_4606_p2 is absorbed into DSP mul_ln1118_2650_fu_4606_p2.
DSP Report: operator mul_ln1118_2650_fu_4606_p2 is absorbed into DSP mul_ln1118_2650_fu_4606_p2.
DSP Report: Generating DSP mul_ln1118_2732_fu_5224_p2, operation Mode is: A''*(B:0x3feb0).
DSP Report: register mul_ln1118_2732_fu_5224_p2 is absorbed into DSP mul_ln1118_2732_fu_5224_p2.
DSP Report: register mul_ln1118_2732_fu_5224_p2 is absorbed into DSP mul_ln1118_2732_fu_5224_p2.
DSP Report: operator mul_ln1118_2732_fu_5224_p2 is absorbed into DSP mul_ln1118_2732_fu_5224_p2.
DSP Report: Generating DSP mul_ln1118_2565_fu_6354_p2, operation Mode is: A''*(B:0x3febb).
DSP Report: register mul_ln1118_2565_fu_6354_p2 is absorbed into DSP mul_ln1118_2565_fu_6354_p2.
DSP Report: register mul_ln1118_2565_fu_6354_p2 is absorbed into DSP mul_ln1118_2565_fu_6354_p2.
DSP Report: operator mul_ln1118_2565_fu_6354_p2 is absorbed into DSP mul_ln1118_2565_fu_6354_p2.
DSP Report: Generating DSP mul_ln1118_2634_fu_6703_p2, operation Mode is: A''*(B:0x3fea8).
DSP Report: register mul_ln1118_2634_fu_6703_p2 is absorbed into DSP mul_ln1118_2634_fu_6703_p2.
DSP Report: register mul_ln1118_2634_fu_6703_p2 is absorbed into DSP mul_ln1118_2634_fu_6703_p2.
DSP Report: operator mul_ln1118_2634_fu_6703_p2 is absorbed into DSP mul_ln1118_2634_fu_6703_p2.
DSP Report: Generating DSP mul_ln1118_1269_fu_6762_p2, operation Mode is: A''*(B:0x3fed6).
DSP Report: register mul_ln1118_1269_fu_6762_p2 is absorbed into DSP mul_ln1118_1269_fu_6762_p2.
DSP Report: register mul_ln1118_1269_fu_6762_p2 is absorbed into DSP mul_ln1118_1269_fu_6762_p2.
DSP Report: operator mul_ln1118_1269_fu_6762_p2 is absorbed into DSP mul_ln1118_1269_fu_6762_p2.
DSP Report: Generating DSP mul_ln1118_1883_fu_4011_p2, operation Mode is: A''*(B:0x3fef3).
DSP Report: register mul_ln1118_1883_fu_4011_p2 is absorbed into DSP mul_ln1118_1883_fu_4011_p2.
DSP Report: register mul_ln1118_1883_fu_4011_p2 is absorbed into DSP mul_ln1118_1883_fu_4011_p2.
DSP Report: operator mul_ln1118_1883_fu_4011_p2 is absorbed into DSP mul_ln1118_1883_fu_4011_p2.
DSP Report: Generating DSP mul_ln1118_1052_fu_5225_p2, operation Mode is: A''*(B:0x3fe8d).
DSP Report: register mul_ln1118_1052_fu_5225_p2 is absorbed into DSP mul_ln1118_1052_fu_5225_p2.
DSP Report: register mul_ln1118_1052_fu_5225_p2 is absorbed into DSP mul_ln1118_1052_fu_5225_p2.
DSP Report: operator mul_ln1118_1052_fu_5225_p2 is absorbed into DSP mul_ln1118_1052_fu_5225_p2.
DSP Report: Generating DSP add_ln703_3796_fu_38687256_p2, operation Mode is: C+A''*(B:0x28d).
DSP Report: register data_141_V_read_1_reg_38696617_reg is absorbed into DSP add_ln703_3796_fu_38687256_p2.
DSP Report: register data_141_V_read_1_reg_38696617_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3796_fu_38687256_p2.
DSP Report: operator add_ln703_3796_fu_38687256_p2 is absorbed into DSP add_ln703_3796_fu_38687256_p2.
DSP Report: operator mul_ln1118_2142_fu_7089_p2 is absorbed into DSP add_ln703_3796_fu_38687256_p2.
DSP Report: Generating DSP mul_ln1118_1701_fu_7159_p2, operation Mode is: A''*(B:0x219).
DSP Report: register data_112_V_read_1_reg_38697035_reg is absorbed into DSP mul_ln1118_1701_fu_7159_p2.
DSP Report: register data_112_V_read_1_reg_38697035_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1701_fu_7159_p2.
DSP Report: operator mul_ln1118_1701_fu_7159_p2 is absorbed into DSP mul_ln1118_1701_fu_7159_p2.
DSP Report: Generating DSP add_ln703_3795_fu_38687246_p2, operation Mode is: PCIN+A''*(B:0x2ab).
DSP Report: register data_84_V_read_1_reg_38697442_reg is absorbed into DSP add_ln703_3795_fu_38687246_p2.
DSP Report: register data_84_V_read_1_reg_38697442_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3795_fu_38687246_p2.
DSP Report: operator add_ln703_3795_fu_38687246_p2 is absorbed into DSP add_ln703_3795_fu_38687246_p2.
DSP Report: operator mul_ln1118_1288_fu_6641_p2 is absorbed into DSP add_ln703_3795_fu_38687246_p2.
DSP Report: Generating DSP mul_ln1118_2298_fu_6933_p2, operation Mode is: A''*(B:0x17c).
DSP Report: register data_151_V_read_1_reg_38696474_reg is absorbed into DSP mul_ln1118_2298_fu_6933_p2.
DSP Report: register data_151_V_read_1_reg_38696474_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2298_fu_6933_p2.
DSP Report: operator mul_ln1118_2298_fu_6933_p2 is absorbed into DSP mul_ln1118_2298_fu_6933_p2.
DSP Report: Generating DSP add_ln703_3162_fu_38683321_p2, operation Mode is: PCIN+A''*(B:0x13e).
DSP Report: register data_150_V_read_1_reg_38696490_reg is absorbed into DSP add_ln703_3162_fu_38683321_p2.
DSP Report: register data_150_V_read_1_reg_38696490_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3162_fu_38683321_p2.
DSP Report: operator add_ln703_3162_fu_38683321_p2 is absorbed into DSP add_ln703_3162_fu_38683321_p2.
DSP Report: operator mul_ln1118_2280_fu_7057_p2 is absorbed into DSP add_ln703_3162_fu_38683321_p2.
DSP Report: Generating DSP mul_ln1118_1037_fu_4808_p2, operation Mode is: A''*(B:0x3fd69).
DSP Report: register mul_ln1118_1037_fu_4808_p2 is absorbed into DSP mul_ln1118_1037_fu_4808_p2.
DSP Report: register mul_ln1118_1037_fu_4808_p2 is absorbed into DSP mul_ln1118_1037_fu_4808_p2.
DSP Report: operator mul_ln1118_1037_fu_4808_p2 is absorbed into DSP mul_ln1118_1037_fu_4808_p2.
DSP Report: Generating DSP mul_ln1118_1100_fu_6993_p2, operation Mode is: A''*(B:0x3fdf1).
DSP Report: register mul_ln1118_1100_fu_6993_p2 is absorbed into DSP mul_ln1118_1100_fu_6993_p2.
DSP Report: register mul_ln1118_1100_fu_6993_p2 is absorbed into DSP mul_ln1118_1100_fu_6993_p2.
DSP Report: operator mul_ln1118_1100_fu_6993_p2 is absorbed into DSP mul_ln1118_1100_fu_6993_p2.
DSP Report: Generating DSP mul_ln1118_2049_fu_7099_p2, operation Mode is: A''*(B:0x11c).
DSP Report: register data_136_V_read_1_reg_38696686_reg is absorbed into DSP mul_ln1118_2049_fu_7099_p2.
DSP Report: register data_136_V_read_1_reg_38696686_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2049_fu_7099_p2.
DSP Report: operator mul_ln1118_2049_fu_7099_p2 is absorbed into DSP mul_ln1118_2049_fu_7099_p2.
DSP Report: Generating DSP add_ln703_2161_fu_38677070_p2, operation Mode is: PCIN+A''*(B:0x130).
DSP Report: register data_165_V_read_1_reg_38696258_reg is absorbed into DSP add_ln703_2161_fu_38677070_p2.
DSP Report: register zext_ln1118_2308_reg_38699714_reg is absorbed into DSP add_ln703_2161_fu_38677070_p2.
DSP Report: operator add_ln703_2161_fu_38677070_p2 is absorbed into DSP add_ln703_2161_fu_38677070_p2.
DSP Report: operator mul_ln1118_2511_fu_4409_p2 is absorbed into DSP add_ln703_2161_fu_38677070_p2.
DSP Report: Generating DSP mul_ln1118_97_fu_7356_p2, operation Mode is: A''*(B:0x3ff50).
DSP Report: register mul_ln1118_97_fu_7356_p2 is absorbed into DSP mul_ln1118_97_fu_7356_p2.
DSP Report: register mul_ln1118_97_fu_7356_p2 is absorbed into DSP mul_ln1118_97_fu_7356_p2.
DSP Report: operator mul_ln1118_97_fu_7356_p2 is absorbed into DSP mul_ln1118_97_fu_7356_p2.
DSP Report: Generating DSP mul_ln1118_2159_fu_5836_p2, operation Mode is: A''*(B:0x3fde4).
DSP Report: register mul_ln1118_2159_fu_5836_p2 is absorbed into DSP mul_ln1118_2159_fu_5836_p2.
DSP Report: register mul_ln1118_2159_fu_5836_p2 is absorbed into DSP mul_ln1118_2159_fu_5836_p2.
DSP Report: operator mul_ln1118_2159_fu_5836_p2 is absorbed into DSP mul_ln1118_2159_fu_5836_p2.
DSP Report: Generating DSP mul_ln1118_2290_fu_6241_p2, operation Mode is: A''*(B:0x3fde5).
DSP Report: register mul_ln1118_2290_fu_6241_p2 is absorbed into DSP mul_ln1118_2290_fu_6241_p2.
DSP Report: register mul_ln1118_2290_fu_6241_p2 is absorbed into DSP mul_ln1118_2290_fu_6241_p2.
DSP Report: operator mul_ln1118_2290_fu_6241_p2 is absorbed into DSP mul_ln1118_2290_fu_6241_p2.
DSP Report: Generating DSP mul_ln1118_1868_fu_6492_p2, operation Mode is: A''*(B:0x3fd09).
DSP Report: register mul_ln1118_1868_fu_6492_p2 is absorbed into DSP mul_ln1118_1868_fu_6492_p2.
DSP Report: register mul_ln1118_1868_fu_6492_p2 is absorbed into DSP mul_ln1118_1868_fu_6492_p2.
DSP Report: operator mul_ln1118_1868_fu_6492_p2 is absorbed into DSP mul_ln1118_1868_fu_6492_p2.
DSP Report: Generating DSP add_ln703_2527_fu_38679294_p2, operation Mode is: C+A''*(B:0x3fba1).
DSP Report: register add_ln703_2527_fu_38679294_p2 is absorbed into DSP add_ln703_2527_fu_38679294_p2.
DSP Report: register add_ln703_2527_fu_38679294_p2 is absorbed into DSP add_ln703_2527_fu_38679294_p2.
DSP Report: operator add_ln703_2527_fu_38679294_p2 is absorbed into DSP add_ln703_2527_fu_38679294_p2.
DSP Report: operator mul_ln1118_2305_fu_4896_p2 is absorbed into DSP add_ln703_2527_fu_38679294_p2.
DSP Report: Generating DSP mul_ln1118_2075_fu_7283_p2, operation Mode is: A''*(B:0x3fb47).
DSP Report: register mul_ln1118_2075_fu_7283_p2 is absorbed into DSP mul_ln1118_2075_fu_7283_p2.
DSP Report: register mul_ln1118_2075_fu_7283_p2 is absorbed into DSP mul_ln1118_2075_fu_7283_p2.
DSP Report: operator mul_ln1118_2075_fu_7283_p2 is absorbed into DSP mul_ln1118_2075_fu_7283_p2.
DSP Report: Generating DSP mul_ln1118_2306_fu_6426_p2, operation Mode is: A''*(B:0x368).
DSP Report: register data_152_V_read_1_reg_38696457_reg is absorbed into DSP mul_ln1118_2306_fu_6426_p2.
DSP Report: register data_152_V_read_1_reg_38696457_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2306_fu_6426_p2.
DSP Report: operator mul_ln1118_2306_fu_6426_p2 is absorbed into DSP mul_ln1118_2306_fu_6426_p2.
DSP Report: Generating DSP add_ln703_2625_fu_38679950_p2, operation Mode is: PCIN+A''*(B:0x239).
DSP Report: register data_143_V_read_1_reg_38696586_reg is absorbed into DSP add_ln703_2625_fu_38679950_p2.
DSP Report: register data_143_V_read_1_reg_38696586_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2625_fu_38679950_p2.
DSP Report: operator add_ln703_2625_fu_38679950_p2 is absorbed into DSP add_ln703_2625_fu_38679950_p2.
DSP Report: operator mul_ln1118_2160_fu_5933_p2 is absorbed into DSP add_ln703_2625_fu_38679950_p2.
DSP Report: Generating DSP add_ln703_2625_fu_38679950_p2, operation Mode is: PCIN+A''*(B:0x2d9).
DSP Report: register data_138_V_read_1_reg_38696656_reg is absorbed into DSP add_ln703_2625_fu_38679950_p2.
DSP Report: register data_138_V_read_1_reg_38696656_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2625_fu_38679950_p2.
DSP Report: operator add_ln703_2625_fu_38679950_p2 is absorbed into DSP add_ln703_2625_fu_38679950_p2.
DSP Report: operator mul_ln1118_2076_fu_4708_p2 is absorbed into DSP add_ln703_2625_fu_38679950_p2.
DSP Report: Generating DSP add_ln703_2625_reg_38702803_reg, operation Mode is: PCIN+A''*(B:0x24f).
DSP Report: register data_151_V_read_1_reg_38696474_reg is absorbed into DSP add_ln703_2625_reg_38702803_reg.
DSP Report: register data_151_V_read_1_reg_38696474_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2625_reg_38702803_reg.
DSP Report: register add_ln703_2625_reg_38702803_reg is absorbed into DSP add_ln703_2625_reg_38702803_reg.
DSP Report: operator add_ln703_2625_fu_38679950_p2 is absorbed into DSP add_ln703_2625_reg_38702803_reg.
DSP Report: operator mul_ln1118_2291_fu_6332_p2 is absorbed into DSP add_ln703_2625_reg_38702803_reg.
DSP Report: Generating DSP mul_ln1118_1469_fu_5704_p2, operation Mode is: A''*(B:0x3fe92).
DSP Report: register mul_ln1118_1469_fu_5704_p2 is absorbed into DSP mul_ln1118_1469_fu_5704_p2.
DSP Report: register mul_ln1118_1469_fu_5704_p2 is absorbed into DSP mul_ln1118_1469_fu_5704_p2.
DSP Report: operator mul_ln1118_1469_fu_5704_p2 is absorbed into DSP mul_ln1118_1469_fu_5704_p2.
DSP Report: Generating DSP add_ln703_2736_fu_38680612_p2, operation Mode is: C+A''*(B:0x23b).
DSP Report: register data_158_V_read_1_reg_38696366_reg is absorbed into DSP add_ln703_2736_fu_38680612_p2.
DSP Report: register data_158_V_read_1_reg_38696366_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2736_fu_38680612_p2.
DSP Report: operator add_ln703_2736_fu_38680612_p2 is absorbed into DSP add_ln703_2736_fu_38680612_p2.
DSP Report: operator mul_ln1118_2400_fu_4330_p2 is absorbed into DSP add_ln703_2736_fu_38680612_p2.
DSP Report: Generating DSP mul_ln1118_2210_fu_6845_p2, operation Mode is: A''*(B:0x3fcd0).
DSP Report: register mul_ln1118_2210_fu_6845_p2 is absorbed into DSP mul_ln1118_2210_fu_6845_p2.
DSP Report: register mul_ln1118_2210_fu_6845_p2 is absorbed into DSP mul_ln1118_2210_fu_6845_p2.
DSP Report: operator mul_ln1118_2210_fu_6845_p2 is absorbed into DSP mul_ln1118_2210_fu_6845_p2.
DSP Report: Generating DSP mul_ln1118_2585_fu_5967_p2, operation Mode is: A''*(B:0x3fdc2).
DSP Report: register mul_ln1118_2585_fu_5967_p2 is absorbed into DSP mul_ln1118_2585_fu_5967_p2.
DSP Report: register mul_ln1118_2585_fu_5967_p2 is absorbed into DSP mul_ln1118_2585_fu_5967_p2.
DSP Report: operator mul_ln1118_2585_fu_5967_p2 is absorbed into DSP mul_ln1118_2585_fu_5967_p2.
DSP Report: Generating DSP mul_ln1118_2761_fu_4847_p2, operation Mode is: A''*(B:0x3f7e9).
DSP Report: register mul_ln1118_2761_fu_4847_p2 is absorbed into DSP mul_ln1118_2761_fu_4847_p2.
DSP Report: register mul_ln1118_2761_fu_4847_p2 is absorbed into DSP mul_ln1118_2761_fu_4847_p2.
DSP Report: operator mul_ln1118_2761_fu_4847_p2 is absorbed into DSP mul_ln1118_2761_fu_4847_p2.
DSP Report: Generating DSP mul_ln1118_1879_fu_5992_p2, operation Mode is: A''*(B:0x3fee2).
DSP Report: register mul_ln1118_1879_fu_5992_p2 is absorbed into DSP mul_ln1118_1879_fu_5992_p2.
DSP Report: register mul_ln1118_1879_fu_5992_p2 is absorbed into DSP mul_ln1118_1879_fu_5992_p2.
DSP Report: operator mul_ln1118_1879_fu_5992_p2 is absorbed into DSP mul_ln1118_1879_fu_5992_p2.
DSP Report: Generating DSP mul_ln1118_2592_fu_5086_p2, operation Mode is: A''*(B:0x3feb6).
DSP Report: register mul_ln1118_2592_fu_5086_p2 is absorbed into DSP mul_ln1118_2592_fu_5086_p2.
DSP Report: register mul_ln1118_2592_fu_5086_p2 is absorbed into DSP mul_ln1118_2592_fu_5086_p2.
DSP Report: operator mul_ln1118_2592_fu_5086_p2 is absorbed into DSP mul_ln1118_2592_fu_5086_p2.
DSP Report: Generating DSP mul_ln1118_1473_fu_6007_p2, operation Mode is: A''*(B:0x3ff07).
DSP Report: register mul_ln1118_1473_fu_6007_p2 is absorbed into DSP mul_ln1118_1473_fu_6007_p2.
DSP Report: register mul_ln1118_1473_fu_6007_p2 is absorbed into DSP mul_ln1118_1473_fu_6007_p2.
DSP Report: operator mul_ln1118_1473_fu_6007_p2 is absorbed into DSP mul_ln1118_1473_fu_6007_p2.
DSP Report: Generating DSP add_ln703_2065_fu_38676427_p2, operation Mode is: C+A''*(B:0x165).
DSP Report: register data_167_V_read_1_reg_38696226_reg is absorbed into DSP add_ln703_2065_fu_38676427_p2.
DSP Report: register data_167_V_read_1_reg_38696226_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2065_fu_38676427_p2.
DSP Report: operator add_ln703_2065_fu_38676427_p2 is absorbed into DSP add_ln703_2065_fu_38676427_p2.
DSP Report: operator mul_ln1118_2539_fu_3982_p2 is absorbed into DSP add_ln703_2065_fu_38676427_p2.
DSP Report: Generating DSP mul_ln1118_2588_fu_6482_p2, operation Mode is: A''*(B:0x3f4ec).
DSP Report: register mul_ln1118_2588_fu_6482_p2 is absorbed into DSP mul_ln1118_2588_fu_6482_p2.
DSP Report: register mul_ln1118_2588_fu_6482_p2 is absorbed into DSP mul_ln1118_2588_fu_6482_p2.
DSP Report: operator mul_ln1118_2588_fu_6482_p2 is absorbed into DSP mul_ln1118_2588_fu_6482_p2.
DSP Report: Generating DSP mul_ln1118_2759_fu_4675_p2, operation Mode is: A''*(B:0x3f5ec).
DSP Report: register mul_ln1118_2759_fu_4675_p2 is absorbed into DSP mul_ln1118_2759_fu_4675_p2.
DSP Report: register mul_ln1118_2759_fu_4675_p2 is absorbed into DSP mul_ln1118_2759_fu_4675_p2.
DSP Report: operator mul_ln1118_2759_fu_4675_p2 is absorbed into DSP mul_ln1118_2759_fu_4675_p2.
DSP Report: Generating DSP mul_ln1118_1825_fu_7228_p2, operation Mode is: A''*(B:0x3ff8b).
DSP Report: register mul_ln1118_1825_fu_7228_p2 is absorbed into DSP mul_ln1118_1825_fu_7228_p2.
DSP Report: register mul_ln1118_1825_fu_7228_p2 is absorbed into DSP mul_ln1118_1825_fu_7228_p2.
DSP Report: operator mul_ln1118_1825_fu_7228_p2 is absorbed into DSP mul_ln1118_1825_fu_7228_p2.
DSP Report: Generating DSP mul_ln1118_1703_fu_7332_p2, operation Mode is: A''*(B:0x3fe39).
DSP Report: register mul_ln1118_1703_fu_7332_p2 is absorbed into DSP mul_ln1118_1703_fu_7332_p2.
DSP Report: register mul_ln1118_1703_fu_7332_p2 is absorbed into DSP mul_ln1118_1703_fu_7332_p2.
DSP Report: operator mul_ln1118_1703_fu_7332_p2 is absorbed into DSP mul_ln1118_1703_fu_7332_p2.
DSP Report: Generating DSP mul_ln1118_1719_fu_4843_p2, operation Mode is: A''*(B:0x3fe4c).
DSP Report: register mul_ln1118_1719_fu_4843_p2 is absorbed into DSP mul_ln1118_1719_fu_4843_p2.
DSP Report: register mul_ln1118_1719_fu_4843_p2 is absorbed into DSP mul_ln1118_1719_fu_4843_p2.
DSP Report: operator mul_ln1118_1719_fu_4843_p2 is absorbed into DSP mul_ln1118_1719_fu_4843_p2.
DSP Report: Generating DSP mul_ln1118_1451_fu_4035_p2, operation Mode is: A''*(B:0x3fe5e).
DSP Report: register mul_ln1118_1451_fu_4035_p2 is absorbed into DSP mul_ln1118_1451_fu_4035_p2.
DSP Report: register mul_ln1118_1451_fu_4035_p2 is absorbed into DSP mul_ln1118_1451_fu_4035_p2.
DSP Report: operator mul_ln1118_1451_fu_4035_p2 is absorbed into DSP mul_ln1118_1451_fu_4035_p2.
DSP Report: Generating DSP mul_ln1118_1510_fu_7457_p2, operation Mode is: A''*(B:0x3fe9c).
DSP Report: register mul_ln1118_1510_fu_7457_p2 is absorbed into DSP mul_ln1118_1510_fu_7457_p2.
DSP Report: register mul_ln1118_1510_fu_7457_p2 is absorbed into DSP mul_ln1118_1510_fu_7457_p2.
DSP Report: operator mul_ln1118_1510_fu_7457_p2 is absorbed into DSP mul_ln1118_1510_fu_7457_p2.
DSP Report: Generating DSP mul_ln1118_1085_fu_4505_p2, operation Mode is: A''*(B:0x3fe4a).
DSP Report: register mul_ln1118_1085_fu_4505_p2 is absorbed into DSP mul_ln1118_1085_fu_4505_p2.
DSP Report: register mul_ln1118_1085_fu_4505_p2 is absorbed into DSP mul_ln1118_1085_fu_4505_p2.
DSP Report: operator mul_ln1118_1085_fu_4505_p2 is absorbed into DSP mul_ln1118_1085_fu_4505_p2.
DSP Report: Generating DSP mul_ln1118_1237_fu_4414_p2, operation Mode is: A''*(B:0x3fe35).
DSP Report: register mul_ln1118_1237_fu_4414_p2 is absorbed into DSP mul_ln1118_1237_fu_4414_p2.
DSP Report: register mul_ln1118_1237_fu_4414_p2 is absorbed into DSP mul_ln1118_1237_fu_4414_p2.
DSP Report: operator mul_ln1118_1237_fu_4414_p2 is absorbed into DSP mul_ln1118_1237_fu_4414_p2.
DSP Report: Generating DSP mul_ln1118_1660_fu_4018_p2, operation Mode is: A''*(B:0x3fde3).
DSP Report: register mul_ln1118_1660_fu_4018_p2 is absorbed into DSP mul_ln1118_1660_fu_4018_p2.
DSP Report: register mul_ln1118_1660_fu_4018_p2 is absorbed into DSP mul_ln1118_1660_fu_4018_p2.
DSP Report: operator mul_ln1118_1660_fu_4018_p2 is absorbed into DSP mul_ln1118_1660_fu_4018_p2.
DSP Report: Generating DSP mul_ln1118_703_fu_5189_p2, operation Mode is: A''*(B:0x3ff9b).
DSP Report: register mul_ln1118_703_fu_5189_p2 is absorbed into DSP mul_ln1118_703_fu_5189_p2.
DSP Report: register mul_ln1118_703_fu_5189_p2 is absorbed into DSP mul_ln1118_703_fu_5189_p2.
DSP Report: operator mul_ln1118_703_fu_5189_p2 is absorbed into DSP mul_ln1118_703_fu_5189_p2.
DSP Report: Generating DSP add_ln703_3544_fu_38685619_p2, operation Mode is: C+A''*(B:0xea).
DSP Report: register data_194_V_read_1_reg_38695847_reg is absorbed into DSP add_ln703_3544_fu_38685619_p2.
DSP Report: register data_194_V_read_1_reg_38695847_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3544_fu_38685619_p2.
DSP Report: operator add_ln703_3544_fu_38685619_p2 is absorbed into DSP add_ln703_3544_fu_38685619_p2.
DSP Report: operator mul_ln1118_2988_fu_6519_p2 is absorbed into DSP add_ln703_3544_fu_38685619_p2.
DSP Report: Generating DSP mul_ln1118_2330_fu_6226_p2, operation Mode is: A''*(B:0x3ffaa).
DSP Report: register mul_ln1118_2330_fu_6226_p2 is absorbed into DSP mul_ln1118_2330_fu_6226_p2.
DSP Report: register mul_ln1118_2330_fu_6226_p2 is absorbed into DSP mul_ln1118_2330_fu_6226_p2.
DSP Report: operator mul_ln1118_2330_fu_6226_p2 is absorbed into DSP mul_ln1118_2330_fu_6226_p2.
DSP Report: Generating DSP mul_ln1118_1850_fu_6410_p2, operation Mode is: A''*(B:0x3ff50).
DSP Report: register mul_ln1118_1850_fu_6410_p2 is absorbed into DSP mul_ln1118_1850_fu_6410_p2.
DSP Report: register mul_ln1118_1850_fu_6410_p2 is absorbed into DSP mul_ln1118_1850_fu_6410_p2.
DSP Report: operator mul_ln1118_1850_fu_6410_p2 is absorbed into DSP mul_ln1118_1850_fu_6410_p2.
DSP Report: Generating DSP mul_ln1118_1841_fu_5616_p2, operation Mode is: A''*(B:0x3ff6e).
DSP Report: register mul_ln1118_1841_fu_5616_p2 is absorbed into DSP mul_ln1118_1841_fu_5616_p2.
DSP Report: register mul_ln1118_1841_fu_5616_p2 is absorbed into DSP mul_ln1118_1841_fu_5616_p2.
DSP Report: operator mul_ln1118_1841_fu_5616_p2 is absorbed into DSP mul_ln1118_1841_fu_5616_p2.
DSP Report: Generating DSP add_ln703_2555_fu_38679502_p2, operation Mode is: C+A''*(B:0x122).
DSP Report: register data_195_V_read_1_reg_38695830_reg is absorbed into DSP add_ln703_2555_fu_38679502_p2.
DSP Report: register data_195_V_read_1_reg_38695830_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2555_fu_38679502_p2.
DSP Report: operator add_ln703_2555_fu_38679502_p2 is absorbed into DSP add_ln703_2555_fu_38679502_p2.
DSP Report: operator mul_ln1118_2993_fu_6547_p2 is absorbed into DSP add_ln703_2555_fu_38679502_p2.
DSP Report: Generating DSP mul_ln1118_2977_fu_4666_p2, operation Mode is: A''*(B:0x119).
DSP Report: register data_194_V_read_1_reg_38695847_reg is absorbed into DSP mul_ln1118_2977_fu_4666_p2.
DSP Report: register data_194_V_read_1_reg_38695847_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2977_fu_4666_p2.
DSP Report: operator mul_ln1118_2977_fu_4666_p2 is absorbed into DSP mul_ln1118_2977_fu_4666_p2.
DSP Report: Generating DSP mul_ln1118_2802_fu_5097_p2, operation Mode is: A''*(B:0x165).
DSP Report: register data_183_V_read_1_reg_38696005_reg is absorbed into DSP mul_ln1118_2802_fu_5097_p2.
DSP Report: register data_183_V_read_1_reg_38696005_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2802_fu_5097_p2.
DSP Report: operator mul_ln1118_2802_fu_5097_p2 is absorbed into DSP mul_ln1118_2802_fu_5097_p2.
DSP Report: Generating DSP add_ln703_2554_fu_38679492_p2, operation Mode is: C+A''*(B:0x3fea4).
DSP Report: register add_ln703_2554_fu_38679492_p2 is absorbed into DSP add_ln703_2554_fu_38679492_p2.
DSP Report: register add_ln703_2554_fu_38679492_p2 is absorbed into DSP add_ln703_2554_fu_38679492_p2.
DSP Report: operator add_ln703_2554_fu_38679492_p2 is absorbed into DSP add_ln703_2554_fu_38679492_p2.
DSP Report: operator mul_ln1118_2885_fu_6454_p2 is absorbed into DSP add_ln703_2554_fu_38679492_p2.
DSP Report: Generating DSP mul_ln1118_2667_fu_4122_p2, operation Mode is: A''*(B:0x3fe64).
DSP Report: register mul_ln1118_2667_fu_4122_p2 is absorbed into DSP mul_ln1118_2667_fu_4122_p2.
DSP Report: register mul_ln1118_2667_fu_4122_p2 is absorbed into DSP mul_ln1118_2667_fu_4122_p2.
DSP Report: operator mul_ln1118_2667_fu_4122_p2 is absorbed into DSP mul_ln1118_2667_fu_4122_p2.
DSP Report: Generating DSP mul_ln1118_2734_fu_6465_p2, operation Mode is: A''*(B:0x3feb7).
DSP Report: register mul_ln1118_2734_fu_6465_p2 is absorbed into DSP mul_ln1118_2734_fu_6465_p2.
DSP Report: register mul_ln1118_2734_fu_6465_p2 is absorbed into DSP mul_ln1118_2734_fu_6465_p2.
DSP Report: operator mul_ln1118_2734_fu_6465_p2 is absorbed into DSP mul_ln1118_2734_fu_6465_p2.
DSP Report: Generating DSP mul_ln1118_2519_fu_4899_p2, operation Mode is: A''*(B:0x3fec6).
DSP Report: register mul_ln1118_2519_fu_4899_p2 is absorbed into DSP mul_ln1118_2519_fu_4899_p2.
DSP Report: register mul_ln1118_2519_fu_4899_p2 is absorbed into DSP mul_ln1118_2519_fu_4899_p2.
DSP Report: operator mul_ln1118_2519_fu_4899_p2 is absorbed into DSP mul_ln1118_2519_fu_4899_p2.
DSP Report: Generating DSP mul_ln1118_2583_fu_5965_p2, operation Mode is: A''*(B:0x3fea3).
DSP Report: register mul_ln1118_2583_fu_5965_p2 is absorbed into DSP mul_ln1118_2583_fu_5965_p2.
DSP Report: register mul_ln1118_2583_fu_5965_p2 is absorbed into DSP mul_ln1118_2583_fu_5965_p2.
DSP Report: operator mul_ln1118_2583_fu_5965_p2 is absorbed into DSP mul_ln1118_2583_fu_5965_p2.
DSP Report: Generating DSP mul_ln1118_2600_fu_7222_p2, operation Mode is: A''*(B:0x3fe97).
DSP Report: register mul_ln1118_2600_fu_7222_p2 is absorbed into DSP mul_ln1118_2600_fu_7222_p2.
DSP Report: register mul_ln1118_2600_fu_7222_p2 is absorbed into DSP mul_ln1118_2600_fu_7222_p2.
DSP Report: operator mul_ln1118_2600_fu_7222_p2 is absorbed into DSP mul_ln1118_2600_fu_7222_p2.
DSP Report: Generating DSP mul_ln1118_2803_fu_7053_p2, operation Mode is: A''*(B:0x3fb47).
DSP Report: register mul_ln1118_2803_fu_7053_p2 is absorbed into DSP mul_ln1118_2803_fu_7053_p2.
DSP Report: register mul_ln1118_2803_fu_7053_p2 is absorbed into DSP mul_ln1118_2803_fu_7053_p2.
DSP Report: operator mul_ln1118_2803_fu_7053_p2 is absorbed into DSP mul_ln1118_2803_fu_7053_p2.
DSP Report: Generating DSP mul_ln1118_2823_fu_5512_p2, operation Mode is: A''*(B:0x3fbce).
DSP Report: register mul_ln1118_2823_fu_5512_p2 is absorbed into DSP mul_ln1118_2823_fu_5512_p2.
DSP Report: register mul_ln1118_2823_fu_5512_p2 is absorbed into DSP mul_ln1118_2823_fu_5512_p2.
DSP Report: operator mul_ln1118_2823_fu_5512_p2 is absorbed into DSP mul_ln1118_2823_fu_5512_p2.
DSP Report: Generating DSP mul_ln1118_2961_fu_7257_p2, operation Mode is: A''*(B:0x3fd24).
DSP Report: register mul_ln1118_2961_fu_7257_p2 is absorbed into DSP mul_ln1118_2961_fu_7257_p2.
DSP Report: register mul_ln1118_2961_fu_7257_p2 is absorbed into DSP mul_ln1118_2961_fu_7257_p2.
DSP Report: operator mul_ln1118_2961_fu_7257_p2 is absorbed into DSP mul_ln1118_2961_fu_7257_p2.
DSP Report: Generating DSP mul_ln1118_2994_fu_6535_p2, operation Mode is: A''*(B:0x3fd2a).
DSP Report: register mul_ln1118_2994_fu_6535_p2 is absorbed into DSP mul_ln1118_2994_fu_6535_p2.
DSP Report: register mul_ln1118_2994_fu_6535_p2 is absorbed into DSP mul_ln1118_2994_fu_6535_p2.
DSP Report: operator mul_ln1118_2994_fu_6535_p2 is absorbed into DSP mul_ln1118_2994_fu_6535_p2.
DSP Report: Generating DSP mul_ln1118_2786_fu_3991_p2, operation Mode is: A''*(B:0x3fc53).
DSP Report: register mul_ln1118_2786_fu_3991_p2 is absorbed into DSP mul_ln1118_2786_fu_3991_p2.
DSP Report: register mul_ln1118_2786_fu_3991_p2 is absorbed into DSP mul_ln1118_2786_fu_3991_p2.
DSP Report: operator mul_ln1118_2786_fu_3991_p2 is absorbed into DSP mul_ln1118_2786_fu_3991_p2.
DSP Report: Generating DSP mul_ln1118_2837_fu_5463_p2, operation Mode is: A''*(B:0x3fdb9).
DSP Report: register mul_ln1118_2837_fu_5463_p2 is absorbed into DSP mul_ln1118_2837_fu_5463_p2.
DSP Report: register mul_ln1118_2837_fu_5463_p2 is absorbed into DSP mul_ln1118_2837_fu_5463_p2.
DSP Report: operator mul_ln1118_2837_fu_5463_p2 is absorbed into DSP mul_ln1118_2837_fu_5463_p2.
DSP Report: Generating DSP mul_ln1118_1933_fu_7292_p2, operation Mode is: A''*(B:0x278).
DSP Report: register data_128_V_read_1_reg_38696799_reg is absorbed into DSP mul_ln1118_1933_fu_7292_p2.
DSP Report: register data_128_V_read_1_reg_38696799_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1933_fu_7292_p2.
DSP Report: operator mul_ln1118_1933_fu_7292_p2 is absorbed into DSP mul_ln1118_1933_fu_7292_p2.
DSP Report: Generating DSP add_ln703_2622_fu_38679924_p2, operation Mode is: PCIN+A''*(B:0x224).
DSP Report: register data_110_V_read_1_reg_38697067_reg is absorbed into DSP add_ln703_2622_fu_38679924_p2.
DSP Report: register data_110_V_read_1_reg_38697067_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2622_fu_38679924_p2.
DSP Report: operator add_ln703_2622_fu_38679924_p2 is absorbed into DSP add_ln703_2622_fu_38679924_p2.
DSP Report: operator mul_ln1118_1661_fu_4019_p2 is absorbed into DSP add_ln703_2622_fu_38679924_p2.
DSP Report: Generating DSP add_ln703_2622_fu_38679924_p2, operation Mode is: PCIN+A''*(B:0x241).
DSP Report: register data_82_V_read_1_reg_38697465_reg is absorbed into DSP add_ln703_2622_fu_38679924_p2.
DSP Report: register data_82_V_read_1_reg_38697465_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2622_fu_38679924_p2.
DSP Report: operator add_ln703_2622_fu_38679924_p2 is absorbed into DSP add_ln703_2622_fu_38679924_p2.
DSP Report: operator mul_ln1118_1238_fu_4453_p2 is absorbed into DSP add_ln703_2622_fu_38679924_p2.
DSP Report: Generating DSP add_ln703_2622_reg_38702798_reg, operation Mode is: PCIN+A''*(B:0x24f).
DSP Report: register data_124_V_read_1_reg_38696854_reg is absorbed into DSP add_ln703_2622_reg_38702798_reg.
DSP Report: register data_124_V_read_1_reg_38696854_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2622_reg_38702798_reg.
DSP Report: register add_ln703_2622_reg_38702798_reg is absorbed into DSP add_ln703_2622_reg_38702798_reg.
DSP Report: operator add_ln703_2622_fu_38679924_p2 is absorbed into DSP add_ln703_2622_reg_38702798_reg.
DSP Report: operator mul_ln1118_1869_fu_3894_p2 is absorbed into DSP add_ln703_2622_reg_38702798_reg.
DSP Report: Generating DSP mul_ln1118_2753_fu_5486_p2, operation Mode is: A''*(B:0x3fc12).
DSP Report: register mul_ln1118_2753_fu_5486_p2 is absorbed into DSP mul_ln1118_2753_fu_5486_p2.
DSP Report: register mul_ln1118_2753_fu_5486_p2 is absorbed into DSP mul_ln1118_2753_fu_5486_p2.
DSP Report: operator mul_ln1118_2753_fu_5486_p2 is absorbed into DSP mul_ln1118_2753_fu_5486_p2.
DSP Report: Generating DSP mul_ln1118_2770_fu_5705_p2, operation Mode is: A''*(B:0x3fde3).
DSP Report: register mul_ln1118_2770_fu_5705_p2 is absorbed into DSP mul_ln1118_2770_fu_5705_p2.
DSP Report: register mul_ln1118_2770_fu_5705_p2 is absorbed into DSP mul_ln1118_2770_fu_5705_p2.
DSP Report: operator mul_ln1118_2770_fu_5705_p2 is absorbed into DSP mul_ln1118_2770_fu_5705_p2.
DSP Report: Generating DSP mul_ln1118_2584_fu_5966_p2, operation Mode is: A''*(B:0x3fc7d).
DSP Report: register mul_ln1118_2584_fu_5966_p2 is absorbed into DSP mul_ln1118_2584_fu_5966_p2.
DSP Report: register mul_ln1118_2584_fu_5966_p2 is absorbed into DSP mul_ln1118_2584_fu_5966_p2.
DSP Report: operator mul_ln1118_2584_fu_5966_p2 is absorbed into DSP mul_ln1118_2584_fu_5966_p2.
DSP Report: Generating DSP mul_ln1118_856_fu_4819_p2, operation Mode is: A''*(B:0x15d).
DSP Report: register data_55_V_read_1_reg_38697863_reg is absorbed into DSP mul_ln1118_856_fu_4819_p2.
DSP Report: register zext_ln1118_761_reg_38699366_reg is absorbed into DSP mul_ln1118_856_fu_4819_p2.
DSP Report: operator mul_ln1118_856_fu_4819_p2 is absorbed into DSP mul_ln1118_856_fu_4819_p2.
DSP Report: Generating DSP add_ln703_3488_fu_38685295_p2, operation Mode is: C+A''*(B:0x3fe41).
DSP Report: register add_ln703_3488_fu_38685295_p2 is absorbed into DSP add_ln703_3488_fu_38685295_p2.
DSP Report: register add_ln703_3488_fu_38685295_p2 is absorbed into DSP add_ln703_3488_fu_38685295_p2.
DSP Report: operator add_ln703_3488_fu_38685295_p2 is absorbed into DSP add_ln703_3488_fu_38685295_p2.
DSP Report: operator mul_ln1118_2765_fu_6539_p2 is absorbed into DSP add_ln703_3488_fu_38685295_p2.
DSP Report: Generating DSP mul_ln1118_3004_fu_6121_p2, operation Mode is: A''*(B:0x32d).
DSP Report: register data_195_V_read_1_reg_38695830_reg is absorbed into DSP mul_ln1118_3004_fu_6121_p2.
DSP Report: register data_195_V_read_1_reg_38695830_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_3004_fu_6121_p2.
DSP Report: operator mul_ln1118_3004_fu_6121_p2 is absorbed into DSP mul_ln1118_3004_fu_6121_p2.
DSP Report: Generating DSP add_ln703_3480_fu_38685251_p2, operation Mode is: PCIN+A''*(B:0x227).
DSP Report: register data_181_V_read_1_reg_38696030_reg is absorbed into DSP add_ln703_3480_fu_38685251_p2.
DSP Report: register data_181_V_read_1_reg_38696030_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3480_fu_38685251_p2.
DSP Report: operator add_ln703_3480_fu_38685251_p2 is absorbed into DSP add_ln703_3480_fu_38685251_p2.
DSP Report: operator mul_ln1118_2780_fu_3903_p2 is absorbed into DSP add_ln703_3480_fu_38685251_p2.
DSP Report: Generating DSP add_ln703_3480_reg_38703818_reg, operation Mode is: PCIN+A''*(B:0x33e).
DSP Report: register data_182_V_read_1_reg_38696016_reg is absorbed into DSP add_ln703_3480_reg_38703818_reg.
DSP Report: register data_182_V_read_1_reg_38696016_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3480_reg_38703818_reg.
DSP Report: register add_ln703_3480_reg_38703818_reg is absorbed into DSP add_ln703_3480_reg_38703818_reg.
DSP Report: operator add_ln703_3480_fu_38685251_p2 is absorbed into DSP add_ln703_3480_reg_38703818_reg.
DSP Report: operator mul_ln1118_2797_fu_7045_p2 is absorbed into DSP add_ln703_3480_reg_38703818_reg.
DSP Report: Generating DSP mul_ln1118_2531_fu_7288_p2, operation Mode is: A''*(B:0x3fdd2).
DSP Report: register mul_ln1118_2531_fu_7288_p2 is absorbed into DSP mul_ln1118_2531_fu_7288_p2.
DSP Report: register mul_ln1118_2531_fu_7288_p2 is absorbed into DSP mul_ln1118_2531_fu_7288_p2.
DSP Report: operator mul_ln1118_2531_fu_7288_p2 is absorbed into DSP mul_ln1118_2531_fu_7288_p2.
DSP Report: Generating DSP mul_ln1118_2788_fu_6938_p2, operation Mode is: A''*(B:0x3fdb3).
DSP Report: register mul_ln1118_2788_fu_6938_p2 is absorbed into DSP mul_ln1118_2788_fu_6938_p2.
DSP Report: register mul_ln1118_2788_fu_6938_p2 is absorbed into DSP mul_ln1118_2788_fu_6938_p2.
DSP Report: operator mul_ln1118_2788_fu_6938_p2 is absorbed into DSP mul_ln1118_2788_fu_6938_p2.
DSP Report: Generating DSP mul_ln1118_2805_fu_5100_p2, operation Mode is: A''*(B:0x3fd10).
DSP Report: register mul_ln1118_2805_fu_5100_p2 is absorbed into DSP mul_ln1118_2805_fu_5100_p2.
DSP Report: register mul_ln1118_2805_fu_5100_p2 is absorbed into DSP mul_ln1118_2805_fu_5100_p2.
DSP Report: operator mul_ln1118_2805_fu_5100_p2 is absorbed into DSP mul_ln1118_2805_fu_5100_p2.
DSP Report: Generating DSP mul_ln1118_2586_fu_3985_p2, operation Mode is: A''*(B:0x3fca3).
DSP Report: register mul_ln1118_2586_fu_3985_p2 is absorbed into DSP mul_ln1118_2586_fu_3985_p2.
DSP Report: register mul_ln1118_2586_fu_3985_p2 is absorbed into DSP mul_ln1118_2586_fu_3985_p2.
DSP Report: operator mul_ln1118_2586_fu_3985_p2 is absorbed into DSP mul_ln1118_2586_fu_3985_p2.
DSP Report: Generating DSP mul_ln1118_2755_fu_4323_p2, operation Mode is: A''*(B:0x3fc7a).
DSP Report: register mul_ln1118_2755_fu_4323_p2 is absorbed into DSP mul_ln1118_2755_fu_4323_p2.
DSP Report: register mul_ln1118_2755_fu_4323_p2 is absorbed into DSP mul_ln1118_2755_fu_4323_p2.
DSP Report: operator mul_ln1118_2755_fu_4323_p2 is absorbed into DSP mul_ln1118_2755_fu_4323_p2.
DSP Report: Generating DSP mul_ln1118_2336_fu_6024_p2, operation Mode is: A''*(B:0x3fdb4).
DSP Report: register mul_ln1118_2336_fu_6024_p2 is absorbed into DSP mul_ln1118_2336_fu_6024_p2.
DSP Report: register mul_ln1118_2336_fu_6024_p2 is absorbed into DSP mul_ln1118_2336_fu_6024_p2.
DSP Report: operator mul_ln1118_2336_fu_6024_p2 is absorbed into DSP mul_ln1118_2336_fu_6024_p2.
DSP Report: Generating DSP mul_ln1118_2553_fu_5358_p2, operation Mode is: A''*(B:0x3fd7d).
DSP Report: register mul_ln1118_2553_fu_5358_p2 is absorbed into DSP mul_ln1118_2553_fu_5358_p2.
DSP Report: register mul_ln1118_2553_fu_5358_p2 is absorbed into DSP mul_ln1118_2553_fu_5358_p2.
DSP Report: operator mul_ln1118_2553_fu_5358_p2 is absorbed into DSP mul_ln1118_2553_fu_5358_p2.
DSP Report: Generating DSP mul_ln1118_2046_fu_4644_p2, operation Mode is: A''*(B:0x3ff7b).
DSP Report: register mul_ln1118_2046_fu_4644_p2 is absorbed into DSP mul_ln1118_2046_fu_4644_p2.
DSP Report: register mul_ln1118_2046_fu_4644_p2 is absorbed into DSP mul_ln1118_2046_fu_4644_p2.
DSP Report: operator mul_ln1118_2046_fu_4644_p2 is absorbed into DSP mul_ln1118_2046_fu_4644_p2.
DSP Report: Generating DSP mul_ln1118_2111_fu_4429_p2, operation Mode is: A''*(B:0x3ff3a).
DSP Report: register mul_ln1118_2111_fu_4429_p2 is absorbed into DSP mul_ln1118_2111_fu_4429_p2.
DSP Report: register mul_ln1118_2111_fu_4429_p2 is absorbed into DSP mul_ln1118_2111_fu_4429_p2.
DSP Report: operator mul_ln1118_2111_fu_4429_p2 is absorbed into DSP mul_ln1118_2111_fu_4429_p2.
DSP Report: Generating DSP mul_ln1118_2722_fu_7161_p2, operation Mode is: A''*(B:0x3fb45).
DSP Report: register mul_ln1118_2722_fu_7161_p2 is absorbed into DSP mul_ln1118_2722_fu_7161_p2.
DSP Report: register mul_ln1118_2722_fu_7161_p2 is absorbed into DSP mul_ln1118_2722_fu_7161_p2.
DSP Report: operator mul_ln1118_2722_fu_7161_p2 is absorbed into DSP mul_ln1118_2722_fu_7161_p2.
DSP Report: Generating DSP mul_ln1118_2757_fu_5831_p2, operation Mode is: A''*(B:0x3f526).
DSP Report: register mul_ln1118_2757_fu_5831_p2 is absorbed into DSP mul_ln1118_2757_fu_5831_p2.
DSP Report: register mul_ln1118_2757_fu_5831_p2 is absorbed into DSP mul_ln1118_2757_fu_5831_p2.
DSP Report: operator mul_ln1118_2757_fu_5831_p2 is absorbed into DSP mul_ln1118_2757_fu_5831_p2.
DSP Report: Generating DSP mul_ln1118_2524_fu_5349_p2, operation Mode is: A''*(B:0x3f8e9).
DSP Report: register mul_ln1118_2524_fu_5349_p2 is absorbed into DSP mul_ln1118_2524_fu_5349_p2.
DSP Report: register mul_ln1118_2524_fu_5349_p2 is absorbed into DSP mul_ln1118_2524_fu_5349_p2.
DSP Report: operator mul_ln1118_2524_fu_5349_p2 is absorbed into DSP mul_ln1118_2524_fu_5349_p2.
DSP Report: Generating DSP mul_ln1118_1455_fu_4408_p2, operation Mode is: A''*(B:0x3fccb).
DSP Report: register mul_ln1118_1455_fu_4408_p2 is absorbed into DSP mul_ln1118_1455_fu_4408_p2.
DSP Report: register mul_ln1118_1455_fu_4408_p2 is absorbed into DSP mul_ln1118_1455_fu_4408_p2.
DSP Report: operator mul_ln1118_1455_fu_4408_p2 is absorbed into DSP mul_ln1118_1455_fu_4408_p2.
DSP Report: Generating DSP mul_ln1118_1317_fu_7532_p2, operation Mode is: A''*(B:0x7d).
DSP Report: register data_86_V_read_1_reg_38697419_reg is absorbed into DSP mul_ln1118_1317_fu_7532_p2.
DSP Report: register data_86_V_read_1_reg_38697419_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1317_fu_7532_p2.
DSP Report: operator mul_ln1118_1317_fu_7532_p2 is absorbed into DSP mul_ln1118_1317_fu_7532_p2.
DSP Report: Generating DSP mul_ln1118_2741_fu_6475_p2, operation Mode is: A''*(B:0x3f852).
DSP Report: register mul_ln1118_2741_fu_6475_p2 is absorbed into DSP mul_ln1118_2741_fu_6475_p2.
DSP Report: register mul_ln1118_2741_fu_6475_p2 is absorbed into DSP mul_ln1118_2741_fu_6475_p2.
DSP Report: operator mul_ln1118_2741_fu_6475_p2 is absorbed into DSP mul_ln1118_2741_fu_6475_p2.
DSP Report: Generating DSP mul_ln1118_1709_fu_5260_p2, operation Mode is: A''*(B:0x3fd78).
DSP Report: register mul_ln1118_1709_fu_5260_p2 is absorbed into DSP mul_ln1118_1709_fu_5260_p2.
DSP Report: register mul_ln1118_1709_fu_5260_p2 is absorbed into DSP mul_ln1118_1709_fu_5260_p2.
DSP Report: operator mul_ln1118_1709_fu_5260_p2 is absorbed into DSP mul_ln1118_1709_fu_5260_p2.
DSP Report: Generating DSP mul_ln1118_2607_fu_3747_p2, operation Mode is: A''*(B:0x3fb2d).
DSP Report: register mul_ln1118_2607_fu_3747_p2 is absorbed into DSP mul_ln1118_2607_fu_3747_p2.
DSP Report: register mul_ln1118_2607_fu_3747_p2 is absorbed into DSP mul_ln1118_2607_fu_3747_p2.
DSP Report: operator mul_ln1118_2607_fu_3747_p2 is absorbed into DSP mul_ln1118_2607_fu_3747_p2.
DSP Report: Generating DSP mul_ln1118_2843_fu_5805_p2, operation Mode is: A''*(B:0x3fde8).
DSP Report: register mul_ln1118_2843_fu_5805_p2 is absorbed into DSP mul_ln1118_2843_fu_5805_p2.
DSP Report: register mul_ln1118_2843_fu_5805_p2 is absorbed into DSP mul_ln1118_2843_fu_5805_p2.
DSP Report: operator mul_ln1118_2843_fu_5805_p2 is absorbed into DSP mul_ln1118_2843_fu_5805_p2.
DSP Report: Generating DSP mul_ln1118_2860_fu_3877_p2, operation Mode is: A''*(B:0x3fd7c).
DSP Report: register mul_ln1118_2860_fu_3877_p2 is absorbed into DSP mul_ln1118_2860_fu_3877_p2.
DSP Report: register mul_ln1118_2860_fu_3877_p2 is absorbed into DSP mul_ln1118_2860_fu_3877_p2.
DSP Report: operator mul_ln1118_2860_fu_3877_p2 is absorbed into DSP mul_ln1118_2860_fu_3877_p2.
DSP Report: Generating DSP mul_ln1118_2724_fu_4983_p2, operation Mode is: A''*(B:0x3fc5e).
DSP Report: register mul_ln1118_2724_fu_4983_p2 is absorbed into DSP mul_ln1118_2724_fu_4983_p2.
DSP Report: register mul_ln1118_2724_fu_4983_p2 is absorbed into DSP mul_ln1118_2724_fu_4983_p2.
DSP Report: operator mul_ln1118_2724_fu_4983_p2 is absorbed into DSP mul_ln1118_2724_fu_4983_p2.
DSP Report: Generating DSP mul_ln1118_336_fu_6505_p2, operation Mode is: A''*(B:0xbe).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_336_fu_6505_p2.
DSP Report: register data_21_V_read_1_reg_38698355_reg is absorbed into DSP mul_ln1118_336_fu_6505_p2.
DSP Report: operator mul_ln1118_336_fu_6505_p2 is absorbed into DSP mul_ln1118_336_fu_6505_p2.
DSP Report: Generating DSP add_ln703_2174_reg_38700863_reg, operation Mode is: PCIN+A''*(B:0xcc).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP add_ln703_2174_reg_38700863_reg.
DSP Report: register data_17_V_read_1_reg_38698415_reg is absorbed into DSP add_ln703_2174_reg_38700863_reg.
DSP Report: register add_ln703_2174_reg_38700863_reg is absorbed into DSP add_ln703_2174_reg_38700863_reg.
DSP Report: operator add_ln703_2174_fu_38643426_p2 is absorbed into DSP add_ln703_2174_reg_38700863_reg.
DSP Report: operator mul_ln1118_279_fu_5553_p2 is absorbed into DSP add_ln703_2174_reg_38700863_reg.
DSP Report: Generating DSP mul_ln1118_2845_fu_5239_p2, operation Mode is: A''*(B:0x3fe5a).
DSP Report: register mul_ln1118_2845_fu_5239_p2 is absorbed into DSP mul_ln1118_2845_fu_5239_p2.
DSP Report: register mul_ln1118_2845_fu_5239_p2 is absorbed into DSP mul_ln1118_2845_fu_5239_p2.
DSP Report: operator mul_ln1118_2845_fu_5239_p2 is absorbed into DSP mul_ln1118_2845_fu_5239_p2.
DSP Report: Generating DSP mul_ln1118_2862_fu_6364_p2, operation Mode is: A''*(B:0x3fec6).
DSP Report: register mul_ln1118_2862_fu_6364_p2 is absorbed into DSP mul_ln1118_2862_fu_6364_p2.
DSP Report: register mul_ln1118_2862_fu_6364_p2 is absorbed into DSP mul_ln1118_2862_fu_6364_p2.
DSP Report: operator mul_ln1118_2862_fu_6364_p2 is absorbed into DSP mul_ln1118_2862_fu_6364_p2.
DSP Report: Generating DSP mul_ln1118_2829_fu_6088_p2, operation Mode is: A''*(B:0x3fe46).
DSP Report: register mul_ln1118_2829_fu_6088_p2 is absorbed into DSP mul_ln1118_2829_fu_6088_p2.
DSP Report: register mul_ln1118_2829_fu_6088_p2 is absorbed into DSP mul_ln1118_2829_fu_6088_p2.
DSP Report: operator mul_ln1118_2829_fu_6088_p2 is absorbed into DSP mul_ln1118_2829_fu_6088_p2.
DSP Report: Generating DSP mul_ln1118_2968_fu_6696_p2, operation Mode is: A''*(B:0x3fe89).
DSP Report: register mul_ln1118_2968_fu_6696_p2 is absorbed into DSP mul_ln1118_2968_fu_6696_p2.
DSP Report: register mul_ln1118_2968_fu_6696_p2 is absorbed into DSP mul_ln1118_2968_fu_6696_p2.
DSP Report: operator mul_ln1118_2968_fu_6696_p2 is absorbed into DSP mul_ln1118_2968_fu_6696_p2.
DSP Report: Generating DSP mul_ln1118_2609_fu_3958_p2, operation Mode is: A''*(B:0x3fee9).
DSP Report: register mul_ln1118_2609_fu_3958_p2 is absorbed into DSP mul_ln1118_2609_fu_3958_p2.
DSP Report: register mul_ln1118_2609_fu_3958_p2 is absorbed into DSP mul_ln1118_2609_fu_3958_p2.
DSP Report: operator mul_ln1118_2609_fu_3958_p2 is absorbed into DSP mul_ln1118_2609_fu_3958_p2.
DSP Report: Generating DSP mul_ln1118_2811_fu_3875_p2, operation Mode is: A''*(B:0x3feb6).
DSP Report: register mul_ln1118_2811_fu_3875_p2 is absorbed into DSP mul_ln1118_2811_fu_3875_p2.
DSP Report: register mul_ln1118_2811_fu_3875_p2 is absorbed into DSP mul_ln1118_2811_fu_3875_p2.
DSP Report: operator mul_ln1118_2811_fu_3875_p2 is absorbed into DSP mul_ln1118_2811_fu_3875_p2.
DSP Report: Generating DSP mul_ln1118_2558_fu_3883_p2, operation Mode is: A''*(B:0x3feba).
DSP Report: register mul_ln1118_2558_fu_3883_p2 is absorbed into DSP mul_ln1118_2558_fu_3883_p2.
DSP Report: register mul_ln1118_2558_fu_3883_p2 is absorbed into DSP mul_ln1118_2558_fu_3883_p2.
DSP Report: operator mul_ln1118_2558_fu_3883_p2 is absorbed into DSP mul_ln1118_2558_fu_3883_p2.
DSP Report: Generating DSP mul_ln1118_2743_fu_5934_p2, operation Mode is: A''*(B:0x3fb2a).
DSP Report: register mul_ln1118_2743_fu_5934_p2 is absorbed into DSP mul_ln1118_2743_fu_5934_p2.
DSP Report: register mul_ln1118_2743_fu_5934_p2 is absorbed into DSP mul_ln1118_2743_fu_5934_p2.
DSP Report: operator mul_ln1118_2743_fu_5934_p2 is absorbed into DSP mul_ln1118_2743_fu_5934_p2.
DSP Report: Generating DSP mul_ln1118_2527_fu_6982_p2, operation Mode is: A''*(B:0x3fc12).
DSP Report: register mul_ln1118_2527_fu_6982_p2 is absorbed into DSP mul_ln1118_2527_fu_6982_p2.
DSP Report: register mul_ln1118_2527_fu_6982_p2 is absorbed into DSP mul_ln1118_2527_fu_6982_p2.
DSP Report: operator mul_ln1118_2527_fu_6982_p2 is absorbed into DSP mul_ln1118_2527_fu_6982_p2.
DSP Report: Generating DSP mul_ln1118_430_fu_4103_p2, operation Mode is: A''*(B:0x37).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_430_fu_4103_p2.
DSP Report: register data_27_V_read_1_reg_38698271_reg is absorbed into DSP mul_ln1118_430_fu_4103_p2.
DSP Report: operator mul_ln1118_430_fu_4103_p2 is absorbed into DSP mul_ln1118_430_fu_4103_p2.
DSP Report: Generating DSP add_ln703_391_fu_38639446_p2, operation Mode is: C+A''*(B:0x3fee5).
DSP Report: register add_ln703_391_fu_38639446_p2 is absorbed into DSP add_ln703_391_fu_38639446_p2.
DSP Report: register add_ln703_391_fu_38639446_p2 is absorbed into DSP add_ln703_391_fu_38639446_p2.
DSP Report: operator add_ln703_391_fu_38639446_p2 is absorbed into DSP add_ln703_391_fu_38639446_p2.
DSP Report: operator mul_ln1118_446_fu_4779_p2 is absorbed into DSP add_ln703_391_fu_38639446_p2.
DSP Report: Generating DSP mul_ln1118_376_fu_4535_p2, operation Mode is: A''*(B:0x3fe70).
DSP Report: register mul_ln1118_376_fu_4535_p2 is absorbed into DSP mul_ln1118_376_fu_4535_p2.
DSP Report: register mul_ln1118_376_fu_4535_p2 is absorbed into DSP mul_ln1118_376_fu_4535_p2.
DSP Report: operator mul_ln1118_376_fu_4535_p2 is absorbed into DSP mul_ln1118_376_fu_4535_p2.
DSP Report: Generating DSP mul_ln1118_519_fu_7576_p2, operation Mode is: A''*(B:0x3ff93).
DSP Report: register mul_ln1118_519_fu_7576_p2 is absorbed into DSP mul_ln1118_519_fu_7576_p2.
DSP Report: register mul_ln1118_519_fu_7576_p2 is absorbed into DSP mul_ln1118_519_fu_7576_p2.
DSP Report: operator mul_ln1118_519_fu_7576_p2 is absorbed into DSP mul_ln1118_519_fu_7576_p2.
DSP Report: Generating DSP add_ln703_542_fu_38640342_p2, operation Mode is: C+A''*(B:0x3fee4).
DSP Report: register add_ln703_542_fu_38640342_p2 is absorbed into DSP add_ln703_542_fu_38640342_p2.
DSP Report: register add_ln703_542_fu_38640342_p2 is absorbed into DSP add_ln703_542_fu_38640342_p2.
DSP Report: operator add_ln703_542_fu_38640342_p2 is absorbed into DSP add_ln703_542_fu_38640342_p2.
DSP Report: operator mul_ln1118_641_fu_6296_p2 is absorbed into DSP add_ln703_542_fu_38640342_p2.
DSP Report: Generating DSP mul_ln1118_656_fu_4508_p2, operation Mode is: A''*(B:0x21c).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP mul_ln1118_656_fu_4508_p2.
DSP Report: register data_41_V_read_1_reg_38698074_reg is absorbed into DSP mul_ln1118_656_fu_4508_p2.
DSP Report: operator mul_ln1118_656_fu_4508_p2 is absorbed into DSP mul_ln1118_656_fu_4508_p2.
DSP Report: Generating DSP mul_ln1118_470_fu_4378_p2, operation Mode is: A''*(B:0x3fec5).
DSP Report: register mul_ln1118_470_fu_4378_p2 is absorbed into DSP mul_ln1118_470_fu_4378_p2.
DSP Report: register mul_ln1118_470_fu_4378_p2 is absorbed into DSP mul_ln1118_470_fu_4378_p2.
DSP Report: operator mul_ln1118_470_fu_4378_p2 is absorbed into DSP mul_ln1118_470_fu_4378_p2.
DSP Report: Generating DSP mul_ln1118_252_fu_6246_p2, operation Mode is: A''*(B:0x3fdda).
DSP Report: register mul_ln1118_252_fu_6246_p2 is absorbed into DSP mul_ln1118_252_fu_6246_p2.
DSP Report: register mul_ln1118_252_fu_6246_p2 is absorbed into DSP mul_ln1118_252_fu_6246_p2.
DSP Report: operator mul_ln1118_252_fu_6246_p2 is absorbed into DSP mul_ln1118_252_fu_6246_p2.
DSP Report: Generating DSP mul_ln1118_426_fu_6445_p2, operation Mode is: A''*(B:0x3fdd0).
DSP Report: register mul_ln1118_426_fu_6445_p2 is absorbed into DSP mul_ln1118_426_fu_6445_p2.
DSP Report: register mul_ln1118_426_fu_6445_p2 is absorbed into DSP mul_ln1118_426_fu_6445_p2.
DSP Report: operator mul_ln1118_426_fu_6445_p2 is absorbed into DSP mul_ln1118_426_fu_6445_p2.
DSP Report: Generating DSP mul_ln1118_266_fu_6980_p2, operation Mode is: A''*(B:0x3febf).
DSP Report: register mul_ln1118_266_fu_6980_p2 is absorbed into DSP mul_ln1118_266_fu_6980_p2.
DSP Report: register mul_ln1118_266_fu_6980_p2 is absorbed into DSP mul_ln1118_266_fu_6980_p2.
DSP Report: operator mul_ln1118_266_fu_6980_p2 is absorbed into DSP mul_ln1118_266_fu_6980_p2.
DSP Report: Generating DSP mul_ln1118_442_fu_6276_p2, operation Mode is: A''*(B:0x212).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_442_fu_6276_p2.
DSP Report: register data_27_V_read_1_reg_38698271_reg is absorbed into DSP mul_ln1118_442_fu_6276_p2.
DSP Report: operator mul_ln1118_442_fu_6276_p2 is absorbed into DSP mul_ln1118_442_fu_6276_p2.
DSP Report: Generating DSP mul_ln1118_284_fu_7235_p2, operation Mode is: A''*(B:0x3ff2e).
DSP Report: register mul_ln1118_284_fu_7235_p2 is absorbed into DSP mul_ln1118_284_fu_7235_p2.
DSP Report: register mul_ln1118_284_fu_7235_p2 is absorbed into DSP mul_ln1118_284_fu_7235_p2.
DSP Report: operator mul_ln1118_284_fu_7235_p2 is absorbed into DSP mul_ln1118_284_fu_7235_p2.
DSP Report: Generating DSP mul_ln1118_304_fu_5908_p2, operation Mode is: A''*(B:0x3ff49).
DSP Report: register mul_ln1118_304_fu_5908_p2 is absorbed into DSP mul_ln1118_304_fu_5908_p2.
DSP Report: register mul_ln1118_304_fu_5908_p2 is absorbed into DSP mul_ln1118_304_fu_5908_p2.
DSP Report: operator mul_ln1118_304_fu_5908_p2 is absorbed into DSP mul_ln1118_304_fu_5908_p2.
DSP Report: Generating DSP add_ln703_488_reg_38700083_reg, operation Mode is: C+A''*(B:0x12a).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP add_ln703_488_reg_38700083_reg.
DSP Report: register data_28_V_read_1_reg_38698257_reg is absorbed into DSP add_ln703_488_reg_38700083_reg.
DSP Report: register add_ln703_488_reg_38700083_reg is absorbed into DSP add_ln703_488_reg_38700083_reg.
DSP Report: operator add_ln703_488_fu_38640028_p2 is absorbed into DSP add_ln703_488_reg_38700083_reg.
DSP Report: operator mul_ln1118_452_fu_5381_p2 is absorbed into DSP add_ln703_488_reg_38700083_reg.
DSP Report: Generating DSP add_ln703_489_fu_38668360_p2, operation Mode is: PCIN+A''*(B:0x1a8).
DSP Report: register data_27_V_read_1_reg_38698271_reg is absorbed into DSP add_ln703_489_fu_38668360_p2.
DSP Report: register zext_ln1118_351_reg_38699136_reg is absorbed into DSP add_ln703_489_fu_38668360_p2.
DSP Report: operator add_ln703_489_fu_38668360_p2 is absorbed into DSP add_ln703_489_fu_38668360_p2.
DSP Report: operator mul_ln1118_434_fu_5920_p2 is absorbed into DSP add_ln703_489_fu_38668360_p2.
DSP Report: Generating DSP mul_ln1118_277_fu_6678_p2, operation Mode is: A''*(B:0x3fd49).
DSP Report: register mul_ln1118_277_fu_6678_p2 is absorbed into DSP mul_ln1118_277_fu_6678_p2.
DSP Report: register mul_ln1118_277_fu_6678_p2 is absorbed into DSP mul_ln1118_277_fu_6678_p2.
DSP Report: operator mul_ln1118_277_fu_6678_p2 is absorbed into DSP mul_ln1118_277_fu_6678_p2.
DSP Report: Generating DSP mul_ln1118_481_fu_5046_p2, operation Mode is: A''*(B:0x3fd92).
DSP Report: register mul_ln1118_481_fu_5046_p2 is absorbed into DSP mul_ln1118_481_fu_5046_p2.
DSP Report: register mul_ln1118_481_fu_5046_p2 is absorbed into DSP mul_ln1118_481_fu_5046_p2.
DSP Report: operator mul_ln1118_481_fu_5046_p2 is absorbed into DSP mul_ln1118_481_fu_5046_p2.
DSP Report: Generating DSP mul_ln1118_418_fu_4468_p2, operation Mode is: A''*(B:0x265).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_418_fu_4468_p2.
DSP Report: register data_26_V_read_1_reg_38698285_reg is absorbed into DSP mul_ln1118_418_fu_4468_p2.
DSP Report: operator mul_ln1118_418_fu_4468_p2 is absorbed into DSP mul_ln1118_418_fu_4468_p2.
DSP Report: Generating DSP add_ln703_483_fu_38639996_p2, operation Mode is: PCIN+A''*(B:0x29e).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP add_ln703_483_fu_38639996_p2.
DSP Report: register data_25_V_read_1_reg_38698298_reg is absorbed into DSP add_ln703_483_fu_38639996_p2.
DSP Report: operator add_ln703_483_fu_38639996_p2 is absorbed into DSP add_ln703_483_fu_38639996_p2.
DSP Report: operator mul_ln1118_401_fu_4186_p2 is absorbed into DSP add_ln703_483_fu_38639996_p2.
DSP Report: Generating DSP mul_ln1118_495_fu_5252_p2, operation Mode is: A''*(B:0x3fdbb).
DSP Report: register mul_ln1118_495_fu_5252_p2 is absorbed into DSP mul_ln1118_495_fu_5252_p2.
DSP Report: register mul_ln1118_495_fu_5252_p2 is absorbed into DSP mul_ln1118_495_fu_5252_p2.
DSP Report: operator mul_ln1118_495_fu_5252_p2 is absorbed into DSP mul_ln1118_495_fu_5252_p2.
DSP Report: Generating DSP add_ln703_476_fu_38639944_p2, operation Mode is: C+A''*(B:0x1a).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP add_ln703_476_fu_38639944_p2.
DSP Report: register data_25_V_read_1_reg_38698298_reg is absorbed into DSP add_ln703_476_fu_38639944_p2.
DSP Report: operator add_ln703_476_fu_38639944_p2 is absorbed into DSP add_ln703_476_fu_38639944_p2.
DSP Report: operator mul_ln1118_411_fu_5584_p2 is absorbed into DSP add_ln703_476_fu_38639944_p2.
DSP Report: Generating DSP add_ln703_472_fu_38639912_p2, operation Mode is: C'+A''*(B:0x16).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_472_fu_38639912_p2.
DSP Report: register data_23_V_read_1_reg_38698325_reg is absorbed into DSP add_ln703_472_fu_38639912_p2.
DSP Report: register add_ln703_472_fu_38639912_p2 is absorbed into DSP add_ln703_472_fu_38639912_p2.
DSP Report: operator add_ln703_472_fu_38639912_p2 is absorbed into DSP add_ln703_472_fu_38639912_p2.
DSP Report: operator mul_ln1118_374_fu_7240_p2 is absorbed into DSP add_ln703_472_fu_38639912_p2.
DSP Report: Generating DSP mul_ln1118_428_fu_4101_p2, operation Mode is: A''*(B:0x3ffea).
DSP Report: register mul_ln1118_428_fu_4101_p2 is absorbed into DSP mul_ln1118_428_fu_4101_p2.
DSP Report: register mul_ln1118_428_fu_4101_p2 is absorbed into DSP mul_ln1118_428_fu_4101_p2.
DSP Report: operator mul_ln1118_428_fu_4101_p2 is absorbed into DSP mul_ln1118_428_fu_4101_p2.
DSP Report: Generating DSP mul_ln1118_332_fu_6561_p2, operation Mode is: A''*(B:0x1a2).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_332_fu_6561_p2.
DSP Report: register data_21_V_read_1_reg_38698355_reg is absorbed into DSP mul_ln1118_332_fu_6561_p2.
DSP Report: operator mul_ln1118_332_fu_6561_p2 is absorbed into DSP mul_ln1118_332_fu_6561_p2.
DSP Report: Generating DSP add_ln703_401_fu_38639514_p2, operation Mode is: PCIN+A''*(B:0x1af).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP add_ln703_401_fu_38639514_p2.
DSP Report: register data_19_V_read_1_reg_38698387_reg is absorbed into DSP add_ln703_401_fu_38639514_p2.
DSP Report: operator add_ln703_401_fu_38639514_p2 is absorbed into DSP add_ln703_401_fu_38639514_p2.
DSP Report: operator mul_ln1118_303_fu_5487_p2 is absorbed into DSP add_ln703_401_fu_38639514_p2.
DSP Report: Generating DSP add_ln703_400_fu_38639504_p2, operation Mode is: C'+A''*(B:0x14f).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_400_fu_38639504_p2.
DSP Report: register data_18_V_read_1_reg_38698401_reg is absorbed into DSP add_ln703_400_fu_38639504_p2.
DSP Report: register add_ln703_400_fu_38639504_p2 is absorbed into DSP add_ln703_400_fu_38639504_p2.
DSP Report: operator add_ln703_400_fu_38639504_p2 is absorbed into DSP add_ln703_400_fu_38639504_p2.
DSP Report: operator mul_ln1118_290_fu_7160_p2 is absorbed into DSP add_ln703_400_fu_38639504_p2.
DSP Report: Generating DSP mul_ln1118_242_fu_5295_p2, operation Mode is: A''*(B:0x3f96d).
DSP Report: register mul_ln1118_242_fu_5295_p2 is absorbed into DSP mul_ln1118_242_fu_5295_p2.
DSP Report: register mul_ln1118_242_fu_5295_p2 is absorbed into DSP mul_ln1118_242_fu_5295_p2.
DSP Report: operator mul_ln1118_242_fu_5295_p2 is absorbed into DSP mul_ln1118_242_fu_5295_p2.
DSP Report: Generating DSP mul_ln1118_416_fu_4144_p2, operation Mode is: A''*(B:0x3fd27).
DSP Report: register mul_ln1118_416_fu_4144_p2 is absorbed into DSP mul_ln1118_416_fu_4144_p2.
DSP Report: register mul_ln1118_416_fu_4144_p2 is absorbed into DSP mul_ln1118_416_fu_4144_p2.
DSP Report: operator mul_ln1118_416_fu_4144_p2 is absorbed into DSP mul_ln1118_416_fu_4144_p2.
DSP Report: Generating DSP mul_ln1118_369_fu_6709_p2, operation Mode is: A''*(B:0x1f2).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_369_fu_6709_p2.
DSP Report: register data_23_V_read_1_reg_38698325_reg is absorbed into DSP mul_ln1118_369_fu_6709_p2.
DSP Report: operator mul_ln1118_369_fu_6709_p2 is absorbed into DSP mul_ln1118_369_fu_6709_p2.
DSP Report: Generating DSP add_ln703_933_fu_38642434_p2, operation Mode is: PCIN+A''*(B:0x13b).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP add_ln703_933_fu_38642434_p2.
DSP Report: register data_19_V_read_1_reg_38698387_reg is absorbed into DSP add_ln703_933_fu_38642434_p2.
DSP Report: operator add_ln703_933_fu_38642434_p2 is absorbed into DSP add_ln703_933_fu_38642434_p2.
DSP Report: operator mul_ln1118_307_fu_5986_p2 is absorbed into DSP add_ln703_933_fu_38642434_p2.
DSP Report: Generating DSP add_ln703_933_reg_38700558_reg, operation Mode is: PCIN+A''*(B:0x133).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_933_reg_38700558_reg.
DSP Report: register data_22_V_read_1_reg_38698341_reg is absorbed into DSP add_ln703_933_reg_38700558_reg.
DSP Report: register add_ln703_933_reg_38700558_reg is absorbed into DSP add_ln703_933_reg_38700558_reg.
DSP Report: operator add_ln703_933_fu_38642434_p2 is absorbed into DSP add_ln703_933_reg_38700558_reg.
DSP Report: operator mul_ln1118_354_fu_5813_p2 is absorbed into DSP add_ln703_933_reg_38700558_reg.
DSP Report: Generating DSP mul_ln1118_293_fu_7040_p2, operation Mode is: A''*(B:0x1c7).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_293_fu_7040_p2.
DSP Report: register data_18_V_read_1_reg_38698401_reg is absorbed into DSP mul_ln1118_293_fu_7040_p2.
DSP Report: operator mul_ln1118_293_fu_7040_p2 is absorbed into DSP mul_ln1118_293_fu_7040_p2.
DSP Report: Generating DSP add_ln703_930_fu_38642408_p2, operation Mode is: PCIN+A''*(B:0x105).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP add_ln703_930_fu_38642408_p2.
DSP Report: register data_17_V_read_1_reg_38698415_reg is absorbed into DSP add_ln703_930_fu_38642408_p2.
DSP Report: operator add_ln703_930_fu_38642408_p2 is absorbed into DSP add_ln703_930_fu_38642408_p2.
DSP Report: operator mul_ln1118_280_fu_7156_p2 is absorbed into DSP add_ln703_930_fu_38642408_p2.
DSP Report: Generating DSP mul_ln1118_637_fu_6974_p2, operation Mode is: A''*(B:0x3fe13).
DSP Report: register mul_ln1118_637_fu_6974_p2 is absorbed into DSP mul_ln1118_637_fu_6974_p2.
DSP Report: register mul_ln1118_637_fu_6974_p2 is absorbed into DSP mul_ln1118_637_fu_6974_p2.
DSP Report: operator mul_ln1118_637_fu_6974_p2 is absorbed into DSP mul_ln1118_637_fu_6974_p2.
DSP Report: Generating DSP mul_ln1118_267_reg_2324358_reg, operation Mode is: (A''*(B:0x3fe5e))'.
DSP Report: register mul_ln1118_267_reg_2324358_reg is absorbed into DSP mul_ln1118_267_reg_2324358_reg.
DSP Report: register mul_ln1118_267_reg_2324358_reg is absorbed into DSP mul_ln1118_267_reg_2324358_reg.
DSP Report: register mul_ln1118_267_reg_2324358_reg is absorbed into DSP mul_ln1118_267_reg_2324358_reg.
DSP Report: operator mul_ln1118_267_fu_6198_p2 is absorbed into DSP mul_ln1118_267_reg_2324358_reg.
DSP Report: Generating DSP mul_ln1118_471_fu_4054_p2, operation Mode is: A''*(B:0x3fd9a).
DSP Report: register mul_ln1118_471_fu_4054_p2 is absorbed into DSP mul_ln1118_471_fu_4054_p2.
DSP Report: register mul_ln1118_471_fu_4054_p2 is absorbed into DSP mul_ln1118_471_fu_4054_p2.
DSP Report: operator mul_ln1118_471_fu_4054_p2 is absorbed into DSP mul_ln1118_471_fu_4054_p2.
DSP Report: Generating DSP mul_ln1118_489_fu_4459_p2, operation Mode is: A''*(B:0x3fd08).
DSP Report: register mul_ln1118_489_fu_4459_p2 is absorbed into DSP mul_ln1118_489_fu_4459_p2.
DSP Report: register mul_ln1118_489_fu_4459_p2 is absorbed into DSP mul_ln1118_489_fu_4459_p2.
DSP Report: operator mul_ln1118_489_fu_4459_p2 is absorbed into DSP mul_ln1118_489_fu_4459_p2.
DSP Report: Generating DSP mul_ln1118_503_fu_6549_p2, operation Mode is: A''*(B:0x3fd2b).
DSP Report: register mul_ln1118_503_fu_6549_p2 is absorbed into DSP mul_ln1118_503_fu_6549_p2.
DSP Report: register mul_ln1118_503_fu_6549_p2 is absorbed into DSP mul_ln1118_503_fu_6549_p2.
DSP Report: operator mul_ln1118_503_fu_6549_p2 is absorbed into DSP mul_ln1118_503_fu_6549_p2.
DSP Report: Generating DSP mul_ln1118_356_fu_6565_p2, operation Mode is: A''*(B:0x3ffcc).
DSP Report: register mul_ln1118_356_fu_6565_p2 is absorbed into DSP mul_ln1118_356_fu_6565_p2.
DSP Report: register mul_ln1118_356_fu_6565_p2 is absorbed into DSP mul_ln1118_356_fu_6565_p2.
DSP Report: operator mul_ln1118_356_fu_6565_p2 is absorbed into DSP mul_ln1118_356_fu_6565_p2.
DSP Report: Generating DSP mul_ln1118_323_fu_4529_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_323_fu_4529_p2 is absorbed into DSP mul_ln1118_323_fu_4529_p2.
DSP Report: register mul_ln1118_323_fu_4529_p2 is absorbed into DSP mul_ln1118_323_fu_4529_p2.
DSP Report: operator mul_ln1118_323_fu_4529_p2 is absorbed into DSP mul_ln1118_323_fu_4529_p2.
DSP Report: Generating DSP mul_ln1118_339_fu_4615_p2, operation Mode is: A''*(B:0x3ff91).
DSP Report: register mul_ln1118_339_fu_4615_p2 is absorbed into DSP mul_ln1118_339_fu_4615_p2.
DSP Report: register mul_ln1118_339_fu_4615_p2 is absorbed into DSP mul_ln1118_339_fu_4615_p2.
DSP Report: operator mul_ln1118_339_fu_4615_p2 is absorbed into DSP mul_ln1118_339_fu_4615_p2.
DSP Report: Generating DSP mul_ln1118_372_fu_7582_p2, operation Mode is: A''*(B:0x3ffb1).
DSP Report: register mul_ln1118_372_fu_7582_p2 is absorbed into DSP mul_ln1118_372_fu_7582_p2.
DSP Report: register mul_ln1118_372_fu_7582_p2 is absorbed into DSP mul_ln1118_372_fu_7582_p2.
DSP Report: operator mul_ln1118_372_fu_7582_p2 is absorbed into DSP mul_ln1118_372_fu_7582_p2.
DSP Report: Generating DSP mul_ln1118_487_fu_5245_p2, operation Mode is: A''*(B:0x3ff63).
DSP Report: register mul_ln1118_487_fu_5245_p2 is absorbed into DSP mul_ln1118_487_fu_5245_p2.
DSP Report: register mul_ln1118_487_fu_5245_p2 is absorbed into DSP mul_ln1118_487_fu_5245_p2.
DSP Report: operator mul_ln1118_487_fu_5245_p2 is absorbed into DSP mul_ln1118_487_fu_5245_p2.
DSP Report: Generating DSP mul_ln1118_567_fu_6169_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_567_fu_6169_p2 is absorbed into DSP mul_ln1118_567_fu_6169_p2.
DSP Report: register mul_ln1118_567_fu_6169_p2 is absorbed into DSP mul_ln1118_567_fu_6169_p2.
DSP Report: operator mul_ln1118_567_fu_6169_p2 is absorbed into DSP mul_ln1118_567_fu_6169_p2.
DSP Report: Generating DSP add_ln703_316_fu_38638938_p2, operation Mode is: C+(A2*(B:0x9c))'.
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_316_fu_38638938_p2.
DSP Report: register mul_ln1118_344_reg_2324526_reg is absorbed into DSP add_ln703_316_fu_38638938_p2.
DSP Report: operator add_ln703_316_fu_38638938_p2 is absorbed into DSP add_ln703_316_fu_38638938_p2.
DSP Report: operator mul_ln1118_344_fu_6806_p2 is absorbed into DSP add_ln703_316_fu_38638938_p2.
DSP Report: Generating DSP mul_ln1118_286_fu_7157_p2, operation Mode is: A''*(B:0x3ff0d).
DSP Report: register mul_ln1118_286_fu_7157_p2 is absorbed into DSP mul_ln1118_286_fu_7157_p2.
DSP Report: register mul_ln1118_286_fu_7157_p2 is absorbed into DSP mul_ln1118_286_fu_7157_p2.
DSP Report: operator mul_ln1118_286_fu_7157_p2 is absorbed into DSP mul_ln1118_286_fu_7157_p2.
DSP Report: Generating DSP mul_ln1118_381_fu_6247_p2, operation Mode is: A''*(B:0x3ff26).
DSP Report: register mul_ln1118_381_fu_6247_p2 is absorbed into DSP mul_ln1118_381_fu_6247_p2.
DSP Report: register mul_ln1118_381_fu_6247_p2 is absorbed into DSP mul_ln1118_381_fu_6247_p2.
DSP Report: operator mul_ln1118_381_fu_6247_p2 is absorbed into DSP mul_ln1118_381_fu_6247_p2.
DSP Report: Generating DSP mul_ln1118_963_fu_5564_p2, operation Mode is: A''*(B:0x13c).
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP mul_ln1118_963_fu_5564_p2.
DSP Report: register data_63_V_read_1_reg_38697741_reg is absorbed into DSP mul_ln1118_963_fu_5564_p2.
DSP Report: operator mul_ln1118_963_fu_5564_p2 is absorbed into DSP mul_ln1118_963_fu_5564_p2.
DSP Report: Generating DSP add_ln703_877_fu_38642114_p2, operation Mode is: C+A''*(B:0x3fe50).
DSP Report: register add_ln703_877_fu_38642114_p2 is absorbed into DSP add_ln703_877_fu_38642114_p2.
DSP Report: register add_ln703_877_fu_38642114_p2 is absorbed into DSP add_ln703_877_fu_38642114_p2.
DSP Report: operator add_ln703_877_fu_38642114_p2 is absorbed into DSP add_ln703_877_fu_38642114_p2.
DSP Report: operator mul_ln1118_633_fu_5437_p2 is absorbed into DSP add_ln703_877_fu_38642114_p2.
DSP Report: Generating DSP mul_ln1118_417_fu_4094_p2, operation Mode is: A''*(B:0x3fe32).
DSP Report: register mul_ln1118_417_fu_4094_p2 is absorbed into DSP mul_ln1118_417_fu_4094_p2.
DSP Report: register mul_ln1118_417_fu_4094_p2 is absorbed into DSP mul_ln1118_417_fu_4094_p2.
DSP Report: operator mul_ln1118_417_fu_4094_p2 is absorbed into DSP mul_ln1118_417_fu_4094_p2.
DSP Report: Generating DSP mul_ln1118_512_fu_4824_p2, operation Mode is: A''*(B:0x3ff0e).
DSP Report: register mul_ln1118_512_fu_4824_p2 is absorbed into DSP mul_ln1118_512_fu_4824_p2.
DSP Report: register mul_ln1118_512_fu_4824_p2 is absorbed into DSP mul_ln1118_512_fu_4824_p2.
DSP Report: operator mul_ln1118_512_fu_4824_p2 is absorbed into DSP mul_ln1118_512_fu_4824_p2.
DSP Report: Generating DSP mul_ln1118_529_fu_5552_p2, operation Mode is: A''*(B:0x3ffb1).
DSP Report: register mul_ln1118_529_fu_5552_p2 is absorbed into DSP mul_ln1118_529_fu_5552_p2.
DSP Report: register mul_ln1118_529_fu_5552_p2 is absorbed into DSP mul_ln1118_529_fu_5552_p2.
DSP Report: operator mul_ln1118_529_fu_5552_p2 is absorbed into DSP mul_ln1118_529_fu_5552_p2.
DSP Report: Generating DSP mul_ln1118_465_fu_5062_p2, operation Mode is: A''*(B:0x3ff24).
DSP Report: register mul_ln1118_465_fu_5062_p2 is absorbed into DSP mul_ln1118_465_fu_5062_p2.
DSP Report: register mul_ln1118_465_fu_5062_p2 is absorbed into DSP mul_ln1118_465_fu_5062_p2.
DSP Report: operator mul_ln1118_465_fu_5062_p2 is absorbed into DSP mul_ln1118_465_fu_5062_p2.
DSP Report: Generating DSP mul_ln1118_594_fu_4678_p2, operation Mode is: A2*(B:0x35).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP mul_ln1118_594_fu_4678_p2.
DSP Report: operator mul_ln1118_594_fu_4678_p2 is absorbed into DSP mul_ln1118_594_fu_4678_p2.
DSP Report: Generating DSP add_ln703_497_reg_38699044_reg, operation Mode is: PCIN+A2*(B:0x2e).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_497_reg_38699044_reg.
DSP Report: register add_ln703_497_reg_38699044_reg is absorbed into DSP add_ln703_497_reg_38699044_reg.
DSP Report: operator add_ln703_497_fu_38629935_p2 is absorbed into DSP add_ln703_497_reg_38699044_reg.
DSP Report: operator mul_ln1118_365_fu_6349_p2 is absorbed into DSP add_ln703_497_reg_38699044_reg.
DSP Report: Generating DSP add_ln703_498_fu_38640079_p2, operation Mode is: C+A''*(B:0x3ff96).
DSP Report: register add_ln703_498_fu_38640079_p2 is absorbed into DSP add_ln703_498_fu_38640079_p2.
DSP Report: register add_ln703_498_fu_38640079_p2 is absorbed into DSP add_ln703_498_fu_38640079_p2.
DSP Report: operator add_ln703_498_fu_38640079_p2 is absorbed into DSP add_ln703_498_fu_38640079_p2.
DSP Report: operator mul_ln1118_562_fu_5671_p2 is absorbed into DSP add_ln703_498_fu_38640079_p2.
DSP Report: Generating DSP mul_ln1118_334_fu_7350_p2, operation Mode is: A''*(B:0x3ff7a).
DSP Report: register mul_ln1118_334_fu_7350_p2 is absorbed into DSP mul_ln1118_334_fu_7350_p2.
DSP Report: register mul_ln1118_334_fu_7350_p2 is absorbed into DSP mul_ln1118_334_fu_7350_p2.
DSP Report: operator mul_ln1118_334_fu_7350_p2 is absorbed into DSP mul_ln1118_334_fu_7350_p2.
DSP Report: Generating DSP mul_ln1118_350_fu_6463_p2, operation Mode is: A''*(B:0x3ff52).
DSP Report: register mul_ln1118_350_fu_6463_p2 is absorbed into DSP mul_ln1118_350_fu_6463_p2.
DSP Report: register mul_ln1118_350_fu_6463_p2 is absorbed into DSP mul_ln1118_350_fu_6463_p2.
DSP Report: operator mul_ln1118_350_fu_6463_p2 is absorbed into DSP mul_ln1118_350_fu_6463_p2.
DSP Report: Generating DSP mul_ln1118_319_fu_4909_p2, operation Mode is: A''*(B:0x3ff4c).
DSP Report: register mul_ln1118_323_fu_4529_p2 is absorbed into DSP mul_ln1118_319_fu_4909_p2.
DSP Report: register mul_ln1118_323_fu_4529_p2 is absorbed into DSP mul_ln1118_319_fu_4909_p2.
DSP Report: operator mul_ln1118_319_fu_4909_p2 is absorbed into DSP mul_ln1118_319_fu_4909_p2.
DSP Report: Generating DSP mul_ln1118_291_fu_4000_p2, operation Mode is: A''*(B:0x3fe6e).
DSP Report: register mul_ln1118_291_fu_4000_p2 is absorbed into DSP mul_ln1118_291_fu_4000_p2.
DSP Report: register mul_ln1118_291_fu_4000_p2 is absorbed into DSP mul_ln1118_291_fu_4000_p2.
DSP Report: operator mul_ln1118_291_fu_4000_p2 is absorbed into DSP mul_ln1118_291_fu_4000_p2.
DSP Report: Generating DSP mul_ln1118_305_fu_6327_p2, operation Mode is: A''*(B:0x32).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_305_fu_6327_p2.
DSP Report: register zext_ln1118_243_reg_38698760_reg is absorbed into DSP mul_ln1118_305_fu_6327_p2.
DSP Report: operator mul_ln1118_305_fu_6327_p2 is absorbed into DSP mul_ln1118_305_fu_6327_p2.
DSP Report: Generating DSP add_ln703_308_fu_38638900_p2, operation Mode is: C+A''*(B:0x3ff1d).
DSP Report: register add_ln703_308_fu_38638900_p2 is absorbed into DSP add_ln703_308_fu_38638900_p2.
DSP Report: register add_ln703_308_fu_38638900_p2 is absorbed into DSP add_ln703_308_fu_38638900_p2.
DSP Report: operator add_ln703_308_fu_38638900_p2 is absorbed into DSP add_ln703_308_fu_38638900_p2.
DSP Report: operator mul_ln1118_229_fu_4334_p2 is absorbed into DSP add_ln703_308_fu_38638900_p2.
DSP Report: Generating DSP mul_ln1118_320_fu_4154_p2, operation Mode is: A''*(B:0x3fec9).
DSP Report: register mul_ln1118_323_fu_4529_p2 is absorbed into DSP mul_ln1118_320_fu_4154_p2.
DSP Report: register mul_ln1118_323_fu_4529_p2 is absorbed into DSP mul_ln1118_320_fu_4154_p2.
DSP Report: operator mul_ln1118_320_fu_4154_p2 is absorbed into DSP mul_ln1118_320_fu_4154_p2.
DSP Report: Generating DSP mul_ln1118_226_fu_3962_p2, operation Mode is: A2*(B:0x34).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_226_fu_3962_p2.
DSP Report: operator mul_ln1118_226_fu_3962_p2 is absorbed into DSP mul_ln1118_226_fu_3962_p2.
DSP Report: Generating DSP add_ln703_284_fu_38629907_p2, operation Mode is: PCIN+A2*(B:0x43).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP add_ln703_284_fu_38629907_p2.
DSP Report: operator add_ln703_284_fu_38629907_p2 is absorbed into DSP add_ln703_284_fu_38629907_p2.
DSP Report: operator mul_ln1118_302_fu_7363_p2 is absorbed into DSP add_ln703_284_fu_38629907_p2.
DSP Report: Generating DSP mul_ln1118_587_fu_5134_p2, operation Mode is: A''*(B:0x3ff8e).
DSP Report: register mul_ln1118_587_fu_5134_p2 is absorbed into DSP mul_ln1118_587_fu_5134_p2.
DSP Report: register mul_ln1118_587_fu_5134_p2 is absorbed into DSP mul_ln1118_587_fu_5134_p2.
DSP Report: operator mul_ln1118_587_fu_5134_p2 is absorbed into DSP mul_ln1118_587_fu_5134_p2.
DSP Report: Generating DSP mul_ln1118_538_fu_4445_p2, operation Mode is: A''*(B:0x3ff95).
DSP Report: register mul_ln1118_538_fu_4445_p2 is absorbed into DSP mul_ln1118_538_fu_4445_p2.
DSP Report: register mul_ln1118_538_fu_4445_p2 is absorbed into DSP mul_ln1118_538_fu_4445_p2.
DSP Report: operator mul_ln1118_538_fu_4445_p2 is absorbed into DSP mul_ln1118_538_fu_4445_p2.
DSP Report: Generating DSP mul_ln1118_359_fu_3731_p2, operation Mode is: A''*(B:0x3ffb5).
DSP Report: register mul_ln1118_359_fu_3731_p2 is absorbed into DSP mul_ln1118_359_fu_3731_p2.
DSP Report: register mul_ln1118_359_fu_3731_p2 is absorbed into DSP mul_ln1118_359_fu_3731_p2.
DSP Report: operator mul_ln1118_359_fu_3731_p2 is absorbed into DSP mul_ln1118_359_fu_3731_p2.
DSP Report: Generating DSP mul_ln1118_472_fu_4010_p2, operation Mode is: A''*(B:0x3ffb5).
DSP Report: register mul_ln1118_472_fu_4010_p2 is absorbed into DSP mul_ln1118_472_fu_4010_p2.
DSP Report: register mul_ln1118_472_fu_4010_p2 is absorbed into DSP mul_ln1118_472_fu_4010_p2.
DSP Report: operator mul_ln1118_472_fu_4010_p2 is absorbed into DSP mul_ln1118_472_fu_4010_p2.
DSP Report: Generating DSP mul_ln1118_1360_fu_6741_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_1360_fu_6741_p2 is absorbed into DSP mul_ln1118_1360_fu_6741_p2.
DSP Report: register mul_ln1118_1360_fu_6741_p2 is absorbed into DSP mul_ln1118_1360_fu_6741_p2.
DSP Report: operator mul_ln1118_1360_fu_6741_p2 is absorbed into DSP mul_ln1118_1360_fu_6741_p2.
DSP Report: Generating DSP mul_ln1118_326_fu_4210_p2, operation Mode is: A''*(B:0x3ff57).
DSP Report: register mul_ln1118_323_fu_4529_p2 is absorbed into DSP mul_ln1118_326_fu_4210_p2.
DSP Report: register mul_ln1118_323_fu_4529_p2 is absorbed into DSP mul_ln1118_326_fu_4210_p2.
DSP Report: operator mul_ln1118_326_fu_4210_p2 is absorbed into DSP mul_ln1118_326_fu_4210_p2.
DSP Report: Generating DSP mul_ln1118_342_fu_7064_p2, operation Mode is: A''*(B:0x3ff2d).
DSP Report: register mul_ln1118_342_fu_7064_p2 is absorbed into DSP mul_ln1118_342_fu_7064_p2.
DSP Report: register mul_ln1118_342_fu_7064_p2 is absorbed into DSP mul_ln1118_342_fu_7064_p2.
DSP Report: operator mul_ln1118_342_fu_7064_p2 is absorbed into DSP mul_ln1118_342_fu_7064_p2.
DSP Report: Generating DSP mul_ln1118_311_fu_6490_p2, operation Mode is: A''*(B:0x4f).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_311_fu_6490_p2.
DSP Report: register data_19_V_read_1_reg_38698387_reg is absorbed into DSP mul_ln1118_311_fu_6490_p2.
DSP Report: operator mul_ln1118_311_fu_6490_p2 is absorbed into DSP mul_ln1118_311_fu_6490_p2.
DSP Report: Generating DSP add_ln703_324_fu_38638980_p2, operation Mode is: C+A''*(B:0x3ffb7).
DSP Report: register add_ln703_324_fu_38638980_p2 is absorbed into DSP add_ln703_324_fu_38638980_p2.
DSP Report: register add_ln703_324_fu_38638980_p2 is absorbed into DSP add_ln703_324_fu_38638980_p2.
DSP Report: operator add_ln703_324_fu_38638980_p2 is absorbed into DSP add_ln703_324_fu_38638980_p2.
DSP Report: operator mul_ln1118_285_fu_6402_p2 is absorbed into DSP add_ln703_324_fu_38638980_p2.
DSP Report: Generating DSP mul_ln1118_296_fu_7043_p2, operation Mode is: A''*(B:0xa5).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_296_fu_7043_p2.
DSP Report: register data_18_V_read_1_reg_38698401_reg is absorbed into DSP mul_ln1118_296_fu_7043_p2.
DSP Report: operator mul_ln1118_296_fu_7043_p2 is absorbed into DSP mul_ln1118_296_fu_7043_p2.
DSP Report: Generating DSP add_ln703_323_fu_38638970_p2, operation Mode is: C+A''*(B:0x3ff1b).
DSP Report: register add_ln703_323_fu_38638970_p2 is absorbed into DSP add_ln703_323_fu_38638970_p2.
DSP Report: register add_ln703_323_fu_38638970_p2 is absorbed into DSP add_ln703_323_fu_38638970_p2.
DSP Report: operator add_ln703_323_fu_38638970_p2 is absorbed into DSP add_ln703_323_fu_38638970_p2.
DSP Report: operator mul_ln1118_358_fu_6857_p2 is absorbed into DSP add_ln703_323_fu_38638970_p2.
DSP Report: Generating DSP mul_ln1118_325_fu_4530_p2, operation Mode is: A''*(B:0x3ff8a).
DSP Report: register mul_ln1118_325_fu_4530_p2 is absorbed into DSP mul_ln1118_325_fu_4530_p2.
DSP Report: register mul_ln1118_325_fu_4530_p2 is absorbed into DSP mul_ln1118_325_fu_4530_p2.
DSP Report: operator mul_ln1118_325_fu_4530_p2 is absorbed into DSP mul_ln1118_325_fu_4530_p2.
DSP Report: Generating DSP mul_ln1118_341_fu_3885_p2, operation Mode is: A''*(B:0x3ff8a).
DSP Report: register mul_ln1118_341_fu_3885_p2 is absorbed into DSP mul_ln1118_341_fu_3885_p2.
DSP Report: register mul_ln1118_341_fu_3885_p2 is absorbed into DSP mul_ln1118_341_fu_3885_p2.
DSP Report: operator mul_ln1118_341_fu_3885_p2 is absorbed into DSP mul_ln1118_341_fu_3885_p2.
DSP Report: Generating DSP mul_ln1118_373_fu_6029_p2, operation Mode is: A''*(B:0x3ff4c).
DSP Report: register mul_ln1118_373_fu_6029_p2 is absorbed into DSP mul_ln1118_373_fu_6029_p2.
DSP Report: register mul_ln1118_373_fu_6029_p2 is absorbed into DSP mul_ln1118_373_fu_6029_p2.
DSP Report: operator mul_ln1118_373_fu_6029_p2 is absorbed into DSP mul_ln1118_373_fu_6029_p2.
DSP Report: Generating DSP mul_ln1118_391_fu_5361_p2, operation Mode is: A''*(B:0x3ff5a).
DSP Report: register mul_ln1118_391_fu_5361_p2 is absorbed into DSP mul_ln1118_391_fu_5361_p2.
DSP Report: register mul_ln1118_391_fu_5361_p2 is absorbed into DSP mul_ln1118_391_fu_5361_p2.
DSP Report: operator mul_ln1118_391_fu_5361_p2 is absorbed into DSP mul_ln1118_391_fu_5361_p2.
DSP Report: Generating DSP mul_ln1118_357_fu_6191_p2, operation Mode is: A''*(B:0x3ff39).
DSP Report: register mul_ln1118_357_fu_6191_p2 is absorbed into DSP mul_ln1118_357_fu_6191_p2.
DSP Report: register mul_ln1118_357_fu_6191_p2 is absorbed into DSP mul_ln1118_357_fu_6191_p2.
DSP Report: operator mul_ln1118_357_fu_6191_p2 is absorbed into DSP mul_ln1118_357_fu_6191_p2.
DSP Report: Generating DSP mul_ln1118_1322_fu_3917_p2, operation Mode is: A''*(B:0x3ff76).
DSP Report: register mul_ln1118_1322_fu_3917_p2 is absorbed into DSP mul_ln1118_1322_fu_3917_p2.
DSP Report: register mul_ln1118_1322_fu_3917_p2 is absorbed into DSP mul_ln1118_1322_fu_3917_p2.
DSP Report: operator mul_ln1118_1322_fu_3917_p2 is absorbed into DSP mul_ln1118_1322_fu_3917_p2.
DSP Report: Generating DSP mul_ln1118_1595_fu_6125_p2, operation Mode is: A''*(B:0x3ff76).
DSP Report: register mul_ln1118_1595_fu_6125_p2 is absorbed into DSP mul_ln1118_1595_fu_6125_p2.
DSP Report: register mul_ln1118_1595_fu_6125_p2 is absorbed into DSP mul_ln1118_1595_fu_6125_p2.
DSP Report: operator mul_ln1118_1595_fu_6125_p2 is absorbed into DSP mul_ln1118_1595_fu_6125_p2.
DSP Report: Generating DSP mul_ln1118_2143_fu_5762_p2, operation Mode is: A''*(B:0x3feeb).
DSP Report: register mul_ln1118_2143_fu_5762_p2 is absorbed into DSP mul_ln1118_2143_fu_5762_p2.
DSP Report: register mul_ln1118_2143_fu_5762_p2 is absorbed into DSP mul_ln1118_2143_fu_5762_p2.
DSP Report: operator mul_ln1118_2143_fu_5762_p2 is absorbed into DSP mul_ln1118_2143_fu_5762_p2.
DSP Report: Generating DSP mul_ln1118_2207_fu_3906_p2, operation Mode is: A''*(B:0x3fedb).
DSP Report: register mul_ln1118_2207_fu_3906_p2 is absorbed into DSP mul_ln1118_2207_fu_3906_p2.
DSP Report: register mul_ln1118_2207_fu_3906_p2 is absorbed into DSP mul_ln1118_2207_fu_3906_p2.
DSP Report: operator mul_ln1118_2207_fu_3906_p2 is absorbed into DSP mul_ln1118_2207_fu_3906_p2.
DSP Report: Generating DSP add_ln703_2942_reg_38703183_reg, operation Mode is: C+A''*(B:0x46).
DSP Report: register data_153_V_read_1_reg_38696440_reg is absorbed into DSP add_ln703_2942_reg_38703183_reg.
DSP Report: register data_153_V_read_1_reg_38696440_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2942_reg_38703183_reg.
DSP Report: register add_ln703_2942_reg_38703183_reg is absorbed into DSP add_ln703_2942_reg_38703183_reg.
DSP Report: operator add_ln703_2942_fu_38681924_p2 is absorbed into DSP add_ln703_2942_reg_38703183_reg.
DSP Report: operator mul_ln1118_2321_fu_3690_p2 is absorbed into DSP add_ln703_2942_reg_38703183_reg.
DSP Report: Generating DSP mul_ln1118_2777_fu_7596_p2, operation Mode is: A''*(B:0x3fef7).
DSP Report: register mul_ln1118_2777_fu_7596_p2 is absorbed into DSP mul_ln1118_2777_fu_7596_p2.
DSP Report: register mul_ln1118_2777_fu_7596_p2 is absorbed into DSP mul_ln1118_2777_fu_7596_p2.
DSP Report: operator mul_ln1118_2777_fu_7596_p2 is absorbed into DSP mul_ln1118_2777_fu_7596_p2.
DSP Report: Generating DSP mul_ln1118_2793_fu_6944_p2, operation Mode is: A''*(B:0x3fe8d).
DSP Report: register mul_ln1118_2793_fu_6944_p2 is absorbed into DSP mul_ln1118_2793_fu_6944_p2.
DSP Report: register mul_ln1118_2793_fu_6944_p2 is absorbed into DSP mul_ln1118_2793_fu_6944_p2.
DSP Report: operator mul_ln1118_2793_fu_6944_p2 is absorbed into DSP mul_ln1118_2793_fu_6944_p2.
DSP Report: Generating DSP mul_ln1118_2324_fu_6580_p2, operation Mode is: A''*(B:0x3fee5).
DSP Report: register mul_ln1118_2324_fu_6580_p2 is absorbed into DSP mul_ln1118_2324_fu_6580_p2.
DSP Report: register mul_ln1118_2324_fu_6580_p2 is absorbed into DSP mul_ln1118_2324_fu_6580_p2.
DSP Report: operator mul_ln1118_2324_fu_6580_p2 is absorbed into DSP mul_ln1118_2324_fu_6580_p2.
DSP Report: Generating DSP mul_ln1118_2325_fu_4739_p2, operation Mode is: A''*(B:0x3ff7b).
DSP Report: register mul_ln1118_2325_fu_4739_p2 is absorbed into DSP mul_ln1118_2325_fu_4739_p2.
DSP Report: register mul_ln1118_2325_fu_4739_p2 is absorbed into DSP mul_ln1118_2325_fu_4739_p2.
DSP Report: operator mul_ln1118_2325_fu_4739_p2 is absorbed into DSP mul_ln1118_2325_fu_4739_p2.
DSP Report: Generating DSP mul_ln1118_1669_fu_4772_p2, operation Mode is: A''*(B:0x3ff25).
DSP Report: register mul_ln1118_1669_fu_4772_p2 is absorbed into DSP mul_ln1118_1669_fu_4772_p2.
DSP Report: register mul_ln1118_1669_fu_4772_p2 is absorbed into DSP mul_ln1118_1669_fu_4772_p2.
DSP Report: operator mul_ln1118_1669_fu_4772_p2 is absorbed into DSP mul_ln1118_1669_fu_4772_p2.
DSP Report: Generating DSP mul_ln1118_2069_fu_5432_p2, operation Mode is: A''*(B:0x3ff0c).
DSP Report: register mul_ln1118_2069_fu_5432_p2 is absorbed into DSP mul_ln1118_2069_fu_5432_p2.
DSP Report: register mul_ln1118_2069_fu_5432_p2 is absorbed into DSP mul_ln1118_2069_fu_5432_p2.
DSP Report: operator mul_ln1118_2069_fu_5432_p2 is absorbed into DSP mul_ln1118_2069_fu_5432_p2.
DSP Report: Generating DSP mul_ln1118_2864_fu_4862_p2, operation Mode is: A''*(B:0x3feba).
DSP Report: register mul_ln1118_2864_fu_4862_p2 is absorbed into DSP mul_ln1118_2864_fu_4862_p2.
DSP Report: register mul_ln1118_2864_fu_4862_p2 is absorbed into DSP mul_ln1118_2864_fu_4862_p2.
DSP Report: operator mul_ln1118_2864_fu_4862_p2 is absorbed into DSP mul_ln1118_2864_fu_4862_p2.
DSP Report: Generating DSP mul_ln1118_2149_fu_4989_p2, operation Mode is: A''*(B:0x3ff75).
DSP Report: register mul_ln1118_2149_fu_4989_p2 is absorbed into DSP mul_ln1118_2149_fu_4989_p2.
DSP Report: register mul_ln1118_2149_fu_4989_p2 is absorbed into DSP mul_ln1118_2149_fu_4989_p2.
DSP Report: operator mul_ln1118_2149_fu_4989_p2 is absorbed into DSP mul_ln1118_2149_fu_4989_p2.
DSP Report: Generating DSP mul_ln1118_2340_fu_5635_p2, operation Mode is: A''*(B:0x3ff4d).
DSP Report: register mul_ln1118_2340_fu_5635_p2 is absorbed into DSP mul_ln1118_2340_fu_5635_p2.
DSP Report: register mul_ln1118_2340_fu_5635_p2 is absorbed into DSP mul_ln1118_2340_fu_5635_p2.
DSP Report: operator mul_ln1118_2340_fu_5635_p2 is absorbed into DSP mul_ln1118_2340_fu_5635_p2.
DSP Report: Generating DSP mul_ln1118_2019_fu_4645_p2, operation Mode is: A''*(B:0x3ff54).
DSP Report: register mul_ln1118_2019_fu_4645_p2 is absorbed into DSP mul_ln1118_2019_fu_4645_p2.
DSP Report: register mul_ln1118_2019_fu_4645_p2 is absorbed into DSP mul_ln1118_2019_fu_4645_p2.
DSP Report: operator mul_ln1118_2019_fu_4645_p2 is absorbed into DSP mul_ln1118_2019_fu_4645_p2.
DSP Report: Generating DSP mul_ln1118_2674_fu_6052_p2, operation Mode is: A''*(B:0x3ff2e).
DSP Report: register mul_ln1118_2674_fu_6052_p2 is absorbed into DSP mul_ln1118_2674_fu_6052_p2.
DSP Report: register mul_ln1118_2674_fu_6052_p2 is absorbed into DSP mul_ln1118_2674_fu_6052_p2.
DSP Report: operator mul_ln1118_2674_fu_6052_p2 is absorbed into DSP mul_ln1118_2674_fu_6052_p2.
DSP Report: Generating DSP mul_ln1118_2921_fu_6313_p2, operation Mode is: A''*(B:0x3ff56).
DSP Report: register mul_ln1118_2921_fu_6313_p2 is absorbed into DSP mul_ln1118_2921_fu_6313_p2.
DSP Report: register mul_ln1118_2921_fu_6313_p2 is absorbed into DSP mul_ln1118_2921_fu_6313_p2.
DSP Report: operator mul_ln1118_2921_fu_6313_p2 is absorbed into DSP mul_ln1118_2921_fu_6313_p2.
DSP Report: Generating DSP mul_ln1118_2510_fu_7082_p2, operation Mode is: A''*(B:0x3ff67).
DSP Report: register mul_ln1118_2510_fu_7082_p2 is absorbed into DSP mul_ln1118_2510_fu_7082_p2.
DSP Report: register mul_ln1118_2510_fu_7082_p2 is absorbed into DSP mul_ln1118_2510_fu_7082_p2.
DSP Report: operator mul_ln1118_2510_fu_7082_p2 is absorbed into DSP mul_ln1118_2510_fu_7082_p2.
DSP Report: Generating DSP mul_ln1118_1875_fu_4986_p2, operation Mode is: A''*(B:0x3ff52).
DSP Report: register mul_ln1118_1875_fu_4986_p2 is absorbed into DSP mul_ln1118_1875_fu_4986_p2.
DSP Report: register mul_ln1118_1875_fu_4986_p2 is absorbed into DSP mul_ln1118_1875_fu_4986_p2.
DSP Report: operator mul_ln1118_1875_fu_4986_p2 is absorbed into DSP mul_ln1118_1875_fu_4986_p2.
DSP Report: Generating DSP mul_ln1118_1908_fu_3751_p2, operation Mode is: A''*(B:0x3ff0e).
DSP Report: register mul_ln1118_1908_fu_3751_p2 is absorbed into DSP mul_ln1118_1908_fu_3751_p2.
DSP Report: register mul_ln1118_1908_fu_3751_p2 is absorbed into DSP mul_ln1118_1908_fu_3751_p2.
DSP Report: operator mul_ln1118_1908_fu_3751_p2 is absorbed into DSP mul_ln1118_1908_fu_3751_p2.
DSP Report: Generating DSP mul_ln1118_1694_fu_3948_p2, operation Mode is: A''*(B:0x3ff79).
DSP Report: register mul_ln1118_1694_fu_3948_p2 is absorbed into DSP mul_ln1118_1694_fu_3948_p2.
DSP Report: register mul_ln1118_1694_fu_3948_p2 is absorbed into DSP mul_ln1118_1694_fu_3948_p2.
DSP Report: operator mul_ln1118_1694_fu_3948_p2 is absorbed into DSP mul_ln1118_1694_fu_3948_p2.
DSP Report: Generating DSP mul_ln1118_2772_fu_4495_p2, operation Mode is: A''*(B:0x3fece).
DSP Report: register mul_ln1118_2772_fu_4495_p2 is absorbed into DSP mul_ln1118_2772_fu_4495_p2.
DSP Report: register mul_ln1118_2772_fu_4495_p2 is absorbed into DSP mul_ln1118_2772_fu_4495_p2.
DSP Report: operator mul_ln1118_2772_fu_4495_p2 is absorbed into DSP mul_ln1118_2772_fu_4495_p2.
DSP Report: Generating DSP mul_ln1118_2856_fu_5539_p2, operation Mode is: A''*(B:0x3fe3b).
DSP Report: register mul_ln1118_2856_fu_5539_p2 is absorbed into DSP mul_ln1118_2856_fu_5539_p2.
DSP Report: register mul_ln1118_2856_fu_5539_p2 is absorbed into DSP mul_ln1118_2856_fu_5539_p2.
DSP Report: operator mul_ln1118_2856_fu_5539_p2 is absorbed into DSP mul_ln1118_2856_fu_5539_p2.
DSP Report: Generating DSP mul_ln1118_2109_fu_7566_p2, operation Mode is: A''*(B:0x3fe35).
DSP Report: register mul_ln1118_2109_fu_7566_p2 is absorbed into DSP mul_ln1118_2109_fu_7566_p2.
DSP Report: register mul_ln1118_2109_fu_7566_p2 is absorbed into DSP mul_ln1118_2109_fu_7566_p2.
DSP Report: operator mul_ln1118_2109_fu_7566_p2 is absorbed into DSP mul_ln1118_2109_fu_7566_p2.
DSP Report: Generating DSP mul_ln1118_2603_fu_6071_p2, operation Mode is: A''*(B:0x3fed7).
DSP Report: register mul_ln1118_2603_fu_6071_p2 is absorbed into DSP mul_ln1118_2603_fu_6071_p2.
DSP Report: register mul_ln1118_2603_fu_6071_p2 is absorbed into DSP mul_ln1118_2603_fu_6071_p2.
DSP Report: operator mul_ln1118_2603_fu_6071_p2 is absorbed into DSP mul_ln1118_2603_fu_6071_p2.
DSP Report: Generating DSP mul_ln1118_2119_fu_6488_p2, operation Mode is: A''*(B:0x68).
DSP Report: register data_140_V_read_1_reg_38696628_reg is absorbed into DSP mul_ln1118_2119_fu_6488_p2.
DSP Report: register data_140_V_read_1_reg_38696628_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2119_fu_6488_p2.
DSP Report: operator mul_ln1118_2119_fu_6488_p2 is absorbed into DSP mul_ln1118_2119_fu_6488_p2.
DSP Report: Generating DSP add_ln703_3594_fu_38685926_p2, operation Mode is: PCIN+A''*(B:0x6c).
DSP Report: register data_186_V_read_1_reg_38695959_reg is absorbed into DSP add_ln703_3594_fu_38685926_p2.
DSP Report: register data_186_V_read_1_reg_38695959_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3594_fu_38685926_p2.
DSP Report: operator add_ln703_3594_fu_38685926_p2 is absorbed into DSP add_ln703_3594_fu_38685926_p2.
DSP Report: operator mul_ln1118_2866_fu_4381_p2 is absorbed into DSP add_ln703_3594_fu_38685926_p2.
DSP Report: Generating DSP mul_ln1118_1961_fu_3993_p2, operation Mode is: A''*(B:0x3ff64).
DSP Report: register mul_ln1118_1961_fu_3993_p2 is absorbed into DSP mul_ln1118_1961_fu_3993_p2.
DSP Report: register mul_ln1118_1961_fu_3993_p2 is absorbed into DSP mul_ln1118_1961_fu_3993_p2.
DSP Report: operator mul_ln1118_1961_fu_3993_p2 is absorbed into DSP mul_ln1118_1961_fu_3993_p2.
DSP Report: Generating DSP mul_ln1118_1977_fu_4761_p2, operation Mode is: A''*(B:0x3ff6e).
DSP Report: register mul_ln1118_1977_fu_4761_p2 is absorbed into DSP mul_ln1118_1977_fu_4761_p2.
DSP Report: register mul_ln1118_1977_fu_4761_p2 is absorbed into DSP mul_ln1118_1977_fu_4761_p2.
DSP Report: operator mul_ln1118_1977_fu_4761_p2 is absorbed into DSP mul_ln1118_1977_fu_4761_p2.
DSP Report: Generating DSP mul_ln1118_1813_fu_3728_p2, operation Mode is: A''*(B:0x3ff79).
DSP Report: register mul_ln1118_1813_fu_3728_p2 is absorbed into DSP mul_ln1118_1813_fu_3728_p2.
DSP Report: register mul_ln1118_1813_fu_3728_p2 is absorbed into DSP mul_ln1118_1813_fu_3728_p2.
DSP Report: operator mul_ln1118_1813_fu_3728_p2 is absorbed into DSP mul_ln1118_1813_fu_3728_p2.
DSP Report: Generating DSP mul_ln1118_1898_fu_5385_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_1898_fu_5385_p2 is absorbed into DSP mul_ln1118_1898_fu_5385_p2.
DSP Report: register mul_ln1118_1898_fu_5385_p2 is absorbed into DSP mul_ln1118_1898_fu_5385_p2.
DSP Report: operator mul_ln1118_1898_fu_5385_p2 is absorbed into DSP mul_ln1118_1898_fu_5385_p2.
DSP Report: Generating DSP mul_ln1118_1716_fu_3771_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_1716_fu_3771_p2 is absorbed into DSP mul_ln1118_1716_fu_3771_p2.
DSP Report: register mul_ln1118_1716_fu_3771_p2 is absorbed into DSP mul_ln1118_1716_fu_3771_p2.
DSP Report: operator mul_ln1118_1716_fu_3771_p2 is absorbed into DSP mul_ln1118_1716_fu_3771_p2.
DSP Report: Generating DSP mul_ln1118_1731_fu_5376_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln1118_1731_fu_5376_p2 is absorbed into DSP mul_ln1118_1731_fu_5376_p2.
DSP Report: register mul_ln1118_1731_fu_5376_p2 is absorbed into DSP mul_ln1118_1731_fu_5376_p2.
DSP Report: operator mul_ln1118_1731_fu_5376_p2 is absorbed into DSP mul_ln1118_1731_fu_5376_p2.
DSP Report: Generating DSP mul_ln1118_2254_fu_6831_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_2254_fu_6831_p2 is absorbed into DSP mul_ln1118_2254_fu_6831_p2.
DSP Report: register mul_ln1118_2254_fu_6831_p2 is absorbed into DSP mul_ln1118_2254_fu_6831_p2.
DSP Report: operator mul_ln1118_2254_fu_6831_p2 is absorbed into DSP mul_ln1118_2254_fu_6831_p2.
DSP Report: Generating DSP mul_ln1118_2190_fu_7079_p2, operation Mode is: A''*(B:0x3ffd4).
DSP Report: register mul_ln1118_2190_fu_7079_p2 is absorbed into DSP mul_ln1118_2190_fu_7079_p2.
DSP Report: register mul_ln1118_2190_fu_7079_p2 is absorbed into DSP mul_ln1118_2190_fu_7079_p2.
DSP Report: operator mul_ln1118_2190_fu_7079_p2 is absorbed into DSP mul_ln1118_2190_fu_7079_p2.
DSP Report: Generating DSP mul_ln1118_2237_fu_6523_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_2237_fu_6523_p2 is absorbed into DSP mul_ln1118_2237_fu_6523_p2.
DSP Report: register mul_ln1118_2237_fu_6523_p2 is absorbed into DSP mul_ln1118_2237_fu_6523_p2.
DSP Report: operator mul_ln1118_2237_fu_6523_p2 is absorbed into DSP mul_ln1118_2237_fu_6523_p2.
DSP Report: Generating DSP mul_ln1118_2491_fu_5504_p2, operation Mode is: A''*(B:0x3ffca).
DSP Report: register mul_ln1118_2491_fu_5504_p2 is absorbed into DSP mul_ln1118_2491_fu_5504_p2.
DSP Report: register mul_ln1118_2491_fu_5504_p2 is absorbed into DSP mul_ln1118_2491_fu_5504_p2.
DSP Report: operator mul_ln1118_2491_fu_5504_p2 is absorbed into DSP mul_ln1118_2491_fu_5504_p2.
DSP Report: Generating DSP mul_ln1118_2031_fu_3780_p2, operation Mode is: A''*(B:0x3ffc5).
DSP Report: register mul_ln1118_2031_fu_3780_p2 is absorbed into DSP mul_ln1118_2031_fu_3780_p2.
DSP Report: register mul_ln1118_2031_fu_3780_p2 is absorbed into DSP mul_ln1118_2031_fu_3780_p2.
DSP Report: operator mul_ln1118_2031_fu_3780_p2 is absorbed into DSP mul_ln1118_2031_fu_3780_p2.
DSP Report: Generating DSP mul_ln1118_2197_fu_6376_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_2197_fu_6376_p2 is absorbed into DSP mul_ln1118_2197_fu_6376_p2.
DSP Report: register mul_ln1118_2197_fu_6376_p2 is absorbed into DSP mul_ln1118_2197_fu_6376_p2.
DSP Report: operator mul_ln1118_2197_fu_6376_p2 is absorbed into DSP mul_ln1118_2197_fu_6376_p2.
DSP Report: Generating DSP mul_ln1118_2070_fu_4219_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_2070_fu_4219_p2 is absorbed into DSP mul_ln1118_2070_fu_4219_p2.
DSP Report: register mul_ln1118_2070_fu_4219_p2 is absorbed into DSP mul_ln1118_2070_fu_4219_p2.
DSP Report: operator mul_ln1118_2070_fu_4219_p2 is absorbed into DSP mul_ln1118_2070_fu_4219_p2.
DSP Report: Generating DSP mul_ln1118_2100_fu_7557_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_2100_fu_7557_p2 is absorbed into DSP mul_ln1118_2100_fu_7557_p2.
DSP Report: register mul_ln1118_2100_fu_7557_p2 is absorbed into DSP mul_ln1118_2100_fu_7557_p2.
DSP Report: operator mul_ln1118_2100_fu_7557_p2 is absorbed into DSP mul_ln1118_2100_fu_7557_p2.
DSP Report: Generating DSP mul_ln1118_1894_fu_6602_p2, operation Mode is: A''*(B:0x3ffa4).
DSP Report: register mul_ln1118_1894_fu_6602_p2 is absorbed into DSP mul_ln1118_1894_fu_6602_p2.
DSP Report: register mul_ln1118_1894_fu_6602_p2 is absorbed into DSP mul_ln1118_1894_fu_6602_p2.
DSP Report: operator mul_ln1118_1894_fu_6602_p2 is absorbed into DSP mul_ln1118_1894_fu_6602_p2.
DSP Report: Generating DSP mul_ln1118_1848_fu_4935_p2, operation Mode is: A''*(B:0x3ffab).
DSP Report: register mul_ln1118_1848_fu_4935_p2 is absorbed into DSP mul_ln1118_1848_fu_4935_p2.
DSP Report: register mul_ln1118_1848_fu_4935_p2 is absorbed into DSP mul_ln1118_1848_fu_4935_p2.
DSP Report: operator mul_ln1118_1848_fu_4935_p2 is absorbed into DSP mul_ln1118_1848_fu_4935_p2.
DSP Report: Generating DSP mul_ln1118_1714_fu_5654_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register mul_ln1118_1714_fu_5654_p2 is absorbed into DSP mul_ln1118_1714_fu_5654_p2.
DSP Report: register mul_ln1118_1714_fu_5654_p2 is absorbed into DSP mul_ln1118_1714_fu_5654_p2.
DSP Report: operator mul_ln1118_1714_fu_5654_p2 is absorbed into DSP mul_ln1118_1714_fu_5654_p2.
DSP Report: Generating DSP mul_ln1118_1804_fu_4138_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_1804_fu_4138_p2 is absorbed into DSP mul_ln1118_1804_fu_4138_p2.
DSP Report: register mul_ln1118_1804_fu_4138_p2 is absorbed into DSP mul_ln1118_1804_fu_4138_p2.
DSP Report: operator mul_ln1118_1804_fu_4138_p2 is absorbed into DSP mul_ln1118_1804_fu_4138_p2.
DSP Report: Generating DSP mul_ln1118_2500_fu_5637_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_2500_fu_5637_p2 is absorbed into DSP mul_ln1118_2500_fu_5637_p2.
DSP Report: register mul_ln1118_2500_fu_5637_p2 is absorbed into DSP mul_ln1118_2500_fu_5637_p2.
DSP Report: operator mul_ln1118_2500_fu_5637_p2 is absorbed into DSP mul_ln1118_2500_fu_5637_p2.
DSP Report: Generating DSP mul_ln1118_2222_fu_6529_p2, operation Mode is: A''*(B:0x3ffab).
DSP Report: register mul_ln1118_2222_fu_6529_p2 is absorbed into DSP mul_ln1118_2222_fu_6529_p2.
DSP Report: register mul_ln1118_2222_fu_6529_p2 is absorbed into DSP mul_ln1118_2222_fu_6529_p2.
DSP Report: operator mul_ln1118_2222_fu_6529_p2 is absorbed into DSP mul_ln1118_2222_fu_6529_p2.
DSP Report: Generating DSP mul_ln1118_2271_fu_6968_p2, operation Mode is: A''*(B:0x3ff96).
DSP Report: register mul_ln1118_2271_fu_6968_p2 is absorbed into DSP mul_ln1118_2271_fu_6968_p2.
DSP Report: register mul_ln1118_2271_fu_6968_p2 is absorbed into DSP mul_ln1118_2271_fu_6968_p2.
DSP Report: operator mul_ln1118_2271_fu_6968_p2 is absorbed into DSP mul_ln1118_2271_fu_6968_p2.
DSP Report: Generating DSP add_ln703_2908_reg_38703138_reg, operation Mode is: C+A''*(B:0xc6).
DSP Report: register data_119_V_read_1_reg_38696932_reg is absorbed into DSP add_ln703_2908_reg_38703138_reg.
DSP Report: register data_119_V_read_1_reg_38696932_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2908_reg_38703138_reg.
DSP Report: register add_ln703_2908_reg_38703138_reg is absorbed into DSP add_ln703_2908_reg_38703138_reg.
DSP Report: operator add_ln703_2908_fu_38681742_p2 is absorbed into DSP add_ln703_2908_reg_38703138_reg.
DSP Report: operator mul_ln1118_1798_fu_7563_p2 is absorbed into DSP add_ln703_2908_reg_38703138_reg.
DSP Report: Generating DSP mul_ln1118_1702_fu_4590_p2, operation Mode is: A''*(B:0x3ff1e).
DSP Report: register mul_ln1118_1702_fu_4590_p2 is absorbed into DSP mul_ln1118_1702_fu_4590_p2.
DSP Report: register mul_ln1118_1702_fu_4590_p2 is absorbed into DSP mul_ln1118_1702_fu_4590_p2.
DSP Report: operator mul_ln1118_1702_fu_4590_p2 is absorbed into DSP mul_ln1118_1702_fu_4590_p2.
DSP Report: Generating DSP mul_ln1118_1718_fu_6708_p2, operation Mode is: A''*(B:0x3ff4f).
DSP Report: register mul_ln1118_1718_fu_6708_p2 is absorbed into DSP mul_ln1118_1718_fu_6708_p2.
DSP Report: register mul_ln1118_1718_fu_6708_p2 is absorbed into DSP mul_ln1118_1718_fu_6708_p2.
DSP Report: operator mul_ln1118_1718_fu_6708_p2 is absorbed into DSP mul_ln1118_1718_fu_6708_p2.
DSP Report: Generating DSP mul_ln1118_1955_fu_4391_p2, operation Mode is: A''*(B:0x3ff30).
DSP Report: register mul_ln1118_1955_fu_4391_p2 is absorbed into DSP mul_ln1118_1955_fu_4391_p2.
DSP Report: register mul_ln1118_1955_fu_4391_p2 is absorbed into DSP mul_ln1118_1955_fu_4391_p2.
DSP Report: operator mul_ln1118_1955_fu_4391_p2 is absorbed into DSP mul_ln1118_1955_fu_4391_p2.
DSP Report: Generating DSP mul_ln1118_2026_fu_7195_p2, operation Mode is: A''*(B:0x3ff0e).
DSP Report: register mul_ln1118_2026_fu_7195_p2 is absorbed into DSP mul_ln1118_2026_fu_7195_p2.
DSP Report: register mul_ln1118_2026_fu_7195_p2 is absorbed into DSP mul_ln1118_2026_fu_7195_p2.
DSP Report: operator mul_ln1118_2026_fu_7195_p2 is absorbed into DSP mul_ln1118_2026_fu_7195_p2.
DSP Report: Generating DSP add_ln703_1816_fu_38674881_p2, operation Mode is: C'+(A''*(B:0x9e))'.
DSP Report: register data_77_V_read_int_reg_reg is absorbed into DSP add_ln703_1816_fu_38674881_p2.
DSP Report: register data_77_V_read_1_reg_38697539_reg is absorbed into DSP add_ln703_1816_fu_38674881_p2.
DSP Report: register add_ln703_1816_fu_38674881_p2 is absorbed into DSP add_ln703_1816_fu_38674881_p2.
DSP Report: register mul_ln1118_1169_reg_2324546_reg is absorbed into DSP add_ln703_1816_fu_38674881_p2.
DSP Report: operator add_ln703_1816_fu_38674881_p2 is absorbed into DSP add_ln703_1816_fu_38674881_p2.
DSP Report: operator mul_ln1118_1169_fu_4301_p2 is absorbed into DSP add_ln703_1816_fu_38674881_p2.
DSP Report: Generating DSP mul_ln1118_2192_fu_6371_p2, operation Mode is: A''*(B:0x3ff68).
DSP Report: register mul_ln1118_2192_fu_6371_p2 is absorbed into DSP mul_ln1118_2192_fu_6371_p2.
DSP Report: register mul_ln1118_2192_fu_6371_p2 is absorbed into DSP mul_ln1118_2192_fu_6371_p2.
DSP Report: operator mul_ln1118_2192_fu_6371_p2 is absorbed into DSP mul_ln1118_2192_fu_6371_p2.
DSP Report: Generating DSP mul_ln1118_2158_fu_7221_p2, operation Mode is: A''*(B:0x3ff1a).
DSP Report: register mul_ln1118_2158_fu_7221_p2 is absorbed into DSP mul_ln1118_2158_fu_7221_p2.
DSP Report: register mul_ln1118_2158_fu_7221_p2 is absorbed into DSP mul_ln1118_2158_fu_7221_p2.
DSP Report: operator mul_ln1118_2158_fu_7221_p2 is absorbed into DSP mul_ln1118_2158_fu_7221_p2.
DSP Report: Generating DSP mul_ln1118_2174_fu_6936_p2, operation Mode is: A''*(B:0x3ff5f).
DSP Report: register mul_ln1118_2174_fu_6936_p2 is absorbed into DSP mul_ln1118_2174_fu_6936_p2.
DSP Report: register mul_ln1118_2174_fu_6936_p2 is absorbed into DSP mul_ln1118_2174_fu_6936_p2.
DSP Report: operator mul_ln1118_2174_fu_6936_p2 is absorbed into DSP mul_ln1118_2174_fu_6936_p2.
DSP Report: Generating DSP mul_ln1118_1796_fu_5621_p2, operation Mode is: A''*(B:0x3ff74).
DSP Report: register mul_ln1118_1796_fu_5621_p2 is absorbed into DSP mul_ln1118_1796_fu_5621_p2.
DSP Report: register mul_ln1118_1796_fu_5621_p2 is absorbed into DSP mul_ln1118_1796_fu_5621_p2.
DSP Report: operator mul_ln1118_1796_fu_5621_p2 is absorbed into DSP mul_ln1118_1796_fu_5621_p2.
DSP Report: Generating DSP mul_ln1118_1807_fu_5768_p2, operation Mode is: A''*(B:0x3ff0a).
DSP Report: register mul_ln1118_1807_fu_5768_p2 is absorbed into DSP mul_ln1118_1807_fu_5768_p2.
DSP Report: register mul_ln1118_1807_fu_5768_p2 is absorbed into DSP mul_ln1118_1807_fu_5768_p2.
DSP Report: operator mul_ln1118_1807_fu_5768_p2 is absorbed into DSP mul_ln1118_1807_fu_5768_p2.
DSP Report: Generating DSP mul_ln1118_2187_fu_6952_p2, operation Mode is: A''*(B:0x3ff93).
DSP Report: register mul_ln1118_2187_fu_6952_p2 is absorbed into DSP mul_ln1118_2187_fu_6952_p2.
DSP Report: register mul_ln1118_2187_fu_6952_p2 is absorbed into DSP mul_ln1118_2187_fu_6952_p2.
DSP Report: operator mul_ln1118_2187_fu_6952_p2 is absorbed into DSP mul_ln1118_2187_fu_6952_p2.
DSP Report: Generating DSP mul_ln1118_2220_fu_6357_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_2220_fu_6357_p2 is absorbed into DSP mul_ln1118_2220_fu_6357_p2.
DSP Report: register mul_ln1118_2220_fu_6357_p2 is absorbed into DSP mul_ln1118_2220_fu_6357_p2.
DSP Report: operator mul_ln1118_2220_fu_6357_p2 is absorbed into DSP mul_ln1118_2220_fu_6357_p2.
DSP Report: Generating DSP mul_ln1118_2054_fu_3910_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_2054_fu_3910_p2 is absorbed into DSP mul_ln1118_2054_fu_3910_p2.
DSP Report: register mul_ln1118_2054_fu_3910_p2 is absorbed into DSP mul_ln1118_2054_fu_3910_p2.
DSP Report: operator mul_ln1118_2054_fu_3910_p2 is absorbed into DSP mul_ln1118_2054_fu_3910_p2.
DSP Report: Generating DSP mul_ln1118_2170_fu_4128_p2, operation Mode is: A''*(B:0x3ff8f).
DSP Report: register mul_ln1118_2170_fu_4128_p2 is absorbed into DSP mul_ln1118_2170_fu_4128_p2.
DSP Report: register mul_ln1118_2170_fu_4128_p2 is absorbed into DSP mul_ln1118_2170_fu_4128_p2.
DSP Report: operator mul_ln1118_2170_fu_4128_p2 is absorbed into DSP mul_ln1118_2170_fu_4128_p2.
DSP Report: Generating DSP mul_ln1118_2355_fu_5761_p2, operation Mode is: A''*(B:0xb).
DSP Report: register data_155_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2355_fu_5761_p2.
DSP Report: register data_155_V_read_1_reg_38696410_reg is absorbed into DSP mul_ln1118_2355_fu_5761_p2.
DSP Report: operator mul_ln1118_2355_fu_5761_p2 is absorbed into DSP mul_ln1118_2355_fu_5761_p2.
DSP Report: Generating DSP add_ln703_2104_reg_38700828_reg, operation Mode is: C+A''*(B:0x3ffe9).
DSP Report: register add_ln703_2104_reg_38700828_reg is absorbed into DSP add_ln703_2104_reg_38700828_reg.
DSP Report: register add_ln703_2104_reg_38700828_reg is absorbed into DSP add_ln703_2104_reg_38700828_reg.
DSP Report: register add_ln703_2104_reg_38700828_reg is absorbed into DSP add_ln703_2104_reg_38700828_reg.
DSP Report: operator add_ln703_2104_fu_38643348_p2 is absorbed into DSP add_ln703_2104_reg_38700828_reg.
DSP Report: operator mul_ln1118_2047_fu_6493_p2 is absorbed into DSP add_ln703_2104_reg_38700828_reg.
DSP Report: Generating DSP mul_ln1118_2033_fu_5748_p2, operation Mode is: A''*(B:0x3ffe7).
DSP Report: register mul_ln1118_2033_fu_5748_p2 is absorbed into DSP mul_ln1118_2033_fu_5748_p2.
DSP Report: register mul_ln1118_2033_fu_5748_p2 is absorbed into DSP mul_ln1118_2033_fu_5748_p2.
DSP Report: operator mul_ln1118_2033_fu_5748_p2 is absorbed into DSP mul_ln1118_2033_fu_5748_p2.
DSP Report: Generating DSP mul_ln1118_2419_fu_3777_p2, operation Mode is: A''*(B:0x3ffcd).
DSP Report: register mul_ln1118_2419_fu_3777_p2 is absorbed into DSP mul_ln1118_2419_fu_3777_p2.
DSP Report: register mul_ln1118_2419_fu_3777_p2 is absorbed into DSP mul_ln1118_2419_fu_3777_p2.
DSP Report: operator mul_ln1118_2419_fu_3777_p2 is absorbed into DSP mul_ln1118_2419_fu_3777_p2.
DSP Report: Generating DSP mul_ln1118_2571_fu_5951_p2, operation Mode is: A''*(B:0x3fcca).
DSP Report: register mul_ln1118_2571_fu_5951_p2 is absorbed into DSP mul_ln1118_2571_fu_5951_p2.
DSP Report: register mul_ln1118_2571_fu_5951_p2 is absorbed into DSP mul_ln1118_2571_fu_5951_p2.
DSP Report: operator mul_ln1118_2571_fu_5951_p2 is absorbed into DSP mul_ln1118_2571_fu_5951_p2.
DSP Report: Generating DSP mul_ln1118_2756_fu_4460_p2, operation Mode is: A''*(B:0x3fd14).
DSP Report: register mul_ln1118_2756_fu_4460_p2 is absorbed into DSP mul_ln1118_2756_fu_4460_p2.
DSP Report: register mul_ln1118_2756_fu_4460_p2 is absorbed into DSP mul_ln1118_2756_fu_4460_p2.
DSP Report: operator mul_ln1118_2756_fu_4460_p2 is absorbed into DSP mul_ln1118_2756_fu_4460_p2.
DSP Report: Generating DSP mul_ln1118_1663_fu_4766_p2, operation Mode is: A''*(B:0x3fed4).
DSP Report: register mul_ln1118_1663_fu_4766_p2 is absorbed into DSP mul_ln1118_1663_fu_4766_p2.
DSP Report: register mul_ln1118_1663_fu_4766_p2 is absorbed into DSP mul_ln1118_1663_fu_4766_p2.
DSP Report: operator mul_ln1118_1663_fu_4766_p2 is absorbed into DSP mul_ln1118_1663_fu_4766_p2.
DSP Report: Generating DSP mul_ln1118_1258_fu_3812_p2, operation Mode is: A''*(B:0x3fee6).
DSP Report: register mul_ln1118_1258_fu_3812_p2 is absorbed into DSP mul_ln1118_1258_fu_3812_p2.
DSP Report: register mul_ln1118_1258_fu_3812_p2 is absorbed into DSP mul_ln1118_1258_fu_3812_p2.
DSP Report: operator mul_ln1118_1258_fu_3812_p2 is absorbed into DSP mul_ln1118_1258_fu_3812_p2.
DSP Report: Generating DSP mul_ln1118_1471_fu_4541_p2, operation Mode is: A''*(B:0x3feb0).
DSP Report: register mul_ln1118_1471_fu_4541_p2 is absorbed into DSP mul_ln1118_1471_fu_4541_p2.
DSP Report: register mul_ln1118_1471_fu_4541_p2 is absorbed into DSP mul_ln1118_1471_fu_4541_p2.
DSP Report: operator mul_ln1118_1471_fu_4541_p2 is absorbed into DSP mul_ln1118_1471_fu_4541_p2.
DSP Report: Generating DSP mul_ln1118_2523_fu_3950_p2, operation Mode is: A''*(B:0x3fdef).
DSP Report: register mul_ln1118_2523_fu_3950_p2 is absorbed into DSP mul_ln1118_2523_fu_3950_p2.
DSP Report: register mul_ln1118_2523_fu_3950_p2 is absorbed into DSP mul_ln1118_2523_fu_3950_p2.
DSP Report: operator mul_ln1118_2523_fu_3950_p2 is absorbed into DSP mul_ln1118_2523_fu_3950_p2.
DSP Report: Generating DSP mul_ln1118_2940_fu_4252_p2, operation Mode is: A''*(B:0x9d).
DSP Report: register data_191_V_read_1_reg_38695890_reg is absorbed into DSP mul_ln1118_2940_fu_4252_p2.
DSP Report: register data_191_V_read_1_reg_38695890_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2940_fu_4252_p2.
DSP Report: operator mul_ln1118_2940_fu_4252_p2 is absorbed into DSP mul_ln1118_2940_fu_4252_p2.
DSP Report: Generating DSP mul_ln1118_1650_fu_5872_p2, operation Mode is: A''*(B:0x3ff85).
DSP Report: register mul_ln1118_1650_fu_5872_p2 is absorbed into DSP mul_ln1118_1650_fu_5872_p2.
DSP Report: register mul_ln1118_1650_fu_5872_p2 is absorbed into DSP mul_ln1118_1650_fu_5872_p2.
DSP Report: operator mul_ln1118_1650_fu_5872_p2 is absorbed into DSP mul_ln1118_1650_fu_5872_p2.
DSP Report: Generating DSP mul_ln1118_1697_fu_4281_p2, operation Mode is: A''*(B:0x3ff83).
DSP Report: register mul_ln1118_1697_fu_4281_p2 is absorbed into DSP mul_ln1118_1697_fu_4281_p2.
DSP Report: register mul_ln1118_1697_fu_4281_p2 is absorbed into DSP mul_ln1118_1697_fu_4281_p2.
DSP Report: operator mul_ln1118_1697_fu_4281_p2 is absorbed into DSP mul_ln1118_1697_fu_4281_p2.
DSP Report: Generating DSP add_ln703_3244_reg_38703528_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_3244_reg_38703528_reg is absorbed into DSP add_ln703_3244_reg_38703528_reg.
DSP Report: operator add_ln703_3244_fu_38683795_p2 is absorbed into DSP add_ln703_3244_reg_38703528_reg.
DSP Report: Generating DSP mul_ln1118_2465_fu_6486_p2, operation Mode is: A''*(B:0x19).
DSP Report: register data_162_V_read_1_reg_38696304_reg is absorbed into DSP mul_ln1118_2465_fu_6486_p2.
DSP Report: register data_162_V_read_1_reg_38696304_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2465_fu_6486_p2.
DSP Report: operator mul_ln1118_2465_fu_6486_p2 is absorbed into DSP mul_ln1118_2465_fu_6486_p2.
DSP Report: Generating DSP add_ln703_3394_fu_38684727_p2, operation Mode is: PCIN+A''*(B:0x1b).
DSP Report: register data_171_V_read_1_reg_38696167_reg is absorbed into DSP add_ln703_3394_fu_38684727_p2.
DSP Report: register data_171_V_read_1_reg_38696167_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3394_fu_38684727_p2.
DSP Report: operator add_ln703_3394_fu_38684727_p2 is absorbed into DSP add_ln703_3394_fu_38684727_p2.
DSP Report: operator mul_ln1118_2611_fu_4089_p2 is absorbed into DSP add_ln703_3394_fu_38684727_p2.
DSP Report: Generating DSP mul_ln1118_2344_fu_5639_p2, operation Mode is: A''*(B:0x1d).
DSP Report: register data_154_V_read_1_reg_38696426_reg is absorbed into DSP mul_ln1118_2344_fu_5639_p2.
DSP Report: register data_154_V_read_1_reg_38696426_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2344_fu_5639_p2.
DSP Report: operator mul_ln1118_2344_fu_5639_p2 is absorbed into DSP mul_ln1118_2344_fu_5639_p2.
DSP Report: Generating DSP add_ln703_3392_fu_38684707_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3392_fu_38684707_p2 is absorbed into DSP add_ln703_3392_fu_38684707_p2.
DSP Report: register add_ln703_3392_fu_38684707_p2 is absorbed into DSP add_ln703_3392_fu_38684707_p2.
DSP Report: register add_ln703_3392_fu_38684707_p2 is absorbed into DSP add_ln703_3392_fu_38684707_p2.
DSP Report: register add_ln703_3392_fu_38684707_p2 is absorbed into DSP add_ln703_3392_fu_38684707_p2.
DSP Report: register add_ln703_3392_fu_38684707_p2 is absorbed into DSP add_ln703_3392_fu_38684707_p2.
DSP Report: operator add_ln703_3392_fu_38684707_p2 is absorbed into DSP add_ln703_3392_fu_38684707_p2.
DSP Report: Generating DSP mul_ln1118_2127_fu_4534_p2, operation Mode is: A''*(B:0x3fd0f).
DSP Report: register mul_ln1118_2127_fu_4534_p2 is absorbed into DSP mul_ln1118_2127_fu_4534_p2.
DSP Report: register mul_ln1118_2127_fu_4534_p2 is absorbed into DSP mul_ln1118_2127_fu_4534_p2.
DSP Report: operator mul_ln1118_2127_fu_4534_p2 is absorbed into DSP mul_ln1118_2127_fu_4534_p2.
DSP Report: Generating DSP mul_ln1118_2570_fu_7170_p2, operation Mode is: A''*(B:0x3f7cf).
DSP Report: register mul_ln1118_2570_fu_7170_p2 is absorbed into DSP mul_ln1118_2570_fu_7170_p2.
DSP Report: register mul_ln1118_2570_fu_7170_p2 is absorbed into DSP mul_ln1118_2570_fu_7170_p2.
DSP Report: operator mul_ln1118_2570_fu_7170_p2 is absorbed into DSP mul_ln1118_2570_fu_7170_p2.
DSP Report: Generating DSP mul_ln1118_2987_fu_5799_p2, operation Mode is: A''*(B:0x3fd32).
DSP Report: register mul_ln1118_2987_fu_5799_p2 is absorbed into DSP mul_ln1118_2987_fu_5799_p2.
DSP Report: register mul_ln1118_2987_fu_5799_p2 is absorbed into DSP mul_ln1118_2987_fu_5799_p2.
DSP Report: operator mul_ln1118_2987_fu_5799_p2 is absorbed into DSP mul_ln1118_2987_fu_5799_p2.
DSP Report: Generating DSP mul_ln1118_2579_fu_3975_p2, operation Mode is: A''*(B:0x252).
DSP Report: register data_169_V_read_1_reg_38696195_reg is absorbed into DSP mul_ln1118_2579_fu_3975_p2.
DSP Report: register data_169_V_read_1_reg_38696195_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2579_fu_3975_p2.
DSP Report: operator mul_ln1118_2579_fu_3975_p2 is absorbed into DSP mul_ln1118_2579_fu_3975_p2.
DSP Report: Generating DSP add_ln703_3415_fu_38684819_p2, operation Mode is: PCIN+A''*(B:0x246).
DSP Report: register data_180_V_read_1_reg_38696046_reg is absorbed into DSP add_ln703_3415_fu_38684819_p2.
DSP Report: register data_180_V_read_1_reg_38696046_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3415_fu_38684819_p2.
DSP Report: operator add_ln703_3415_fu_38684819_p2 is absorbed into DSP add_ln703_3415_fu_38684819_p2.
DSP Report: operator mul_ln1118_2764_fu_6507_p2 is absorbed into DSP add_ln703_3415_fu_38684819_p2.
DSP Report: Generating DSP mul_ln1118_3003_fu_6677_p2, operation Mode is: A''*(B:0x3fdbe).
DSP Report: register mul_ln1118_3003_fu_6677_p2 is absorbed into DSP mul_ln1118_3003_fu_6677_p2.
DSP Report: register mul_ln1118_3003_fu_6677_p2 is absorbed into DSP mul_ln1118_3003_fu_6677_p2.
DSP Report: operator mul_ln1118_3003_fu_6677_p2 is absorbed into DSP mul_ln1118_3003_fu_6677_p2.
DSP Report: Generating DSP mul_ln1118_2550_fu_6315_p2, operation Mode is: A''*(B:0xbd).
DSP Report: register data_168_V_read_1_reg_38696211_reg is absorbed into DSP mul_ln1118_2550_fu_6315_p2.
DSP Report: register data_168_V_read_1_reg_38696211_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2550_fu_6315_p2.
DSP Report: operator mul_ln1118_2550_fu_6315_p2 is absorbed into DSP mul_ln1118_2550_fu_6315_p2.
DSP Report: Generating DSP add_ln703_2574_fu_38679630_p2, operation Mode is: PCIN+A''*(B:0xb4).
DSP Report: register data_146_V_read_1_reg_38696548_reg is absorbed into DSP add_ln703_2574_fu_38679630_p2.
DSP Report: register data_146_V_read_1_reg_38696548_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2574_fu_38679630_p2.
DSP Report: operator add_ln703_2574_fu_38679630_p2 is absorbed into DSP add_ln703_2574_fu_38679630_p2.
DSP Report: operator mul_ln1118_2208_fu_4648_p2 is absorbed into DSP add_ln703_2574_fu_38679630_p2.
DSP Report: Generating DSP mul_ln1118_2932_fu_7273_p2, operation Mode is: A''*(B:0x3ff11).
DSP Report: register mul_ln1118_2932_fu_7273_p2 is absorbed into DSP mul_ln1118_2932_fu_7273_p2.
DSP Report: register mul_ln1118_2932_fu_7273_p2 is absorbed into DSP mul_ln1118_2932_fu_7273_p2.
DSP Report: operator mul_ln1118_2932_fu_7273_p2 is absorbed into DSP mul_ln1118_2932_fu_7273_p2.
DSP Report: Generating DSP mul_ln1118_2901_fu_7199_p2, operation Mode is: A''*(B:0x3ff6a).
DSP Report: register mul_ln1118_2901_fu_7199_p2 is absorbed into DSP mul_ln1118_2901_fu_7199_p2.
DSP Report: register mul_ln1118_2901_fu_7199_p2 is absorbed into DSP mul_ln1118_2901_fu_7199_p2.
DSP Report: operator mul_ln1118_2901_fu_7199_p2 is absorbed into DSP mul_ln1118_2901_fu_7199_p2.
DSP Report: Generating DSP mul_ln1118_2916_fu_4532_p2, operation Mode is: A''*(B:0x3ff2a).
DSP Report: register mul_ln1118_2916_fu_4532_p2 is absorbed into DSP mul_ln1118_2916_fu_4532_p2.
DSP Report: register mul_ln1118_2916_fu_4532_p2 is absorbed into DSP mul_ln1118_2916_fu_4532_p2.
DSP Report: operator mul_ln1118_2916_fu_4532_p2 is absorbed into DSP mul_ln1118_2916_fu_4532_p2.
DSP Report: Generating DSP mul_ln1118_2752_fu_5395_p2, operation Mode is: A''*(B:0x3ff19).
DSP Report: register mul_ln1118_2752_fu_5395_p2 is absorbed into DSP mul_ln1118_2752_fu_5395_p2.
DSP Report: register mul_ln1118_2752_fu_5395_p2 is absorbed into DSP mul_ln1118_2752_fu_5395_p2.
DSP Report: operator mul_ln1118_2752_fu_5395_p2 is absorbed into DSP mul_ln1118_2752_fu_5395_p2.
DSP Report: Generating DSP mul_ln1118_2870_fu_6833_p2, operation Mode is: A''*(B:0x3ff3f).
DSP Report: register mul_ln1118_2870_fu_6833_p2 is absorbed into DSP mul_ln1118_2870_fu_6833_p2.
DSP Report: register mul_ln1118_2870_fu_6833_p2 is absorbed into DSP mul_ln1118_2870_fu_6833_p2.
DSP Report: operator mul_ln1118_2870_fu_6833_p2 is absorbed into DSP mul_ln1118_2870_fu_6833_p2.
DSP Report: Generating DSP mul_ln1118_2442_fu_5783_p2, operation Mode is: A''*(B:0x3ff2b).
DSP Report: register mul_ln1118_2442_fu_5783_p2 is absorbed into DSP mul_ln1118_2442_fu_5783_p2.
DSP Report: register mul_ln1118_2442_fu_5783_p2 is absorbed into DSP mul_ln1118_2442_fu_5783_p2.
DSP Report: operator mul_ln1118_2442_fu_5783_p2 is absorbed into DSP mul_ln1118_2442_fu_5783_p2.
DSP Report: Generating DSP mul_ln1118_2503_fu_6577_p2, operation Mode is: A''*(B:0x3ff56).
DSP Report: register mul_ln1118_2503_fu_6577_p2 is absorbed into DSP mul_ln1118_2503_fu_6577_p2.
DSP Report: register mul_ln1118_2503_fu_6577_p2 is absorbed into DSP mul_ln1118_2503_fu_6577_p2.
DSP Report: operator mul_ln1118_2503_fu_6577_p2 is absorbed into DSP mul_ln1118_2503_fu_6577_p2.
DSP Report: Generating DSP mul_ln1118_2567_fu_3893_p2, operation Mode is: A''*(B:0x3ff72).
DSP Report: register mul_ln1118_2567_fu_3893_p2 is absorbed into DSP mul_ln1118_2567_fu_3893_p2.
DSP Report: register mul_ln1118_2567_fu_3893_p2 is absorbed into DSP mul_ln1118_2567_fu_3893_p2.
DSP Report: operator mul_ln1118_2567_fu_3893_p2 is absorbed into DSP mul_ln1118_2567_fu_3893_p2.
DSP Report: Generating DSP mul_ln1118_2815_fu_3879_p2, operation Mode is: A''*(B:0x3fe75).
DSP Report: register mul_ln1118_2815_fu_3879_p2 is absorbed into DSP mul_ln1118_2815_fu_3879_p2.
DSP Report: register mul_ln1118_2815_fu_3879_p2 is absorbed into DSP mul_ln1118_2815_fu_3879_p2.
DSP Report: operator mul_ln1118_2815_fu_3879_p2 is absorbed into DSP mul_ln1118_2815_fu_3879_p2.
DSP Report: Generating DSP mul_ln1118_2954_fu_5327_p2, operation Mode is: A''*(B:0x3fed2).
DSP Report: register mul_ln1118_2954_fu_5327_p2 is absorbed into DSP mul_ln1118_2954_fu_5327_p2.
DSP Report: register mul_ln1118_2954_fu_5327_p2 is absorbed into DSP mul_ln1118_2954_fu_5327_p2.
DSP Report: operator mul_ln1118_2954_fu_5327_p2 is absorbed into DSP mul_ln1118_2954_fu_5327_p2.
DSP Report: Generating DSP mul_ln1118_2561_fu_3887_p2, operation Mode is: A''*(B:0x3feae).
DSP Report: register mul_ln1118_2561_fu_3887_p2 is absorbed into DSP mul_ln1118_2561_fu_3887_p2.
DSP Report: register mul_ln1118_2561_fu_3887_p2 is absorbed into DSP mul_ln1118_2561_fu_3887_p2.
DSP Report: operator mul_ln1118_2561_fu_3887_p2 is absorbed into DSP mul_ln1118_2561_fu_3887_p2.
DSP Report: Generating DSP mul_ln1118_2796_fu_5822_p2, operation Mode is: A''*(B:0x3fe89).
DSP Report: register mul_ln1118_2796_fu_5822_p2 is absorbed into DSP mul_ln1118_2796_fu_5822_p2.
DSP Report: register mul_ln1118_2796_fu_5822_p2 is absorbed into DSP mul_ln1118_2796_fu_5822_p2.
DSP Report: operator mul_ln1118_2796_fu_5822_p2 is absorbed into DSP mul_ln1118_2796_fu_5822_p2.
DSP Report: Generating DSP mul_ln1118_2593_fu_5177_p2, operation Mode is: A''*(B:0x153).
DSP Report: register data_170_V_read_1_reg_38696181_reg is absorbed into DSP mul_ln1118_2593_fu_5177_p2.
DSP Report: register data_170_V_read_1_reg_38696181_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2593_fu_5177_p2.
DSP Report: operator mul_ln1118_2593_fu_5177_p2 is absorbed into DSP mul_ln1118_2593_fu_5177_p2.
DSP Report: Generating DSP add_ln703_3420_fu_38684851_p2, operation Mode is: PCIN+A''*(B:0x1c6).
DSP Report: register data_141_V_read_1_reg_38696617_reg is absorbed into DSP add_ln703_3420_fu_38684851_p2.
DSP Report: register data_141_V_read_1_reg_38696617_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3420_fu_38684851_p2.
DSP Report: operator add_ln703_3420_fu_38684851_p2 is absorbed into DSP add_ln703_3420_fu_38684851_p2.
DSP Report: operator mul_ln1118_2137_fu_3925_p2 is absorbed into DSP add_ln703_3420_fu_38684851_p2.
DSP Report: Generating DSP mul_ln1118_2719_fu_5902_p2, operation Mode is: A''*(B:0x1ae).
DSP Report: register data_178_V_read_1_reg_38696072_reg is absorbed into DSP mul_ln1118_2719_fu_5902_p2.
DSP Report: register data_178_V_read_1_reg_38696072_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2719_fu_5902_p2.
DSP Report: operator mul_ln1118_2719_fu_5902_p2 is absorbed into DSP mul_ln1118_2719_fu_5902_p2.
DSP Report: Generating DSP mul_ln1118_1920_fu_6206_p2, operation Mode is: A''*(B:0x3ff6e).
DSP Report: register mul_ln1118_1920_fu_6206_p2 is absorbed into DSP mul_ln1118_1920_fu_6206_p2.
DSP Report: register mul_ln1118_1920_fu_6206_p2 is absorbed into DSP mul_ln1118_1920_fu_6206_p2.
DSP Report: operator mul_ln1118_1920_fu_6206_p2 is absorbed into DSP mul_ln1118_1920_fu_6206_p2.
DSP Report: Generating DSP mul_ln1118_2854_fu_3995_p2, operation Mode is: A''*(B:0x3ff0a).
DSP Report: register mul_ln1118_2854_fu_3995_p2 is absorbed into DSP mul_ln1118_2854_fu_3995_p2.
DSP Report: register mul_ln1118_2854_fu_3995_p2 is absorbed into DSP mul_ln1118_2854_fu_3995_p2.
DSP Report: operator mul_ln1118_2854_fu_3995_p2 is absorbed into DSP mul_ln1118_2854_fu_3995_p2.
DSP Report: Generating DSP add_ln703_2660_reg_38702848_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_2660_reg_38702848_reg is absorbed into DSP add_ln703_2660_reg_38702848_reg.
DSP Report: operator add_ln703_2660_fu_38680138_p2 is absorbed into DSP add_ln703_2660_reg_38702848_reg.
DSP Report: Generating DSP mul_ln1118_2840_fu_5546_p2, operation Mode is: A''*(B:0x3ff05).
DSP Report: register mul_ln1118_2840_fu_5546_p2 is absorbed into DSP mul_ln1118_2840_fu_5546_p2.
DSP Report: register mul_ln1118_2840_fu_5546_p2 is absorbed into DSP mul_ln1118_2840_fu_5546_p2.
DSP Report: operator mul_ln1118_2840_fu_5546_p2 is absorbed into DSP mul_ln1118_2840_fu_5546_p2.
DSP Report: Generating DSP mul_ln1118_2919_fu_7462_p2, operation Mode is: A''*(B:0x3ff63).
DSP Report: register mul_ln1118_2919_fu_7462_p2 is absorbed into DSP mul_ln1118_2919_fu_7462_p2.
DSP Report: register mul_ln1118_2919_fu_7462_p2 is absorbed into DSP mul_ln1118_2919_fu_7462_p2.
DSP Report: operator mul_ln1118_2919_fu_7462_p2 is absorbed into DSP mul_ln1118_2919_fu_7462_p2.
DSP Report: Generating DSP mul_ln1118_2671_fu_5825_p2, operation Mode is: A''*(B:0x3ff4a).
DSP Report: register mul_ln1118_2671_fu_5825_p2 is absorbed into DSP mul_ln1118_2671_fu_5825_p2.
DSP Report: register mul_ln1118_2671_fu_5825_p2 is absorbed into DSP mul_ln1118_2671_fu_5825_p2.
DSP Report: operator mul_ln1118_2671_fu_5825_p2 is absorbed into DSP mul_ln1118_2671_fu_5825_p2.
DSP Report: Generating DSP mul_ln1118_2826_fu_7042_p2, operation Mode is: A''*(B:0x3ff5e).
DSP Report: register mul_ln1118_2826_fu_7042_p2 is absorbed into DSP mul_ln1118_2826_fu_7042_p2.
DSP Report: register mul_ln1118_2826_fu_7042_p2 is absorbed into DSP mul_ln1118_2826_fu_7042_p2.
DSP Report: operator mul_ln1118_2826_fu_7042_p2 is absorbed into DSP mul_ln1118_2826_fu_7042_p2.
DSP Report: Generating DSP mul_ln1118_2385_fu_5673_p2, operation Mode is: A''*(B:0x3ff4a).
DSP Report: register mul_ln1118_2385_fu_5673_p2 is absorbed into DSP mul_ln1118_2385_fu_5673_p2.
DSP Report: register mul_ln1118_2385_fu_5673_p2 is absorbed into DSP mul_ln1118_2385_fu_5673_p2.
DSP Report: operator mul_ln1118_2385_fu_5673_p2 is absorbed into DSP mul_ln1118_2385_fu_5673_p2.
DSP Report: Generating DSP mul_ln1118_2294_fu_6591_p2, operation Mode is: A''*(B:0x3ff24).
DSP Report: register mul_ln1118_2294_fu_6591_p2 is absorbed into DSP mul_ln1118_2294_fu_6591_p2.
DSP Report: register mul_ln1118_2294_fu_6591_p2 is absorbed into DSP mul_ln1118_2294_fu_6591_p2.
DSP Report: operator mul_ln1118_2294_fu_6591_p2 is absorbed into DSP mul_ln1118_2294_fu_6591_p2.
DSP Report: Generating DSP mul_ln1118_2337_fu_5255_p2, operation Mode is: A''*(B:0x3ff61).
DSP Report: register mul_ln1118_2337_fu_5255_p2 is absorbed into DSP mul_ln1118_2337_fu_5255_p2.
DSP Report: register mul_ln1118_2337_fu_5255_p2 is absorbed into DSP mul_ln1118_2337_fu_5255_p2.
DSP Report: operator mul_ln1118_2337_fu_5255_p2 is absorbed into DSP mul_ln1118_2337_fu_5255_p2.
DSP Report: Generating DSP mul_ln1118_2128_fu_4007_p2, operation Mode is: A''*(B:0x3ff5e).
DSP Report: register mul_ln1118_2128_fu_4007_p2 is absorbed into DSP mul_ln1118_2128_fu_4007_p2.
DSP Report: register mul_ln1118_2128_fu_4007_p2 is absorbed into DSP mul_ln1118_2128_fu_4007_p2.
DSP Report: operator mul_ln1118_2128_fu_4007_p2 is absorbed into DSP mul_ln1118_2128_fu_4007_p2.
DSP Report: Generating DSP mul_ln1118_2212_fu_5649_p2, operation Mode is: A''*(B:0x3ff65).
DSP Report: register mul_ln1118_2212_fu_5649_p2 is absorbed into DSP mul_ln1118_2212_fu_5649_p2.
DSP Report: register mul_ln1118_2212_fu_5649_p2 is absorbed into DSP mul_ln1118_2212_fu_5649_p2.
DSP Report: operator mul_ln1118_2212_fu_5649_p2 is absorbed into DSP mul_ln1118_2212_fu_5649_p2.
DSP Report: Generating DSP mul_ln1118_1691_fu_6427_p2, operation Mode is: A''*(B:0x3ff3d).
DSP Report: register mul_ln1118_1691_fu_6427_p2 is absorbed into DSP mul_ln1118_1691_fu_6427_p2.
DSP Report: register mul_ln1118_1691_fu_6427_p2 is absorbed into DSP mul_ln1118_1691_fu_6427_p2.
DSP Report: operator mul_ln1118_1691_fu_6427_p2 is absorbed into DSP mul_ln1118_1691_fu_6427_p2.
DSP Report: Generating DSP mul_ln1118_1922_fu_6382_p2, operation Mode is: A''*(B:0x3ff50).
DSP Report: register mul_ln1118_1922_fu_6382_p2 is absorbed into DSP mul_ln1118_1922_fu_6382_p2.
DSP Report: register mul_ln1118_1922_fu_6382_p2 is absorbed into DSP mul_ln1118_1922_fu_6382_p2.
DSP Report: operator mul_ln1118_1922_fu_6382_p2 is absorbed into DSP mul_ln1118_1922_fu_6382_p2.
DSP Report: Generating DSP mul_ln1118_1630_fu_5862_p2, operation Mode is: A''*(B:0x3ff37).
DSP Report: register mul_ln1118_1630_fu_5862_p2 is absorbed into DSP mul_ln1118_1630_fu_5862_p2.
DSP Report: register mul_ln1118_1630_fu_5862_p2 is absorbed into DSP mul_ln1118_1630_fu_5862_p2.
DSP Report: operator mul_ln1118_1630_fu_5862_p2 is absorbed into DSP mul_ln1118_1630_fu_5862_p2.
DSP Report: Generating DSP mul_ln1118_1466_fu_4028_p2, operation Mode is: A''*(B:0x3ff77).
DSP Report: register mul_ln1118_1466_fu_4028_p2 is absorbed into DSP mul_ln1118_1466_fu_4028_p2.
DSP Report: register mul_ln1118_1466_fu_4028_p2 is absorbed into DSP mul_ln1118_1466_fu_4028_p2.
DSP Report: operator mul_ln1118_1466_fu_4028_p2 is absorbed into DSP mul_ln1118_1466_fu_4028_p2.
DSP Report: Generating DSP mul_ln1118_1541_fu_5632_p2, operation Mode is: A''*(B:0x3ff44).
DSP Report: register mul_ln1118_1541_fu_5632_p2 is absorbed into DSP mul_ln1118_1541_fu_5632_p2.
DSP Report: register mul_ln1118_1541_fu_5632_p2 is absorbed into DSP mul_ln1118_1541_fu_5632_p2.
DSP Report: operator mul_ln1118_1541_fu_5632_p2 is absorbed into DSP mul_ln1118_1541_fu_5632_p2.
DSP Report: Generating DSP mul_ln1118_1640_fu_4384_p2, operation Mode is: A''*(B:0x3ff7d).
DSP Report: register mul_ln1118_1640_fu_4384_p2 is absorbed into DSP mul_ln1118_1640_fu_4384_p2.
DSP Report: register mul_ln1118_1640_fu_4384_p2 is absorbed into DSP mul_ln1118_1640_fu_4384_p2.
DSP Report: operator mul_ln1118_1640_fu_4384_p2 is absorbed into DSP mul_ln1118_1640_fu_4384_p2.
DSP Report: Generating DSP mul_ln1118_1253_fu_5614_p2, operation Mode is: A''*(B:0x3ff59).
DSP Report: register mul_ln1118_1253_fu_5614_p2 is absorbed into DSP mul_ln1118_1253_fu_5614_p2.
DSP Report: register mul_ln1118_1253_fu_5614_p2 is absorbed into DSP mul_ln1118_1253_fu_5614_p2.
DSP Report: operator mul_ln1118_1253_fu_5614_p2 is absorbed into DSP mul_ln1118_1253_fu_5614_p2.
DSP Report: Generating DSP add_ln703_1804_fu_38674787_p2, operation Mode is: C+A''*(B:0x194).
DSP Report: register data_141_V_read_1_reg_38696617_reg is absorbed into DSP add_ln703_1804_fu_38674787_p2.
DSP Report: register data_141_V_read_1_reg_38696617_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1804_fu_38674787_p2.
DSP Report: operator add_ln703_1804_fu_38674787_p2 is absorbed into DSP add_ln703_1804_fu_38674787_p2.
DSP Report: operator mul_ln1118_2123_fu_6983_p2 is absorbed into DSP add_ln703_1804_fu_38674787_p2.
DSP Report: Generating DSP mul_ln1118_1900_fu_4656_p2, operation Mode is: A''*(B:0x137).
DSP Report: register data_126_V_read_1_reg_38696827_reg is absorbed into DSP mul_ln1118_1900_fu_4656_p2.
DSP Report: register data_126_V_read_1_reg_38696827_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1900_fu_4656_p2.
DSP Report: operator mul_ln1118_1900_fu_4656_p2 is absorbed into DSP mul_ln1118_1900_fu_4656_p2.
DSP Report: Generating DSP add_ln703_1803_fu_38674777_p2, operation Mode is: PCIN+A''*(B:0x107).
DSP Report: register data_112_V_read_1_reg_38697035_reg is absorbed into DSP add_ln703_1803_fu_38674777_p2.
DSP Report: register data_112_V_read_1_reg_38697035_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1803_fu_38674777_p2.
DSP Report: operator add_ln703_1803_fu_38674777_p2 is absorbed into DSP add_ln703_1803_fu_38674777_p2.
DSP Report: operator mul_ln1118_1687_fu_7338_p2 is absorbed into DSP add_ln703_1803_fu_38674777_p2.
DSP Report: Generating DSP add_ln703_1824_fu_38674937_p2, operation Mode is: C+A''*(B:0xda).
DSP Report: register data_78_V_read_1_reg_38697524_reg is absorbed into DSP add_ln703_1824_fu_38674937_p2.
DSP Report: register data_78_V_read_1_reg_38697524_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1824_fu_38674937_p2.
DSP Report: operator add_ln703_1824_fu_38674937_p2 is absorbed into DSP add_ln703_1824_fu_38674937_p2.
DSP Report: operator mul_ln1118_1181_fu_6395_p2 is absorbed into DSP add_ln703_1824_fu_38674937_p2.
DSP Report: Generating DSP add_ln703_1824_reg_38701968_reg, operation Mode is: PCIN+A''*(B:0xcc).
DSP Report: register data_98_V_read_1_reg_38697242_reg is absorbed into DSP add_ln703_1824_reg_38701968_reg.
DSP Report: register data_98_V_read_1_reg_38697242_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1824_reg_38701968_reg.
DSP Report: register add_ln703_1824_reg_38701968_reg is absorbed into DSP add_ln703_1824_reg_38701968_reg.
DSP Report: operator add_ln703_1824_fu_38674937_p2 is absorbed into DSP add_ln703_1824_reg_38701968_reg.
DSP Report: operator mul_ln1118_1479_fu_3901_p2 is absorbed into DSP add_ln703_1824_reg_38701968_reg.
DSP Report: Generating DSP mul_ln1118_2915_fu_5781_p2, operation Mode is: A''*(B:0x216).
DSP Report: register data_190_V_read_1_reg_38695905_reg is absorbed into DSP mul_ln1118_2915_fu_5781_p2.
DSP Report: register data_190_V_read_1_reg_38695905_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2915_fu_5781_p2.
DSP Report: operator mul_ln1118_2915_fu_5781_p2 is absorbed into DSP mul_ln1118_2915_fu_5781_p2.
DSP Report: Generating DSP add_ln703_2484_fu_38679074_p2, operation Mode is: PCIN+A''*(B:0x21d).
DSP Report: register data_171_V_read_1_reg_38696167_reg is absorbed into DSP add_ln703_2484_fu_38679074_p2.
DSP Report: register data_171_V_read_1_reg_38696167_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2484_fu_38679074_p2.
DSP Report: operator add_ln703_2484_fu_38679074_p2 is absorbed into DSP add_ln703_2484_fu_38679074_p2.
DSP Report: operator mul_ln1118_2599_fu_5766_p2 is absorbed into DSP add_ln703_2484_fu_38679074_p2.
DSP Report: Generating DSP add_ln703_2484_reg_38702628_reg, operation Mode is: PCIN+A''*(B:0x268).
DSP Report: register data_178_V_read_1_reg_38696072_reg is absorbed into DSP add_ln703_2484_reg_38702628_reg.
DSP Report: register data_178_V_read_1_reg_38696072_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2484_reg_38702628_reg.
DSP Report: register add_ln703_2484_reg_38702628_reg is absorbed into DSP add_ln703_2484_reg_38702628_reg.
DSP Report: operator add_ln703_2484_fu_38679074_p2 is absorbed into DSP add_ln703_2484_reg_38702628_reg.
DSP Report: operator mul_ln1118_2717_fu_6105_p2 is absorbed into DSP add_ln703_2484_reg_38702628_reg.
DSP Report: Generating DSP mul_ln1118_2582_fu_3979_p2, operation Mode is: A''*(B:0x33b).
DSP Report: register data_170_V_read_1_reg_38696181_reg is absorbed into DSP mul_ln1118_2582_fu_3979_p2.
DSP Report: register data_170_V_read_1_reg_38696181_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2582_fu_3979_p2.
DSP Report: operator mul_ln1118_2582_fu_3979_p2 is absorbed into DSP mul_ln1118_2582_fu_3979_p2.
DSP Report: Generating DSP add_ln703_2482_fu_38679062_p2, operation Mode is: PCIN+A''*(B:0x3f3).
DSP Report: register data_166_V_read_1_reg_38696242_reg is absorbed into DSP add_ln703_2482_fu_38679062_p2.
DSP Report: register data_166_V_read_1_reg_38696242_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2482_fu_38679062_p2.
DSP Report: operator add_ln703_2482_fu_38679062_p2 is absorbed into DSP add_ln703_2482_fu_38679062_p2.
DSP Report: operator mul_ln1118_2518_fu_4857_p2 is absorbed into DSP add_ln703_2482_fu_38679062_p2.
DSP Report: Generating DSP add_ln703_2482_reg_38702623_reg, operation Mode is: PCIN+A''*(B:0x258).
DSP Report: register data_169_V_read_1_reg_38696195_reg is absorbed into DSP add_ln703_2482_reg_38702623_reg.
DSP Report: register data_169_V_read_1_reg_38696195_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2482_reg_38702623_reg.
DSP Report: register add_ln703_2482_reg_38702623_reg is absorbed into DSP add_ln703_2482_reg_38702623_reg.
DSP Report: operator add_ln703_2482_fu_38679062_p2 is absorbed into DSP add_ln703_2482_reg_38702623_reg.
DSP Report: operator mul_ln1118_2566_fu_5864_p2 is absorbed into DSP add_ln703_2482_reg_38702623_reg.
DSP Report: Generating DSP mul_ln1118_2441_fu_5696_p2, operation Mode is: A''*(B:0x3feef).
DSP Report: register mul_ln1118_2441_fu_5696_p2 is absorbed into DSP mul_ln1118_2441_fu_5696_p2.
DSP Report: register mul_ln1118_2441_fu_5696_p2 is absorbed into DSP mul_ln1118_2441_fu_5696_p2.
DSP Report: operator mul_ln1118_2441_fu_5696_p2 is absorbed into DSP mul_ln1118_2441_fu_5696_p2.
DSP Report: Generating DSP mul_ln1118_2456_fu_5690_p2, operation Mode is: A''*(B:0x3fe37).
DSP Report: register mul_ln1118_2456_fu_5690_p2 is absorbed into DSP mul_ln1118_2456_fu_5690_p2.
DSP Report: register mul_ln1118_2456_fu_5690_p2 is absorbed into DSP mul_ln1118_2456_fu_5690_p2.
DSP Report: operator mul_ln1118_2456_fu_5690_p2 is absorbed into DSP mul_ln1118_2456_fu_5690_p2.
DSP Report: Generating DSP mul_ln1118_2332_fu_6180_p2, operation Mode is: A''*(B:0x146).
DSP Report: register data_154_V_read_1_reg_38696426_reg is absorbed into DSP mul_ln1118_2332_fu_6180_p2.
DSP Report: register data_154_V_read_1_reg_38696426_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2332_fu_6180_p2.
DSP Report: operator mul_ln1118_2332_fu_6180_p2 is absorbed into DSP mul_ln1118_2332_fu_6180_p2.
DSP Report: Generating DSP add_ln703_2491_fu_38679116_p2, operation Mode is: PCIN+A''*(B:0x121).
DSP Report: register data_151_V_read_1_reg_38696474_reg is absorbed into DSP add_ln703_2491_fu_38679116_p2.
DSP Report: register data_151_V_read_1_reg_38696474_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2491_fu_38679116_p2.
DSP Report: operator add_ln703_2491_fu_38679116_p2 is absorbed into DSP add_ln703_2491_fu_38679116_p2.
DSP Report: operator mul_ln1118_2289_fu_4859_p2 is absorbed into DSP add_ln703_2491_fu_38679116_p2.
DSP Report: Generating DSP add_ln703_2491_fu_38679116_p2, operation Mode is: PCIN+A''*(B:0x1b3).
DSP Report: register data_152_V_read_1_reg_38696457_reg is absorbed into DSP add_ln703_2491_fu_38679116_p2.
DSP Report: register data_152_V_read_1_reg_38696457_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2491_fu_38679116_p2.
DSP Report: operator add_ln703_2491_fu_38679116_p2 is absorbed into DSP add_ln703_2491_fu_38679116_p2.
DSP Report: operator mul_ln1118_2304_fu_6140_p2 is absorbed into DSP add_ln703_2491_fu_38679116_p2.
DSP Report: Generating DSP mul_ln1118_2426_fu_4513_p2, operation Mode is: A''*(B:0x3febc).
DSP Report: register mul_ln1118_2426_fu_4513_p2 is absorbed into DSP mul_ln1118_2426_fu_4513_p2.
DSP Report: register mul_ln1118_2426_fu_4513_p2 is absorbed into DSP mul_ln1118_2426_fu_4513_p2.
DSP Report: operator mul_ln1118_2426_fu_4513_p2 is absorbed into DSP mul_ln1118_2426_fu_4513_p2.
DSP Report: Generating DSP mul_ln1118_2900_fu_7108_p2, operation Mode is: A''*(B:0x163).
DSP Report: register data_189_V_read_1_reg_38695917_reg is absorbed into DSP mul_ln1118_2900_fu_7108_p2.
DSP Report: register data_189_V_read_1_reg_38695917_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2900_fu_7108_p2.
DSP Report: operator mul_ln1118_2900_fu_7108_p2 is absorbed into DSP mul_ln1118_2900_fu_7108_p2.
DSP Report: Generating DSP add_ln703_2502_fu_38679180_p2, operation Mode is: PCIN+A''*(B:0x1c7).
DSP Report: register data_186_V_read_1_reg_38695959_reg is absorbed into DSP add_ln703_2502_fu_38679180_p2.
DSP Report: register zext_ln1118_2578_reg_38699745_reg is absorbed into DSP add_ln703_2502_fu_38679180_p2.
DSP Report: operator add_ln703_2502_fu_38679180_p2 is absorbed into DSP add_ln703_2502_fu_38679180_p2.
DSP Report: operator mul_ln1118_2852_fu_6513_p2 is absorbed into DSP add_ln703_2502_fu_38679180_p2.
DSP Report: Generating DSP add_ln703_2502_reg_38702653_reg, operation Mode is: PCIN+A''*(B:0x160).
DSP Report: register data_187_V_read_1_reg_38695944_reg is absorbed into DSP add_ln703_2502_reg_38702653_reg.
DSP Report: register data_187_V_read_1_reg_38695944_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2502_reg_38702653_reg.
DSP Report: register add_ln703_2502_reg_38702653_reg is absorbed into DSP add_ln703_2502_reg_38702653_reg.
DSP Report: operator add_ln703_2502_fu_38679180_p2 is absorbed into DSP add_ln703_2502_reg_38702653_reg.
DSP Report: operator mul_ln1118_2869_fu_5371_p2 is absorbed into DSP add_ln703_2502_reg_38702653_reg.
DSP Report: Generating DSP mul_ln1118_2835_fu_3840_p2, operation Mode is: A''*(B:0x1b8).
DSP Report: register data_185_V_read_1_reg_38695973_reg is absorbed into DSP mul_ln1118_2835_fu_3840_p2.
DSP Report: register zext_ln1118_2567_reg_38699733_reg is absorbed into DSP mul_ln1118_2835_fu_3840_p2.
DSP Report: operator mul_ln1118_2835_fu_3840_p2 is absorbed into DSP mul_ln1118_2835_fu_3840_p2.
DSP Report: Generating DSP add_ln703_2500_fu_38679164_p2, operation Mode is: PCIN+A''*(B:0x164).
DSP Report: register data_182_V_read_1_reg_38696016_reg is absorbed into DSP add_ln703_2500_fu_38679164_p2.
DSP Report: register data_182_V_read_1_reg_38696016_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2500_fu_38679164_p2.
DSP Report: operator add_ln703_2500_fu_38679164_p2 is absorbed into DSP add_ln703_2500_fu_38679164_p2.
DSP Report: operator mul_ln1118_2784_fu_6462_p2 is absorbed into DSP add_ln703_2500_fu_38679164_p2.
DSP Report: Generating DSP add_ln703_2500_reg_38702648_reg, operation Mode is: PCIN+A''*(B:0x179).
DSP Report: register data_184_V_read_1_reg_38695986_reg is absorbed into DSP add_ln703_2500_reg_38702648_reg.
DSP Report: register data_184_V_read_1_reg_38695986_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2500_reg_38702648_reg.
DSP Report: register add_ln703_2500_reg_38702648_reg is absorbed into DSP add_ln703_2500_reg_38702648_reg.
DSP Report: operator add_ln703_2500_fu_38679164_p2 is absorbed into DSP add_ln703_2500_reg_38702648_reg.
DSP Report: operator mul_ln1118_2821_fu_5278_p2 is absorbed into DSP add_ln703_2500_reg_38702648_reg.
DSP Report: Generating DSP mul_ln1118_2381_fu_6645_p2, operation Mode is: A''*(B:0x3ff67).
DSP Report: register mul_ln1118_2381_fu_6645_p2 is absorbed into DSP mul_ln1118_2381_fu_6645_p2.
DSP Report: register mul_ln1118_2381_fu_6645_p2 is absorbed into DSP mul_ln1118_2381_fu_6645_p2.
DSP Report: operator mul_ln1118_2381_fu_6645_p2 is absorbed into DSP mul_ln1118_2381_fu_6645_p2.
DSP Report: Generating DSP add_ln703_2506_fu_38679202_p2, operation Mode is: C+A''*(B:0x132).
DSP Report: register data_195_V_read_1_reg_38695830_reg is absorbed into DSP add_ln703_2506_fu_38679202_p2.
DSP Report: register data_195_V_read_1_reg_38695830_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2506_fu_38679202_p2.
DSP Report: operator add_ln703_2506_fu_38679202_p2 is absorbed into DSP add_ln703_2506_fu_38679202_p2.
DSP Report: operator mul_ln1118_2992_fu_7051_p2 is absorbed into DSP add_ln703_2506_fu_38679202_p2.
DSP Report: Generating DSP add_ln703_2507_reg_38702663_reg, operation Mode is: PCIN+A''*(B:0x136).
DSP Report: register data_194_V_read_1_reg_38695847_reg is absorbed into DSP add_ln703_2507_reg_38702663_reg.
DSP Report: register data_194_V_read_1_reg_38695847_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2507_reg_38702663_reg.
DSP Report: register add_ln703_2507_reg_38702663_reg is absorbed into DSP add_ln703_2507_reg_38702663_reg.
DSP Report: operator add_ln703_2507_fu_38679212_p2 is absorbed into DSP add_ln703_2507_reg_38702663_reg.
DSP Report: operator mul_ln1118_2976_fu_5191_p2 is absorbed into DSP add_ln703_2507_reg_38702663_reg.
DSP Report: Generating DSP mul_ln1118_2959_fu_5561_p2, operation Mode is: A''*(B:0x1a3).
DSP Report: register data_193_V_read_1_reg_38695861_reg is absorbed into DSP mul_ln1118_2959_fu_5561_p2.
DSP Report: register data_193_V_read_1_reg_38695861_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2959_fu_5561_p2.
DSP Report: operator mul_ln1118_2959_fu_5561_p2 is absorbed into DSP mul_ln1118_2959_fu_5561_p2.
DSP Report: Generating DSP add_ln703_2505_fu_38679196_p2, operation Mode is: PCIN+A''*(B:0x1cc).
DSP Report: register data_191_V_read_1_reg_38695890_reg is absorbed into DSP add_ln703_2505_fu_38679196_p2.
DSP Report: register data_191_V_read_1_reg_38695890_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2505_fu_38679196_p2.
DSP Report: operator add_ln703_2505_fu_38679196_p2 is absorbed into DSP add_ln703_2505_fu_38679196_p2.
DSP Report: operator mul_ln1118_2931_fu_5863_p2 is absorbed into DSP add_ln703_2505_fu_38679196_p2.
DSP Report: Generating DSP add_ln703_2505_reg_38702658_reg, operation Mode is: PCIN+A''*(B:0x1cf).
DSP Report: register data_192_V_read_1_reg_38695874_reg is absorbed into DSP add_ln703_2505_reg_38702658_reg.
DSP Report: register data_192_V_read_1_reg_38695874_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2505_reg_38702658_reg.
DSP Report: register add_ln703_2505_reg_38702658_reg is absorbed into DSP add_ln703_2505_reg_38702658_reg.
DSP Report: operator add_ln703_2505_fu_38679196_p2 is absorbed into DSP add_ln703_2505_reg_38702658_reg.
DSP Report: operator mul_ln1118_2947_fu_5741_p2 is absorbed into DSP add_ln703_2505_reg_38702658_reg.
DSP Report: Generating DSP mul_ln1118_2121_fu_4525_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_2121_fu_4525_p2 is absorbed into DSP mul_ln1118_2121_fu_4525_p2.
DSP Report: register mul_ln1118_2121_fu_4525_p2 is absorbed into DSP mul_ln1118_2121_fu_4525_p2.
DSP Report: operator mul_ln1118_2121_fu_4525_p2 is absorbed into DSP mul_ln1118_2121_fu_4525_p2.
DSP Report: Generating DSP mul_ln1118_2141_fu_5589_p2, operation Mode is: A''*(B:0x3ffa1).
DSP Report: register mul_ln1118_2141_fu_5589_p2 is absorbed into DSP mul_ln1118_2141_fu_5589_p2.
DSP Report: register mul_ln1118_2141_fu_5589_p2 is absorbed into DSP mul_ln1118_2141_fu_5589_p2.
DSP Report: operator mul_ln1118_2141_fu_5589_p2 is absorbed into DSP mul_ln1118_2141_fu_5589_p2.
DSP Report: Generating DSP mul_ln1118_2088_fu_4435_p2, operation Mode is: A''*(B:0x3ffa6).
DSP Report: register mul_ln1118_2088_fu_4435_p2 is absorbed into DSP mul_ln1118_2088_fu_4435_p2.
DSP Report: register mul_ln1118_2088_fu_4435_p2 is absorbed into DSP mul_ln1118_2088_fu_4435_p2.
DSP Report: operator mul_ln1118_2088_fu_4435_p2 is absorbed into DSP mul_ln1118_2088_fu_4435_p2.
DSP Report: Generating DSP mul_ln1118_2105_fu_4129_p2, operation Mode is: A''*(B:0x3ffa3).
DSP Report: register mul_ln1118_2105_fu_4129_p2 is absorbed into DSP mul_ln1118_2105_fu_4129_p2.
DSP Report: register mul_ln1118_2105_fu_4129_p2 is absorbed into DSP mul_ln1118_2105_fu_4129_p2.
DSP Report: operator mul_ln1118_2105_fu_4129_p2 is absorbed into DSP mul_ln1118_2105_fu_4129_p2.
DSP Report: Generating DSP mul_ln1118_1610_fu_5425_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_1610_fu_5425_p2 is absorbed into DSP mul_ln1118_1610_fu_5425_p2.
DSP Report: register mul_ln1118_1610_fu_5425_p2 is absorbed into DSP mul_ln1118_1610_fu_5425_p2.
DSP Report: operator mul_ln1118_1610_fu_5425_p2 is absorbed into DSP mul_ln1118_1610_fu_5425_p2.
DSP Report: Generating DSP mul_ln1118_2004_fu_5991_p2, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_ln1118_2004_fu_5991_p2 is absorbed into DSP mul_ln1118_2004_fu_5991_p2.
DSP Report: register mul_ln1118_2004_fu_5991_p2 is absorbed into DSP mul_ln1118_2004_fu_5991_p2.
DSP Report: operator mul_ln1118_2004_fu_5991_p2 is absorbed into DSP mul_ln1118_2004_fu_5991_p2.
DSP Report: Generating DSP mul_ln1118_1737_fu_5160_p2, operation Mode is: A''*(B:0x3ffea).
DSP Report: register mul_ln1118_1737_fu_5160_p2 is absorbed into DSP mul_ln1118_1737_fu_5160_p2.
DSP Report: register mul_ln1118_1737_fu_5160_p2 is absorbed into DSP mul_ln1118_1737_fu_5160_p2.
DSP Report: operator mul_ln1118_1737_fu_5160_p2 is absorbed into DSP mul_ln1118_1737_fu_5160_p2.
DSP Report: Generating DSP mul_ln1118_2819_fu_5094_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_2819_fu_5094_p2 is absorbed into DSP mul_ln1118_2819_fu_5094_p2.
DSP Report: register mul_ln1118_2819_fu_5094_p2 is absorbed into DSP mul_ln1118_2819_fu_5094_p2.
DSP Report: operator mul_ln1118_2819_fu_5094_p2 is absorbed into DSP mul_ln1118_2819_fu_5094_p2.
DSP Report: Generating DSP mul_ln1118_2913_fu_6922_p2, operation Mode is: A''*(B:0x3ff95).
DSP Report: register mul_ln1118_2913_fu_6922_p2 is absorbed into DSP mul_ln1118_2913_fu_6922_p2.
DSP Report: register mul_ln1118_2913_fu_6922_p2 is absorbed into DSP mul_ln1118_2913_fu_6922_p2.
DSP Report: operator mul_ln1118_2913_fu_6922_p2 is absorbed into DSP mul_ln1118_2913_fu_6922_p2.
DSP Report: Generating DSP mul_ln1118_2081_fu_6537_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_2081_fu_6537_p2 is absorbed into DSP mul_ln1118_2081_fu_6537_p2.
DSP Report: register mul_ln1118_2081_fu_6537_p2 is absorbed into DSP mul_ln1118_2081_fu_6537_p2.
DSP Report: operator mul_ln1118_2081_fu_6537_p2 is absorbed into DSP mul_ln1118_2081_fu_6537_p2.
DSP Report: Generating DSP mul_ln1118_1739_fu_3916_p2, operation Mode is: A''*(B:0xd0).
DSP Report: register data_115_V_read_1_reg_38696991_reg is absorbed into DSP mul_ln1118_1739_fu_3916_p2.
DSP Report: register data_115_V_read_1_reg_38696991_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1739_fu_3916_p2.
DSP Report: operator mul_ln1118_1739_fu_3916_p2 is absorbed into DSP mul_ln1118_1739_fu_3916_p2.
DSP Report: Generating DSP add_ln703_3089_fu_38682841_p2, operation Mode is: PCIN+A''*(B:0x86).
DSP Report: register data_101_V_read_1_reg_38697198_reg is absorbed into DSP add_ln703_3089_fu_38682841_p2.
DSP Report: register data_101_V_read_1_reg_38697198_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3089_fu_38682841_p2.
DSP Report: operator add_ln703_3089_fu_38682841_p2 is absorbed into DSP add_ln703_3089_fu_38682841_p2.
DSP Report: operator mul_ln1118_1533_fu_4956_p2 is absorbed into DSP add_ln703_3089_fu_38682841_p2.
DSP Report: Generating DSP mul_ln1118_2894_fu_4503_p2, operation Mode is: A''*(B:0x3ff68).
DSP Report: register mul_ln1118_2894_fu_4503_p2 is absorbed into DSP mul_ln1118_2894_fu_4503_p2.
DSP Report: register mul_ln1118_2894_fu_4503_p2 is absorbed into DSP mul_ln1118_2894_fu_4503_p2.
DSP Report: operator mul_ln1118_2894_fu_4503_p2 is absorbed into DSP mul_ln1118_2894_fu_4503_p2.
DSP Report: Generating DSP mul_ln1118_2908_fu_3820_p2, operation Mode is: A''*(B:0x3ff5f).
DSP Report: register mul_ln1118_2908_fu_3820_p2 is absorbed into DSP mul_ln1118_2908_fu_3820_p2.
DSP Report: register mul_ln1118_2908_fu_3820_p2 is absorbed into DSP mul_ln1118_2908_fu_3820_p2.
DSP Report: operator mul_ln1118_2908_fu_3820_p2 is absorbed into DSP mul_ln1118_2908_fu_3820_p2.
DSP Report: Generating DSP mul_ln1118_2812_fu_4389_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_2812_fu_4389_p2 is absorbed into DSP mul_ln1118_2812_fu_4389_p2.
DSP Report: register mul_ln1118_2812_fu_4389_p2 is absorbed into DSP mul_ln1118_2812_fu_4389_p2.
DSP Report: operator mul_ln1118_2812_fu_4389_p2 is absorbed into DSP mul_ln1118_2812_fu_4389_p2.
DSP Report: Generating DSP mul_ln1118_2343_fu_7581_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln1118_2343_fu_7581_p2 is absorbed into DSP mul_ln1118_2343_fu_7581_p2.
DSP Report: register mul_ln1118_2343_fu_7581_p2 is absorbed into DSP mul_ln1118_2343_fu_7581_p2.
DSP Report: operator mul_ln1118_2343_fu_7581_p2 is absorbed into DSP mul_ln1118_2343_fu_7581_p2.
DSP Report: Generating DSP mul_ln1118_1726_fu_5749_p2, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register mul_ln1118_1726_fu_5749_p2 is absorbed into DSP mul_ln1118_1726_fu_5749_p2.
DSP Report: register mul_ln1118_1726_fu_5749_p2 is absorbed into DSP mul_ln1118_1726_fu_5749_p2.
DSP Report: operator mul_ln1118_1726_fu_5749_p2 is absorbed into DSP mul_ln1118_1726_fu_5749_p2.
DSP Report: Generating DSP mul_ln1118_2007_fu_6252_p2, operation Mode is: A''*(B:0x3ffa4).
DSP Report: register mul_ln1118_2007_fu_6252_p2 is absorbed into DSP mul_ln1118_2007_fu_6252_p2.
DSP Report: register mul_ln1118_2007_fu_6252_p2 is absorbed into DSP mul_ln1118_2007_fu_6252_p2.
DSP Report: operator mul_ln1118_2007_fu_6252_p2 is absorbed into DSP mul_ln1118_2007_fu_6252_p2.
DSP Report: Generating DSP mul_ln1118_2115_fu_5971_p2, operation Mode is: A''*(B:0x3ff9f).
DSP Report: register mul_ln1118_2115_fu_5971_p2 is absorbed into DSP mul_ln1118_2115_fu_5971_p2.
DSP Report: register mul_ln1118_2115_fu_5971_p2 is absorbed into DSP mul_ln1118_2115_fu_5971_p2.
DSP Report: operator mul_ln1118_2115_fu_5971_p2 is absorbed into DSP mul_ln1118_2115_fu_5971_p2.
DSP Report: Generating DSP mul_ln1118_1742_fu_7330_p2, operation Mode is: A''*(B:0x3ff6f).
DSP Report: register mul_ln1118_1742_fu_7330_p2 is absorbed into DSP mul_ln1118_1742_fu_7330_p2.
DSP Report: register mul_ln1118_1742_fu_7330_p2 is absorbed into DSP mul_ln1118_1742_fu_7330_p2.
DSP Report: operator mul_ln1118_1742_fu_7330_p2 is absorbed into DSP mul_ln1118_1742_fu_7330_p2.
DSP Report: Generating DSP mul_ln1118_1833_fu_6291_p2, operation Mode is: A''*(B:0x3ff4b).
DSP Report: register mul_ln1118_1833_fu_6291_p2 is absorbed into DSP mul_ln1118_1833_fu_6291_p2.
DSP Report: register mul_ln1118_1833_fu_6291_p2 is absorbed into DSP mul_ln1118_1833_fu_6291_p2.
DSP Report: operator mul_ln1118_1833_fu_6291_p2 is absorbed into DSP mul_ln1118_1833_fu_6291_p2.
DSP Report: Generating DSP mul_ln1118_1682_fu_4231_p2, operation Mode is: A''*(B:0x3ff1a).
DSP Report: register mul_ln1118_1682_fu_4231_p2 is absorbed into DSP mul_ln1118_1682_fu_4231_p2.
DSP Report: register mul_ln1118_1682_fu_4231_p2 is absorbed into DSP mul_ln1118_1682_fu_4231_p2.
DSP Report: operator mul_ln1118_1682_fu_4231_p2 is absorbed into DSP mul_ln1118_1682_fu_4231_p2.
DSP Report: Generating DSP mul_ln1118_1282_fu_6131_p2, operation Mode is: A''*(B:0x3ff41).
DSP Report: register mul_ln1118_1282_fu_6131_p2 is absorbed into DSP mul_ln1118_1282_fu_6131_p2.
DSP Report: register mul_ln1118_1282_fu_6131_p2 is absorbed into DSP mul_ln1118_1282_fu_6131_p2.
DSP Report: operator mul_ln1118_1282_fu_6131_p2 is absorbed into DSP mul_ln1118_1282_fu_6131_p2.
DSP Report: Generating DSP mul_ln1118_1536_fu_3839_p2, operation Mode is: A''*(B:0x3ff63).
DSP Report: register mul_ln1118_1536_fu_3839_p2 is absorbed into DSP mul_ln1118_1536_fu_3839_p2.
DSP Report: register mul_ln1118_1536_fu_3839_p2 is absorbed into DSP mul_ln1118_1536_fu_3839_p2.
DSP Report: operator mul_ln1118_1536_fu_3839_p2 is absorbed into DSP mul_ln1118_1536_fu_3839_p2.
DSP Report: Generating DSP mul_ln1118_1270_fu_6763_p2, operation Mode is: A''*(B:0x69).
DSP Report: register data_84_V_read_1_reg_38697442_reg is absorbed into DSP mul_ln1118_1270_fu_6763_p2.
DSP Report: register data_84_V_read_1_reg_38697442_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1270_fu_6763_p2.
DSP Report: operator mul_ln1118_1270_fu_6763_p2 is absorbed into DSP mul_ln1118_1270_fu_6763_p2.
DSP Report: Generating DSP add_ln703_1835_fu_38675013_p2, operation Mode is: PCIN+A''*(B:0x64).
DSP Report: register data_75_V_read_1_reg_38697568_reg is absorbed into DSP add_ln703_1835_fu_38675013_p2.
DSP Report: register data_75_V_read_1_reg_38697568_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1835_fu_38675013_p2.
DSP Report: operator add_ln703_1835_fu_38675013_p2 is absorbed into DSP add_ln703_1835_fu_38675013_p2.
DSP Report: operator mul_ln1118_1145_fu_5785_p2 is absorbed into DSP add_ln703_1835_fu_38675013_p2.
DSP Report: Generating DSP mul_ln1118_1824_fu_5280_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_1824_fu_5280_p2 is absorbed into DSP mul_ln1118_1824_fu_5280_p2.
DSP Report: register mul_ln1118_1824_fu_5280_p2 is absorbed into DSP mul_ln1118_1824_fu_5280_p2.
DSP Report: operator mul_ln1118_1824_fu_5280_p2 is absorbed into DSP mul_ln1118_1824_fu_5280_p2.
DSP Report: Generating DSP mul_ln1118_1733_fu_7319_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_1733_fu_7319_p2 is absorbed into DSP mul_ln1118_1733_fu_7319_p2.
DSP Report: register mul_ln1118_1733_fu_7319_p2 is absorbed into DSP mul_ln1118_1733_fu_7319_p2.
DSP Report: operator mul_ln1118_1733_fu_7319_p2 is absorbed into DSP mul_ln1118_1733_fu_7319_p2.
DSP Report: Generating DSP mul_ln1118_2645_fu_4597_p2, operation Mode is: A''*(B:0x3ff99).
DSP Report: register mul_ln1118_2645_fu_4597_p2 is absorbed into DSP mul_ln1118_2645_fu_4597_p2.
DSP Report: register mul_ln1118_2645_fu_4597_p2 is absorbed into DSP mul_ln1118_2645_fu_4597_p2.
DSP Report: operator mul_ln1118_2645_fu_4597_p2 is absorbed into DSP mul_ln1118_2645_fu_4597_p2.
DSP Report: Generating DSP mul_ln1118_2778_fu_5010_p2, operation Mode is: A''*(B:0x3ffb5).
DSP Report: register mul_ln1118_2778_fu_5010_p2 is absorbed into DSP mul_ln1118_2778_fu_5010_p2.
DSP Report: register mul_ln1118_2778_fu_5010_p2 is absorbed into DSP mul_ln1118_2778_fu_5010_p2.
DSP Report: operator mul_ln1118_2778_fu_5010_p2 is absorbed into DSP mul_ln1118_2778_fu_5010_p2.
DSP Report: Generating DSP mul_ln1118_2629_fu_3759_p2, operation Mode is: A''*(B:0x3ff93).
DSP Report: register mul_ln1118_2629_fu_3759_p2 is absorbed into DSP mul_ln1118_2629_fu_3759_p2.
DSP Report: register mul_ln1118_2629_fu_3759_p2 is absorbed into DSP mul_ln1118_2629_fu_3759_p2.
DSP Report: operator mul_ln1118_2629_fu_3759_p2 is absorbed into DSP mul_ln1118_2629_fu_3759_p2.
DSP Report: Generating DSP mul_ln1118_2392_fu_4947_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_2392_fu_4947_p2 is absorbed into DSP mul_ln1118_2392_fu_4947_p2.
DSP Report: register mul_ln1118_2392_fu_4947_p2 is absorbed into DSP mul_ln1118_2392_fu_4947_p2.
DSP Report: operator mul_ln1118_2392_fu_4947_p2 is absorbed into DSP mul_ln1118_2392_fu_4947_p2.
DSP Report: Generating DSP mul_ln1118_1930_fu_4369_p2, operation Mode is: A''*(B:0x3ff8b).
DSP Report: register mul_ln1118_1930_fu_4369_p2 is absorbed into DSP mul_ln1118_1930_fu_4369_p2.
DSP Report: register mul_ln1118_1930_fu_4369_p2 is absorbed into DSP mul_ln1118_1930_fu_4369_p2.
DSP Report: operator mul_ln1118_1930_fu_4369_p2 is absorbed into DSP mul_ln1118_1930_fu_4369_p2.
DSP Report: Generating DSP mul_ln1118_2086_fu_6919_p2, operation Mode is: A''*(B:0x3ff16).
DSP Report: register mul_ln1118_2086_fu_6919_p2 is absorbed into DSP mul_ln1118_2086_fu_6919_p2.
DSP Report: register mul_ln1118_2086_fu_6919_p2 is absorbed into DSP mul_ln1118_2086_fu_6919_p2.
DSP Report: operator mul_ln1118_2086_fu_6919_p2 is absorbed into DSP mul_ln1118_2086_fu_6919_p2.
DSP Report: Generating DSP mul_ln1118_1542_fu_7035_p2, operation Mode is: A''*(B:0x3ff9b).
DSP Report: register mul_ln1118_1542_fu_7035_p2 is absorbed into DSP mul_ln1118_1542_fu_7035_p2.
DSP Report: register mul_ln1118_1542_fu_7035_p2 is absorbed into DSP mul_ln1118_1542_fu_7035_p2.
DSP Report: operator mul_ln1118_1542_fu_7035_p2 is absorbed into DSP mul_ln1118_1542_fu_7035_p2.
DSP Report: Generating DSP mul_ln1118_1674_fu_6736_p2, operation Mode is: A''*(B:0x3ffaa).
DSP Report: register mul_ln1118_1674_fu_6736_p2 is absorbed into DSP mul_ln1118_1674_fu_6736_p2.
DSP Report: register mul_ln1118_1674_fu_6736_p2 is absorbed into DSP mul_ln1118_1674_fu_6736_p2.
DSP Report: operator mul_ln1118_1674_fu_6736_p2 is absorbed into DSP mul_ln1118_1674_fu_6736_p2.
DSP Report: Generating DSP mul_ln1118_2211_fu_4206_p2, operation Mode is: A''*(B:0x73).
DSP Report: register data_146_V_read_1_reg_38696548_reg is absorbed into DSP mul_ln1118_2211_fu_4206_p2.
DSP Report: register data_146_V_read_1_reg_38696548_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2211_fu_4206_p2.
DSP Report: operator mul_ln1118_2211_fu_4206_p2 is absorbed into DSP mul_ln1118_2211_fu_4206_p2.
DSP Report: Generating DSP add_ln703_2354_reg_38702478_reg, operation Mode is: (PCIN+A'':B''+C')'.
DSP Report: register add_ln703_2354_reg_38702478_reg is absorbed into DSP add_ln703_2354_reg_38702478_reg.
DSP Report: register add_ln703_2354_reg_38702478_reg is absorbed into DSP add_ln703_2354_reg_38702478_reg.
DSP Report: register add_ln703_2354_reg_38702478_reg is absorbed into DSP add_ln703_2354_reg_38702478_reg.
DSP Report: register add_ln703_2354_reg_38702478_reg is absorbed into DSP add_ln703_2354_reg_38702478_reg.
DSP Report: register add_ln703_2354_reg_38702478_reg is absorbed into DSP add_ln703_2354_reg_38702478_reg.
DSP Report: register add_ln703_2354_reg_38702478_reg is absorbed into DSP add_ln703_2354_reg_38702478_reg.
DSP Report: operator add_ln703_2354_fu_38678264_p2 is absorbed into DSP add_ln703_2354_reg_38702478_reg.
DSP Report: Generating DSP mul_ln1118_1657_fu_7214_p2, operation Mode is: A''*(B:0x3ffe6).
DSP Report: register mul_ln1118_1657_fu_7214_p2 is absorbed into DSP mul_ln1118_1657_fu_7214_p2.
DSP Report: register mul_ln1118_1657_fu_7214_p2 is absorbed into DSP mul_ln1118_1657_fu_7214_p2.
DSP Report: operator mul_ln1118_1657_fu_7214_p2 is absorbed into DSP mul_ln1118_1657_fu_7214_p2.
DSP Report: Generating DSP mul_ln1118_1441_fu_4163_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_1441_fu_4163_p2 is absorbed into DSP mul_ln1118_1441_fu_4163_p2.
DSP Report: register mul_ln1118_1441_fu_4163_p2 is absorbed into DSP mul_ln1118_1441_fu_4163_p2.
DSP Report: operator mul_ln1118_1441_fu_4163_p2 is absorbed into DSP mul_ln1118_1441_fu_4163_p2.
DSP Report: Generating DSP mul_ln1118_1532_fu_6164_p2, operation Mode is: A''*(B:0x3ff85).
DSP Report: register mul_ln1118_1532_fu_6164_p2 is absorbed into DSP mul_ln1118_1532_fu_6164_p2.
DSP Report: register mul_ln1118_1532_fu_6164_p2 is absorbed into DSP mul_ln1118_1532_fu_6164_p2.
DSP Report: operator mul_ln1118_1532_fu_6164_p2 is absorbed into DSP mul_ln1118_1532_fu_6164_p2.
DSP Report: Generating DSP mul_ln1118_2261_fu_5379_p2, operation Mode is: A''*(B:0x3ffa5).
DSP Report: register mul_ln1118_2261_fu_5379_p2 is absorbed into DSP mul_ln1118_2261_fu_5379_p2.
DSP Report: register mul_ln1118_2261_fu_5379_p2 is absorbed into DSP mul_ln1118_2261_fu_5379_p2.
DSP Report: operator mul_ln1118_2261_fu_5379_p2 is absorbed into DSP mul_ln1118_2261_fu_5379_p2.
DSP Report: Generating DSP mul_ln1118_1785_fu_4291_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_1785_fu_4291_p2 is absorbed into DSP mul_ln1118_1785_fu_4291_p2.
DSP Report: register mul_ln1118_1785_fu_4291_p2 is absorbed into DSP mul_ln1118_1785_fu_4291_p2.
DSP Report: operator mul_ln1118_1785_fu_4291_p2 is absorbed into DSP mul_ln1118_1785_fu_4291_p2.
DSP Report: Generating DSP mul_ln1118_1575_fu_4999_p2, operation Mode is: A''*(B:0x3ffcd).
DSP Report: register mul_ln1118_1575_fu_4999_p2 is absorbed into DSP mul_ln1118_1575_fu_4999_p2.
DSP Report: register mul_ln1118_1575_fu_4999_p2 is absorbed into DSP mul_ln1118_1575_fu_4999_p2.
DSP Report: operator mul_ln1118_1575_fu_4999_p2 is absorbed into DSP mul_ln1118_1575_fu_4999_p2.
DSP Report: Generating DSP mul_ln1118_1665_fu_6011_p2, operation Mode is: A''*(B:0x3ffd2).
DSP Report: register mul_ln1118_1665_fu_6011_p2 is absorbed into DSP mul_ln1118_1665_fu_6011_p2.
DSP Report: register mul_ln1118_1665_fu_6011_p2 is absorbed into DSP mul_ln1118_1665_fu_6011_p2.
DSP Report: operator mul_ln1118_1665_fu_6011_p2 is absorbed into DSP mul_ln1118_1665_fu_6011_p2.
DSP Report: Generating DSP add_ln703_2103_fu_38676691_p2, operation Mode is: C+A''*(B:0x3a).
DSP Report: register data_169_V_read_1_reg_38696195_reg is absorbed into DSP add_ln703_2103_fu_38676691_p2.
DSP Report: register data_169_V_read_1_reg_38696195_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2103_fu_38676691_p2.
DSP Report: operator add_ln703_2103_fu_38676691_p2 is absorbed into DSP add_ln703_2103_fu_38676691_p2.
DSP Report: operator mul_ln1118_2573_fu_3969_p2 is absorbed into DSP add_ln703_2103_fu_38676691_p2.
DSP Report: Generating DSP mul_ln1118_1831_fu_7473_p2, operation Mode is: A''*(B:0x46).
DSP Report: register data_121_V_read_1_reg_38696902_reg is absorbed into DSP mul_ln1118_1831_fu_7473_p2.
DSP Report: register data_121_V_read_1_reg_38696902_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1831_fu_7473_p2.
DSP Report: operator mul_ln1118_1831_fu_7473_p2 is absorbed into DSP mul_ln1118_1831_fu_7473_p2.
DSP Report: Generating DSP add_ln703_2097_fu_38676639_p2, operation Mode is: PCIN+A''*(B:0x68).
DSP Report: register data_109_V_read_1_reg_38697081_reg is absorbed into DSP add_ln703_2097_fu_38676639_p2.
DSP Report: register data_109_V_read_1_reg_38697081_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2097_fu_38676639_p2.
DSP Report: operator add_ln703_2097_fu_38676639_p2 is absorbed into DSP add_ln703_2097_fu_38676639_p2.
DSP Report: operator mul_ln1118_1646_fu_6838_p2 is absorbed into DSP add_ln703_2097_fu_38676639_p2.
DSP Report: Generating DSP add_ln703_2097_fu_38676639_p2, operation Mode is: PCIN+A''*(B:0x45).
DSP Report: register data_105_V_read_1_reg_38697136_reg is absorbed into DSP add_ln703_2097_fu_38676639_p2.
DSP Report: register data_105_V_read_1_reg_38697136_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2097_fu_38676639_p2.
DSP Report: operator add_ln703_2097_fu_38676639_p2 is absorbed into DSP add_ln703_2097_fu_38676639_p2.
DSP Report: operator mul_ln1118_1589_fu_6117_p2 is absorbed into DSP add_ln703_2097_fu_38676639_p2.
DSP Report: Generating DSP mul_ln1118_1409_fu_6604_p2, operation Mode is: A''*(B:0x3ffd2).
DSP Report: register mul_ln1118_1409_fu_6604_p2 is absorbed into DSP mul_ln1118_1409_fu_6604_p2.
DSP Report: register mul_ln1118_1409_fu_6604_p2 is absorbed into DSP mul_ln1118_1409_fu_6604_p2.
DSP Report: operator mul_ln1118_1409_fu_6604_p2 is absorbed into DSP mul_ln1118_1409_fu_6604_p2.
DSP Report: Generating DSP add_ln703_3108_fu_38682957_p2, operation Mode is: C+A''*(B:0x71).
DSP Report: register data_168_V_read_1_reg_38696211_reg is absorbed into DSP add_ln703_3108_fu_38682957_p2.
DSP Report: register data_168_V_read_1_reg_38696211_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3108_fu_38682957_p2.
DSP Report: operator add_ln703_3108_fu_38682957_p2 is absorbed into DSP add_ln703_3108_fu_38682957_p2.
DSP Report: operator mul_ln1118_2556_fu_4379_p2 is absorbed into DSP add_ln703_3108_fu_38682957_p2.
DSP Report: Generating DSP add_ln703_3109_fu_38682967_p2, operation Mode is: PCIN+A''*(B:0x64).
DSP Report: register data_130_V_read_1_reg_38696769_reg is absorbed into DSP add_ln703_3109_fu_38682967_p2.
DSP Report: register data_130_V_read_1_reg_38696769_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3109_fu_38682967_p2.
DSP Report: operator add_ln703_3109_fu_38682967_p2 is absorbed into DSP add_ln703_3109_fu_38682967_p2.
DSP Report: operator mul_ln1118_1962_fu_6698_p2 is absorbed into DSP add_ln703_3109_fu_38682967_p2.
DSP Report: Generating DSP mul_ln1118_1506_fu_7452_p2, operation Mode is: A''*(B:0x3ffa2).
DSP Report: register mul_ln1118_1506_fu_7452_p2 is absorbed into DSP mul_ln1118_1506_fu_7452_p2.
DSP Report: register mul_ln1118_1506_fu_7452_p2 is absorbed into DSP mul_ln1118_1506_fu_7452_p2.
DSP Report: operator mul_ln1118_1506_fu_7452_p2 is absorbed into DSP mul_ln1118_1506_fu_7452_p2.
DSP Report: Generating DSP mul_ln1118_1583_fu_5389_p2, operation Mode is: A''*(B:0x3ff8c).
DSP Report: register mul_ln1118_1583_fu_5389_p2 is absorbed into DSP mul_ln1118_1583_fu_5389_p2.
DSP Report: register mul_ln1118_1583_fu_5389_p2 is absorbed into DSP mul_ln1118_1583_fu_5389_p2.
DSP Report: operator mul_ln1118_1583_fu_5389_p2 is absorbed into DSP mul_ln1118_1583_fu_5389_p2.
DSP Report: Generating DSP mul_ln1118_1434_fu_6843_p2, operation Mode is: A''*(B:0x3ffcb).
DSP Report: register mul_ln1118_1434_fu_6843_p2 is absorbed into DSP mul_ln1118_1434_fu_6843_p2.
DSP Report: register mul_ln1118_1434_fu_6843_p2 is absorbed into DSP mul_ln1118_1434_fu_6843_p2.
DSP Report: operator mul_ln1118_1434_fu_6843_p2 is absorbed into DSP mul_ln1118_1434_fu_6843_p2.
DSP Report: Generating DSP mul_ln1118_1493_fu_5905_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_1493_fu_5905_p2 is absorbed into DSP mul_ln1118_1493_fu_5905_p2.
DSP Report: register mul_ln1118_1493_fu_5905_p2 is absorbed into DSP mul_ln1118_1493_fu_5905_p2.
DSP Report: operator mul_ln1118_1493_fu_5905_p2 is absorbed into DSP mul_ln1118_1493_fu_5905_p2.
DSP Report: Generating DSP mul_ln1118_1854_fu_4123_p2, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_ln1118_1854_fu_4123_p2 is absorbed into DSP mul_ln1118_1854_fu_4123_p2.
DSP Report: register mul_ln1118_1854_fu_4123_p2 is absorbed into DSP mul_ln1118_1854_fu_4123_p2.
DSP Report: operator mul_ln1118_1854_fu_4123_p2 is absorbed into DSP mul_ln1118_1854_fu_4123_p2.
DSP Report: Generating DSP add_ln703_1848_fu_38675083_p2, operation Mode is: C+A''*(B:0x33).
DSP Report: register data_90_V_read_1_reg_38697359_reg is absorbed into DSP add_ln703_1848_fu_38675083_p2.
DSP Report: register data_90_V_read_1_reg_38697359_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1848_fu_38675083_p2.
DSP Report: operator add_ln703_1848_fu_38675083_p2 is absorbed into DSP add_ln703_1848_fu_38675083_p2.
DSP Report: operator mul_ln1118_1364_fu_6746_p2 is absorbed into DSP add_ln703_1848_fu_38675083_p2.
DSP Report: Generating DSP mul_ln1118_2116_fu_5248_p2, operation Mode is: A''*(B:0x3ff9d).
DSP Report: register mul_ln1118_2116_fu_5248_p2 is absorbed into DSP mul_ln1118_2116_fu_5248_p2.
DSP Report: register mul_ln1118_2116_fu_5248_p2 is absorbed into DSP mul_ln1118_2116_fu_5248_p2.
DSP Report: operator mul_ln1118_2116_fu_5248_p2 is absorbed into DSP mul_ln1118_2116_fu_5248_p2.
DSP Report: Generating DSP mul_ln1118_2409_fu_4127_p2, operation Mode is: A''*(B:0x3ff9a).
DSP Report: register mul_ln1118_2409_fu_4127_p2 is absorbed into DSP mul_ln1118_2409_fu_4127_p2.
DSP Report: register mul_ln1118_2409_fu_4127_p2 is absorbed into DSP mul_ln1118_2409_fu_4127_p2.
DSP Report: operator mul_ln1118_2409_fu_4127_p2 is absorbed into DSP mul_ln1118_2409_fu_4127_p2.
DSP Report: Generating DSP mul_ln1118_1893_fu_5155_p2, operation Mode is: A''*(B:0x3ffaa).
DSP Report: register mul_ln1118_1893_fu_5155_p2 is absorbed into DSP mul_ln1118_1893_fu_5155_p2.
DSP Report: register mul_ln1118_1893_fu_5155_p2 is absorbed into DSP mul_ln1118_1893_fu_5155_p2.
DSP Report: operator mul_ln1118_1893_fu_5155_p2 is absorbed into DSP mul_ln1118_1893_fu_5155_p2.
DSP Report: Generating DSP mul_ln1118_1911_fu_4050_p2, operation Mode is: A''*(B:0x3ff8f).
DSP Report: register mul_ln1118_1911_fu_4050_p2 is absorbed into DSP mul_ln1118_1911_fu_4050_p2.
DSP Report: register mul_ln1118_1911_fu_4050_p2 is absorbed into DSP mul_ln1118_1911_fu_4050_p2.
DSP Report: operator mul_ln1118_1911_fu_4050_p2 is absorbed into DSP mul_ln1118_1911_fu_4050_p2.
DSP Report: Generating DSP mul_ln1118_2436_fu_7200_p2, operation Mode is: A''*(B:0x3ff9c).
DSP Report: register mul_ln1118_2436_fu_7200_p2 is absorbed into DSP mul_ln1118_2436_fu_7200_p2.
DSP Report: register mul_ln1118_2436_fu_7200_p2 is absorbed into DSP mul_ln1118_2436_fu_7200_p2.
DSP Report: operator mul_ln1118_2436_fu_7200_p2 is absorbed into DSP mul_ln1118_2436_fu_7200_p2.
DSP Report: Generating DSP mul_ln1118_2377_fu_4952_p2, operation Mode is: A''*(B:0x3ff8d).
DSP Report: register mul_ln1118_2377_fu_4952_p2 is absorbed into DSP mul_ln1118_2377_fu_4952_p2.
DSP Report: register mul_ln1118_2377_fu_4952_p2 is absorbed into DSP mul_ln1118_2377_fu_4952_p2.
DSP Report: operator mul_ln1118_2377_fu_4952_p2 is absorbed into DSP mul_ln1118_2377_fu_4952_p2.
DSP Report: Generating DSP mul_ln1118_2410_fu_6589_p2, operation Mode is: A''*(B:0x3ff93).
DSP Report: register mul_ln1118_2410_fu_6589_p2 is absorbed into DSP mul_ln1118_2410_fu_6589_p2.
DSP Report: register mul_ln1118_2410_fu_6589_p2 is absorbed into DSP mul_ln1118_2410_fu_6589_p2.
DSP Report: operator mul_ln1118_2410_fu_6589_p2 is absorbed into DSP mul_ln1118_2410_fu_6589_p2.
DSP Report: Generating DSP mul_ln1118_2218_fu_7503_p2, operation Mode is: A''*(B:0x3ffa1).
DSP Report: register mul_ln1118_2218_fu_7503_p2 is absorbed into DSP mul_ln1118_2218_fu_7503_p2.
DSP Report: register mul_ln1118_2218_fu_7503_p2 is absorbed into DSP mul_ln1118_2218_fu_7503_p2.
DSP Report: operator mul_ln1118_2218_fu_7503_p2 is absorbed into DSP mul_ln1118_2218_fu_7503_p2.
DSP Report: Generating DSP mul_ln1118_2283_fu_7205_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln1118_2283_fu_7205_p2 is absorbed into DSP mul_ln1118_2283_fu_7205_p2.
DSP Report: register mul_ln1118_2283_fu_7205_p2 is absorbed into DSP mul_ln1118_2283_fu_7205_p2.
DSP Report: operator mul_ln1118_2283_fu_7205_p2 is absorbed into DSP mul_ln1118_2283_fu_7205_p2.
DSP Report: Generating DSP mul_ln1118_2136_fu_6478_p2, operation Mode is: A''*(B:0x3ff8d).
DSP Report: register mul_ln1118_2136_fu_6478_p2 is absorbed into DSP mul_ln1118_2136_fu_6478_p2.
DSP Report: register mul_ln1118_2136_fu_6478_p2 is absorbed into DSP mul_ln1118_2136_fu_6478_p2.
DSP Report: operator mul_ln1118_2136_fu_6478_p2 is absorbed into DSP mul_ln1118_2136_fu_6478_p2.
DSP Report: Generating DSP mul_ln1118_1941_fu_6721_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_1941_fu_6721_p2 is absorbed into DSP mul_ln1118_1941_fu_6721_p2.
DSP Report: register mul_ln1118_1941_fu_6721_p2 is absorbed into DSP mul_ln1118_1941_fu_6721_p2.
DSP Report: operator mul_ln1118_1941_fu_6721_p2 is absorbed into DSP mul_ln1118_1941_fu_6721_p2.
DSP Report: Generating DSP mul_ln1118_1966_fu_4743_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_1966_fu_4743_p2 is absorbed into DSP mul_ln1118_1966_fu_4743_p2.
DSP Report: register mul_ln1118_1966_fu_4743_p2 is absorbed into DSP mul_ln1118_1966_fu_4743_p2.
DSP Report: operator mul_ln1118_1966_fu_4743_p2 is absorbed into DSP mul_ln1118_1966_fu_4743_p2.
DSP Report: Generating DSP mul_ln1118_1790_fu_7395_p2, operation Mode is: A''*(B:0x3ffc5).
DSP Report: register mul_ln1118_1790_fu_7395_p2 is absorbed into DSP mul_ln1118_1790_fu_7395_p2.
DSP Report: register mul_ln1118_1790_fu_7395_p2 is absorbed into DSP mul_ln1118_1790_fu_7395_p2.
DSP Report: operator mul_ln1118_1790_fu_7395_p2 is absorbed into DSP mul_ln1118_1790_fu_7395_p2.
DSP Report: Generating DSP mul_ln1118_1746_fu_7334_p2, operation Mode is: A''*(B:0x3ffa4).
DSP Report: register mul_ln1118_1746_fu_7334_p2 is absorbed into DSP mul_ln1118_1746_fu_7334_p2.
DSP Report: register mul_ln1118_1746_fu_7334_p2 is absorbed into DSP mul_ln1118_1746_fu_7334_p2.
DSP Report: operator mul_ln1118_1746_fu_7334_p2 is absorbed into DSP mul_ln1118_1746_fu_7334_p2.
DSP Report: Generating DSP mul_ln1118_1793_fu_4124_p2, operation Mode is: A''*(B:0x3ffa6).
DSP Report: register mul_ln1118_1793_fu_4124_p2 is absorbed into DSP mul_ln1118_1793_fu_4124_p2.
DSP Report: register mul_ln1118_1793_fu_4124_p2 is absorbed into DSP mul_ln1118_1793_fu_4124_p2.
DSP Report: operator mul_ln1118_1793_fu_4124_p2 is absorbed into DSP mul_ln1118_1793_fu_4124_p2.
DSP Report: Generating DSP mul_ln1118_1885_fu_4199_p2, operation Mode is: A''*(B:0x3ff58).
DSP Report: register mul_ln1118_1885_fu_4199_p2 is absorbed into DSP mul_ln1118_1885_fu_4199_p2.
DSP Report: register mul_ln1118_1885_fu_4199_p2 is absorbed into DSP mul_ln1118_1885_fu_4199_p2.
DSP Report: operator mul_ln1118_1885_fu_4199_p2 is absorbed into DSP mul_ln1118_1885_fu_4199_p2.
DSP Report: Generating DSP mul_ln1118_2061_fu_4714_p2, operation Mode is: A''*(B:0x3ff26).
DSP Report: register mul_ln1118_2061_fu_4714_p2 is absorbed into DSP mul_ln1118_2061_fu_4714_p2.
DSP Report: register mul_ln1118_2061_fu_4714_p2 is absorbed into DSP mul_ln1118_2061_fu_4714_p2.
DSP Report: operator mul_ln1118_2061_fu_4714_p2 is absorbed into DSP mul_ln1118_2061_fu_4714_p2.
DSP Report: Generating DSP mul_ln1118_1496_fu_5131_p2, operation Mode is: A''*(B:0x3ff7d).
DSP Report: register mul_ln1118_1496_fu_5131_p2 is absorbed into DSP mul_ln1118_1496_fu_5131_p2.
DSP Report: register mul_ln1118_1496_fu_5131_p2 is absorbed into DSP mul_ln1118_1496_fu_5131_p2.
DSP Report: operator mul_ln1118_1496_fu_5131_p2 is absorbed into DSP mul_ln1118_1496_fu_5131_p2.
DSP Report: Generating DSP mul_ln1118_1676_fu_4041_p2, operation Mode is: A''*(B:0x3ff41).
DSP Report: register mul_ln1118_1676_fu_4041_p2 is absorbed into DSP mul_ln1118_1676_fu_4041_p2.
DSP Report: register mul_ln1118_1676_fu_4041_p2 is absorbed into DSP mul_ln1118_1676_fu_4041_p2.
DSP Report: operator mul_ln1118_1676_fu_4041_p2 is absorbed into DSP mul_ln1118_1676_fu_4041_p2.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myhls/layer16_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "myhls/layer16_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "myhls/layer16_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myhls/layer17_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "myhls/layer17_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "myhls/layer17_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myhls/layer17_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "myhls/layer17_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "myhls/layer17_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"myhls/layer5_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM "myhls/layer5_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "myhls/layer5_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myhls/layer7_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "myhls/layer7_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "myhls/layer7_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myhls/layer8_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "myhls/layer8_out_V_data_0_V_U/mem_reg"
DSP Report: Generating DSP mul_ln1118_3058_reg_155759_reg, operation Mode is: (A2*(B:0x3fec7))'.
DSP Report: register mul_ln1118_3058_reg_155759_reg is absorbed into DSP mul_ln1118_3058_reg_155759_reg.
DSP Report: register mul_ln1118_3058_reg_155759_reg is absorbed into DSP mul_ln1118_3058_reg_155759_reg.
DSP Report: operator mul_ln1118_3058_fu_2421_p2 is absorbed into DSP mul_ln1118_3058_reg_155759_reg.
DSP Report: Generating DSP mul_ln1118_3061_fu_2321_p2, operation Mode is: A2*(B:0x3fee4).
DSP Report: register mul_ln1118_3061_fu_2321_p2 is absorbed into DSP mul_ln1118_3061_fu_2321_p2.
DSP Report: operator mul_ln1118_3061_fu_2321_p2 is absorbed into DSP mul_ln1118_3061_fu_2321_p2.
DSP Report: Generating DSP mul_ln1118_fu_2346_p2, operation Mode is: A2*(B:0x3fed5).
DSP Report: register mul_ln1118_fu_2346_p2 is absorbed into DSP mul_ln1118_fu_2346_p2.
DSP Report: operator mul_ln1118_fu_2346_p2 is absorbed into DSP mul_ln1118_fu_2346_p2.
DSP Report: Generating DSP add_ln703_4014_fu_160245_p2, operation Mode is: C+A2*(B:0x34).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP add_ln703_4014_fu_160245_p2.
DSP Report: operator add_ln703_4014_fu_160245_p2 is absorbed into DSP add_ln703_4014_fu_160245_p2.
DSP Report: operator mul_ln1118_3056_fu_2447_p2 is absorbed into DSP add_ln703_4014_fu_160245_p2.
DSP Report: Generating DSP add_ln703_4014_fu_160245_p2, operation Mode is: PCIN+A2*(B:0x35).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_4014_fu_160245_p2.
DSP Report: operator add_ln703_4014_fu_160245_p2 is absorbed into DSP add_ln703_4014_fu_160245_p2.
DSP Report: operator mul_ln1118_3057_fu_2283_p2 is absorbed into DSP add_ln703_4014_fu_160245_p2.
DSP Report: Generating DSP add_ln703_fu_160219_p2, operation Mode is: (C:0x45400)+A2*(B:0x94).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_fu_160219_p2.
DSP Report: operator add_ln703_fu_160219_p2 is absorbed into DSP add_ln703_fu_160219_p2.
DSP Report: operator mul_ln203_fu_2467_p2 is absorbed into DSP add_ln703_fu_160219_p2.
DSP Report: Generating DSP add_ln703_4014_fu_160245_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_4014_fu_160245_p2 is absorbed into DSP add_ln703_4014_fu_160245_p2.
DSP Report: Generating DSP mul_ln1118_3059_fu_2336_p2, operation Mode is: A2*(B:0x3ffdb).
DSP Report: register mul_ln1118_3059_fu_2336_p2 is absorbed into DSP mul_ln1118_3059_fu_2336_p2.
DSP Report: operator mul_ln1118_3059_fu_2336_p2 is absorbed into DSP mul_ln1118_3059_fu_2336_p2.
DSP Report: Generating DSP add_ln703_4019_fu_160277_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_4019_fu_160277_p2 is absorbed into DSP add_ln703_4019_fu_160277_p2.
DSP Report: register add_ln703_4019_fu_160277_p2 is absorbed into DSP add_ln703_4019_fu_160277_p2.
DSP Report: register add_ln703_4019_fu_160277_p2 is absorbed into DSP add_ln703_4019_fu_160277_p2.
DSP Report: operator add_ln703_4019_fu_160277_p2 is absorbed into DSP add_ln703_4019_fu_160277_p2.
DSP Report: Generating DSP add_ln703_4018_fu_160267_p2, operation Mode is: -C'+A2*(B:0x1a)+1-1.
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP add_ln703_4018_fu_160267_p2.
DSP Report: register add_ln703_4018_fu_160267_p2 is absorbed into DSP add_ln703_4018_fu_160267_p2.
DSP Report: operator add_ln703_4018_fu_160267_p2 is absorbed into DSP add_ln703_4018_fu_160267_p2.
DSP Report: operator mul_ln1118_3060_fu_2320_p2 is absorbed into DSP add_ln703_4018_fu_160267_p2.
DSP Report: Generating DSP add_ln703_4019_reg_162448_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_4019_reg_162448_reg is absorbed into DSP add_ln703_4019_reg_162448_reg.
DSP Report: operator add_ln703_4019_fu_160277_p2 is absorbed into DSP add_ln703_4019_reg_162448_reg.
DSP Report: Generating DSP mul_ln1118_3064_fu_2461_p2, operation Mode is: A2*(B:0x3ff7d).
DSP Report: register mul_ln1118_3064_fu_2461_p2 is absorbed into DSP mul_ln1118_3064_fu_2461_p2.
DSP Report: operator mul_ln1118_3064_fu_2461_p2 is absorbed into DSP mul_ln1118_3064_fu_2461_p2.
DSP Report: Generating DSP mul_ln1118_3067_fu_2468_p2, operation Mode is: A2*(B:0x3ffaa).
DSP Report: register mul_ln1118_3067_fu_2468_p2 is absorbed into DSP mul_ln1118_3067_fu_2468_p2.
DSP Report: operator mul_ln1118_3067_fu_2468_p2 is absorbed into DSP mul_ln1118_3067_fu_2468_p2.
DSP Report: Generating DSP mul_ln1118_3068_fu_2419_p2, operation Mode is: A2*(B:0x3ff37).
DSP Report: register mul_ln1118_3068_fu_2419_p2 is absorbed into DSP mul_ln1118_3068_fu_2419_p2.
DSP Report: operator mul_ln1118_3068_fu_2419_p2 is absorbed into DSP mul_ln1118_3068_fu_2419_p2.
DSP Report: Generating DSP mul_ln1118_3069_fu_2298_p2, operation Mode is: A2*(B:0x36).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3069_fu_2298_p2.
DSP Report: operator mul_ln1118_3069_fu_2298_p2 is absorbed into DSP mul_ln1118_3069_fu_2298_p2.
DSP Report: Generating DSP add_ln703_4029_fu_160335_p2, operation Mode is: PCIN+A2*(B:0x59).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_4029_fu_160335_p2.
DSP Report: operator add_ln703_4029_fu_160335_p2 is absorbed into DSP add_ln703_4029_fu_160335_p2.
DSP Report: operator mul_ln1118_3065_fu_2416_p2 is absorbed into DSP add_ln703_4029_fu_160335_p2.
DSP Report: Generating DSP add_ln703_4029_fu_160335_p2, operation Mode is: PCIN+A2*(B:0x2c).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_4029_fu_160335_p2.
DSP Report: operator add_ln703_4029_fu_160335_p2 is absorbed into DSP add_ln703_4029_fu_160335_p2.
DSP Report: operator mul_ln1118_3063_fu_2449_p2 is absorbed into DSP add_ln703_4029_fu_160335_p2.
DSP Report: Generating DSP mul_ln1118_3066_fu_2331_p2, operation Mode is: A2*(B:0x3ffed).
DSP Report: register mul_ln1118_3066_fu_2331_p2 is absorbed into DSP mul_ln1118_3066_fu_2331_p2.
DSP Report: operator mul_ln1118_3066_fu_2331_p2 is absorbed into DSP mul_ln1118_3066_fu_2331_p2.
DSP Report: Generating DSP mul_ln1118_3062_fu_2339_p2, operation Mode is: A2*(B:0x3ffe6).
DSP Report: register mul_ln1118_3062_fu_2339_p2 is absorbed into DSP mul_ln1118_3062_fu_2339_p2.
DSP Report: operator mul_ln1118_3062_fu_2339_p2 is absorbed into DSP mul_ln1118_3062_fu_2339_p2.
DSP Report: Generating DSP mul_ln1118_3070_fu_2280_p2, operation Mode is: A''*(B:0x3ff69).
DSP Report: register mul_ln1118_3070_fu_2280_p2 is absorbed into DSP mul_ln1118_3070_fu_2280_p2.
DSP Report: register mul_ln1118_3070_fu_2280_p2 is absorbed into DSP mul_ln1118_3070_fu_2280_p2.
DSP Report: operator mul_ln1118_3070_fu_2280_p2 is absorbed into DSP mul_ln1118_3070_fu_2280_p2.
DSP Report: Generating DSP mul_ln1118_3074_fu_2326_p2, operation Mode is: A2*(B:0x3ff16).
DSP Report: register mul_ln1118_3074_fu_2326_p2 is absorbed into DSP mul_ln1118_3074_fu_2326_p2.
DSP Report: operator mul_ln1118_3074_fu_2326_p2 is absorbed into DSP mul_ln1118_3074_fu_2326_p2.
DSP Report: Generating DSP mul_ln1118_3071_fu_2360_p2, operation Mode is: A2*(B:0x3ff3b).
DSP Report: register mul_ln1118_3071_fu_2360_p2 is absorbed into DSP mul_ln1118_3071_fu_2360_p2.
DSP Report: operator mul_ln1118_3071_fu_2360_p2 is absorbed into DSP mul_ln1118_3071_fu_2360_p2.
DSP Report: Generating DSP mul_ln1118_3076_fu_2345_p2, operation Mode is: A2*(B:0x3ff33).
DSP Report: register mul_ln1118_3076_fu_2345_p2 is absorbed into DSP mul_ln1118_3076_fu_2345_p2.
DSP Report: operator mul_ln1118_3076_fu_2345_p2 is absorbed into DSP mul_ln1118_3076_fu_2345_p2.
DSP Report: Generating DSP mul_ln1118_3088_fu_2301_p2, operation Mode is: A2*(B:0x3ff5d).
DSP Report: register mul_ln1118_3088_fu_2301_p2 is absorbed into DSP mul_ln1118_3088_fu_2301_p2.
DSP Report: operator mul_ln1118_3088_fu_2301_p2 is absorbed into DSP mul_ln1118_3088_fu_2301_p2.
DSP Report: Generating DSP mul_ln1118_3082_fu_2315_p2, operation Mode is: A2*(B:0x3ff6e).
DSP Report: register mul_ln1118_3082_fu_2315_p2 is absorbed into DSP mul_ln1118_3082_fu_2315_p2.
DSP Report: operator mul_ln1118_3082_fu_2315_p2 is absorbed into DSP mul_ln1118_3082_fu_2315_p2.
DSP Report: Generating DSP mul_ln1118_3087_fu_2364_p2, operation Mode is: A2*(B:0x3ff87).
DSP Report: register mul_ln1118_3087_fu_2364_p2 is absorbed into DSP mul_ln1118_3087_fu_2364_p2.
DSP Report: operator mul_ln1118_3087_fu_2364_p2 is absorbed into DSP mul_ln1118_3087_fu_2364_p2.
DSP Report: Generating DSP mul_ln1118_3086_fu_2388_p2, operation Mode is: A2*(B:0x3ff95).
DSP Report: register mul_ln1118_3086_fu_2388_p2 is absorbed into DSP mul_ln1118_3086_fu_2388_p2.
DSP Report: operator mul_ln1118_3086_fu_2388_p2 is absorbed into DSP mul_ln1118_3086_fu_2388_p2.
DSP Report: Generating DSP add_ln703_4045_fu_160417_p2, operation Mode is: C+A2*(B:0x53).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_4045_fu_160417_p2.
DSP Report: operator add_ln703_4045_fu_160417_p2 is absorbed into DSP add_ln703_4045_fu_160417_p2.
DSP Report: operator mul_ln1118_3072_fu_2445_p2 is absorbed into DSP add_ln703_4045_fu_160417_p2.
DSP Report: Generating DSP add_ln703_4046_fu_160427_p2, operation Mode is: C+A2*(B:0x58).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP add_ln703_4046_fu_160427_p2.
DSP Report: operator add_ln703_4046_fu_160427_p2 is absorbed into DSP add_ln703_4046_fu_160427_p2.
DSP Report: operator mul_ln1118_3083_fu_2443_p2 is absorbed into DSP add_ln703_4046_fu_160427_p2.
DSP Report: Generating DSP mul_ln1118_3091_fu_2481_p2, operation Mode is: A2*(B:0x3ff6b).
DSP Report: register mul_ln1118_3091_fu_2481_p2 is absorbed into DSP mul_ln1118_3091_fu_2481_p2.
DSP Report: operator mul_ln1118_3091_fu_2481_p2 is absorbed into DSP mul_ln1118_3091_fu_2481_p2.
DSP Report: Generating DSP add_ln703_4042_fu_160391_p2, operation Mode is: C+A2*(B:0x86).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP add_ln703_4042_fu_160391_p2.
DSP Report: operator add_ln703_4042_fu_160391_p2 is absorbed into DSP add_ln703_4042_fu_160391_p2.
DSP Report: operator mul_ln1118_3073_fu_2317_p2 is absorbed into DSP add_ln703_4042_fu_160391_p2.
DSP Report: Generating DSP mul_ln1118_3085_fu_2434_p2, operation Mode is: A2*(B:0x3ffd4).
DSP Report: register mul_ln1118_3085_fu_2434_p2 is absorbed into DSP mul_ln1118_3085_fu_2434_p2.
DSP Report: operator mul_ln1118_3085_fu_2434_p2 is absorbed into DSP mul_ln1118_3085_fu_2434_p2.
DSP Report: Generating DSP mul_ln1118_3080_fu_2441_p2, operation Mode is: A2*(B:0x3ffda).
DSP Report: register mul_ln1118_3080_fu_2441_p2 is absorbed into DSP mul_ln1118_3080_fu_2441_p2.
DSP Report: operator mul_ln1118_3080_fu_2441_p2 is absorbed into DSP mul_ln1118_3080_fu_2441_p2.
DSP Report: Generating DSP mul_ln1118_3090_fu_2480_p2, operation Mode is: A2*(B:0x3ffcf).
DSP Report: register mul_ln1118_3090_fu_2480_p2 is absorbed into DSP mul_ln1118_3090_fu_2480_p2.
DSP Report: operator mul_ln1118_3090_fu_2480_p2 is absorbed into DSP mul_ln1118_3090_fu_2480_p2.
DSP Report: Generating DSP add_ln703_4051_fu_160463_p2, operation Mode is: C+A2*(B:0x25).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP add_ln703_4051_fu_160463_p2.
DSP Report: operator add_ln703_4051_fu_160463_p2 is absorbed into DSP add_ln703_4051_fu_160463_p2.
DSP Report: operator mul_ln1118_3075_fu_2344_p2 is absorbed into DSP add_ln703_4051_fu_160463_p2.
DSP Report: Generating DSP mul_ln1118_3089_fu_2389_p2, operation Mode is: A2*(B:0x2b).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3089_fu_2389_p2.
DSP Report: operator mul_ln1118_3089_fu_2389_p2 is absorbed into DSP mul_ln1118_3089_fu_2389_p2.
DSP Report: Generating DSP add_ln703_4057_fu_160519_p2, operation Mode is: PCIN+A2*(B:0x33).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP add_ln703_4057_fu_160519_p2.
DSP Report: operator add_ln703_4057_fu_160519_p2 is absorbed into DSP add_ln703_4057_fu_160519_p2.
DSP Report: operator mul_ln1118_3092_fu_2299_p2 is absorbed into DSP add_ln703_4057_fu_160519_p2.
DSP Report: Generating DSP mul_ln1118_3081_fu_2464_p2, operation Mode is: A2*(B:0x3ffe9).
DSP Report: register mul_ln1118_3081_fu_2464_p2 is absorbed into DSP mul_ln1118_3081_fu_2464_p2.
DSP Report: operator mul_ln1118_3081_fu_2464_p2 is absorbed into DSP mul_ln1118_3081_fu_2464_p2.
DSP Report: Generating DSP mul_ln1118_3077_fu_2407_p2, operation Mode is: A2*(B:0x2c).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3077_fu_2407_p2.
DSP Report: operator mul_ln1118_3077_fu_2407_p2 is absorbed into DSP mul_ln1118_3077_fu_2407_p2.
DSP Report: Generating DSP add_ln703_4055_fu_160503_p2, operation Mode is: PCIN+A2*(B:0x35).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP add_ln703_4055_fu_160503_p2.
DSP Report: operator add_ln703_4055_fu_160503_p2 is absorbed into DSP add_ln703_4055_fu_160503_p2.
DSP Report: operator mul_ln1118_3084_fu_2383_p2 is absorbed into DSP add_ln703_4055_fu_160503_p2.
DSP Report: Generating DSP add_ln703_4055_fu_160503_p2, operation Mode is: PCIN+A2*(B:0x2a).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_4055_fu_160503_p2.
DSP Report: operator add_ln703_4055_fu_160503_p2 is absorbed into DSP add_ln703_4055_fu_160503_p2.
DSP Report: operator mul_ln1118_3079_fu_2289_p2 is absorbed into DSP add_ln703_4055_fu_160503_p2.
DSP Report: Generating DSP mul_ln1118_3118_fu_2427_p2, operation Mode is: A2*(B:0x12d).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3118_fu_2427_p2.
DSP Report: operator mul_ln1118_3118_fu_2427_p2 is absorbed into DSP mul_ln1118_3118_fu_2427_p2.
DSP Report: Generating DSP add_ln703_4065_reg_162493_reg, operation Mode is: PCIN+A2*(B:0x10b).
DSP Report: register data_118_V_read_int_reg_reg is absorbed into DSP add_ln703_4065_reg_162493_reg.
DSP Report: register add_ln703_4065_reg_162493_reg is absorbed into DSP add_ln703_4065_reg_162493_reg.
DSP Report: operator add_ln703_4065_fu_160587_p2 is absorbed into DSP add_ln703_4065_reg_162493_reg.
DSP Report: operator mul_ln1118_3137_fu_2408_p2 is absorbed into DSP add_ln703_4065_reg_162493_reg.
DSP Report: Generating DSP mul_ln1118_3096_fu_2369_p2, operation Mode is: A2*(B:0x3ff50).
DSP Report: register mul_ln1118_3096_fu_2369_p2 is absorbed into DSP mul_ln1118_3096_fu_2369_p2.
DSP Report: operator mul_ln1118_3096_fu_2369_p2 is absorbed into DSP mul_ln1118_3096_fu_2369_p2.
DSP Report: Generating DSP mul_ln1118_3095_fu_2375_p2, operation Mode is: A2*(B:0x3ff73).
DSP Report: register mul_ln1118_3095_fu_2375_p2 is absorbed into DSP mul_ln1118_3095_fu_2375_p2.
DSP Report: operator mul_ln1118_3095_fu_2375_p2 is absorbed into DSP mul_ln1118_3095_fu_2375_p2.
DSP Report: Generating DSP mul_ln1118_3093_fu_2390_p2, operation Mode is: A2*(B:0x3ff22).
DSP Report: register mul_ln1118_3093_fu_2390_p2 is absorbed into DSP mul_ln1118_3093_fu_2390_p2.
DSP Report: operator mul_ln1118_3093_fu_2390_p2 is absorbed into DSP mul_ln1118_3093_fu_2390_p2.
DSP Report: Generating DSP mul_ln1118_3112_fu_2370_p2, operation Mode is: A2*(B:0x3ff61).
DSP Report: register mul_ln1118_3112_fu_2370_p2 is absorbed into DSP mul_ln1118_3112_fu_2370_p2.
DSP Report: operator mul_ln1118_3112_fu_2370_p2 is absorbed into DSP mul_ln1118_3112_fu_2370_p2.
DSP Report: Generating DSP mul_ln1118_3110_fu_2374_p2, operation Mode is: A2*(B:0x3ff5e).
DSP Report: register mul_ln1118_3110_fu_2374_p2 is absorbed into DSP mul_ln1118_3110_fu_2374_p2.
DSP Report: operator mul_ln1118_3110_fu_2374_p2 is absorbed into DSP mul_ln1118_3110_fu_2374_p2.
DSP Report: Generating DSP mul_ln1118_3107_fu_2507_p2, operation Mode is: A2*(B:0x3ff0f).
DSP Report: register mul_ln1118_3107_fu_2507_p2 is absorbed into DSP mul_ln1118_3107_fu_2507_p2.
DSP Report: operator mul_ln1118_3107_fu_2507_p2 is absorbed into DSP mul_ln1118_3107_fu_2507_p2.
DSP Report: Generating DSP mul_ln1118_3133_fu_2347_p2, operation Mode is: A2*(B:0x3ff50).
DSP Report: register mul_ln1118_3133_fu_2347_p2 is absorbed into DSP mul_ln1118_3133_fu_2347_p2.
DSP Report: operator mul_ln1118_3133_fu_2347_p2 is absorbed into DSP mul_ln1118_3133_fu_2347_p2.
DSP Report: Generating DSP mul_ln1118_3130_fu_2485_p2, operation Mode is: A2*(B:0x3ff0d).
DSP Report: register mul_ln1118_3130_fu_2485_p2 is absorbed into DSP mul_ln1118_3130_fu_2485_p2.
DSP Report: operator mul_ln1118_3130_fu_2485_p2 is absorbed into DSP mul_ln1118_3130_fu_2485_p2.
DSP Report: Generating DSP mul_ln1118_3148_fu_2323_p2, operation Mode is: A2*(B:0x3ff3b).
DSP Report: register mul_ln1118_3148_fu_2323_p2 is absorbed into DSP mul_ln1118_3148_fu_2323_p2.
DSP Report: operator mul_ln1118_3148_fu_2323_p2 is absorbed into DSP mul_ln1118_3148_fu_2323_p2.
DSP Report: Generating DSP mul_ln1118_3120_fu_2469_p2, operation Mode is: A2*(B:0x96).
DSP Report: register data_93_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3120_fu_2469_p2.
DSP Report: operator mul_ln1118_3120_fu_2469_p2 is absorbed into DSP mul_ln1118_3120_fu_2469_p2.
DSP Report: Generating DSP add_ln703_4078_fu_160657_p2, operation Mode is: PCIN+A2*(B:0xb8).
DSP Report: register data_70_V_read_int_reg_reg is absorbed into DSP add_ln703_4078_fu_160657_p2.
DSP Report: operator add_ln703_4078_fu_160657_p2 is absorbed into DSP add_ln703_4078_fu_160657_p2.
DSP Report: operator mul_ln1118_3102_fu_2380_p2 is absorbed into DSP add_ln703_4078_fu_160657_p2.
DSP Report: Generating DSP add_ln703_4078_fu_160657_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_4078_fu_160657_p2 is absorbed into DSP add_ln703_4078_fu_160657_p2.
DSP Report: register add_ln703_4078_fu_160657_p2 is absorbed into DSP add_ln703_4078_fu_160657_p2.
DSP Report: register add_ln703_4078_fu_160657_p2 is absorbed into DSP add_ln703_4078_fu_160657_p2.
DSP Report: operator add_ln703_4078_fu_160657_p2 is absorbed into DSP add_ln703_4078_fu_160657_p2.
DSP Report: Generating DSP mul_ln1118_3138_fu_2420_p2, operation Mode is: A2*(B:0x92).
DSP Report: register data_120_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3138_fu_2420_p2.
DSP Report: operator mul_ln1118_3138_fu_2420_p2 is absorbed into DSP mul_ln1118_3138_fu_2420_p2.
DSP Report: Generating DSP add_ln703_4084_fu_160695_p2, operation Mode is: PCIN+A2*(B:0xcd).
DSP Report: register data_121_V_read_int_reg_reg is absorbed into DSP add_ln703_4084_fu_160695_p2.
DSP Report: operator add_ln703_4084_fu_160695_p2 is absorbed into DSP add_ln703_4084_fu_160695_p2.
DSP Report: operator mul_ln1118_3139_fu_2348_p2 is absorbed into DSP add_ln703_4084_fu_160695_p2.
DSP Report: Generating DSP add_ln703_4084_reg_162523_reg, operation Mode is: PCIN+A2*(B:0x8d).
DSP Report: register data_123_V_read_int_reg_reg is absorbed into DSP add_ln703_4084_reg_162523_reg.
DSP Report: register add_ln703_4084_reg_162523_reg is absorbed into DSP add_ln703_4084_reg_162523_reg.
DSP Report: operator add_ln703_4084_fu_160695_p2 is absorbed into DSP add_ln703_4084_reg_162523_reg.
DSP Report: operator mul_ln1118_3140_fu_2297_p2 is absorbed into DSP add_ln703_4084_reg_162523_reg.
DSP Report: Generating DSP mul_ln1118_3121_fu_2337_p2, operation Mode is: A2*(B:0xf9).
DSP Report: register data_94_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3121_fu_2337_p2.
DSP Report: operator mul_ln1118_3121_fu_2337_p2 is absorbed into DSP mul_ln1118_3121_fu_2337_p2.
DSP Report: Generating DSP add_ln703_4081_fu_160683_p2, operation Mode is: PCIN+A2*(B:0x99).
DSP Report: register data_99_V_read_int_reg_reg is absorbed into DSP add_ln703_4081_fu_160683_p2.
DSP Report: operator add_ln703_4081_fu_160683_p2 is absorbed into DSP add_ln703_4081_fu_160683_p2.
DSP Report: operator mul_ln1118_3125_fu_2501_p2 is absorbed into DSP add_ln703_4081_fu_160683_p2.
DSP Report: Generating DSP add_ln703_4081_fu_160683_p2, operation Mode is: PCIN+A2*(B:0x8f).
DSP Report: register data_101_V_read_int_reg_reg is absorbed into DSP add_ln703_4081_fu_160683_p2.
DSP Report: operator add_ln703_4081_fu_160683_p2 is absorbed into DSP add_ln703_4081_fu_160683_p2.
DSP Report: operator mul_ln1118_3127_fu_2506_p2 is absorbed into DSP add_ln703_4081_fu_160683_p2.
DSP Report: Generating DSP add_ln703_4081_reg_162518_reg, operation Mode is: PCIN+A2*(B:0xa7).
DSP Report: register data_96_V_read_int_reg_reg is absorbed into DSP add_ln703_4081_reg_162518_reg.
DSP Report: register add_ln703_4081_reg_162518_reg is absorbed into DSP add_ln703_4081_reg_162518_reg.
DSP Report: operator add_ln703_4081_fu_160683_p2 is absorbed into DSP add_ln703_4081_reg_162518_reg.
DSP Report: operator mul_ln1118_3122_fu_2349_p2 is absorbed into DSP add_ln703_4081_reg_162518_reg.
DSP Report: Generating DSP mul_ln1118_3141_fu_2325_p2, operation Mode is: A2*(B:0xa6).
DSP Report: register data_124_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3141_fu_2325_p2.
DSP Report: operator mul_ln1118_3141_fu_2325_p2 is absorbed into DSP mul_ln1118_3141_fu_2325_p2.
DSP Report: Generating DSP add_ln703_4087_fu_160721_p2, operation Mode is: PCIN+A2*(B:0x99).
DSP Report: register data_131_V_read_int_reg_reg is absorbed into DSP add_ln703_4087_fu_160721_p2.
DSP Report: operator add_ln703_4087_fu_160721_p2 is absorbed into DSP add_ln703_4087_fu_160721_p2.
DSP Report: operator mul_ln1118_3146_fu_2422_p2 is absorbed into DSP add_ln703_4087_fu_160721_p2.
DSP Report: Generating DSP add_ln703_4087_fu_160721_p2, operation Mode is: PCIN+A2*(B:0x9e).
DSP Report: register data_126_V_read_int_reg_reg is absorbed into DSP add_ln703_4087_fu_160721_p2.
DSP Report: operator add_ln703_4087_fu_160721_p2 is absorbed into DSP add_ln703_4087_fu_160721_p2.
DSP Report: operator mul_ln1118_3142_fu_2470_p2 is absorbed into DSP add_ln703_4087_fu_160721_p2.
DSP Report: Generating DSP add_ln703_4087_reg_162528_reg, operation Mode is: (PCIN+(A:0x0):B2+C')'.
DSP Report: register data_142_V_read_int_reg_reg is absorbed into DSP add_ln703_4087_reg_162528_reg.
DSP Report: register add_ln703_4087_reg_162528_reg is absorbed into DSP add_ln703_4087_reg_162528_reg.
DSP Report: register add_ln703_4087_reg_162528_reg is absorbed into DSP add_ln703_4087_reg_162528_reg.
DSP Report: operator add_ln703_4087_fu_160721_p2 is absorbed into DSP add_ln703_4087_reg_162528_reg.
DSP Report: Generating DSP mul_ln1118_3094_fu_2402_p2, operation Mode is: A2*(B:0x68).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3094_fu_2402_p2.
DSP Report: operator mul_ln1118_3094_fu_2402_p2 is absorbed into DSP mul_ln1118_3094_fu_2402_p2.
DSP Report: Generating DSP add_ln703_4105_fu_160817_p2, operation Mode is: PCIN+A2*(B:0x57).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP add_ln703_4105_fu_160817_p2.
DSP Report: operator add_ln703_4105_fu_160817_p2 is absorbed into DSP add_ln703_4105_fu_160817_p2.
DSP Report: operator mul_ln1118_3099_fu_2386_p2 is absorbed into DSP add_ln703_4105_fu_160817_p2.
DSP Report: Generating DSP add_ln703_4105_reg_162553_reg, operation Mode is: PCIN+A2*(B:0x68).
DSP Report: register data_69_V_read_int_reg_reg is absorbed into DSP add_ln703_4105_reg_162553_reg.
DSP Report: register add_ln703_4105_reg_162553_reg is absorbed into DSP add_ln703_4105_reg_162553_reg.
DSP Report: operator add_ln703_4105_fu_160817_p2 is absorbed into DSP add_ln703_4105_reg_162553_reg.
DSP Report: operator mul_ln1118_3101_fu_2307_p2 is absorbed into DSP add_ln703_4105_reg_162553_reg.
DSP Report: Generating DSP mul_ln1118_3116_fu_2384_p2, operation Mode is: A2*(B:0x67).
DSP Report: register data_88_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3116_fu_2384_p2.
DSP Report: operator mul_ln1118_3116_fu_2384_p2 is absorbed into DSP mul_ln1118_3116_fu_2384_p2.
DSP Report: Generating DSP add_ln703_4111_fu_160859_p2, operation Mode is: PCIN+A2*(B:0x4c).
DSP Report: register data_90_V_read_int_reg_reg is absorbed into DSP add_ln703_4111_fu_160859_p2.
DSP Report: operator add_ln703_4111_fu_160859_p2 is absorbed into DSP add_ln703_4111_fu_160859_p2.
DSP Report: operator mul_ln1118_3117_fu_2448_p2 is absorbed into DSP add_ln703_4111_fu_160859_p2.
DSP Report: Generating DSP add_ln703_4111_reg_162563_reg, operation Mode is: PCIN+A2*(B:0x6f).
DSP Report: register data_97_V_read_int_reg_reg is absorbed into DSP add_ln703_4111_reg_162563_reg.
DSP Report: register add_ln703_4111_reg_162563_reg is absorbed into DSP add_ln703_4111_reg_162563_reg.
DSP Report: operator add_ln703_4111_fu_160859_p2 is absorbed into DSP add_ln703_4111_reg_162563_reg.
DSP Report: operator mul_ln1118_3123_fu_2404_p2 is absorbed into DSP add_ln703_4111_reg_162563_reg.
DSP Report: Generating DSP mul_ln1118_3113_fu_2371_p2, operation Mode is: A2*(B:0x5d).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3113_fu_2371_p2.
DSP Report: operator mul_ln1118_3113_fu_2371_p2 is absorbed into DSP mul_ln1118_3113_fu_2371_p2.
DSP Report: Generating DSP add_ln703_4108_fu_160843_p2, operation Mode is: PCIN+A2*(B:0x5d).
DSP Report: register data_71_V_read_int_reg_reg is absorbed into DSP add_ln703_4108_fu_160843_p2.
DSP Report: operator add_ln703_4108_fu_160843_p2 is absorbed into DSP add_ln703_4108_fu_160843_p2.
DSP Report: operator mul_ln1118_3103_fu_2428_p2 is absorbed into DSP add_ln703_4108_fu_160843_p2.
DSP Report: Generating DSP add_ln703_4108_fu_160843_p2, operation Mode is: PCIN+A2*(B:0x79).
DSP Report: register data_72_V_read_int_reg_reg is absorbed into DSP add_ln703_4108_fu_160843_p2.
DSP Report: operator add_ln703_4108_fu_160843_p2 is absorbed into DSP add_ln703_4108_fu_160843_p2.
DSP Report: operator mul_ln1118_3104_fu_2279_p2 is absorbed into DSP add_ln703_4108_fu_160843_p2.
DSP Report: Generating DSP add_ln703_4108_reg_162558_reg, operation Mode is: (PCIN+A2:B2+C')'.
DSP Report: register add_ln703_4108_reg_162558_reg is absorbed into DSP add_ln703_4108_reg_162558_reg.
DSP Report: register add_ln703_4108_reg_162558_reg is absorbed into DSP add_ln703_4108_reg_162558_reg.
DSP Report: register add_ln703_4108_reg_162558_reg is absorbed into DSP add_ln703_4108_reg_162558_reg.
DSP Report: register add_ln703_4108_reg_162558_reg is absorbed into DSP add_ln703_4108_reg_162558_reg.
DSP Report: operator add_ln703_4108_fu_160843_p2 is absorbed into DSP add_ln703_4108_reg_162558_reg.
DSP Report: Generating DSP mul_ln1118_3124_fu_2398_p2, operation Mode is: A2*(B:0x56).
DSP Report: register data_98_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3124_fu_2398_p2.
DSP Report: operator mul_ln1118_3124_fu_2398_p2 is absorbed into DSP mul_ln1118_3124_fu_2398_p2.
DSP Report: Generating DSP add_ln703_4114_fu_160885_p2, operation Mode is: PCIN+A2*(B:0x6e).
DSP Report: register data_104_V_read_int_reg_reg is absorbed into DSP add_ln703_4114_fu_160885_p2.
DSP Report: operator add_ln703_4114_fu_160885_p2 is absorbed into DSP add_ln703_4114_fu_160885_p2.
DSP Report: operator mul_ln1118_3129_fu_2425_p2 is absorbed into DSP add_ln703_4114_fu_160885_p2.
DSP Report: Generating DSP add_ln703_4114_fu_160885_p2, operation Mode is: PCIN+A2*(B:0x62).
DSP Report: register data_112_V_read_int_reg_reg is absorbed into DSP add_ln703_4114_fu_160885_p2.
DSP Report: operator add_ln703_4114_fu_160885_p2 is absorbed into DSP add_ln703_4114_fu_160885_p2.
DSP Report: operator mul_ln1118_3134_fu_2493_p2 is absorbed into DSP add_ln703_4114_fu_160885_p2.
DSP Report: Generating DSP add_ln703_4114_reg_162568_reg, operation Mode is: PCIN+A2*(B:0x4b).
DSP Report: register data_102_V_read_int_reg_reg is absorbed into DSP add_ln703_4114_reg_162568_reg.
DSP Report: register add_ln703_4114_reg_162568_reg is absorbed into DSP add_ln703_4114_reg_162568_reg.
DSP Report: operator add_ln703_4114_fu_160885_p2 is absorbed into DSP add_ln703_4114_reg_162568_reg.
DSP Report: operator mul_ln1118_3128_fu_2435_p2 is absorbed into DSP add_ln703_4114_reg_162568_reg.
DSP Report: Generating DSP mul_ln1118_3159_fu_2505_p2, operation Mode is: A2*(B:0x8f).
DSP Report: register data_153_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3159_fu_2505_p2.
DSP Report: operator mul_ln1118_3159_fu_2505_p2 is absorbed into DSP mul_ln1118_3159_fu_2505_p2.
DSP Report: Generating DSP add_ln703_4092_fu_160733_p2, operation Mode is: PCIN+A2*(B:0xd4).
DSP Report: register data_147_V_read_int_reg_reg is absorbed into DSP add_ln703_4092_fu_160733_p2.
DSP Report: operator add_ln703_4092_fu_160733_p2 is absorbed into DSP add_ln703_4092_fu_160733_p2.
DSP Report: operator mul_ln1118_3154_fu_2490_p2 is absorbed into DSP add_ln703_4092_fu_160733_p2.
DSP Report: Generating DSP add_ln703_4092_reg_162533_reg, operation Mode is: (PCIN+A2:B2+C')'.
DSP Report: register add_ln703_4092_reg_162533_reg is absorbed into DSP add_ln703_4092_reg_162533_reg.
DSP Report: register add_ln703_4092_reg_162533_reg is absorbed into DSP add_ln703_4092_reg_162533_reg.
DSP Report: register add_ln703_4092_reg_162533_reg is absorbed into DSP add_ln703_4092_reg_162533_reg.
DSP Report: register add_ln703_4092_reg_162533_reg is absorbed into DSP add_ln703_4092_reg_162533_reg.
DSP Report: operator add_ln703_4092_fu_160733_p2 is absorbed into DSP add_ln703_4092_reg_162533_reg.
DSP Report: Generating DSP mul_ln1118_3132_fu_2432_p2, operation Mode is: A2*(B:0x3ff8c).
DSP Report: register mul_ln1118_3132_fu_2432_p2 is absorbed into DSP mul_ln1118_3132_fu_2432_p2.
DSP Report: operator mul_ln1118_3132_fu_2432_p2 is absorbed into DSP mul_ln1118_3132_fu_2432_p2.
DSP Report: Generating DSP mul_ln1118_3115_fu_2312_p2, operation Mode is: A2*(B:0x3ffb1).
DSP Report: register mul_ln1118_3115_fu_2312_p2 is absorbed into DSP mul_ln1118_3115_fu_2312_p2.
DSP Report: operator mul_ln1118_3115_fu_2312_p2 is absorbed into DSP mul_ln1118_3115_fu_2312_p2.
DSP Report: Generating DSP mul_ln1118_3114_fu_2433_p2, operation Mode is: A2*(B:0x3ff97).
DSP Report: register mul_ln1118_3114_fu_2433_p2 is absorbed into DSP mul_ln1118_3114_fu_2433_p2.
DSP Report: operator mul_ln1118_3114_fu_2433_p2 is absorbed into DSP mul_ln1118_3114_fu_2433_p2.
DSP Report: Generating DSP mul_ln1118_3106_fu_2495_p2, operation Mode is: A2*(B:0x3ff83).
DSP Report: register mul_ln1118_3106_fu_2495_p2 is absorbed into DSP mul_ln1118_3106_fu_2495_p2.
DSP Report: operator mul_ln1118_3106_fu_2495_p2 is absorbed into DSP mul_ln1118_3106_fu_2495_p2.
DSP Report: Generating DSP add_ln703_4093_fu_160739_p2, operation Mode is: C+A2*(B:0x8c).
DSP Report: register data_162_V_read_int_reg_reg is absorbed into DSP add_ln703_4093_fu_160739_p2.
DSP Report: operator add_ln703_4093_fu_160739_p2 is absorbed into DSP add_ln703_4093_fu_160739_p2.
DSP Report: operator mul_ln1118_3164_fu_2288_p2 is absorbed into DSP add_ln703_4093_fu_160739_p2.
DSP Report: Generating DSP mul_ln1118_3156_fu_2361_p2, operation Mode is: A2*(B:0x3ffba).
DSP Report: register mul_ln1118_3156_fu_2361_p2 is absorbed into DSP mul_ln1118_3156_fu_2361_p2.
DSP Report: operator mul_ln1118_3156_fu_2361_p2 is absorbed into DSP mul_ln1118_3156_fu_2361_p2.
DSP Report: Generating DSP mul_ln1118_3153_fu_2496_p2, operation Mode is: A2*(B:0x3ffb9).
DSP Report: register mul_ln1118_3153_fu_2496_p2 is absorbed into DSP mul_ln1118_3153_fu_2496_p2.
DSP Report: operator mul_ln1118_3153_fu_2496_p2 is absorbed into DSP mul_ln1118_3153_fu_2496_p2.
DSP Report: Generating DSP mul_ln1118_3165_fu_2472_p2, operation Mode is: A2*(B:0x3ff92).
DSP Report: register mul_ln1118_3165_fu_2472_p2 is absorbed into DSP mul_ln1118_3165_fu_2472_p2.
DSP Report: operator mul_ln1118_3165_fu_2472_p2 is absorbed into DSP mul_ln1118_3165_fu_2472_p2.
DSP Report: Generating DSP mul_ln1118_3162_fu_2400_p2, operation Mode is: A2*(B:0x3ff9c).
DSP Report: register mul_ln1118_3162_fu_2400_p2 is absorbed into DSP mul_ln1118_3162_fu_2400_p2.
DSP Report: operator mul_ln1118_3162_fu_2400_p2 is absorbed into DSP mul_ln1118_3162_fu_2400_p2.
DSP Report: Generating DSP mul_ln1118_3157_fu_2373_p2, operation Mode is: A2*(B:0x6a).
DSP Report: register data_150_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3157_fu_2373_p2.
DSP Report: operator mul_ln1118_3157_fu_2373_p2 is absorbed into DSP mul_ln1118_3157_fu_2373_p2.
DSP Report: Generating DSP add_ln703_4125_fu_160929_p2, operation Mode is: PCIN+A2*(B:0x7d).
DSP Report: register data_148_V_read_int_reg_reg is absorbed into DSP add_ln703_4125_fu_160929_p2.
DSP Report: operator add_ln703_4125_fu_160929_p2 is absorbed into DSP add_ln703_4125_fu_160929_p2.
DSP Report: operator mul_ln1118_3155_fu_2482_p2 is absorbed into DSP add_ln703_4125_fu_160929_p2.
DSP Report: Generating DSP mul_ln1118_3097_fu_2334_p2, operation Mode is: A2*(B:0x3ffd9).
DSP Report: register mul_ln1118_3097_fu_2334_p2 is absorbed into DSP mul_ln1118_3097_fu_2334_p2.
DSP Report: operator mul_ln1118_3097_fu_2334_p2 is absorbed into DSP mul_ln1118_3097_fu_2334_p2.
DSP Report: Generating DSP add_ln703_4128_reg_162588_reg, operation Mode is: C+(D'+A2)*(B:0x5c).
DSP Report: register data_159_V_read_int_reg_reg is absorbed into DSP add_ln703_4128_reg_162588_reg.
DSP Report: register data_158_V_read_int_reg_reg is absorbed into DSP add_ln703_4128_reg_162588_reg.
DSP Report: register add_ln703_4128_reg_162588_reg is absorbed into DSP add_ln703_4128_reg_162588_reg.
DSP Report: operator add_ln703_4128_fu_160960_p2 is absorbed into DSP add_ln703_4128_reg_162588_reg.
DSP Report: operator mul_ln703_fu_2397_p2 is absorbed into DSP add_ln703_4128_reg_162588_reg.
DSP Report: operator add_ln703_4126_fu_160935_p2 is absorbed into DSP add_ln703_4128_reg_162588_reg.
DSP Report: Generating DSP mul_ln1118_3143_fu_2471_p2, operation Mode is: A2*(B:0x45).
DSP Report: register data_128_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3143_fu_2471_p2.
DSP Report: operator mul_ln1118_3143_fu_2471_p2 is absorbed into DSP mul_ln1118_3143_fu_2471_p2.
DSP Report: Generating DSP add_ln703_4120_fu_160897_p2, operation Mode is: PCIN+A2*(B:0x6e).
DSP Report: register data_116_V_read_int_reg_reg is absorbed into DSP add_ln703_4120_fu_160897_p2.
DSP Report: operator add_ln703_4120_fu_160897_p2 is absorbed into DSP add_ln703_4120_fu_160897_p2.
DSP Report: operator mul_ln1118_3136_fu_2355_p2 is absorbed into DSP add_ln703_4120_fu_160897_p2.
DSP Report: Generating DSP mul_ln1118_3144_fu_2410_p2, operation Mode is: A2*(B:0x4c).
DSP Report: register data_129_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3144_fu_2410_p2.
DSP Report: operator mul_ln1118_3144_fu_2410_p2 is absorbed into DSP mul_ln1118_3144_fu_2410_p2.
DSP Report: Generating DSP add_ln703_4122_fu_160913_p2, operation Mode is: PCIN+A2*(B:0x6c).
DSP Report: register data_132_V_read_int_reg_reg is absorbed into DSP add_ln703_4122_fu_160913_p2.
DSP Report: operator add_ln703_4122_fu_160913_p2 is absorbed into DSP add_ln703_4122_fu_160913_p2.
DSP Report: operator mul_ln1118_3147_fu_2465_p2 is absorbed into DSP add_ln703_4122_fu_160913_p2.
DSP Report: Generating DSP add_ln703_4122_reg_162578_reg, operation Mode is: PCIN+A2*(B:0x71).
DSP Report: register data_134_V_read_int_reg_reg is absorbed into DSP add_ln703_4122_reg_162578_reg.
DSP Report: register add_ln703_4122_reg_162578_reg is absorbed into DSP add_ln703_4122_reg_162578_reg.
DSP Report: operator add_ln703_4122_fu_160913_p2 is absorbed into DSP add_ln703_4122_reg_162578_reg.
DSP Report: operator mul_ln1118_3149_fu_2424_p2 is absorbed into DSP add_ln703_4122_reg_162578_reg.
DSP Report: Generating DSP mul_ln1118_3126_fu_2273_p2, operation Mode is: A2*(B:0x3ffcc).
DSP Report: register mul_ln1118_3126_fu_2273_p2 is absorbed into DSP mul_ln1118_3126_fu_2273_p2.
DSP Report: operator mul_ln1118_3126_fu_2273_p2 is absorbed into DSP mul_ln1118_3126_fu_2273_p2.
DSP Report: Generating DSP mul_ln1118_3111_fu_2491_p2, operation Mode is: A2*(B:0x3ffdb).
DSP Report: register mul_ln1118_3111_fu_2491_p2 is absorbed into DSP mul_ln1118_3111_fu_2491_p2.
DSP Report: operator mul_ln1118_3111_fu_2491_p2 is absorbed into DSP mul_ln1118_3111_fu_2491_p2.
DSP Report: Generating DSP mul_ln1118_3151_fu_2387_p2, operation Mode is: A2*(B:0x3ffd3).
DSP Report: register mul_ln1118_3151_fu_2387_p2 is absorbed into DSP mul_ln1118_3151_fu_2387_p2.
DSP Report: operator mul_ln1118_3151_fu_2387_p2 is absorbed into DSP mul_ln1118_3151_fu_2387_p2.
DSP Report: Generating DSP mul_ln1118_3135_fu_2494_p2, operation Mode is: A2*(B:0x26).
DSP Report: register data_115_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3135_fu_2494_p2.
DSP Report: operator mul_ln1118_3135_fu_2494_p2 is absorbed into DSP mul_ln1118_3135_fu_2494_p2.
DSP Report: Generating DSP add_ln703_4142_fu_161054_p2, operation Mode is: PCIN+A2*(B:0x31).
DSP Report: register data_74_V_read_int_reg_reg is absorbed into DSP add_ln703_4142_fu_161054_p2.
DSP Report: operator add_ln703_4142_fu_161054_p2 is absorbed into DSP add_ln703_4142_fu_161054_p2.
DSP Report: operator mul_ln1118_3105_fu_2322_p2 is absorbed into DSP add_ln703_4142_fu_161054_p2.
DSP Report: Generating DSP add_ln703_4142_fu_161054_p2, operation Mode is: PCIN+A2*(B:0x31).
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP add_ln703_4142_fu_161054_p2.
DSP Report: operator add_ln703_4142_fu_161054_p2 is absorbed into DSP add_ln703_4142_fu_161054_p2.
DSP Report: operator mul_ln1118_3098_fu_2285_p2 is absorbed into DSP add_ln703_4142_fu_161054_p2.
DSP Report: Generating DSP add_ln703_4142_fu_161054_p2, operation Mode is: PCIN+A2*(B:0x2a).
DSP Report: register data_80_V_read_int_reg_reg is absorbed into DSP add_ln703_4142_fu_161054_p2.
DSP Report: operator add_ln703_4142_fu_161054_p2 is absorbed into DSP add_ln703_4142_fu_161054_p2.
DSP Report: operator mul_ln1118_3108_fu_2309_p2 is absorbed into DSP add_ln703_4142_fu_161054_p2.
DSP Report: Generating DSP add_ln703_4142_fu_161054_p2, operation Mode is: PCIN+A2:B2+C.
DSP Report: register add_ln703_4142_fu_161054_p2 is absorbed into DSP add_ln703_4142_fu_161054_p2.
DSP Report: register add_ln703_4142_fu_161054_p2 is absorbed into DSP add_ln703_4142_fu_161054_p2.
DSP Report: operator add_ln703_4142_fu_161054_p2 is absorbed into DSP add_ln703_4142_fu_161054_p2.
DSP Report: Generating DSP add_ln703_4142_reg_162603_reg, operation Mode is: (PCIN+A2:B2+C)'.
DSP Report: register add_ln703_4142_reg_162603_reg is absorbed into DSP add_ln703_4142_reg_162603_reg.
DSP Report: register add_ln703_4142_reg_162603_reg is absorbed into DSP add_ln703_4142_reg_162603_reg.
DSP Report: register add_ln703_4142_reg_162603_reg is absorbed into DSP add_ln703_4142_reg_162603_reg.
DSP Report: operator add_ln703_4142_fu_161054_p2 is absorbed into DSP add_ln703_4142_reg_162603_reg.
DSP Report: Generating DSP mul_ln1118_3145_fu_2483_p2, operation Mode is: A2*(B:0x34).
DSP Report: register data_130_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3145_fu_2483_p2.
DSP Report: operator mul_ln1118_3145_fu_2483_p2 is absorbed into DSP mul_ln1118_3145_fu_2483_p2.
DSP Report: Generating DSP add_ln703_4146_fu_161070_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_4146_fu_161070_p2 is absorbed into DSP add_ln703_4146_fu_161070_p2.
DSP Report: Generating DSP mul_ln1118_3100_fu_2287_p2, operation Mode is: A2*(B:0x3ffe7).
DSP Report: register mul_ln1118_3100_fu_2287_p2 is absorbed into DSP mul_ln1118_3100_fu_2287_p2.
DSP Report: operator mul_ln1118_3100_fu_2287_p2 is absorbed into DSP mul_ln1118_3100_fu_2287_p2.
DSP Report: Generating DSP mul_ln1118_3150_fu_2508_p2, operation Mode is: A2*(B:0x3ffe6).
DSP Report: register mul_ln1118_3150_fu_2508_p2 is absorbed into DSP mul_ln1118_3150_fu_2508_p2.
DSP Report: operator mul_ln1118_3150_fu_2508_p2 is absorbed into DSP mul_ln1118_3150_fu_2508_p2.
DSP Report: Generating DSP mul_ln1118_3131_fu_2418_p2, operation Mode is: A2*(B:0x3ffea).
DSP Report: register mul_ln1118_3131_fu_2418_p2 is absorbed into DSP mul_ln1118_3131_fu_2418_p2.
DSP Report: operator mul_ln1118_3131_fu_2418_p2 is absorbed into DSP mul_ln1118_3131_fu_2418_p2.
DSP Report: Generating DSP mul_ln1118_3158_fu_2302_p2, operation Mode is: A2*(B:0x3ffe7).
DSP Report: register mul_ln1118_3158_fu_2302_p2 is absorbed into DSP mul_ln1118_3158_fu_2302_p2.
DSP Report: operator mul_ln1118_3158_fu_2302_p2 is absorbed into DSP mul_ln1118_3158_fu_2302_p2.
DSP Report: Generating DSP mul_ln1118_3109_fu_2479_p2, operation Mode is: A2*(B:0x19).
DSP Report: register data_81_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3109_fu_2479_p2.
DSP Report: operator mul_ln1118_3109_fu_2479_p2 is absorbed into DSP mul_ln1118_3109_fu_2479_p2.
DSP Report: Generating DSP add_ln703_4155_fu_161138_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_4155_fu_161138_p2 is absorbed into DSP add_ln703_4155_fu_161138_p2.
DSP Report: Generating DSP mul_ln1118_3119_fu_2274_p2, operation Mode is: A2*(B:0x3fff5).
DSP Report: register mul_ln1118_3119_fu_2274_p2 is absorbed into DSP mul_ln1118_3119_fu_2274_p2.
DSP Report: operator mul_ln1118_3119_fu_2274_p2 is absorbed into DSP mul_ln1118_3119_fu_2274_p2.
DSP Report: Generating DSP add_ln703_4158_fu_161144_p2, operation Mode is: C+A2*(B:0x16).
DSP Report: register data_161_V_read_int_reg_reg is absorbed into DSP add_ln703_4158_fu_161144_p2.
DSP Report: operator add_ln703_4158_fu_161144_p2 is absorbed into DSP add_ln703_4158_fu_161144_p2.
DSP Report: operator mul_ln1118_3163_fu_2409_p2 is absorbed into DSP add_ln703_4158_fu_161144_p2.
DSP Report: Generating DSP add_ln703_4159_fu_161154_p2, operation Mode is: PCIN+A2*(B:0x1a).
DSP Report: register data_141_V_read_int_reg_reg is absorbed into DSP add_ln703_4159_fu_161154_p2.
DSP Report: operator add_ln703_4159_fu_161154_p2 is absorbed into DSP add_ln703_4159_fu_161154_p2.
DSP Report: operator mul_ln1118_3152_fu_2442_p2 is absorbed into DSP add_ln703_4159_fu_161154_p2.
DSP Report: Generating DSP mul_ln1118_3182_fu_2359_p2, operation Mode is: A2*(B:0x3ff6f).
DSP Report: register mul_ln1118_3182_fu_2359_p2 is absorbed into DSP mul_ln1118_3182_fu_2359_p2.
DSP Report: operator mul_ln1118_3182_fu_2359_p2 is absorbed into DSP mul_ln1118_3182_fu_2359_p2.
DSP Report: Generating DSP mul_ln1118_3176_fu_2311_p2, operation Mode is: A2*(B:0x3ff64).
DSP Report: register mul_ln1118_3176_fu_2311_p2 is absorbed into DSP mul_ln1118_3176_fu_2311_p2.
DSP Report: operator mul_ln1118_3176_fu_2311_p2 is absorbed into DSP mul_ln1118_3176_fu_2311_p2.
DSP Report: Generating DSP mul_ln1118_3168_fu_2401_p2, operation Mode is: A2*(B:0xb1).
DSP Report: register data_166_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3168_fu_2401_p2.
DSP Report: operator mul_ln1118_3168_fu_2401_p2 is absorbed into DSP mul_ln1118_3168_fu_2401_p2.
DSP Report: Generating DSP add_ln703_4179_fu_161290_p2, operation Mode is: PCIN+A2*(B:0xca).
DSP Report: register data_167_V_read_int_reg_reg is absorbed into DSP add_ln703_4179_fu_161290_p2.
DSP Report: operator add_ln703_4179_fu_161290_p2 is absorbed into DSP add_ln703_4179_fu_161290_p2.
DSP Report: operator mul_ln1118_3169_fu_2316_p2 is absorbed into DSP add_ln703_4179_fu_161290_p2.
DSP Report: Generating DSP add_ln703_4179_reg_162643_reg, operation Mode is: PCIN+A2*(B:0xd0).
DSP Report: register data_168_V_read_int_reg_reg is absorbed into DSP add_ln703_4179_reg_162643_reg.
DSP Report: register add_ln703_4179_reg_162643_reg is absorbed into DSP add_ln703_4179_reg_162643_reg.
DSP Report: operator add_ln703_4179_fu_161290_p2 is absorbed into DSP add_ln703_4179_reg_162643_reg.
DSP Report: operator mul_ln1118_3170_fu_2457_p2 is absorbed into DSP add_ln703_4179_reg_162643_reg.
DSP Report: Generating DSP mul_ln1118_3175_fu_2475_p2, operation Mode is: A2*(B:0xa9).
DSP Report: register data_175_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3175_fu_2475_p2.
DSP Report: operator mul_ln1118_3175_fu_2475_p2 is absorbed into DSP mul_ln1118_3175_fu_2475_p2.
DSP Report: Generating DSP add_ln703_4184_fu_161312_p2, operation Mode is: PCIN+A2*(B:0x89).
DSP Report: register data_191_V_read_int_reg_reg is absorbed into DSP add_ln703_4184_fu_161312_p2.
DSP Report: operator add_ln703_4184_fu_161312_p2 is absorbed into DSP add_ln703_4184_fu_161312_p2.
DSP Report: operator mul_ln1118_3183_fu_2385_p2 is absorbed into DSP add_ln703_4184_fu_161312_p2.
DSP Report: Generating DSP add_ln703_4184_fu_161312_p2, operation Mode is: PCIN+A2*(B:0x93).
DSP Report: register data_192_V_read_int_reg_reg is absorbed into DSP add_ln703_4184_fu_161312_p2.
DSP Report: operator add_ln703_4184_fu_161312_p2 is absorbed into DSP add_ln703_4184_fu_161312_p2.
DSP Report: operator mul_ln1118_3184_fu_2379_p2 is absorbed into DSP add_ln703_4184_fu_161312_p2.
DSP Report: Generating DSP mul_ln1118_3172_fu_2509_p2, operation Mode is: A2*(B:0xd4).
DSP Report: register data_170_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3172_fu_2509_p2.
DSP Report: operator mul_ln1118_3172_fu_2509_p2 is absorbed into DSP mul_ln1118_3172_fu_2509_p2.
DSP Report: Generating DSP add_ln703_4190_fu_161364_p2, operation Mode is: PCIN+A2*(B:0xac).
DSP Report: register data_194_V_read_int_reg_reg is absorbed into DSP add_ln703_4190_fu_161364_p2.
DSP Report: operator add_ln703_4190_fu_161364_p2 is absorbed into DSP add_ln703_4190_fu_161364_p2.
DSP Report: operator mul_ln1118_3186_fu_2411_p2 is absorbed into DSP add_ln703_4190_fu_161364_p2.
DSP Report: Generating DSP add_ln703_4190_fu_161364_p2, operation Mode is: PCIN+A2*(B:0xda).
DSP Report: register data_174_V_read_int_reg_reg is absorbed into DSP add_ln703_4190_fu_161364_p2.
DSP Report: operator add_ln703_4190_fu_161364_p2 is absorbed into DSP add_ln703_4190_fu_161364_p2.
DSP Report: operator mul_ln1118_3174_fu_2503_p2 is absorbed into DSP add_ln703_4190_fu_161364_p2.
DSP Report: Generating DSP mul_ln1118_3189_fu_2300_p2, operation Mode is: A2*(B:0xaa).
DSP Report: register data_201_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3189_fu_2300_p2.
DSP Report: operator mul_ln1118_3189_fu_2300_p2 is absorbed into DSP mul_ln1118_3189_fu_2300_p2.
DSP Report: Generating DSP add_ln703_4188_fu_161348_p2, operation Mode is: PCIN+A2*(B:0xa3).
DSP Report: register data_210_V_read_int_reg_reg is absorbed into DSP add_ln703_4188_fu_161348_p2.
DSP Report: operator add_ln703_4188_fu_161348_p2 is absorbed into DSP add_ln703_4188_fu_161348_p2.
DSP Report: operator mul_ln1118_3196_fu_2363_p2 is absorbed into DSP add_ln703_4188_fu_161348_p2.
DSP Report: Generating DSP add_ln703_4188_fu_161348_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_4188_fu_161348_p2 is absorbed into DSP add_ln703_4188_fu_161348_p2.
DSP Report: register add_ln703_4188_fu_161348_p2 is absorbed into DSP add_ln703_4188_fu_161348_p2.
DSP Report: register add_ln703_4188_fu_161348_p2 is absorbed into DSP add_ln703_4188_fu_161348_p2.
DSP Report: operator add_ln703_4188_fu_161348_p2 is absorbed into DSP add_ln703_4188_fu_161348_p2.
DSP Report: Generating DSP mul_ln1118_3177_fu_2372_p2, operation Mode is: A2*(B:0x3ffa4).
DSP Report: register mul_ln1118_3177_fu_2372_p2 is absorbed into DSP mul_ln1118_3177_fu_2372_p2.
DSP Report: operator mul_ln1118_3177_fu_2372_p2 is absorbed into DSP mul_ln1118_3177_fu_2372_p2.
DSP Report: Generating DSP mul_ln1118_3181_fu_2304_p2, operation Mode is: A2*(B:0x3ff9f).
DSP Report: register mul_ln1118_3181_fu_2304_p2 is absorbed into DSP mul_ln1118_3181_fu_2304_p2.
DSP Report: operator mul_ln1118_3181_fu_2304_p2 is absorbed into DSP mul_ln1118_3181_fu_2304_p2.
DSP Report: Generating DSP add_ln703_4192_fu_161370_p2, operation Mode is: C+A2*(B:0xa7).
DSP Report: register data_240_V_read_int_reg_reg is absorbed into DSP add_ln703_4192_fu_161370_p2.
DSP Report: operator add_ln703_4192_fu_161370_p2 is absorbed into DSP add_ln703_4192_fu_161370_p2.
DSP Report: operator mul_ln1118_3208_fu_2351_p2 is absorbed into DSP add_ln703_4192_fu_161370_p2.
DSP Report: Generating DSP mul_ln1118_3194_fu_2338_p2, operation Mode is: A2*(B:0x3ff97).
DSP Report: register mul_ln1118_3194_fu_2338_p2 is absorbed into DSP mul_ln1118_3194_fu_2338_p2.
DSP Report: operator mul_ln1118_3194_fu_2338_p2 is absorbed into DSP mul_ln1118_3194_fu_2338_p2.
DSP Report: Generating DSP mul_ln1118_3193_fu_2276_p2, operation Mode is: A2*(B:0x3ffb1).
DSP Report: register mul_ln1118_3193_fu_2276_p2 is absorbed into DSP mul_ln1118_3193_fu_2276_p2.
DSP Report: operator mul_ln1118_3193_fu_2276_p2 is absorbed into DSP mul_ln1118_3193_fu_2276_p2.
DSP Report: Generating DSP mul_ln1118_3209_fu_2413_p2, operation Mode is: A2*(B:0x3ffae).
DSP Report: register mul_ln1118_3209_fu_2413_p2 is absorbed into DSP mul_ln1118_3209_fu_2413_p2.
DSP Report: operator mul_ln1118_3209_fu_2413_p2 is absorbed into DSP mul_ln1118_3209_fu_2413_p2.
DSP Report: Generating DSP mul_ln1118_3205_fu_2319_p2, operation Mode is: A2*(B:0x3ff9b).
DSP Report: register mul_ln1118_3205_fu_2319_p2 is absorbed into DSP mul_ln1118_3205_fu_2319_p2.
DSP Report: operator mul_ln1118_3205_fu_2319_p2 is absorbed into DSP mul_ln1118_3205_fu_2319_p2.
DSP Report: Generating DSP mul_ln1118_3197_fu_2357_p2, operation Mode is: A2*(B:0x3ff94).
DSP Report: register mul_ln1118_3197_fu_2357_p2 is absorbed into DSP mul_ln1118_3197_fu_2357_p2.
DSP Report: operator mul_ln1118_3197_fu_2357_p2 is absorbed into DSP mul_ln1118_3197_fu_2357_p2.
DSP Report: Generating DSP mul_ln1118_3171_fu_2275_p2, operation Mode is: A2*(B:0x7a).
DSP Report: register data_169_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3171_fu_2275_p2.
DSP Report: operator mul_ln1118_3171_fu_2275_p2 is absorbed into DSP mul_ln1118_3171_fu_2275_p2.
DSP Report: Generating DSP add_ln703_4204_fu_161460_p2, operation Mode is: PCIN+A2*(B:0x5b).
DSP Report: register data_165_V_read_int_reg_reg is absorbed into DSP add_ln703_4204_fu_161460_p2.
DSP Report: operator add_ln703_4204_fu_161460_p2 is absorbed into DSP add_ln703_4204_fu_161460_p2.
DSP Report: operator mul_ln1118_3167_fu_2343_p2 is absorbed into DSP add_ln703_4204_fu_161460_p2.
DSP Report: Generating DSP mul_ln1118_3173_fu_2399_p2, operation Mode is: A2*(B:0x47).
DSP Report: register data_173_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3173_fu_2399_p2.
DSP Report: operator mul_ln1118_3173_fu_2399_p2 is absorbed into DSP mul_ln1118_3173_fu_2399_p2.
DSP Report: Generating DSP add_ln703_4203_fu_161450_p2, operation Mode is: PCIN+A2*(B:0x72).
DSP Report: register data_183_V_read_int_reg_reg is absorbed into DSP add_ln703_4203_fu_161450_p2.
DSP Report: operator add_ln703_4203_fu_161450_p2 is absorbed into DSP add_ln703_4203_fu_161450_p2.
DSP Report: operator mul_ln1118_3178_fu_2362_p2 is absorbed into DSP add_ln703_4203_fu_161450_p2.
DSP Report: Generating DSP add_ln703_4203_fu_161450_p2, operation Mode is: PCIN+A2*(B:0x47).
DSP Report: register data_185_V_read_int_reg_reg is absorbed into DSP add_ln703_4203_fu_161450_p2.
DSP Report: operator add_ln703_4203_fu_161450_p2 is absorbed into DSP add_ln703_4203_fu_161450_p2.
DSP Report: operator mul_ln1118_3180_fu_2436_p2 is absorbed into DSP add_ln703_4203_fu_161450_p2.
DSP Report: Generating DSP mul_ln1118_3185_fu_2277_p2, operation Mode is: A2*(B:0x51).
DSP Report: register data_193_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3185_fu_2277_p2.
DSP Report: operator mul_ln1118_3185_fu_2277_p2 is absorbed into DSP mul_ln1118_3185_fu_2277_p2.
DSP Report: Generating DSP add_ln703_4208_fu_161492_p2, operation Mode is: PCIN+A2*(B:0x75).
DSP Report: register data_218_V_read_int_reg_reg is absorbed into DSP add_ln703_4208_fu_161492_p2.
DSP Report: operator add_ln703_4208_fu_161492_p2 is absorbed into DSP add_ln703_4208_fu_161492_p2.
DSP Report: operator mul_ln1118_3199_fu_2284_p2 is absorbed into DSP add_ln703_4208_fu_161492_p2.
DSP Report: Generating DSP add_ln703_4208_fu_161492_p2, operation Mode is: PCIN+A2*(B:0x65).
DSP Report: register data_213_V_read_int_reg_reg is absorbed into DSP add_ln703_4208_fu_161492_p2.
DSP Report: operator add_ln703_4208_fu_161492_p2 is absorbed into DSP add_ln703_4208_fu_161492_p2.
DSP Report: operator mul_ln1118_3198_fu_2354_p2 is absorbed into DSP add_ln703_4208_fu_161492_p2.
DSP Report: Generating DSP add_ln703_4208_fu_161492_p2, operation Mode is: PCIN+A2*(B:0x54).
DSP Report: register data_239_V_read_int_reg_reg is absorbed into DSP add_ln703_4208_fu_161492_p2.
DSP Report: operator add_ln703_4208_fu_161492_p2 is absorbed into DSP add_ln703_4208_fu_161492_p2.
DSP Report: operator mul_ln1118_3207_fu_2350_p2 is absorbed into DSP add_ln703_4208_fu_161492_p2.
DSP Report: Generating DSP add_ln703_4208_reg_162668_reg, operation Mode is: PCIN+A2*(B:0x57).
DSP Report: register data_195_V_read_int_reg_reg is absorbed into DSP add_ln703_4208_reg_162668_reg.
DSP Report: register add_ln703_4208_reg_162668_reg is absorbed into DSP add_ln703_4208_reg_162668_reg.
DSP Report: operator add_ln703_4208_fu_161492_p2 is absorbed into DSP add_ln703_4208_reg_162668_reg.
DSP Report: operator mul_ln1118_3187_fu_2290_p2 is absorbed into DSP add_ln703_4208_reg_162668_reg.
DSP Report: Generating DSP mul_ln1118_3202_fu_2376_p2, operation Mode is: A2*(B:0x3ffd1).
DSP Report: register mul_ln1118_3202_fu_2376_p2 is absorbed into DSP mul_ln1118_3202_fu_2376_p2.
DSP Report: operator mul_ln1118_3202_fu_2376_p2 is absorbed into DSP mul_ln1118_3202_fu_2376_p2.
DSP Report: Generating DSP mul_ln1118_3192_fu_2458_p2, operation Mode is: A2*(B:0x3ffcb).
DSP Report: register mul_ln1118_3192_fu_2458_p2 is absorbed into DSP mul_ln1118_3192_fu_2458_p2.
DSP Report: operator mul_ln1118_3192_fu_2458_p2 is absorbed into DSP mul_ln1118_3192_fu_2458_p2.
DSP Report: Generating DSP add_ln703_4212_fu_161498_p2, operation Mode is: C+A2*(B:0x64).
DSP Report: register data_242_V_read_int_reg_reg is absorbed into DSP add_ln703_4212_fu_161498_p2.
DSP Report: operator add_ln703_4212_fu_161498_p2 is absorbed into DSP add_ln703_4212_fu_161498_p2.
DSP Report: operator mul_ln1118_3210_fu_2324_p2 is absorbed into DSP add_ln703_4212_fu_161498_p2.
DSP Report: Generating DSP mul_ln1118_3204_fu_2377_p2, operation Mode is: A2*(B:0x3ffd6).
DSP Report: register mul_ln1118_3204_fu_2377_p2 is absorbed into DSP mul_ln1118_3204_fu_2377_p2.
DSP Report: operator mul_ln1118_3204_fu_2377_p2 is absorbed into DSP mul_ln1118_3204_fu_2377_p2.
DSP Report: Generating DSP mul_ln1118_3179_fu_2294_p2, operation Mode is: A2*(B:0x26).
DSP Report: register data_184_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3179_fu_2294_p2.
DSP Report: operator mul_ln1118_3179_fu_2294_p2 is absorbed into DSP mul_ln1118_3179_fu_2294_p2.
DSP Report: Generating DSP add_ln703_4218_fu_161546_p2, operation Mode is: PCIN+A2*(B:0x3b).
DSP Report: register data_164_V_read_int_reg_reg is absorbed into DSP add_ln703_4218_fu_161546_p2.
DSP Report: operator add_ln703_4218_fu_161546_p2 is absorbed into DSP add_ln703_4218_fu_161546_p2.
DSP Report: operator mul_ln1118_3166_fu_2446_p2 is absorbed into DSP add_ln703_4218_fu_161546_p2.
DSP Report: Generating DSP mul_ln1118_3190_fu_2459_p2, operation Mode is: A2*(B:0x35).
DSP Report: register data_202_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3190_fu_2459_p2.
DSP Report: operator mul_ln1118_3190_fu_2459_p2 is absorbed into DSP mul_ln1118_3190_fu_2459_p2.
DSP Report: Generating DSP add_ln703_4221_fu_161562_p2, operation Mode is: PCIN+A2*(B:0x37).
DSP Report: register data_219_V_read_int_reg_reg is absorbed into DSP add_ln703_4221_fu_161562_p2.
DSP Report: operator add_ln703_4221_fu_161562_p2 is absorbed into DSP add_ln703_4221_fu_161562_p2.
DSP Report: operator mul_ln1118_3200_fu_2313_p2 is absorbed into DSP add_ln703_4221_fu_161562_p2.
DSP Report: Generating DSP mul_ln1118_3188_fu_2367_p2, operation Mode is: A2*(B:0x3ffe7).
DSP Report: register mul_ln1118_3188_fu_2367_p2 is absorbed into DSP mul_ln1118_3188_fu_2367_p2.
DSP Report: operator mul_ln1118_3188_fu_2367_p2 is absorbed into DSP mul_ln1118_3188_fu_2367_p2.
DSP Report: Generating DSP mul_ln1118_3203_fu_2444_p2, operation Mode is: A2*(B:0x3ffe9).
DSP Report: register mul_ln1118_3203_fu_2444_p2 is absorbed into DSP mul_ln1118_3203_fu_2444_p2.
DSP Report: operator mul_ln1118_3203_fu_2444_p2 is absorbed into DSP mul_ln1118_3203_fu_2444_p2.
DSP Report: Generating DSP mul_ln1118_3191_fu_2453_p2, operation Mode is: A2*(B:0x1d).
DSP Report: register data_203_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3191_fu_2453_p2.
DSP Report: operator mul_ln1118_3191_fu_2453_p2 is absorbed into DSP mul_ln1118_3191_fu_2453_p2.
DSP Report: Generating DSP add_ln703_4227_fu_161614_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_4227_fu_161614_p2 is absorbed into DSP add_ln703_4227_fu_161614_p2.
DSP Report: Generating DSP mul_ln1118_3201_fu_2314_p2, operation Mode is: A2*(B:0x1d).
DSP Report: register data_221_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3201_fu_2314_p2.
DSP Report: operator mul_ln1118_3201_fu_2314_p2 is absorbed into DSP mul_ln1118_3201_fu_2314_p2.
DSP Report: Generating DSP add_ln703_4234_fu_161656_p2, operation Mode is: PCIN+A2*(B:0x1b).
DSP Report: register data_209_V_read_int_reg_reg is absorbed into DSP add_ln703_4234_fu_161656_p2.
DSP Report: operator add_ln703_4234_fu_161656_p2 is absorbed into DSP add_ln703_4234_fu_161656_p2.
DSP Report: operator mul_ln1118_3195_fu_2278_p2 is absorbed into DSP add_ln703_4234_fu_161656_p2.
DSP Report: Generating DSP add_ln703_4235_fu_161666_p2, operation Mode is: C+A2*(B:0x16).
DSP Report: register data_237_V_read_int_reg_reg is absorbed into DSP add_ln703_4235_fu_161666_p2.
DSP Report: operator add_ln703_4235_fu_161666_p2 is absorbed into DSP add_ln703_4235_fu_161666_p2.
DSP Report: operator mul_ln1118_3206_fu_2358_p2 is absorbed into DSP add_ln703_4235_fu_161666_p2.
WARNING: [Synth 8-7129] Port ap_rst in module dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0 is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_4045_fu_160417_p2[-1111111111] )
INFO: [Synth 8-3886] merging instance 'data_54_V_read_int_reg_reg[0]' (FDE) to 'add_ln703_4045_fu_160417_p2[-1111111105]'
INFO: [Synth 8-3886] merging instance 'data_54_V_read_int_reg_reg[1]' (FDE) to 'add_ln703_4045_fu_160417_p2[-1111111104]'
INFO: [Synth 8-3886] merging instance 'data_54_V_read_int_reg_reg[2]' (FDE) to 'add_ln703_4045_fu_160417_p2[-1111111103]'
INFO: [Synth 8-3886] merging instance 'data_54_V_read_int_reg_reg[3]' (FDE) to 'add_ln703_4045_fu_160417_p2[-1111111102]'
INFO: [Synth 8-3886] merging instance 'data_54_V_read_int_reg_reg[4]' (FDE) to 'add_ln703_4045_fu_160417_p2[-1111111101]'
INFO: [Synth 8-3886] merging instance 'data_54_V_read_int_reg_reg[5]' (FDE) to 'add_ln703_4045_fu_160417_p2[-1111111100]'
INFO: [Synth 8-3886] merging instance 'data_54_V_read_int_reg_reg[6]' (FDE) to 'add_ln703_4045_fu_160417_p2[-1111111099]'
INFO: [Synth 8-3886] merging instance 'data_54_V_read_int_reg_reg[7]' (FDE) to 'add_ln703_4045_fu_160417_p2[-1111111098]'
INFO: [Synth 8-3886] merging instance 'data_54_V_read_int_reg_reg[8]' (FDE) to 'add_ln703_4045_fu_160417_p2[-1111111097]'
INFO: [Synth 8-3886] merging instance 'data_54_V_read_int_reg_reg[9]' (FDE) to 'add_ln703_4045_fu_160417_p2[-1111111096]'
INFO: [Synth 8-3886] merging instance 'data_54_V_read_int_reg_reg[10]' (FDE) to 'add_ln703_4045_fu_160417_p2[-1111111095]'
INFO: [Synth 8-3886] merging instance 'data_54_V_read_int_reg_reg[11]' (FDE) to 'add_ln703_4045_fu_160417_p2[-1111111094]'
INFO: [Synth 8-3886] merging instance 'data_54_V_read_int_reg_reg[12]' (FDE) to 'add_ln703_4045_fu_160417_p2[-1111111111]__0'
INFO: [Synth 8-3886] merging instance 'data_54_V_read_int_reg_reg[13]' (FDE) to 'add_ln703_4045_fu_160417_p2[-1111111110]__0'
INFO: [Synth 8-3886] merging instance 'data_54_V_read_int_reg_reg[14]' (FDE) to 'add_ln703_4045_fu_160417_p2[-1111111109]__0'
INFO: [Synth 8-3886] merging instance 'data_54_V_read_int_reg_reg[15]' (FDE) to 'add_ln703_4045_fu_160417_p2[-1111111108]__0'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_4061_fu_160561_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_4045_fu_160417_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_4045_fu_160417_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_4045_fu_160417_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_4045_fu_160417_p2[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_4045_fu_160417_p2[-1111111106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_4218_fu_161546_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_4218_fu_161546_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_4218_fu_161546_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_4218_fu_161546_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_4218_fu_161546_p2[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_4218_fu_161546_p2[-1111111106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_4218_fu_161546_p2[-1111111105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_4098_reg_162543_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_4098_reg_162543_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_4078_reg_162513_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_565_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_565_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_565_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_storemerge_reg_565_reg[28] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'data_72_V_read_1_reg_38697613_reg[15:0]' into 'data_72_V_read_1_reg_38697613_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24269]
INFO: [Synth 8-4471] merging register 'data_71_V_read_1_reg_38697627_reg[15:0]' into 'data_71_V_read_1_reg_38697627_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24267]
INFO: [Synth 8-4471] merging register 'data_57_V_read_1_reg_38697832_reg[15:0]' into 'data_57_V_read_1_reg_38697832_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24237]
INFO: [Synth 8-4471] merging register 'data_139_V_read_1_reg_38696643_reg[15:0]' into 'data_139_V_read_1_reg_38696643_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24052]
INFO: [Synth 8-4471] merging register 'data_92_V_read_1_reg_38697333_reg[15:0]' into 'data_92_V_read_1_reg_38697333_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24312]
INFO: [Synth 8-4471] merging register 'data_109_V_read_1_reg_38697081_reg[15:0]' into 'data_109_V_read_1_reg_38697081_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:23989]
INFO: [Synth 8-4471] merging register 'data_64_V_read_1_reg_38697725_reg[15:0]' into 'data_64_V_read_1_reg_38697725_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24252]
INFO: [Synth 8-4471] merging register 'data_69_V_read_1_reg_38697657_reg[15:0]' into 'data_69_V_read_1_reg_38697657_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24262]
INFO: [Synth 8-4471] merging register 'data_92_V_read_1_reg_38697333_reg[15:0]' into 'data_92_V_read_1_reg_38697333_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24312]
INFO: [Synth 8-4471] merging register 'data_101_V_read_1_reg_38697198_reg[15:0]' into 'data_101_V_read_1_reg_38697198_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:23972]
INFO: [Synth 8-4471] merging register 'data_98_V_read_1_reg_38697242_reg[15:0]' into 'data_98_V_read_1_reg_38697242_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24324]
INFO: [Synth 8-4471] merging register 'data_125_V_read_1_reg_38696840_reg[15:0]' into 'data_125_V_read_1_reg_38696840_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24023]
INFO: [Synth 8-4471] merging register 'data_117_V_read_1_reg_38696963_reg[15:0]' into 'data_117_V_read_1_reg_38696963_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24006]
INFO: [Synth 8-4471] merging register 'data_92_V_read_1_reg_38697333_reg[15:0]' into 'data_92_V_read_1_reg_38697333_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24312]
INFO: [Synth 8-4471] merging register 'data_74_V_read_1_reg_38697586_reg[15:0]' into 'data_74_V_read_1_reg_38697586_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24273]
INFO: [Synth 8-4471] merging register 'data_69_V_read_1_reg_38697657_reg[15:0]' into 'data_69_V_read_1_reg_38697657_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24262]
INFO: [Synth 8-4471] merging register 'data_103_V_read_1_reg_38697166_reg[15:0]' into 'data_103_V_read_1_reg_38697166_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:23977]
INFO: [Synth 8-4471] merging register 'data_139_V_read_1_reg_38696643_reg[15:0]' into 'data_139_V_read_1_reg_38696643_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24052]
INFO: [Synth 8-4471] merging register 'data_97_V_read_1_reg_38697258_reg[15:0]' into 'data_97_V_read_1_reg_38697258_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24322]
INFO: [Synth 8-4471] merging register 'data_69_V_read_1_reg_38697657_reg[15:0]' into 'data_69_V_read_1_reg_38697657_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24262]
INFO: [Synth 8-4471] merging register 'data_152_V_read_1_reg_38696457_reg[15:0]' into 'data_152_V_read_1_reg_38696457_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24080]
INFO: [Synth 8-4471] merging register 'data_106_V_read_1_reg_38697122_reg[15:0]' into 'data_106_V_read_1_reg_38697122_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:23983]
INFO: [Synth 8-4471] merging register 'data_117_V_read_1_reg_38696963_reg[15:0]' into 'data_117_V_read_1_reg_38696963_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24006]
INFO: [Synth 8-4471] merging register 'data_72_V_read_1_reg_38697613_reg[15:0]' into 'data_72_V_read_1_reg_38697613_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24269]
INFO: [Synth 8-4471] merging register 'data_72_V_read_1_reg_38697613_reg[15:0]' into 'data_72_V_read_1_reg_38697613_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24269]
INFO: [Synth 8-4471] merging register 'data_102_V_read_1_reg_38697181_reg[15:0]' into 'data_102_V_read_1_reg_38697181_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:23975]
INFO: [Synth 8-4471] merging register 'data_62_V_read_int_reg_reg[15:0]' into 'data_62_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22773]
INFO: [Synth 8-4471] merging register 'data_58_V_read_int_reg_reg[15:0]' into 'data_58_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22753]
INFO: [Synth 8-4471] merging register 'data_65_V_read_1_reg_38697710_reg[15:0]' into 'data_65_V_read_1_reg_38697710_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24254]
INFO: [Synth 8-4471] merging register 'data_116_V_read_int_reg_reg[15:0]' into 'data_116_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22229]
INFO: [Synth 8-4471] merging register 'data_66_V_read_1_reg_38697697_reg[15:0]' into 'data_66_V_read_1_reg_38697697_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24256]
INFO: [Synth 8-4471] merging register 'data_164_V_read_1_reg_38696274_reg[15:0]' into 'data_164_V_read_1_reg_38696274_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24106]
INFO: [Synth 8-4471] merging register 'data_138_V_read_1_reg_38696656_reg[15:0]' into 'data_138_V_read_1_reg_38696656_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24050]
INFO: [Synth 8-4471] merging register 'data_79_V_read_1_reg_38697508_reg[15:0]' into 'data_79_V_read_1_reg_38697508_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24283]
INFO: [Synth 8-4471] merging register 'data_95_V_read_1_reg_38697287_reg[15:0]' into 'data_95_V_read_1_reg_38697287_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24318]
INFO: [Synth 8-4471] merging register 'data_106_V_read_1_reg_38697122_reg[15:0]' into 'data_106_V_read_1_reg_38697122_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:23983]
INFO: [Synth 8-4471] merging register 'data_91_V_read_1_reg_38697347_reg[15:0]' into 'data_91_V_read_1_reg_38697347_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24310]
INFO: [Synth 8-4471] merging register 'data_77_V_read_1_reg_38697539_reg[15:0]' into 'data_77_V_read_1_reg_38697539_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24279]
INFO: [Synth 8-4471] merging register 'data_68_V_read_int_reg_reg[15:0]' into 'data_68_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22797]
INFO: [Synth 8-4471] merging register 'data_96_V_read_1_reg_38697272_reg[15:0]' into 'data_96_V_read_1_reg_38697272_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24320]
INFO: [Synth 8-4471] merging register 'data_71_V_read_1_reg_38697627_reg[15:0]' into 'data_71_V_read_1_reg_38697627_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24267]
INFO: [Synth 8-4471] merging register 'data_95_V_read_1_reg_38697287_reg[15:0]' into 'data_95_V_read_1_reg_38697287_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24318]
INFO: [Synth 8-4471] merging register 'data_83_V_read_1_reg_38697454_reg[15:0]' into 'data_83_V_read_1_reg_38697454_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24293]
INFO: [Synth 8-4471] merging register 'data_93_V_read_1_reg_38697319_reg[15:0]' into 'data_93_V_read_1_reg_38697319_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24314]
INFO: [Synth 8-4471] merging register 'data_117_V_read_1_reg_38696963_reg[15:0]' into 'data_117_V_read_1_reg_38696963_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24006]
INFO: [Synth 8-4471] merging register 'data_97_V_read_1_reg_38697258_reg[15:0]' into 'data_97_V_read_1_reg_38697258_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24322]
INFO: [Synth 8-4471] merging register 'data_82_V_read_1_reg_38697465_reg[15:0]' into 'data_82_V_read_1_reg_38697465_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24291]
INFO: [Synth 8-4471] merging register 'data_83_V_read_1_reg_38697454_reg[15:0]' into 'data_83_V_read_1_reg_38697454_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24293]
INFO: [Synth 8-4471] merging register 'data_85_V_read_1_reg_38697429_reg[15:0]' into 'data_85_V_read_1_reg_38697429_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24297]
INFO: [Synth 8-4471] merging register 'data_138_V_read_1_reg_38696656_reg[15:0]' into 'data_138_V_read_1_reg_38696656_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24050]
INFO: [Synth 8-4471] merging register 'data_72_V_read_1_reg_38697613_reg[15:0]' into 'data_72_V_read_1_reg_38697613_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24269]
INFO: [Synth 8-4471] merging register 'data_66_V_read_int_reg_reg[15:0]' into 'data_66_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22789]
INFO: [Synth 8-4471] merging register 'data_99_V_read_1_reg_38697226_reg[15:0]' into 'data_99_V_read_1_reg_38697226_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24326]
INFO: [Synth 8-4471] merging register 'data_41_V_read_1_reg_38698074_reg[15:0]' into 'data_41_V_read_1_reg_38698074_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24206]
INFO: [Synth 8-4471] merging register 'data_56_V_read_1_reg_38697847_reg[15:0]' into 'data_56_V_read_1_reg_38697847_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24235]
INFO: [Synth 8-4471] merging register 'data_55_V_read_1_reg_38697863_reg[15:0]' into 'data_55_V_read_1_reg_38697863_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24233]
INFO: [Synth 8-4471] merging register 'data_85_V_read_1_reg_38697429_reg[15:0]' into 'data_85_V_read_1_reg_38697429_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24297]
INFO: [Synth 8-4471] merging register 'data_155_V_read_1_reg_38696410_reg[15:0]' into 'data_155_V_read_1_reg_38696410_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24086]
INFO: [Synth 8-4471] merging register 'data_79_V_read_1_reg_38697508_reg[15:0]' into 'data_79_V_read_1_reg_38697508_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24283]
INFO: [Synth 8-4471] merging register 'data_140_V_read_1_reg_38696628_reg[15:0]' into 'data_140_V_read_1_reg_38696628_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24055]
INFO: [Synth 8-4471] merging register 'data_151_V_read_1_reg_38696474_reg[15:0]' into 'data_151_V_read_1_reg_38696474_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24078]
INFO: [Synth 8-4471] merging register 'data_92_V_read_1_reg_38697333_reg[15:0]' into 'data_92_V_read_1_reg_38697333_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24312]
INFO: [Synth 8-4471] merging register 'data_86_V_read_1_reg_38697419_reg[15:0]' into 'data_86_V_read_1_reg_38697419_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24299]
INFO: [Synth 8-4471] merging register 'data_79_V_read_1_reg_38697508_reg[15:0]' into 'data_79_V_read_1_reg_38697508_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24283]
INFO: [Synth 8-4471] merging register 'data_93_V_read_1_reg_38697319_reg[15:0]' into 'data_93_V_read_1_reg_38697319_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24314]
INFO: [Synth 8-4471] merging register 'data_77_V_read_1_reg_38697539_reg[15:0]' into 'data_77_V_read_1_reg_38697539_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24279]
INFO: [Synth 8-4471] merging register 'data_94_V_read_1_reg_38697302_reg[15:0]' into 'data_94_V_read_1_reg_38697302_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24316]
INFO: [Synth 8-4471] merging register 'data_56_V_read_1_reg_38697847_reg[15:0]' into 'data_56_V_read_1_reg_38697847_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24235]
INFO: [Synth 8-4471] merging register 'data_59_V_read_int_reg_reg[15:0]' into 'data_59_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22757]
INFO: [Synth 8-4471] merging register 'data_86_V_read_1_reg_38697419_reg[15:0]' into 'data_86_V_read_1_reg_38697419_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24299]
INFO: [Synth 8-4471] merging register 'data_99_V_read_1_reg_38697226_reg[15:0]' into 'data_99_V_read_1_reg_38697226_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24326]
INFO: [Synth 8-4471] merging register 'data_69_V_read_1_reg_38697657_reg[15:0]' into 'data_69_V_read_1_reg_38697657_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24262]
INFO: [Synth 8-4471] merging register 'data_59_V_read_int_reg_reg[15:0]' into 'data_59_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22757]
INFO: [Synth 8-4471] merging register 'data_84_V_read_1_reg_38697442_reg[15:0]' into 'data_84_V_read_1_reg_38697442_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24295]
INFO: [Synth 8-4471] merging register 'data_66_V_read_1_reg_38697697_reg[15:0]' into 'data_66_V_read_1_reg_38697697_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24256]
INFO: [Synth 8-4471] merging register 'data_75_V_read_1_reg_38697568_reg[15:0]' into 'data_75_V_read_1_reg_38697568_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24275]
INFO: [Synth 8-4471] merging register 'data_71_V_read_1_reg_38697627_reg[15:0]' into 'data_71_V_read_1_reg_38697627_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24267]
INFO: [Synth 8-4471] merging register 'data_76_V_read_int_reg_reg[15:0]' into 'data_76_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22833]
INFO: [Synth 8-4471] merging register 'data_82_V_read_int_reg_reg[15:0]' into 'data_82_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22861]
INFO: [Synth 8-4471] merging register 'data_80_V_read_int_reg_reg[15:0]' into 'data_80_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22853]
INFO: [Synth 8-4471] merging register 'data_68_V_read_1_reg_38697672_reg[15:0]' into 'data_68_V_read_1_reg_38697672_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24260]
INFO: [Synth 8-4471] merging register 'data_86_V_read_1_reg_38697419_reg[15:0]' into 'data_86_V_read_1_reg_38697419_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24299]
INFO: [Synth 8-4471] merging register 'data_60_V_read_1_reg_38697785_reg[15:0]' into 'data_60_V_read_1_reg_38697785_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24245]
INFO: [Synth 8-4471] merging register 'data_65_V_read_1_reg_38697710_reg[15:0]' into 'data_65_V_read_1_reg_38697710_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24254]
INFO: [Synth 8-4471] merging register 'data_88_V_read_1_reg_38697392_reg[15:0]' into 'data_88_V_read_1_reg_38697392_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24303]
INFO: [Synth 8-4471] merging register 'data_93_V_read_1_reg_38697319_reg[15:0]' into 'data_93_V_read_1_reg_38697319_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24314]
INFO: [Synth 8-4471] merging register 'data_80_V_read_1_reg_38697493_reg[15:0]' into 'data_80_V_read_1_reg_38697493_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24286]
INFO: [Synth 8-4471] merging register 'data_78_V_read_1_reg_38697524_reg[15:0]' into 'data_78_V_read_1_reg_38697524_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24281]
INFO: [Synth 8-4471] merging register 'data_68_V_read_1_reg_38697672_reg[15:0]' into 'data_68_V_read_1_reg_38697672_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24260]
INFO: [Synth 8-4471] merging register 'data_77_V_read_1_reg_38697539_reg[15:0]' into 'data_77_V_read_1_reg_38697539_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24279]
INFO: [Synth 8-4471] merging register 'data_64_V_read_1_reg_38697725_reg[15:0]' into 'data_64_V_read_1_reg_38697725_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24252]
INFO: [Synth 8-4471] merging register 'data_65_V_read_1_reg_38697710_reg[15:0]' into 'data_65_V_read_1_reg_38697710_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24254]
INFO: [Synth 8-4471] merging register 'data_67_V_read_1_reg_38697684_reg[15:0]' into 'data_67_V_read_1_reg_38697684_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24258]
INFO: [Synth 8-4471] merging register 'data_75_V_read_1_reg_38697568_reg[15:0]' into 'data_75_V_read_1_reg_38697568_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24275]
INFO: [Synth 8-4471] merging register 'data_63_V_read_1_reg_38697741_reg[15:0]' into 'data_63_V_read_1_reg_38697741_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24250]
INFO: [Synth 8-4471] merging register 'data_68_V_read_1_reg_38697672_reg[15:0]' into 'data_68_V_read_1_reg_38697672_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24260]
INFO: [Synth 8-4471] merging register 'data_105_V_read_1_reg_38697136_reg[15:0]' into 'data_105_V_read_1_reg_38697136_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:23981]
INFO: [Synth 8-4471] merging register 'data_72_V_read_1_reg_38697613_reg[15:0]' into 'data_72_V_read_1_reg_38697613_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24269]
INFO: [Synth 8-4471] merging register 'data_72_V_read_1_reg_38697613_pp0_iter1_reg_reg[15:0]' into 'data_72_V_read_1_reg_38697613_pp0_iter1_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24270]
INFO: [Synth 8-4471] merging register 'data_62_V_read_1_reg_38697756_reg[15:0]' into 'data_62_V_read_1_reg_38697756_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24248]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Debug: swapped A/B pins for adder 0x9b5c1930
DSP Report: Generating DSP mul_ln1118_910_fu_4481_p2, operation Mode is: A''*(B:0xac).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP mul_ln1118_910_fu_4481_p2.
DSP Report: register data_59_V_read_1_reg_38697798_reg is absorbed into DSP mul_ln1118_910_fu_4481_p2.
DSP Report: operator mul_ln1118_910_fu_4481_p2 is absorbed into DSP mul_ln1118_910_fu_4481_p2.
DSP Report: Generating DSP add_ln703_1089_reg_38700673_reg, operation Mode is: C+A''*(B:0x3ff6a).
DSP Report: register add_ln703_1089_reg_38700673_reg is absorbed into DSP add_ln703_1089_reg_38700673_reg.
DSP Report: register add_ln703_1089_reg_38700673_reg is absorbed into DSP add_ln703_1089_reg_38700673_reg.
DSP Report: register add_ln703_1089_reg_38700673_reg is absorbed into DSP add_ln703_1089_reg_38700673_reg.
DSP Report: operator add_ln703_1089_fu_38642826_p2 is absorbed into DSP add_ln703_1089_reg_38700673_reg.
DSP Report: operator mul_ln1118_1078_fu_3953_p2 is absorbed into DSP add_ln703_1089_reg_38700673_reg.
DSP Report: Generating DSP mul_ln1118_1165_fu_7409_p2, operation Mode is: A''*(B:0x3ff76).
DSP Report: register mul_ln1118_1165_fu_7409_p2 is absorbed into DSP mul_ln1118_1165_fu_7409_p2.
DSP Report: register mul_ln1118_1165_fu_7409_p2 is absorbed into DSP mul_ln1118_1165_fu_7409_p2.
DSP Report: operator mul_ln1118_1165_fu_7409_p2 is absorbed into DSP mul_ln1118_1165_fu_7409_p2.
DSP Report: Generating DSP mul_ln1118_1049_fu_4995_p2, operation Mode is: A''*(B:0x3ff53).
DSP Report: register mul_ln1118_1049_fu_4995_p2 is absorbed into DSP mul_ln1118_1049_fu_4995_p2.
DSP Report: register mul_ln1118_1049_fu_4995_p2 is absorbed into DSP mul_ln1118_1049_fu_4995_p2.
DSP Report: operator mul_ln1118_1049_fu_4995_p2 is absorbed into DSP mul_ln1118_1049_fu_4995_p2.
DSP Report: Generating DSP mul_ln1118_1098_fu_5542_p2, operation Mode is: A''*(B:0x3ff52).
DSP Report: register mul_ln1118_1098_fu_5542_p2 is absorbed into DSP mul_ln1118_1098_fu_5542_p2.
DSP Report: register mul_ln1118_1098_fu_5542_p2 is absorbed into DSP mul_ln1118_1098_fu_5542_p2.
DSP Report: operator mul_ln1118_1098_fu_5542_p2 is absorbed into DSP mul_ln1118_1098_fu_5542_p2.
DSP Report: Generating DSP mul_ln1118_1015_fu_3708_p2, operation Mode is: A''*(B:0x3ffa6).
DSP Report: register mul_ln1118_1015_fu_3708_p2 is absorbed into DSP mul_ln1118_1015_fu_3708_p2.
DSP Report: register mul_ln1118_1015_fu_3708_p2 is absorbed into DSP mul_ln1118_1015_fu_3708_p2.
DSP Report: operator mul_ln1118_1015_fu_3708_p2 is absorbed into DSP mul_ln1118_1015_fu_3708_p2.
DSP Report: Generating DSP add_ln703_1554_fu_38673204_p2, operation Mode is: C+A''*(B:0xac).
DSP Report: register data_122_V_read_1_reg_38696886_reg is absorbed into DSP add_ln703_1554_fu_38673204_p2.
DSP Report: register data_122_V_read_1_reg_38696886_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1554_fu_38673204_p2.
DSP Report: operator add_ln703_1554_fu_38673204_p2 is absorbed into DSP add_ln703_1554_fu_38673204_p2.
DSP Report: operator mul_ln1118_1849_fu_4971_p2 is absorbed into DSP add_ln703_1554_fu_38673204_p2.
DSP Report: Generating DSP add_ln703_1555_reg_38701698_reg, operation Mode is: PCIN+A''*(B:0xc1).
DSP Report: register data_121_V_read_1_reg_38696902_reg is absorbed into DSP add_ln703_1555_reg_38701698_reg.
DSP Report: register data_121_V_read_1_reg_38696902_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1555_reg_38701698_reg.
DSP Report: register add_ln703_1555_reg_38701698_reg is absorbed into DSP add_ln703_1555_reg_38701698_reg.
DSP Report: operator add_ln703_1555_fu_38673214_p2 is absorbed into DSP add_ln703_1555_reg_38701698_reg.
DSP Report: operator mul_ln1118_1835_fu_5070_p2 is absorbed into DSP add_ln703_1555_reg_38701698_reg.
DSP Report: Generating DSP mul_ln1118_1761_fu_6171_p2, operation Mode is: A''*(B:0xd0).
DSP Report: register data_116_V_read_1_reg_38696977_reg is absorbed into DSP mul_ln1118_1761_fu_6171_p2.
DSP Report: register data_116_V_read_1_reg_38696977_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1761_fu_6171_p2.
DSP Report: operator mul_ln1118_1761_fu_6171_p2 is absorbed into DSP mul_ln1118_1761_fu_6171_p2.
DSP Report: Generating DSP add_ln703_1553_reg_38701693_reg, operation Mode is: PCIN+A''*(B:0xe3).
DSP Report: register data_114_V_read_1_reg_38697004_reg is absorbed into DSP add_ln703_1553_reg_38701693_reg.
DSP Report: register data_114_V_read_1_reg_38697004_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1553_reg_38701693_reg.
DSP Report: register add_ln703_1553_reg_38701693_reg is absorbed into DSP add_ln703_1553_reg_38701693_reg.
DSP Report: operator add_ln703_1553_fu_38673198_p2 is absorbed into DSP add_ln703_1553_reg_38701693_reg.
DSP Report: operator mul_ln1118_1728_fu_6239_p2 is absorbed into DSP add_ln703_1553_reg_38701693_reg.
DSP Report: Generating DSP mul_ln1118_1592_fu_7339_p2, operation Mode is: A''*(B:0x9b).
DSP Report: register data_105_V_read_1_reg_38697136_reg is absorbed into DSP mul_ln1118_1592_fu_7339_p2.
DSP Report: register data_105_V_read_1_reg_38697136_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1592_fu_7339_p2.
DSP Report: operator mul_ln1118_1592_fu_7339_p2 is absorbed into DSP mul_ln1118_1592_fu_7339_p2.
DSP Report: Generating DSP add_ln703_1552_fu_38673192_p2, operation Mode is: PCIN+A''*(B:0xb2).
DSP Report: register data_99_V_read_1_reg_38697226_reg is absorbed into DSP add_ln703_1552_fu_38673192_p2.
DSP Report: register data_99_V_read_1_reg_38697226_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1552_fu_38673192_p2.
DSP Report: operator add_ln703_1552_fu_38673192_p2 is absorbed into DSP add_ln703_1552_fu_38673192_p2.
DSP Report: operator mul_ln1118_1503_fu_6512_p2 is absorbed into DSP add_ln703_1552_fu_38673192_p2.
DSP Report: Generating DSP add_ln703_1552_fu_38673192_p2, operation Mode is: PCIN+A''*(B:0xdb).
DSP Report: register data_95_V_read_1_reg_38697287_reg is absorbed into DSP add_ln703_1552_fu_38673192_p2.
DSP Report: register data_95_V_read_1_reg_38697287_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1552_fu_38673192_p2.
DSP Report: operator add_ln703_1552_fu_38673192_p2 is absorbed into DSP add_ln703_1552_fu_38673192_p2.
DSP Report: operator mul_ln1118_1446_fu_6136_p2 is absorbed into DSP add_ln703_1552_fu_38673192_p2.
DSP Report: Generating DSP add_ln703_1552_fu_38673192_p2, operation Mode is: PCIN+A''*(B:0x94).
DSP Report: register data_109_V_read_1_reg_38697081_reg is absorbed into DSP add_ln703_1552_fu_38673192_p2.
DSP Report: register data_109_V_read_1_reg_38697081_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1552_fu_38673192_p2.
DSP Report: operator add_ln703_1552_fu_38673192_p2 is absorbed into DSP add_ln703_1552_fu_38673192_p2.
DSP Report: operator mul_ln1118_1653_fu_4403_p2 is absorbed into DSP add_ln703_1552_fu_38673192_p2.
DSP Report: Generating DSP add_ln703_1552_reg_38701688_reg, operation Mode is: PCIN+A''*(B:0xf4).
DSP Report: register data_106_V_read_1_reg_38697122_reg is absorbed into DSP add_ln703_1552_reg_38701688_reg.
DSP Report: register data_106_V_read_1_reg_38697122_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1552_reg_38701688_reg.
DSP Report: register add_ln703_1552_reg_38701688_reg is absorbed into DSP add_ln703_1552_reg_38701688_reg.
DSP Report: operator add_ln703_1552_fu_38673192_p2 is absorbed into DSP add_ln703_1552_reg_38701688_reg.
DSP Report: operator mul_ln1118_1607_fu_3819_p2 is absorbed into DSP add_ln703_1552_reg_38701688_reg.
DSP Report: Generating DSP mul_ln1118_1247_fu_5067_p2, operation Mode is: A''*(B:0x93).
DSP Report: register data_82_V_read_1_reg_38697465_reg is absorbed into DSP mul_ln1118_1247_fu_5067_p2.
DSP Report: register data_82_V_read_1_reg_38697465_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1247_fu_5067_p2.
DSP Report: operator mul_ln1118_1247_fu_5067_p2 is absorbed into DSP mul_ln1118_1247_fu_5067_p2.
DSP Report: Generating DSP add_ln703_1547_fu_38673160_p2, operation Mode is: PCIN+A''*(B:0xb4).
DSP Report: register data_77_V_read_1_reg_38697539_reg is absorbed into DSP add_ln703_1547_fu_38673160_p2.
DSP Report: register zext_ln1118_1085_reg_38699621_reg is absorbed into DSP add_ln703_1547_fu_38673160_p2.
DSP Report: operator add_ln703_1547_fu_38673160_p2 is absorbed into DSP add_ln703_1547_fu_38673160_p2.
DSP Report: operator mul_ln1118_1178_fu_6389_p2 is absorbed into DSP add_ln703_1547_fu_38673160_p2.
DSP Report: Generating DSP add_ln703_1547_fu_38673160_p2, operation Mode is: PCIN+A''*(B:0xb0).
DSP Report: register data_74_V_read_1_reg_38697586_reg is absorbed into DSP add_ln703_1547_fu_38673160_p2.
DSP Report: register data_74_V_read_1_reg_38697586_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1547_fu_38673160_p2.
DSP Report: operator add_ln703_1547_fu_38673160_p2 is absorbed into DSP add_ln703_1547_fu_38673160_p2.
DSP Report: operator mul_ln1118_1142_fu_6797_p2 is absorbed into DSP add_ln703_1547_fu_38673160_p2.
DSP Report: Generating DSP add_ln703_1547_fu_38673160_p2, operation Mode is: PCIN+A''*(B:0xc6).
DSP Report: register data_92_V_read_1_reg_38697333_reg is absorbed into DSP add_ln703_1547_fu_38673160_p2.
DSP Report: register data_92_V_read_1_reg_38697333_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1547_fu_38673160_p2.
DSP Report: operator add_ln703_1547_fu_38673160_p2 is absorbed into DSP add_ln703_1547_fu_38673160_p2.
DSP Report: operator mul_ln1118_1399_fu_7046_p2 is absorbed into DSP add_ln703_1547_fu_38673160_p2.
DSP Report: Generating DSP add_ln703_1547_reg_38701683_reg, operation Mode is: PCIN+A''*(B:0xfa).
DSP Report: register data_86_V_read_1_reg_38697419_reg is absorbed into DSP add_ln703_1547_reg_38701683_reg.
DSP Report: register data_86_V_read_1_reg_38697419_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1547_reg_38701683_reg.
DSP Report: register add_ln703_1547_reg_38701683_reg is absorbed into DSP add_ln703_1547_reg_38701683_reg.
DSP Report: operator add_ln703_1547_fu_38673160_p2 is absorbed into DSP add_ln703_1547_reg_38701683_reg.
DSP Report: operator mul_ln1118_1319_fu_6339_p2 is absorbed into DSP add_ln703_1547_reg_38701683_reg.
DSP Report: Generating DSP mul_ln1118_985_fu_4794_p2, operation Mode is: A''*(B:0xd5).
DSP Report: register data_64_V_read_1_reg_38697725_reg is absorbed into DSP mul_ln1118_985_fu_4794_p2.
DSP Report: register data_64_V_read_1_reg_38697725_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_985_fu_4794_p2.
DSP Report: operator mul_ln1118_985_fu_4794_p2 is absorbed into DSP mul_ln1118_985_fu_4794_p2.
DSP Report: Generating DSP add_ln703_1543_fu_38673128_p2, operation Mode is: PCIN+A''*(B:0xe8).
DSP Report: register data_72_V_read_1_reg_38697613_reg is absorbed into DSP add_ln703_1543_fu_38673128_p2.
DSP Report: register data_72_V_read_1_reg_38697613_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1543_fu_38673128_p2.
DSP Report: operator add_ln703_1543_fu_38673128_p2 is absorbed into DSP add_ln703_1543_fu_38673128_p2.
DSP Report: operator mul_ln1118_1112_fu_7354_p2 is absorbed into DSP add_ln703_1543_fu_38673128_p2.
DSP Report: Generating DSP mul_ln1118_1105_fu_6522_p2, operation Mode is: A''*(B:0x152).
DSP Report: register data_72_V_read_1_reg_38697613_reg is absorbed into DSP mul_ln1118_1105_fu_6522_p2.
DSP Report: register data_72_V_read_1_reg_38697613_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1105_fu_6522_p2.
DSP Report: operator mul_ln1118_1105_fu_6522_p2 is absorbed into DSP mul_ln1118_1105_fu_6522_p2.
DSP Report: Generating DSP mul_ln1118_595_fu_4800_p2, operation Mode is: A''*(B:0x3ff3c).
DSP Report: register mul_ln1118_595_fu_4800_p2 is absorbed into DSP mul_ln1118_595_fu_4800_p2.
DSP Report: register mul_ln1118_595_fu_4800_p2 is absorbed into DSP mul_ln1118_595_fu_4800_p2.
DSP Report: operator mul_ln1118_595_fu_4800_p2 is absorbed into DSP mul_ln1118_595_fu_4800_p2.
DSP Report: Generating DSP add_ln703_1015_fu_38670043_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1015_fu_38670043_p2 is absorbed into DSP add_ln703_1015_fu_38670043_p2.
DSP Report: Generating DSP mul_ln1118_1027_fu_7484_p2, operation Mode is: A''*(B:0x16b).
DSP Report: register data_67_V_read_1_reg_38697684_reg is absorbed into DSP mul_ln1118_1027_fu_7484_p2.
DSP Report: register data_67_V_read_1_reg_38697684_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1027_fu_7484_p2.
DSP Report: operator mul_ln1118_1027_fu_7484_p2 is absorbed into DSP mul_ln1118_1027_fu_7484_p2.
DSP Report: Generating DSP add_ln703_1013_fu_38670027_p2, operation Mode is: PCIN+A''*(B:0x13d).
DSP Report: register data_61_V_read_1_reg_38697769_reg is absorbed into DSP add_ln703_1013_fu_38670027_p2.
DSP Report: register data_61_V_read_1_reg_38697769_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1013_fu_38670027_p2.
DSP Report: operator add_ln703_1013_fu_38670027_p2 is absorbed into DSP add_ln703_1013_fu_38670027_p2.
DSP Report: operator mul_ln1118_937_fu_5441_p2 is absorbed into DSP add_ln703_1013_fu_38670027_p2.
DSP Report: Generating DSP add_ln703_1013_fu_38670027_p2, operation Mode is: PCIN+A''*(B:0x11b).
DSP Report: register data_64_V_read_1_reg_38697725_reg is absorbed into DSP add_ln703_1013_fu_38670027_p2.
DSP Report: register data_64_V_read_1_reg_38697725_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1013_fu_38670027_p2.
DSP Report: operator add_ln703_1013_fu_38670027_p2 is absorbed into DSP add_ln703_1013_fu_38670027_p2.
DSP Report: operator mul_ln1118_979_fu_7106_p2 is absorbed into DSP add_ln703_1013_fu_38670027_p2.
DSP Report: Generating DSP mul_ln1118_1747_fu_7336_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_1747_fu_7336_p2 is absorbed into DSP mul_ln1118_1747_fu_7336_p2.
DSP Report: register mul_ln1118_1747_fu_7336_p2 is absorbed into DSP mul_ln1118_1747_fu_7336_p2.
DSP Report: operator mul_ln1118_1747_fu_7336_p2 is absorbed into DSP mul_ln1118_1747_fu_7336_p2.
DSP Report: Generating DSP mul_ln1118_1794_fu_6587_p2, operation Mode is: A''*(B:0x3ff95).
DSP Report: register mul_ln1118_1794_fu_6587_p2 is absorbed into DSP mul_ln1118_1794_fu_6587_p2.
DSP Report: register mul_ln1118_1794_fu_6587_p2 is absorbed into DSP mul_ln1118_1794_fu_6587_p2.
DSP Report: operator mul_ln1118_1794_fu_6587_p2 is absorbed into DSP mul_ln1118_1794_fu_6587_p2.
DSP Report: Generating DSP mul_ln1118_1638_fu_3932_p2, operation Mode is: A''*(B:0x3ffb2).
DSP Report: register mul_ln1118_1638_fu_3932_p2 is absorbed into DSP mul_ln1118_1638_fu_3932_p2.
DSP Report: register mul_ln1118_1638_fu_3932_p2 is absorbed into DSP mul_ln1118_1638_fu_3932_p2.
DSP Report: operator mul_ln1118_1638_fu_3932_p2 is absorbed into DSP mul_ln1118_1638_fu_3932_p2.
DSP Report: Generating DSP mul_ln1118_1624_fu_5330_p2, operation Mode is: A''*(B:0x3ff99).
DSP Report: register mul_ln1118_1624_fu_5330_p2 is absorbed into DSP mul_ln1118_1624_fu_5330_p2.
DSP Report: register mul_ln1118_1624_fu_5330_p2 is absorbed into DSP mul_ln1118_1624_fu_5330_p2.
DSP Report: operator mul_ln1118_1624_fu_5330_p2 is absorbed into DSP mul_ln1118_1624_fu_5330_p2.
DSP Report: Generating DSP mul_ln1118_1338_fu_4174_p2, operation Mode is: A''*(B:0x3ff89).
DSP Report: register mul_ln1118_1338_fu_4174_p2 is absorbed into DSP mul_ln1118_1338_fu_4174_p2.
DSP Report: register mul_ln1118_1338_fu_4174_p2 is absorbed into DSP mul_ln1118_1338_fu_4174_p2.
DSP Report: operator mul_ln1118_1338_fu_4174_p2 is absorbed into DSP mul_ln1118_1338_fu_4174_p2.
DSP Report: Generating DSP mul_ln1118_1356_fu_6735_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_1356_fu_6735_p2 is absorbed into DSP mul_ln1118_1356_fu_6735_p2.
DSP Report: register mul_ln1118_1356_fu_6735_p2 is absorbed into DSP mul_ln1118_1356_fu_6735_p2.
DSP Report: operator mul_ln1118_1356_fu_6735_p2 is absorbed into DSP mul_ln1118_1356_fu_6735_p2.
DSP Report: Generating DSP mul_ln1118_996_fu_5692_p2, operation Mode is: A''*(B:0x3fe50).
DSP Report: register mul_ln1118_996_fu_5692_p2 is absorbed into DSP mul_ln1118_996_fu_5692_p2.
DSP Report: register mul_ln1118_996_fu_5692_p2 is absorbed into DSP mul_ln1118_996_fu_5692_p2.
DSP Report: operator mul_ln1118_996_fu_5692_p2 is absorbed into DSP mul_ln1118_996_fu_5692_p2.
DSP Report: Generating DSP mul_ln1118_1045_fu_7312_p2, operation Mode is: A''*(B:0x3feaf).
DSP Report: register mul_ln1118_1045_fu_7312_p2 is absorbed into DSP mul_ln1118_1045_fu_7312_p2.
DSP Report: register mul_ln1118_1045_fu_7312_p2 is absorbed into DSP mul_ln1118_1045_fu_7312_p2.
DSP Report: operator mul_ln1118_1045_fu_7312_p2 is absorbed into DSP mul_ln1118_1045_fu_7312_p2.
DSP Report: Generating DSP mul_ln1118_404_fu_6882_p2, operation Mode is: A''*(B:0x3febc).
DSP Report: register mul_ln1118_404_fu_6882_p2 is absorbed into DSP mul_ln1118_404_fu_6882_p2.
DSP Report: register mul_ln1118_404_fu_6882_p2 is absorbed into DSP mul_ln1118_404_fu_6882_p2.
DSP Report: operator mul_ln1118_404_fu_6882_p2 is absorbed into DSP mul_ln1118_404_fu_6882_p2.
DSP Report: Generating DSP mul_ln1118_2077_fu_6187_p2, operation Mode is: A''*(B:0x64).
DSP Report: register data_138_V_read_1_reg_38696656_reg is absorbed into DSP mul_ln1118_2077_fu_6187_p2.
DSP Report: register data_138_V_read_1_reg_38696656_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2077_fu_6187_p2.
DSP Report: operator mul_ln1118_2077_fu_6187_p2 is absorbed into DSP mul_ln1118_2077_fu_6187_p2.
DSP Report: Generating DSP add_ln703_2803_fu_38681052_p2, operation Mode is: PCIN+A''*(B:0x54).
DSP Report: register data_156_V_read_1_reg_38696396_reg is absorbed into DSP add_ln703_2803_fu_38681052_p2.
DSP Report: register data_156_V_read_1_reg_38696396_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2803_fu_38681052_p2.
DSP Report: operator add_ln703_2803_fu_38681052_p2 is absorbed into DSP add_ln703_2803_fu_38681052_p2.
DSP Report: operator mul_ln1118_2368_fu_5507_p2 is absorbed into DSP add_ln703_2803_fu_38681052_p2.
DSP Report: Generating DSP mul_ln1118_1394_fu_6611_p2, operation Mode is: A''*(B:0x4f).
DSP Report: register data_92_V_read_1_reg_38697333_reg is absorbed into DSP mul_ln1118_1394_fu_6611_p2.
DSP Report: register data_92_V_read_1_reg_38697333_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1394_fu_6611_p2.
DSP Report: operator mul_ln1118_1394_fu_6611_p2 is absorbed into DSP mul_ln1118_1394_fu_6611_p2.
DSP Report: Generating DSP add_ln703_2800_fu_38681026_p2, operation Mode is: PCIN+A''*(B:0x45).
DSP Report: register data_101_V_read_1_reg_38697198_reg is absorbed into DSP add_ln703_2800_fu_38681026_p2.
DSP Report: register data_101_V_read_1_reg_38697198_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2800_fu_38681026_p2.
DSP Report: operator add_ln703_2800_fu_38681026_p2 is absorbed into DSP add_ln703_2800_fu_38681026_p2.
DSP Report: operator mul_ln1118_1530_fu_7307_p2 is absorbed into DSP add_ln703_2800_fu_38681026_p2.
DSP Report: Generating DSP add_ln703_2800_fu_38681026_p2, operation Mode is: PCIN+A''*(B:0x47).
DSP Report: register data_90_V_read_1_reg_38697359_reg is absorbed into DSP add_ln703_2800_fu_38681026_p2.
DSP Report: register data_90_V_read_1_reg_38697359_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2800_fu_38681026_p2.
DSP Report: operator add_ln703_2800_fu_38681026_p2 is absorbed into DSP add_ln703_2800_fu_38681026_p2.
DSP Report: operator mul_ln1118_1367_fu_5530_p2 is absorbed into DSP add_ln703_2800_fu_38681026_p2.
DSP Report: Generating DSP add_ln703_2800_reg_38703023_reg, operation Mode is: PCIN+A''*(B:0x46).
DSP Report: register data_100_V_read_1_reg_38697213_reg is absorbed into DSP add_ln703_2800_reg_38703023_reg.
DSP Report: register data_100_V_read_1_reg_38697213_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2800_reg_38703023_reg.
DSP Report: register add_ln703_2800_reg_38703023_reg is absorbed into DSP add_ln703_2800_reg_38703023_reg.
DSP Report: operator add_ln703_2800_fu_38681026_p2 is absorbed into DSP add_ln703_2800_reg_38703023_reg.
DSP Report: operator mul_ln1118_1512_fu_5513_p2 is absorbed into DSP add_ln703_2800_reg_38703023_reg.
DSP Report: Generating DSP mul_ln1118_1074_reg_2324401_reg, operation Mode is: (A''*(B:0x3ffda))'.
DSP Report: register mul_ln1118_1074_reg_2324401_reg is absorbed into DSP mul_ln1118_1074_reg_2324401_reg.
DSP Report: register mul_ln1118_1074_reg_2324401_reg is absorbed into DSP mul_ln1118_1074_reg_2324401_reg.
DSP Report: register mul_ln1118_1074_reg_2324401_reg is absorbed into DSP mul_ln1118_1074_reg_2324401_reg.
DSP Report: operator mul_ln1118_1074_fu_4295_p2 is absorbed into DSP mul_ln1118_1074_reg_2324401_reg.
DSP Report: Generating DSP mul_ln1118_929_fu_6873_p2, operation Mode is: A''*(B:0xad).
DSP Report: register data_60_V_read_1_reg_38697785_reg is absorbed into DSP mul_ln1118_929_fu_6873_p2.
DSP Report: register zext_ln1118_837_reg_38699449_reg is absorbed into DSP mul_ln1118_929_fu_6873_p2.
DSP Report: operator mul_ln1118_929_fu_6873_p2 is absorbed into DSP mul_ln1118_929_fu_6873_p2.
DSP Report: Generating DSP add_ln703_1987_reg_38702153_reg, operation Mode is: (PCIN+A'':B''+C')'.
DSP Report: register add_ln703_1987_reg_38702153_reg is absorbed into DSP add_ln703_1987_reg_38702153_reg.
DSP Report: register add_ln703_1987_reg_38702153_reg is absorbed into DSP add_ln703_1987_reg_38702153_reg.
DSP Report: register add_ln703_1987_reg_38702153_reg is absorbed into DSP add_ln703_1987_reg_38702153_reg.
DSP Report: register add_ln703_1987_reg_38702153_reg is absorbed into DSP add_ln703_1987_reg_38702153_reg.
DSP Report: register add_ln703_1987_reg_38702153_reg is absorbed into DSP add_ln703_1987_reg_38702153_reg.
DSP Report: register add_ln703_1987_reg_38702153_reg is absorbed into DSP add_ln703_1987_reg_38702153_reg.
DSP Report: operator add_ln703_1987_fu_38675897_p2 is absorbed into DSP add_ln703_1987_reg_38702153_reg.
DSP Report: Generating DSP mul_ln1118_2576_fu_7180_p2, operation Mode is: A''*(B:0x3f150).
DSP Report: register mul_ln1118_2576_fu_7180_p2 is absorbed into DSP mul_ln1118_2576_fu_7180_p2.
DSP Report: register mul_ln1118_2576_fu_7180_p2 is absorbed into DSP mul_ln1118_2576_fu_7180_p2.
DSP Report: operator mul_ln1118_2576_fu_7180_p2 is absorbed into DSP mul_ln1118_2576_fu_7180_p2.
DSP Report: Generating DSP mul_ln1118_2590_fu_6253_p2, operation Mode is: A''*(B:0x3f77f).
DSP Report: register mul_ln1118_2590_fu_6253_p2 is absorbed into DSP mul_ln1118_2590_fu_6253_p2.
DSP Report: register mul_ln1118_2590_fu_6253_p2 is absorbed into DSP mul_ln1118_2590_fu_6253_p2.
DSP Report: operator mul_ln1118_2590_fu_6253_p2 is absorbed into DSP mul_ln1118_2590_fu_6253_p2.
DSP Report: Generating DSP mul_ln1118_2358_fu_5143_p2, operation Mode is: A''*(B:0x3f674).
DSP Report: register mul_ln1118_2358_fu_5143_p2 is absorbed into DSP mul_ln1118_2358_fu_5143_p2.
DSP Report: register mul_ln1118_2358_fu_5143_p2 is absorbed into DSP mul_ln1118_2358_fu_5143_p2.
DSP Report: operator mul_ln1118_2358_fu_5143_p2 is absorbed into DSP mul_ln1118_2358_fu_5143_p2.
DSP Report: Generating DSP mul_ln1118_1464_fu_3863_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_1464_fu_3863_p2 is absorbed into DSP mul_ln1118_1464_fu_3863_p2.
DSP Report: register mul_ln1118_1464_fu_3863_p2 is absorbed into DSP mul_ln1118_1464_fu_3863_p2.
DSP Report: operator mul_ln1118_1464_fu_3863_p2 is absorbed into DSP mul_ln1118_1464_fu_3863_p2.
DSP Report: Generating DSP mul_ln1118_1477_fu_3733_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_1477_fu_3733_p2 is absorbed into DSP mul_ln1118_1477_fu_3733_p2.
DSP Report: register mul_ln1118_1477_fu_3733_p2 is absorbed into DSP mul_ln1118_1477_fu_3733_p2.
DSP Report: operator mul_ln1118_1477_fu_3733_p2 is absorbed into DSP mul_ln1118_1477_fu_3733_p2.
DSP Report: Generating DSP add_ln703_3874_fu_38687796_p2, operation Mode is: C+A''*(B:0x5a).
DSP Report: register data_86_V_read_1_reg_38697419_reg is absorbed into DSP add_ln703_3874_fu_38687796_p2.
DSP Report: register data_86_V_read_1_reg_38697419_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3874_fu_38687796_p2.
DSP Report: operator add_ln703_3874_fu_38687796_p2 is absorbed into DSP add_ln703_3874_fu_38687796_p2.
DSP Report: operator mul_ln1118_1324_fu_4143_p2 is absorbed into DSP add_ln703_3874_fu_38687796_p2.
DSP Report: Generating DSP add_ln703_3874_fu_38687796_p2, operation Mode is: PCIN+A''*(B:0x7d).
DSP Report: register data_85_V_read_1_reg_38697429_reg is absorbed into DSP add_ln703_3874_fu_38687796_p2.
DSP Report: register data_85_V_read_1_reg_38697429_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3874_fu_38687796_p2.
DSP Report: operator add_ln703_3874_fu_38687796_p2 is absorbed into DSP add_ln703_3874_fu_38687796_p2.
DSP Report: operator mul_ln1118_1305_fu_5090_p2 is absorbed into DSP add_ln703_3874_fu_38687796_p2.
DSP Report: Generating DSP add_ln703_3874_fu_38687796_p2, operation Mode is: PCIN+A''*(B:0x61).
DSP Report: register data_107_V_read_1_reg_38697108_reg is absorbed into DSP add_ln703_3874_fu_38687796_p2.
DSP Report: register data_107_V_read_1_reg_38697108_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3874_fu_38687796_p2.
DSP Report: operator add_ln703_3874_fu_38687796_p2 is absorbed into DSP add_ln703_3874_fu_38687796_p2.
DSP Report: operator mul_ln1118_1625_fu_4116_p2 is absorbed into DSP add_ln703_3874_fu_38687796_p2.
DSP Report: Generating DSP add_ln703_3874_reg_38704233_reg, operation Mode is: PCIN+A''*(B:0x75).
DSP Report: register data_106_V_read_1_reg_38697122_reg is absorbed into DSP add_ln703_3874_reg_38704233_reg.
DSP Report: register data_106_V_read_1_reg_38697122_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3874_reg_38704233_reg.
DSP Report: register add_ln703_3874_reg_38704233_reg is absorbed into DSP add_ln703_3874_reg_38704233_reg.
DSP Report: operator add_ln703_3874_fu_38687796_p2 is absorbed into DSP add_ln703_3874_reg_38704233_reg.
DSP Report: operator mul_ln1118_1611_fu_4165_p2 is absorbed into DSP add_ln703_3874_reg_38704233_reg.
DSP Report: Generating DSP mul_ln1118_1192_fu_3832_p2, operation Mode is: A''*(B:0x43).
DSP Report: register data_78_V_read_1_reg_38697524_reg is absorbed into DSP mul_ln1118_1192_fu_3832_p2.
DSP Report: register data_78_V_read_1_reg_38697524_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1192_fu_3832_p2.
DSP Report: operator mul_ln1118_1192_fu_3832_p2 is absorbed into DSP mul_ln1118_1192_fu_3832_p2.
DSP Report: Generating DSP add_ln703_3870_fu_38687764_p2, operation Mode is: PCIN+A''*(B:0x4b).
DSP Report: register data_79_V_read_1_reg_38697508_reg is absorbed into DSP add_ln703_3870_fu_38687764_p2.
DSP Report: register data_79_V_read_1_reg_38697508_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3870_fu_38687764_p2.
DSP Report: operator add_ln703_3870_fu_38687764_p2 is absorbed into DSP add_ln703_3870_fu_38687764_p2.
DSP Report: operator mul_ln1118_1205_fu_6040_p2 is absorbed into DSP add_ln703_3870_fu_38687764_p2.
DSP Report: Generating DSP mul_ln1118_1099_fu_5032_p2, operation Mode is: A''*(B:0x46).
DSP Report: register data_71_V_read_1_reg_38697627_reg is absorbed into DSP mul_ln1118_1099_fu_5032_p2.
DSP Report: register zext_ln1118_1000_reg_38699584_reg is absorbed into DSP mul_ln1118_1099_fu_5032_p2.
DSP Report: operator mul_ln1118_1099_fu_5032_p2 is absorbed into DSP mul_ln1118_1099_fu_5032_p2.
DSP Report: Generating DSP add_ln703_3868_fu_38687744_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3868_fu_38687744_p2 is absorbed into DSP add_ln703_3868_fu_38687744_p2.
DSP Report: register add_ln703_3868_fu_38687744_p2 is absorbed into DSP add_ln703_3868_fu_38687744_p2.
DSP Report: register add_ln703_3868_fu_38687744_p2 is absorbed into DSP add_ln703_3868_fu_38687744_p2.
DSP Report: register add_ln703_3868_fu_38687744_p2 is absorbed into DSP add_ln703_3868_fu_38687744_p2.
DSP Report: register add_ln703_3868_fu_38687744_p2 is absorbed into DSP add_ln703_3868_fu_38687744_p2.
DSP Report: operator add_ln703_3868_fu_38687744_p2 is absorbed into DSP add_ln703_3868_fu_38687744_p2.
DSP Report: Generating DSP mul_ln1118_1673_fu_4776_p2, operation Mode is: A''*(B:0x3ffab).
DSP Report: register mul_ln1118_1673_fu_4776_p2 is absorbed into DSP mul_ln1118_1673_fu_4776_p2.
DSP Report: register mul_ln1118_1673_fu_4776_p2 is absorbed into DSP mul_ln1118_1673_fu_4776_p2.
DSP Report: operator mul_ln1118_1673_fu_4776_p2 is absorbed into DSP mul_ln1118_1673_fu_4776_p2.
DSP Report: Generating DSP mul_ln1118_1899_fu_5386_p2, operation Mode is: A''*(B:0x3ff8d).
DSP Report: register mul_ln1118_1899_fu_5386_p2 is absorbed into DSP mul_ln1118_1899_fu_5386_p2.
DSP Report: register mul_ln1118_1899_fu_5386_p2 is absorbed into DSP mul_ln1118_1899_fu_5386_p2.
DSP Report: operator mul_ln1118_1899_fu_5386_p2 is absorbed into DSP mul_ln1118_1899_fu_5386_p2.
DSP Report: Generating DSP mul_ln1118_2598_fu_6943_p2, operation Mode is: A''*(B:0xcd).
DSP Report: register data_170_V_read_1_reg_38696181_reg is absorbed into DSP mul_ln1118_2598_fu_6943_p2.
DSP Report: register data_170_V_read_1_reg_38696181_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2598_fu_6943_p2.
DSP Report: operator mul_ln1118_2598_fu_6943_p2 is absorbed into DSP mul_ln1118_2598_fu_6943_p2.
DSP Report: Generating DSP add_ln703_3861_fu_38687692_p2, operation Mode is: PCIN+A''*(B:0xf2).
DSP Report: register data_163_V_read_1_reg_38696287_reg is absorbed into DSP add_ln703_3861_fu_38687692_p2.
DSP Report: register data_163_V_read_1_reg_38696287_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3861_fu_38687692_p2.
DSP Report: operator add_ln703_3861_fu_38687692_p2 is absorbed into DSP add_ln703_3861_fu_38687692_p2.
DSP Report: operator mul_ln1118_2485_fu_6474_p2 is absorbed into DSP add_ln703_3861_fu_38687692_p2.
DSP Report: Generating DSP mul_ln1118_1419_fu_6238_p2, operation Mode is: A''*(B:0x3ffb2).
DSP Report: register mul_ln1118_1419_fu_6238_p2 is absorbed into DSP mul_ln1118_1419_fu_6238_p2.
DSP Report: register mul_ln1118_1419_fu_6238_p2 is absorbed into DSP mul_ln1118_1419_fu_6238_p2.
DSP Report: operator mul_ln1118_1419_fu_6238_p2 is absorbed into DSP mul_ln1118_1419_fu_6238_p2.
DSP Report: Generating DSP mul_ln1118_1527_fu_7041_p2, operation Mode is: A''*(B:0x3ff8b).
DSP Report: register mul_ln1118_1527_fu_7041_p2 is absorbed into DSP mul_ln1118_1527_fu_7041_p2.
DSP Report: register mul_ln1118_1527_fu_7041_p2 is absorbed into DSP mul_ln1118_1527_fu_7041_p2.
DSP Report: operator mul_ln1118_1527_fu_7041_p2 is absorbed into DSP mul_ln1118_1527_fu_7041_p2.
DSP Report: Generating DSP mul_ln1118_2545_fu_5873_p2, operation Mode is: A''*(B:0x1ac).
DSP Report: register data_167_V_read_1_reg_38696226_reg is absorbed into DSP mul_ln1118_2545_fu_5873_p2.
DSP Report: register data_167_V_read_1_reg_38696226_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2545_fu_5873_p2.
DSP Report: operator mul_ln1118_2545_fu_5873_p2 is absorbed into DSP mul_ln1118_2545_fu_5873_p2.
DSP Report: Generating DSP add_ln703_3495_fu_38685331_p2, operation Mode is: PCIN+A''*(B:0x10d).
DSP Report: register data_139_V_read_1_reg_38696643_reg is absorbed into DSP add_ln703_3495_fu_38685331_p2.
DSP Report: register data_139_V_read_1_reg_38696643_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3495_fu_38685331_p2.
DSP Report: operator add_ln703_3495_fu_38685331_p2 is absorbed into DSP add_ln703_3495_fu_38685331_p2.
DSP Report: operator mul_ln1118_2102_fu_5618_p2 is absorbed into DSP add_ln703_3495_fu_38685331_p2.
DSP Report: Generating DSP add_ln703_3495_fu_38685331_p2, operation Mode is: PCIN+A''*(B:0x12b).
DSP Report: register data_69_V_read_1_reg_38697657_reg is absorbed into DSP add_ln703_3495_fu_38685331_p2.
DSP Report: register data_69_V_read_1_reg_38697657_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3495_fu_38685331_p2.
DSP Report: operator add_ln703_3495_fu_38685331_p2 is absorbed into DSP add_ln703_3495_fu_38685331_p2.
DSP Report: operator mul_ln1118_1064_fu_4687_p2 is absorbed into DSP add_ln703_3495_fu_38685331_p2.
DSP Report: Generating DSP mul_ln1118_1063_fu_4599_p2, operation Mode is: A''*(B:0x1a).
DSP Report: register data_69_V_read_1_reg_38697657_reg is absorbed into DSP mul_ln1118_1063_fu_4599_p2.
DSP Report: register data_69_V_read_1_reg_38697657_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1063_fu_4599_p2.
DSP Report: operator mul_ln1118_1063_fu_4599_p2 is absorbed into DSP mul_ln1118_1063_fu_4599_p2.
DSP Report: Generating DSP add_ln703_1104_fu_38670587_p2, operation Mode is: PCIN+A:B+C'.
DSP Report: register add_ln703_1104_fu_38670587_p2 is absorbed into DSP add_ln703_1104_fu_38670587_p2.
DSP Report: operator add_ln703_1104_fu_38670587_p2 is absorbed into DSP add_ln703_1104_fu_38670587_p2.
DSP Report: Generating DSP add_ln703_1105_reg_38701258_reg, operation Mode is: C+A''*(B:0x29).
DSP Report: register data_57_V_read_1_reg_38697832_reg is absorbed into DSP add_ln703_1105_reg_38701258_reg.
DSP Report: register zext_ln1118_791_reg_38699392_reg is absorbed into DSP add_ln703_1105_reg_38701258_reg.
DSP Report: register add_ln703_1105_reg_38701258_reg is absorbed into DSP add_ln703_1105_reg_38701258_reg.
DSP Report: operator add_ln703_1105_fu_38670597_p2 is absorbed into DSP add_ln703_1105_reg_38701258_reg.
DSP Report: operator mul_ln1118_885_fu_3825_p2 is absorbed into DSP add_ln703_1105_reg_38701258_reg.
DSP Report: Generating DSP mul_ln1118_1352_fu_5284_p2, operation Mode is: A''*(B:0x3ff92).
DSP Report: register mul_ln1118_1352_fu_5284_p2 is absorbed into DSP mul_ln1118_1352_fu_5284_p2.
DSP Report: register mul_ln1118_1352_fu_5284_p2 is absorbed into DSP mul_ln1118_1352_fu_5284_p2.
DSP Report: operator mul_ln1118_1352_fu_5284_p2 is absorbed into DSP mul_ln1118_1352_fu_5284_p2.
DSP Report: Generating DSP mul_ln1118_1233_fu_3990_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_1233_fu_3990_p2 is absorbed into DSP mul_ln1118_1233_fu_3990_p2.
DSP Report: register mul_ln1118_1233_fu_3990_p2 is absorbed into DSP mul_ln1118_1233_fu_3990_p2.
DSP Report: operator mul_ln1118_1233_fu_3990_p2 is absorbed into DSP mul_ln1118_1233_fu_3990_p2.
DSP Report: Generating DSP mul_ln1118_1302_fu_7540_p2, operation Mode is: A''*(B:0x3ff83).
DSP Report: register mul_ln1118_1302_fu_7540_p2 is absorbed into DSP mul_ln1118_1302_fu_7540_p2.
DSP Report: register mul_ln1118_1302_fu_7540_p2 is absorbed into DSP mul_ln1118_1302_fu_7540_p2.
DSP Report: operator mul_ln1118_1302_fu_7540_p2 is absorbed into DSP mul_ln1118_1302_fu_7540_p2.
DSP Report: Generating DSP mul_ln1118_1320_fu_6429_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_1320_fu_6429_p2 is absorbed into DSP mul_ln1118_1320_fu_6429_p2.
DSP Report: register mul_ln1118_1320_fu_6429_p2 is absorbed into DSP mul_ln1118_1320_fu_6429_p2.
DSP Report: operator mul_ln1118_1320_fu_6429_p2 is absorbed into DSP mul_ln1118_1320_fu_6429_p2.
DSP Report: Generating DSP add_ln703_2063_fu_38676421_p2, operation Mode is: C+A''*(B:0x1b5).
DSP Report: register data_157_V_read_1_reg_38696382_reg is absorbed into DSP add_ln703_2063_fu_38676421_p2.
DSP Report: register data_157_V_read_1_reg_38696382_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2063_fu_38676421_p2.
DSP Report: operator add_ln703_2063_fu_38676421_p2 is absorbed into DSP add_ln703_2063_fu_38676421_p2.
DSP Report: operator mul_ln1118_2386_fu_7134_p2 is absorbed into DSP add_ln703_2063_fu_38676421_p2.
DSP Report: Generating DSP add_ln703_2063_fu_38676421_p2, operation Mode is: PCIN+A''*(B:0x174).
DSP Report: register data_152_V_read_1_reg_38696457_reg is absorbed into DSP add_ln703_2063_fu_38676421_p2.
DSP Report: register data_152_V_read_1_reg_38696457_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2063_fu_38676421_p2.
DSP Report: operator add_ln703_2063_fu_38676421_p2 is absorbed into DSP add_ln703_2063_fu_38676421_p2.
DSP Report: operator mul_ln1118_2310_fu_5346_p2 is absorbed into DSP add_ln703_2063_fu_38676421_p2.
DSP Report: Generating DSP add_ln703_2063_fu_38676421_p2, operation Mode is: PCIN+A''*(B:0x15c).
DSP Report: register data_164_V_read_1_reg_38696274_reg is absorbed into DSP add_ln703_2063_fu_38676421_p2.
DSP Report: register data_164_V_read_1_reg_38696274_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2063_fu_38676421_p2.
DSP Report: operator add_ln703_2063_fu_38676421_p2 is absorbed into DSP add_ln703_2063_fu_38676421_p2.
DSP Report: operator mul_ln1118_2493_fu_3873_p2 is absorbed into DSP add_ln703_2063_fu_38676421_p2.
DSP Report: Generating DSP add_ln703_2063_reg_38702213_reg, operation Mode is: PCIN+A''*(B:0x14b).
DSP Report: register data_163_V_read_1_reg_38696287_reg is absorbed into DSP add_ln703_2063_reg_38702213_reg.
DSP Report: register data_163_V_read_1_reg_38696287_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2063_reg_38702213_reg.
DSP Report: register add_ln703_2063_reg_38702213_reg is absorbed into DSP add_ln703_2063_reg_38702213_reg.
DSP Report: operator add_ln703_2063_fu_38676421_p2 is absorbed into DSP add_ln703_2063_reg_38702213_reg.
DSP Report: operator mul_ln1118_2476_fu_4827_p2 is absorbed into DSP add_ln703_2063_reg_38702213_reg.
DSP Report: Generating DSP mul_ln1118_2296_fu_6767_p2, operation Mode is: A''*(B:0x189).
DSP Report: register data_151_V_read_1_reg_38696474_reg is absorbed into DSP mul_ln1118_2296_fu_6767_p2.
DSP Report: register data_151_V_read_1_reg_38696474_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2296_fu_6767_p2.
DSP Report: operator mul_ln1118_2296_fu_6767_p2 is absorbed into DSP mul_ln1118_2296_fu_6767_p2.
DSP Report: Generating DSP add_ln703_2059_fu_38676389_p2, operation Mode is: PCIN+A''*(B:0x165).
DSP Report: register data_139_V_read_1_reg_38696643_reg is absorbed into DSP add_ln703_2059_fu_38676389_p2.
DSP Report: register data_139_V_read_1_reg_38696643_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2059_fu_38676389_p2.
DSP Report: operator add_ln703_2059_fu_38676389_p2 is absorbed into DSP add_ln703_2059_fu_38676389_p2.
DSP Report: operator mul_ln1118_2096_fu_5193_p2 is absorbed into DSP add_ln703_2059_fu_38676389_p2.
DSP Report: Generating DSP add_ln703_2059_fu_38676389_p2, operation Mode is: PCIN+A''*(B:0x158).
DSP Report: register data_138_V_read_1_reg_38696656_reg is absorbed into DSP add_ln703_2059_fu_38676389_p2.
DSP Report: register data_138_V_read_1_reg_38696656_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2059_fu_38676389_p2.
DSP Report: operator add_ln703_2059_fu_38676389_p2 is absorbed into DSP add_ln703_2059_fu_38676389_p2.
DSP Report: operator mul_ln1118_2080_fu_6408_p2 is absorbed into DSP add_ln703_2059_fu_38676389_p2.
DSP Report: Generating DSP add_ln703_2059_reg_38702208_reg, operation Mode is: PCIN+A''*(B:0x129).
DSP Report: register data_140_V_read_1_reg_38696628_reg is absorbed into DSP add_ln703_2059_reg_38702208_reg.
DSP Report: register data_140_V_read_1_reg_38696628_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2059_reg_38702208_reg.
DSP Report: register add_ln703_2059_reg_38702208_reg is absorbed into DSP add_ln703_2059_reg_38702208_reg.
DSP Report: operator add_ln703_2059_fu_38676389_p2 is absorbed into DSP add_ln703_2059_reg_38702208_reg.
DSP Report: operator mul_ln1118_2112_fu_5631_p2 is absorbed into DSP add_ln703_2059_reg_38702208_reg.
DSP Report: Generating DSP mul_ln1118_1658_fu_7215_p2, operation Mode is: A''*(B:0x146).
DSP Report: register data_109_V_read_1_reg_38697081_reg is absorbed into DSP mul_ln1118_1658_fu_7215_p2.
DSP Report: register data_109_V_read_1_reg_38697081_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1658_fu_7215_p2.
DSP Report: operator mul_ln1118_1658_fu_7215_p2 is absorbed into DSP mul_ln1118_1658_fu_7215_p2.
DSP Report: Generating DSP add_ln703_3813_fu_38687386_p2, operation Mode is: PCIN+A''*(B:0x1d6).
DSP Report: register data_98_V_read_1_reg_38697242_reg is absorbed into DSP add_ln703_3813_fu_38687386_p2.
DSP Report: register data_98_V_read_1_reg_38697242_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3813_fu_38687386_p2.
DSP Report: operator add_ln703_3813_fu_38687386_p2 is absorbed into DSP add_ln703_3813_fu_38687386_p2.
DSP Report: operator mul_ln1118_1492_fu_7078_p2 is absorbed into DSP add_ln703_3813_fu_38687386_p2.
DSP Report: Generating DSP mul_ln1118_1449_fu_5264_p2, operation Mode is: A''*(B:0x154).
DSP Report: register data_95_V_read_1_reg_38697287_reg is absorbed into DSP mul_ln1118_1449_fu_5264_p2.
DSP Report: register data_95_V_read_1_reg_38697287_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1449_fu_5264_p2.
DSP Report: operator mul_ln1118_1449_fu_5264_p2 is absorbed into DSP mul_ln1118_1449_fu_5264_p2.
DSP Report: Generating DSP add_ln703_3812_fu_38687376_p2, operation Mode is: C+A''*(B:0x3fe7c).
DSP Report: register add_ln703_3812_fu_38687376_p2 is absorbed into DSP add_ln703_3812_fu_38687376_p2.
DSP Report: register add_ln703_3812_fu_38687376_p2 is absorbed into DSP add_ln703_3812_fu_38687376_p2.
DSP Report: operator add_ln703_3812_fu_38687376_p2 is absorbed into DSP add_ln703_3812_fu_38687376_p2.
DSP Report: operator mul_ln1118_3008_fu_3814_p2 is absorbed into DSP add_ln703_3812_fu_38687376_p2.
DSP Report: Generating DSP mul_ln1118_1004_fu_4677_p2, operation Mode is: A''*(B:0xad).
DSP Report: register data_65_V_read_1_reg_38697710_reg is absorbed into DSP mul_ln1118_1004_fu_4677_p2.
DSP Report: register zext_ln1118_917_reg_38699534_reg is absorbed into DSP mul_ln1118_1004_fu_4677_p2.
DSP Report: operator mul_ln1118_1004_fu_4677_p2 is absorbed into DSP mul_ln1118_1004_fu_4677_p2.
DSP Report: Generating DSP add_ln703_3837_fu_38687554_p2, operation Mode is: PCIN+A''*(B:0xf3).
DSP Report: register data_66_V_read_1_reg_38697697_reg is absorbed into DSP add_ln703_3837_fu_38687554_p2.
DSP Report: register zext_ln1118_937_reg_38699541_reg is absorbed into DSP add_ln703_3837_fu_38687554_p2.
DSP Report: operator add_ln703_3837_fu_38687554_p2 is absorbed into DSP add_ln703_3837_fu_38687554_p2.
DSP Report: operator mul_ln1118_1019_fu_7472_p2 is absorbed into DSP add_ln703_3837_fu_38687554_p2.
DSP Report: Generating DSP mul_ln1118_2768_fu_5477_p2, operation Mode is: A''*(B:0x3ff46).
DSP Report: register mul_ln1118_2768_fu_5477_p2 is absorbed into DSP mul_ln1118_2768_fu_5477_p2.
DSP Report: register mul_ln1118_2768_fu_5477_p2 is absorbed into DSP mul_ln1118_2768_fu_5477_p2.
DSP Report: operator mul_ln1118_2768_fu_5477_p2 is absorbed into DSP mul_ln1118_2768_fu_5477_p2.
DSP Report: Generating DSP mul_ln1118_1033_fu_5545_p2, operation Mode is: A''*(B:0x3ff8f).
DSP Report: register mul_ln1118_1033_fu_5545_p2 is absorbed into DSP mul_ln1118_1033_fu_5545_p2.
DSP Report: register mul_ln1118_1033_fu_5545_p2 is absorbed into DSP mul_ln1118_1033_fu_5545_p2.
DSP Report: operator mul_ln1118_1033_fu_5545_p2 is absorbed into DSP mul_ln1118_1033_fu_5545_p2.
DSP Report: Generating DSP mul_ln1118_1130_fu_6157_p2, operation Mode is: A''*(B:0x3ffa6).
DSP Report: register mul_ln1118_1130_fu_6157_p2 is absorbed into DSP mul_ln1118_1130_fu_6157_p2.
DSP Report: register mul_ln1118_1130_fu_6157_p2 is absorbed into DSP mul_ln1118_1130_fu_6157_p2.
DSP Report: operator mul_ln1118_1130_fu_6157_p2 is absorbed into DSP mul_ln1118_1130_fu_6157_p2.
DSP Report: Generating DSP mul_ln1118_1797_fu_4637_p2, operation Mode is: A''*(B:0x3fedf).
DSP Report: register mul_ln1118_1797_fu_4637_p2 is absorbed into DSP mul_ln1118_1797_fu_4637_p2.
DSP Report: register mul_ln1118_1797_fu_4637_p2 is absorbed into DSP mul_ln1118_1797_fu_4637_p2.
DSP Report: operator mul_ln1118_1797_fu_4637_p2 is absorbed into DSP mul_ln1118_1797_fu_4637_p2.
DSP Report: Generating DSP mul_ln1118_1903_fu_5390_p2, operation Mode is: A''*(B:0x3fe8d).
DSP Report: register mul_ln1118_1903_fu_5390_p2 is absorbed into DSP mul_ln1118_1903_fu_5390_p2.
DSP Report: register mul_ln1118_1903_fu_5390_p2 is absorbed into DSP mul_ln1118_1903_fu_5390_p2.
DSP Report: operator mul_ln1118_1903_fu_5390_p2 is absorbed into DSP mul_ln1118_1903_fu_5390_p2.
DSP Report: Generating DSP mul_ln1118_1505_fu_7451_p2, operation Mode is: A''*(B:0x3fd66).
DSP Report: register mul_ln1118_1505_fu_7451_p2 is absorbed into DSP mul_ln1118_1505_fu_7451_p2.
DSP Report: register mul_ln1118_1505_fu_7451_p2 is absorbed into DSP mul_ln1118_1505_fu_7451_p2.
DSP Report: operator mul_ln1118_1505_fu_7451_p2 is absorbed into DSP mul_ln1118_1505_fu_7451_p2.
DSP Report: Generating DSP mul_ln1118_1524_fu_6036_p2, operation Mode is: A''*(B:0x3fdb1).
DSP Report: register mul_ln1118_1524_fu_6036_p2 is absorbed into DSP mul_ln1118_1524_fu_6036_p2.
DSP Report: register mul_ln1118_1524_fu_6036_p2 is absorbed into DSP mul_ln1118_1524_fu_6036_p2.
DSP Report: operator mul_ln1118_1524_fu_6036_p2 is absorbed into DSP mul_ln1118_1524_fu_6036_p2.
DSP Report: Generating DSP mul_ln1118_1851_fu_5204_p2, operation Mode is: A''*(B:0x3fdfb).
DSP Report: register mul_ln1118_1851_fu_5204_p2 is absorbed into DSP mul_ln1118_1851_fu_5204_p2.
DSP Report: register mul_ln1118_1851_fu_5204_p2 is absorbed into DSP mul_ln1118_1851_fu_5204_p2.
DSP Report: operator mul_ln1118_1851_fu_5204_p2 is absorbed into DSP mul_ln1118_1851_fu_5204_p2.
DSP Report: Generating DSP mul_ln1118_2269_fu_7191_p2, operation Mode is: A''*(B:0x3fde9).
DSP Report: register mul_ln1118_2269_fu_7191_p2 is absorbed into DSP mul_ln1118_2269_fu_7191_p2.
DSP Report: register mul_ln1118_2269_fu_7191_p2 is absorbed into DSP mul_ln1118_2269_fu_7191_p2.
DSP Report: operator mul_ln1118_2269_fu_7191_p2 is absorbed into DSP mul_ln1118_2269_fu_7191_p2.
DSP Report: Generating DSP mul_ln1118_1730_fu_4278_p2, operation Mode is: A''*(B:0x3fdde).
DSP Report: register mul_ln1118_1730_fu_4278_p2 is absorbed into DSP mul_ln1118_1730_fu_4278_p2.
DSP Report: register mul_ln1118_1730_fu_4278_p2 is absorbed into DSP mul_ln1118_1730_fu_4278_p2.
DSP Report: operator mul_ln1118_1730_fu_4278_p2 is absorbed into DSP mul_ln1118_1730_fu_4278_p2.
DSP Report: Generating DSP mul_ln1118_2104_fu_7561_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_2104_fu_7561_p2 is absorbed into DSP mul_ln1118_2104_fu_7561_p2.
DSP Report: register mul_ln1118_2104_fu_7561_p2 is absorbed into DSP mul_ln1118_2104_fu_7561_p2.
DSP Report: operator mul_ln1118_2104_fu_7561_p2 is absorbed into DSP mul_ln1118_2104_fu_7561_p2.
DSP Report: Generating DSP mul_ln1118_2140_fu_5500_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_2140_fu_5500_p2 is absorbed into DSP mul_ln1118_2140_fu_5500_p2.
DSP Report: register mul_ln1118_2140_fu_5500_p2 is absorbed into DSP mul_ln1118_2140_fu_5500_p2.
DSP Report: operator mul_ln1118_2140_fu_5500_p2 is absorbed into DSP mul_ln1118_2140_fu_5500_p2.
DSP Report: Generating DSP mul_ln1118_1435_fu_4673_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_1435_fu_4673_p2 is absorbed into DSP mul_ln1118_1435_fu_4673_p2.
DSP Report: register mul_ln1118_1435_fu_4673_p2 is absorbed into DSP mul_ln1118_1435_fu_4673_p2.
DSP Report: operator mul_ln1118_1435_fu_4673_p2 is absorbed into DSP mul_ln1118_1435_fu_4673_p2.
DSP Report: Generating DSP mul_ln1118_1572_fu_4310_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_1572_fu_4310_p2 is absorbed into DSP mul_ln1118_1572_fu_4310_p2.
DSP Report: register mul_ln1118_1572_fu_4310_p2 is absorbed into DSP mul_ln1118_1572_fu_4310_p2.
DSP Report: operator mul_ln1118_1572_fu_4310_p2 is absorbed into DSP mul_ln1118_1572_fu_4310_p2.
DSP Report: Generating DSP mul_ln1118_1254_fu_7069_p2, operation Mode is: A''*(B:0x3ffc7).
DSP Report: register mul_ln1118_1254_fu_7069_p2 is absorbed into DSP mul_ln1118_1254_fu_7069_p2.
DSP Report: register mul_ln1118_1254_fu_7069_p2 is absorbed into DSP mul_ln1118_1254_fu_7069_p2.
DSP Report: operator mul_ln1118_1254_fu_7069_p2 is absorbed into DSP mul_ln1118_1254_fu_7069_p2.
DSP Report: Generating DSP add_ln703_1360_fu_38672038_p2, operation Mode is: C+A''*(B:0x77).
DSP Report: register data_103_V_read_1_reg_38697166_reg is absorbed into DSP add_ln703_1360_fu_38672038_p2.
DSP Report: register data_103_V_read_1_reg_38697166_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1360_fu_38672038_p2.
DSP Report: operator add_ln703_1360_fu_38672038_p2 is absorbed into DSP add_ln703_1360_fu_38672038_p2.
DSP Report: operator mul_ln1118_1558_fu_7171_p2 is absorbed into DSP add_ln703_1360_fu_38672038_p2.
DSP Report: Generating DSP mul_ln1118_1392_fu_5096_p2, operation Mode is: A''*(B:0x47).
DSP Report: register data_92_V_read_1_reg_38697333_reg is absorbed into DSP mul_ln1118_1392_fu_5096_p2.
DSP Report: register data_92_V_read_1_reg_38697333_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1392_fu_5096_p2.
DSP Report: operator mul_ln1118_1392_fu_5096_p2 is absorbed into DSP mul_ln1118_1392_fu_5096_p2.
DSP Report: Generating DSP add_ln703_1359_fu_38672032_p2, operation Mode is: PCIN+A''*(B:0x51).
DSP Report: register data_74_V_read_1_reg_38697586_reg is absorbed into DSP add_ln703_1359_fu_38672032_p2.
DSP Report: register data_74_V_read_1_reg_38697586_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1359_fu_38672032_p2.
DSP Report: operator add_ln703_1359_fu_38672032_p2 is absorbed into DSP add_ln703_1359_fu_38672032_p2.
DSP Report: operator mul_ln1118_1132_fu_7421_p2 is absorbed into DSP add_ln703_1359_fu_38672032_p2.
DSP Report: Generating DSP add_ln703_1359_reg_38701478_reg, operation Mode is: PCIN+A''*(B:0x61).
DSP Report: register data_84_V_read_1_reg_38697442_reg is absorbed into DSP add_ln703_1359_reg_38701478_reg.
DSP Report: register data_84_V_read_1_reg_38697442_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1359_reg_38701478_reg.
DSP Report: register add_ln703_1359_reg_38701478_reg is absorbed into DSP add_ln703_1359_reg_38701478_reg.
DSP Report: operator add_ln703_1359_fu_38672032_p2 is absorbed into DSP add_ln703_1359_reg_38701478_reg.
DSP Report: operator mul_ln1118_1271_fu_4317_p2 is absorbed into DSP add_ln703_1359_reg_38701478_reg.
DSP Report: Generating DSP mul_ln1118_950_fu_4171_p2, operation Mode is: A''*(B:0x5c).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP mul_ln1118_950_fu_4171_p2.
DSP Report: register data_62_V_read_1_reg_38697756_reg is absorbed into DSP mul_ln1118_950_fu_4171_p2.
DSP Report: operator mul_ln1118_950_fu_4171_p2 is absorbed into DSP mul_ln1118_950_fu_4171_p2.
DSP Report: Generating DSP add_ln703_1034_fu_38642804_p2, operation Mode is: PCIN+A''*(B:0x6b).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP add_ln703_1034_fu_38642804_p2.
DSP Report: register data_51_V_read_1_reg_38697928_reg is absorbed into DSP add_ln703_1034_fu_38642804_p2.
DSP Report: operator add_ln703_1034_fu_38642804_p2 is absorbed into DSP add_ln703_1034_fu_38642804_p2.
DSP Report: operator mul_ln1118_794_fu_5404_p2 is absorbed into DSP add_ln703_1034_fu_38642804_p2.
DSP Report: Generating DSP mul_ln1118_1043_fu_3712_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_1043_fu_3712_p2 is absorbed into DSP mul_ln1118_1043_fu_3712_p2.
DSP Report: register mul_ln1118_1043_fu_3712_p2 is absorbed into DSP mul_ln1118_1043_fu_3712_p2.
DSP Report: operator mul_ln1118_1043_fu_3712_p2 is absorbed into DSP mul_ln1118_1043_fu_3712_p2.
DSP Report: Generating DSP add_ln703_3592_fu_38685906_p2, operation Mode is: C+A''*(B:0x7a).
DSP Report: register data_56_V_read_1_reg_38697847_reg is absorbed into DSP add_ln703_3592_fu_38685906_p2.
DSP Report: register zext_ln1118_774_reg_38699386_reg is absorbed into DSP add_ln703_3592_fu_38685906_p2.
DSP Report: operator add_ln703_3592_fu_38685906_p2 is absorbed into DSP add_ln703_3592_fu_38685906_p2.
DSP Report: operator mul_ln1118_871_fu_5780_p2 is absorbed into DSP add_ln703_3592_fu_38685906_p2.
DSP Report: Generating DSP mul_ln1118_1204_fu_5309_p2, operation Mode is: A''*(B:0x3ffc5).
DSP Report: register mul_ln1118_1204_fu_5309_p2 is absorbed into DSP mul_ln1118_1204_fu_5309_p2.
DSP Report: register mul_ln1118_1204_fu_5309_p2 is absorbed into DSP mul_ln1118_1204_fu_5309_p2.
DSP Report: operator mul_ln1118_1204_fu_5309_p2 is absorbed into DSP mul_ln1118_1204_fu_5309_p2.
DSP Report: Generating DSP mul_ln1118_1034_fu_5916_p2, operation Mode is: A''*(B:0x3ffd1).
DSP Report: register mul_ln1118_1034_fu_5916_p2 is absorbed into DSP mul_ln1118_1034_fu_5916_p2.
DSP Report: register mul_ln1118_1034_fu_5916_p2 is absorbed into DSP mul_ln1118_1034_fu_5916_p2.
DSP Report: operator mul_ln1118_1034_fu_5916_p2 is absorbed into DSP mul_ln1118_1034_fu_5916_p2.
DSP Report: Generating DSP mul_ln1118_959_fu_4542_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_959_fu_4542_p2 is absorbed into DSP mul_ln1118_959_fu_4542_p2.
DSP Report: register mul_ln1118_959_fu_4542_p2 is absorbed into DSP mul_ln1118_959_fu_4542_p2.
DSP Report: operator mul_ln1118_959_fu_4542_p2 is absorbed into DSP mul_ln1118_959_fu_4542_p2.
DSP Report: Generating DSP add_ln703_1116_fu_38670645_p2, operation Mode is: C+A''*(B:0x3ffae).
DSP Report: register add_ln703_1116_fu_38670645_p2 is absorbed into DSP add_ln703_1116_fu_38670645_p2.
DSP Report: register add_ln703_1116_fu_38670645_p2 is absorbed into DSP add_ln703_1116_fu_38670645_p2.
DSP Report: operator add_ln703_1116_fu_38670645_p2 is absorbed into DSP add_ln703_1116_fu_38670645_p2.
DSP Report: operator mul_ln1118_1148_fu_7424_p2 is absorbed into DSP add_ln703_1116_fu_38670645_p2.
DSP Report: Generating DSP mul_ln1118_1067_fu_7525_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_1067_fu_7525_p2 is absorbed into DSP mul_ln1118_1067_fu_7525_p2.
DSP Report: register mul_ln1118_1067_fu_7525_p2 is absorbed into DSP mul_ln1118_1067_fu_7525_p2.
DSP Report: operator mul_ln1118_1067_fu_7525_p2 is absorbed into DSP mul_ln1118_1067_fu_7525_p2.
DSP Report: Generating DSP mul_ln1118_964_fu_5968_p2, operation Mode is: A''*(B:0x3fef7).
DSP Report: register mul_ln1118_964_fu_5968_p2 is absorbed into DSP mul_ln1118_964_fu_5968_p2.
DSP Report: register mul_ln1118_964_fu_5968_p2 is absorbed into DSP mul_ln1118_964_fu_5968_p2.
DSP Report: operator mul_ln1118_964_fu_5968_p2 is absorbed into DSP mul_ln1118_964_fu_5968_p2.
DSP Report: Generating DSP mul_ln1118_1773_fu_7272_p2, operation Mode is: A''*(B:0x76).
DSP Report: register data_117_V_read_1_reg_38696963_reg is absorbed into DSP mul_ln1118_1773_fu_7272_p2.
DSP Report: register data_117_V_read_1_reg_38696963_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1773_fu_7272_p2.
DSP Report: operator mul_ln1118_1773_fu_7272_p2 is absorbed into DSP mul_ln1118_1773_fu_7272_p2.
DSP Report: Generating DSP add_ln703_2237_fu_38677544_p2, operation Mode is: PCIN+A''*(B:0x5e).
DSP Report: register data_91_V_read_1_reg_38697347_reg is absorbed into DSP add_ln703_2237_fu_38677544_p2.
DSP Report: register data_91_V_read_1_reg_38697347_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2237_fu_38677544_p2.
DSP Report: operator add_ln703_2237_fu_38677544_p2 is absorbed into DSP add_ln703_2237_fu_38677544_p2.
DSP Report: operator mul_ln1118_1383_fu_5647_p2 is absorbed into DSP add_ln703_2237_fu_38677544_p2.
DSP Report: Generating DSP add_ln703_2237_reg_38702338_reg, operation Mode is: PCIN+A''*(B:0x65).
DSP Report: register data_116_V_read_1_reg_38696977_reg is absorbed into DSP add_ln703_2237_reg_38702338_reg.
DSP Report: register data_116_V_read_1_reg_38696977_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2237_reg_38702338_reg.
DSP Report: register add_ln703_2237_reg_38702338_reg is absorbed into DSP add_ln703_2237_reg_38702338_reg.
DSP Report: operator add_ln703_2237_fu_38677544_p2 is absorbed into DSP add_ln703_2237_reg_38702338_reg.
DSP Report: operator mul_ln1118_1756_fu_5730_p2 is absorbed into DSP add_ln703_2237_reg_38702338_reg.
DSP Report: Generating DSP mul_ln1118_1330_fu_5978_p2, operation Mode is: A''*(B:0x6f).
DSP Report: register data_87_V_read_1_reg_38697403_reg is absorbed into DSP mul_ln1118_1330_fu_5978_p2.
DSP Report: register data_87_V_read_1_reg_38697403_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1330_fu_5978_p2.
DSP Report: operator mul_ln1118_1330_fu_5978_p2 is absorbed into DSP mul_ln1118_1330_fu_5978_p2.
DSP Report: Generating DSP add_ln703_2235_fu_38677528_p2, operation Mode is: PCIN+A''*(B:0x52).
DSP Report: register data_75_V_read_1_reg_38697568_reg is absorbed into DSP add_ln703_2235_fu_38677528_p2.
DSP Report: register data_75_V_read_1_reg_38697568_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2235_fu_38677528_p2.
DSP Report: operator add_ln703_2235_fu_38677528_p2 is absorbed into DSP add_ln703_2235_fu_38677528_p2.
DSP Report: operator mul_ln1118_1149_fu_7414_p2 is absorbed into DSP add_ln703_2235_fu_38677528_p2.
DSP Report: Generating DSP add_ln703_2235_reg_38702333_reg, operation Mode is: PCIN+A''*(B:0x61).
DSP Report: register data_81_V_read_1_reg_38697480_reg is absorbed into DSP add_ln703_2235_reg_38702333_reg.
DSP Report: register data_81_V_read_1_reg_38697480_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2235_reg_38702333_reg.
DSP Report: register add_ln703_2235_reg_38702333_reg is absorbed into DSP add_ln703_2235_reg_38702333_reg.
DSP Report: operator add_ln703_2235_fu_38677528_p2 is absorbed into DSP add_ln703_2235_reg_38702333_reg.
DSP Report: operator mul_ln1118_1228_fu_4901_p2 is absorbed into DSP add_ln703_2235_reg_38702333_reg.
DSP Report: Generating DSP mul_ln1118_658_fu_4135_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_658_fu_4135_p2 is absorbed into DSP mul_ln1118_658_fu_4135_p2.
DSP Report: register mul_ln1118_658_fu_4135_p2 is absorbed into DSP mul_ln1118_658_fu_4135_p2.
DSP Report: operator mul_ln1118_658_fu_4135_p2 is absorbed into DSP mul_ln1118_658_fu_4135_p2.
DSP Report: Generating DSP add_ln703_1155_reg_38700683_reg, operation Mode is: C+A''*(B:0x3ff6c).
DSP Report: register add_ln703_1155_reg_38700683_reg is absorbed into DSP add_ln703_1155_reg_38700683_reg.
DSP Report: register add_ln703_1155_reg_38700683_reg is absorbed into DSP add_ln703_1155_reg_38700683_reg.
DSP Report: register add_ln703_1155_reg_38700683_reg is absorbed into DSP add_ln703_1155_reg_38700683_reg.
DSP Report: operator add_ln703_1155_fu_38642838_p2 is absorbed into DSP add_ln703_1155_reg_38700683_reg.
DSP Report: operator mul_ln1118_1166_fu_6642_p2 is absorbed into DSP add_ln703_1155_reg_38700683_reg.
DSP Report: Generating DSP mul_ln1118_1144_fu_4359_p2, operation Mode is: A''*(B:0x3ff79).
DSP Report: register mul_ln1118_1144_fu_4359_p2 is absorbed into DSP mul_ln1118_1144_fu_4359_p2.
DSP Report: register mul_ln1118_1144_fu_4359_p2 is absorbed into DSP mul_ln1118_1144_fu_4359_p2.
DSP Report: operator mul_ln1118_1144_fu_4359_p2 is absorbed into DSP mul_ln1118_1144_fu_4359_p2.
DSP Report: Generating DSP mul_ln1118_914_fu_5270_p2, operation Mode is: A''*(B:0x34).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP mul_ln1118_914_fu_5270_p2.
DSP Report: register data_59_V_read_1_reg_38697798_reg is absorbed into DSP mul_ln1118_914_fu_5270_p2.
DSP Report: operator mul_ln1118_914_fu_5270_p2 is absorbed into DSP mul_ln1118_914_fu_5270_p2.
DSP Report: Generating DSP add_ln703_1173_fu_38642850_p2, operation Mode is: C+A''*(B:0x3ffdd).
DSP Report: register add_ln703_1173_fu_38642850_p2 is absorbed into DSP add_ln703_1173_fu_38642850_p2.
DSP Report: register add_ln703_1173_fu_38642850_p2 is absorbed into DSP add_ln703_1173_fu_38642850_p2.
DSP Report: operator add_ln703_1173_fu_38642850_p2 is absorbed into DSP add_ln703_1173_fu_38642850_p2.
DSP Report: operator mul_ln1118_1114_fu_5457_p2 is absorbed into DSP add_ln703_1173_fu_38642850_p2.
DSP Report: Generating DSP mul_ln1118_1081_fu_7487_p2, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register mul_ln1118_1081_fu_7487_p2 is absorbed into DSP mul_ln1118_1081_fu_7487_p2.
DSP Report: register mul_ln1118_1081_fu_7487_p2 is absorbed into DSP mul_ln1118_1081_fu_7487_p2.
DSP Report: operator mul_ln1118_1081_fu_7487_p2 is absorbed into DSP mul_ln1118_1081_fu_7487_p2.
DSP Report: Generating DSP mul_ln1118_988_fu_6456_p2, operation Mode is: A''*(B:0x3ffcc).
DSP Report: register mul_ln1118_988_fu_6456_p2 is absorbed into DSP mul_ln1118_988_fu_6456_p2.
DSP Report: register mul_ln1118_988_fu_6456_p2 is absorbed into DSP mul_ln1118_988_fu_6456_p2.
DSP Report: operator mul_ln1118_988_fu_6456_p2 is absorbed into DSP mul_ln1118_988_fu_6456_p2.
DSP Report: Generating DSP mul_ln1118_1582_fu_4132_p2, operation Mode is: A''*(B:0x3ff7b).
DSP Report: register mul_ln1118_1582_fu_4132_p2 is absorbed into DSP mul_ln1118_1582_fu_4132_p2.
DSP Report: register mul_ln1118_1582_fu_4132_p2 is absorbed into DSP mul_ln1118_1582_fu_4132_p2.
DSP Report: operator mul_ln1118_1582_fu_4132_p2 is absorbed into DSP mul_ln1118_1582_fu_4132_p2.
DSP Report: Generating DSP mul_ln1118_1609_fu_5336_p2, operation Mode is: A''*(B:0x3ff67).
DSP Report: register mul_ln1118_1609_fu_5336_p2 is absorbed into DSP mul_ln1118_1609_fu_5336_p2.
DSP Report: register mul_ln1118_1609_fu_5336_p2 is absorbed into DSP mul_ln1118_1609_fu_5336_p2.
DSP Report: operator mul_ln1118_1609_fu_5336_p2 is absorbed into DSP mul_ln1118_1609_fu_5336_p2.
DSP Report: Generating DSP mul_ln1118_911_fu_5269_p2, operation Mode is: A''*(B:0x98).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP mul_ln1118_911_fu_5269_p2.
DSP Report: register data_59_V_read_1_reg_38697798_reg is absorbed into DSP mul_ln1118_911_fu_5269_p2.
DSP Report: operator mul_ln1118_911_fu_5269_p2 is absorbed into DSP mul_ln1118_911_fu_5269_p2.
DSP Report: Generating DSP add_ln703_1536_reg_38700798_reg, operation Mode is: PCIN+A''*(B:0xa8).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP add_ln703_1536_reg_38700798_reg.
DSP Report: register data_58_V_read_1_reg_38697814_reg is absorbed into DSP add_ln703_1536_reg_38700798_reg.
DSP Report: register add_ln703_1536_reg_38700798_reg is absorbed into DSP add_ln703_1536_reg_38700798_reg.
DSP Report: operator add_ln703_1536_fu_38643246_p2 is absorbed into DSP add_ln703_1536_reg_38700798_reg.
DSP Report: operator mul_ln1118_898_fu_7554_p2 is absorbed into DSP add_ln703_1536_reg_38700798_reg.
DSP Report: Generating DSP mul_ln1118_1373_fu_6095_p2, operation Mode is: A''*(B:0x3ff6b).
DSP Report: register mul_ln1118_1373_fu_6095_p2 is absorbed into DSP mul_ln1118_1373_fu_6095_p2.
DSP Report: register mul_ln1118_1373_fu_6095_p2 is absorbed into DSP mul_ln1118_1373_fu_6095_p2.
DSP Report: operator mul_ln1118_1373_fu_6095_p2 is absorbed into DSP mul_ln1118_1373_fu_6095_p2.
DSP Report: Generating DSP add_ln703_1535_fu_38673079_p2, operation Mode is: C+A''*(B:0x13d).
DSP Report: register data_120_V_read_1_reg_38696918_reg is absorbed into DSP add_ln703_1535_fu_38673079_p2.
DSP Report: register data_120_V_read_1_reg_38696918_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1535_fu_38673079_p2.
DSP Report: operator add_ln703_1535_fu_38673079_p2 is absorbed into DSP add_ln703_1535_fu_38673079_p2.
DSP Report: operator mul_ln1118_1818_fu_4017_p2 is absorbed into DSP add_ln703_1535_fu_38673079_p2.
DSP Report: Generating DSP mul_ln1118_1778_fu_4992_p2, operation Mode is: A''*(B:0x1d5).
DSP Report: register data_117_V_read_1_reg_38696963_reg is absorbed into DSP mul_ln1118_1778_fu_4992_p2.
DSP Report: register data_117_V_read_1_reg_38696963_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1778_fu_4992_p2.
DSP Report: operator mul_ln1118_1778_fu_4992_p2 is absorbed into DSP mul_ln1118_1778_fu_4992_p2.
DSP Report: Generating DSP add_ln703_1534_fu_38673073_p2, operation Mode is: PCIN+A''*(B:0x15a).
DSP Report: register data_102_V_read_1_reg_38697181_reg is absorbed into DSP add_ln703_1534_fu_38673073_p2.
DSP Report: register data_102_V_read_1_reg_38697181_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1534_fu_38673073_p2.
DSP Report: operator add_ln703_1534_fu_38673073_p2 is absorbed into DSP add_ln703_1534_fu_38673073_p2.
DSP Report: operator mul_ln1118_1552_fu_6595_p2 is absorbed into DSP add_ln703_1534_fu_38673073_p2.
DSP Report: Generating DSP add_ln703_1534_fu_38673073_p2, operation Mode is: PCIN+A''*(B:0x106).
DSP Report: register data_93_V_read_1_reg_38697319_reg is absorbed into DSP add_ln703_1534_fu_38673073_p2.
DSP Report: register data_93_V_read_1_reg_38697319_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1534_fu_38673073_p2.
DSP Report: operator add_ln703_1534_fu_38673073_p2 is absorbed into DSP add_ln703_1534_fu_38673073_p2.
DSP Report: operator mul_ln1118_1414_fu_6233_p2 is absorbed into DSP add_ln703_1534_fu_38673073_p2.
DSP Report: Generating DSP add_ln703_1534_fu_38673073_p2, operation Mode is: PCIN+A''*(B:0x163).
DSP Report: register data_119_V_read_1_reg_38696932_reg is absorbed into DSP add_ln703_1534_fu_38673073_p2.
DSP Report: register data_119_V_read_1_reg_38696932_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1534_fu_38673073_p2.
DSP Report: operator add_ln703_1534_fu_38673073_p2 is absorbed into DSP add_ln703_1534_fu_38673073_p2.
DSP Report: operator mul_ln1118_1805_fu_5626_p2 is absorbed into DSP add_ln703_1534_fu_38673073_p2.
DSP Report: Generating DSP add_ln703_1534_reg_38701668_reg, operation Mode is: PCIN+A''*(B:0x1b7).
DSP Report: register data_118_V_read_1_reg_38696948_reg is absorbed into DSP add_ln703_1534_reg_38701668_reg.
DSP Report: register data_118_V_read_1_reg_38696948_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1534_reg_38701668_reg.
DSP Report: register add_ln703_1534_reg_38701668_reg is absorbed into DSP add_ln703_1534_reg_38701668_reg.
DSP Report: operator add_ln703_1534_fu_38673073_p2 is absorbed into DSP add_ln703_1534_reg_38701668_reg.
DSP Report: operator mul_ln1118_1791_fu_4815_p2 is absorbed into DSP add_ln703_1534_reg_38701668_reg.
DSP Report: Generating DSP mul_ln1118_1398_fu_6953_p2, operation Mode is: A''*(B:0x3ffa3).
DSP Report: register mul_ln1118_1398_fu_6953_p2 is absorbed into DSP mul_ln1118_1398_fu_6953_p2.
DSP Report: register mul_ln1118_1398_fu_6953_p2 is absorbed into DSP mul_ln1118_1398_fu_6953_p2.
DSP Report: operator mul_ln1118_1398_fu_6953_p2 is absorbed into DSP mul_ln1118_1398_fu_6953_p2.
DSP Report: Generating DSP mul_ln1118_1577_fu_6957_p2, operation Mode is: A''*(B:0x3ffb5).
DSP Report: register mul_ln1118_1577_fu_6957_p2 is absorbed into DSP mul_ln1118_1577_fu_6957_p2.
DSP Report: register mul_ln1118_1577_fu_6957_p2 is absorbed into DSP mul_ln1118_1577_fu_6957_p2.
DSP Report: operator mul_ln1118_1577_fu_6957_p2 is absorbed into DSP mul_ln1118_1577_fu_6957_p2.
DSP Report: Generating DSP mul_ln1118_1163_fu_5998_p2, operation Mode is: A''*(B:0x3ff99).
DSP Report: register mul_ln1118_1163_fu_5998_p2 is absorbed into DSP mul_ln1118_1163_fu_5998_p2.
DSP Report: register mul_ln1118_1163_fu_5998_p2 is absorbed into DSP mul_ln1118_1163_fu_5998_p2.
DSP Report: operator mul_ln1118_1163_fu_5998_p2 is absorbed into DSP mul_ln1118_1163_fu_5998_p2.
DSP Report: Generating DSP mul_ln1118_1175_fu_6697_p2, operation Mode is: A''*(B:0x3ff85).
DSP Report: register mul_ln1118_1175_fu_6697_p2 is absorbed into DSP mul_ln1118_1175_fu_6697_p2.
DSP Report: register mul_ln1118_1175_fu_6697_p2 is absorbed into DSP mul_ln1118_1175_fu_6697_p2.
DSP Report: operator mul_ln1118_1175_fu_6697_p2 is absorbed into DSP mul_ln1118_1175_fu_6697_p2.
DSP Report: Generating DSP mul_ln1118_1384_fu_5736_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_1384_fu_5736_p2 is absorbed into DSP mul_ln1118_1384_fu_5736_p2.
DSP Report: register mul_ln1118_1384_fu_5736_p2 is absorbed into DSP mul_ln1118_1384_fu_5736_p2.
DSP Report: operator mul_ln1118_1384_fu_5736_p2 is absorbed into DSP mul_ln1118_1384_fu_5736_p2.
DSP Report: Generating DSP mul_ln1118_1489_fu_5623_p2, operation Mode is: A''*(B:0x3ff96).
DSP Report: register mul_ln1118_1489_fu_5623_p2 is absorbed into DSP mul_ln1118_1489_fu_5623_p2.
DSP Report: register mul_ln1118_1489_fu_5623_p2 is absorbed into DSP mul_ln1118_1489_fu_5623_p2.
DSP Report: operator mul_ln1118_1489_fu_5623_p2 is absorbed into DSP mul_ln1118_1489_fu_5623_p2.
DSP Report: Generating DSP mul_ln1118_1217_fu_6682_p2, operation Mode is: A''*(B:0x3ffb5).
DSP Report: register mul_ln1118_1217_fu_6682_p2 is absorbed into DSP mul_ln1118_1217_fu_6682_p2.
DSP Report: register mul_ln1118_1217_fu_6682_p2 is absorbed into DSP mul_ln1118_1217_fu_6682_p2.
DSP Report: operator mul_ln1118_1217_fu_6682_p2 is absorbed into DSP mul_ln1118_1217_fu_6682_p2.
DSP Report: Generating DSP mul_ln1118_1266_fu_5292_p2, operation Mode is: A''*(B:0x3ffa6).
DSP Report: register mul_ln1118_1266_fu_5292_p2 is absorbed into DSP mul_ln1118_1266_fu_5292_p2.
DSP Report: register mul_ln1118_1266_fu_5292_p2 is absorbed into DSP mul_ln1118_1266_fu_5292_p2.
DSP Report: operator mul_ln1118_1266_fu_5292_p2 is absorbed into DSP mul_ln1118_1266_fu_5292_p2.
DSP Report: Generating DSP mul_ln1118_1097_fu_7486_p2, operation Mode is: A''*(B:0x4d).
DSP Report: register data_71_V_read_1_reg_38697627_reg is absorbed into DSP mul_ln1118_1097_fu_7486_p2.
DSP Report: register zext_ln1118_1000_reg_38699584_reg is absorbed into DSP mul_ln1118_1097_fu_7486_p2.
DSP Report: operator mul_ln1118_1097_fu_7486_p2 is absorbed into DSP mul_ln1118_1097_fu_7486_p2.
DSP Report: Generating DSP add_ln703_1565_fu_38673266_p2, operation Mode is: PCIN+A''*(B:0x49).
DSP Report: register data_65_V_read_1_reg_38697710_reg is absorbed into DSP add_ln703_1565_fu_38673266_p2.
DSP Report: register data_65_V_read_1_reg_38697710_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1565_fu_38673266_p2.
DSP Report: operator add_ln703_1565_fu_38673266_p2 is absorbed into DSP add_ln703_1565_fu_38673266_p2.
DSP Report: operator mul_ln1118_999_fu_6138_p2 is absorbed into DSP add_ln703_1565_fu_38673266_p2.
DSP Report: Generating DSP mul_ln1118_887_fu_4804_p2, operation Mode is: A''*(B:0x75).
DSP Report: register data_57_V_read_1_reg_38697832_reg is absorbed into DSP mul_ln1118_887_fu_4804_p2.
DSP Report: register zext_ln1118_791_reg_38699392_reg is absorbed into DSP mul_ln1118_887_fu_4804_p2.
DSP Report: operator mul_ln1118_887_fu_4804_p2 is absorbed into DSP mul_ln1118_887_fu_4804_p2.
DSP Report: Generating DSP add_ln703_1563_fu_38673250_p2, operation Mode is: C+A''*(B:0x3ffbd).
DSP Report: register add_ln703_1563_fu_38673250_p2 is absorbed into DSP add_ln703_1563_fu_38673250_p2.
DSP Report: register add_ln703_1563_fu_38673250_p2 is absorbed into DSP add_ln703_1563_fu_38673250_p2.
DSP Report: operator add_ln703_1563_fu_38673250_p2 is absorbed into DSP add_ln703_1563_fu_38673250_p2.
DSP Report: operator mul_ln1118_1895_fu_3909_p2 is absorbed into DSP add_ln703_1563_fu_38673250_p2.
DSP Report: Generating DSP mul_ln1118_671_reg_2324367_reg, operation Mode is: (A''*(B:0x3ff7b))'.
DSP Report: register mul_ln1118_671_reg_2324367_reg is absorbed into DSP mul_ln1118_671_reg_2324367_reg.
DSP Report: register mul_ln1118_671_reg_2324367_reg is absorbed into DSP mul_ln1118_671_reg_2324367_reg.
DSP Report: register mul_ln1118_671_reg_2324367_reg is absorbed into DSP mul_ln1118_671_reg_2324367_reg.
DSP Report: operator mul_ln1118_671_fu_6516_p2 is absorbed into DSP mul_ln1118_671_reg_2324367_reg.
DSP Report: Generating DSP mul_ln1118_1236_fu_4276_p2, operation Mode is: A''*(B:0x3fe79).
DSP Report: register mul_ln1118_1236_fu_4276_p2 is absorbed into DSP mul_ln1118_1236_fu_4276_p2.
DSP Report: register mul_ln1118_1236_fu_4276_p2 is absorbed into DSP mul_ln1118_1236_fu_4276_p2.
DSP Report: operator mul_ln1118_1236_fu_4276_p2 is absorbed into DSP mul_ln1118_1236_fu_4276_p2.
DSP Report: Generating DSP mul_ln1118_1306_fu_5181_p2, operation Mode is: A''*(B:0x3fe9d).
DSP Report: register mul_ln1118_1306_fu_5181_p2 is absorbed into DSP mul_ln1118_1306_fu_5181_p2.
DSP Report: register mul_ln1118_1306_fu_5181_p2 is absorbed into DSP mul_ln1118_1306_fu_5181_p2.
DSP Report: operator mul_ln1118_1306_fu_5181_p2 is absorbed into DSP mul_ln1118_1306_fu_5181_p2.
DSP Report: Generating DSP mul_ln1118_1659_fu_6002_p2, operation Mode is: A''*(B:0x3fece).
DSP Report: register mul_ln1118_1659_fu_6002_p2 is absorbed into DSP mul_ln1118_1659_fu_6002_p2.
DSP Report: register mul_ln1118_1659_fu_6002_p2 is absorbed into DSP mul_ln1118_1659_fu_6002_p2.
DSP Report: operator mul_ln1118_1659_fu_6002_p2 is absorbed into DSP mul_ln1118_1659_fu_6002_p2.
DSP Report: Generating DSP mul_ln1118_1749_fu_4668_p2, operation Mode is: A''*(B:0x3fe6e).
DSP Report: register mul_ln1118_1749_fu_4668_p2 is absorbed into DSP mul_ln1118_1749_fu_4668_p2.
DSP Report: register mul_ln1118_1749_fu_4668_p2 is absorbed into DSP mul_ln1118_1749_fu_4668_p2.
DSP Report: operator mul_ln1118_1749_fu_4668_p2 is absorbed into DSP mul_ln1118_1749_fu_4668_p2.
DSP Report: Generating DSP mul_ln1118_1509_fu_6730_p2, operation Mode is: A''*(B:0x3fed4).
DSP Report: register mul_ln1118_1509_fu_6730_p2 is absorbed into DSP mul_ln1118_1509_fu_6730_p2.
DSP Report: register mul_ln1118_1509_fu_6730_p2 is absorbed into DSP mul_ln1118_1509_fu_6730_p2.
DSP Report: operator mul_ln1118_1509_fu_6730_p2 is absorbed into DSP mul_ln1118_1509_fu_6730_p2.
DSP Report: Generating DSP mul_ln1118_2463_fu_6309_p2, operation Mode is: A''*(B:0x3b).
DSP Report: register data_162_V_read_1_reg_38696304_reg is absorbed into DSP mul_ln1118_2463_fu_6309_p2.
DSP Report: register data_162_V_read_1_reg_38696304_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2463_fu_6309_p2.
DSP Report: operator mul_ln1118_2463_fu_6309_p2 is absorbed into DSP mul_ln1118_2463_fu_6309_p2.
DSP Report: Generating DSP add_ln703_2262_fu_38677695_p2, operation Mode is: PCIN+A''*(B:0x35).
DSP Report: register data_138_V_read_1_reg_38696656_reg is absorbed into DSP add_ln703_2262_fu_38677695_p2.
DSP Report: register data_138_V_read_1_reg_38696656_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2262_fu_38677695_p2.
DSP Report: operator add_ln703_2262_fu_38677695_p2 is absorbed into DSP add_ln703_2262_fu_38677695_p2.
DSP Report: operator mul_ln1118_2082_fu_6579_p2 is absorbed into DSP add_ln703_2262_fu_38677695_p2.
DSP Report: Generating DSP add_ln703_2262_reg_38702363_reg, operation Mode is: PCIN+A''*(B:0x2b).
DSP Report: register data_144_V_read_1_reg_38696575_reg is absorbed into DSP add_ln703_2262_reg_38702363_reg.
DSP Report: register data_144_V_read_1_reg_38696575_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2262_reg_38702363_reg.
DSP Report: register add_ln703_2262_reg_38702363_reg is absorbed into DSP add_ln703_2262_reg_38702363_reg.
DSP Report: operator add_ln703_2262_fu_38677695_p2 is absorbed into DSP add_ln703_2262_reg_38702363_reg.
DSP Report: operator mul_ln1118_2182_fu_5990_p2 is absorbed into DSP add_ln703_2262_reg_38702363_reg.
DSP Report: Generating DSP mul_ln1118_1235_fu_5583_p2, operation Mode is: A''*(B:0xf6).
DSP Report: register data_81_V_read_1_reg_38697480_reg is absorbed into DSP mul_ln1118_1235_fu_5583_p2.
DSP Report: register data_81_V_read_1_reg_38697480_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1235_fu_5583_p2.
DSP Report: operator mul_ln1118_1235_fu_5583_p2 is absorbed into DSP mul_ln1118_1235_fu_5583_p2.
DSP Report: Generating DSP add_ln703_3841_fu_38687582_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3841_fu_38687582_p2 is absorbed into DSP add_ln703_3841_fu_38687582_p2.
DSP Report: register add_ln703_3841_fu_38687582_p2 is absorbed into DSP add_ln703_3841_fu_38687582_p2.
DSP Report: register add_ln703_3841_fu_38687582_p2 is absorbed into DSP add_ln703_3841_fu_38687582_p2.
DSP Report: register add_ln703_3841_fu_38687582_p2 is absorbed into DSP add_ln703_3841_fu_38687582_p2.
DSP Report: register add_ln703_3841_fu_38687582_p2 is absorbed into DSP add_ln703_3841_fu_38687582_p2.
DSP Report: operator add_ln703_3841_fu_38687582_p2 is absorbed into DSP add_ln703_3841_fu_38687582_p2.
DSP Report: Generating DSP mul_ln1118_1508_fu_4771_p2, operation Mode is: A''*(B:0x94).
DSP Report: register data_99_V_read_1_reg_38697226_reg is absorbed into DSP mul_ln1118_1508_fu_4771_p2.
DSP Report: register data_99_V_read_1_reg_38697226_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1508_fu_4771_p2.
DSP Report: operator mul_ln1118_1508_fu_4771_p2 is absorbed into DSP mul_ln1118_1508_fu_4771_p2.
DSP Report: Generating DSP add_ln703_3840_fu_38687572_p2, operation Mode is: PCIN+A''*(B:0xc7).
DSP Report: register data_94_V_read_1_reg_38697302_reg is absorbed into DSP add_ln703_3840_fu_38687572_p2.
DSP Report: register data_94_V_read_1_reg_38697302_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3840_fu_38687572_p2.
DSP Report: operator add_ln703_3840_fu_38687572_p2 is absorbed into DSP add_ln703_3840_fu_38687572_p2.
DSP Report: operator mul_ln1118_1433_fu_5400_p2 is absorbed into DSP add_ln703_3840_fu_38687572_p2.
DSP Report: Generating DSP add_ln703_3840_fu_38687572_p2, operation Mode is: PCIN+A''*(B:0x8e).
DSP Report: register data_96_V_read_1_reg_38697272_reg is absorbed into DSP add_ln703_3840_fu_38687572_p2.
DSP Report: register data_96_V_read_1_reg_38697272_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3840_fu_38687572_p2.
DSP Report: operator add_ln703_3840_fu_38687572_p2 is absorbed into DSP add_ln703_3840_fu_38687572_p2.
DSP Report: operator mul_ln1118_1465_fu_5296_p2 is absorbed into DSP add_ln703_3840_fu_38687572_p2.
DSP Report: Generating DSP add_ln703_3841_reg_38704193_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_3841_reg_38704193_reg is absorbed into DSP add_ln703_3841_reg_38704193_reg.
DSP Report: operator add_ln703_3841_fu_38687582_p2 is absorbed into DSP add_ln703_3841_reg_38704193_reg.
DSP Report: Generating DSP mul_ln1118_1490_fu_5124_p2, operation Mode is: A''*(B:0x10c).
DSP Report: register data_98_V_read_1_reg_38697242_reg is absorbed into DSP mul_ln1118_1490_fu_5124_p2.
DSP Report: register data_98_V_read_1_reg_38697242_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1490_fu_5124_p2.
DSP Report: operator mul_ln1118_1490_fu_5124_p2 is absorbed into DSP mul_ln1118_1490_fu_5124_p2.
DSP Report: Generating DSP add_ln703_1955_fu_38675708_p2, operation Mode is: PCIN+A''*(B:0x103).
DSP Report: register data_101_V_read_1_reg_38697198_reg is absorbed into DSP add_ln703_1955_fu_38675708_p2.
DSP Report: register data_101_V_read_1_reg_38697198_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1955_fu_38675708_p2.
DSP Report: operator add_ln703_1955_fu_38675708_p2 is absorbed into DSP add_ln703_1955_fu_38675708_p2.
DSP Report: operator mul_ln1118_1539_fu_4096_p2 is absorbed into DSP add_ln703_1955_fu_38675708_p2.
DSP Report: Generating DSP mul_ln1118_2103_fu_7560_p2, operation Mode is: A''*(B:0x137).
DSP Report: register data_139_V_read_1_reg_38696643_reg is absorbed into DSP mul_ln1118_2103_fu_7560_p2.
DSP Report: register data_139_V_read_1_reg_38696643_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2103_fu_7560_p2.
DSP Report: operator mul_ln1118_2103_fu_7560_p2 is absorbed into DSP mul_ln1118_2103_fu_7560_p2.
DSP Report: Generating DSP add_ln703_1954_fu_38675698_p2, operation Mode is: PCIN+A''*(B:0x141).
DSP Report: register data_125_V_read_1_reg_38696840_reg is absorbed into DSP add_ln703_1954_fu_38675698_p2.
DSP Report: register data_125_V_read_1_reg_38696840_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1954_fu_38675698_p2.
DSP Report: operator add_ln703_1954_fu_38675698_p2 is absorbed into DSP add_ln703_1954_fu_38675698_p2.
DSP Report: operator mul_ln1118_1897_fu_5889_p2 is absorbed into DSP add_ln703_1954_fu_38675698_p2.
DSP Report: Generating DSP add_ln703_1954_fu_38675698_p2, operation Mode is: PCIN+A''*(B:0x119).
DSP Report: register data_126_V_read_1_reg_38696827_reg is absorbed into DSP add_ln703_1954_fu_38675698_p2.
DSP Report: register data_126_V_read_1_reg_38696827_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1954_fu_38675698_p2.
DSP Report: operator add_ln703_1954_fu_38675698_p2 is absorbed into DSP add_ln703_1954_fu_38675698_p2.
DSP Report: operator mul_ln1118_1914_fu_5630_p2 is absorbed into DSP add_ln703_1954_fu_38675698_p2.
DSP Report: Generating DSP mul_ln1118_1476_fu_4928_p2, operation Mode is: A''*(B:0x11f).
DSP Report: register data_97_V_read_1_reg_38697258_reg is absorbed into DSP mul_ln1118_1476_fu_4928_p2.
DSP Report: register data_97_V_read_1_reg_38697258_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1476_fu_4928_p2.
DSP Report: operator mul_ln1118_1476_fu_4928_p2 is absorbed into DSP mul_ln1118_1476_fu_4928_p2.
DSP Report: Generating DSP add_ln703_1951_fu_38675676_p2, operation Mode is: PCIN+A''*(B:0x198).
DSP Report: register data_70_V_read_1_reg_38697643_reg is absorbed into DSP add_ln703_1951_fu_38675676_p2.
DSP Report: register data_70_V_read_1_reg_38697643_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1951_fu_38675676_p2.
DSP Report: operator add_ln703_1951_fu_38675676_p2 is absorbed into DSP add_ln703_1951_fu_38675676_p2.
DSP Report: operator mul_ln1118_1080_fu_4134_p2 is absorbed into DSP add_ln703_1951_fu_38675676_p2.
DSP Report: Generating DSP add_ln703_1951_fu_38675676_p2, operation Mode is: PCIN+A''*(B:0x107).
DSP Report: register data_69_V_read_1_reg_38697657_reg is absorbed into DSP add_ln703_1951_fu_38675676_p2.
DSP Report: register data_69_V_read_1_reg_38697657_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1951_fu_38675676_p2.
DSP Report: operator add_ln703_1951_fu_38675676_p2 is absorbed into DSP add_ln703_1951_fu_38675676_p2.
DSP Report: operator mul_ln1118_1065_fu_6163_p2 is absorbed into DSP add_ln703_1951_fu_38675676_p2.
DSP Report: Generating DSP add_ln703_1951_reg_38702108_reg, operation Mode is: PCIN+A''*(B:0x13d).
DSP Report: register data_84_V_read_1_reg_38697442_reg is absorbed into DSP add_ln703_1951_reg_38702108_reg.
DSP Report: register data_84_V_read_1_reg_38697442_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1951_reg_38702108_reg.
DSP Report: register add_ln703_1951_reg_38702108_reg is absorbed into DSP add_ln703_1951_reg_38702108_reg.
DSP Report: operator add_ln703_1951_fu_38675676_p2 is absorbed into DSP add_ln703_1951_reg_38702108_reg.
DSP Report: operator mul_ln1118_1285_fu_7357_p2 is absorbed into DSP add_ln703_1951_reg_38702108_reg.
DSP Report: Generating DSP mul_ln1118_1014_fu_5672_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_1014_fu_5672_p2 is absorbed into DSP mul_ln1118_1014_fu_5672_p2.
DSP Report: register mul_ln1118_1014_fu_5672_p2 is absorbed into DSP mul_ln1118_1014_fu_5672_p2.
DSP Report: operator mul_ln1118_1014_fu_5672_p2 is absorbed into DSP mul_ln1118_1014_fu_5672_p2.
DSP Report: Generating DSP mul_ln1118_1110_fu_7352_p2, operation Mode is: A''*(B:0x6d).
DSP Report: register data_72_V_read_1_reg_38697613_reg is absorbed into DSP mul_ln1118_1110_fu_7352_p2.
DSP Report: register data_72_V_read_1_reg_38697613_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1110_fu_7352_p2.
DSP Report: operator mul_ln1118_1110_fu_7352_p2 is absorbed into DSP mul_ln1118_1110_fu_7352_p2.
DSP Report: Generating DSP add_ln703_1100_fu_38670561_p2, operation Mode is: PCIN+A''*(B:0x77).
DSP Report: register data_71_V_read_1_reg_38697627_reg is absorbed into DSP add_ln703_1100_fu_38670561_p2.
DSP Report: register zext_ln1118_1000_reg_38699584_reg is absorbed into DSP add_ln703_1100_fu_38670561_p2.
DSP Report: operator add_ln703_1100_fu_38670561_p2 is absorbed into DSP add_ln703_1100_fu_38670561_p2.
DSP Report: operator mul_ln1118_1095_fu_6027_p2 is absorbed into DSP add_ln703_1100_fu_38670561_p2.
DSP Report: Generating DSP sub_ln703_2_fu_38670545_p2, operation Mode is: -C'+A''*(B:0x4f)+1-1.
DSP Report: register data_55_V_read_1_reg_38697863_reg is absorbed into DSP sub_ln703_2_fu_38670545_p2.
DSP Report: register zext_ln1118_761_reg_38699366_reg is absorbed into DSP sub_ln703_2_fu_38670545_p2.
DSP Report: register sub_ln703_2_fu_38670545_p2 is absorbed into DSP sub_ln703_2_fu_38670545_p2.
DSP Report: operator sub_ln703_2_fu_38670545_p2 is absorbed into DSP sub_ln703_2_fu_38670545_p2.
DSP Report: operator mul_ln1118_854_fu_4696_p2 is absorbed into DSP sub_ln703_2_fu_38670545_p2.
DSP Report: Generating DSP add_ln703_1099_reg_38701248_reg, operation Mode is: C+A''*(B:0x96).
DSP Report: register data_77_V_read_1_reg_38697539_reg is absorbed into DSP add_ln703_1099_reg_38701248_reg.
DSP Report: register zext_ln1118_1085_reg_38699621_reg is absorbed into DSP add_ln703_1099_reg_38701248_reg.
DSP Report: register add_ln703_1099_reg_38701248_reg is absorbed into DSP add_ln703_1099_reg_38701248_reg.
DSP Report: operator add_ln703_1099_fu_38670555_p2 is absorbed into DSP add_ln703_1099_reg_38701248_reg.
DSP Report: operator mul_ln1118_1177_fu_3922_p2 is absorbed into DSP add_ln703_1099_reg_38701248_reg.
DSP Report: Generating DSP mul_ln1118_1600_fu_4161_p2, operation Mode is: A''*(B:0x5a).
DSP Report: register data_106_V_read_1_reg_38697122_reg is absorbed into DSP mul_ln1118_1600_fu_4161_p2.
DSP Report: register data_106_V_read_1_reg_38697122_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1600_fu_4161_p2.
DSP Report: operator mul_ln1118_1600_fu_4161_p2 is absorbed into DSP mul_ln1118_1600_fu_4161_p2.
DSP Report: Generating DSP add_ln703_2934_fu_38681886_p2, operation Mode is: PCIN+A''*(B:0x68).
DSP Report: register data_95_V_read_1_reg_38697287_reg is absorbed into DSP add_ln703_2934_fu_38681886_p2.
DSP Report: register data_95_V_read_1_reg_38697287_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2934_fu_38681886_p2.
DSP Report: operator add_ln703_2934_fu_38681886_p2 is absorbed into DSP add_ln703_2934_fu_38681886_p2.
DSP Report: operator mul_ln1118_1439_fu_6848_p2 is absorbed into DSP add_ln703_2934_fu_38681886_p2.
DSP Report: Generating DSP add_ln703_2934_fu_38681886_p2, operation Mode is: PCIN+A''*(B:0x6b).
DSP Report: register data_91_V_read_1_reg_38697347_reg is absorbed into DSP add_ln703_2934_fu_38681886_p2.
DSP Report: register data_91_V_read_1_reg_38697347_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2934_fu_38681886_p2.
DSP Report: operator add_ln703_2934_fu_38681886_p2 is absorbed into DSP add_ln703_2934_fu_38681886_p2.
DSP Report: operator mul_ln1118_1380_fu_5383_p2 is absorbed into DSP add_ln703_2934_fu_38681886_p2.
DSP Report: Generating DSP add_ln703_2934_reg_38703173_reg, operation Mode is: PCIN+A''*(B:0x52).
DSP Report: register data_103_V_read_1_reg_38697166_reg is absorbed into DSP add_ln703_2934_reg_38703173_reg.
DSP Report: register data_103_V_read_1_reg_38697166_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2934_reg_38703173_reg.
DSP Report: register add_ln703_2934_reg_38703173_reg is absorbed into DSP add_ln703_2934_reg_38703173_reg.
DSP Report: operator add_ln703_2934_fu_38681886_p2 is absorbed into DSP add_ln703_2934_reg_38703173_reg.
DSP Report: operator mul_ln1118_1561_fu_4817_p2 is absorbed into DSP add_ln703_2934_reg_38703173_reg.
DSP Report: Generating DSP mul_ln1118_2094_fu_4963_p2, operation Mode is: A''*(B:0x3ff85).
DSP Report: register mul_ln1118_2094_fu_4963_p2 is absorbed into DSP mul_ln1118_2094_fu_4963_p2.
DSP Report: register mul_ln1118_2094_fu_4963_p2 is absorbed into DSP mul_ln1118_2094_fu_4963_p2.
DSP Report: operator mul_ln1118_2094_fu_4963_p2 is absorbed into DSP mul_ln1118_2094_fu_4963_p2.
DSP Report: Generating DSP mul_ln1118_1071_fu_3876_p2, operation Mode is: A''*(B:0x3fed9).
DSP Report: register mul_ln1118_1071_fu_3876_p2 is absorbed into DSP mul_ln1118_1071_fu_3876_p2.
DSP Report: register mul_ln1118_1071_fu_3876_p2 is absorbed into DSP mul_ln1118_1071_fu_3876_p2.
DSP Report: operator mul_ln1118_1071_fu_3876_p2 is absorbed into DSP mul_ln1118_1071_fu_3876_p2.
DSP Report: Generating DSP mul_ln1118_1274_fu_7340_p2, operation Mode is: A''*(B:0x3fec4).
DSP Report: register mul_ln1118_1274_fu_7340_p2 is absorbed into DSP mul_ln1118_1274_fu_7340_p2.
DSP Report: register mul_ln1118_1274_fu_7340_p2 is absorbed into DSP mul_ln1118_1274_fu_7340_p2.
DSP Report: operator mul_ln1118_1274_fu_7340_p2 is absorbed into DSP mul_ln1118_1274_fu_7340_p2.
DSP Report: Generating DSP mul_ln1118_1453_fu_4279_p2, operation Mode is: A''*(B:0x243).
DSP Report: register data_96_V_read_1_reg_38697272_reg is absorbed into DSP mul_ln1118_1453_fu_4279_p2.
DSP Report: register data_96_V_read_1_reg_38697272_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1453_fu_4279_p2.
DSP Report: operator mul_ln1118_1453_fu_4279_p2 is absorbed into DSP mul_ln1118_1453_fu_4279_p2.
DSP Report: Generating DSP add_ln703_1383_fu_38672170_p2, operation Mode is: PCIN+A''*(B:0x2e1).
DSP Report: register data_68_V_read_1_reg_38697672_reg is absorbed into DSP add_ln703_1383_fu_38672170_p2.
DSP Report: register data_68_V_read_1_reg_38697672_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1383_fu_38672170_p2.
DSP Report: operator add_ln703_1383_fu_38672170_p2 is absorbed into DSP add_ln703_1383_fu_38672170_p2.
DSP Report: operator mul_ln1118_1040_fu_6997_p2 is absorbed into DSP add_ln703_1383_fu_38672170_p2.
DSP Report: Generating DSP mul_ln1118_971_fu_3785_p2, operation Mode is: A''*(B:0x160).
DSP Report: register data_63_V_read_1_reg_38697741_reg is absorbed into DSP mul_ln1118_971_fu_3785_p2.
DSP Report: register zext_ln1118_883_reg_38699515_reg is absorbed into DSP mul_ln1118_971_fu_3785_p2.
DSP Report: operator mul_ln1118_971_fu_3785_p2 is absorbed into DSP mul_ln1118_971_fu_3785_p2.
DSP Report: Generating DSP add_ln703_1529_fu_38673041_p2, operation Mode is: PCIN+A''*(B:0x149).
DSP Report: register data_62_V_read_1_reg_38697756_reg is absorbed into DSP add_ln703_1529_fu_38673041_p2.
DSP Report: register data_62_V_read_1_reg_38697756_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1529_fu_38673041_p2.
DSP Report: operator add_ln703_1529_fu_38673041_p2 is absorbed into DSP add_ln703_1529_fu_38673041_p2.
DSP Report: operator mul_ln1118_955_fu_5531_p2 is absorbed into DSP add_ln703_1529_fu_38673041_p2.
DSP Report: Generating DSP add_ln703_1529_fu_38673041_p2, operation Mode is: PCIN+A''*(B:0x19e).
DSP Report: register data_88_V_read_1_reg_38697392_reg is absorbed into DSP add_ln703_1529_fu_38673041_p2.
DSP Report: register data_88_V_read_1_reg_38697392_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1529_fu_38673041_p2.
DSP Report: operator add_ln703_1529_fu_38673041_p2 is absorbed into DSP add_ln703_1529_fu_38673041_p2.
DSP Report: operator mul_ln1118_1351_fu_7455_p2 is absorbed into DSP add_ln703_1529_fu_38673041_p2.
DSP Report: Generating DSP add_ln703_1529_fu_38673041_p2, operation Mode is: PCIN+A''*(B:0x16b).
DSP Report: register data_79_V_read_1_reg_38697508_reg is absorbed into DSP add_ln703_1529_fu_38673041_p2.
DSP Report: register data_79_V_read_1_reg_38697508_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1529_fu_38673041_p2.
DSP Report: operator add_ln703_1529_fu_38673041_p2 is absorbed into DSP add_ln703_1529_fu_38673041_p2.
DSP Report: operator mul_ln1118_1201_fu_4788_p2 is absorbed into DSP add_ln703_1529_fu_38673041_p2.
DSP Report: Generating DSP mul_ln1118_737_fu_5642_p2, operation Mode is: A''*(B:0x3ff19).
DSP Report: register mul_ln1118_737_fu_5642_p2 is absorbed into DSP mul_ln1118_737_fu_5642_p2.
DSP Report: register mul_ln1118_737_fu_5642_p2 is absorbed into DSP mul_ln1118_737_fu_5642_p2.
DSP Report: operator mul_ln1118_737_fu_5642_p2 is absorbed into DSP mul_ln1118_737_fu_5642_p2.
DSP Report: Generating DSP add_ln703_1463_fu_38672645_p2, operation Mode is: C+A''*(B:0x11c).
DSP Report: register data_97_V_read_1_reg_38697258_reg is absorbed into DSP add_ln703_1463_fu_38672645_p2.
DSP Report: register data_97_V_read_1_reg_38697258_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1463_fu_38672645_p2.
DSP Report: operator add_ln703_1463_fu_38672645_p2 is absorbed into DSP add_ln703_1463_fu_38672645_p2.
DSP Report: operator mul_ln1118_1472_fu_4581_p2 is absorbed into DSP add_ln703_1463_fu_38672645_p2.
DSP Report: Generating DSP add_ln703_1464_reg_38701608_reg, operation Mode is: PCIN+A''*(B:0x1b7).
DSP Report: register data_83_V_read_1_reg_38697454_reg is absorbed into DSP add_ln703_1464_reg_38701608_reg.
DSP Report: register data_83_V_read_1_reg_38697454_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1464_reg_38701608_reg.
DSP Report: register add_ln703_1464_reg_38701608_reg is absorbed into DSP add_ln703_1464_reg_38701608_reg.
DSP Report: operator add_ln703_1464_fu_38672655_p2 is absorbed into DSP add_ln703_1464_reg_38701608_reg.
DSP Report: operator mul_ln1118_1259_fu_7233_p2 is absorbed into DSP add_ln703_1464_reg_38701608_reg.
DSP Report: Generating DSP mul_ln1118_1058_fu_7143_p2, operation Mode is: A''*(B:0x170).
DSP Report: register data_69_V_read_1_reg_38697657_reg is absorbed into DSP mul_ln1118_1058_fu_7143_p2.
DSP Report: register data_69_V_read_1_reg_38697657_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1058_fu_7143_p2.
DSP Report: operator mul_ln1118_1058_fu_7143_p2 is absorbed into DSP mul_ln1118_1058_fu_7143_p2.
DSP Report: Generating DSP add_ln703_1462_fu_38672639_p2, operation Mode is: PCIN+A''*(B:0x14d).
DSP Report: register data_41_V_read_1_reg_38698074_reg is absorbed into DSP add_ln703_1462_fu_38672639_p2.
DSP Report: register zext_ln1118_556_reg_38699231_reg is absorbed into DSP add_ln703_1462_fu_38672639_p2.
DSP Report: operator add_ln703_1462_fu_38672639_p2 is absorbed into DSP add_ln703_1462_fu_38672639_p2.
DSP Report: operator mul_ln1118_648_fu_4309_p2 is absorbed into DSP add_ln703_1462_fu_38672639_p2.
DSP Report: Generating DSP add_ln703_1462_reg_38701603_reg, operation Mode is: PCIN+A''*(B:0x178).
DSP Report: register data_55_V_read_1_reg_38697863_reg is absorbed into DSP add_ln703_1462_reg_38701603_reg.
DSP Report: register zext_ln1118_761_reg_38699366_reg is absorbed into DSP add_ln703_1462_reg_38701603_reg.
DSP Report: register add_ln703_1462_reg_38701603_reg is absorbed into DSP add_ln703_1462_reg_38701603_reg.
DSP Report: operator add_ln703_1462_fu_38672639_p2 is absorbed into DSP add_ln703_1462_reg_38701603_reg.
DSP Report: operator mul_ln1118_849_fu_4474_p2 is absorbed into DSP add_ln703_1462_reg_38701603_reg.
DSP Report: Generating DSP mul_ln1118_1225_fu_5976_p2, operation Mode is: A''*(B:0x3ff75).
DSP Report: register mul_ln1118_1225_fu_5976_p2 is absorbed into DSP mul_ln1118_1225_fu_5976_p2.
DSP Report: register mul_ln1118_1225_fu_5976_p2 is absorbed into DSP mul_ln1118_1225_fu_5976_p2.
DSP Report: operator mul_ln1118_1225_fu_5976_p2 is absorbed into DSP mul_ln1118_1225_fu_5976_p2.
DSP Report: Generating DSP mul_ln1118_1276_fu_4150_p2, operation Mode is: A''*(B:0x3ff4e).
DSP Report: register mul_ln1118_1276_fu_4150_p2 is absorbed into DSP mul_ln1118_1276_fu_4150_p2.
DSP Report: register mul_ln1118_1276_fu_4150_p2 is absorbed into DSP mul_ln1118_1276_fu_4150_p2.
DSP Report: operator mul_ln1118_1276_fu_4150_p2 is absorbed into DSP mul_ln1118_1276_fu_4150_p2.
DSP Report: Generating DSP mul_ln1118_1210_fu_6760_p2, operation Mode is: A''*(B:0x3ff31).
DSP Report: register mul_ln1118_1210_fu_6760_p2 is absorbed into DSP mul_ln1118_1210_fu_6760_p2.
DSP Report: register mul_ln1118_1210_fu_6760_p2 is absorbed into DSP mul_ln1118_1210_fu_6760_p2.
DSP Report: operator mul_ln1118_1210_fu_6760_p2 is absorbed into DSP mul_ln1118_1210_fu_6760_p2.
DSP Report: Generating DSP mul_ln1118_2257_fu_5373_p2, operation Mode is: A''*(B:0x113).
DSP Report: register data_149_V_read_1_reg_38696506_reg is absorbed into DSP mul_ln1118_2257_fu_5373_p2.
DSP Report: register data_149_V_read_1_reg_38696506_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2257_fu_5373_p2.
DSP Report: operator mul_ln1118_2257_fu_5373_p2 is absorbed into DSP mul_ln1118_2257_fu_5373_p2.
DSP Report: Generating DSP add_ln703_2752_fu_38680716_p2, operation Mode is: PCIN+A''*(B:0x10f).
DSP Report: register data_117_V_read_1_reg_38696963_reg is absorbed into DSP add_ln703_2752_fu_38680716_p2.
DSP Report: register data_117_V_read_1_reg_38696963_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2752_fu_38680716_p2.
DSP Report: operator add_ln703_2752_fu_38680716_p2 is absorbed into DSP add_ln703_2752_fu_38680716_p2.
DSP Report: operator mul_ln1118_1767_fu_5372_p2 is absorbed into DSP add_ln703_2752_fu_38680716_p2.
DSP Report: Generating DSP add_ln703_2752_fu_38680716_p2, operation Mode is: PCIN+A''*(B:0x117).
DSP Report: register data_93_V_read_1_reg_38697319_reg is absorbed into DSP add_ln703_2752_fu_38680716_p2.
DSP Report: register data_93_V_read_1_reg_38697319_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2752_fu_38680716_p2.
DSP Report: operator add_ln703_2752_fu_38680716_p2 is absorbed into DSP add_ln703_2752_fu_38680716_p2.
DSP Report: operator mul_ln1118_1404_fu_7496_p2 is absorbed into DSP add_ln703_2752_fu_38680716_p2.
DSP Report: Generating DSP add_ln703_2752_reg_38702963_reg, operation Mode is: PCIN+A''*(B:0x10f).
DSP Report: register data_148_V_read_1_reg_38696520_reg is absorbed into DSP add_ln703_2752_reg_38702963_reg.
DSP Report: register data_148_V_read_1_reg_38696520_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2752_reg_38702963_reg.
DSP Report: register add_ln703_2752_reg_38702963_reg is absorbed into DSP add_ln703_2752_reg_38702963_reg.
DSP Report: operator add_ln703_2752_fu_38680716_p2 is absorbed into DSP add_ln703_2752_reg_38702963_reg.
DSP Report: operator mul_ln1118_2242_fu_4345_p2 is absorbed into DSP add_ln703_2752_reg_38702963_reg.
DSP Report: Generating DSP add_ln703_1506_fu_38672899_p2, operation Mode is: C+(A''*(B:0x2d))'.
DSP Report: register data_116_V_read_int_reg_reg is absorbed into DSP add_ln703_1506_fu_38672899_p2.
DSP Report: register data_116_V_read_1_reg_38696977_reg is absorbed into DSP add_ln703_1506_fu_38672899_p2.
DSP Report: register mul_ln1118_1754_reg_2324268_reg is absorbed into DSP add_ln703_1506_fu_38672899_p2.
DSP Report: operator mul_ln1118_1754_fu_4025_p2 is absorbed into DSP add_ln703_1506_fu_38672899_p2.
DSP Report: operator add_ln703_1506_fu_38672899_p2 is absorbed into DSP add_ln703_1506_fu_38672899_p2.
DSP Report: Generating DSP add_ln703_1507_fu_38672909_p2, operation Mode is: PCIN+A''*(B:0x2a).
DSP Report: register data_106_V_read_1_reg_38697122_reg is absorbed into DSP add_ln703_1507_fu_38672909_p2.
DSP Report: register data_106_V_read_1_reg_38697122_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1507_fu_38672909_p2.
DSP Report: operator add_ln703_1507_fu_38672909_p2 is absorbed into DSP add_ln703_1507_fu_38672909_p2.
DSP Report: operator mul_ln1118_1601_fu_5962_p2 is absorbed into DSP add_ln703_1507_fu_38672909_p2.
DSP Report: Generating DSP mul_ln1118_1241_fu_7438_p2, operation Mode is: A''*(B:0x23).
DSP Report: register data_82_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1241_fu_7438_p2.
DSP Report: register data_82_V_read_1_reg_38697465_reg is absorbed into DSP mul_ln1118_1241_fu_7438_p2.
DSP Report: operator mul_ln1118_1241_fu_7438_p2 is absorbed into DSP mul_ln1118_1241_fu_7438_p2.
DSP Report: Generating DSP add_ln703_1504_reg_38700793_reg, operation Mode is: PCIN+A''*(B:0x3a).
DSP Report: register data_68_V_read_int_reg_reg is absorbed into DSP add_ln703_1504_reg_38700793_reg.
DSP Report: register data_68_V_read_1_reg_38697672_reg is absorbed into DSP add_ln703_1504_reg_38700793_reg.
DSP Report: register add_ln703_1504_reg_38700793_reg is absorbed into DSP add_ln703_1504_reg_38700793_reg.
DSP Report: operator add_ln703_1504_fu_38643240_p2 is absorbed into DSP add_ln703_1504_reg_38700793_reg.
DSP Report: operator mul_ln1118_1042_fu_6440_p2 is absorbed into DSP add_ln703_1504_reg_38700793_reg.
DSP Report: Generating DSP mul_ln1118_1812_fu_5996_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_1812_fu_5996_p2 is absorbed into DSP mul_ln1118_1812_fu_5996_p2.
DSP Report: register mul_ln1118_1812_fu_5996_p2 is absorbed into DSP mul_ln1118_1812_fu_5996_p2.
DSP Report: operator mul_ln1118_1812_fu_5996_p2 is absorbed into DSP mul_ln1118_1812_fu_5996_p2.
DSP Report: Generating DSP mul_ln1118_1357_fu_4777_p2, operation Mode is: A''*(B:0x3ffd4).
DSP Report: register mul_ln1118_1357_fu_4777_p2 is absorbed into DSP mul_ln1118_1357_fu_4777_p2.
DSP Report: register mul_ln1118_1357_fu_4777_p2 is absorbed into DSP mul_ln1118_1357_fu_4777_p2.
DSP Report: operator mul_ln1118_1357_fu_4777_p2 is absorbed into DSP mul_ln1118_1357_fu_4777_p2.
DSP Report: Generating DSP mul_ln1118_810_fu_6310_p2, operation Mode is: A''*(B:0x3ffc7).
DSP Report: register mul_ln1118_810_fu_6310_p2 is absorbed into DSP mul_ln1118_810_fu_6310_p2.
DSP Report: register mul_ln1118_810_fu_6310_p2 is absorbed into DSP mul_ln1118_810_fu_6310_p2.
DSP Report: operator mul_ln1118_810_fu_6310_p2 is absorbed into DSP mul_ln1118_810_fu_6310_p2.
DSP Report: Generating DSP mul_ln1118_1678_fu_6554_p2, operation Mode is: A''*(B:0x5c).
DSP Report: register data_111_V_read_1_reg_38697051_reg is absorbed into DSP mul_ln1118_1678_fu_6554_p2.
DSP Report: register data_111_V_read_1_reg_38697051_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1678_fu_6554_p2.
DSP Report: operator mul_ln1118_1678_fu_6554_p2 is absorbed into DSP mul_ln1118_1678_fu_6554_p2.
DSP Report: Generating DSP add_ln703_1500_fu_38672854_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1500_fu_38672854_p2 is absorbed into DSP add_ln703_1500_fu_38672854_p2.
DSP Report: register add_ln703_1500_fu_38672854_p2 is absorbed into DSP add_ln703_1500_fu_38672854_p2.
DSP Report: register add_ln703_1500_fu_38672854_p2 is absorbed into DSP add_ln703_1500_fu_38672854_p2.
DSP Report: register add_ln703_1500_fu_38672854_p2 is absorbed into DSP add_ln703_1500_fu_38672854_p2.
DSP Report: register data_115_V_read_1_reg_38696991_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1500_fu_38672854_p2.
DSP Report: operator add_ln703_1500_fu_38672854_p2 is absorbed into DSP add_ln703_1500_fu_38672854_p2.
DSP Report: Generating DSP mul_ln1118_1631_fu_5952_p2, operation Mode is: A''*(B:0x3ff9a).
DSP Report: register mul_ln1118_1631_fu_5952_p2 is absorbed into DSP mul_ln1118_1631_fu_5952_p2.
DSP Report: register mul_ln1118_1631_fu_5952_p2 is absorbed into DSP mul_ln1118_1631_fu_5952_p2.
DSP Report: operator mul_ln1118_1631_fu_5952_p2 is absorbed into DSP mul_ln1118_1631_fu_5952_p2.
DSP Report: Generating DSP mul_ln1118_1830_fu_6063_p2, operation Mode is: A''*(B:0x3ff97).
DSP Report: register mul_ln1118_1830_fu_6063_p2 is absorbed into DSP mul_ln1118_1830_fu_6063_p2.
DSP Report: register mul_ln1118_1830_fu_6063_p2 is absorbed into DSP mul_ln1118_1830_fu_6063_p2.
DSP Report: operator mul_ln1118_1830_fu_6063_p2 is absorbed into DSP mul_ln1118_1830_fu_6063_p2.
DSP Report: Generating DSP add_ln703_1497_fu_38672848_p2, operation Mode is: C+A''*(B:0x58).
DSP Report: register data_103_V_read_1_reg_38697166_reg is absorbed into DSP add_ln703_1497_fu_38672848_p2.
DSP Report: register data_103_V_read_1_reg_38697166_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1497_fu_38672848_p2.
DSP Report: operator add_ln703_1497_fu_38672848_p2 is absorbed into DSP add_ln703_1497_fu_38672848_p2.
DSP Report: operator mul_ln1118_1562_fu_4807_p2 is absorbed into DSP add_ln703_1497_fu_38672848_p2.
DSP Report: Generating DSP add_ln703_1497_fu_38672848_p2, operation Mode is: PCIN+A''*(B:0x74).
DSP Report: register data_102_V_read_1_reg_38697181_reg is absorbed into DSP add_ln703_1497_fu_38672848_p2.
DSP Report: register data_102_V_read_1_reg_38697181_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1497_fu_38672848_p2.
DSP Report: operator add_ln703_1497_fu_38672848_p2 is absorbed into DSP add_ln703_1497_fu_38672848_p2.
DSP Report: operator mul_ln1118_1547_fu_6158_p2 is absorbed into DSP add_ln703_1497_fu_38672848_p2.
DSP Report: Generating DSP mul_ln1118_1312_fu_7037_p2, operation Mode is: A''*(B:0x3ff8c).
DSP Report: register mul_ln1118_1312_fu_7037_p2 is absorbed into DSP mul_ln1118_1312_fu_7037_p2.
DSP Report: register mul_ln1118_1312_fu_7037_p2 is absorbed into DSP mul_ln1118_1312_fu_7037_p2.
DSP Report: operator mul_ln1118_1312_fu_7037_p2 is absorbed into DSP mul_ln1118_1312_fu_7037_p2.
DSP Report: Generating DSP mul_ln1118_1440_fu_6130_p2, operation Mode is: A''*(B:0x3ff9f).
DSP Report: register mul_ln1118_1440_fu_6130_p2 is absorbed into DSP mul_ln1118_1440_fu_6130_p2.
DSP Report: register mul_ln1118_1440_fu_6130_p2 is absorbed into DSP mul_ln1118_1440_fu_6130_p2.
DSP Report: operator mul_ln1118_1440_fu_6130_p2 is absorbed into DSP mul_ln1118_1440_fu_6130_p2.
DSP Report: Generating DSP mul_ln1118_1026_fu_7483_p2, operation Mode is: A''*(B:0x3ffa6).
DSP Report: register mul_ln1118_1026_fu_7483_p2 is absorbed into DSP mul_ln1118_1026_fu_7483_p2.
DSP Report: register mul_ln1118_1026_fu_7483_p2 is absorbed into DSP mul_ln1118_1026_fu_7483_p2.
DSP Report: operator mul_ln1118_1026_fu_7483_p2 is absorbed into DSP mul_ln1118_1026_fu_7483_p2.
DSP Report: Generating DSP mul_ln1118_1136_fu_5103_p2, operation Mode is: A''*(B:0x3ff94).
DSP Report: register mul_ln1118_1136_fu_5103_p2 is absorbed into DSP mul_ln1118_1136_fu_5103_p2.
DSP Report: register mul_ln1118_1136_fu_5103_p2 is absorbed into DSP mul_ln1118_1136_fu_5103_p2.
DSP Report: operator mul_ln1118_1136_fu_5103_p2 is absorbed into DSP mul_ln1118_1136_fu_5103_p2.
DSP Report: Generating DSP mul_ln1118_1159_fu_6956_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_1159_fu_6956_p2 is absorbed into DSP mul_ln1118_1159_fu_6956_p2.
DSP Report: register mul_ln1118_1159_fu_6956_p2 is absorbed into DSP mul_ln1118_1159_fu_6956_p2.
DSP Report: operator mul_ln1118_1159_fu_6956_p2 is absorbed into DSP mul_ln1118_1159_fu_6956_p2.
DSP Report: Generating DSP mul_ln1118_865_fu_5409_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_865_fu_5409_p2 is absorbed into DSP mul_ln1118_865_fu_5409_p2.
DSP Report: register mul_ln1118_865_fu_5409_p2 is absorbed into DSP mul_ln1118_865_fu_5409_p2.
DSP Report: operator mul_ln1118_865_fu_5409_p2 is absorbed into DSP mul_ln1118_865_fu_5409_p2.
DSP Report: Generating DSP mul_ln1118_1009_fu_7122_p2, operation Mode is: A''*(B:0x3ff95).
DSP Report: register mul_ln1118_1009_fu_7122_p2 is absorbed into DSP mul_ln1118_1009_fu_7122_p2.
DSP Report: register mul_ln1118_1009_fu_7122_p2 is absorbed into DSP mul_ln1118_1009_fu_7122_p2.
DSP Report: operator mul_ln1118_1009_fu_7122_p2 is absorbed into DSP mul_ln1118_1009_fu_7122_p2.
DSP Report: Generating DSP mul_ln1118_1770_fu_6951_p2, operation Mode is: A''*(B:0x98).
DSP Report: register data_117_V_read_1_reg_38696963_reg is absorbed into DSP mul_ln1118_1770_fu_6951_p2.
DSP Report: register data_117_V_read_1_reg_38696963_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1770_fu_6951_p2.
DSP Report: operator mul_ln1118_1770_fu_6951_p2 is absorbed into DSP mul_ln1118_1770_fu_6951_p2.
DSP Report: Generating DSP add_ln703_1484_fu_38672758_p2, operation Mode is: PCIN+A''*(B:0xaa).
DSP Report: register data_118_V_read_1_reg_38696948_reg is absorbed into DSP add_ln703_1484_fu_38672758_p2.
DSP Report: register data_118_V_read_1_reg_38696948_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1484_fu_38672758_p2.
DSP Report: operator add_ln703_1484_fu_38672758_p2 is absorbed into DSP add_ln703_1484_fu_38672758_p2.
DSP Report: operator mul_ln1118_1784_fu_4190_p2 is absorbed into DSP add_ln703_1484_fu_38672758_p2.
DSP Report: Generating DSP mul_ln1118_1844_fu_5877_p2, operation Mode is: A''*(B:0x3ff59).
DSP Report: register mul_ln1118_1844_fu_5877_p2 is absorbed into DSP mul_ln1118_1844_fu_5877_p2.
DSP Report: register mul_ln1118_1844_fu_5877_p2 is absorbed into DSP mul_ln1118_1844_fu_5877_p2.
DSP Report: operator mul_ln1118_1844_fu_5877_p2 is absorbed into DSP mul_ln1118_1844_fu_5877_p2.
DSP Report: Generating DSP mul_ln1118_1692_fu_5121_p2, operation Mode is: A''*(B:0x3ff61).
DSP Report: register mul_ln1118_1692_fu_5121_p2 is absorbed into DSP mul_ln1118_1692_fu_5121_p2.
DSP Report: register mul_ln1118_1692_fu_5121_p2 is absorbed into DSP mul_ln1118_1692_fu_5121_p2.
DSP Report: operator mul_ln1118_1692_fu_5121_p2 is absorbed into DSP mul_ln1118_1692_fu_5121_p2.
DSP Report: Generating DSP mul_ln1118_1689_fu_7521_p2, operation Mode is: A''*(B:0x3feba).
DSP Report: register mul_ln1118_1689_fu_7521_p2 is absorbed into DSP mul_ln1118_1689_fu_7521_p2.
DSP Report: register mul_ln1118_1689_fu_7521_p2 is absorbed into DSP mul_ln1118_1689_fu_7521_p2.
DSP Report: operator mul_ln1118_1689_fu_7521_p2 is absorbed into DSP mul_ln1118_1689_fu_7521_p2.
DSP Report: Generating DSP mul_ln1118_1255_fu_4500_p2, operation Mode is: A''*(B:0x111).
DSP Report: register data_83_V_read_1_reg_38697454_reg is absorbed into DSP mul_ln1118_1255_fu_4500_p2.
DSP Report: register data_83_V_read_1_reg_38697454_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1255_fu_4500_p2.
DSP Report: operator mul_ln1118_1255_fu_4500_p2 is absorbed into DSP mul_ln1118_1255_fu_4500_p2.
DSP Report: Generating DSP add_ln703_2637_fu_38680010_p2, operation Mode is: PCIN+A''*(B:0x1b7).
DSP Report: register data_85_V_read_1_reg_38697429_reg is absorbed into DSP add_ln703_2637_fu_38680010_p2.
DSP Report: register zext_ln1118_1202_reg_38699661_reg is absorbed into DSP add_ln703_2637_fu_38680010_p2.
DSP Report: operator add_ln703_2637_fu_38680010_p2 is absorbed into DSP add_ln703_2637_fu_38680010_p2.
DSP Report: operator mul_ln1118_1290_fu_5931_p2 is absorbed into DSP add_ln703_2637_fu_38680010_p2.
DSP Report: Generating DSP mul_ln1118_2535_fu_5021_p2, operation Mode is: A''*(B:0x3fea4).
DSP Report: register mul_ln1118_2535_fu_5021_p2 is absorbed into DSP mul_ln1118_2535_fu_5021_p2.
DSP Report: register mul_ln1118_2535_fu_5021_p2 is absorbed into DSP mul_ln1118_2535_fu_5021_p2.
DSP Report: operator mul_ln1118_2535_fu_5021_p2 is absorbed into DSP mul_ln1118_2535_fu_5021_p2.
DSP Report: Generating DSP mul_ln1118_2449_fu_3726_p2, operation Mode is: A''*(B:0x3fe83).
DSP Report: register mul_ln1118_2449_fu_3726_p2 is absorbed into DSP mul_ln1118_2449_fu_3726_p2.
DSP Report: register mul_ln1118_2449_fu_3726_p2 is absorbed into DSP mul_ln1118_2449_fu_3726_p2.
DSP Report: operator mul_ln1118_2449_fu_3726_p2 is absorbed into DSP mul_ln1118_2449_fu_3726_p2.
DSP Report: Generating DSP mul_ln1118_2575_fu_4502_p2, operation Mode is: A''*(B:0x3fe1c).
DSP Report: register mul_ln1118_2575_fu_4502_p2 is absorbed into DSP mul_ln1118_2575_fu_4502_p2.
DSP Report: register mul_ln1118_2575_fu_4502_p2 is absorbed into DSP mul_ln1118_2575_fu_4502_p2.
DSP Report: operator mul_ln1118_2575_fu_4502_p2 is absorbed into DSP mul_ln1118_2575_fu_4502_p2.
DSP Report: Generating DSP mul_ln1118_984_fu_7374_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_984_fu_7374_p2 is absorbed into DSP mul_ln1118_984_fu_7374_p2.
DSP Report: register mul_ln1118_984_fu_7374_p2 is absorbed into DSP mul_ln1118_984_fu_7374_p2.
DSP Report: operator mul_ln1118_984_fu_7374_p2 is absorbed into DSP mul_ln1118_984_fu_7374_p2.
DSP Report: Generating DSP mul_ln1118_998_fu_6137_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_998_fu_6137_p2 is absorbed into DSP mul_ln1118_998_fu_6137_p2.
DSP Report: register mul_ln1118_998_fu_6137_p2 is absorbed into DSP mul_ln1118_998_fu_6137_p2.
DSP Report: operator mul_ln1118_998_fu_6137_p2 is absorbed into DSP mul_ln1118_998_fu_6137_p2.
DSP Report: Generating DSP add_ln703_1999_fu_38675985_p2, operation Mode is: C+A''*(B:0xbd).
DSP Report: register data_155_V_read_1_reg_38696410_reg is absorbed into DSP add_ln703_1999_fu_38675985_p2.
DSP Report: register data_155_V_read_1_reg_38696410_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1999_fu_38675985_p2.
DSP Report: operator add_ln703_1999_fu_38675985_p2 is absorbed into DSP add_ln703_1999_fu_38675985_p2.
DSP Report: operator mul_ln1118_2363_fu_4420_p2 is absorbed into DSP add_ln703_1999_fu_38675985_p2.
DSP Report: Generating DSP add_ln703_1999_fu_38675985_p2, operation Mode is: PCIN+A''*(B:0xd4).
DSP Report: register data_140_V_read_1_reg_38696628_reg is absorbed into DSP add_ln703_1999_fu_38675985_p2.
DSP Report: register data_140_V_read_1_reg_38696628_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1999_fu_38675985_p2.
DSP Report: operator add_ln703_1999_fu_38675985_p2 is absorbed into DSP add_ln703_1999_fu_38675985_p2.
DSP Report: operator mul_ln1118_2120_fu_5979_p2 is absorbed into DSP add_ln703_1999_fu_38675985_p2.
DSP Report: Generating DSP add_ln703_1999_fu_38675985_p2, operation Mode is: PCIN+A''*(B:0xd4).
DSP Report: register data_151_V_read_1_reg_38696474_reg is absorbed into DSP add_ln703_1999_fu_38675985_p2.
DSP Report: register data_151_V_read_1_reg_38696474_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1999_fu_38675985_p2.
DSP Report: operator add_ln703_1999_fu_38675985_p2 is absorbed into DSP add_ln703_1999_fu_38675985_p2.
DSP Report: operator mul_ln1118_2301_fu_5882_p2 is absorbed into DSP add_ln703_1999_fu_38675985_p2.
DSP Report: Generating DSP mul_ln1118_743_fu_5777_p2, operation Mode is: A''*(B:0x3ff99).
DSP Report: register mul_ln1118_743_fu_5777_p2 is absorbed into DSP mul_ln1118_743_fu_5777_p2.
DSP Report: register mul_ln1118_743_fu_5777_p2 is absorbed into DSP mul_ln1118_743_fu_5777_p2.
DSP Report: operator mul_ln1118_743_fu_5777_p2 is absorbed into DSP mul_ln1118_743_fu_5777_p2.
DSP Report: Generating DSP mul_ln1118_973_fu_5303_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_973_fu_5303_p2 is absorbed into DSP mul_ln1118_973_fu_5303_p2.
DSP Report: register mul_ln1118_973_fu_5303_p2 is absorbed into DSP mul_ln1118_973_fu_5303_p2.
DSP Report: operator mul_ln1118_973_fu_5303_p2 is absorbed into DSP mul_ln1118_973_fu_5303_p2.
DSP Report: Generating DSP mul_ln1118_1050_fu_5035_p2, operation Mode is: A''*(B:0x3ff9c).
DSP Report: register mul_ln1118_1050_fu_5035_p2 is absorbed into DSP mul_ln1118_1050_fu_5035_p2.
DSP Report: register mul_ln1118_1050_fu_5035_p2 is absorbed into DSP mul_ln1118_1050_fu_5035_p2.
DSP Report: operator mul_ln1118_1050_fu_5035_p2 is absorbed into DSP mul_ln1118_1050_fu_5035_p2.
DSP Report: Generating DSP add_ln703_1999_reg_38702163_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_1999_reg_38702163_reg is absorbed into DSP add_ln703_1999_reg_38702163_reg.
DSP Report: operator add_ln703_1999_fu_38675985_p2 is absorbed into DSP add_ln703_1999_reg_38702163_reg.
DSP Report: Generating DSP mul_ln1118_1370_fu_4793_p2, operation Mode is: A''*(B:0x3ff9d).
DSP Report: register mul_ln1118_1370_fu_4793_p2 is absorbed into DSP mul_ln1118_1370_fu_4793_p2.
DSP Report: register mul_ln1118_1370_fu_4793_p2 is absorbed into DSP mul_ln1118_1370_fu_4793_p2.
DSP Report: operator mul_ln1118_1370_fu_4793_p2 is absorbed into DSP mul_ln1118_1370_fu_4793_p2.
DSP Report: Generating DSP mul_ln1118_1029_fu_5540_p2, operation Mode is: A''*(B:0x3ffa5).
DSP Report: register mul_ln1118_1029_fu_5540_p2 is absorbed into DSP mul_ln1118_1029_fu_5540_p2.
DSP Report: register mul_ln1118_1029_fu_5540_p2 is absorbed into DSP mul_ln1118_1029_fu_5540_p2.
DSP Report: operator mul_ln1118_1029_fu_5540_p2 is absorbed into DSP mul_ln1118_1029_fu_5540_p2.
DSP Report: Generating DSP mul_ln1118_923_fu_4181_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln1118_923_fu_4181_p2 is absorbed into DSP mul_ln1118_923_fu_4181_p2.
DSP Report: register mul_ln1118_923_fu_4181_p2 is absorbed into DSP mul_ln1118_923_fu_4181_p2.
DSP Report: operator mul_ln1118_923_fu_4181_p2 is absorbed into DSP mul_ln1118_923_fu_4181_p2.
DSP Report: Generating DSP mul_ln1118_967_fu_7470_p2, operation Mode is: A''*(B:0x3ff94).
DSP Report: register mul_ln1118_967_fu_7470_p2 is absorbed into DSP mul_ln1118_967_fu_7470_p2.
DSP Report: register mul_ln1118_967_fu_7470_p2 is absorbed into DSP mul_ln1118_967_fu_7470_p2.
DSP Report: operator mul_ln1118_967_fu_7470_p2 is absorbed into DSP mul_ln1118_967_fu_7470_p2.
DSP Report: Generating DSP mul_ln1118_1218_fu_7437_p2, operation Mode is: A''*(B:0x3ffdb).
DSP Report: register mul_ln1118_1218_fu_7437_p2 is absorbed into DSP mul_ln1118_1218_fu_7437_p2.
DSP Report: register mul_ln1118_1218_fu_7437_p2 is absorbed into DSP mul_ln1118_1218_fu_7437_p2.
DSP Report: operator mul_ln1118_1218_fu_7437_p2 is absorbed into DSP mul_ln1118_1218_fu_7437_p2.
DSP Report: Generating DSP mul_ln1118_1523_fu_4338_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_1523_fu_4338_p2 is absorbed into DSP mul_ln1118_1523_fu_4338_p2.
DSP Report: register mul_ln1118_1523_fu_4338_p2 is absorbed into DSP mul_ln1118_1523_fu_4338_p2.
DSP Report: operator mul_ln1118_1523_fu_4338_p2 is absorbed into DSP mul_ln1118_1523_fu_4338_p2.
DSP Report: Generating DSP mul_ln1118_1000_fu_6626_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_1000_fu_6626_p2 is absorbed into DSP mul_ln1118_1000_fu_6626_p2.
DSP Report: register mul_ln1118_1000_fu_6626_p2 is absorbed into DSP mul_ln1118_1000_fu_6626_p2.
DSP Report: operator mul_ln1118_1000_fu_6626_p2 is absorbed into DSP mul_ln1118_1000_fu_6626_p2.
DSP Report: Generating DSP mul_ln1118_1077_fu_5895_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_1077_fu_5895_p2 is absorbed into DSP mul_ln1118_1077_fu_5895_p2.
DSP Report: register mul_ln1118_1077_fu_5895_p2 is absorbed into DSP mul_ln1118_1077_fu_5895_p2.
DSP Report: operator mul_ln1118_1077_fu_5895_p2 is absorbed into DSP mul_ln1118_1077_fu_5895_p2.
DSP Report: Generating DSP add_ln703_3600_fu_38685973_p2, operation Mode is: C+A''*(B:0x5b).
DSP Report: register data_189_V_read_1_reg_38695917_reg is absorbed into DSP add_ln703_3600_fu_38685973_p2.
DSP Report: register data_189_V_read_1_reg_38695917_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3600_fu_38685973_p2.
DSP Report: operator add_ln703_3600_fu_38685973_p2 is absorbed into DSP add_ln703_3600_fu_38685973_p2.
DSP Report: operator mul_ln1118_2911_fu_6753_p2 is absorbed into DSP add_ln703_3600_fu_38685973_p2.
DSP Report: Generating DSP add_ln703_1030_reg_38700658_reg, operation Mode is: C+A''*(B:0xc6).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP add_ln703_1030_reg_38700658_reg.
DSP Report: register data_66_V_read_1_reg_38697697_reg is absorbed into DSP add_ln703_1030_reg_38700658_reg.
DSP Report: register add_ln703_1030_reg_38700658_reg is absorbed into DSP add_ln703_1030_reg_38700658_reg.
DSP Report: operator add_ln703_1030_fu_38642798_p2 is absorbed into DSP add_ln703_1030_reg_38700658_reg.
DSP Report: operator mul_ln1118_1010_fu_4004_p2 is absorbed into DSP add_ln703_1030_reg_38700658_reg.
DSP Report: Generating DSP mul_ln1118_1160_fu_5729_p2, operation Mode is: A''*(B:0x8a).
DSP Report: register data_76_V_read_1_reg_38697555_reg is absorbed into DSP mul_ln1118_1160_fu_5729_p2.
DSP Report: register zext_ln1118_1069_reg_38699608_reg is absorbed into DSP mul_ln1118_1160_fu_5729_p2.
DSP Report: operator mul_ln1118_1160_fu_5729_p2 is absorbed into DSP mul_ln1118_1160_fu_5729_p2.
DSP Report: Generating DSP add_ln703_1229_fu_38671388_p2, operation Mode is: C+A''*(B:0x3ff4d).
DSP Report: register add_ln703_1229_fu_38671388_p2 is absorbed into DSP add_ln703_1229_fu_38671388_p2.
DSP Report: register add_ln703_1229_fu_38671388_p2 is absorbed into DSP add_ln703_1229_fu_38671388_p2.
DSP Report: operator add_ln703_1229_fu_38671388_p2 is absorbed into DSP add_ln703_1229_fu_38671388_p2.
DSP Report: operator mul_ln1118_1226_fu_6216_p2 is absorbed into DSP add_ln703_1229_fu_38671388_p2.
DSP Report: Generating DSP add_ln703_1230_reg_38701368_reg, operation Mode is: C+A''*(B:0x1ae).
DSP Report: register data_85_V_read_1_reg_38697429_reg is absorbed into DSP add_ln703_1230_reg_38701368_reg.
DSP Report: register zext_ln1118_1202_reg_38699661_reg is absorbed into DSP add_ln703_1230_reg_38701368_reg.
DSP Report: register add_ln703_1230_reg_38701368_reg is absorbed into DSP add_ln703_1230_reg_38701368_reg.
DSP Report: operator add_ln703_1230_fu_38671398_p2 is absorbed into DSP add_ln703_1230_reg_38701368_reg.
DSP Report: operator mul_ln1118_1295_fu_4299_p2 is absorbed into DSP add_ln703_1230_reg_38701368_reg.
DSP Report: Generating DSP mul_ln1118_1277_fu_4151_p2, operation Mode is: A''*(B:0x15b).
DSP Report: register data_84_V_read_1_reg_38697442_reg is absorbed into DSP mul_ln1118_1277_fu_4151_p2.
DSP Report: register data_84_V_read_1_reg_38697442_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1277_fu_4151_p2.
DSP Report: operator mul_ln1118_1277_fu_4151_p2 is absorbed into DSP mul_ln1118_1277_fu_4151_p2.
DSP Report: Generating DSP add_ln703_1228_reg_38701363_reg, operation Mode is: PCIN+A''*(B:0x154).
DSP Report: register data_79_V_read_1_reg_38697508_reg is absorbed into DSP add_ln703_1228_reg_38701363_reg.
DSP Report: register data_79_V_read_1_reg_38697508_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1228_reg_38701363_reg.
DSP Report: register add_ln703_1228_reg_38701363_reg is absorbed into DSP add_ln703_1228_reg_38701363_reg.
DSP Report: operator add_ln703_1228_fu_38671382_p2 is absorbed into DSP add_ln703_1228_reg_38701363_reg.
DSP Report: operator mul_ln1118_1197_fu_4782_p2 is absorbed into DSP add_ln703_1228_reg_38701363_reg.
DSP Report: Generating DSP mul_ln1118_1126_fu_5426_p2, operation Mode is: A''*(B:0x3ff8b).
DSP Report: register mul_ln1118_1126_fu_5426_p2 is absorbed into DSP mul_ln1118_1126_fu_5426_p2.
DSP Report: register mul_ln1118_1126_fu_5426_p2 is absorbed into DSP mul_ln1118_1126_fu_5426_p2.
DSP Report: operator mul_ln1118_1126_fu_5426_p2 is absorbed into DSP mul_ln1118_1126_fu_5426_p2.
DSP Report: Generating DSP mul_ln1118_1412_fu_5742_p2, operation Mode is: A''*(B:0xe7).
DSP Report: register data_93_V_read_1_reg_38697319_reg is absorbed into DSP mul_ln1118_1412_fu_5742_p2.
DSP Report: register data_93_V_read_1_reg_38697319_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1412_fu_5742_p2.
DSP Report: operator mul_ln1118_1412_fu_5742_p2 is absorbed into DSP mul_ln1118_1412_fu_5742_p2.
DSP Report: Generating DSP add_ln703_1274_fu_38671591_p2, operation Mode is: PCIN+A''*(B:0xd2).
DSP Report: register data_79_V_read_1_reg_38697508_reg is absorbed into DSP add_ln703_1274_fu_38671591_p2.
DSP Report: register data_79_V_read_1_reg_38697508_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1274_fu_38671591_p2.
DSP Report: operator add_ln703_1274_fu_38671591_p2 is absorbed into DSP add_ln703_1274_fu_38671591_p2.
DSP Report: operator mul_ln1118_1199_fu_6033_p2 is absorbed into DSP add_ln703_1274_fu_38671591_p2.
DSP Report: Generating DSP add_ln703_1274_fu_38671591_p2, operation Mode is: PCIN+A''*(B:0xd4).
DSP Report: register data_77_V_read_1_reg_38697539_reg is absorbed into DSP add_ln703_1274_fu_38671591_p2.
DSP Report: register zext_ln1118_1085_reg_38699621_reg is absorbed into DSP add_ln703_1274_fu_38671591_p2.
DSP Report: operator add_ln703_1274_fu_38671591_p2 is absorbed into DSP add_ln703_1274_fu_38671591_p2.
DSP Report: operator mul_ln1118_1176_fu_5407_p2 is absorbed into DSP add_ln703_1274_fu_38671591_p2.
DSP Report: Generating DSP mul_ln1118_1427_fu_4876_p2, operation Mode is: A''*(B:0xf9).
DSP Report: register data_94_V_read_1_reg_38697302_reg is absorbed into DSP mul_ln1118_1427_fu_4876_p2.
DSP Report: register data_94_V_read_1_reg_38697302_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1427_fu_4876_p2.
DSP Report: operator mul_ln1118_1427_fu_4876_p2 is absorbed into DSP mul_ln1118_1427_fu_4876_p2.
DSP Report: Generating DSP add_ln703_1272_fu_38671571_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1272_fu_38671571_p2 is absorbed into DSP add_ln703_1272_fu_38671571_p2.
DSP Report: register add_ln703_1272_fu_38671571_p2 is absorbed into DSP add_ln703_1272_fu_38671571_p2.
DSP Report: register add_ln703_1272_fu_38671571_p2 is absorbed into DSP add_ln703_1272_fu_38671571_p2.
DSP Report: register add_ln703_1272_fu_38671571_p2 is absorbed into DSP add_ln703_1272_fu_38671571_p2.
DSP Report: register data_99_V_read_1_reg_38697226_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1272_fu_38671571_p2.
DSP Report: operator add_ln703_1272_fu_38671571_p2 is absorbed into DSP add_ln703_1272_fu_38671571_p2.
DSP Report: Generating DSP mul_ln1118_1017_fu_5524_p2, operation Mode is: A''*(B:0x3ff77).
DSP Report: register mul_ln1118_1017_fu_5524_p2 is absorbed into DSP mul_ln1118_1017_fu_5524_p2.
DSP Report: register mul_ln1118_1017_fu_5524_p2 is absorbed into DSP mul_ln1118_1017_fu_5524_p2.
DSP Report: operator mul_ln1118_1017_fu_5524_p2 is absorbed into DSP mul_ln1118_1017_fu_5524_p2.
DSP Report: Generating DSP mul_ln1118_1007_fu_7120_p2, operation Mode is: A''*(B:0xca).
DSP Report: register data_66_V_read_1_reg_38697697_reg is absorbed into DSP mul_ln1118_1007_fu_7120_p2.
DSP Report: register zext_ln1118_937_reg_38699541_reg is absorbed into DSP mul_ln1118_1007_fu_7120_p2.
DSP Report: operator mul_ln1118_1007_fu_7120_p2 is absorbed into DSP mul_ln1118_1007_fu_7120_p2.
DSP Report: Generating DSP mul_ln1118_1359_fu_7464_p2, operation Mode is: A''*(B:0x62).
DSP Report: register data_89_V_read_1_reg_38697375_reg is absorbed into DSP mul_ln1118_1359_fu_7464_p2.
DSP Report: register data_89_V_read_1_reg_38697375_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1359_fu_7464_p2.
DSP Report: operator mul_ln1118_1359_fu_7464_p2 is absorbed into DSP mul_ln1118_1359_fu_7464_p2.
DSP Report: Generating DSP add_ln703_1295_fu_38671673_p2, operation Mode is: PCIN+A''*(B:0x6a).
DSP Report: register data_86_V_read_1_reg_38697419_reg is absorbed into DSP add_ln703_1295_fu_38671673_p2.
DSP Report: register data_86_V_read_1_reg_38697419_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1295_fu_38671673_p2.
DSP Report: operator add_ln703_1295_fu_38671673_p2 is absorbed into DSP add_ln703_1295_fu_38671673_p2.
DSP Report: operator mul_ln1118_1316_fu_6120_p2 is absorbed into DSP add_ln703_1295_fu_38671673_p2.
DSP Report: Generating DSP add_ln703_1295_fu_38671673_p2, operation Mode is: PCIN+A''*(B:0x71).
DSP Report: register data_84_V_read_1_reg_38697442_reg is absorbed into DSP add_ln703_1295_fu_38671673_p2.
DSP Report: register data_84_V_read_1_reg_38697442_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1295_fu_38671673_p2.
DSP Report: operator add_ln703_1295_fu_38671673_p2 is absorbed into DSP add_ln703_1295_fu_38671673_p2.
DSP Report: operator mul_ln1118_1281_fu_7353_p2 is absorbed into DSP add_ln703_1295_fu_38671673_p2.
DSP Report: Generating DSP add_ln703_1295_fu_38671673_p2, operation Mode is: PCIN+A''*(B:0x53).
DSP Report: register data_100_V_read_1_reg_38697213_reg is absorbed into DSP add_ln703_1295_fu_38671673_p2.
DSP Report: register data_100_V_read_1_reg_38697213_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1295_fu_38671673_p2.
DSP Report: operator add_ln703_1295_fu_38671673_p2 is absorbed into DSP add_ln703_1295_fu_38671673_p2.
DSP Report: operator mul_ln1118_1519_fu_6742_p2 is absorbed into DSP add_ln703_1295_fu_38671673_p2.
DSP Report: Generating DSP mul_ln1118_1111_fu_5408_p2, operation Mode is: A''*(B:0x3ffcd).
DSP Report: register mul_ln1118_1111_fu_5408_p2 is absorbed into DSP mul_ln1118_1111_fu_5408_p2.
DSP Report: register mul_ln1118_1111_fu_5408_p2 is absorbed into DSP mul_ln1118_1111_fu_5408_p2.
DSP Report: operator mul_ln1118_1111_fu_5408_p2 is absorbed into DSP mul_ln1118_1111_fu_5408_p2.
DSP Report: Generating DSP mul_ln1118_897_fu_6855_p2, operation Mode is: A''*(B:0x3ffc5).
DSP Report: register mul_ln1118_897_fu_6855_p2 is absorbed into DSP mul_ln1118_897_fu_6855_p2.
DSP Report: register mul_ln1118_897_fu_6855_p2 is absorbed into DSP mul_ln1118_897_fu_6855_p2.
DSP Report: operator mul_ln1118_897_fu_6855_p2 is absorbed into DSP mul_ln1118_897_fu_6855_p2.
DSP Report: Generating DSP mul_ln1118_942_fu_4191_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_942_fu_4191_p2 is absorbed into DSP mul_ln1118_942_fu_4191_p2.
DSP Report: register mul_ln1118_942_fu_4191_p2 is absorbed into DSP mul_ln1118_942_fu_4191_p2.
DSP Report: operator mul_ln1118_942_fu_4191_p2 is absorbed into DSP mul_ln1118_942_fu_4191_p2.
DSP Report: Generating DSP mul_ln1118_886_fu_6286_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_886_fu_6286_p2 is absorbed into DSP mul_ln1118_886_fu_6286_p2.
DSP Report: register mul_ln1118_886_fu_6286_p2 is absorbed into DSP mul_ln1118_886_fu_6286_p2.
DSP Report: operator mul_ln1118_886_fu_6286_p2 is absorbed into DSP mul_ln1118_886_fu_6286_p2.
DSP Report: Generating DSP add_ln703_1065_fu_38670301_p2, operation Mode is: C+A''*(B:0x52).
DSP Report: register data_68_V_read_1_reg_38697672_reg is absorbed into DSP add_ln703_1065_fu_38670301_p2.
DSP Report: register zext_ln1118_965_reg_38699555_reg is absorbed into DSP add_ln703_1065_fu_38670301_p2.
DSP Report: operator add_ln703_1065_fu_38670301_p2 is absorbed into DSP add_ln703_1065_fu_38670301_p2.
DSP Report: operator mul_ln1118_1048_fu_6209_p2 is absorbed into DSP add_ln703_1065_fu_38670301_p2.
DSP Report: Generating DSP mul_ln1118_1141_fu_4023_p2, operation Mode is: A''*(B:0x3ffa2).
DSP Report: register mul_ln1118_1141_fu_4023_p2 is absorbed into DSP mul_ln1118_1141_fu_4023_p2.
DSP Report: register mul_ln1118_1141_fu_4023_p2 is absorbed into DSP mul_ln1118_1141_fu_4023_p2.
DSP Report: operator mul_ln1118_1141_fu_4023_p2 is absorbed into DSP mul_ln1118_1141_fu_4023_p2.
DSP Report: Generating DSP add_ln703_1145_fu_38670839_p2, operation Mode is: C+A''*(B:0x3b).
DSP Report: register data_71_V_read_1_reg_38697627_reg is absorbed into DSP add_ln703_1145_fu_38670839_p2.
DSP Report: register data_71_V_read_1_reg_38697627_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1145_fu_38670839_p2.
DSP Report: operator add_ln703_1145_fu_38670839_p2 is absorbed into DSP add_ln703_1145_fu_38670839_p2.
DSP Report: operator mul_ln1118_1089_fu_7520_p2 is absorbed into DSP add_ln703_1145_fu_38670839_p2.
DSP Report: Generating DSP mul_ln1118_1057_fu_6948_p2, operation Mode is: A''*(B:0x3ffa9).
DSP Report: register mul_ln1118_1057_fu_6948_p2 is absorbed into DSP mul_ln1118_1057_fu_6948_p2.
DSP Report: register mul_ln1118_1057_fu_6948_p2 is absorbed into DSP mul_ln1118_1057_fu_6948_p2.
DSP Report: operator mul_ln1118_1057_fu_6948_p2 is absorbed into DSP mul_ln1118_1057_fu_6948_p2.
DSP Report: Generating DSP mul_ln1118_1147_fu_5918_p2, operation Mode is: A''*(B:0xde).
DSP Report: register data_75_V_read_1_reg_38697568_reg is absorbed into DSP mul_ln1118_1147_fu_5918_p2.
DSP Report: register data_75_V_read_1_reg_38697568_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1147_fu_5918_p2.
DSP Report: operator mul_ln1118_1147_fu_5918_p2 is absorbed into DSP mul_ln1118_1147_fu_5918_p2.
DSP Report: Generating DSP add_ln703_1142_fu_38670813_p2, operation Mode is: PCIN+A''*(B:0xb4).
DSP Report: register data_73_V_read_1_reg_38697601_reg is absorbed into DSP add_ln703_1142_fu_38670813_p2.
DSP Report: register data_73_V_read_1_reg_38697601_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1142_fu_38670813_p2.
DSP Report: operator add_ln703_1142_fu_38670813_p2 is absorbed into DSP add_ln703_1142_fu_38670813_p2.
DSP Report: operator mul_ln1118_1120_fu_7365_p2 is absorbed into DSP add_ln703_1142_fu_38670813_p2.
DSP Report: Generating DSP mul_ln1118_1470_fu_7111_p2, operation Mode is: A''*(B:0x1ce).
DSP Report: register data_97_V_read_1_reg_38697258_reg is absorbed into DSP mul_ln1118_1470_fu_7111_p2.
DSP Report: register data_97_V_read_1_reg_38697258_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1470_fu_7111_p2.
DSP Report: operator mul_ln1118_1470_fu_7111_p2 is absorbed into DSP mul_ln1118_1470_fu_7111_p2.
DSP Report: Generating DSP add_ln703_1391_fu_38672232_p2, operation Mode is: PCIN+A''*(B:0x194).
DSP Report: register data_83_V_read_1_reg_38697454_reg is absorbed into DSP add_ln703_1391_fu_38672232_p2.
DSP Report: register data_83_V_read_1_reg_38697454_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1391_fu_38672232_p2.
DSP Report: operator add_ln703_1391_fu_38672232_p2 is absorbed into DSP add_ln703_1391_fu_38672232_p2.
DSP Report: operator mul_ln1118_1257_fu_6268_p2 is absorbed into DSP add_ln703_1391_fu_38672232_p2.
DSP Report: Generating DSP add_ln703_1391_fu_38672232_p2, operation Mode is: PCIN+A''*(B:0x1dc).
DSP Report: register data_82_V_read_1_reg_38697465_reg is absorbed into DSP add_ln703_1391_fu_38672232_p2.
DSP Report: register data_82_V_read_1_reg_38697465_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1391_fu_38672232_p2.
DSP Report: operator add_ln703_1391_fu_38672232_p2 is absorbed into DSP add_ln703_1391_fu_38672232_p2.
DSP Report: operator mul_ln1118_1239_fu_4544_p2 is absorbed into DSP add_ln703_1391_fu_38672232_p2.
DSP Report: Generating DSP add_ln703_1391_reg_38701518_reg, operation Mode is: PCIN+A''*(B:0x159).
DSP Report: register data_86_V_read_1_reg_38697419_reg is absorbed into DSP add_ln703_1391_reg_38701518_reg.
DSP Report: register data_86_V_read_1_reg_38697419_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1391_reg_38701518_reg.
DSP Report: register add_ln703_1391_reg_38701518_reg is absorbed into DSP add_ln703_1391_reg_38701518_reg.
DSP Report: operator add_ln703_1391_fu_38672232_p2 is absorbed into DSP add_ln703_1391_reg_38701518_reg.
DSP Report: operator mul_ln1118_1310_fu_5548_p2 is absorbed into DSP add_ln703_1391_reg_38701518_reg.
DSP Report: Generating DSP mul_ln1118_1103_fu_4560_p2, operation Mode is: A''*(B:0x154).
DSP Report: register data_72_V_read_1_reg_38697613_reg is absorbed into DSP mul_ln1118_1103_fu_4560_p2.
DSP Report: register data_72_V_read_1_reg_38697613_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1103_fu_4560_p2.
DSP Report: operator mul_ln1118_1103_fu_4560_p2 is absorbed into DSP mul_ln1118_1103_fu_4560_p2.
DSP Report: Generating DSP add_ln703_1387_fu_38672196_p2, operation Mode is: C+A''*(B:0x3feb9).
DSP Report: register add_ln703_1387_fu_38672196_p2 is absorbed into DSP add_ln703_1387_fu_38672196_p2.
DSP Report: register add_ln703_1387_fu_38672196_p2 is absorbed into DSP add_ln703_1387_fu_38672196_p2.
DSP Report: operator add_ln703_1387_fu_38672196_p2 is absorbed into DSP add_ln703_1387_fu_38672196_p2.
DSP Report: operator mul_ln1118_1690_fu_4941_p2 is absorbed into DSP add_ln703_1387_fu_38672196_p2.
DSP Report: Generating DSP mul_ln1118_2235_fu_3722_p2, operation Mode is: A''*(B:0x3fe82).
DSP Report: register mul_ln1118_2235_fu_3722_p2 is absorbed into DSP mul_ln1118_2235_fu_3722_p2.
DSP Report: register mul_ln1118_2235_fu_3722_p2 is absorbed into DSP mul_ln1118_2235_fu_3722_p2.
DSP Report: operator mul_ln1118_2235_fu_3722_p2 is absorbed into DSP mul_ln1118_2235_fu_3722_p2.
DSP Report: Generating DSP mul_ln1118_2252_fu_6829_p2, operation Mode is: A''*(B:0x3fece).
DSP Report: register mul_ln1118_2252_fu_6829_p2 is absorbed into DSP mul_ln1118_2252_fu_6829_p2.
DSP Report: register mul_ln1118_2252_fu_6829_p2 is absorbed into DSP mul_ln1118_2252_fu_6829_p2.
DSP Report: operator mul_ln1118_2252_fu_6829_p2 is absorbed into DSP mul_ln1118_2252_fu_6829_p2.
DSP Report: Generating DSP mul_ln1118_2188_fu_5125_p2, operation Mode is: A''*(B:0x3fee6).
DSP Report: register mul_ln1118_2188_fu_5125_p2 is absorbed into DSP mul_ln1118_2188_fu_5125_p2.
DSP Report: register mul_ln1118_2188_fu_5125_p2 is absorbed into DSP mul_ln1118_2188_fu_5125_p2.
DSP Report: operator mul_ln1118_2188_fu_5125_p2 is absorbed into DSP mul_ln1118_2188_fu_5125_p2.
DSP Report: Generating DSP mul_ln1118_2221_fu_5098_p2, operation Mode is: A''*(B:0x3feb4).
DSP Report: register mul_ln1118_2221_fu_5098_p2 is absorbed into DSP mul_ln1118_2221_fu_5098_p2.
DSP Report: register mul_ln1118_2221_fu_5098_p2 is absorbed into DSP mul_ln1118_2221_fu_5098_p2.
DSP Report: operator mul_ln1118_2221_fu_5098_p2 is absorbed into DSP mul_ln1118_2221_fu_5098_p2.
DSP Report: Generating DSP add_ln703_1946_fu_38675640_p2, operation Mode is: C+A''*(B:0x127).
DSP Report: register data_41_V_read_1_reg_38698074_reg is absorbed into DSP add_ln703_1946_fu_38675640_p2.
DSP Report: register zext_ln1118_556_reg_38699231_reg is absorbed into DSP add_ln703_1946_fu_38675640_p2.
DSP Report: operator add_ln703_1946_fu_38675640_p2 is absorbed into DSP add_ln703_1946_fu_38675640_p2.
DSP Report: operator mul_ln1118_657_fu_4312_p2 is absorbed into DSP add_ln703_1946_fu_38675640_p2.
DSP Report: Generating DSP add_ln703_1946_fu_38675640_p2, operation Mode is: PCIN+A''*(B:0x10e).
DSP Report: register data_25_V_read_1_reg_38698298_reg is absorbed into DSP add_ln703_1946_fu_38675640_p2.
DSP Report: register zext_ln1118_332_reg_38699130_reg is absorbed into DSP add_ln703_1946_fu_38675640_p2.
DSP Report: operator add_ln703_1946_fu_38675640_p2 is absorbed into DSP add_ln703_1946_fu_38675640_p2.
DSP Report: operator mul_ln1118_410_fu_4926_p2 is absorbed into DSP add_ln703_1946_fu_38675640_p2.
DSP Report: Generating DSP add_ln703_1946_fu_38675640_p2, operation Mode is: PCIN+A''*(B:0x192).
DSP Report: register data_56_V_read_1_reg_38697847_reg is absorbed into DSP add_ln703_1946_fu_38675640_p2.
DSP Report: register data_56_V_read_1_reg_38697847_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1946_fu_38675640_p2.
DSP Report: operator add_ln703_1946_fu_38675640_p2 is absorbed into DSP add_ln703_1946_fu_38675640_p2.
DSP Report: operator mul_ln1118_872_fu_6752_p2 is absorbed into DSP add_ln703_1946_fu_38675640_p2.
DSP Report: Generating DSP add_ln703_1946_fu_38675640_p2, operation Mode is: PCIN+A''*(B:0x14f).
DSP Report: register data_55_V_read_1_reg_38697863_reg is absorbed into DSP add_ln703_1946_fu_38675640_p2.
DSP Report: register zext_ln1118_761_reg_38699366_reg is absorbed into DSP add_ln703_1946_fu_38675640_p2.
DSP Report: operator add_ln703_1946_fu_38675640_p2 is absorbed into DSP add_ln703_1946_fu_38675640_p2.
DSP Report: operator mul_ln1118_857_fu_6305_p2 is absorbed into DSP add_ln703_1946_fu_38675640_p2.
DSP Report: Generating DSP mul_ln1118_1246_fu_4307_p2, operation Mode is: A''*(B:0x5a).
DSP Report: register data_82_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1246_fu_4307_p2.
DSP Report: register data_82_V_read_1_reg_38697465_reg is absorbed into DSP mul_ln1118_1246_fu_4307_p2.
DSP Report: operator mul_ln1118_1246_fu_4307_p2 is absorbed into DSP mul_ln1118_1246_fu_4307_p2.
DSP Report: Generating DSP add_ln703_1289_fu_38643082_p2, operation Mode is: PCIN+A''*(B:0x5b).
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP add_ln703_1289_fu_38643082_p2.
DSP Report: register data_76_V_read_1_reg_38697555_reg is absorbed into DSP add_ln703_1289_fu_38643082_p2.
DSP Report: operator add_ln703_1289_fu_38643082_p2 is absorbed into DSP add_ln703_1289_fu_38643082_p2.
DSP Report: operator mul_ln1118_1164_fu_7429_p2 is absorbed into DSP add_ln703_1289_fu_38643082_p2.
DSP Report: Generating DSP add_ln703_1289_reg_38700743_reg, operation Mode is: PCIN+A''*(B:0x7d).
DSP Report: register data_80_V_read_int_reg_reg is absorbed into DSP add_ln703_1289_reg_38700743_reg.
DSP Report: register data_80_V_read_1_reg_38697493_reg is absorbed into DSP add_ln703_1289_reg_38700743_reg.
DSP Report: register add_ln703_1289_reg_38700743_reg is absorbed into DSP add_ln703_1289_reg_38700743_reg.
DSP Report: operator add_ln703_1289_fu_38643082_p2 is absorbed into DSP add_ln703_1289_reg_38700743_reg.
DSP Report: operator mul_ln1118_1215_fu_5866_p2 is absorbed into DSP add_ln703_1289_reg_38700743_reg.
DSP Report: Generating DSP mul_ln1118_957_fu_4365_p2, operation Mode is: A''*(B:0x3ff51).
DSP Report: register mul_ln1118_957_fu_4365_p2 is absorbed into DSP mul_ln1118_957_fu_4365_p2.
DSP Report: register mul_ln1118_957_fu_4365_p2 is absorbed into DSP mul_ln1118_957_fu_4365_p2.
DSP Report: operator mul_ln1118_957_fu_4365_p2 is absorbed into DSP mul_ln1118_957_fu_4365_p2.
DSP Report: Generating DSP mul_ln1118_601_fu_4300_p2, operation Mode is: A''*(B:0x3ff15).
DSP Report: register mul_ln1118_601_fu_4300_p2 is absorbed into DSP mul_ln1118_601_fu_4300_p2.
DSP Report: register mul_ln1118_601_fu_4300_p2 is absorbed into DSP mul_ln1118_601_fu_4300_p2.
DSP Report: operator mul_ln1118_601_fu_4300_p2 is absorbed into DSP mul_ln1118_601_fu_4300_p2.
DSP Report: Generating DSP mul_ln1118_816_fu_5092_p2, operation Mode is: A''*(B:0x3ff77).
DSP Report: register mul_ln1118_816_fu_5092_p2 is absorbed into DSP mul_ln1118_816_fu_5092_p2.
DSP Report: register mul_ln1118_816_fu_5092_p2 is absorbed into DSP mul_ln1118_816_fu_5092_p2.
DSP Report: operator mul_ln1118_816_fu_5092_p2 is absorbed into DSP mul_ln1118_816_fu_5092_p2.
DSP Report: Generating DSP mul_ln1118_980_fu_7197_p2, operation Mode is: A''*(B:0x3ff89).
DSP Report: register mul_ln1118_980_fu_7197_p2 is absorbed into DSP mul_ln1118_980_fu_7197_p2.
DSP Report: register mul_ln1118_980_fu_7197_p2 is absorbed into DSP mul_ln1118_980_fu_7197_p2.
DSP Report: operator mul_ln1118_980_fu_7197_p2 is absorbed into DSP mul_ln1118_980_fu_7197_p2.
DSP Report: Generating DSP mul_ln1118_1148_fu_7424_p2, operation Mode is: A''*(B:0x3ffae).
DSP Report: register mul_ln1118_1148_fu_7424_p2 is absorbed into DSP mul_ln1118_1148_fu_7424_p2.
DSP Report: register mul_ln1118_1148_fu_7424_p2 is absorbed into DSP mul_ln1118_1148_fu_7424_p2.
DSP Report: operator mul_ln1118_1148_fu_7424_p2 is absorbed into DSP mul_ln1118_1148_fu_7424_p2.
DSP Report: Generating DSP mul_ln1118_1313_fu_4471_p2, operation Mode is: A''*(B:0xb5).
DSP Report: register data_86_V_read_1_reg_38697419_reg is absorbed into DSP mul_ln1118_1313_fu_4471_p2.
DSP Report: register data_86_V_read_1_reg_38697419_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1313_fu_4471_p2.
DSP Report: operator mul_ln1118_1313_fu_4471_p2 is absorbed into DSP mul_ln1118_1313_fu_4471_p2.
DSP Report: Generating DSP add_ln703_1208_fu_38671252_p2, operation Mode is: PCIN+A''*(B:0xfd).
DSP Report: register data_69_V_read_1_reg_38697657_reg is absorbed into DSP add_ln703_1208_fu_38671252_p2.
DSP Report: register zext_ln1118_972_reg_38699562_reg is absorbed into DSP add_ln703_1208_fu_38671252_p2.
DSP Report: operator add_ln703_1208_fu_38671252_p2 is absorbed into DSP add_ln703_1208_fu_38671252_p2.
DSP Report: operator mul_ln1118_1060_fu_7081_p2 is absorbed into DSP add_ln703_1208_fu_38671252_p2.
DSP Report: Generating DSP mul_ln1118_953_fu_4145_p2, operation Mode is: A''*(B:0xeb).
DSP Report: register data_62_V_read_1_reg_38697756_reg is absorbed into DSP mul_ln1118_953_fu_4145_p2.
DSP Report: register zext_ln1118_872_reg_38699497_reg is absorbed into DSP mul_ln1118_953_fu_4145_p2.
DSP Report: operator mul_ln1118_953_fu_4145_p2 is absorbed into DSP mul_ln1118_953_fu_4145_p2.
DSP Report: Generating DSP add_ln703_1093_fu_38670513_p2, operation Mode is: PCIN+A''*(B:0x8e).
DSP Report: register data_60_V_read_1_reg_38697785_reg is absorbed into DSP add_ln703_1093_fu_38670513_p2.
DSP Report: register zext_ln1118_837_reg_38699449_reg is absorbed into DSP add_ln703_1093_fu_38670513_p2.
DSP Report: operator add_ln703_1093_fu_38670513_p2 is absorbed into DSP add_ln703_1093_fu_38670513_p2.
DSP Report: operator mul_ln1118_926_fu_6870_p2 is absorbed into DSP add_ln703_1093_fu_38670513_p2.
DSP Report: Generating DSP add_ln703_1093_reg_38701238_reg, operation Mode is: PCIN+A''*(B:0xea).
DSP Report: register data_61_V_read_1_reg_38697769_reg is absorbed into DSP add_ln703_1093_reg_38701238_reg.
DSP Report: register zext_ln1118_854_reg_38699479_reg is absorbed into DSP add_ln703_1093_reg_38701238_reg.
DSP Report: register add_ln703_1093_reg_38701238_reg is absorbed into DSP add_ln703_1093_reg_38701238_reg.
DSP Report: operator add_ln703_1093_fu_38670513_p2 is absorbed into DSP add_ln703_1093_reg_38701238_reg.
DSP Report: operator mul_ln1118_941_fu_4923_p2 is absorbed into DSP add_ln703_1093_reg_38701238_reg.
DSP Report: Generating DSP mul_ln1118_997_fu_5778_p2, operation Mode is: A''*(B:0x119).
DSP Report: register data_65_V_read_1_reg_38697710_reg is absorbed into DSP mul_ln1118_997_fu_5778_p2.
DSP Report: register data_65_V_read_1_reg_38697710_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_997_fu_5778_p2.
DSP Report: operator mul_ln1118_997_fu_5778_p2 is absorbed into DSP mul_ln1118_997_fu_5778_p2.
DSP Report: Generating DSP add_ln703_1248_fu_38671469_p2, operation Mode is: PCIN+A''*(B:0x12e).
DSP Report: register data_50_V_read_1_reg_38697943_reg is absorbed into DSP add_ln703_1248_fu_38671469_p2.
DSP Report: register zext_ln1118_676_reg_38699319_reg is absorbed into DSP add_ln703_1248_fu_38671469_p2.
DSP Report: operator add_ln703_1248_fu_38671469_p2 is absorbed into DSP add_ln703_1248_fu_38671469_p2.
DSP Report: operator mul_ln1118_781_fu_7416_p2 is absorbed into DSP add_ln703_1248_fu_38671469_p2.
DSP Report: Generating DSP mul_ln1118_653_fu_6278_p2, operation Mode is: A''*(B:0x3feab).
DSP Report: register mul_ln1118_653_fu_6278_p2 is absorbed into DSP mul_ln1118_653_fu_6278_p2.
DSP Report: register mul_ln1118_653_fu_6278_p2 is absorbed into DSP mul_ln1118_653_fu_6278_p2.
DSP Report: operator mul_ln1118_653_fu_6278_p2 is absorbed into DSP mul_ln1118_653_fu_6278_p2.
DSP Report: Generating DSP mul_ln1118_1475_fu_6234_p2, operation Mode is: A''*(B:0x3fece).
DSP Report: register mul_ln1118_1475_fu_6234_p2 is absorbed into DSP mul_ln1118_1475_fu_6234_p2.
DSP Report: register mul_ln1118_1475_fu_6234_p2 is absorbed into DSP mul_ln1118_1475_fu_6234_p2.
DSP Report: operator mul_ln1118_1475_fu_6234_p2 is absorbed into DSP mul_ln1118_1475_fu_6234_p2.
DSP Report: Generating DSP mul_ln1118_1263_fu_3817_p2, operation Mode is: A''*(B:0x3fed5).
DSP Report: register mul_ln1118_1263_fu_3817_p2 is absorbed into DSP mul_ln1118_1263_fu_3817_p2.
DSP Report: register mul_ln1118_1263_fu_3817_p2 is absorbed into DSP mul_ln1118_1263_fu_3817_p2.
DSP Report: operator mul_ln1118_1263_fu_3817_p2 is absorbed into DSP mul_ln1118_1263_fu_3817_p2.
DSP Report: Generating DSP mul_ln1118_1151_fu_4968_p2, operation Mode is: A''*(B:0xba).
DSP Report: register data_75_V_read_1_reg_38697568_reg is absorbed into DSP mul_ln1118_1151_fu_4968_p2.
DSP Report: register data_75_V_read_1_reg_38697568_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1151_fu_4968_p2.
DSP Report: operator mul_ln1118_1151_fu_4968_p2 is absorbed into DSP mul_ln1118_1151_fu_4968_p2.
DSP Report: Generating DSP add_ln703_1096_fu_38670539_p2, operation Mode is: PCIN+A''*(B:0xd8).
DSP Report: register data_64_V_read_1_reg_38697725_reg is absorbed into DSP add_ln703_1096_fu_38670539_p2.
DSP Report: register data_64_V_read_1_reg_38697725_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1096_fu_38670539_p2.
DSP Report: operator add_ln703_1096_fu_38670539_p2 is absorbed into DSP add_ln703_1096_fu_38670539_p2.
DSP Report: operator mul_ln1118_983_fu_4627_p2 is absorbed into DSP add_ln703_1096_fu_38670539_p2.
DSP Report: Generating DSP add_ln703_1096_fu_38670539_p2, operation Mode is: PCIN+A''*(B:0xd0).
DSP Report: register data_63_V_read_1_reg_38697741_reg is absorbed into DSP add_ln703_1096_fu_38670539_p2.
DSP Report: register zext_ln1118_883_reg_38699515_reg is absorbed into DSP add_ln703_1096_fu_38670539_p2.
DSP Report: operator add_ln703_1096_fu_38670539_p2 is absorbed into DSP add_ln703_1096_fu_38670539_p2.
DSP Report: operator mul_ln1118_970_fu_4974_p2 is absorbed into DSP add_ln703_1096_fu_38670539_p2.
DSP Report: Generating DSP add_ln703_1096_reg_38701243_reg, operation Mode is: PCIN+A''*(B:0xc3).
DSP Report: register data_74_V_read_1_reg_38697586_reg is absorbed into DSP add_ln703_1096_reg_38701243_reg.
DSP Report: register data_74_V_read_1_reg_38697586_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1096_reg_38701243_reg.
DSP Report: register add_ln703_1096_reg_38701243_reg is absorbed into DSP add_ln703_1096_reg_38701243_reg.
DSP Report: operator add_ln703_1096_fu_38670539_p2 is absorbed into DSP add_ln703_1096_reg_38701243_reg.
DSP Report: operator mul_ln1118_1140_fu_3938_p2 is absorbed into DSP add_ln703_1096_reg_38701243_reg.
DSP Report: Generating DSP mul_ln1118_2307_fu_3736_p2, operation Mode is: A''*(B:0xe3).
DSP Report: register data_152_V_read_1_reg_38696457_reg is absorbed into DSP mul_ln1118_2307_fu_3736_p2.
DSP Report: register data_152_V_read_1_reg_38696457_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2307_fu_3736_p2.
DSP Report: operator mul_ln1118_2307_fu_3736_p2 is absorbed into DSP mul_ln1118_2307_fu_3736_p2.
DSP Report: Generating DSP add_ln703_2774_fu_38680868_p2, operation Mode is: PCIN+A''*(B:0xaf).
DSP Report: register data_155_V_read_1_reg_38696410_reg is absorbed into DSP add_ln703_2774_fu_38680868_p2.
DSP Report: register data_155_V_read_1_reg_38696410_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2774_fu_38680868_p2.
DSP Report: operator add_ln703_2774_fu_38680868_p2 is absorbed into DSP add_ln703_2774_fu_38680868_p2.
DSP Report: operator mul_ln1118_2352_fu_3867_p2 is absorbed into DSP add_ln703_2774_fu_38680868_p2.
DSP Report: Generating DSP mul_ln1118_1598_fu_4157_p2, operation Mode is: A''*(B:0x8f).
DSP Report: register data_106_V_read_1_reg_38697122_reg is absorbed into DSP mul_ln1118_1598_fu_4157_p2.
DSP Report: register data_106_V_read_1_reg_38697122_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1598_fu_4157_p2.
DSP Report: operator mul_ln1118_1598_fu_4157_p2 is absorbed into DSP mul_ln1118_1598_fu_4157_p2.
DSP Report: Generating DSP add_ln703_2772_fu_38680848_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2772_fu_38680848_p2 is absorbed into DSP add_ln703_2772_fu_38680848_p2.
DSP Report: register add_ln703_2772_fu_38680848_p2 is absorbed into DSP add_ln703_2772_fu_38680848_p2.
DSP Report: register add_ln703_2772_fu_38680848_p2 is absorbed into DSP add_ln703_2772_fu_38680848_p2.
DSP Report: register add_ln703_2772_fu_38680848_p2 is absorbed into DSP add_ln703_2772_fu_38680848_p2.
DSP Report: register add_ln703_2772_fu_38680848_p2 is absorbed into DSP add_ln703_2772_fu_38680848_p2.
DSP Report: operator add_ln703_2772_fu_38680848_p2 is absorbed into DSP add_ln703_2772_fu_38680848_p2.
DSP Report: Generating DSP mul_ln1118_1586_fu_6114_p2, operation Mode is: A''*(B:0xc1).
DSP Report: register data_105_V_read_1_reg_38697136_reg is absorbed into DSP mul_ln1118_1586_fu_6114_p2.
DSP Report: register data_105_V_read_1_reg_38697136_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1586_fu_6114_p2.
DSP Report: operator mul_ln1118_1586_fu_6114_p2 is absorbed into DSP mul_ln1118_1586_fu_6114_p2.
DSP Report: Generating DSP add_ln703_2770_fu_38680842_p2, operation Mode is: PCIN+A''*(B:0x85).
DSP Report: register data_72_V_read_1_reg_38697613_reg is absorbed into DSP add_ln703_2770_fu_38680842_p2.
DSP Report: register data_72_V_read_1_reg_38697613_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2770_fu_38680842_p2.
DSP Report: operator add_ln703_2770_fu_38680842_p2 is absorbed into DSP add_ln703_2770_fu_38680842_p2.
DSP Report: operator mul_ln1118_1102_fu_4559_p2 is absorbed into DSP add_ln703_2770_fu_38680842_p2.
DSP Report: Generating DSP add_ln703_2770_fu_38680842_p2, operation Mode is: PCIN+A''*(B:0x94).
DSP Report: register data_68_V_read_1_reg_38697672_reg is absorbed into DSP add_ln703_2770_fu_38680842_p2.
DSP Report: register data_68_V_read_1_reg_38697672_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2770_fu_38680842_p2.
DSP Report: operator add_ln703_2770_fu_38680842_p2 is absorbed into DSP add_ln703_2770_fu_38680842_p2.
DSP Report: operator mul_ln1118_1039_fu_4073_p2 is absorbed into DSP add_ln703_2770_fu_38680842_p2.
DSP Report: Generating DSP add_ln703_2770_reg_38702988_reg, operation Mode is: PCIN+A''*(B:0x8c).
DSP Report: register data_74_V_read_1_reg_38697586_reg is absorbed into DSP add_ln703_2770_reg_38702988_reg.
DSP Report: register data_74_V_read_1_reg_38697586_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2770_reg_38702988_reg.
DSP Report: register add_ln703_2770_reg_38702988_reg is absorbed into DSP add_ln703_2770_reg_38702988_reg.
DSP Report: operator add_ln703_2770_fu_38680842_p2 is absorbed into DSP add_ln703_2770_reg_38702988_reg.
DSP Report: operator mul_ln1118_1134_fu_3695_p2 is absorbed into DSP add_ln703_2770_reg_38702988_reg.
DSP Report: Generating DSP mul_ln1118_992_fu_4121_p2, operation Mode is: A''*(B:0xbb).
DSP Report: register data_65_V_read_1_reg_38697710_reg is absorbed into DSP mul_ln1118_992_fu_4121_p2.
DSP Report: register zext_ln1118_917_reg_38699534_reg is absorbed into DSP mul_ln1118_992_fu_4121_p2.
DSP Report: operator mul_ln1118_992_fu_4121_p2 is absorbed into DSP mul_ln1118_992_fu_4121_p2.
DSP Report: Generating DSP add_ln703_2767_fu_38680816_p2, operation Mode is: PCIN+A''*(B:0x8f).
DSP Report: register data_67_V_read_1_reg_38697684_reg is absorbed into DSP add_ln703_2767_fu_38680816_p2.
DSP Report: register zext_ln1118_950_reg_38699550_reg is absorbed into DSP add_ln703_2767_fu_38680816_p2.
DSP Report: operator add_ln703_2767_fu_38680816_p2 is absorbed into DSP add_ln703_2767_fu_38680816_p2.
DSP Report: operator mul_ln1118_1023_fu_4585_p2 is absorbed into DSP add_ln703_2767_fu_38680816_p2.
DSP Report: Generating DSP mul_ln1118_2902_fu_7286_p2, operation Mode is: A''*(B:0x3ff39).
DSP Report: register mul_ln1118_2902_fu_7286_p2 is absorbed into DSP mul_ln1118_2902_fu_7286_p2.
DSP Report: register mul_ln1118_2902_fu_7286_p2 is absorbed into DSP mul_ln1118_2902_fu_7286_p2.
DSP Report: operator mul_ln1118_2902_fu_7286_p2 is absorbed into DSP mul_ln1118_2902_fu_7286_p2.
DSP Report: Generating DSP mul_ln1118_2763_fu_5019_p2, operation Mode is: A''*(B:0x3fce9).
DSP Report: register mul_ln1118_2763_fu_5019_p2 is absorbed into DSP mul_ln1118_2763_fu_5019_p2.
DSP Report: register mul_ln1118_2763_fu_5019_p2 is absorbed into DSP mul_ln1118_2763_fu_5019_p2.
DSP Report: operator mul_ln1118_2763_fu_5019_p2 is absorbed into DSP mul_ln1118_2763_fu_5019_p2.
DSP Report: Generating DSP mul_ln1118_1371_fu_7259_p2, operation Mode is: A''*(B:0x3febd).
DSP Report: register mul_ln1118_1371_fu_7259_p2 is absorbed into DSP mul_ln1118_1371_fu_7259_p2.
DSP Report: register mul_ln1118_1371_fu_7259_p2 is absorbed into DSP mul_ln1118_1371_fu_7259_p2.
DSP Report: operator mul_ln1118_1371_fu_7259_p2 is absorbed into DSP mul_ln1118_1371_fu_7259_p2.
DSP Report: Generating DSP mul_ln1118_2578_fu_5958_p2, operation Mode is: A''*(B:0x3fd2d).
DSP Report: register mul_ln1118_2578_fu_5958_p2 is absorbed into DSP mul_ln1118_2578_fu_5958_p2.
DSP Report: register mul_ln1118_2578_fu_5958_p2 is absorbed into DSP mul_ln1118_2578_fu_5958_p2.
DSP Report: operator mul_ln1118_2578_fu_5958_p2 is absorbed into DSP mul_ln1118_2578_fu_5958_p2.
DSP Report: Generating DSP mul_ln1118_2366_fu_3967_p2, operation Mode is: A''*(B:0x3ff14).
DSP Report: register mul_ln1118_2366_fu_3967_p2 is absorbed into DSP mul_ln1118_2366_fu_3967_p2.
DSP Report: register mul_ln1118_2366_fu_3967_p2 is absorbed into DSP mul_ln1118_2366_fu_3967_p2.
DSP Report: operator mul_ln1118_2366_fu_3967_p2 is absorbed into DSP mul_ln1118_2366_fu_3967_p2.
DSP Report: Generating DSP mul_ln1118_2382_fu_4049_p2, operation Mode is: A''*(B:0x3ff3c).
DSP Report: register mul_ln1118_2382_fu_4049_p2 is absorbed into DSP mul_ln1118_2382_fu_4049_p2.
DSP Report: register mul_ln1118_2382_fu_4049_p2 is absorbed into DSP mul_ln1118_2382_fu_4049_p2.
DSP Report: operator mul_ln1118_2382_fu_4049_p2 is absorbed into DSP mul_ln1118_2382_fu_4049_p2.
DSP Report: Generating DSP add_ln703_3096_fu_38682893_p2, operation Mode is: C+A''*(B:0xb1).
DSP Report: register data_147_V_read_1_reg_38696535_reg is absorbed into DSP add_ln703_3096_fu_38682893_p2.
DSP Report: register data_147_V_read_1_reg_38696535_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3096_fu_38682893_p2.
DSP Report: operator add_ln703_3096_fu_38682893_p2 is absorbed into DSP add_ln703_3096_fu_38682893_p2.
DSP Report: operator mul_ln1118_2229_fu_4528_p2 is absorbed into DSP add_ln703_3096_fu_38682893_p2.
DSP Report: Generating DSP add_ln703_3096_reg_38703358_reg, operation Mode is: PCIN+A''*(B:0xbe).
DSP Report: register data_146_V_read_1_reg_38696548_reg is absorbed into DSP add_ln703_3096_reg_38703358_reg.
DSP Report: register data_146_V_read_1_reg_38696548_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3096_reg_38703358_reg.
DSP Report: register add_ln703_3096_reg_38703358_reg is absorbed into DSP add_ln703_3096_reg_38703358_reg.
DSP Report: operator add_ln703_3096_fu_38682893_p2 is absorbed into DSP add_ln703_3096_reg_38703358_reg.
DSP Report: operator mul_ln1118_2215_fu_7234_p2 is absorbed into DSP add_ln703_3096_reg_38703358_reg.
DSP Report: Generating DSP mul_ln1118_1345_fu_5666_p2, operation Mode is: A''*(B:0x49).
DSP Report: register data_88_V_read_1_reg_38697392_reg is absorbed into DSP mul_ln1118_1345_fu_5666_p2.
DSP Report: register data_88_V_read_1_reg_38697392_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1345_fu_5666_p2.
DSP Report: operator mul_ln1118_1345_fu_5666_p2 is absorbed into DSP mul_ln1118_1345_fu_5666_p2.
DSP Report: Generating DSP add_ln703_1234_fu_38671410_p2, operation Mode is: PCIN+A''*(B:0x95).
DSP Report: register data_93_V_read_1_reg_38697319_reg is absorbed into DSP add_ln703_1234_fu_38671410_p2.
DSP Report: register data_93_V_read_1_reg_38697319_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1234_fu_38671410_p2.
DSP Report: operator add_ln703_1234_fu_38671410_p2 is absorbed into DSP add_ln703_1234_fu_38671410_p2.
DSP Report: operator mul_ln1118_1408_fu_6571_p2 is absorbed into DSP add_ln703_1234_fu_38671410_p2.
DSP Report: Generating DSP add_ln703_1235_reg_38701378_reg, operation Mode is: C+A''*(B:0xa3).
DSP Report: register data_80_V_read_1_reg_38697493_reg is absorbed into DSP add_ln703_1235_reg_38701378_reg.
DSP Report: register data_80_V_read_1_reg_38697493_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1235_reg_38701378_reg.
DSP Report: register add_ln703_1235_reg_38701378_reg is absorbed into DSP add_ln703_1235_reg_38701378_reg.
DSP Report: operator add_ln703_1235_fu_38671420_p2 is absorbed into DSP add_ln703_1235_reg_38701378_reg.
DSP Report: operator mul_ln1118_1211_fu_6050_p2 is absorbed into DSP add_ln703_1235_reg_38701378_reg.
DSP Report: Generating DSP mul_ln1118_1185_fu_4432_p2, operation Mode is: A''*(B:0xbd).
DSP Report: register data_78_V_read_1_reg_38697524_reg is absorbed into DSP mul_ln1118_1185_fu_4432_p2.
DSP Report: register data_78_V_read_1_reg_38697524_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1185_fu_4432_p2.
DSP Report: operator mul_ln1118_1185_fu_4432_p2 is absorbed into DSP mul_ln1118_1185_fu_4432_p2.
DSP Report: Generating DSP add_ln703_1233_reg_38701373_reg, operation Mode is: PCIN+A''*(B:0x89).
DSP Report: register data_77_V_read_1_reg_38697539_reg is absorbed into DSP add_ln703_1233_reg_38701373_reg.
DSP Report: register zext_ln1118_1085_reg_38699621_reg is absorbed into DSP add_ln703_1233_reg_38701373_reg.
DSP Report: register add_ln703_1233_reg_38701373_reg is absorbed into DSP add_ln703_1233_reg_38701373_reg.
DSP Report: operator add_ln703_1233_fu_38671404_p2 is absorbed into DSP add_ln703_1233_reg_38701373_reg.
DSP Report: operator mul_ln1118_1173_fu_5184_p2 is absorbed into DSP add_ln703_1233_reg_38701373_reg.
DSP Report: Generating DSP mul_ln1118_1396_fu_4108_p2, operation Mode is: A''*(B:0x2a).
DSP Report: register data_92_V_read_1_reg_38697333_reg is absorbed into DSP mul_ln1118_1396_fu_4108_p2.
DSP Report: register data_92_V_read_1_reg_38697333_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1396_fu_4108_p2.
DSP Report: operator mul_ln1118_1396_fu_4108_p2 is absorbed into DSP mul_ln1118_1396_fu_4108_p2.
DSP Report: Generating DSP add_ln703_1239_reg_38701388_reg, operation Mode is: (PCIN+A'':B''+C')'.
DSP Report: register add_ln703_1239_reg_38701388_reg is absorbed into DSP add_ln703_1239_reg_38701388_reg.
DSP Report: register add_ln703_1239_reg_38701388_reg is absorbed into DSP add_ln703_1239_reg_38701388_reg.
DSP Report: register add_ln703_1239_reg_38701388_reg is absorbed into DSP add_ln703_1239_reg_38701388_reg.
DSP Report: register add_ln703_1239_reg_38701388_reg is absorbed into DSP add_ln703_1239_reg_38701388_reg.
DSP Report: register add_ln703_1239_reg_38701388_reg is absorbed into DSP add_ln703_1239_reg_38701388_reg.
DSP Report: register add_ln703_1239_reg_38701388_reg is absorbed into DSP add_ln703_1239_reg_38701388_reg.
DSP Report: operator add_ln703_1239_fu_38671442_p2 is absorbed into DSP add_ln703_1239_reg_38701388_reg.
DSP Report: Generating DSP mul_ln1118_1381_fu_6795_p2, operation Mode is: A''*(B:0x3ffd7).
DSP Report: register mul_ln1118_1381_fu_6795_p2 is absorbed into DSP mul_ln1118_1381_fu_6795_p2.
DSP Report: register mul_ln1118_1381_fu_6795_p2 is absorbed into DSP mul_ln1118_1381_fu_6795_p2.
DSP Report: operator mul_ln1118_1381_fu_6795_p2 is absorbed into DSP mul_ln1118_1381_fu_6795_p2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1145_fu_38670839_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1145_fu_38670839_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1145_fu_38670839_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1145_fu_38670839_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1145_fu_38670839_p2[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1145_fu_38670839_p2[-1111111106] )
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111105]' (FD) to 'data_80_V_read_1_reg_38697493_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111104]' (FD) to 'data_80_V_read_1_reg_38697493_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111103]' (FD) to 'data_80_V_read_1_reg_38697493_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111102]' (FD) to 'data_80_V_read_1_reg_38697493_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111101]' (FD) to 'data_80_V_read_1_reg_38697493_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111100]' (FD) to 'data_80_V_read_1_reg_38697493_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111099]' (FD) to 'data_80_V_read_1_reg_38697493_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111098]' (FD) to 'data_80_V_read_1_reg_38697493_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111097]' (FD) to 'data_80_V_read_1_reg_38697493_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111096]' (FD) to 'data_80_V_read_1_reg_38697493_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111095]' (FD) to 'data_80_V_read_1_reg_38697493_reg[10]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111094]' (FD) to 'data_80_V_read_1_reg_38697493_reg[11]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111111]__1' (FD) to 'data_80_V_read_1_reg_38697493_reg[12]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111110]__1' (FD) to 'data_80_V_read_1_reg_38697493_reg[13]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111109]__1' (FD) to 'data_80_V_read_1_reg_38697493_reg[14]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111108]__1' (FD) to 'data_80_V_read_1_reg_38697493_reg[15]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_562_reg_38699243_reg[7]' (FD) to 'data_42_V_read_1_reg_38698058_pp0_iter1_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3592_fu_38685906_p2[-1111111111] )
INFO: [Synth 8-3886] merging instance 'zext_ln1118_816_reg_38699421_reg[18]' (FD) to 'zext_ln1118_804_reg_38699405_reg[12]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_816_reg_38699421_reg[19]' (FD) to 'zext_ln1118_804_reg_38699405_reg[13]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_816_reg_38699421_reg[20]' (FD) to 'zext_ln1118_804_reg_38699405_reg[14]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_816_reg_38699421_reg[21]' (FD) to 'zext_ln1118_804_reg_38699405_reg[15]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_816_reg_38699421_reg[6]' (FD) to 'zext_ln1118_804_reg_38699405_reg[0]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_816_reg_38699421_reg[7]' (FD) to 'zext_ln1118_804_reg_38699405_reg[1]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_816_reg_38699421_reg[8]' (FD) to 'zext_ln1118_804_reg_38699405_reg[2]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_816_reg_38699421_reg[9]' (FD) to 'zext_ln1118_804_reg_38699405_reg[3]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_816_reg_38699421_reg[10]' (FD) to 'zext_ln1118_804_reg_38699405_reg[4]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_816_reg_38699421_reg[11]' (FD) to 'zext_ln1118_804_reg_38699405_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_816_reg_38699421_reg[12]' (FD) to 'zext_ln1118_804_reg_38699405_reg[6]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_816_reg_38699421_reg[13]' (FD) to 'zext_ln1118_804_reg_38699405_reg[7]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_816_reg_38699421_reg[14]' (FD) to 'zext_ln1118_804_reg_38699405_reg[8]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_816_reg_38699421_reg[15]' (FD) to 'zext_ln1118_804_reg_38699405_reg[9]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_816_reg_38699421_reg[16]' (FD) to 'zext_ln1118_804_reg_38699405_reg[10]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_816_reg_38699421_reg[17]' (FD) to 'zext_ln1118_804_reg_38699405_reg[11]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111105]__0' (FD) to 'data_80_V_read_1_reg_38697493_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111104]__0' (FD) to 'data_80_V_read_1_reg_38697493_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111103]__0' (FD) to 'data_80_V_read_1_reg_38697493_pp0_iter1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111102]__0' (FD) to 'data_80_V_read_1_reg_38697493_pp0_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111101]__0' (FD) to 'data_80_V_read_1_reg_38697493_pp0_iter1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111100]__0' (FD) to 'data_80_V_read_1_reg_38697493_pp0_iter1_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111099]__0' (FD) to 'data_80_V_read_1_reg_38697493_pp0_iter1_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111098]__0' (FD) to 'data_80_V_read_1_reg_38697493_pp0_iter1_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111097]__0' (FD) to 'data_80_V_read_1_reg_38697493_pp0_iter1_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111096]__0' (FD) to 'data_80_V_read_1_reg_38697493_pp0_iter1_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111095]__0' (FD) to 'data_80_V_read_1_reg_38697493_pp0_iter1_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111094]__0' (FD) to 'data_80_V_read_1_reg_38697493_pp0_iter1_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111111]__2' (FD) to 'data_80_V_read_1_reg_38697493_pp0_iter1_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111110]__2' (FD) to 'data_80_V_read_1_reg_38697493_pp0_iter1_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111109]__2' (FD) to 'data_80_V_read_1_reg_38697493_pp0_iter1_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1145_fu_38670839_p2[-1111111108]__2' (FD) to 'data_80_V_read_1_reg_38697493_pp0_iter1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_562_reg_38699243_reg[0]' (FD) to 'data_42_V_read_1_reg_38698058_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_562_reg_38699243_reg[1]' (FD) to 'data_42_V_read_1_reg_38698058_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_562_reg_38699243_reg[2]' (FD) to 'data_42_V_read_1_reg_38698058_pp0_iter1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_562_reg_38699243_reg[3]' (FD) to 'data_42_V_read_1_reg_38698058_pp0_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_562_reg_38699243_reg[4]' (FD) to 'data_42_V_read_1_reg_38698058_pp0_iter1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_562_reg_38699243_reg[5]' (FD) to 'data_42_V_read_1_reg_38698058_pp0_iter1_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_562_reg_38699243_reg[6]' (FD) to 'data_42_V_read_1_reg_38698058_pp0_iter1_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_562_reg_38699243_reg[8]' (FD) to 'data_42_V_read_1_reg_38698058_pp0_iter1_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_562_reg_38699243_reg[9]' (FD) to 'data_42_V_read_1_reg_38698058_pp0_iter1_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_562_reg_38699243_reg[10]' (FD) to 'data_42_V_read_1_reg_38698058_pp0_iter1_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_562_reg_38699243_reg[11]' (FD) to 'data_42_V_read_1_reg_38698058_pp0_iter1_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_562_reg_38699243_reg[12]' (FD) to 'data_42_V_read_1_reg_38698058_pp0_iter1_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_562_reg_38699243_reg[13]' (FD) to 'data_42_V_read_1_reg_38698058_pp0_iter1_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_562_reg_38699243_reg[14]' (FD) to 'data_42_V_read_1_reg_38698058_pp0_iter1_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'data_68_V_read_1_reg_38697672_reg[0]' (FD) to 'add_ln703_1565_fu_38673266_p2[-1111111103]'
INFO: [Synth 8-3886] merging instance 'data_68_V_read_1_reg_38697672_reg[1]' (FD) to 'add_ln703_1565_fu_38673266_p2[-1111111102]'
INFO: [Synth 8-3886] merging instance 'data_68_V_read_1_reg_38697672_reg[2]' (FD) to 'add_ln703_1565_fu_38673266_p2[-1111111101]'
INFO: [Synth 8-3886] merging instance 'data_68_V_read_1_reg_38697672_reg[3]' (FD) to 'add_ln703_1565_fu_38673266_p2[-1111111100]'
INFO: [Synth 8-3886] merging instance 'data_68_V_read_1_reg_38697672_reg[4]' (FD) to 'add_ln703_1565_fu_38673266_p2[-1111111099]'
INFO: [Synth 8-3886] merging instance 'data_68_V_read_1_reg_38697672_reg[5]' (FD) to 'add_ln703_1565_fu_38673266_p2[-1111111098]'
INFO: [Synth 8-3886] merging instance 'data_68_V_read_1_reg_38697672_reg[6]' (FD) to 'add_ln703_1565_fu_38673266_p2[-1111111097]'
INFO: [Synth 8-3886] merging instance 'data_68_V_read_1_reg_38697672_reg[7]' (FD) to 'add_ln703_1565_fu_38673266_p2[-1111111096]'
INFO: [Synth 8-3886] merging instance 'data_68_V_read_1_reg_38697672_reg[8]' (FD) to 'add_ln703_1565_fu_38673266_p2[-1111111095]'
INFO: [Synth 8-3886] merging instance 'data_68_V_read_1_reg_38697672_reg[9]' (FD) to 'add_ln703_1565_fu_38673266_p2[-1111111094]'
INFO: [Synth 8-3886] merging instance 'data_68_V_read_1_reg_38697672_reg[10]' (FD) to 'add_ln703_1565_fu_38673266_p2[-1111111111]__1'
INFO: [Synth 8-3886] merging instance 'data_68_V_read_1_reg_38697672_reg[11]' (FD) to 'add_ln703_1565_fu_38673266_p2[-1111111110]__1'
INFO: [Synth 8-3886] merging instance 'data_68_V_read_1_reg_38697672_reg[12]' (FD) to 'add_ln703_1565_fu_38673266_p2[-1111111109]__1'
INFO: [Synth 8-3886] merging instance 'data_68_V_read_1_reg_38697672_reg[13]' (FD) to 'add_ln703_1565_fu_38673266_p2[-1111111108]__1'
INFO: [Synth 8-3886] merging instance 'data_68_V_read_1_reg_38697672_reg[14]' (FD) to 'add_ln703_1565_fu_38673266_p2[-1111111107]__1'
INFO: [Synth 8-3886] merging instance 'data_68_V_read_1_reg_38697672_reg[15]' (FD) to 'add_ln703_1565_fu_38673266_p2[-1111111106]__1'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1565_fu_38673266_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1565_fu_38673266_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1565_fu_38673266_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1565_fu_38673266_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1565_fu_38673266_p2[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1565_fu_38673266_p2[-1111111106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1565_fu_38673266_p2[-1111111105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1565_fu_38673266_p2[-1111111104] )
INFO: [Synth 8-3886] merging instance 'data_164_V_read_1_reg_38696274_reg[0]' (FD) to 'add_ln703_3592_fu_38685906_p2[-1111111105]'
INFO: [Synth 8-3886] merging instance 'data_164_V_read_1_reg_38696274_reg[1]' (FD) to 'add_ln703_3592_fu_38685906_p2[-1111111104]'
INFO: [Synth 8-3886] merging instance 'data_164_V_read_1_reg_38696274_reg[2]' (FD) to 'add_ln703_3592_fu_38685906_p2[-1111111103]'
INFO: [Synth 8-3886] merging instance 'data_164_V_read_1_reg_38696274_reg[3]' (FD) to 'add_ln703_3592_fu_38685906_p2[-1111111102]'
INFO: [Synth 8-3886] merging instance 'data_164_V_read_1_reg_38696274_reg[4]' (FD) to 'add_ln703_3592_fu_38685906_p2[-1111111101]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3592_fu_38685906_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3592_fu_38685906_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3592_fu_38685906_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3592_fu_38685906_p2[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3592_fu_38685906_p2[-1111111106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1145_fu_38670839_p2[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1145_fu_38670839_p2[-1111111110]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1145_fu_38670839_p2[-1111111109]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1145_fu_38670839_p2[-1111111108]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1145_fu_38670839_p2[-1111111107]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1145_fu_38670839_p2[-1111111106]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3592_fu_38685906_p2[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1565_fu_38673266_p2[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1565_fu_38673266_p2[-1111111110]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1565_fu_38673266_p2[-1111111109]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1565_fu_38673266_p2[-1111111108]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1565_fu_38673266_p2[-1111111107]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1565_fu_38673266_p2[-1111111106]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1565_fu_38673266_p2[-1111111105]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1565_fu_38673266_p2[-1111111104]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3592_fu_38685906_p2[-1111111110]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3592_fu_38685906_p2[-1111111109]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3592_fu_38685906_p2[-1111111108]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3592_fu_38685906_p2[-1111111107]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3592_fu_38685906_p2[-1111111106]__0 )
DSP Report: Generating DSP add_ln703_2670_fu_38680216_p2, operation Mode is: C+A''*(B:0xd7).
DSP Report: register data_130_V_read_1_reg_38696769_reg is absorbed into DSP add_ln703_2670_fu_38680216_p2.
DSP Report: register data_130_V_read_1_reg_38696769_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2670_fu_38680216_p2.
DSP Report: operator add_ln703_2670_fu_38680216_p2 is absorbed into DSP add_ln703_2670_fu_38680216_p2.
DSP Report: operator mul_ln1118_1957_fu_3693_p2 is absorbed into DSP add_ln703_2670_fu_38680216_p2.
DSP Report: Generating DSP mul_ln1118_1842_fu_5702_p2, operation Mode is: A''*(B:0xae).
DSP Report: register data_122_V_read_1_reg_38696886_reg is absorbed into DSP mul_ln1118_1842_fu_5702_p2.
DSP Report: register data_122_V_read_1_reg_38696886_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1842_fu_5702_p2.
DSP Report: operator mul_ln1118_1842_fu_5702_p2 is absorbed into DSP mul_ln1118_1842_fu_5702_p2.
DSP Report: Generating DSP add_ln703_2668_fu_38680196_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2668_fu_38680196_p2 is absorbed into DSP add_ln703_2668_fu_38680196_p2.
DSP Report: register add_ln703_2668_fu_38680196_p2 is absorbed into DSP add_ln703_2668_fu_38680196_p2.
DSP Report: register add_ln703_2668_fu_38680196_p2 is absorbed into DSP add_ln703_2668_fu_38680196_p2.
DSP Report: register add_ln703_2668_fu_38680196_p2 is absorbed into DSP add_ln703_2668_fu_38680196_p2.
DSP Report: register add_ln703_2668_fu_38680196_p2 is absorbed into DSP add_ln703_2668_fu_38680196_p2.
DSP Report: operator add_ln703_2668_fu_38680196_p2 is absorbed into DSP add_ln703_2668_fu_38680196_p2.
DSP Report: Generating DSP mul_ln1118_1751_fu_6623_p2, operation Mode is: A''*(B:0x8a).
DSP Report: register data_116_V_read_1_reg_38696977_reg is absorbed into DSP mul_ln1118_1751_fu_6623_p2.
DSP Report: register data_116_V_read_1_reg_38696977_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1751_fu_6623_p2.
DSP Report: operator mul_ln1118_1751_fu_6623_p2 is absorbed into DSP mul_ln1118_1751_fu_6623_p2.
DSP Report: Generating DSP add_ln703_2667_fu_38680190_p2, operation Mode is: PCIN+A''*(B:0xc6).
DSP Report: register data_108_V_read_1_reg_38697092_reg is absorbed into DSP add_ln703_2667_fu_38680190_p2.
DSP Report: register data_108_V_read_1_reg_38697092_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2667_fu_38680190_p2.
DSP Report: operator add_ln703_2667_fu_38680190_p2 is absorbed into DSP add_ln703_2667_fu_38680190_p2.
DSP Report: operator mul_ln1118_1627_fu_4254_p2 is absorbed into DSP add_ln703_2667_fu_38680190_p2.
DSP Report: Generating DSP add_ln703_2667_fu_38680190_p2, operation Mode is: PCIN+A''*(B:0xca).
DSP Report: register data_101_V_read_1_reg_38697198_reg is absorbed into DSP add_ln703_2667_fu_38680190_p2.
DSP Report: register data_101_V_read_1_reg_38697198_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2667_fu_38680190_p2.
DSP Report: operator add_ln703_2667_fu_38680190_p2 is absorbed into DSP add_ln703_2667_fu_38680190_p2.
DSP Report: operator mul_ln1118_1529_fu_7271_p2 is absorbed into DSP add_ln703_2667_fu_38680190_p2.
DSP Report: Generating DSP add_ln703_2667_reg_38702858_reg, operation Mode is: PCIN+A''*(B:0xba).
DSP Report: register data_115_V_read_1_reg_38696991_reg is absorbed into DSP add_ln703_2667_reg_38702858_reg.
DSP Report: register data_115_V_read_1_reg_38696991_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2667_reg_38702858_reg.
DSP Report: register add_ln703_2667_reg_38702858_reg is absorbed into DSP add_ln703_2667_reg_38702858_reg.
DSP Report: operator add_ln703_2667_fu_38680190_p2 is absorbed into DSP add_ln703_2667_reg_38702858_reg.
DSP Report: operator mul_ln1118_1735_fu_7322_p2 is absorbed into DSP add_ln703_2667_reg_38702858_reg.
DSP Report: Generating DSP mul_ln1118_1075_fu_5311_p2, operation Mode is: A''*(B:0x3fec5).
DSP Report: register mul_ln1118_1075_fu_5311_p2 is absorbed into DSP mul_ln1118_1075_fu_5311_p2.
DSP Report: register mul_ln1118_1075_fu_5311_p2 is absorbed into DSP mul_ln1118_1075_fu_5311_p2.
DSP Report: operator mul_ln1118_1075_fu_5311_p2 is absorbed into DSP mul_ln1118_1075_fu_5311_p2.
DSP Report: Generating DSP mul_ln1118_1011_fu_7123_p2, operation Mode is: A''*(B:0x10e).
DSP Report: register data_66_V_read_1_reg_38697697_reg is absorbed into DSP mul_ln1118_1011_fu_7123_p2.
DSP Report: register data_66_V_read_1_reg_38697697_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1011_fu_7123_p2.
DSP Report: operator mul_ln1118_1011_fu_7123_p2 is absorbed into DSP mul_ln1118_1011_fu_7123_p2.
DSP Report: Generating DSP add_ln703_1202_fu_38671220_p2, operation Mode is: PCIN+A''*(B:0x1f5).
DSP Report: register data_67_V_read_1_reg_38697684_reg is absorbed into DSP add_ln703_1202_fu_38671220_p2.
DSP Report: register data_67_V_read_1_reg_38697684_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1202_fu_38671220_p2.
DSP Report: operator add_ln703_1202_fu_38671220_p2 is absorbed into DSP add_ln703_1202_fu_38671220_p2.
DSP Report: operator mul_ln1118_1028_fu_4062_p2 is absorbed into DSP add_ln703_1202_fu_38671220_p2.
DSP Report: Generating DSP mul_ln1118_1278_fu_6127_p2, operation Mode is: A''*(B:0x3feea).
DSP Report: register mul_ln1118_1278_fu_6127_p2 is absorbed into DSP mul_ln1118_1278_fu_6127_p2.
DSP Report: register mul_ln1118_1278_fu_6127_p2 is absorbed into DSP mul_ln1118_1278_fu_6127_p2.
DSP Report: operator mul_ln1118_1278_fu_6127_p2 is absorbed into DSP mul_ln1118_1278_fu_6127_p2.
DSP Report: Generating DSP mul_ln1118_673_fu_5229_p2, operation Mode is: A''*(B:0x292).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP mul_ln1118_673_fu_5229_p2.
DSP Report: register data_42_V_read_1_reg_38698058_reg is absorbed into DSP mul_ln1118_673_fu_5229_p2.
DSP Report: operator mul_ln1118_673_fu_5229_p2 is absorbed into DSP mul_ln1118_673_fu_5229_p2.
DSP Report: Generating DSP add_ln703_836_fu_38641912_p2, operation Mode is: PCIN+A''*(B:0x29c).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP add_ln703_836_fu_38641912_p2.
DSP Report: register data_56_V_read_1_reg_38697847_reg is absorbed into DSP add_ln703_836_fu_38641912_p2.
DSP Report: operator add_ln703_836_fu_38641912_p2 is absorbed into DSP add_ln703_836_fu_38641912_p2.
DSP Report: operator mul_ln1118_873_fu_4440_p2 is absorbed into DSP add_ln703_836_fu_38641912_p2.
DSP Report: Generating DSP mul_ln1118_1362_fu_6032_p2, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_ln1118_1362_fu_6032_p2 is absorbed into DSP mul_ln1118_1362_fu_6032_p2.
DSP Report: register mul_ln1118_1362_fu_6032_p2 is absorbed into DSP mul_ln1118_1362_fu_6032_p2.
DSP Report: operator mul_ln1118_1362_fu_6032_p2 is absorbed into DSP mul_ln1118_1362_fu_6032_p2.
DSP Report: Generating DSP add_ln703_2022_fu_38676143_p2, operation Mode is: C'+A''*(B:0x27).
DSP Report: register data_163_V_read_1_reg_38696287_reg is absorbed into DSP add_ln703_2022_fu_38676143_p2.
DSP Report: register data_163_V_read_1_reg_38696287_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2022_fu_38676143_p2.
DSP Report: register sub_ln1118_190_reg_38699314_reg is absorbed into DSP add_ln703_2022_fu_38676143_p2.
DSP Report: operator add_ln703_2022_fu_38676143_p2 is absorbed into DSP add_ln703_2022_fu_38676143_p2.
DSP Report: operator mul_ln1118_2483_fu_6939_p2 is absorbed into DSP add_ln703_2022_fu_38676143_p2.
DSP Report: Generating DSP mul_ln1118_771_fu_4479_p2, operation Mode is: A''*(B:0x94).
DSP Report: register data_49_V_read_1_reg_38697957_reg is absorbed into DSP mul_ln1118_771_fu_4479_p2.
DSP Report: register zext_ln1118_661_reg_38699309_reg is absorbed into DSP mul_ln1118_771_fu_4479_p2.
DSP Report: operator mul_ln1118_771_fu_4479_p2 is absorbed into DSP mul_ln1118_771_fu_4479_p2.
DSP Report: Generating DSP add_ln703_2182_fu_38677222_p2, operation Mode is: PCIN+A''*(B:0xd6).
DSP Report: register data_33_V_read_1_reg_38698186_reg is absorbed into DSP add_ln703_2182_fu_38677222_p2.
DSP Report: register zext_ln1118_434_reg_38699163_reg is absorbed into DSP add_ln703_2182_fu_38677222_p2.
DSP Report: operator add_ln703_2182_fu_38677222_p2 is absorbed into DSP add_ln703_2182_fu_38677222_p2.
DSP Report: operator mul_ln1118_531_fu_5537_p2 is absorbed into DSP add_ln703_2182_fu_38677222_p2.
DSP Report: Generating DSP add_ln703_2182_fu_38677222_p2, operation Mode is: PCIN+A''*(B:0x94).
DSP Report: register data_32_V_read_1_reg_38698196_reg is absorbed into DSP add_ln703_2182_fu_38677222_p2.
DSP Report: register zext_ln1118_419_reg_38699158_reg is absorbed into DSP add_ln703_2182_fu_38677222_p2.
DSP Report: operator add_ln703_2182_fu_38677222_p2 is absorbed into DSP add_ln703_2182_fu_38677222_p2.
DSP Report: operator mul_ln1118_514_fu_5536_p2 is absorbed into DSP add_ln703_2182_fu_38677222_p2.
DSP Report: Generating DSP add_ln703_2182_fu_38677222_p2, operation Mode is: PCIN+A''*(B:0xfd).
DSP Report: register data_84_V_read_1_reg_38697442_reg is absorbed into DSP add_ln703_2182_fu_38677222_p2.
DSP Report: register data_84_V_read_1_reg_38697442_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2182_fu_38677222_p2.
DSP Report: operator add_ln703_2182_fu_38677222_p2 is absorbed into DSP add_ln703_2182_fu_38677222_p2.
DSP Report: operator mul_ln1118_1279_fu_6128_p2 is absorbed into DSP add_ln703_2182_fu_38677222_p2.
DSP Report: Generating DSP mul_ln1118_1122_fu_5932_p2, operation Mode is: A''*(B:0xc9).
DSP Report: register data_73_V_read_1_reg_38697601_reg is absorbed into DSP mul_ln1118_1122_fu_5932_p2.
DSP Report: register data_73_V_read_1_reg_38697601_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1122_fu_5932_p2.
DSP Report: operator mul_ln1118_1122_fu_5932_p2 is absorbed into DSP mul_ln1118_1122_fu_5932_p2.
DSP Report: Generating DSP mul_ln1118_880_fu_4797_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_880_fu_4797_p2 is absorbed into DSP mul_ln1118_880_fu_4797_p2.
DSP Report: register mul_ln1118_880_fu_4797_p2 is absorbed into DSP mul_ln1118_880_fu_4797_p2.
DSP Report: operator mul_ln1118_880_fu_4797_p2 is absorbed into DSP mul_ln1118_880_fu_4797_p2.
DSP Report: Generating DSP add_ln703_1032_fu_38670116_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1032_fu_38670116_p2 is absorbed into DSP add_ln703_1032_fu_38670116_p2.
DSP Report: Generating DSP add_ln703_1212_fu_38671288_p2, operation Mode is: C+A''*(B:0x55).
DSP Report: register data_72_V_read_1_reg_38697613_reg is absorbed into DSP add_ln703_1212_fu_38671288_p2.
DSP Report: register data_72_V_read_1_reg_38697613_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1212_fu_38671288_p2.
DSP Report: operator add_ln703_1212_fu_38671288_p2 is absorbed into DSP add_ln703_1212_fu_38671288_p2.
DSP Report: operator mul_ln1118_1106_fu_4055_p2 is absorbed into DSP add_ln703_1212_fu_38671288_p2.
DSP Report: Generating DSP mul_ln1118_966_fu_7379_p2, operation Mode is: A''*(B:0x6c).
DSP Report: register data_63_V_read_1_reg_38697741_reg is absorbed into DSP mul_ln1118_966_fu_7379_p2.
DSP Report: register data_63_V_read_1_reg_38697741_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_966_fu_7379_p2.
DSP Report: operator mul_ln1118_966_fu_7379_p2 is absorbed into DSP mul_ln1118_966_fu_7379_p2.
DSP Report: Generating DSP add_ln703_1211_fu_38671278_p2, operation Mode is: C+A''*(B:0x3ffab).
DSP Report: register add_ln703_1211_fu_38671278_p2 is absorbed into DSP add_ln703_1211_fu_38671278_p2.
DSP Report: register add_ln703_1211_fu_38671278_p2 is absorbed into DSP add_ln703_1211_fu_38671278_p2.
DSP Report: operator add_ln703_1211_fu_38671278_p2 is absorbed into DSP add_ln703_1211_fu_38671278_p2.
DSP Report: operator mul_ln1118_1161_fu_7239_p2 is absorbed into DSP add_ln703_1211_fu_38671278_p2.
DSP Report: Generating DSP mul_ln1118_1853_fu_4029_p2, operation Mode is: A''*(B:0x1d).
DSP Report: register data_122_V_read_1_reg_38696886_reg is absorbed into DSP mul_ln1118_1853_fu_4029_p2.
DSP Report: register data_122_V_read_1_reg_38696886_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1853_fu_4029_p2.
DSP Report: operator mul_ln1118_1853_fu_4029_p2 is absorbed into DSP mul_ln1118_1853_fu_4029_p2.
DSP Report: Generating DSP add_ln703_1635_fu_38673724_p2, operation Mode is: PCIN+A''*(B:0x1b).
DSP Report: register data_82_V_read_1_reg_38697465_reg is absorbed into DSP add_ln703_1635_fu_38673724_p2.
DSP Report: register data_82_V_read_1_reg_38697465_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1635_fu_38673724_p2.
DSP Report: operator add_ln703_1635_fu_38673724_p2 is absorbed into DSP add_ln703_1635_fu_38673724_p2.
DSP Report: operator mul_ln1118_1251_fu_5433_p2 is absorbed into DSP add_ln703_1635_fu_38673724_p2.
DSP Report: Generating DSP add_ln703_1635_reg_38701773_reg, operation Mode is: PCIN+A''*(B:0x15).
DSP Report: register data_101_V_read_1_reg_38697198_reg is absorbed into DSP add_ln703_1635_reg_38701773_reg.
DSP Report: register data_101_V_read_1_reg_38697198_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1635_reg_38701773_reg.
DSP Report: register add_ln703_1635_reg_38701773_reg is absorbed into DSP add_ln703_1635_reg_38701773_reg.
DSP Report: operator add_ln703_1635_fu_38673724_p2 is absorbed into DSP add_ln703_1635_reg_38701773_reg.
DSP Report: operator mul_ln1118_1540_fu_6864_p2 is absorbed into DSP add_ln703_1635_reg_38701773_reg.
DSP Report: Generating DSP mul_ln1118_1124_fu_4694_p2, operation Mode is: A''*(B:0x3ff68).
DSP Report: register mul_ln1118_1124_fu_4694_p2 is absorbed into DSP mul_ln1118_1124_fu_4694_p2.
DSP Report: register mul_ln1118_1124_fu_4694_p2 is absorbed into DSP mul_ln1118_1124_fu_4694_p2.
DSP Report: operator mul_ln1118_1124_fu_4694_p2 is absorbed into DSP mul_ln1118_1124_fu_4694_p2.
DSP Report: Generating DSP mul_ln1118_1332_fu_4860_p2, operation Mode is: A''*(B:0x3ff5f).
DSP Report: register mul_ln1118_1332_fu_4860_p2 is absorbed into DSP mul_ln1118_1332_fu_4860_p2.
DSP Report: register mul_ln1118_1332_fu_4860_p2 is absorbed into DSP mul_ln1118_1332_fu_4860_p2.
DSP Report: operator mul_ln1118_1332_fu_4860_p2 is absorbed into DSP mul_ln1118_1332_fu_4860_p2.
DSP Report: Generating DSP add_ln703_1176_fu_38671055_p2, operation Mode is: -C'+(A''*(B:0x35))'+1-1.
DSP Report: register data_69_V_read_int_reg_reg is absorbed into DSP add_ln703_1176_fu_38671055_p2.
DSP Report: register data_69_V_read_1_reg_38697657_reg is absorbed into DSP add_ln703_1176_fu_38671055_p2.
DSP Report: register add_ln703_1176_fu_38671055_p2 is absorbed into DSP add_ln703_1176_fu_38671055_p2.
DSP Report: register mul_ln1118_1066_reg_2324419_reg is absorbed into DSP add_ln703_1176_fu_38671055_p2.
DSP Report: operator add_ln703_1176_fu_38671055_p2 is absorbed into DSP add_ln703_1176_fu_38671055_p2.
DSP Report: operator mul_ln1118_1066_fu_5787_p2 is absorbed into DSP add_ln703_1176_fu_38671055_p2.
DSP Report: Generating DSP add_ln703_1177_fu_38671065_p2, operation Mode is: C+A''*(B:0x3d).
DSP Report: register data_66_V_read_1_reg_38697697_reg is absorbed into DSP add_ln703_1177_fu_38671065_p2.
DSP Report: register data_66_V_read_1_reg_38697697_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1177_fu_38671065_p2.
DSP Report: operator add_ln703_1177_fu_38671065_p2 is absorbed into DSP add_ln703_1177_fu_38671065_p2.
DSP Report: operator mul_ln1118_1018_fu_4578_p2 is absorbed into DSP add_ln703_1177_fu_38671065_p2.
DSP Report: Generating DSP mul_ln1118_846_fu_6761_p2, operation Mode is: A''*(B:0x77).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP mul_ln1118_846_fu_6761_p2.
DSP Report: register data_55_V_read_1_reg_38697863_reg is absorbed into DSP mul_ln1118_846_fu_6761_p2.
DSP Report: operator mul_ln1118_846_fu_6761_p2 is absorbed into DSP mul_ln1118_846_fu_6761_p2.
DSP Report: Generating DSP add_ln703_813_fu_38641812_p2, operation Mode is: PCIN+A''*(B:0x53).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP add_ln703_813_fu_38641812_p2.
DSP Report: register data_57_V_read_1_reg_38697832_reg is absorbed into DSP add_ln703_813_fu_38641812_p2.
DSP Report: operator add_ln703_813_fu_38641812_p2 is absorbed into DSP add_ln703_813_fu_38641812_p2.
DSP Report: operator mul_ln1118_875_fu_6041_p2 is absorbed into DSP add_ln703_813_fu_38641812_p2.
DSP Report: Generating DSP add_ln703_813_fu_38641812_p2, operation Mode is: PCIN+A''*(B:0x27).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP add_ln703_813_fu_38641812_p2.
DSP Report: register data_48_V_read_1_reg_38697974_reg is absorbed into DSP add_ln703_813_fu_38641812_p2.
DSP Report: operator add_ln703_813_fu_38641812_p2 is absorbed into DSP add_ln703_813_fu_38641812_p2.
DSP Report: operator mul_ln1118_746_fu_7184_p2 is absorbed into DSP add_ln703_813_fu_38641812_p2.
DSP Report: Generating DSP mul_ln1118_1744_fu_6615_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_1744_fu_6615_p2 is absorbed into DSP mul_ln1118_1744_fu_6615_p2.
DSP Report: register mul_ln1118_1744_fu_6615_p2 is absorbed into DSP mul_ln1118_1744_fu_6615_p2.
DSP Report: operator mul_ln1118_1744_fu_6615_p2 is absorbed into DSP mul_ln1118_1744_fu_6615_p2.
DSP Report: Generating DSP mul_ln1118_1537_fu_5272_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_1537_fu_5272_p2 is absorbed into DSP mul_ln1118_1537_fu_5272_p2.
DSP Report: register mul_ln1118_1537_fu_5272_p2 is absorbed into DSP mul_ln1118_1537_fu_5272_p2.
DSP Report: operator mul_ln1118_1537_fu_5272_p2 is absorbed into DSP mul_ln1118_1537_fu_5272_p2.
DSP Report: Generating DSP mul_ln1118_1069_fu_3752_p2, operation Mode is: A''*(B:0x4c).
DSP Report: register data_70_V_read_1_reg_38697643_reg is absorbed into DSP mul_ln1118_1069_fu_3752_p2.
DSP Report: register data_70_V_read_1_reg_38697643_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1069_fu_3752_p2.
DSP Report: operator mul_ln1118_1069_fu_3752_p2 is absorbed into DSP mul_ln1118_1069_fu_3752_p2.
DSP Report: Generating DSP add_ln703_1355_fu_38672010_p2, operation Mode is: C+A''*(B:0x3ffb4).
DSP Report: register add_ln703_1355_fu_38672010_p2 is absorbed into DSP add_ln703_1355_fu_38672010_p2.
DSP Report: register add_ln703_1355_fu_38672010_p2 is absorbed into DSP add_ln703_1355_fu_38672010_p2.
DSP Report: operator add_ln703_1355_fu_38672010_p2 is absorbed into DSP add_ln703_1355_fu_38672010_p2.
DSP Report: operator mul_ln1118_1734_fu_5382_p2 is absorbed into DSP add_ln703_1355_fu_38672010_p2.
DSP Report: Generating DSP mul_ln1118_1025_fu_6778_p2, operation Mode is: A''*(B:0xb8).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1025_fu_6778_p2.
DSP Report: register data_67_V_read_1_reg_38697684_reg is absorbed into DSP mul_ln1118_1025_fu_6778_p2.
DSP Report: operator mul_ln1118_1025_fu_6778_p2 is absorbed into DSP mul_ln1118_1025_fu_6778_p2.
DSP Report: Generating DSP add_ln703_1138_reg_38700678_reg, operation Mode is: C+A''*(B:0x3ff5c).
DSP Report: register add_ln703_1138_reg_38700678_reg is absorbed into DSP add_ln703_1138_reg_38700678_reg.
DSP Report: register add_ln703_1138_reg_38700678_reg is absorbed into DSP add_ln703_1138_reg_38700678_reg.
DSP Report: register add_ln703_1138_reg_38700678_reg is absorbed into DSP add_ln703_1138_reg_38700678_reg.
DSP Report: operator add_ln703_1138_fu_38642832_p2 is absorbed into DSP add_ln703_1138_reg_38700678_reg.
DSP Report: operator mul_ln1118_1072_fu_7393_p2 is absorbed into DSP add_ln703_1138_reg_38700678_reg.
DSP Report: Generating DSP add_ln703_1139_fu_38670797_p2, operation Mode is: C+A''*(B:0x150).
DSP Report: register data_78_V_read_1_reg_38697524_reg is absorbed into DSP add_ln703_1139_fu_38670797_p2.
DSP Report: register data_78_V_read_1_reg_38697524_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1139_fu_38670797_p2.
DSP Report: operator add_ln703_1139_fu_38670797_p2 is absorbed into DSP add_ln703_1139_fu_38670797_p2.
DSP Report: operator mul_ln1118_1183_fu_5907_p2 is absorbed into DSP add_ln703_1139_fu_38670797_p2.
DSP Report: Generating DSP mul_ln1118_1031_fu_7597_p2, operation Mode is: A''*(B:0x3ff37).
DSP Report: register mul_ln1118_1031_fu_7597_p2 is absorbed into DSP mul_ln1118_1031_fu_7597_p2.
DSP Report: register mul_ln1118_1031_fu_7597_p2 is absorbed into DSP mul_ln1118_1031_fu_7597_p2.
DSP Report: operator mul_ln1118_1031_fu_7597_p2 is absorbed into DSP mul_ln1118_1031_fu_7597_p2.
DSP Report: Generating DSP mul_ln1118_1062_fu_6545_p2, operation Mode is: A''*(B:0x3ff2e).
DSP Report: register mul_ln1118_1062_fu_6545_p2 is absorbed into DSP mul_ln1118_1062_fu_6545_p2.
DSP Report: register mul_ln1118_1062_fu_6545_p2 is absorbed into DSP mul_ln1118_1062_fu_6545_p2.
DSP Report: operator mul_ln1118_1062_fu_6545_p2 is absorbed into DSP mul_ln1118_1062_fu_6545_p2.
DSP Report: Generating DSP mul_ln1118_1768_fu_4106_p2, operation Mode is: A''*(B:0x47).
DSP Report: register data_117_V_read_1_reg_38696963_reg is absorbed into DSP mul_ln1118_1768_fu_4106_p2.
DSP Report: register data_117_V_read_1_reg_38696963_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1768_fu_4106_p2.
DSP Report: operator mul_ln1118_1768_fu_4106_p2 is absorbed into DSP mul_ln1118_1768_fu_4106_p2.
DSP Report: Generating DSP add_ln703_3612_reg_38700918_reg, operation Mode is: C+A''*(B:0x1a).
DSP Report: register data_112_V_read_int_reg_reg is absorbed into DSP add_ln703_3612_reg_38700918_reg.
DSP Report: register data_112_V_read_1_reg_38697035_reg is absorbed into DSP add_ln703_3612_reg_38700918_reg.
DSP Report: register add_ln703_3612_reg_38700918_reg is absorbed into DSP add_ln703_3612_reg_38700918_reg.
DSP Report: operator add_ln703_3612_fu_38643584_p2 is absorbed into DSP add_ln703_3612_reg_38700918_reg.
DSP Report: operator mul_ln1118_1698_fu_4390_p2 is absorbed into DSP add_ln703_3612_reg_38700918_reg.
DSP Report: Generating DSP mul_ln1118_1636_fu_6536_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_1636_fu_6536_p2 is absorbed into DSP mul_ln1118_1636_fu_6536_p2.
DSP Report: register mul_ln1118_1636_fu_6536_p2 is absorbed into DSP mul_ln1118_1636_fu_6536_p2.
DSP Report: operator mul_ln1118_1636_fu_6536_p2 is absorbed into DSP mul_ln1118_1636_fu_6536_p2.
DSP Report: Generating DSP mul_ln1118_2438_fu_4527_p2, operation Mode is: A''*(B:0x37).
DSP Report: register data_160_V_read_1_reg_38696333_reg is absorbed into DSP mul_ln1118_2438_fu_4527_p2.
DSP Report: register data_160_V_read_1_reg_38696333_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2438_fu_4527_p2.
DSP Report: operator mul_ln1118_2438_fu_4527_p2 is absorbed into DSP mul_ln1118_2438_fu_4527_p2.
DSP Report: Generating DSP add_ln703_3608_fu_38686028_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3608_fu_38686028_p2 is absorbed into DSP add_ln703_3608_fu_38686028_p2.
DSP Report: register add_ln703_3608_fu_38686028_p2 is absorbed into DSP add_ln703_3608_fu_38686028_p2.
DSP Report: register add_ln703_3608_fu_38686028_p2 is absorbed into DSP add_ln703_3608_fu_38686028_p2.
DSP Report: register add_ln703_3608_fu_38686028_p2 is absorbed into DSP add_ln703_3608_fu_38686028_p2.
DSP Report: register add_ln703_3608_fu_38686028_p2 is absorbed into DSP add_ln703_3608_fu_38686028_p2.
DSP Report: operator add_ln703_3608_fu_38686028_p2 is absorbed into DSP add_ln703_3608_fu_38686028_p2.
DSP Report: Generating DSP add_ln703_3609_fu_38686038_p2, operation Mode is: C+A''*(B:0x36).
DSP Report: register data_151_V_read_1_reg_38696474_reg is absorbed into DSP add_ln703_3609_fu_38686038_p2.
DSP Report: register data_151_V_read_1_reg_38696474_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3609_fu_38686038_p2.
DSP Report: operator add_ln703_3609_fu_38686038_p2 is absorbed into DSP add_ln703_3609_fu_38686038_p2.
DSP Report: operator mul_ln1118_2300_fu_5793_p2 is absorbed into DSP add_ln703_3609_fu_38686038_p2.
DSP Report: Generating DSP mul_ln1118_1284_fu_5413_p2, operation Mode is: A''*(B:0x23).
DSP Report: register data_84_V_read_1_reg_38697442_reg is absorbed into DSP mul_ln1118_1284_fu_5413_p2.
DSP Report: register data_84_V_read_1_reg_38697442_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1284_fu_5413_p2.
DSP Report: operator mul_ln1118_1284_fu_5413_p2 is absorbed into DSP mul_ln1118_1284_fu_5413_p2.
DSP Report: Generating DSP add_ln703_3607_fu_38686018_p2, operation Mode is: C+A''*(B:0x3ffcb).
DSP Report: register add_ln703_3607_fu_38686018_p2 is absorbed into DSP add_ln703_3607_fu_38686018_p2.
DSP Report: register add_ln703_3607_fu_38686018_p2 is absorbed into DSP add_ln703_3607_fu_38686018_p2.
DSP Report: operator add_ln703_3607_fu_38686018_p2 is absorbed into DSP add_ln703_3607_fu_38686018_p2.
DSP Report: operator mul_ln1118_2880_fu_4488_p2 is absorbed into DSP add_ln703_3607_fu_38686018_p2.
DSP Report: Generating DSP mul_ln1118_1121_fu_6139_p2, operation Mode is: A''*(B:0x3ff58).
DSP Report: register mul_ln1118_1121_fu_6139_p2 is absorbed into DSP mul_ln1118_1121_fu_6139_p2.
DSP Report: register mul_ln1118_1121_fu_6139_p2 is absorbed into DSP mul_ln1118_1121_fu_6139_p2.
DSP Report: operator mul_ln1118_1121_fu_6139_p2 is absorbed into DSP mul_ln1118_1121_fu_6139_p2.
DSP Report: Generating DSP mul_ln1118_1184_fu_4921_p2, operation Mode is: A''*(B:0x3ff45).
DSP Report: register mul_ln1118_1184_fu_4921_p2 is absorbed into DSP mul_ln1118_1184_fu_4921_p2.
DSP Report: register mul_ln1118_1184_fu_4921_p2 is absorbed into DSP mul_ln1118_1184_fu_4921_p2.
DSP Report: operator mul_ln1118_1184_fu_4921_p2 is absorbed into DSP mul_ln1118_1184_fu_4921_p2.
DSP Report: Generating DSP mul_ln1118_1104_fu_4052_p2, operation Mode is: A''*(B:0x3ff1d).
DSP Report: register mul_ln1118_1104_fu_4052_p2 is absorbed into DSP mul_ln1118_1104_fu_4052_p2.
DSP Report: register mul_ln1118_1104_fu_4052_p2 is absorbed into DSP mul_ln1118_1104_fu_4052_p2.
DSP Report: operator mul_ln1118_1104_fu_4052_p2 is absorbed into DSP mul_ln1118_1104_fu_4052_p2.
DSP Report: Generating DSP mul_ln1118_1481_fu_5384_p2, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_ln1118_1481_fu_5384_p2 is absorbed into DSP mul_ln1118_1481_fu_5384_p2.
DSP Report: register mul_ln1118_1481_fu_5384_p2 is absorbed into DSP mul_ln1118_1481_fu_5384_p2.
DSP Report: operator mul_ln1118_1481_fu_5384_p2 is absorbed into DSP mul_ln1118_1481_fu_5384_p2.
DSP Report: Generating DSP mul_ln1118_1032_fu_5543_p2, operation Mode is: A''*(B:0x3fe9b).
DSP Report: register mul_ln1118_1032_fu_5543_p2 is absorbed into DSP mul_ln1118_1032_fu_5543_p2.
DSP Report: register mul_ln1118_1032_fu_5543_p2 is absorbed into DSP mul_ln1118_1032_fu_5543_p2.
DSP Report: operator mul_ln1118_1032_fu_5543_p2 is absorbed into DSP mul_ln1118_1032_fu_5543_p2.
DSP Report: Generating DSP mul_ln1118_1113_fu_6132_p2, operation Mode is: A''*(B:0x3fef7).
DSP Report: register mul_ln1118_1113_fu_6132_p2 is absorbed into DSP mul_ln1118_1113_fu_6132_p2.
DSP Report: register mul_ln1118_1113_fu_6132_p2 is absorbed into DSP mul_ln1118_1113_fu_6132_p2.
DSP Report: operator mul_ln1118_1113_fu_6132_p2 is absorbed into DSP mul_ln1118_1113_fu_6132_p2.
DSP Report: Generating DSP mul_ln1118_2995_fu_4071_p2, operation Mode is: A''*(B:0x6f).
DSP Report: register data_195_V_read_1_reg_38695830_reg is absorbed into DSP mul_ln1118_2995_fu_4071_p2.
DSP Report: register data_195_V_read_1_reg_38695830_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2995_fu_4071_p2.
DSP Report: operator mul_ln1118_2995_fu_4071_p2 is absorbed into DSP mul_ln1118_2995_fu_4071_p2.
DSP Report: Generating DSP add_ln703_2810_fu_38681100_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_2810_fu_38681100_p2 is absorbed into DSP add_ln703_2810_fu_38681100_p2.
DSP Report: Generating DSP mul_ln1118_2089_fu_7192_p2, operation Mode is: A''*(B:0xad).
DSP Report: register data_139_V_read_1_reg_38696643_reg is absorbed into DSP mul_ln1118_2089_fu_7192_p2.
DSP Report: register data_139_V_read_1_reg_38696643_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2089_fu_7192_p2.
DSP Report: operator mul_ln1118_2089_fu_7192_p2 is absorbed into DSP mul_ln1118_2089_fu_7192_p2.
DSP Report: Generating DSP add_ln703_1825_fu_38674943_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1825_fu_38674943_p2 is absorbed into DSP add_ln703_1825_fu_38674943_p2.
DSP Report: register add_ln703_1825_fu_38674943_p2 is absorbed into DSP add_ln703_1825_fu_38674943_p2.
DSP Report: register add_ln703_1825_fu_38674943_p2 is absorbed into DSP add_ln703_1825_fu_38674943_p2.
DSP Report: register add_ln703_1825_fu_38674943_p2 is absorbed into DSP add_ln703_1825_fu_38674943_p2.
DSP Report: register add_ln703_1825_fu_38674943_p2 is absorbed into DSP add_ln703_1825_fu_38674943_p2.
DSP Report: operator add_ln703_1825_fu_38674943_p2 is absorbed into DSP add_ln703_1825_fu_38674943_p2.
DSP Report: Generating DSP mul_ln1118_1190_fu_6407_p2, operation Mode is: A''*(B:0x3ff39).
DSP Report: register mul_ln1118_1190_fu_6407_p2 is absorbed into DSP mul_ln1118_1190_fu_6407_p2.
DSP Report: register mul_ln1118_1190_fu_6407_p2 is absorbed into DSP mul_ln1118_1190_fu_6407_p2.
DSP Report: operator mul_ln1118_1190_fu_6407_p2 is absorbed into DSP mul_ln1118_1190_fu_6407_p2.
DSP Report: Generating DSP mul_ln1118_1336_fu_4170_p2, operation Mode is: A''*(B:0x3ff5d).
DSP Report: register mul_ln1118_1336_fu_4170_p2 is absorbed into DSP mul_ln1118_1336_fu_4170_p2.
DSP Report: register mul_ln1118_1336_fu_4170_p2 is absorbed into DSP mul_ln1118_1336_fu_4170_p2.
DSP Report: operator mul_ln1118_1336_fu_4170_p2 is absorbed into DSP mul_ln1118_1336_fu_4170_p2.
DSP Report: Generating DSP add_ln703_3883_reg_38704243_reg, operation Mode is: C+A''*(B:0x5f).
DSP Report: register data_140_V_read_1_reg_38696628_reg is absorbed into DSP add_ln703_3883_reg_38704243_reg.
DSP Report: register data_140_V_read_1_reg_38696628_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3883_reg_38704243_reg.
DSP Report: register add_ln703_3883_reg_38704243_reg is absorbed into DSP add_ln703_3883_reg_38704243_reg.
DSP Report: operator add_ln703_3883_fu_38687848_p2 is absorbed into DSP add_ln703_3883_reg_38704243_reg.
DSP Report: operator mul_ln1118_2122_fu_5765_p2 is absorbed into DSP add_ln703_3883_reg_38704243_reg.
DSP Report: Generating DSP mul_ln1118_1157_fu_6790_p2, operation Mode is: A''*(B:0x25).
DSP Report: register data_76_V_read_1_reg_38697555_reg is absorbed into DSP mul_ln1118_1157_fu_6790_p2.
DSP Report: register data_76_V_read_1_reg_38697555_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1157_fu_6790_p2.
DSP Report: operator mul_ln1118_1157_fu_6790_p2 is absorbed into DSP mul_ln1118_1157_fu_6790_p2.
DSP Report: Generating DSP add_ln703_1053_fu_38670233_p2, operation Mode is: PCIN+A''*(B:0x59).
DSP Report: register data_73_V_read_1_reg_38697601_reg is absorbed into DSP add_ln703_1053_fu_38670233_p2.
DSP Report: register data_73_V_read_1_reg_38697601_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1053_fu_38670233_p2.
DSP Report: operator add_ln703_1053_fu_38670233_p2 is absorbed into DSP add_ln703_1053_fu_38670233_p2.
DSP Report: operator mul_ln1118_1117_fu_6638_p2 is absorbed into DSP add_ln703_1053_fu_38670233_p2.
DSP Report: Generating DSP mul_ln1118_918_fu_4486_p2, operation Mode is: A''*(B:0x69).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP mul_ln1118_918_fu_4486_p2.
DSP Report: register data_60_V_read_1_reg_38697785_reg is absorbed into DSP mul_ln1118_918_fu_4486_p2.
DSP Report: operator mul_ln1118_918_fu_4486_p2 is absorbed into DSP mul_ln1118_918_fu_4486_p2.
DSP Report: Generating DSP add_ln703_768_fu_38641556_p2, operation Mode is: PCIN+A''*(B:0xcb).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP add_ln703_768_fu_38641556_p2.
DSP Report: register data_51_V_read_1_reg_38697928_reg is absorbed into DSP add_ln703_768_fu_38641556_p2.
DSP Report: operator add_ln703_768_fu_38641556_p2 is absorbed into DSP add_ln703_768_fu_38641556_p2.
DSP Report: operator mul_ln1118_790_fu_5323_p2 is absorbed into DSP add_ln703_768_fu_38641556_p2.
DSP Report: Generating DSP add_ln703_768_fu_38641556_p2, operation Mode is: PCIN+A''*(B:0xb1).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP add_ln703_768_fu_38641556_p2.
DSP Report: register data_50_V_read_1_reg_38697943_reg is absorbed into DSP add_ln703_768_fu_38641556_p2.
DSP Report: operator add_ln703_768_fu_38641556_p2 is absorbed into DSP add_ln703_768_fu_38641556_p2.
DSP Report: operator mul_ln1118_776_fu_4836_p2 is absorbed into DSP add_ln703_768_fu_38641556_p2.
DSP Report: Generating DSP add_ln703_768_reg_38700363_reg, operation Mode is: PCIN+A''*(B:0xe6).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP add_ln703_768_reg_38700363_reg.
DSP Report: register data_52_V_read_1_reg_38697911_reg is absorbed into DSP add_ln703_768_reg_38700363_reg.
DSP Report: register add_ln703_768_reg_38700363_reg is absorbed into DSP add_ln703_768_reg_38700363_reg.
DSP Report: operator add_ln703_768_fu_38641556_p2 is absorbed into DSP add_ln703_768_reg_38700363_reg.
DSP Report: operator mul_ln1118_806_fu_4903_p2 is absorbed into DSP add_ln703_768_reg_38700363_reg.
DSP Report: Generating DSP mul_ln1118_765_fu_3701_p2, operation Mode is: A''*(B:0x93).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP mul_ln1118_765_fu_3701_p2.
DSP Report: register data_49_V_read_1_reg_38697957_reg is absorbed into DSP mul_ln1118_765_fu_3701_p2.
DSP Report: operator mul_ln1118_765_fu_3701_p2 is absorbed into DSP mul_ln1118_765_fu_3701_p2.
DSP Report: Generating DSP add_ln703_765_fu_38641530_p2, operation Mode is: PCIN+A''*(B:0xb1).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP add_ln703_765_fu_38641530_p2.
DSP Report: register data_47_V_read_1_reg_38697984_reg is absorbed into DSP add_ln703_765_fu_38641530_p2.
DSP Report: operator add_ln703_765_fu_38641530_p2 is absorbed into DSP add_ln703_765_fu_38641530_p2.
DSP Report: operator mul_ln1118_735_fu_6089_p2 is absorbed into DSP add_ln703_765_fu_38641530_p2.
DSP Report: Generating DSP add_ln703_765_reg_38700358_reg, operation Mode is: PCIN+A''*(B:0xda).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP add_ln703_765_reg_38700358_reg.
DSP Report: register data_48_V_read_1_reg_38697974_reg is absorbed into DSP add_ln703_765_reg_38700358_reg.
DSP Report: register add_ln703_765_reg_38700358_reg is absorbed into DSP add_ln703_765_reg_38700358_reg.
DSP Report: operator add_ln703_765_fu_38641530_p2 is absorbed into DSP add_ln703_765_reg_38700358_reg.
DSP Report: operator mul_ln1118_747_fu_4451_p2 is absorbed into DSP add_ln703_765_reg_38700358_reg.
DSP Report: Generating DSP add_ln703_762_reg_38700353_reg, operation Mode is: C+A''*(B:0xc6).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_762_reg_38700353_reg.
DSP Report: register data_37_V_read_1_reg_38698131_reg is absorbed into DSP add_ln703_762_reg_38700353_reg.
DSP Report: register add_ln703_762_reg_38700353_reg is absorbed into DSP add_ln703_762_reg_38700353_reg.
DSP Report: operator add_ln703_762_fu_38641514_p2 is absorbed into DSP add_ln703_762_reg_38700353_reg.
DSP Report: operator mul_ln1118_591_fu_5139_p2 is absorbed into DSP add_ln703_762_reg_38700353_reg.
DSP Report: Generating DSP mul_ln1118_903_fu_5930_p2, operation Mode is: A''*(B:0x143).
DSP Report: register data_59_V_read_1_reg_38697798_reg is absorbed into DSP mul_ln1118_903_fu_5930_p2.
DSP Report: register zext_ln1118_821_reg_38699431_reg is absorbed into DSP mul_ln1118_903_fu_5930_p2.
DSP Report: operator mul_ln1118_903_fu_5930_p2 is absorbed into DSP mul_ln1118_903_fu_5930_p2.
DSP Report: Generating DSP mul_ln1118_847_fu_7039_p2, operation Mode is: A''*(B:0x3ff23).
DSP Report: register mul_ln1118_847_fu_7039_p2 is absorbed into DSP mul_ln1118_847_fu_7039_p2.
DSP Report: register mul_ln1118_847_fu_7039_p2 is absorbed into DSP mul_ln1118_847_fu_7039_p2.
DSP Report: operator mul_ln1118_847_fu_7039_p2 is absorbed into DSP mul_ln1118_847_fu_7039_p2.
DSP Report: Generating DSP add_ln703_759_fu_38669122_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_759_fu_38669122_p2 is absorbed into DSP add_ln703_759_fu_38669122_p2.
DSP Report: Generating DSP mul_ln1118_951_fu_3798_p2, operation Mode is: A''*(B:0x45).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP mul_ln1118_951_fu_3798_p2.
DSP Report: register data_62_V_read_1_reg_38697756_reg is absorbed into DSP mul_ln1118_951_fu_3798_p2.
DSP Report: operator mul_ln1118_951_fu_3798_p2 is absorbed into DSP mul_ln1118_951_fu_3798_p2.
DSP Report: Generating DSP add_ln703_2231_fu_38643486_p2, operation Mode is: PCIN+A''*(B:0x7d).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP add_ln703_2231_fu_38643486_p2.
DSP Report: register data_46_V_read_1_reg_38698000_reg is absorbed into DSP add_ln703_2231_fu_38643486_p2.
DSP Report: operator add_ln703_2231_fu_38643486_p2 is absorbed into DSP add_ln703_2231_fu_38643486_p2.
DSP Report: operator mul_ln1118_727_fu_6566_p2 is absorbed into DSP add_ln703_2231_fu_38643486_p2.
DSP Report: Generating DSP add_ln703_2231_reg_38700883_reg, operation Mode is: PCIN+A''*(B:0x47).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP add_ln703_2231_reg_38700883_reg.
DSP Report: register data_61_V_read_1_reg_38697769_reg is absorbed into DSP add_ln703_2231_reg_38700883_reg.
DSP Report: register add_ln703_2231_reg_38700883_reg is absorbed into DSP add_ln703_2231_reg_38700883_reg.
DSP Report: operator add_ln703_2231_fu_38643486_p2 is absorbed into DSP add_ln703_2231_reg_38700883_reg.
DSP Report: operator mul_ln1118_938_fu_4362_p2 is absorbed into DSP add_ln703_2231_reg_38700883_reg.
DSP Report: Generating DSP mul_ln1118_1182_fu_4919_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_1182_fu_4919_p2 is absorbed into DSP mul_ln1118_1182_fu_4919_p2.
DSP Report: register mul_ln1118_1182_fu_4919_p2 is absorbed into DSP mul_ln1118_1182_fu_4919_p2.
DSP Report: operator mul_ln1118_1182_fu_4919_p2 is absorbed into DSP mul_ln1118_1182_fu_4919_p2.
DSP Report: Generating DSP mul_ln1118_965_fu_5565_p2, operation Mode is: A''*(B:0xd4).
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP mul_ln1118_965_fu_5565_p2.
DSP Report: register data_63_V_read_1_reg_38697741_reg is absorbed into DSP mul_ln1118_965_fu_5565_p2.
DSP Report: operator mul_ln1118_965_fu_5565_p2 is absorbed into DSP mul_ln1118_965_fu_5565_p2.
DSP Report: Generating DSP add_ln703_1026_fu_38642782_p2, operation Mode is: PCIN+A''*(B:0xfd).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP add_ln703_1026_fu_38642782_p2.
DSP Report: register data_53_V_read_1_reg_38697894_reg is absorbed into DSP add_ln703_1026_fu_38642782_p2.
DSP Report: operator add_ln703_1026_fu_38642782_p2 is absorbed into DSP add_ln703_1026_fu_38642782_p2.
DSP Report: operator mul_ln1118_824_fu_4320_p2 is absorbed into DSP add_ln703_1026_fu_38642782_p2.
DSP Report: Generating DSP add_ln703_1026_reg_38700653_reg, operation Mode is: PCIN+A''*(B:0xac).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP add_ln703_1026_reg_38700653_reg.
DSP Report: register data_60_V_read_1_reg_38697785_reg is absorbed into DSP add_ln703_1026_reg_38700653_reg.
DSP Report: register add_ln703_1026_reg_38700653_reg is absorbed into DSP add_ln703_1026_reg_38700653_reg.
DSP Report: operator add_ln703_1026_fu_38642782_p2 is absorbed into DSP add_ln703_1026_reg_38700653_reg.
DSP Report: operator mul_ln1118_922_fu_4172_p2 is absorbed into DSP add_ln703_1026_reg_38700653_reg.
DSP Report: Generating DSP mul_ln1118_751_fu_6528_p2, operation Mode is: A''*(B:0xf1).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP mul_ln1118_751_fu_6528_p2.
DSP Report: register data_48_V_read_1_reg_38697974_reg is absorbed into DSP mul_ln1118_751_fu_6528_p2.
DSP Report: operator mul_ln1118_751_fu_6528_p2 is absorbed into DSP mul_ln1118_751_fu_6528_p2.
DSP Report: Generating DSP add_ln703_1024_fu_38642766_p2, operation Mode is: PCIN+A''*(B:0x92).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP add_ln703_1024_fu_38642766_p2.
DSP Report: register data_46_V_read_1_reg_38698000_reg is absorbed into DSP add_ln703_1024_fu_38642766_p2.
DSP Report: operator add_ln703_1024_fu_38642766_p2 is absorbed into DSP add_ln703_1024_fu_38642766_p2.
DSP Report: operator mul_ln1118_725_fu_5334_p2 is absorbed into DSP add_ln703_1024_fu_38642766_p2.
DSP Report: Generating DSP add_ln703_1024_reg_38700648_reg, operation Mode is: PCIN+A''*(B:0xc3).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP add_ln703_1024_reg_38700648_reg.
DSP Report: register data_47_V_read_1_reg_38697984_reg is absorbed into DSP add_ln703_1024_reg_38700648_reg.
DSP Report: register add_ln703_1024_reg_38700648_reg is absorbed into DSP add_ln703_1024_reg_38700648_reg.
DSP Report: operator add_ln703_1024_fu_38642766_p2 is absorbed into DSP add_ln703_1024_reg_38700648_reg.
DSP Report: operator mul_ln1118_738_fu_3750_p2 is absorbed into DSP add_ln703_1024_reg_38700648_reg.
DSP Report: Generating DSP mul_ln1118_1174_fu_5329_p2, operation Mode is: A''*(B:0x3ffe6).
DSP Report: register mul_ln1118_1174_fu_5329_p2 is absorbed into DSP mul_ln1118_1174_fu_5329_p2.
DSP Report: register mul_ln1118_1174_fu_5329_p2 is absorbed into DSP mul_ln1118_1174_fu_5329_p2.
DSP Report: operator mul_ln1118_1174_fu_5329_p2 is absorbed into DSP mul_ln1118_1174_fu_5329_p2.
DSP Report: Generating DSP mul_ln1118_1212_fu_6051_p2, operation Mode is: A''*(B:0x1d).
DSP Report: register data_80_V_read_1_reg_38697493_reg is absorbed into DSP mul_ln1118_1212_fu_6051_p2.
DSP Report: register data_80_V_read_1_reg_38697493_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1212_fu_6051_p2.
DSP Report: operator mul_ln1118_1212_fu_6051_p2 is absorbed into DSP mul_ln1118_1212_fu_6051_p2.
DSP Report: Generating DSP add_ln703_1218_fu_38671330_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1218_fu_38671330_p2 is absorbed into DSP add_ln703_1218_fu_38671330_p2.
DSP Report: register add_ln703_1218_fu_38671330_p2 is absorbed into DSP add_ln703_1218_fu_38671330_p2.
DSP Report: register add_ln703_1218_fu_38671330_p2 is absorbed into DSP add_ln703_1218_fu_38671330_p2.
DSP Report: register add_ln703_1218_fu_38671330_p2 is absorbed into DSP add_ln703_1218_fu_38671330_p2.
DSP Report: register data_61_V_read_1_reg_38697769_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1218_fu_38671330_p2.
DSP Report: operator add_ln703_1218_fu_38671330_p2 is absorbed into DSP add_ln703_1218_fu_38671330_p2.
DSP Report: Generating DSP mul_ln1118_1186_fu_4433_p2, operation Mode is: A''*(B:0x2e).
DSP Report: register data_78_V_read_1_reg_38697524_reg is absorbed into DSP mul_ln1118_1186_fu_4433_p2.
DSP Report: register zext_ln1118_1103_reg_38699635_reg is absorbed into DSP mul_ln1118_1186_fu_4433_p2.
DSP Report: operator mul_ln1118_1186_fu_4433_p2 is absorbed into DSP mul_ln1118_1186_fu_4433_p2.
DSP Report: Generating DSP add_ln703_1215_fu_38671304_p2, operation Mode is: PCIN+A''*(B:0x35).
DSP Report: register data_73_V_read_1_reg_38697601_reg is absorbed into DSP add_ln703_1215_fu_38671304_p2.
DSP Report: register data_73_V_read_1_reg_38697601_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1215_fu_38671304_p2.
DSP Report: operator add_ln703_1215_fu_38671304_p2 is absorbed into DSP add_ln703_1215_fu_38671304_p2.
DSP Report: operator mul_ln1118_1123_fu_4176_p2 is absorbed into DSP add_ln703_1215_fu_38671304_p2.
DSP Report: Generating DSP mul_ln1118_1047_fu_7497_p2, operation Mode is: A''*(B:0xbc).
DSP Report: register data_68_V_read_1_reg_38697672_reg is absorbed into DSP mul_ln1118_1047_fu_7497_p2.
DSP Report: register data_68_V_read_1_reg_38697672_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1047_fu_7497_p2.
DSP Report: operator mul_ln1118_1047_fu_7497_p2 is absorbed into DSP mul_ln1118_1047_fu_7497_p2.
DSP Report: Generating DSP add_ln703_1269_fu_38671555_p2, operation Mode is: PCIN+A''*(B:0xa7).
DSP Report: register data_63_V_read_1_reg_38697741_reg is absorbed into DSP add_ln703_1269_fu_38671555_p2.
DSP Report: register zext_ln1118_883_reg_38699515_reg is absorbed into DSP add_ln703_1269_fu_38671555_p2.
DSP Report: operator add_ln703_1269_fu_38671555_p2 is absorbed into DSP add_ln703_1269_fu_38671555_p2.
DSP Report: operator mul_ln1118_969_fu_6289_p2 is absorbed into DSP add_ln703_1269_fu_38671555_p2.
DSP Report: Generating DSP add_ln703_1269_fu_38671555_p2, operation Mode is: PCIN+A''*(B:0xb5).
DSP Report: register data_54_V_read_1_reg_38697878_reg is absorbed into DSP add_ln703_1269_fu_38671555_p2.
DSP Report: register zext_ln1118_746_reg_38699351_reg is absorbed into DSP add_ln703_1269_fu_38671555_p2.
DSP Report: operator add_ln703_1269_fu_38671555_p2 is absorbed into DSP add_ln703_1269_fu_38671555_p2.
DSP Report: operator mul_ln1118_841_fu_4203_p2 is absorbed into DSP add_ln703_1269_fu_38671555_p2.
DSP Report: Generating DSP add_ln703_1269_fu_38671555_p2, operation Mode is: PCIN+A''*(B:0xc3).
DSP Report: register data_75_V_read_1_reg_38697568_reg is absorbed into DSP add_ln703_1269_fu_38671555_p2.
DSP Report: register data_75_V_read_1_reg_38697568_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1269_fu_38671555_p2.
DSP Report: operator add_ln703_1269_fu_38671555_p2 is absorbed into DSP add_ln703_1269_fu_38671555_p2.
DSP Report: operator mul_ln1118_1150_fu_4888_p2 is absorbed into DSP add_ln703_1269_fu_38671555_p2.
DSP Report: Generating DSP mul_ln1118_844_fu_5636_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_844_fu_5636_p2 is absorbed into DSP mul_ln1118_844_fu_5636_p2.
DSP Report: register mul_ln1118_844_fu_5636_p2 is absorbed into DSP mul_ln1118_844_fu_5636_p2.
DSP Report: operator mul_ln1118_844_fu_5636_p2 is absorbed into DSP mul_ln1118_844_fu_5636_p2.
DSP Report: Generating DSP mul_ln1118_761_fu_4436_p2, operation Mode is: A''*(B:0x3ffca).
DSP Report: register mul_ln1118_761_fu_4436_p2 is absorbed into DSP mul_ln1118_761_fu_4436_p2.
DSP Report: register mul_ln1118_761_fu_4436_p2 is absorbed into DSP mul_ln1118_761_fu_4436_p2.
DSP Report: operator mul_ln1118_761_fu_4436_p2 is absorbed into DSP mul_ln1118_761_fu_4436_p2.
DSP Report: Generating DSP mul_ln1118_802_fu_4605_p2, operation Mode is: A''*(B:0x3ff94).
DSP Report: register mul_ln1118_802_fu_4605_p2 is absorbed into DSP mul_ln1118_802_fu_4605_p2.
DSP Report: register mul_ln1118_802_fu_4605_p2 is absorbed into DSP mul_ln1118_802_fu_4605_p2.
DSP Report: operator mul_ln1118_802_fu_4605_p2 is absorbed into DSP mul_ln1118_802_fu_4605_p2.
DSP Report: Generating DSP mul_ln1118_733_reg_2324386_reg, operation Mode is: (A''*(B:0x3ff75))'.
DSP Report: register mul_ln1118_733_reg_2324386_reg is absorbed into DSP mul_ln1118_733_reg_2324386_reg.
DSP Report: register mul_ln1118_733_reg_2324386_reg is absorbed into DSP mul_ln1118_733_reg_2324386_reg.
DSP Report: register mul_ln1118_733_reg_2324386_reg is absorbed into DSP mul_ln1118_733_reg_2324386_reg.
DSP Report: operator mul_ln1118_733_fu_5949_p2 is absorbed into DSP mul_ln1118_733_reg_2324386_reg.
DSP Report: Generating DSP mul_ln1118_915_fu_4177_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_915_fu_4177_p2 is absorbed into DSP mul_ln1118_915_fu_4177_p2.
DSP Report: register mul_ln1118_915_fu_4177_p2 is absorbed into DSP mul_ln1118_915_fu_4177_p2.
DSP Report: operator mul_ln1118_915_fu_4177_p2 is absorbed into DSP mul_ln1118_915_fu_4177_p2.
DSP Report: Generating DSP mul_ln1118_1051_fu_6572_p2, operation Mode is: A''*(B:0x3ffb1).
DSP Report: register mul_ln1118_1051_fu_6572_p2 is absorbed into DSP mul_ln1118_1051_fu_6572_p2.
DSP Report: register mul_ln1118_1051_fu_6572_p2 is absorbed into DSP mul_ln1118_1051_fu_6572_p2.
DSP Report: operator mul_ln1118_1051_fu_6572_p2 is absorbed into DSP mul_ln1118_1051_fu_6572_p2.
DSP Report: Generating DSP mul_ln1118_1167_fu_7498_p2, operation Mode is: A''*(B:0x3ffe7).
DSP Report: register mul_ln1118_1167_fu_7498_p2 is absorbed into DSP mul_ln1118_1167_fu_7498_p2.
DSP Report: register mul_ln1118_1167_fu_7498_p2 is absorbed into DSP mul_ln1118_1167_fu_7498_p2.
DSP Report: operator mul_ln1118_1167_fu_7498_p2 is absorbed into DSP mul_ln1118_1167_fu_7498_p2.
DSP Report: Generating DSP mul_ln1118_1003_fu_5659_p2, operation Mode is: A''*(B:0x2d).
DSP Report: register data_65_V_read_1_reg_38697710_reg is absorbed into DSP mul_ln1118_1003_fu_5659_p2.
DSP Report: register data_65_V_read_1_reg_38697710_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1003_fu_5659_p2.
DSP Report: operator mul_ln1118_1003_fu_5659_p2 is absorbed into DSP mul_ln1118_1003_fu_5659_p2.
DSP Report: Generating DSP add_ln703_1123_fu_38670682_p2, operation Mode is: PCIN+A2:B2+C.
DSP Report: register add_ln703_1123_fu_38670682_p2 is absorbed into DSP add_ln703_1123_fu_38670682_p2.
DSP Report: register add_ln703_1123_fu_38670682_p2 is absorbed into DSP add_ln703_1123_fu_38670682_p2.
DSP Report: operator add_ln703_1123_fu_38670682_p2 is absorbed into DSP add_ln703_1123_fu_38670682_p2.
DSP Report: Generating DSP mul_ln1118_716_fu_6744_p2, operation Mode is: A''*(B:0x3ff4b).
DSP Report: register mul_ln1118_716_fu_6744_p2 is absorbed into DSP mul_ln1118_716_fu_6744_p2.
DSP Report: register mul_ln1118_716_fu_6744_p2 is absorbed into DSP mul_ln1118_716_fu_6744_p2.
DSP Report: operator mul_ln1118_716_fu_6744_p2 is absorbed into DSP mul_ln1118_716_fu_6744_p2.
DSP Report: Generating DSP mul_ln1118_742_fu_6880_p2, operation Mode is: A''*(B:0x3ff79).
DSP Report: register mul_ln1118_742_fu_6880_p2 is absorbed into DSP mul_ln1118_742_fu_6880_p2.
DSP Report: register mul_ln1118_742_fu_6880_p2 is absorbed into DSP mul_ln1118_742_fu_6880_p2.
DSP Report: operator mul_ln1118_742_fu_6880_p2 is absorbed into DSP mul_ln1118_742_fu_6880_p2.
DSP Report: Generating DSP mul_ln1118_799_fu_4232_p2, operation Mode is: A''*(B:0x3ff61).
DSP Report: register mul_ln1118_799_fu_4232_p2 is absorbed into DSP mul_ln1118_799_fu_4232_p2.
DSP Report: register mul_ln1118_799_fu_4232_p2 is absorbed into DSP mul_ln1118_799_fu_4232_p2.
DSP Report: operator mul_ln1118_799_fu_4232_p2 is absorbed into DSP mul_ln1118_799_fu_4232_p2.
DSP Report: Generating DSP mul_ln1118_946_fu_5233_p2, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_ln1118_946_fu_5233_p2 is absorbed into DSP mul_ln1118_946_fu_5233_p2.
DSP Report: register mul_ln1118_946_fu_5233_p2 is absorbed into DSP mul_ln1118_946_fu_5233_p2.
DSP Report: operator mul_ln1118_946_fu_5233_p2 is absorbed into DSP mul_ln1118_946_fu_5233_p2.
DSP Report: Generating DSP mul_ln1118_447_fu_5988_p2, operation Mode is: A''*(B:0x7b).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_447_fu_5988_p2.
DSP Report: register data_28_V_read_1_reg_38698257_reg is absorbed into DSP mul_ln1118_447_fu_5988_p2.
DSP Report: operator mul_ln1118_447_fu_5988_p2 is absorbed into DSP mul_ln1118_447_fu_5988_p2.
DSP Report: Generating DSP add_ln703_809_fu_38641772_p2, operation Mode is: PCIN+A''*(B:0x61).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_809_fu_38641772_p2.
DSP Report: register data_12_V_read_1_reg_38698484_reg is absorbed into DSP add_ln703_809_fu_38641772_p2.
DSP Report: operator add_ln703_809_fu_38641772_p2 is absorbed into DSP add_ln703_809_fu_38641772_p2.
DSP Report: operator mul_ln1118_193_fu_5052_p2 is absorbed into DSP add_ln703_809_fu_38641772_p2.
DSP Report: Generating DSP mul_ln1118_1191_fu_4438_p2, operation Mode is: A''*(B:0x3ff92).
DSP Report: register mul_ln1118_1191_fu_4438_p2 is absorbed into DSP mul_ln1118_1191_fu_4438_p2.
DSP Report: register mul_ln1118_1191_fu_4438_p2 is absorbed into DSP mul_ln1118_1191_fu_4438_p2.
DSP Report: operator mul_ln1118_1191_fu_4438_p2 is absorbed into DSP mul_ln1118_1191_fu_4438_p2.
DSP Report: Generating DSP mul_ln1118_1203_fu_6750_p2, operation Mode is: A''*(B:0x3ffb2).
DSP Report: register mul_ln1118_1203_fu_6750_p2 is absorbed into DSP mul_ln1118_1203_fu_6750_p2.
DSP Report: register mul_ln1118_1203_fu_6750_p2 is absorbed into DSP mul_ln1118_1203_fu_6750_p2.
DSP Report: operator mul_ln1118_1203_fu_6750_p2 is absorbed into DSP mul_ln1118_1203_fu_6750_p2.
DSP Report: Generating DSP mul_ln1118_858_fu_6392_p2, operation Mode is: A''*(B:0x54).
DSP Report: register data_55_V_read_1_reg_38697863_reg is absorbed into DSP mul_ln1118_858_fu_6392_p2.
DSP Report: register zext_ln1118_761_reg_38699366_reg is absorbed into DSP mul_ln1118_858_fu_6392_p2.
DSP Report: operator mul_ln1118_858_fu_6392_p2 is absorbed into DSP mul_ln1118_858_fu_6392_p2.
DSP Report: Generating DSP mul_ln1118_718_fu_4109_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_718_fu_4109_p2 is absorbed into DSP mul_ln1118_718_fu_4109_p2.
DSP Report: register mul_ln1118_718_fu_4109_p2 is absorbed into DSP mul_ln1118_718_fu_4109_p2.
DSP Report: operator mul_ln1118_718_fu_4109_p2 is absorbed into DSP mul_ln1118_718_fu_4109_p2.
DSP Report: Generating DSP add_ln703_1168_fu_38671007_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1168_fu_38671007_p2 is absorbed into DSP add_ln703_1168_fu_38671007_p2.
DSP Report: Generating DSP mul_ln1118_1154_fu_5190_p2, operation Mode is: A''*(B:0x3ff9d).
DSP Report: register mul_ln1118_1154_fu_5190_p2 is absorbed into DSP mul_ln1118_1154_fu_5190_p2.
DSP Report: register mul_ln1118_1154_fu_5190_p2 is absorbed into DSP mul_ln1118_1154_fu_5190_p2.
DSP Report: operator mul_ln1118_1154_fu_5190_p2 is absorbed into DSP mul_ln1118_1154_fu_5190_p2.
DSP Report: Generating DSP mul_ln1118_801_fu_4877_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_801_fu_4877_p2 is absorbed into DSP mul_ln1118_801_fu_4877_p2.
DSP Report: register mul_ln1118_801_fu_4877_p2 is absorbed into DSP mul_ln1118_801_fu_4877_p2.
DSP Report: operator mul_ln1118_801_fu_4877_p2 is absorbed into DSP mul_ln1118_801_fu_4877_p2.
DSP Report: Generating DSP mul_ln1118_944_fu_5166_p2, operation Mode is: A''*(B:0x3ffaf).
DSP Report: register mul_ln1118_944_fu_5166_p2 is absorbed into DSP mul_ln1118_944_fu_5166_p2.
DSP Report: register mul_ln1118_944_fu_5166_p2 is absorbed into DSP mul_ln1118_944_fu_5166_p2.
DSP Report: operator mul_ln1118_944_fu_5166_p2 is absorbed into DSP mul_ln1118_944_fu_5166_p2.
DSP Report: Generating DSP mul_ln1118_958_fu_7163_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register mul_ln1118_958_fu_7163_p2 is absorbed into DSP mul_ln1118_958_fu_7163_p2.
DSP Report: register mul_ln1118_958_fu_7163_p2 is absorbed into DSP mul_ln1118_958_fu_7163_p2.
DSP Report: operator mul_ln1118_958_fu_7163_p2 is absorbed into DSP mul_ln1118_958_fu_7163_p2.
DSP Report: Generating DSP mul_ln1118_1002_fu_3957_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_1002_fu_3957_p2 is absorbed into DSP mul_ln1118_1002_fu_3957_p2.
DSP Report: register mul_ln1118_1002_fu_3957_p2 is absorbed into DSP mul_ln1118_1002_fu_3957_p2.
DSP Report: operator mul_ln1118_1002_fu_3957_p2 is absorbed into DSP mul_ln1118_1002_fu_3957_p2.
DSP Report: Generating DSP mul_ln1118_760_fu_5203_p2, operation Mode is: A''*(B:0x3ffa5).
DSP Report: register mul_ln1118_760_fu_5203_p2 is absorbed into DSP mul_ln1118_760_fu_5203_p2.
DSP Report: register mul_ln1118_760_fu_5203_p2 is absorbed into DSP mul_ln1118_760_fu_5203_p2.
DSP Report: operator mul_ln1118_760_fu_5203_p2 is absorbed into DSP mul_ln1118_760_fu_5203_p2.
DSP Report: Generating DSP mul_ln1118_786_fu_5218_p2, operation Mode is: A''*(B:0x3ff9c).
DSP Report: register mul_ln1118_786_fu_5218_p2 is absorbed into DSP mul_ln1118_786_fu_5218_p2.
DSP Report: register mul_ln1118_786_fu_5218_p2 is absorbed into DSP mul_ln1118_786_fu_5218_p2.
DSP Report: operator mul_ln1118_786_fu_5218_p2 is absorbed into DSP mul_ln1118_786_fu_5218_p2.
DSP Report: Generating DSP mul_ln1118_754_fu_4641_p2, operation Mode is: A''*(B:0x37).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP mul_ln1118_754_fu_4641_p2.
DSP Report: register data_48_V_read_1_reg_38697974_reg is absorbed into DSP mul_ln1118_754_fu_4641_p2.
DSP Report: operator mul_ln1118_754_fu_4641_p2 is absorbed into DSP mul_ln1118_754_fu_4641_p2.
DSP Report: Generating DSP add_ln703_958_fu_38642584_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_958_fu_38642584_p2 is absorbed into DSP add_ln703_958_fu_38642584_p2.
DSP Report: register add_ln703_958_fu_38642584_p2 is absorbed into DSP add_ln703_958_fu_38642584_p2.
DSP Report: register add_ln703_958_fu_38642584_p2 is absorbed into DSP add_ln703_958_fu_38642584_p2.
DSP Report: register add_ln703_958_fu_38642584_p2 is absorbed into DSP add_ln703_958_fu_38642584_p2.
DSP Report: register add_ln703_958_fu_38642584_p2 is absorbed into DSP add_ln703_958_fu_38642584_p2.
DSP Report: operator add_ln703_958_fu_38642584_p2 is absorbed into DSP add_ln703_958_fu_38642584_p2.
DSP Report: Generating DSP mul_ln1118_728_fu_5415_p2, operation Mode is: A''*(B:0x29).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP mul_ln1118_728_fu_5415_p2.
DSP Report: register zext_ln1118_616_reg_38698803_reg is absorbed into DSP mul_ln1118_728_fu_5415_p2.
DSP Report: operator mul_ln1118_728_fu_5415_p2 is absorbed into DSP mul_ln1118_728_fu_5415_p2.
DSP Report: Generating DSP add_ln703_957_fu_38642574_p2, operation Mode is: C+A''*(B:0x3ffd7).
DSP Report: register add_ln703_957_fu_38642574_p2 is absorbed into DSP add_ln703_957_fu_38642574_p2.
DSP Report: register add_ln703_957_fu_38642574_p2 is absorbed into DSP add_ln703_957_fu_38642574_p2.
DSP Report: operator add_ln703_957_fu_38642574_p2 is absorbed into DSP add_ln703_957_fu_38642574_p2.
DSP Report: operator mul_ln1118_939_fu_7541_p2 is absorbed into DSP add_ln703_957_fu_38642574_p2.
DSP Report: Generating DSP mul_ln1118_796_fu_3882_p2, operation Mode is: A''*(B:0x16).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP mul_ln1118_796_fu_3882_p2.
DSP Report: register data_51_V_read_1_reg_38697928_reg is absorbed into DSP mul_ln1118_796_fu_3882_p2.
DSP Report: operator mul_ln1118_796_fu_3882_p2 is absorbed into DSP mul_ln1118_796_fu_3882_p2.
DSP Report: Generating DSP add_ln703_963_fu_38642616_p2, operation Mode is: PCIN+A:B''+C'.
DSP Report: register add_ln703_963_fu_38642616_p2 is absorbed into DSP add_ln703_963_fu_38642616_p2.
DSP Report: register add_ln703_963_fu_38642616_p2 is absorbed into DSP add_ln703_963_fu_38642616_p2.
DSP Report: register data_59_V_read_1_reg_38697798_reg is absorbed into DSP add_ln703_963_fu_38642616_p2.
DSP Report: operator add_ln703_963_fu_38642616_p2 is absorbed into DSP add_ln703_963_fu_38642616_p2.
DSP Report: Generating DSP mul_ln1118_739_fu_5315_p2, operation Mode is: A''*(B:0x19).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP mul_ln1118_739_fu_5315_p2.
DSP Report: register data_47_V_read_1_reg_38697984_reg is absorbed into DSP mul_ln1118_739_fu_5315_p2.
DSP Report: operator mul_ln1118_739_fu_5315_p2 is absorbed into DSP mul_ln1118_739_fu_5315_p2.
DSP Report: Generating DSP add_ln703_961_fu_38642600_p2, operation Mode is: C+A''*(B:0x3ffe3).
DSP Report: register add_ln703_961_fu_38642600_p2 is absorbed into DSP add_ln703_961_fu_38642600_p2.
DSP Report: register add_ln703_961_fu_38642600_p2 is absorbed into DSP add_ln703_961_fu_38642600_p2.
DSP Report: operator add_ln703_961_fu_38642600_p2 is absorbed into DSP add_ln703_961_fu_38642600_p2.
DSP Report: operator mul_ln1118_968_fu_7132_p2 is absorbed into DSP add_ln703_961_fu_38642600_p2.
DSP Report: Generating DSP mul_ln1118_1129_fu_6654_p2, operation Mode is: A''*(B:0x3fe8b).
DSP Report: register mul_ln1118_1129_fu_6654_p2 is absorbed into DSP mul_ln1118_1129_fu_6654_p2.
DSP Report: register mul_ln1118_1129_fu_6654_p2 is absorbed into DSP mul_ln1118_1129_fu_6654_p2.
DSP Report: operator mul_ln1118_1129_fu_6654_p2 is absorbed into DSP mul_ln1118_1129_fu_6654_p2.
DSP Report: Generating DSP mul_ln1118_1219_fu_4090_p2, operation Mode is: A''*(B:0x3fe46).
DSP Report: register mul_ln1118_1219_fu_4090_p2 is absorbed into DSP mul_ln1118_1219_fu_4090_p2.
DSP Report: register mul_ln1118_1219_fu_4090_p2 is absorbed into DSP mul_ln1118_1219_fu_4090_p2.
DSP Report: operator mul_ln1118_1219_fu_4090_p2 is absorbed into DSP mul_ln1118_1219_fu_4090_p2.
DSP Report: Generating DSP mul_ln1118_1234_fu_5442_p2, operation Mode is: A''*(B:0x3feab).
DSP Report: register mul_ln1118_1234_fu_5442_p2 is absorbed into DSP mul_ln1118_1234_fu_5442_p2.
DSP Report: register mul_ln1118_1234_fu_5442_p2 is absorbed into DSP mul_ln1118_1234_fu_5442_p2.
DSP Report: operator mul_ln1118_1234_fu_5442_p2 is absorbed into DSP mul_ln1118_1234_fu_5442_p2.
DSP Report: Generating DSP mul_ln1118_913_fu_4911_p2, operation Mode is: A''*(B:0x3fea1).
DSP Report: register mul_ln1118_913_fu_4911_p2 is absorbed into DSP mul_ln1118_913_fu_4911_p2.
DSP Report: register mul_ln1118_913_fu_4911_p2 is absorbed into DSP mul_ln1118_913_fu_4911_p2.
DSP Report: operator mul_ln1118_913_fu_4911_p2 is absorbed into DSP mul_ln1118_913_fu_4911_p2.
DSP Report: Generating DSP mul_ln1118_1001_fu_4674_p2, operation Mode is: A''*(B:0x3fed9).
DSP Report: register mul_ln1118_1001_fu_4674_p2 is absorbed into DSP mul_ln1118_1001_fu_4674_p2.
DSP Report: register mul_ln1118_1001_fu_4674_p2 is absorbed into DSP mul_ln1118_1001_fu_4674_p2.
DSP Report: operator mul_ln1118_1001_fu_4674_p2 is absorbed into DSP mul_ln1118_1001_fu_4674_p2.
DSP Report: Generating DSP mul_ln1118_732_fu_5948_p2, operation Mode is: A''*(B:0x3fee9).
DSP Report: register mul_ln1118_732_fu_5948_p2 is absorbed into DSP mul_ln1118_732_fu_5948_p2.
DSP Report: register mul_ln1118_732_fu_5948_p2 is absorbed into DSP mul_ln1118_732_fu_5948_p2.
DSP Report: operator mul_ln1118_732_fu_5948_p2 is absorbed into DSP mul_ln1118_732_fu_5948_p2.
DSP Report: Generating DSP mul_ln1118_759_fu_6352_p2, operation Mode is: A''*(B:0x3fee5).
DSP Report: register mul_ln1118_759_fu_6352_p2 is absorbed into DSP mul_ln1118_759_fu_6352_p2.
DSP Report: register mul_ln1118_759_fu_6352_p2 is absorbed into DSP mul_ln1118_759_fu_6352_p2.
DSP Report: operator mul_ln1118_759_fu_6352_p2 is absorbed into DSP mul_ln1118_759_fu_6352_p2.
DSP Report: Generating DSP mul_ln1118_800_fu_4233_p2, operation Mode is: A''*(B:0x3febe).
DSP Report: register mul_ln1118_800_fu_4233_p2 is absorbed into DSP mul_ln1118_800_fu_4233_p2.
DSP Report: register mul_ln1118_800_fu_4233_p2 is absorbed into DSP mul_ln1118_800_fu_4233_p2.
DSP Report: operator mul_ln1118_800_fu_4233_p2 is absorbed into DSP mul_ln1118_800_fu_4233_p2.
DSP Report: Generating DSP mul_ln1118_888_fu_6543_p2, operation Mode is: A''*(B:0x3febe).
DSP Report: register mul_ln1118_888_fu_6543_p2 is absorbed into DSP mul_ln1118_888_fu_6543_p2.
DSP Report: register mul_ln1118_888_fu_6543_p2 is absorbed into DSP mul_ln1118_888_fu_6543_p2.
DSP Report: operator mul_ln1118_888_fu_6543_p2 is absorbed into DSP mul_ln1118_888_fu_6543_p2.
DSP Report: Generating DSP mul_ln1118_785_fu_5972_p2, operation Mode is: A''*(B:0x3fe8a).
DSP Report: register mul_ln1118_785_fu_5972_p2 is absorbed into DSP mul_ln1118_785_fu_5972_p2.
DSP Report: register mul_ln1118_785_fu_5972_p2 is absorbed into DSP mul_ln1118_785_fu_5972_p2.
DSP Report: operator mul_ln1118_785_fu_5972_p2 is absorbed into DSP mul_ln1118_785_fu_5972_p2.
DSP Report: Generating DSP add_ln703_1422_fu_38672400_p2, operation Mode is: C+A''*(B:0x33).
DSP Report: register data_77_V_read_1_reg_38697539_reg is absorbed into DSP add_ln703_1422_fu_38672400_p2.
DSP Report: register data_77_V_read_1_reg_38697539_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1422_fu_38672400_p2.
DSP Report: operator add_ln703_1422_fu_38672400_p2 is absorbed into DSP add_ln703_1422_fu_38672400_p2.
DSP Report: operator mul_ln1118_1172_fu_5150_p2 is absorbed into DSP add_ln703_1422_fu_38672400_p2.
DSP Report: Generating DSP add_ln703_1422_reg_38701563_reg, operation Mode is: (PCIN+A'':B''+C')'.
DSP Report: register add_ln703_1422_reg_38701563_reg is absorbed into DSP add_ln703_1422_reg_38701563_reg.
DSP Report: register add_ln703_1422_reg_38701563_reg is absorbed into DSP add_ln703_1422_reg_38701563_reg.
DSP Report: register add_ln703_1422_reg_38701563_reg is absorbed into DSP add_ln703_1422_reg_38701563_reg.
DSP Report: register add_ln703_1422_reg_38701563_reg is absorbed into DSP add_ln703_1422_reg_38701563_reg.
DSP Report: register add_ln703_1422_reg_38701563_reg is absorbed into DSP add_ln703_1422_reg_38701563_reg.
DSP Report: register add_ln703_1422_reg_38701563_reg is absorbed into DSP add_ln703_1422_reg_38701563_reg.
DSP Report: operator add_ln703_1422_fu_38672400_p2 is absorbed into DSP add_ln703_1422_reg_38701563_reg.
DSP Report: Generating DSP mul_ln1118_960_fu_4547_p2, operation Mode is: A''*(B:0x16).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP mul_ln1118_960_fu_4547_p2.
DSP Report: register data_62_V_read_1_reg_38697756_reg is absorbed into DSP mul_ln1118_960_fu_4547_p2.
DSP Report: operator mul_ln1118_960_fu_4547_p2 is absorbed into DSP mul_ln1118_960_fu_4547_p2.
DSP Report: Generating DSP add_ln703_854_fu_38642028_p2, operation Mode is: PCIN+A''*(B:0x37).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP add_ln703_854_fu_38642028_p2.
DSP Report: register data_59_V_read_1_reg_38697798_reg is absorbed into DSP add_ln703_854_fu_38642028_p2.
DSP Report: operator add_ln703_854_fu_38642028_p2 is absorbed into DSP add_ln703_854_fu_38642028_p2.
DSP Report: operator mul_ln1118_916_fu_4485_p2 is absorbed into DSP add_ln703_854_fu_38642028_p2.
DSP Report: Generating DSP mul_ln1118_930_fu_5435_p2, operation Mode is: A''*(B:0x46).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP mul_ln1118_930_fu_5435_p2.
DSP Report: register data_60_V_read_1_reg_38697785_reg is absorbed into DSP mul_ln1118_930_fu_5435_p2.
DSP Report: operator mul_ln1118_930_fu_5435_p2 is absorbed into DSP mul_ln1118_930_fu_5435_p2.
DSP Report: Generating DSP add_ln703_853_fu_38642022_p2, operation Mode is: PCIN+A''*(B:0x43).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP add_ln703_853_fu_38642022_p2.
DSP Report: register data_48_V_read_1_reg_38697974_reg is absorbed into DSP add_ln703_853_fu_38642022_p2.
DSP Report: operator add_ln703_853_fu_38642022_p2 is absorbed into DSP add_ln703_853_fu_38642022_p2.
DSP Report: operator mul_ln1118_762_fu_7231_p2 is absorbed into DSP add_ln703_853_fu_38642022_p2.
DSP Report: Generating DSP add_ln703_853_fu_38642022_p2, operation Mode is: PCIN+A''*(B:0x4b).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP add_ln703_853_fu_38642022_p2.
DSP Report: register data_47_V_read_1_reg_38697984_reg is absorbed into DSP add_ln703_853_fu_38642022_p2.
DSP Report: operator add_ln703_853_fu_38642022_p2 is absorbed into DSP add_ln703_853_fu_38642022_p2.
DSP Report: operator mul_ln1118_744_fu_6881_p2 is absorbed into DSP add_ln703_853_fu_38642022_p2.
DSP Report: Generating DSP add_ln703_853_reg_38700458_reg, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP add_ln703_853_reg_38700458_reg.
DSP Report: register data_58_V_read_1_reg_38697814_reg is absorbed into DSP add_ln703_853_reg_38700458_reg.
DSP Report: register add_ln703_853_reg_38700458_reg is absorbed into DSP add_ln703_853_reg_38700458_reg.
DSP Report: operator add_ln703_853_fu_38642022_p2 is absorbed into DSP add_ln703_853_reg_38700458_reg.
DSP Report: operator mul_ln1118_900_fu_6798_p2 is absorbed into DSP add_ln703_853_reg_38700458_reg.
DSP Report: Generating DSP mul_ln1118_734_fu_6326_p2, operation Mode is: A''*(B:0x4a).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP mul_ln1118_734_fu_6326_p2.
DSP Report: register data_46_V_read_1_reg_38698000_reg is absorbed into DSP mul_ln1118_734_fu_6326_p2.
DSP Report: operator mul_ln1118_734_fu_6326_p2 is absorbed into DSP mul_ln1118_734_fu_6326_p2.
DSP Report: Generating DSP add_ln703_848_fu_38641986_p2, operation Mode is: PCIN+A''*(B:0x64).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_848_fu_38641986_p2.
DSP Report: register data_45_V_read_1_reg_38698014_reg is absorbed into DSP add_ln703_848_fu_38641986_p2.
DSP Report: operator add_ln703_848_fu_38641986_p2 is absorbed into DSP add_ln703_848_fu_38641986_p2.
DSP Report: operator mul_ln1118_719_fu_5983_p2 is absorbed into DSP add_ln703_848_fu_38641986_p2.
DSP Report: Generating DSP add_ln703_847_fu_38641976_p2, operation Mode is: C+A''*(B:0xd1).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP add_ln703_847_fu_38641976_p2.
DSP Report: register data_52_V_read_1_reg_38697911_reg is absorbed into DSP add_ln703_847_fu_38641976_p2.
DSP Report: operator add_ln703_847_fu_38641976_p2 is absorbed into DSP add_ln703_847_fu_38641976_p2.
DSP Report: operator mul_ln1118_818_fu_3765_p2 is absorbed into DSP add_ln703_847_fu_38641976_p2.
DSP Report: Generating DSP mul_ln1118_803_fu_5678_p2, operation Mode is: A''*(B:0xfb).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP mul_ln1118_803_fu_5678_p2.
DSP Report: register data_51_V_read_1_reg_38697928_reg is absorbed into DSP mul_ln1118_803_fu_5678_p2.
DSP Report: operator mul_ln1118_803_fu_5678_p2 is absorbed into DSP mul_ln1118_803_fu_5678_p2.
DSP Report: Generating DSP add_ln703_846_fu_38641970_p2, operation Mode is: PCIN+A''*(B:0x85).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP add_ln703_846_fu_38641970_p2.
DSP Report: register data_49_V_read_1_reg_38697957_reg is absorbed into DSP add_ln703_846_fu_38641970_p2.
DSP Report: operator add_ln703_846_fu_38641970_p2 is absorbed into DSP add_ln703_846_fu_38641970_p2.
DSP Report: operator mul_ln1118_774_fu_4053_p2 is absorbed into DSP add_ln703_846_fu_38641970_p2.
DSP Report: Generating DSP add_ln703_846_reg_38700448_reg, operation Mode is: PCIN+A''*(B:0xb9).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP add_ln703_846_reg_38700448_reg.
DSP Report: register data_50_V_read_1_reg_38697943_reg is absorbed into DSP add_ln703_846_reg_38700448_reg.
DSP Report: register add_ln703_846_reg_38700448_reg is absorbed into DSP add_ln703_846_reg_38700448_reg.
DSP Report: operator add_ln703_846_fu_38641970_p2 is absorbed into DSP add_ln703_846_reg_38700448_reg.
DSP Report: operator mul_ln1118_787_fu_4848_p2 is absorbed into DSP add_ln703_846_reg_38700448_reg.
DSP Report: Generating DSP mul_ln1118_954_fu_5490_p2, operation Mode is: A''*(B:0x3ffe6).
DSP Report: register mul_ln1118_954_fu_5490_p2 is absorbed into DSP mul_ln1118_954_fu_5490_p2.
DSP Report: register mul_ln1118_954_fu_5490_p2 is absorbed into DSP mul_ln1118_954_fu_5490_p2.
DSP Report: operator mul_ln1118_954_fu_5490_p2 is absorbed into DSP mul_ln1118_954_fu_5490_p2.
DSP Report: Generating DSP mul_ln1118_1152_fu_5002_p2, operation Mode is: A''*(B:0x3ffd2).
DSP Report: register mul_ln1118_1152_fu_5002_p2 is absorbed into DSP mul_ln1118_1152_fu_5002_p2.
DSP Report: register mul_ln1118_1152_fu_5002_p2 is absorbed into DSP mul_ln1118_1152_fu_5002_p2.
DSP Report: operator mul_ln1118_1152_fu_5002_p2 is absorbed into DSP mul_ln1118_1152_fu_5002_p2.
DSP Report: Generating DSP add_ln703_1079_fu_38670402_p2, operation Mode is: C+A''*(B:0x15).
DSP Report: register data_54_V_read_1_reg_38697878_reg is absorbed into DSP add_ln703_1079_fu_38670402_p2.
DSP Report: register data_54_V_read_1_reg_38697878_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1079_fu_38670402_p2.
DSP Report: operator add_ln703_1079_fu_38670402_p2 is absorbed into DSP add_ln703_1079_fu_38670402_p2.
DSP Report: operator mul_ln1118_842_fu_6868_p2 is absorbed into DSP add_ln703_1079_fu_38670402_p2.
DSP Report: Generating DSP mul_ln1118_812_fu_4907_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_812_fu_4907_p2 is absorbed into DSP mul_ln1118_812_fu_4907_p2.
DSP Report: register mul_ln1118_812_fu_4907_p2 is absorbed into DSP mul_ln1118_812_fu_4907_p2.
DSP Report: operator mul_ln1118_812_fu_4907_p2 is absorbed into DSP mul_ln1118_812_fu_4907_p2.
DSP Report: Generating DSP mul_ln1118_826_fu_6732_p2, operation Mode is: A''*(B:0x3ffaf).
DSP Report: register mul_ln1118_826_fu_6732_p2 is absorbed into DSP mul_ln1118_826_fu_6732_p2.
DSP Report: register mul_ln1118_826_fu_6732_p2 is absorbed into DSP mul_ln1118_826_fu_6732_p2.
DSP Report: operator mul_ln1118_826_fu_6732_p2 is absorbed into DSP mul_ln1118_826_fu_6732_p2.
DSP Report: Generating DSP mul_ln1118_753_fu_5012_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_753_fu_5012_p2 is absorbed into DSP mul_ln1118_753_fu_5012_p2.
DSP Report: register mul_ln1118_753_fu_5012_p2 is absorbed into DSP mul_ln1118_753_fu_5012_p2.
DSP Report: operator mul_ln1118_753_fu_5012_p2 is absorbed into DSP mul_ln1118_753_fu_5012_p2.
DSP Report: Generating DSP mul_ln1118_2495_fu_7572_p2, operation Mode is: A''*(B:0xd5).
DSP Report: register data_164_V_read_1_reg_38696274_reg is absorbed into DSP mul_ln1118_2495_fu_7572_p2.
DSP Report: register data_164_V_read_1_reg_38696274_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2495_fu_7572_p2.
DSP Report: operator mul_ln1118_2495_fu_7572_p2 is absorbed into DSP mul_ln1118_2495_fu_7572_p2.
DSP Report: Generating DSP mul_ln1118_353_fu_6878_p2, operation Mode is: A''*(B:0x3ff83).
DSP Report: register mul_ln1118_353_fu_6878_p2 is absorbed into DSP mul_ln1118_353_fu_6878_p2.
DSP Report: register mul_ln1118_353_fu_6878_p2 is absorbed into DSP mul_ln1118_353_fu_6878_p2.
DSP Report: operator mul_ln1118_353_fu_6878_p2 is absorbed into DSP mul_ln1118_353_fu_6878_p2.
DSP Report: Generating DSP add_ln703_2205_fu_38677362_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_2205_fu_38677362_p2 is absorbed into DSP add_ln703_2205_fu_38677362_p2.
DSP Report: Generating DSP add_ln703_989_fu_38669913_p2, operation Mode is: C'+A''*(B:0x31).
DSP Report: register data_73_V_read_1_reg_38697601_reg is absorbed into DSP add_ln703_989_fu_38669913_p2.
DSP Report: register add_ln703_989_fu_38669913_p2 is absorbed into DSP add_ln703_989_fu_38669913_p2.
DSP Report: register data_73_V_read_1_reg_38697601_pp0_iter1_reg_reg is absorbed into DSP add_ln703_989_fu_38669913_p2.
DSP Report: operator add_ln703_989_fu_38669913_p2 is absorbed into DSP add_ln703_989_fu_38669913_p2.
DSP Report: operator mul_ln1118_1115_fu_3941_p2 is absorbed into DSP add_ln703_989_fu_38669913_p2.
DSP Report: Generating DSP mul_ln1118_1005_fu_4679_p2, operation Mode is: A''*(B:0x57).
DSP Report: register data_66_V_read_1_reg_38697697_reg is absorbed into DSP mul_ln1118_1005_fu_4679_p2.
DSP Report: register data_66_V_read_1_reg_38697697_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1005_fu_4679_p2.
DSP Report: operator mul_ln1118_1005_fu_4679_p2 is absorbed into DSP mul_ln1118_1005_fu_4679_p2.
DSP Report: Generating DSP mul_ln1118_917_fu_6152_p2, operation Mode is: A''*(B:0x7b).
DSP Report: register data_60_V_read_1_reg_38697785_reg is absorbed into DSP mul_ln1118_917_fu_6152_p2.
DSP Report: register zext_ln1118_837_reg_38699449_reg is absorbed into DSP mul_ln1118_917_fu_6152_p2.
DSP Report: operator mul_ln1118_917_fu_6152_p2 is absorbed into DSP mul_ln1118_917_fu_6152_p2.
DSP Report: Generating DSP add_ln703_986_fu_38669897_p2, operation Mode is: PCIN+A''*(B:0x4a).
DSP Report: register data_59_V_read_1_reg_38697798_reg is absorbed into DSP add_ln703_986_fu_38669897_p2.
DSP Report: register zext_ln1118_821_reg_38699431_reg is absorbed into DSP add_ln703_986_fu_38669897_p2.
DSP Report: operator add_ln703_986_fu_38669897_p2 is absorbed into DSP add_ln703_986_fu_38669897_p2.
DSP Report: operator mul_ln1118_901_fu_7360_p2 is absorbed into DSP add_ln703_986_fu_38669897_p2.
DSP Report: Generating DSP add_ln703_985_fu_38669887_p2, operation Mode is: C+A''*(B:0xa2).
DSP Report: register data_65_V_read_1_reg_38697710_reg is absorbed into DSP add_ln703_985_fu_38669887_p2.
DSP Report: register zext_ln1118_917_reg_38699534_reg is absorbed into DSP add_ln703_985_fu_38669887_p2.
DSP Report: operator add_ln703_985_fu_38669887_p2 is absorbed into DSP add_ln703_985_fu_38669887_p2.
DSP Report: operator mul_ln1118_990_fu_6669_p2 is absorbed into DSP add_ln703_985_fu_38669887_p2.
DSP Report: Generating DSP mul_ln1118_974_fu_6717_p2, operation Mode is: A''*(B:0xe4).
DSP Report: register data_64_V_read_1_reg_38697725_reg is absorbed into DSP mul_ln1118_974_fu_6717_p2.
DSP Report: register data_64_V_read_1_reg_38697725_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_974_fu_6717_p2.
DSP Report: operator mul_ln1118_974_fu_6717_p2 is absorbed into DSP mul_ln1118_974_fu_6717_p2.
DSP Report: Generating DSP add_ln703_984_fu_38669881_p2, operation Mode is: PCIN+A''*(B:0xc2).
DSP Report: register data_61_V_read_1_reg_38697769_reg is absorbed into DSP add_ln703_984_fu_38669881_p2.
DSP Report: register zext_ln1118_854_reg_38699479_reg is absorbed into DSP add_ln703_984_fu_38669881_p2.
DSP Report: operator add_ln703_984_fu_38669881_p2 is absorbed into DSP add_ln703_984_fu_38669881_p2.
DSP Report: operator mul_ln1118_931_fu_6160_p2 is absorbed into DSP add_ln703_984_fu_38669881_p2.
DSP Report: Generating DSP add_ln703_984_reg_38701148_reg, operation Mode is: PCIN+A''*(B:0xb7).
DSP Report: register data_62_V_read_1_reg_38697756_reg is absorbed into DSP add_ln703_984_reg_38701148_reg.
DSP Report: register zext_ln1118_872_reg_38699497_reg is absorbed into DSP add_ln703_984_reg_38701148_reg.
DSP Report: register add_ln703_984_reg_38701148_reg is absorbed into DSP add_ln703_984_reg_38701148_reg.
DSP Report: operator add_ln703_984_fu_38669881_p2 is absorbed into DSP add_ln703_984_reg_38701148_reg.
DSP Report: operator mul_ln1118_945_fu_3952_p2 is absorbed into DSP add_ln703_984_reg_38701148_reg.
DSP Report: Generating DSP mul_ln1118_934_fu_4188_p2, operation Mode is: A''*(B:0x57).
DSP Report: register data_61_V_read_1_reg_38697769_reg is absorbed into DSP mul_ln1118_934_fu_4188_p2.
DSP Report: register zext_ln1118_854_reg_38699479_reg is absorbed into DSP mul_ln1118_934_fu_4188_p2.
DSP Report: operator mul_ln1118_934_fu_4188_p2 is absorbed into DSP mul_ln1118_934_fu_4188_p2.
DSP Report: Generating DSP add_ln703_830_fu_38669337_p2, operation Mode is: PCIN+A''*(B:0x57).
DSP Report: register data_60_V_read_1_reg_38697785_reg is absorbed into DSP add_ln703_830_fu_38669337_p2.
DSP Report: register zext_ln1118_837_reg_38699449_reg is absorbed into DSP add_ln703_830_fu_38669337_p2.
DSP Report: operator add_ln703_830_fu_38669337_p2 is absorbed into DSP add_ln703_830_fu_38669337_p2.
DSP Report: operator mul_ln1118_920_fu_6867_p2 is absorbed into DSP add_ln703_830_fu_38669337_p2.
DSP Report: Generating DSP add_ln703_830_fu_38669337_p2, operation Mode is: PCIN+A''*(B:0xf4).
DSP Report: register data_59_V_read_1_reg_38697798_reg is absorbed into DSP add_ln703_830_fu_38669337_p2.
DSP Report: register zext_ln1118_821_reg_38699431_reg is absorbed into DSP add_ln703_830_fu_38669337_p2.
DSP Report: operator add_ln703_830_fu_38669337_p2 is absorbed into DSP add_ln703_830_fu_38669337_p2.
DSP Report: operator mul_ln1118_904_fu_6862_p2 is absorbed into DSP add_ln703_830_fu_38669337_p2.
DSP Report: Generating DSP add_ln703_830_fu_38669337_p2, operation Mode is: PCIN+A''*(B:0x16).
DSP Report: register data_57_V_read_1_reg_38697832_reg is absorbed into DSP add_ln703_830_fu_38669337_p2.
DSP Report: register data_57_V_read_1_reg_38697832_pp0_iter1_reg_reg is absorbed into DSP add_ln703_830_fu_38669337_p2.
DSP Report: operator add_ln703_830_fu_38669337_p2 is absorbed into DSP add_ln703_830_fu_38669337_p2.
DSP Report: operator mul_ln1118_878_fu_6756_p2 is absorbed into DSP add_ln703_830_fu_38669337_p2.
DSP Report: Generating DSP mul_ln1118_750_fu_4141_p2, operation Mode is: A''*(B:0x3fe58).
DSP Report: register mul_ln1118_750_fu_4141_p2 is absorbed into DSP mul_ln1118_750_fu_4141_p2.
DSP Report: register mul_ln1118_750_fu_4141_p2 is absorbed into DSP mul_ln1118_750_fu_4141_p2.
DSP Report: operator mul_ln1118_750_fu_4141_p2 is absorbed into DSP mul_ln1118_750_fu_4141_p2.
DSP Report: Generating DSP mul_ln1118_769_fu_5613_p2, operation Mode is: A''*(B:0x3fec5).
DSP Report: register mul_ln1118_769_fu_5613_p2 is absorbed into DSP mul_ln1118_769_fu_5613_p2.
DSP Report: register mul_ln1118_769_fu_5613_p2 is absorbed into DSP mul_ln1118_769_fu_5613_p2.
DSP Report: operator mul_ln1118_769_fu_5613_p2 is absorbed into DSP mul_ln1118_769_fu_5613_p2.
DSP Report: Generating DSP mul_ln1118_927_fu_7377_p2, operation Mode is: A''*(B:0xa5).
DSP Report: register data_60_V_read_1_reg_38697785_reg is absorbed into DSP mul_ln1118_927_fu_7377_p2.
DSP Report: register zext_ln1118_837_reg_38699449_reg is absorbed into DSP mul_ln1118_927_fu_7377_p2.
DSP Report: operator mul_ln1118_927_fu_7377_p2 is absorbed into DSP mul_ln1118_927_fu_7377_p2.
DSP Report: Generating DSP add_ln703_1541_fu_38673108_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1541_fu_38673108_p2 is absorbed into DSP add_ln703_1541_fu_38673108_p2.
DSP Report: register add_ln703_1541_fu_38673108_p2 is absorbed into DSP add_ln703_1541_fu_38673108_p2.
DSP Report: register add_ln703_1541_fu_38673108_p2 is absorbed into DSP add_ln703_1541_fu_38673108_p2.
DSP Report: register add_ln703_1541_fu_38673108_p2 is absorbed into DSP add_ln703_1541_fu_38673108_p2.
DSP Report: register add_ln703_1541_fu_38673108_p2 is absorbed into DSP add_ln703_1541_fu_38673108_p2.
DSP Report: operator add_ln703_1541_fu_38673108_p2 is absorbed into DSP add_ln703_1541_fu_38673108_p2.
DSP Report: Generating DSP mul_ln1118_1143_fu_4270_p2, operation Mode is: A''*(B:0x3ff8c).
DSP Report: register mul_ln1118_1143_fu_4270_p2 is absorbed into DSP mul_ln1118_1143_fu_4270_p2.
DSP Report: register mul_ln1118_1143_fu_4270_p2 is absorbed into DSP mul_ln1118_1143_fu_4270_p2.
DSP Report: operator mul_ln1118_1143_fu_4270_p2 is absorbed into DSP mul_ln1118_1143_fu_4270_p2.
DSP Report: Generating DSP mul_ln1118_1189_fu_3935_p2, operation Mode is: A''*(B:0x3ffa2).
DSP Report: register mul_ln1118_1189_fu_3935_p2 is absorbed into DSP mul_ln1118_1189_fu_3935_p2.
DSP Report: register mul_ln1118_1189_fu_3935_p2 is absorbed into DSP mul_ln1118_1189_fu_3935_p2.
DSP Report: operator mul_ln1118_1189_fu_3935_p2 is absorbed into DSP mul_ln1118_1189_fu_3935_p2.
DSP Report: Generating DSP mul_ln1118_1128_fu_6155_p2, operation Mode is: A''*(B:0x3ffa2).
DSP Report: register mul_ln1118_1128_fu_6155_p2 is absorbed into DSP mul_ln1118_1128_fu_6155_p2.
DSP Report: register mul_ln1118_1128_fu_6155_p2 is absorbed into DSP mul_ln1118_1128_fu_6155_p2.
DSP Report: operator mul_ln1118_1128_fu_6155_p2 is absorbed into DSP mul_ln1118_1128_fu_6155_p2.
DSP Report: Generating DSP mul_ln1118_986_fu_4933_p2, operation Mode is: A''*(B:0x3ff9f).
DSP Report: register mul_ln1118_986_fu_4933_p2 is absorbed into DSP mul_ln1118_986_fu_4933_p2.
DSP Report: register mul_ln1118_986_fu_4933_p2 is absorbed into DSP mul_ln1118_986_fu_4933_p2.
DSP Report: operator mul_ln1118_986_fu_4933_p2 is absorbed into DSP mul_ln1118_986_fu_4933_p2.
DSP Report: Generating DSP mul_ln1118_1016_fu_5523_p2, operation Mode is: A''*(B:0x3ff8f).
DSP Report: register mul_ln1118_1016_fu_5523_p2 is absorbed into DSP mul_ln1118_1016_fu_5523_p2.
DSP Report: register mul_ln1118_1016_fu_5523_p2 is absorbed into DSP mul_ln1118_1016_fu_5523_p2.
DSP Report: operator mul_ln1118_1016_fu_5523_p2 is absorbed into DSP mul_ln1118_1016_fu_5523_p2.
DSP Report: Generating DSP mul_ln1118_956_fu_5619_p2, operation Mode is: A''*(B:0x3ff99).
DSP Report: register mul_ln1118_956_fu_5619_p2 is absorbed into DSP mul_ln1118_956_fu_5619_p2.
DSP Report: register mul_ln1118_956_fu_5619_p2 is absorbed into DSP mul_ln1118_956_fu_5619_p2.
DSP Report: operator mul_ln1118_956_fu_5619_p2 is absorbed into DSP mul_ln1118_956_fu_5619_p2.
DSP Report: Generating DSP mul_ln1118_972_fu_6501_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_972_fu_6501_p2 is absorbed into DSP mul_ln1118_972_fu_6501_p2.
DSP Report: register mul_ln1118_972_fu_6501_p2 is absorbed into DSP mul_ln1118_972_fu_6501_p2.
DSP Report: operator mul_ln1118_972_fu_6501_p2 is absorbed into DSP mul_ln1118_972_fu_6501_p2.
DSP Report: Generating DSP mul_ln1118_912_fu_4910_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln1118_912_fu_4910_p2 is absorbed into DSP mul_ln1118_912_fu_4910_p2.
DSP Report: register mul_ln1118_912_fu_4910_p2 is absorbed into DSP mul_ln1118_912_fu_4910_p2.
DSP Report: operator mul_ln1118_912_fu_4910_p2 is absorbed into DSP mul_ln1118_912_fu_4910_p2.
DSP Report: Generating DSP mul_ln1118_928_fu_4918_p2, operation Mode is: A''*(B:0x3ffb5).
DSP Report: register mul_ln1118_928_fu_4918_p2 is absorbed into DSP mul_ln1118_928_fu_4918_p2.
DSP Report: register mul_ln1118_928_fu_4918_p2 is absorbed into DSP mul_ln1118_928_fu_4918_p2.
DSP Report: operator mul_ln1118_928_fu_4918_p2 is absorbed into DSP mul_ln1118_928_fu_4918_p2.
DSP Report: Generating DSP mul_ln1118_943_fu_4925_p2, operation Mode is: A''*(B:0x3ff95).
DSP Report: register mul_ln1118_943_fu_4925_p2 is absorbed into DSP mul_ln1118_943_fu_4925_p2.
DSP Report: register mul_ln1118_943_fu_4925_p2 is absorbed into DSP mul_ln1118_943_fu_4925_p2.
DSP Report: operator mul_ln1118_943_fu_4925_p2 is absorbed into DSP mul_ln1118_943_fu_4925_p2.
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5 has port ACOUT[29] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5 has port ACOUT[28] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5 has port ACOUT[27] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5 has port ACOUT[26] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5 has port ACOUT[25] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5 has port ACOUT[24] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5 has port ACOUT[23] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5 has port ACOUT[22] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5 has port ACOUT[21] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5 has port ACOUT[20] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5 has port ACOUT[19] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5 has port ACOUT[18] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5 has port ACOUT[17] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5 has port ACOUT[16] driven by constant 0
DSP Report: Generating DSP mul_ln1118_1044_fu_4570_p2, operation Mode is: A''*(B:0xd4).
DSP Report: register data_68_V_read_1_reg_38697672_reg is absorbed into DSP mul_ln1118_1044_fu_4570_p2.
DSP Report: register data_68_V_read_1_reg_38697672_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1044_fu_4570_p2.
DSP Report: operator mul_ln1118_1044_fu_4570_p2 is absorbed into DSP mul_ln1118_1044_fu_4570_p2.
DSP Report: Generating DSP add_ln703_1204_fu_38671236_p2, operation Mode is: C+A''*(B:0x3ff54).
DSP Report: register add_ln703_1204_fu_38671236_p2 is absorbed into DSP add_ln703_1204_fu_38671236_p2.
DSP Report: register add_ln703_1204_fu_38671236_p2 is absorbed into DSP add_ln703_1204_fu_38671236_p2.
DSP Report: operator add_ln703_1204_fu_38671236_p2 is absorbed into DSP add_ln703_1204_fu_38671236_p2.
DSP Report: operator mul_ln1118_1296_fu_5724_p2 is absorbed into DSP add_ln703_1204_fu_38671236_p2.
DSP Report: Generating DSP mul_ln1118_1255_fu_4500_p2, operation Mode is: A''*(B:0x111).
DSP Report: register data_83_V_read_1_reg_38697454_reg is absorbed into DSP mul_ln1118_1255_fu_4500_p2.
DSP Report: register data_83_V_read_1_reg_38697454_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1255_fu_4500_p2.
DSP Report: operator mul_ln1118_1255_fu_4500_p2 is absorbed into DSP mul_ln1118_1255_fu_4500_p2.
DSP Report: Generating DSP add_ln703_1203_fu_38671226_p2, operation Mode is: PCIN+A''*(B:0x11d).
DSP Report: register data_82_V_read_1_reg_38697465_reg is absorbed into DSP add_ln703_1203_fu_38671226_p2.
DSP Report: register data_82_V_read_1_reg_38697465_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1203_fu_38671226_p2.
DSP Report: operator add_ln703_1203_fu_38671226_p2 is absorbed into DSP add_ln703_1203_fu_38671226_p2.
DSP Report: operator mul_ln1118_1243_fu_4802_p2 is absorbed into DSP add_ln703_1203_fu_38671226_p2.
DSP Report: Generating DSP mul_ln1118_1227_fu_6203_p2, operation Mode is: A''*(B:0x243).
DSP Report: register data_81_V_read_1_reg_38697480_reg is absorbed into DSP mul_ln1118_1227_fu_6203_p2.
DSP Report: register data_81_V_read_1_reg_38697480_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1227_fu_6203_p2.
DSP Report: operator mul_ln1118_1227_fu_6203_p2 is absorbed into DSP mul_ln1118_1227_fu_6203_p2.
DSP Report: Generating DSP add_ln703_1197_fu_38671188_p2, operation Mode is: PCIN-(A:0x0):B''-C'.
DSP Report: register data_71_V_read_1_reg_38697627_reg is absorbed into DSP add_ln703_1197_fu_38671188_p2.
DSP Report: register data_71_V_read_1_reg_38697627_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1197_fu_38671188_p2.
DSP Report: register add_ln703_1197_fu_38671188_p2 is absorbed into DSP add_ln703_1197_fu_38671188_p2.
DSP Report: operator add_ln703_1197_fu_38671188_p2 is absorbed into DSP add_ln703_1197_fu_38671188_p2.
DSP Report: Generating DSP mul_ln1118_1390_fu_6314_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_1390_fu_6314_p2 is absorbed into DSP mul_ln1118_1390_fu_6314_p2.
DSP Report: register mul_ln1118_1390_fu_6314_p2 is absorbed into DSP mul_ln1118_1390_fu_6314_p2.
DSP Report: operator mul_ln1118_1390_fu_6314_p2 is absorbed into DSP mul_ln1118_1390_fu_6314_p2.
DSP Report: Generating DSP add_ln703_2182_reg_38702288_reg, operation Mode is: C+A''*(B:0x98).
DSP Report: register data_57_V_read_1_reg_38697832_reg is absorbed into DSP add_ln703_2182_reg_38702288_reg.
DSP Report: register data_57_V_read_1_reg_38697832_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2182_reg_38702288_reg.
DSP Report: register add_ln703_2182_reg_38702288_reg is absorbed into DSP add_ln703_2182_reg_38702288_reg.
DSP Report: operator add_ln703_2182_fu_38677222_p2 is absorbed into DSP add_ln703_2182_reg_38702288_reg.
DSP Report: operator mul_ln1118_882_fu_5791_p2 is absorbed into DSP add_ln703_2182_reg_38702288_reg.
DSP Report: Generating DSP mul_ln1118_1108_fu_7349_p2, operation Mode is: A''*(B:0xc9).
DSP Report: register data_72_V_read_1_reg_38697613_reg is absorbed into DSP mul_ln1118_1108_fu_7349_p2.
DSP Report: register data_72_V_read_1_reg_38697613_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1108_fu_7349_p2.
DSP Report: operator mul_ln1118_1108_fu_7349_p2 is absorbed into DSP mul_ln1118_1108_fu_7349_p2.
DSP Report: Generating DSP add_ln703_1732_reg_38701878_reg, operation Mode is: C+A''*(B:0x3ff77).
DSP Report: register add_ln703_1732_reg_38701878_reg is absorbed into DSP add_ln703_1732_reg_38701878_reg.
DSP Report: register add_ln703_1732_reg_38701878_reg is absorbed into DSP add_ln703_1732_reg_38701878_reg.
DSP Report: register add_ln703_1732_reg_38701878_reg is absorbed into DSP add_ln703_1732_reg_38701878_reg.
DSP Report: operator add_ln703_1732_fu_38674352_p2 is absorbed into DSP add_ln703_1732_reg_38701878_reg.
DSP Report: operator mul_ln1118_1564_fu_5494_p2 is absorbed into DSP add_ln703_1732_reg_38701878_reg.
DSP Report: Generating DSP mul_ln1118_879_fu_4313_p2, operation Mode is: A''*(B:0x3fd0d).
DSP Report: register mul_ln1118_879_fu_4313_p2 is absorbed into DSP mul_ln1118_879_fu_4313_p2.
DSP Report: register mul_ln1118_879_fu_4313_p2 is absorbed into DSP mul_ln1118_879_fu_4313_p2.
DSP Report: operator mul_ln1118_879_fu_4313_p2 is absorbed into DSP mul_ln1118_879_fu_4313_p2.
DSP Report: Generating DSP mul_ln1118_711_fu_5431_p2, operation Mode is: A''*(B:0x3fee6).
DSP Report: register mul_ln1118_711_fu_5431_p2 is absorbed into DSP mul_ln1118_711_fu_5431_p2.
DSP Report: register mul_ln1118_711_fu_5431_p2 is absorbed into DSP mul_ln1118_711_fu_5431_p2.
DSP Report: operator mul_ln1118_711_fu_5431_p2 is absorbed into DSP mul_ln1118_711_fu_5431_p2.
DSP Report: Generating DSP mul_ln1118_724_fu_4126_p2, operation Mode is: A''*(B:0x3fef4).
DSP Report: register mul_ln1118_724_fu_4126_p2 is absorbed into DSP mul_ln1118_724_fu_4126_p2.
DSP Report: register mul_ln1118_724_fu_4126_p2 is absorbed into DSP mul_ln1118_724_fu_4126_p2.
DSP Report: operator mul_ln1118_724_fu_4126_p2 is absorbed into DSP mul_ln1118_724_fu_4126_p2.
DSP Report: Generating DSP mul_ln1118_695_fu_5047_p2, operation Mode is: A''*(B:0x3fe3a).
DSP Report: register mul_ln1118_695_fu_5047_p2 is absorbed into DSP mul_ln1118_695_fu_5047_p2.
DSP Report: register mul_ln1118_695_fu_5047_p2 is absorbed into DSP mul_ln1118_695_fu_5047_p2.
DSP Report: operator mul_ln1118_695_fu_5047_p2 is absorbed into DSP mul_ln1118_695_fu_5047_p2.
DSP Report: Generating DSP mul_ln1118_677_fu_5563_p2, operation Mode is: A''*(B:0x3fe97).
DSP Report: register mul_ln1118_677_fu_5563_p2 is absorbed into DSP mul_ln1118_677_fu_5563_p2.
DSP Report: register mul_ln1118_677_fu_5563_p2 is absorbed into DSP mul_ln1118_677_fu_5563_p2.
DSP Report: operator mul_ln1118_677_fu_5563_p2 is absorbed into DSP mul_ln1118_677_fu_5563_p2.
DSP Report: Generating DSP add_ln703_1441_fu_38672500_p2, operation Mode is: C+A''*(B:0x3fdf1).
DSP Report: register add_ln703_1441_fu_38672500_p2 is absorbed into DSP add_ln703_1441_fu_38672500_p2.
DSP Report: register add_ln703_1441_fu_38672500_p2 is absorbed into DSP add_ln703_1441_fu_38672500_p2.
DSP Report: operator add_ln703_1441_fu_38672500_p2 is absorbed into DSP add_ln703_1441_fu_38672500_p2.
DSP Report: operator mul_ln1118_1873_fu_4984_p2 is absorbed into DSP add_ln703_1441_fu_38672500_p2.
DSP Report: Generating DSP mul_ln1118_1137_fu_5195_p2, operation Mode is: A''*(B:0x3ff2c).
DSP Report: register mul_ln1118_1137_fu_5195_p2 is absorbed into DSP mul_ln1118_1137_fu_5195_p2.
DSP Report: register mul_ln1118_1137_fu_5195_p2 is absorbed into DSP mul_ln1118_1137_fu_5195_p2.
DSP Report: operator mul_ln1118_1137_fu_5195_p2 is absorbed into DSP mul_ln1118_1137_fu_5195_p2.
DSP Report: Generating DSP mul_ln1118_1244_fu_4939_p2, operation Mode is: A''*(B:0x3ff06).
DSP Report: register mul_ln1118_1244_fu_4939_p2 is absorbed into DSP mul_ln1118_1244_fu_4939_p2.
DSP Report: register mul_ln1118_1244_fu_4939_p2 is absorbed into DSP mul_ln1118_1244_fu_4939_p2.
DSP Report: operator mul_ln1118_1244_fu_4939_p2 is absorbed into DSP mul_ln1118_1244_fu_4939_p2.
DSP Report: Generating DSP mul_ln1118_852_fu_7217_p2, operation Mode is: A''*(B:0x3ff68).
DSP Report: register mul_ln1118_852_fu_7217_p2 is absorbed into DSP mul_ln1118_852_fu_7217_p2.
DSP Report: register mul_ln1118_852_fu_7217_p2 is absorbed into DSP mul_ln1118_852_fu_7217_p2.
DSP Report: operator mul_ln1118_852_fu_7217_p2 is absorbed into DSP mul_ln1118_852_fu_7217_p2.
DSP Report: Generating DSP add_ln703_2263_fu_38677701_p2, operation Mode is: C+A''*(B:0x39).
DSP Report: register data_183_V_read_1_reg_38696005_reg is absorbed into DSP add_ln703_2263_fu_38677701_p2.
DSP Report: register data_183_V_read_1_reg_38696005_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2263_fu_38677701_p2.
DSP Report: operator add_ln703_2263_fu_38677701_p2 is absorbed into DSP add_ln703_2263_fu_38677701_p2.
DSP Report: operator mul_ln1118_2810_fu_7065_p2 is absorbed into DSP add_ln703_2263_fu_38677701_p2.
DSP Report: Generating DSP mul_ln1118_608_fu_7490_p2, operation Mode is: A''*(B:0x233).
DSP Report: register data_38_V_read_1_reg_38698113_reg is absorbed into DSP mul_ln1118_608_fu_7490_p2.
DSP Report: register zext_ln1118_500_reg_38699185_reg is absorbed into DSP mul_ln1118_608_fu_7490_p2.
DSP Report: operator mul_ln1118_608_fu_7490_p2 is absorbed into DSP mul_ln1118_608_fu_7490_p2.
DSP Report: Generating DSP add_ln703_717_fu_38669021_p2, operation Mode is: C+A''*(B:0x3fdca).
DSP Report: register add_ln703_717_fu_38669021_p2 is absorbed into DSP add_ln703_717_fu_38669021_p2.
DSP Report: register add_ln703_717_fu_38669021_p2 is absorbed into DSP add_ln703_717_fu_38669021_p2.
DSP Report: operator add_ln703_717_fu_38669021_p2 is absorbed into DSP add_ln703_717_fu_38669021_p2.
DSP Report: operator mul_ln1118_881_fu_4315_p2 is absorbed into DSP add_ln703_717_fu_38669021_p2.
DSP Report: Generating DSP add_ln703_1269_reg_38701403_reg, operation Mode is: C+A''*(B:0xab).
DSP Report: register data_72_V_read_1_reg_38697613_reg is absorbed into DSP add_ln703_1269_reg_38701403_reg.
DSP Report: register data_72_V_read_1_reg_38697613_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1269_reg_38701403_reg.
DSP Report: register add_ln703_1269_reg_38701403_reg is absorbed into DSP add_ln703_1269_reg_38701403_reg.
DSP Report: operator add_ln703_1269_fu_38671555_p2 is absorbed into DSP add_ln703_1269_reg_38701403_reg.
DSP Report: operator mul_ln1118_1109_fu_6629_p2 is absorbed into DSP add_ln703_1269_reg_38701403_reg.
DSP Report: Generating DSP mul_ln1118_2072_fu_5700_p2, operation Mode is: A''*(B:0x3ff83).
DSP Report: register mul_ln1118_2072_fu_5700_p2 is absorbed into DSP mul_ln1118_2072_fu_5700_p2.
DSP Report: register mul_ln1118_2072_fu_5700_p2 is absorbed into DSP mul_ln1118_2072_fu_5700_p2.
DSP Report: operator mul_ln1118_2072_fu_5700_p2 is absorbed into DSP mul_ln1118_2072_fu_5700_p2.
DSP Report: Generating DSP mul_ln1118_685_fu_7587_p2, operation Mode is: A''*(B:0x3ff32).
DSP Report: register mul_ln1118_685_fu_7587_p2 is absorbed into DSP mul_ln1118_685_fu_7587_p2.
DSP Report: register mul_ln1118_685_fu_7587_p2 is absorbed into DSP mul_ln1118_685_fu_7587_p2.
DSP Report: operator mul_ln1118_685_fu_7587_p2 is absorbed into DSP mul_ln1118_685_fu_7587_p2.
DSP Report: Generating DSP add_ln703_3497_fu_38685343_p2, operation Mode is: C+A''*(B:0x12b).
DSP Report: register data_193_V_read_1_reg_38695861_reg is absorbed into DSP add_ln703_3497_fu_38685343_p2.
DSP Report: register data_193_V_read_1_reg_38695861_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3497_fu_38685343_p2.
DSP Report: operator add_ln703_3497_fu_38685343_p2 is absorbed into DSP add_ln703_3497_fu_38685343_p2.
DSP Report: operator mul_ln1118_2972_fu_7584_p2 is absorbed into DSP add_ln703_3497_fu_38685343_p2.
DSP Report: Generating DSP add_ln703_3498_reg_38703848_reg, operation Mode is: PCIN+A''*(B:0x112).
DSP Report: register data_192_V_read_1_reg_38695874_reg is absorbed into DSP add_ln703_3498_reg_38703848_reg.
DSP Report: register data_192_V_read_1_reg_38695874_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3498_reg_38703848_reg.
DSP Report: register add_ln703_3498_reg_38703848_reg is absorbed into DSP add_ln703_3498_reg_38703848_reg.
DSP Report: operator add_ln703_3498_fu_38685353_p2 is absorbed into DSP add_ln703_3498_reg_38703848_reg.
DSP Report: operator mul_ln1118_2955_fu_4336_p2 is absorbed into DSP add_ln703_3498_reg_38703848_reg.
DSP Report: Generating DSP mul_ln1118_2816_fu_5115_p2, operation Mode is: A''*(B:0x10f).
DSP Report: register data_183_V_read_1_reg_38696005_reg is absorbed into DSP mul_ln1118_2816_fu_5115_p2.
DSP Report: register data_183_V_read_1_reg_38696005_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2816_fu_5115_p2.
DSP Report: operator mul_ln1118_2816_fu_5115_p2 is absorbed into DSP mul_ln1118_2816_fu_5115_p2.
DSP Report: Generating DSP add_ln703_3496_reg_38703843_reg, operation Mode is: PCIN+A''*(B:0x124).
DSP Report: register data_168_V_read_1_reg_38696211_reg is absorbed into DSP add_ln703_3496_reg_38703843_reg.
DSP Report: register data_168_V_read_1_reg_38696211_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3496_reg_38703843_reg.
DSP Report: register add_ln703_3496_reg_38703843_reg is absorbed into DSP add_ln703_3496_reg_38703843_reg.
DSP Report: operator add_ln703_3496_fu_38685337_p2 is absorbed into DSP add_ln703_3496_reg_38703843_reg.
DSP Report: operator mul_ln1118_2562_fu_4873_p2 is absorbed into DSP add_ln703_3496_reg_38703843_reg.
DSP Report: Generating DSP mul_ln1118_775_fu_6400_p2, operation Mode is: A''*(B:0x3ff99).
DSP Report: register mul_ln1118_775_fu_6400_p2 is absorbed into DSP mul_ln1118_775_fu_6400_p2.
DSP Report: register mul_ln1118_775_fu_6400_p2 is absorbed into DSP mul_ln1118_775_fu_6400_p2.
DSP Report: operator mul_ln1118_775_fu_6400_p2 is absorbed into DSP mul_ln1118_775_fu_6400_p2.
DSP Report: Generating DSP mul_ln1118_1348_fu_6250_p2, operation Mode is: A''*(B:0x35).
DSP Report: register data_88_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1348_fu_6250_p2.
DSP Report: register data_88_V_read_1_reg_38697392_reg is absorbed into DSP mul_ln1118_1348_fu_6250_p2.
DSP Report: operator mul_ln1118_1348_fu_6250_p2 is absorbed into DSP mul_ln1118_1348_fu_6250_p2.
DSP Report: Generating DSP add_ln703_1307_fu_38643142_p2, operation Mode is: PCIN+A''*(B:0x3b).
DSP Report: register data_74_V_read_int_reg_reg is absorbed into DSP add_ln703_1307_fu_38643142_p2.
DSP Report: register data_74_V_read_1_reg_38697586_reg is absorbed into DSP add_ln703_1307_fu_38643142_p2.
DSP Report: operator add_ln703_1307_fu_38643142_p2 is absorbed into DSP add_ln703_1307_fu_38643142_p2.
DSP Report: operator mul_ln1118_1139_fu_4298_p2 is absorbed into DSP add_ln703_1307_fu_38643142_p2.
DSP Report: Generating DSP mul_ln1118_1996_fu_5276_p2, operation Mode is: A''*(B:0x3ff76).
DSP Report: register mul_ln1118_1996_fu_5276_p2 is absorbed into DSP mul_ln1118_1996_fu_5276_p2.
DSP Report: register mul_ln1118_1996_fu_5276_p2 is absorbed into DSP mul_ln1118_1996_fu_5276_p2.
DSP Report: operator mul_ln1118_1996_fu_5276_p2 is absorbed into DSP mul_ln1118_1996_fu_5276_p2.
DSP Report: Generating DSP mul_ln1118_1968_fu_6704_p2, operation Mode is: A''*(B:0x3ff79).
DSP Report: register mul_ln1118_1968_fu_6704_p2 is absorbed into DSP mul_ln1118_1968_fu_6704_p2.
DSP Report: register mul_ln1118_1968_fu_6704_p2 is absorbed into DSP mul_ln1118_1968_fu_6704_p2.
DSP Report: operator mul_ln1118_1968_fu_6704_p2 is absorbed into DSP mul_ln1118_1968_fu_6704_p2.
DSP Report: Generating DSP add_ln703_1295_fu_38671673_p2, operation Mode is: C+A''*(B:0x6f).
DSP Report: register data_91_V_read_1_reg_38697347_reg is absorbed into DSP add_ln703_1295_fu_38671673_p2.
DSP Report: register data_91_V_read_1_reg_38697347_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1295_fu_38671673_p2.
DSP Report: operator add_ln703_1295_fu_38671673_p2 is absorbed into DSP add_ln703_1295_fu_38671673_p2.
DSP Report: operator mul_ln1118_1385_fu_5818_p2 is absorbed into DSP add_ln703_1295_fu_38671673_p2.
DSP Report: Generating DSP mul_ln1118_2000_fu_4294_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_2000_fu_4294_p2 is absorbed into DSP mul_ln1118_2000_fu_4294_p2.
DSP Report: register mul_ln1118_2000_fu_4294_p2 is absorbed into DSP mul_ln1118_2000_fu_4294_p2.
DSP Report: operator mul_ln1118_2000_fu_4294_p2 is absorbed into DSP mul_ln1118_2000_fu_4294_p2.
DSP Report: Generating DSP add_ln703_2269_fu_38677727_p2, operation Mode is: C+A''*(B:0x15).
DSP Report: register data_44_V_read_1_reg_38698031_reg is absorbed into DSP add_ln703_2269_fu_38677727_p2.
DSP Report: register data_44_V_read_1_reg_38698031_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2269_fu_38677727_p2.
DSP Report: operator add_ln703_2269_fu_38677727_p2 is absorbed into DSP add_ln703_2269_fu_38677727_p2.
DSP Report: operator mul_ln1118_698_fu_6442_p2 is absorbed into DSP add_ln703_2269_fu_38677727_p2.
DSP Report: Generating DSP mul_ln1118_1092_fu_5026_p2, operation Mode is: A''*(B:0x3ffea).
DSP Report: register mul_ln1118_1092_fu_5026_p2 is absorbed into DSP mul_ln1118_1092_fu_5026_p2.
DSP Report: register mul_ln1118_1092_fu_5026_p2 is absorbed into DSP mul_ln1118_1092_fu_5026_p2.
DSP Report: operator mul_ln1118_1092_fu_5026_p2 is absorbed into DSP mul_ln1118_1092_fu_5026_p2.
DSP Report: Generating DSP mul_ln1118_1346_fu_4183_p2, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_ln1118_1346_fu_4183_p2 is absorbed into DSP mul_ln1118_1346_fu_4183_p2.
DSP Report: register mul_ln1118_1346_fu_4183_p2 is absorbed into DSP mul_ln1118_1346_fu_4183_p2.
DSP Report: operator mul_ln1118_1346_fu_4183_p2 is absorbed into DSP mul_ln1118_1346_fu_4183_p2.
DSP Report: Generating DSP mul_ln1118_3002_fu_7107_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_3002_fu_7107_p2 is absorbed into DSP mul_ln1118_3002_fu_7107_p2.
DSP Report: register mul_ln1118_3002_fu_7107_p2 is absorbed into DSP mul_ln1118_3002_fu_7107_p2.
DSP Report: operator mul_ln1118_3002_fu_7107_p2 is absorbed into DSP mul_ln1118_3002_fu_7107_p2.
DSP Report: Generating DSP add_ln703_3408_reg_38703733_reg, operation Mode is: C+A''*(B:0x3ffd6).
DSP Report: register add_ln703_3408_reg_38703733_reg is absorbed into DSP add_ln703_3408_reg_38703733_reg.
DSP Report: register add_ln703_3408_reg_38703733_reg is absorbed into DSP add_ln703_3408_reg_38703733_reg.
DSP Report: register add_ln703_3408_reg_38703733_reg is absorbed into DSP add_ln703_3408_reg_38703733_reg.
DSP Report: operator add_ln703_3408_fu_38684791_p2 is absorbed into DSP add_ln703_3408_reg_38703733_reg.
DSP Report: operator mul_ln1118_2986_fu_6639_p2 is absorbed into DSP add_ln703_3408_reg_38703733_reg.
DSP Report: Generating DSP mul_ln1118_1563_fu_5771_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_1563_fu_5771_p2 is absorbed into DSP mul_ln1118_1563_fu_5771_p2.
DSP Report: register mul_ln1118_1563_fu_5771_p2 is absorbed into DSP mul_ln1118_1563_fu_5771_p2.
DSP Report: operator mul_ln1118_1563_fu_5771_p2 is absorbed into DSP mul_ln1118_1563_fu_5771_p2.
DSP Report: Generating DSP mul_ln1118_1036_fu_6769_p2, operation Mode is: A''*(B:0x3fec7).
DSP Report: register mul_ln1118_1036_fu_6769_p2 is absorbed into DSP mul_ln1118_1036_fu_6769_p2.
DSP Report: register mul_ln1118_1036_fu_6769_p2 is absorbed into DSP mul_ln1118_1036_fu_6769_p2.
DSP Report: operator mul_ln1118_1036_fu_6769_p2 is absorbed into DSP mul_ln1118_1036_fu_6769_p2.
DSP Report: Generating DSP mul_ln1118_1084_fu_7076_p2, operation Mode is: A''*(B:0x3fee1).
DSP Report: register mul_ln1118_1084_fu_7076_p2 is absorbed into DSP mul_ln1118_1084_fu_7076_p2.
DSP Report: register mul_ln1118_1084_fu_7076_p2 is absorbed into DSP mul_ln1118_1084_fu_7076_p2.
DSP Report: operator mul_ln1118_1084_fu_7076_p2 is absorbed into DSP mul_ln1118_1084_fu_7076_p2.
DSP Report: Generating DSP mul_ln1118_1262_fu_5410_p2, operation Mode is: A''*(B:0x3b).
DSP Report: register data_83_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1262_fu_5410_p2.
DSP Report: register data_83_V_read_1_reg_38697454_reg is absorbed into DSP mul_ln1118_1262_fu_5410_p2.
DSP Report: operator mul_ln1118_1262_fu_5410_p2 is absorbed into DSP mul_ln1118_1262_fu_5410_p2.
DSP Report: Generating DSP add_ln703_1758_reg_38700803_reg, operation Mode is: PCIN+A''*(B:0x26).
DSP Report: register data_74_V_read_int_reg_reg is absorbed into DSP add_ln703_1758_reg_38700803_reg.
DSP Report: register data_74_V_read_1_reg_38697586_reg is absorbed into DSP add_ln703_1758_reg_38700803_reg.
DSP Report: register add_ln703_1758_reg_38700803_reg is absorbed into DSP add_ln703_1758_reg_38700803_reg.
DSP Report: operator add_ln703_1758_fu_38643252_p2 is absorbed into DSP add_ln703_1758_reg_38700803_reg.
DSP Report: operator mul_ln1118_1138_fu_5087_p2 is absorbed into DSP add_ln703_1758_reg_38700803_reg.
DSP Report: Generating DSP mul_ln1118_2097_fu_5287_p2, operation Mode is: A''*(B:0x3ffc7).
DSP Report: register mul_ln1118_2097_fu_5287_p2 is absorbed into DSP mul_ln1118_2097_fu_5287_p2.
DSP Report: register mul_ln1118_2097_fu_5287_p2 is absorbed into DSP mul_ln1118_2097_fu_5287_p2.
DSP Report: operator mul_ln1118_2097_fu_5287_p2 is absorbed into DSP mul_ln1118_2097_fu_5287_p2.
DSP Report: Generating DSP mul_ln1118_1304_fu_4993_p2, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_ln1118_1304_fu_4993_p2 is absorbed into DSP mul_ln1118_1304_fu_4993_p2.
DSP Report: register mul_ln1118_1304_fu_4993_p2 is absorbed into DSP mul_ln1118_1304_fu_4993_p2.
DSP Report: operator mul_ln1118_1304_fu_4993_p2 is absorbed into DSP mul_ln1118_1304_fu_4993_p2.
DSP Report: Generating DSP add_ln703_1684_fu_38674022_p2, operation Mode is: C+A''*(B:0x2c).
DSP Report: register data_117_V_read_1_reg_38696963_reg is absorbed into DSP add_ln703_1684_fu_38674022_p2.
DSP Report: register data_117_V_read_1_reg_38696963_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1684_fu_38674022_p2.
DSP Report: operator add_ln703_1684_fu_38674022_p2 is absorbed into DSP add_ln703_1684_fu_38674022_p2.
DSP Report: operator mul_ln1118_1780_fu_6569_p2 is absorbed into DSP add_ln703_1684_fu_38674022_p2.
DSP Report: Generating DSP mul_ln1118_2011_fu_3920_p2, operation Mode is: A''*(B:0x3ffc5).
DSP Report: register mul_ln1118_2011_fu_3920_p2 is absorbed into DSP mul_ln1118_2011_fu_3920_p2.
DSP Report: register mul_ln1118_2011_fu_3920_p2 is absorbed into DSP mul_ln1118_2011_fu_3920_p2.
DSP Report: operator mul_ln1118_2011_fu_3920_p2 is absorbed into DSP mul_ln1118_2011_fu_3920_p2.
DSP Report: Generating DSP mul_ln1118_1931_fu_4455_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln1118_1931_fu_4455_p2 is absorbed into DSP mul_ln1118_1931_fu_4455_p2.
DSP Report: register mul_ln1118_1931_fu_4455_p2 is absorbed into DSP mul_ln1118_1931_fu_4455_p2.
DSP Report: operator mul_ln1118_1931_fu_4455_p2 is absorbed into DSP mul_ln1118_1931_fu_4455_p2.
DSP Report: Generating DSP mul_ln1118_1232_fu_6636_p2, operation Mode is: A''*(B:0x3ffc5).
DSP Report: register mul_ln1118_1232_fu_6636_p2 is absorbed into DSP mul_ln1118_1232_fu_6636_p2.
DSP Report: register mul_ln1118_1232_fu_6636_p2 is absorbed into DSP mul_ln1118_1232_fu_6636_p2.
DSP Report: operator mul_ln1118_1232_fu_6636_p2 is absorbed into DSP mul_ln1118_1232_fu_6636_p2.
DSP Report: Generating DSP mul_ln1118_784_fu_7131_p2, operation Mode is: A''*(B:0x3ff8b).
DSP Report: register mul_ln1118_784_fu_7131_p2 is absorbed into DSP mul_ln1118_784_fu_7131_p2.
DSP Report: register mul_ln1118_784_fu_7131_p2 is absorbed into DSP mul_ln1118_784_fu_7131_p2.
DSP Report: operator mul_ln1118_784_fu_7131_p2 is absorbed into DSP mul_ln1118_784_fu_7131_p2.
DSP Report: Generating DSP mul_ln1118_758_fu_6324_p2, operation Mode is: A''*(B:0x3ff89).
DSP Report: register mul_ln1118_758_fu_6324_p2 is absorbed into DSP mul_ln1118_758_fu_6324_p2.
DSP Report: register mul_ln1118_758_fu_6324_p2 is absorbed into DSP mul_ln1118_758_fu_6324_p2.
DSP Report: operator mul_ln1118_758_fu_6324_p2 is absorbed into DSP mul_ln1118_758_fu_6324_p2.
DSP Report: Generating DSP mul_ln1118_479_fu_6954_p2, operation Mode is: A''*(B:0x3ffcd).
DSP Report: register mul_ln1118_479_fu_6954_p2 is absorbed into DSP mul_ln1118_479_fu_6954_p2.
DSP Report: register mul_ln1118_479_fu_6954_p2 is absorbed into DSP mul_ln1118_479_fu_6954_p2.
DSP Report: operator mul_ln1118_479_fu_6954_p2 is absorbed into DSP mul_ln1118_479_fu_6954_p2.
DSP Report: Generating DSP add_ln703_688_fu_38641176_p2, operation Mode is: C+A''*(B:0x76).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP add_ln703_688_fu_38641176_p2.
DSP Report: register data_49_V_read_1_reg_38697957_reg is absorbed into DSP add_ln703_688_fu_38641176_p2.
DSP Report: operator add_ln703_688_fu_38641176_p2 is absorbed into DSP add_ln703_688_fu_38641176_p2.
DSP Report: operator mul_ln1118_767_fu_5611_p2 is absorbed into DSP add_ln703_688_fu_38641176_p2.
DSP Report: Generating DSP mul_ln1118_693_fu_5045_p2, operation Mode is: A''*(B:0x6e).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP mul_ln1118_693_fu_5045_p2.
DSP Report: register data_44_V_read_1_reg_38698031_reg is absorbed into DSP mul_ln1118_693_fu_5045_p2.
DSP Report: operator mul_ln1118_693_fu_5045_p2 is absorbed into DSP mul_ln1118_693_fu_5045_p2.
DSP Report: Generating DSP add_ln703_687_fu_38641166_p2, operation Mode is: PCIN+A''*(B:0x67).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_687_fu_38641166_p2.
DSP Report: register data_34_V_read_1_reg_38698171_reg is absorbed into DSP add_ln703_687_fu_38641166_p2.
DSP Report: operator add_ln703_687_fu_38641166_p2 is absorbed into DSP add_ln703_687_fu_38641166_p2.
DSP Report: operator mul_ln1118_544_fu_5790_p2 is absorbed into DSP add_ln703_687_fu_38641166_p2.
DSP Report: Generating DSP mul_ln1118_808_fu_6464_p2, operation Mode is: A''*(B:0x8a).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP mul_ln1118_808_fu_6464_p2.
DSP Report: register data_52_V_read_1_reg_38697911_reg is absorbed into DSP mul_ln1118_808_fu_6464_p2.
DSP Report: operator mul_ln1118_808_fu_6464_p2 is absorbed into DSP mul_ln1118_808_fu_6464_p2.
DSP Report: Generating DSP add_ln703_686_fu_38641160_p2, operation Mode is: PCIN+A''*(B:0x8e).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP add_ln703_686_fu_38641160_p2.
DSP Report: register data_50_V_read_1_reg_38697943_reg is absorbed into DSP add_ln703_686_fu_38641160_p2.
DSP Report: operator add_ln703_686_fu_38641160_p2 is absorbed into DSP add_ln703_686_fu_38641160_p2.
DSP Report: operator mul_ln1118_778_fu_4265_p2 is absorbed into DSP add_ln703_686_fu_38641160_p2.
DSP Report: Generating DSP add_ln703_686_reg_38700283_reg, operation Mode is: PCIN+A''*(B:0xc9).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP add_ln703_686_reg_38700283_reg.
DSP Report: register data_51_V_read_1_reg_38697928_reg is absorbed into DSP add_ln703_686_reg_38700283_reg.
DSP Report: register add_ln703_686_reg_38700283_reg is absorbed into DSP add_ln703_686_reg_38700283_reg.
DSP Report: operator add_ln703_686_fu_38641160_p2 is absorbed into DSP add_ln703_686_reg_38700283_reg.
DSP Report: operator mul_ln1118_791_fu_5350_p2 is absorbed into DSP add_ln703_686_reg_38700283_reg.
DSP Report: Generating DSP mul_ln1118_736_fu_6090_p2, operation Mode is: A''*(B:0xae).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP mul_ln1118_736_fu_6090_p2.
DSP Report: register data_47_V_read_1_reg_38697984_reg is absorbed into DSP mul_ln1118_736_fu_6090_p2.
DSP Report: operator mul_ln1118_736_fu_6090_p2 is absorbed into DSP mul_ln1118_736_fu_6090_p2.
DSP Report: Generating DSP add_ln703_683_fu_38641148_p2, operation Mode is: PCIN+A''*(B:0x8c).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP add_ln703_683_fu_38641148_p2.
DSP Report: register data_48_V_read_1_reg_38697974_reg is absorbed into DSP add_ln703_683_fu_38641148_p2.
DSP Report: operator add_ln703_683_fu_38641148_p2 is absorbed into DSP add_ln703_683_fu_38641148_p2.
DSP Report: operator mul_ln1118_749_fu_6869_p2 is absorbed into DSP add_ln703_683_fu_38641148_p2.
DSP Report: Generating DSP mul_ln1118_723_fu_6854_p2, operation Mode is: A''*(B:0xc8).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP mul_ln1118_723_fu_6854_p2.
DSP Report: register data_46_V_read_1_reg_38698000_reg is absorbed into DSP mul_ln1118_723_fu_6854_p2.
DSP Report: operator mul_ln1118_723_fu_6854_p2 is absorbed into DSP mul_ln1118_723_fu_6854_p2.
DSP Report: Generating DSP add_ln703_681_fu_38641128_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_681_fu_38641128_p2 is absorbed into DSP add_ln703_681_fu_38641128_p2.
DSP Report: register add_ln703_681_fu_38641128_p2 is absorbed into DSP add_ln703_681_fu_38641128_p2.
DSP Report: register add_ln703_681_fu_38641128_p2 is absorbed into DSP add_ln703_681_fu_38641128_p2.
DSP Report: register add_ln703_681_fu_38641128_p2 is absorbed into DSP add_ln703_681_fu_38641128_p2.
DSP Report: register add_ln703_681_fu_38641128_p2 is absorbed into DSP add_ln703_681_fu_38641128_p2.
DSP Report: operator add_ln703_681_fu_38641128_p2 is absorbed into DSP add_ln703_681_fu_38641128_p2.
DSP Report: Generating DSP mul_ln1118_592_fu_5140_p2, operation Mode is: A''*(B:0xf5).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP mul_ln1118_592_fu_5140_p2.
DSP Report: register data_37_V_read_1_reg_38698131_reg is absorbed into DSP mul_ln1118_592_fu_5140_p2.
DSP Report: operator mul_ln1118_592_fu_5140_p2 is absorbed into DSP mul_ln1118_592_fu_5140_p2.
DSP Report: Generating DSP add_ln703_680_fu_38641122_p2, operation Mode is: PCIN+A''*(B:0xcd).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_680_fu_38641122_p2.
DSP Report: register data_35_V_read_1_reg_38698157_reg is absorbed into DSP add_ln703_680_fu_38641122_p2.
DSP Report: operator add_ln703_680_fu_38641122_p2 is absorbed into DSP add_ln703_680_fu_38641122_p2.
DSP Report: operator mul_ln1118_560_fu_4287_p2 is absorbed into DSP add_ln703_680_fu_38641122_p2.
DSP Report: Generating DSP add_ln703_680_reg_38700273_reg, operation Mode is: PCIN+A''*(B:0xb9).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_680_reg_38700273_reg.
DSP Report: register data_36_V_read_1_reg_38698146_reg is absorbed into DSP add_ln703_680_reg_38700273_reg.
DSP Report: register add_ln703_680_reg_38700273_reg is absorbed into DSP add_ln703_680_reg_38700273_reg.
DSP Report: operator add_ln703_680_fu_38641122_p2 is absorbed into DSP add_ln703_680_reg_38700273_reg.
DSP Report: operator mul_ln1118_576_fu_7600_p2 is absorbed into DSP add_ln703_680_reg_38700273_reg.
DSP Report: Generating DSP mul_ln1118_464_fu_6748_p2, operation Mode is: A''*(B:0x3fc73).
DSP Report: register mul_ln1118_464_fu_6748_p2 is absorbed into DSP mul_ln1118_464_fu_6748_p2.
DSP Report: register mul_ln1118_464_fu_6748_p2 is absorbed into DSP mul_ln1118_464_fu_6748_p2.
DSP Report: operator mul_ln1118_464_fu_6748_p2 is absorbed into DSP mul_ln1118_464_fu_6748_p2.
DSP Report: Generating DSP mul_ln1118_664_fu_5731_p2, operation Mode is: A''*(B:0x3fdd4).
DSP Report: register mul_ln1118_664_fu_5731_p2 is absorbed into DSP mul_ln1118_664_fu_5731_p2.
DSP Report: register mul_ln1118_664_fu_5731_p2 is absorbed into DSP mul_ln1118_664_fu_5731_p2.
DSP Report: operator mul_ln1118_664_fu_5731_p2 is absorbed into DSP mul_ln1118_664_fu_5731_p2.
DSP Report: Generating DSP mul_ln1118_676_fu_6487_p2, operation Mode is: A''*(B:0x3feba).
DSP Report: register mul_ln1118_676_fu_6487_p2 is absorbed into DSP mul_ln1118_676_fu_6487_p2.
DSP Report: register mul_ln1118_676_fu_6487_p2 is absorbed into DSP mul_ln1118_676_fu_6487_p2.
DSP Report: operator mul_ln1118_676_fu_6487_p2 is absorbed into DSP mul_ln1118_676_fu_6487_p2.
DSP Report: Generating DSP add_ln703_669_fu_38641054_p2, operation Mode is: C+A''*(B:0x314).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_669_fu_38641054_p2.
DSP Report: register data_54_V_read_1_reg_38697878_reg is absorbed into DSP add_ln703_669_fu_38641054_p2.
DSP Report: operator add_ln703_669_fu_38641054_p2 is absorbed into DSP add_ln703_669_fu_38641054_p2.
DSP Report: operator mul_ln1118_834_fu_6265_p2 is absorbed into DSP add_ln703_669_fu_38641054_p2.
DSP Report: Generating DSP add_ln703_670_reg_38700258_reg, operation Mode is: PCIN+A''*(B:0x273).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_670_reg_38700258_reg.
DSP Report: register data_39_V_read_1_reg_38698097_reg is absorbed into DSP add_ln703_670_reg_38700258_reg.
DSP Report: register add_ln703_670_reg_38700258_reg is absorbed into DSP add_ln703_670_reg_38700258_reg.
DSP Report: operator add_ln703_670_fu_38641064_p2 is absorbed into DSP add_ln703_670_reg_38700258_reg.
DSP Report: operator mul_ln1118_619_fu_7516_p2 is absorbed into DSP add_ln703_670_reg_38700258_reg.
DSP Report: Generating DSP mul_ln1118_527_fu_5550_p2, operation Mode is: A''*(B:0xbb).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mul_ln1118_527_fu_5550_p2.
DSP Report: register data_33_V_read_1_reg_38698186_reg is absorbed into DSP mul_ln1118_527_fu_5550_p2.
DSP Report: operator mul_ln1118_527_fu_5550_p2 is absorbed into DSP mul_ln1118_527_fu_5550_p2.
DSP Report: Generating DSP add_ln703_675_fu_38641096_p2, operation Mode is: PCIN+A''*(B:0x8a).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_675_fu_38641096_p2.
DSP Report: register data_31_V_read_1_reg_38698209_reg is absorbed into DSP add_ln703_675_fu_38641096_p2.
DSP Report: operator add_ln703_675_fu_38641096_p2 is absorbed into DSP add_ln703_675_fu_38641096_p2.
DSP Report: operator mul_ln1118_493_fu_6810_p2 is absorbed into DSP add_ln703_675_fu_38641096_p2.
DSP Report: Generating DSP mul_ln1118_646_fu_7167_p2, operation Mode is: A''*(B:0x3ff15).
DSP Report: register mul_ln1118_646_fu_7167_p2 is absorbed into DSP mul_ln1118_646_fu_7167_p2.
DSP Report: register mul_ln1118_646_fu_7167_p2 is absorbed into DSP mul_ln1118_646_fu_7167_p2.
DSP Report: operator mul_ln1118_646_fu_7167_p2 is absorbed into DSP mul_ln1118_646_fu_7167_p2.
DSP Report: Generating DSP add_ln703_674_fu_38641086_p2, operation Mode is: C+A''*(B:0x166).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP add_ln703_674_fu_38641086_p2.
DSP Report: register data_53_V_read_1_reg_38697894_reg is absorbed into DSP add_ln703_674_fu_38641086_p2.
DSP Report: operator add_ln703_674_fu_38641086_p2 is absorbed into DSP add_ln703_674_fu_38641086_p2.
DSP Report: operator mul_ln1118_823_fu_4684_p2 is absorbed into DSP add_ln703_674_fu_38641086_p2.
DSP Report: Generating DSP mul_ln1118_632_fu_3871_p2, operation Mode is: A''*(B:0x193).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP mul_ln1118_632_fu_3871_p2.
DSP Report: register data_40_V_read_1_reg_38698084_reg is absorbed into DSP mul_ln1118_632_fu_3871_p2.
DSP Report: operator mul_ln1118_632_fu_3871_p2 is absorbed into DSP mul_ln1118_632_fu_3871_p2.
DSP Report: Generating DSP add_ln703_673_fu_38641080_p2, operation Mode is: PCIN+A''*(B:0x184).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_673_fu_38641080_p2.
DSP Report: register data_32_V_read_1_reg_38698196_reg is absorbed into DSP add_ln703_673_fu_38641080_p2.
DSP Report: operator add_ln703_673_fu_38641080_p2 is absorbed into DSP add_ln703_673_fu_38641080_p2.
DSP Report: operator mul_ln1118_510_fu_6345_p2 is absorbed into DSP add_ln703_673_fu_38641080_p2.
DSP Report: Generating DSP add_ln703_673_reg_38700263_reg, operation Mode is: PCIN+A''*(B:0x1b6).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_673_reg_38700263_reg.
DSP Report: register data_45_V_read_1_reg_38698014_reg is absorbed into DSP add_ln703_673_reg_38700263_reg.
DSP Report: register add_ln703_673_reg_38700263_reg is absorbed into DSP add_ln703_673_reg_38700263_reg.
DSP Report: operator add_ln703_673_fu_38641080_p2 is absorbed into DSP add_ln703_673_reg_38700263_reg.
DSP Report: operator mul_ln1118_708_fu_7368_p2 is absorbed into DSP add_ln703_673_reg_38700263_reg.
DSP Report: Generating DSP mul_ln1118_602_fu_7588_p2, operation Mode is: A''*(B:0xd1).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP mul_ln1118_602_fu_7588_p2.
DSP Report: register data_37_V_read_1_reg_38698131_reg is absorbed into DSP mul_ln1118_602_fu_7588_p2.
DSP Report: operator mul_ln1118_602_fu_7588_p2 is absorbed into DSP mul_ln1118_602_fu_7588_p2.
DSP Report: Generating DSP add_ln703_841_fu_38641944_p2, operation Mode is: C+A''*(B:0x3ff5a).
DSP Report: register add_ln703_841_fu_38641944_p2 is absorbed into DSP add_ln703_841_fu_38641944_p2.
DSP Report: register add_ln703_841_fu_38641944_p2 is absorbed into DSP add_ln703_841_fu_38641944_p2.
DSP Report: operator add_ln703_841_fu_38641944_p2 is absorbed into DSP add_ln703_841_fu_38641944_p2.
DSP Report: operator mul_ln1118_845_fu_7548_p2 is absorbed into DSP add_ln703_841_fu_38641944_p2.
DSP Report: Generating DSP mul_ln1118_691_fu_6391_p2, operation Mode is: A''*(B:0x124).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP mul_ln1118_691_fu_6391_p2.
DSP Report: register data_44_V_read_1_reg_38698031_reg is absorbed into DSP mul_ln1118_691_fu_6391_p2.
DSP Report: operator mul_ln1118_691_fu_6391_p2 is absorbed into DSP mul_ln1118_691_fu_6391_p2.
DSP Report: Generating DSP add_ln703_840_fu_38641934_p2, operation Mode is: PCIN+A''*(B:0x12c).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP add_ln703_840_fu_38641934_p2.
DSP Report: register data_43_V_read_1_reg_38698043_reg is absorbed into DSP add_ln703_840_fu_38641934_p2.
DSP Report: operator add_ln703_840_fu_38641934_p2 is absorbed into DSP add_ln703_840_fu_38641934_p2.
DSP Report: operator mul_ln1118_688_fu_4733_p2 is absorbed into DSP add_ln703_840_fu_38641934_p2.
DSP Report: Generating DSP mul_ln1118_628_fu_3868_p2, operation Mode is: A''*(B:0x159).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP mul_ln1118_628_fu_3868_p2.
DSP Report: register data_39_V_read_1_reg_38698097_reg is absorbed into DSP mul_ln1118_628_fu_3868_p2.
DSP Report: operator mul_ln1118_628_fu_3868_p2 is absorbed into DSP mul_ln1118_628_fu_3868_p2.
DSP Report: Generating DSP add_ln703_838_fu_38641918_p2, operation Mode is: C+A''*(B:0x3fe92).
DSP Report: register add_ln703_838_fu_38641918_p2 is absorbed into DSP add_ln703_838_fu_38641918_p2.
DSP Report: register add_ln703_838_fu_38641918_p2 is absorbed into DSP add_ln703_838_fu_38641918_p2.
DSP Report: operator add_ln703_838_fu_38641918_p2 is absorbed into DSP add_ln703_838_fu_38641918_p2.
DSP Report: operator mul_ln1118_859_fu_4421_p2 is absorbed into DSP add_ln703_838_fu_38641918_p2.
DSP Report: Generating DSP mul_ln1118_660_fu_5728_p2, operation Mode is: A''*(B:0x3fe9e).
DSP Report: register mul_ln1118_660_fu_5728_p2 is absorbed into DSP mul_ln1118_660_fu_5728_p2.
DSP Report: register mul_ln1118_660_fu_5728_p2 is absorbed into DSP mul_ln1118_660_fu_5728_p2.
DSP Report: operator mul_ln1118_660_fu_5728_p2 is absorbed into DSP mul_ln1118_660_fu_5728_p2.
DSP Report: Generating DSP mul_ln1118_553_fu_4280_p2, operation Mode is: A''*(B:0x3ffd2).
DSP Report: register mul_ln1118_553_fu_4280_p2 is absorbed into DSP mul_ln1118_553_fu_4280_p2.
DSP Report: register mul_ln1118_553_fu_4280_p2 is absorbed into DSP mul_ln1118_553_fu_4280_p2.
DSP Report: operator mul_ln1118_553_fu_4280_p2 is absorbed into DSP mul_ln1118_553_fu_4280_p2.
DSP Report: Generating DSP mul_ln1118_585_fu_6689_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_585_fu_6689_p2 is absorbed into DSP mul_ln1118_585_fu_6689_p2.
DSP Report: register mul_ln1118_585_fu_6689_p2 is absorbed into DSP mul_ln1118_585_fu_6689_p2.
DSP Report: operator mul_ln1118_585_fu_6689_p2 is absorbed into DSP mul_ln1118_585_fu_6689_p2.
DSP Report: Generating DSP mul_ln1118_569_fu_5440_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_569_fu_5440_p2 is absorbed into DSP mul_ln1118_569_fu_5440_p2.
DSP Report: register mul_ln1118_569_fu_5440_p2 is absorbed into DSP mul_ln1118_569_fu_5440_p2.
DSP Report: operator mul_ln1118_569_fu_5440_p2 is absorbed into DSP mul_ln1118_569_fu_5440_p2.
DSP Report: Generating DSP mul_ln1118_536_fu_5602_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_536_fu_5602_p2 is absorbed into DSP mul_ln1118_536_fu_5602_p2.
DSP Report: register mul_ln1118_536_fu_5602_p2 is absorbed into DSP mul_ln1118_536_fu_5602_p2.
DSP Report: operator mul_ln1118_536_fu_5602_p2 is absorbed into DSP mul_ln1118_536_fu_5602_p2.
DSP Report: Generating DSP add_ln703_546_fu_38640364_p2, operation Mode is: C+A''*(B:0x76).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_546_fu_38640364_p2.
DSP Report: register data_39_V_read_1_reg_38698097_reg is absorbed into DSP add_ln703_546_fu_38640364_p2.
DSP Report: operator add_ln703_546_fu_38640364_p2 is absorbed into DSP add_ln703_546_fu_38640364_p2.
DSP Report: operator mul_ln1118_626_fu_6211_p2 is absorbed into DSP add_ln703_546_fu_38640364_p2.
DSP Report: Generating DSP mul_ln1118_613_fu_6644_p2, operation Mode is: A''*(B:0x3ffa1).
DSP Report: register mul_ln1118_613_fu_6644_p2 is absorbed into DSP mul_ln1118_613_fu_6644_p2.
DSP Report: register mul_ln1118_613_fu_6644_p2 is absorbed into DSP mul_ln1118_613_fu_6644_p2.
DSP Report: operator mul_ln1118_613_fu_6644_p2 is absorbed into DSP mul_ln1118_613_fu_6644_p2.
DSP Report: Generating DSP mul_ln1118_679_fu_7413_p2, operation Mode is: A''*(B:0x3fef3).
DSP Report: register mul_ln1118_679_fu_7413_p2 is absorbed into DSP mul_ln1118_679_fu_7413_p2.
DSP Report: register mul_ln1118_679_fu_7413_p2 is absorbed into DSP mul_ln1118_679_fu_7413_p2.
DSP Report: operator mul_ln1118_679_fu_7413_p2 is absorbed into DSP mul_ln1118_679_fu_7413_p2.
DSP Report: Generating DSP add_ln703_718_fu_38669031_p2, operation Mode is: C+A''*(B:0x2b0).
DSP Report: register data_52_V_read_1_reg_38697911_reg is absorbed into DSP add_ln703_718_fu_38669031_p2.
DSP Report: register data_52_V_read_1_reg_38697911_pp0_iter1_reg_reg is absorbed into DSP add_ln703_718_fu_38669031_p2.
DSP Report: operator add_ln703_718_fu_38669031_p2 is absorbed into DSP add_ln703_718_fu_38669031_p2.
DSP Report: operator mul_ln1118_811_fu_5053_p2 is absorbed into DSP add_ln703_718_fu_38669031_p2.
DSP Report: Generating DSP mul_ln1118_825_fu_4347_p2, operation Mode is: A''*(B:0x1eb).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP mul_ln1118_825_fu_4347_p2.
DSP Report: register data_53_V_read_1_reg_38697894_reg is absorbed into DSP mul_ln1118_825_fu_4347_p2.
DSP Report: operator mul_ln1118_825_fu_4347_p2 is absorbed into DSP mul_ln1118_825_fu_4347_p2.
DSP Report: Generating DSP add_ln703_726_fu_38641310_p2, operation Mode is: PCIN+A''*(B:0x167).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_726_fu_38641310_p2.
DSP Report: register data_45_V_read_1_reg_38698014_reg is absorbed into DSP add_ln703_726_fu_38641310_p2.
DSP Report: operator add_ln703_726_fu_38641310_p2 is absorbed into DSP add_ln703_726_fu_38641310_p2.
DSP Report: operator mul_ln1118_713_fu_6271_p2 is absorbed into DSP add_ln703_726_fu_38641310_p2.
DSP Report: Generating DSP add_ln703_726_fu_38641310_p2, operation Mode is: PCIN+A''*(B:0x1c3).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP add_ln703_726_fu_38641310_p2.
DSP Report: register data_41_V_read_1_reg_38698074_reg is absorbed into DSP add_ln703_726_fu_38641310_p2.
DSP Report: operator add_ln703_726_fu_38641310_p2 is absorbed into DSP add_ln703_726_fu_38641310_p2.
DSP Report: operator mul_ln1118_650_fu_4889_p2 is absorbed into DSP add_ln703_726_fu_38641310_p2.
DSP Report: Generating DSP add_ln703_726_reg_38700328_reg, operation Mode is: PCIN+A''*(B:0x142).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP add_ln703_726_reg_38700328_reg.
DSP Report: register data_51_V_read_1_reg_38697928_reg is absorbed into DSP add_ln703_726_reg_38700328_reg.
DSP Report: register add_ln703_726_reg_38700328_reg is absorbed into DSP add_ln703_726_reg_38700328_reg.
DSP Report: operator add_ln703_726_fu_38641310_p2 is absorbed into DSP add_ln703_726_reg_38700328_reg.
DSP Report: operator mul_ln1118_795_fu_7402_p2 is absorbed into DSP add_ln703_726_reg_38700328_reg.
DSP Report: Generating DSP mul_ln1118_579_fu_5475_p2, operation Mode is: A''*(B:0x1ce).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP mul_ln1118_579_fu_5475_p2.
DSP Report: register data_36_V_read_1_reg_38698146_reg is absorbed into DSP mul_ln1118_579_fu_5475_p2.
DSP Report: operator mul_ln1118_579_fu_5475_p2 is absorbed into DSP mul_ln1118_579_fu_5475_p2.
DSP Report: Generating DSP add_ln703_723_fu_38641284_p2, operation Mode is: PCIN+A''*(B:0x15b).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP add_ln703_723_fu_38641284_p2.
DSP Report: register data_33_V_read_1_reg_38698186_reg is absorbed into DSP add_ln703_723_fu_38641284_p2.
DSP Report: operator add_ln703_723_fu_38641284_p2 is absorbed into DSP add_ln703_723_fu_38641284_p2.
DSP Report: operator mul_ln1118_530_fu_3988_p2 is absorbed into DSP add_ln703_723_fu_38641284_p2.
DSP Report: Generating DSP add_ln703_723_fu_38641284_p2, operation Mode is: PCIN+A''*(B:0x183).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_723_fu_38641284_p2.
DSP Report: register data_32_V_read_1_reg_38698196_reg is absorbed into DSP add_ln703_723_fu_38641284_p2.
DSP Report: operator add_ln703_723_fu_38641284_p2 is absorbed into DSP add_ln703_723_fu_38641284_p2.
DSP Report: operator mul_ln1118_513_fu_4065_p2 is absorbed into DSP add_ln703_723_fu_38641284_p2.
DSP Report: Generating DSP add_ln703_723_reg_38700323_reg, operation Mode is: PCIN+A''*(B:0x118).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_723_reg_38700323_reg.
DSP Report: register data_34_V_read_1_reg_38698171_reg is absorbed into DSP add_ln703_723_reg_38700323_reg.
DSP Report: register add_ln703_723_reg_38700323_reg is absorbed into DSP add_ln703_723_reg_38700323_reg.
DSP Report: operator add_ln703_723_fu_38641284_p2 is absorbed into DSP add_ln703_723_reg_38700323_reg.
DSP Report: operator mul_ln1118_547_fu_3902_p2 is absorbed into DSP add_ln703_723_reg_38700323_reg.
DSP Report: Generating DSP mul_ln1118_908_fu_6043_p2, operation Mode is: A''*(B:0x69).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP mul_ln1118_908_fu_6043_p2.
DSP Report: register data_59_V_read_1_reg_38697798_reg is absorbed into DSP mul_ln1118_908_fu_6043_p2.
DSP Report: operator mul_ln1118_908_fu_6043_p2 is absorbed into DSP mul_ln1118_908_fu_6043_p2.
DSP Report: Generating DSP add_ln703_736_fu_38641382_p2, operation Mode is: C+A''*(B:0x3ff93).
DSP Report: register add_ln703_736_fu_38641382_p2 is absorbed into DSP add_ln703_736_fu_38641382_p2.
DSP Report: register add_ln703_736_fu_38641382_p2 is absorbed into DSP add_ln703_736_fu_38641382_p2.
DSP Report: operator add_ln703_736_fu_38641382_p2 is absorbed into DSP add_ln703_736_fu_38641382_p2.
DSP Report: operator mul_ln1118_697_fu_5048_p2 is absorbed into DSP add_ln703_736_fu_38641382_p2.
DSP Report: Generating DSP mul_ln1118_564_fu_4942_p2, operation Mode is: A''*(B:0xf9).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP mul_ln1118_564_fu_4942_p2.
DSP Report: register data_35_V_read_1_reg_38698157_reg is absorbed into DSP mul_ln1118_564_fu_4942_p2.
DSP Report: operator mul_ln1118_564_fu_4942_p2 is absorbed into DSP mul_ln1118_564_fu_4942_p2.
DSP Report: Generating DSP add_ln703_730_fu_38641326_p2, operation Mode is: C+A''*(B:0x3ff5a).
DSP Report: register add_ln703_730_fu_38641326_p2 is absorbed into DSP add_ln703_730_fu_38641326_p2.
DSP Report: register add_ln703_730_fu_38641326_p2 is absorbed into DSP add_ln703_730_fu_38641326_p2.
DSP Report: operator add_ln703_730_fu_38641326_p2 is absorbed into DSP add_ln703_730_fu_38641326_p2.
DSP Report: operator mul_ln1118_867_fu_4752_p2 is absorbed into DSP add_ln703_730_fu_38641326_p2.
DSP Report: Generating DSP mul_ln1118_752_fu_5377_p2, operation Mode is: A''*(B:0x3ff75).
DSP Report: register mul_ln1118_752_fu_5377_p2 is absorbed into DSP mul_ln1118_752_fu_5377_p2.
DSP Report: register mul_ln1118_752_fu_5377_p2 is absorbed into DSP mul_ln1118_752_fu_5377_p2.
DSP Report: operator mul_ln1118_752_fu_5377_p2 is absorbed into DSP mul_ln1118_752_fu_5377_p2.
DSP Report: Generating DSP add_ln703_729_fu_38641316_p2, operation Mode is: C+A''*(B:0x15b).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP add_ln703_729_fu_38641316_p2.
DSP Report: register data_55_V_read_1_reg_38697863_reg is absorbed into DSP add_ln703_729_fu_38641316_p2.
DSP Report: operator add_ln703_729_fu_38641316_p2 is absorbed into DSP add_ln703_729_fu_38641316_p2.
DSP Report: operator mul_ln1118_851_fu_6764_p2 is absorbed into DSP add_ln703_729_fu_38641316_p2.
DSP Report: Generating DSP mul_ln1118_497_fu_6031_p2, operation Mode is: A''*(B:0x3ffad).
DSP Report: register mul_ln1118_497_fu_6031_p2 is absorbed into DSP mul_ln1118_497_fu_6031_p2.
DSP Report: register mul_ln1118_497_fu_6031_p2 is absorbed into DSP mul_ln1118_497_fu_6031_p2.
DSP Report: operator mul_ln1118_497_fu_6031_p2 is absorbed into DSP mul_ln1118_497_fu_6031_p2.
DSP Report: Generating DSP add_ln703_733_fu_38641356_p2, operation Mode is: C+A''*(B:0x86).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_733_fu_38641356_p2.
DSP Report: register data_54_V_read_1_reg_38697878_reg is absorbed into DSP add_ln703_733_fu_38641356_p2.
DSP Report: operator add_ln703_733_fu_38641356_p2 is absorbed into DSP add_ln703_733_fu_38641356_p2.
DSP Report: operator mul_ln1118_838_fu_5147_p2 is absorbed into DSP add_ln703_733_fu_38641356_p2.
DSP Report: Generating DSP mul_ln1118_726_fu_4179_p2, operation Mode is: A''*(B:0xa4).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP mul_ln1118_726_fu_4179_p2.
DSP Report: register data_46_V_read_1_reg_38698000_reg is absorbed into DSP mul_ln1118_726_fu_4179_p2.
DSP Report: operator mul_ln1118_726_fu_4179_p2 is absorbed into DSP mul_ln1118_726_fu_4179_p2.
DSP Report: Generating DSP add_ln703_732_fu_38641346_p2, operation Mode is: PCIN+A''*(B:0x8f).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_732_fu_38641346_p2.
DSP Report: register data_39_V_read_1_reg_38698097_reg is absorbed into DSP add_ln703_732_fu_38641346_p2.
DSP Report: operator add_ln703_732_fu_38641346_p2 is absorbed into DSP add_ln703_732_fu_38641346_p2.
DSP Report: operator mul_ln1118_621_fu_6385_p2 is absorbed into DSP add_ln703_732_fu_38641346_p2.
DSP Report: Generating DSP mul_ln1118_367_fu_6080_p2, operation Mode is: A''*(B:0x16b).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_367_fu_6080_p2.
DSP Report: register data_23_V_read_1_reg_38698325_reg is absorbed into DSP mul_ln1118_367_fu_6080_p2.
DSP Report: operator mul_ln1118_367_fu_6080_p2 is absorbed into DSP mul_ln1118_367_fu_6080_p2.
DSP Report: Generating DSP add_ln703_417_reg_38699988_reg, operation Mode is: PCIN+A''*(B:0x1eb).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_417_reg_38699988_reg.
DSP Report: register data_22_V_read_1_reg_38698341_reg is absorbed into DSP add_ln703_417_reg_38699988_reg.
DSP Report: register add_ln703_417_reg_38699988_reg is absorbed into DSP add_ln703_417_reg_38699988_reg.
DSP Report: operator add_ln703_417_fu_38639584_p2 is absorbed into DSP add_ln703_417_reg_38699988_reg.
DSP Report: operator mul_ln1118_352_fu_6562_p2 is absorbed into DSP add_ln703_417_reg_38699988_reg.
DSP Report: Generating DSP add_ln703_420_fu_38639596_p2, operation Mode is: -C'+A''*(B:0x4f)+1-1.
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP add_ln703_420_fu_38639596_p2.
DSP Report: register data_24_V_read_1_reg_38698312_reg is absorbed into DSP add_ln703_420_fu_38639596_p2.
DSP Report: register add_ln703_420_fu_38639596_p2 is absorbed into DSP add_ln703_420_fu_38639596_p2.
DSP Report: operator add_ln703_420_fu_38639596_p2 is absorbed into DSP add_ln703_420_fu_38639596_p2.
DSP Report: operator mul_ln1118_384_fu_7475_p2 is absorbed into DSP add_ln703_420_fu_38639596_p2.
DSP Report: Generating DSP add_ln703_421_fu_38639606_p2, operation Mode is: C+A''*(B:0x3ff3e).
DSP Report: register add_ln703_421_fu_38639606_p2 is absorbed into DSP add_ln703_421_fu_38639606_p2.
DSP Report: register add_ln703_421_fu_38639606_p2 is absorbed into DSP add_ln703_421_fu_38639606_p2.
DSP Report: operator add_ln703_421_fu_38639606_p2 is absorbed into DSP add_ln703_421_fu_38639606_p2.
DSP Report: operator mul_ln1118_420_fu_4097_p2 is absorbed into DSP add_ln703_421_fu_38639606_p2.
DSP Report: Generating DSP mul_ln1118_436_fu_4537_p2, operation Mode is: A''*(B:0x127).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_436_fu_4537_p2.
DSP Report: register data_27_V_read_1_reg_38698271_reg is absorbed into DSP mul_ln1118_436_fu_4537_p2.
DSP Report: operator mul_ln1118_436_fu_4537_p2 is absorbed into DSP mul_ln1118_436_fu_4537_p2.
DSP Report: Generating DSP mul_ln1118_403_fu_4241_p2, operation Mode is: A''*(B:0x3ff34).
DSP Report: register mul_ln1118_403_fu_4241_p2 is absorbed into DSP mul_ln1118_403_fu_4241_p2.
DSP Report: register mul_ln1118_403_fu_4241_p2 is absorbed into DSP mul_ln1118_403_fu_4241_p2.
DSP Report: operator mul_ln1118_403_fu_4241_p2 is absorbed into DSP mul_ln1118_403_fu_4241_p2.
DSP Report: Generating DSP mul_ln1118_582_fu_5853_p2, operation Mode is: A''*(B:0x2a).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP mul_ln1118_582_fu_5853_p2.
DSP Report: register data_36_V_read_1_reg_38698146_reg is absorbed into DSP mul_ln1118_582_fu_5853_p2.
DSP Report: operator mul_ln1118_582_fu_5853_p2 is absorbed into DSP mul_ln1118_582_fu_5853_p2.
DSP Report: Generating DSP add_ln703_654_fu_38640960_p2, operation Mode is: PCIN+A''*(B:0x34).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_654_fu_38640960_p2.
DSP Report: register zext_ln1118_408_reg_38698786_reg is absorbed into DSP add_ln703_654_fu_38640960_p2.
DSP Report: operator add_ln703_654_fu_38640960_p2 is absorbed into DSP add_ln703_654_fu_38640960_p2.
DSP Report: operator mul_ln1118_501_fu_7285_p2 is absorbed into DSP add_ln703_654_fu_38640960_p2.
DSP Report: Generating DSP mul_ln1118_701_fu_7361_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln1118_701_fu_7361_p2 is absorbed into DSP mul_ln1118_701_fu_7361_p2.
DSP Report: register mul_ln1118_701_fu_7361_p2 is absorbed into DSP mul_ln1118_701_fu_7361_p2.
DSP Report: operator mul_ln1118_701_fu_7361_p2 is absorbed into DSP mul_ln1118_701_fu_7361_p2.
DSP Report: Generating DSP add_ln703_653_fu_38640950_p2, operation Mode is: C+A''*(B:0x6b).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP add_ln703_653_fu_38640950_p2.
DSP Report: register data_43_V_read_1_reg_38698043_reg is absorbed into DSP add_ln703_653_fu_38640950_p2.
DSP Report: operator add_ln703_653_fu_38640950_p2 is absorbed into DSP add_ln703_653_fu_38640950_p2.
DSP Report: operator mul_ln1118_682_fu_5023_p2 is absorbed into DSP add_ln703_653_fu_38640950_p2.
DSP Report: Generating DSP mul_ln1118_486_fu_5913_p2, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_ln1118_486_fu_5913_p2 is absorbed into DSP mul_ln1118_486_fu_5913_p2.
DSP Report: register mul_ln1118_486_fu_5913_p2 is absorbed into DSP mul_ln1118_486_fu_5913_p2.
DSP Report: operator mul_ln1118_486_fu_5913_p2 is absorbed into DSP mul_ln1118_486_fu_5913_p2.
DSP Report: Generating DSP mul_ln1118_741_fu_3753_p2, operation Mode is: A''*(B:0x2e).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP mul_ln1118_741_fu_3753_p2.
DSP Report: register data_47_V_read_1_reg_38697984_reg is absorbed into DSP mul_ln1118_741_fu_3753_p2.
DSP Report: operator mul_ln1118_741_fu_3753_p2 is absorbed into DSP mul_ln1118_741_fu_3753_p2.
DSP Report: Generating DSP mul_ln1118_670_fu_5735_p2, operation Mode is: A''*(B:0x5b).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP mul_ln1118_670_fu_5735_p2.
DSP Report: register data_42_V_read_1_reg_38698058_reg is absorbed into DSP mul_ln1118_670_fu_5735_p2.
DSP Report: operator mul_ln1118_670_fu_5735_p2 is absorbed into DSP mul_ln1118_670_fu_5735_p2.
DSP Report: Generating DSP add_ln703_652_fu_38640944_p2, operation Mode is: PCIN+A''*(B:0x49).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_652_fu_38640944_p2.
DSP Report: register data_34_V_read_1_reg_38698171_reg is absorbed into DSP add_ln703_652_fu_38640944_p2.
DSP Report: operator add_ln703_652_fu_38640944_p2 is absorbed into DSP add_ln703_652_fu_38640944_p2.
DSP Report: operator mul_ln1118_550_fu_4566_p2 is absorbed into DSP add_ln703_652_fu_38640944_p2.
DSP Report: Generating DSP add_ln703_652_fu_38640944_p2, operation Mode is: PCIN+A''*(B:0x47).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_652_fu_38640944_p2.
DSP Report: register data_32_V_read_1_reg_38698196_reg is absorbed into DSP add_ln703_652_fu_38640944_p2.
DSP Report: operator add_ln703_652_fu_38640944_p2 is absorbed into DSP add_ln703_652_fu_38640944_p2.
DSP Report: operator mul_ln1118_517_fu_4037_p2 is absorbed into DSP add_ln703_652_fu_38640944_p2.
DSP Report: Generating DSP add_ln703_652_reg_38700238_reg, operation Mode is: PCIN+A''*(B:0x73).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_652_reg_38700238_reg.
DSP Report: register data_37_V_read_1_reg_38698131_reg is absorbed into DSP add_ln703_652_reg_38700238_reg.
DSP Report: register add_ln703_652_reg_38700238_reg is absorbed into DSP add_ln703_652_reg_38700238_reg.
DSP Report: operator add_ln703_652_fu_38640944_p2 is absorbed into DSP add_ln703_652_reg_38700238_reg.
DSP Report: operator mul_ln1118_598_fu_7114_p2 is absorbed into DSP add_ln703_652_reg_38700238_reg.
DSP Report: Generating DSP mul_ln1118_624_reg_2324204_reg, operation Mode is: (A''*(B:0x162))'.
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP mul_ln1118_624_reg_2324204_reg.
DSP Report: register data_39_V_read_1_reg_38698097_reg is absorbed into DSP mul_ln1118_624_reg_2324204_reg.
DSP Report: register mul_ln1118_624_reg_2324204_reg is absorbed into DSP mul_ln1118_624_reg_2324204_reg.
DSP Report: operator mul_ln1118_624_fu_6991_p2 is absorbed into DSP mul_ln1118_624_reg_2324204_reg.
DSP Report: Generating DSP mul_ln1118_371_fu_5975_p2, operation Mode is: A''*(B:0x3ff5c).
DSP Report: register mul_ln1118_371_fu_5975_p2 is absorbed into DSP mul_ln1118_371_fu_5975_p2.
DSP Report: register mul_ln1118_371_fu_5975_p2 is absorbed into DSP mul_ln1118_371_fu_5975_p2.
DSP Report: operator mul_ln1118_371_fu_5975_p2 is absorbed into DSP mul_ln1118_371_fu_5975_p2.
DSP Report: Generating DSP mul_ln1118_534_fu_4367_p2, operation Mode is: A''*(B:0x96).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mul_ln1118_534_fu_4367_p2.
DSP Report: register data_33_V_read_1_reg_38698186_reg is absorbed into DSP mul_ln1118_534_fu_4367_p2.
DSP Report: operator mul_ln1118_534_fu_4367_p2 is absorbed into DSP mul_ln1118_534_fu_4367_p2.
DSP Report: Generating DSP add_ln703_639_fu_38640856_p2, operation Mode is: C+A''*(B:0x3ff4f).
DSP Report: register add_ln703_639_fu_38640856_p2 is absorbed into DSP add_ln703_639_fu_38640856_p2.
DSP Report: register add_ln703_639_fu_38640856_p2 is absorbed into DSP add_ln703_639_fu_38640856_p2.
DSP Report: operator add_ln703_639_fu_38640856_p2 is absorbed into DSP add_ln703_639_fu_38640856_p2.
DSP Report: operator mul_ln1118_424_fu_4884_p2 is absorbed into DSP add_ln703_639_fu_38640856_p2.
DSP Report: Generating DSP mul_ln1118_407_fu_7474_p2, operation Mode is: A''*(B:0x3ff75).
DSP Report: register mul_ln1118_407_fu_7474_p2 is absorbed into DSP mul_ln1118_407_fu_7474_p2.
DSP Report: register mul_ln1118_407_fu_7474_p2 is absorbed into DSP mul_ln1118_407_fu_7474_p2.
DSP Report: operator mul_ln1118_407_fu_7474_p2 is absorbed into DSP mul_ln1118_407_fu_7474_p2.
DSP Report: Generating DSP mul_ln1118_388_fu_6722_p2, operation Mode is: A''*(B:0x3ff89).
DSP Report: register mul_ln1118_388_fu_6722_p2 is absorbed into DSP mul_ln1118_388_fu_6722_p2.
DSP Report: register mul_ln1118_388_fu_6722_p2 is absorbed into DSP mul_ln1118_388_fu_6722_p2.
DSP Report: operator mul_ln1118_388_fu_6722_p2 is absorbed into DSP mul_ln1118_388_fu_6722_p2.
DSP Report: Generating DSP mul_ln1118_457_fu_4397_p2, operation Mode is: A''*(B:0x3ff8a).
DSP Report: register mul_ln1118_457_fu_4397_p2 is absorbed into DSP mul_ln1118_457_fu_4397_p2.
DSP Report: register mul_ln1118_457_fu_4397_p2 is absorbed into DSP mul_ln1118_457_fu_4397_p2.
DSP Report: operator mul_ln1118_457_fu_4397_p2 is absorbed into DSP mul_ln1118_457_fu_4397_p2.
DSP Report: Generating DSP mul_ln1118_439_fu_3834_p2, operation Mode is: A''*(B:0x51).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_439_fu_3834_p2.
DSP Report: register data_27_V_read_1_reg_38698271_reg is absorbed into DSP mul_ln1118_439_fu_3834_p2.
DSP Report: operator mul_ln1118_439_fu_3834_p2 is absorbed into DSP mul_ln1118_439_fu_3834_p2.
DSP Report: Generating DSP add_ln703_646_fu_38640908_p2, operation Mode is: C+A''*(B:0x3ffb2).
DSP Report: register add_ln703_646_fu_38640908_p2 is absorbed into DSP add_ln703_646_fu_38640908_p2.
DSP Report: register add_ln703_646_fu_38640908_p2 is absorbed into DSP add_ln703_646_fu_38640908_p2.
DSP Report: operator add_ln703_646_fu_38640908_p2 is absorbed into DSP add_ln703_646_fu_38640908_p2.
DSP Report: operator mul_ln1118_782_fu_7471_p2 is absorbed into DSP add_ln703_646_fu_38640908_p2.
DSP Report: Generating DSP mul_ln1118_730_fu_4818_p2, operation Mode is: A''*(B:0xb9).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP mul_ln1118_730_fu_4818_p2.
DSP Report: register data_46_V_read_1_reg_38698000_reg is absorbed into DSP mul_ln1118_730_fu_4818_p2.
DSP Report: operator mul_ln1118_730_fu_4818_p2 is absorbed into DSP mul_ln1118_730_fu_4818_p2.
DSP Report: Generating DSP add_ln703_644_fu_38640892_p2, operation Mode is: PCIN+A''*(B:0xbc).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP add_ln703_644_fu_38640892_p2.
DSP Report: register data_40_V_read_1_reg_38698084_reg is absorbed into DSP add_ln703_644_fu_38640892_p2.
DSP Report: operator add_ln703_644_fu_38640892_p2 is absorbed into DSP add_ln703_644_fu_38640892_p2.
DSP Report: operator mul_ln1118_639_fu_5848_p2 is absorbed into DSP add_ln703_644_fu_38640892_p2.
DSP Report: Generating DSP add_ln703_644_fu_38640892_p2, operation Mode is: PCIN+A''*(B:0x89).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_644_fu_38640892_p2.
DSP Report: register data_38_V_read_1_reg_38698113_reg is absorbed into DSP add_ln703_644_fu_38640892_p2.
DSP Report: operator add_ln703_644_fu_38640892_p2 is absorbed into DSP add_ln703_644_fu_38640892_p2.
DSP Report: operator mul_ln1118_611_fu_7384_p2 is absorbed into DSP add_ln703_644_fu_38640892_p2.
DSP Report: Generating DSP add_ln703_644_reg_38700228_reg, operation Mode is: PCIN+A''*(B:0xcc).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP add_ln703_644_reg_38700228_reg.
DSP Report: register data_41_V_read_1_reg_38698074_reg is absorbed into DSP add_ln703_644_reg_38700228_reg.
DSP Report: register add_ln703_644_reg_38700228_reg is absorbed into DSP add_ln703_644_reg_38700228_reg.
DSP Report: operator add_ln703_644_fu_38640892_p2 is absorbed into DSP add_ln703_644_reg_38700228_reg.
DSP Report: operator mul_ln1118_654_fu_4133_p2 is absorbed into DSP add_ln703_644_reg_38700228_reg.
DSP Report: Generating DSP mul_ln1118_543_fu_6942_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_543_fu_6942_p2 is absorbed into DSP mul_ln1118_543_fu_6942_p2.
DSP Report: register mul_ln1118_543_fu_6942_p2 is absorbed into DSP mul_ln1118_543_fu_6942_p2.
DSP Report: operator mul_ln1118_543_fu_6942_p2 is absorbed into DSP mul_ln1118_543_fu_6942_p2.
DSP Report: Generating DSP mul_ln1118_526_fu_5549_p2, operation Mode is: A''*(B:0x3ffdb).
DSP Report: register mul_ln1118_526_fu_5549_p2 is absorbed into DSP mul_ln1118_526_fu_5549_p2.
DSP Report: register mul_ln1118_526_fu_5549_p2 is absorbed into DSP mul_ln1118_526_fu_5549_p2.
DSP Report: operator mul_ln1118_526_fu_5549_p2 is absorbed into DSP mul_ln1118_526_fu_5549_p2.
DSP Report: Generating DSP add_ln703_613_fu_38640713_p2, operation Mode is: C+A''*(B:0x69).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_613_fu_38640713_p2.
DSP Report: register data_45_V_read_1_reg_38698014_reg is absorbed into DSP add_ln703_613_fu_38640713_p2.
DSP Report: operator add_ln703_613_fu_38640713_p2 is absorbed into DSP add_ln703_613_fu_38640713_p2.
DSP Report: operator mul_ln1118_709_fu_4237_p2 is absorbed into DSP add_ln703_613_fu_38640713_p2.
DSP Report: Generating DSP mul_ln1118_777_fu_5620_p2, operation Mode is: A''*(B:0x32).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP mul_ln1118_777_fu_5620_p2.
DSP Report: register data_50_V_read_1_reg_38697943_reg is absorbed into DSP mul_ln1118_777_fu_5620_p2.
DSP Report: operator mul_ln1118_777_fu_5620_p2 is absorbed into DSP mul_ln1118_777_fu_5620_p2.
DSP Report: Generating DSP add_ln703_619_fu_38640758_p2, operation Mode is: PCIN+A''*(B:0x26).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP add_ln703_619_fu_38640758_p2.
DSP Report: register data_49_V_read_1_reg_38697957_reg is absorbed into DSP add_ln703_619_fu_38640758_p2.
DSP Report: operator add_ln703_619_fu_38640758_p2 is absorbed into DSP add_ln703_619_fu_38640758_p2.
DSP Report: operator mul_ln1118_766_fu_4076_p2 is absorbed into DSP add_ln703_619_fu_38640758_p2.
DSP Report: Generating DSP mul_ln1118_631_fu_6176_p2, operation Mode is: A2*(B:0x3ffc9).
DSP Report: register mul_ln1118_631_fu_6176_p2 is absorbed into DSP mul_ln1118_631_fu_6176_p2.
DSP Report: operator mul_ln1118_631_fu_6176_p2 is absorbed into DSP mul_ln1118_631_fu_6176_p2.
DSP Report: Generating DSP mul_ln1118_643_fu_6177_p2, operation Mode is: A2*(B:0x3ffc6).
DSP Report: register mul_ln1118_643_fu_6177_p2 is absorbed into DSP mul_ln1118_643_fu_6177_p2.
DSP Report: operator mul_ln1118_643_fu_6177_p2 is absorbed into DSP mul_ln1118_643_fu_6177_p2.
DSP Report: Generating DSP add_ln703_618_fu_38640748_p2, operation Mode is: C+A''*(B:0x3d).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP add_ln703_618_fu_38640748_p2.
DSP Report: register data_30_V_read_1_reg_38698224_reg is absorbed into DSP add_ln703_618_fu_38640748_p2.
DSP Report: operator add_ln703_618_fu_38640748_p2 is absorbed into DSP add_ln703_618_fu_38640748_p2.
DSP Report: operator mul_ln1118_478_fu_6927_p2 is absorbed into DSP add_ln703_618_fu_38640748_p2.
DSP Report: Generating DSP mul_ln1118_606_fu_5726_p2, operation Mode is: A''*(B:0x3ffca).
DSP Report: register mul_ln1118_606_fu_5726_p2 is absorbed into DSP mul_ln1118_606_fu_5726_p2.
DSP Report: register mul_ln1118_606_fu_5726_p2 is absorbed into DSP mul_ln1118_606_fu_5726_p2.
DSP Report: operator mul_ln1118_606_fu_5726_p2 is absorbed into DSP mul_ln1118_606_fu_5726_p2.
DSP Report: Generating DSP mul_ln1118_640_reg_2324226_reg, operation Mode is: (A''*(B:0x1b5))'.
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP mul_ln1118_640_reg_2324226_reg.
DSP Report: register data_40_V_read_1_reg_38698084_reg is absorbed into DSP mul_ln1118_640_reg_2324226_reg.
DSP Report: register mul_ln1118_640_reg_2324226_reg is absorbed into DSP mul_ln1118_640_reg_2324226_reg.
DSP Report: operator mul_ln1118_640_fu_7454_p2 is absorbed into DSP mul_ln1118_640_reg_2324226_reg.
DSP Report: Generating DSP mul_ln1118_642_fu_7495_p2, operation Mode is: ACIN''*(B:0x2b).
DSP Report: register zext_ln1118_542_reg_38698797_reg is absorbed into DSP mul_ln1118_642_fu_7495_p2.
DSP Report: register zext_ln1118_542_reg_38698797_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_642_fu_7495_p2.
DSP Report: operator mul_ln1118_642_fu_7495_p2 is absorbed into DSP mul_ln1118_642_fu_7495_p2.
DSP Report: Generating DSP mul_ln1118_924_fu_4589_p2, operation Mode is: A''*(B:0x6a).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP mul_ln1118_924_fu_4589_p2.
DSP Report: register data_60_V_read_1_reg_38697785_reg is absorbed into DSP mul_ln1118_924_fu_4589_p2.
DSP Report: operator mul_ln1118_924_fu_4589_p2 is absorbed into DSP mul_ln1118_924_fu_4589_p2.
DSP Report: Generating DSP add_ln703_956_fu_38642568_p2, operation Mode is: PCIN+A''*(B:0x72).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_956_fu_38642568_p2.
DSP Report: register data_36_V_read_1_reg_38698146_reg is absorbed into DSP add_ln703_956_fu_38642568_p2.
DSP Report: operator add_ln703_956_fu_38642568_p2 is absorbed into DSP add_ln703_956_fu_38642568_p2.
DSP Report: operator mul_ln1118_581_fu_5852_p2 is absorbed into DSP add_ln703_956_fu_38642568_p2.
DSP Report: Generating DSP add_ln703_956_reg_38700588_reg, operation Mode is: PCIN+A''*(B:0x64).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_956_reg_38700588_reg.
DSP Report: register data_37_V_read_1_reg_38698131_reg is absorbed into DSP add_ln703_956_reg_38700588_reg.
DSP Report: register add_ln703_956_reg_38700588_reg is absorbed into DSP add_ln703_956_reg_38700588_reg.
DSP Report: operator add_ln703_956_fu_38642568_p2 is absorbed into DSP add_ln703_956_reg_38700588_reg.
DSP Report: operator mul_ln1118_597_fu_6688_p2 is absorbed into DSP add_ln703_956_reg_38700588_reg.
DSP Report: Generating DSP mul_ln1118_813_fu_6467_p2, operation Mode is: A''*(B:0xc4).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP mul_ln1118_813_fu_6467_p2.
DSP Report: register data_52_V_read_1_reg_38697911_reg is absorbed into DSP mul_ln1118_813_fu_6467_p2.
DSP Report: operator mul_ln1118_813_fu_6467_p2 is absorbed into DSP mul_ln1118_813_fu_6467_p2.
DSP Report: Generating DSP add_ln703_946_fu_38642504_p2, operation Mode is: PCIN+A''*(B:0xb7).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_946_fu_38642504_p2.
DSP Report: register data_35_V_read_1_reg_38698157_reg is absorbed into DSP add_ln703_946_fu_38642504_p2.
DSP Report: operator add_ln703_946_fu_38642504_p2 is absorbed into DSP add_ln703_946_fu_38642504_p2.
DSP Report: operator mul_ln1118_566_fu_5753_p2 is absorbed into DSP add_ln703_946_fu_38642504_p2.
DSP Report: Generating DSP add_ln703_946_reg_38700578_reg, operation Mode is: PCIN+A''*(B:0xf7).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_946_reg_38700578_reg.
DSP Report: register data_45_V_read_1_reg_38698014_reg is absorbed into DSP add_ln703_946_reg_38700578_reg.
DSP Report: register add_ln703_946_reg_38700578_reg is absorbed into DSP add_ln703_946_reg_38700578_reg.
DSP Report: operator add_ln703_946_fu_38642504_p2 is absorbed into DSP add_ln703_946_reg_38700578_reg.
DSP Report: operator mul_ln1118_714_fu_6298_p2 is absorbed into DSP add_ln703_946_reg_38700578_reg.
DSP Report: Generating DSP mul_ln1118_549_fu_4565_p2, operation Mode is: A''*(B:0x85).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP mul_ln1118_549_fu_4565_p2.
DSP Report: register data_34_V_read_1_reg_38698171_reg is absorbed into DSP mul_ln1118_549_fu_4565_p2.
DSP Report: operator mul_ln1118_549_fu_4565_p2 is absorbed into DSP mul_ln1118_549_fu_4565_p2.
DSP Report: Generating DSP add_ln703_944_fu_38642488_p2, operation Mode is: PCIN+A''*(B:0xf5).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_944_fu_38642488_p2.
DSP Report: register data_32_V_read_1_reg_38698196_reg is absorbed into DSP add_ln703_944_fu_38642488_p2.
DSP Report: operator add_ln703_944_fu_38642488_p2 is absorbed into DSP add_ln703_944_fu_38642488_p2.
DSP Report: operator mul_ln1118_515_fu_7571_p2 is absorbed into DSP add_ln703_944_fu_38642488_p2.
DSP Report: Generating DSP add_ln703_944_reg_38700573_reg, operation Mode is: PCIN+A''*(B:0xb3).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP add_ln703_944_reg_38700573_reg.
DSP Report: register data_33_V_read_1_reg_38698186_reg is absorbed into DSP add_ln703_944_reg_38700573_reg.
DSP Report: register add_ln703_944_reg_38700573_reg is absorbed into DSP add_ln703_944_reg_38700573_reg.
DSP Report: operator add_ln703_944_fu_38642488_p2 is absorbed into DSP add_ln703_944_reg_38700573_reg.
DSP Report: operator mul_ln1118_532_fu_6671_p2 is absorbed into DSP add_ln703_944_reg_38700573_reg.
DSP Report: Generating DSP mul_ln1118_652_fu_3757_p2, operation Mode is: A''*(B:0x3ff91).
DSP Report: register mul_ln1118_652_fu_3757_p2 is absorbed into DSP mul_ln1118_652_fu_3757_p2.
DSP Report: register mul_ln1118_652_fu_3757_p2 is absorbed into DSP mul_ln1118_652_fu_3757_p2.
DSP Report: operator mul_ln1118_652_fu_3757_p2 is absorbed into DSP mul_ln1118_652_fu_3757_p2.
DSP Report: Generating DSP mul_ln1118_322_fu_4155_p2, operation Mode is: A''*(B:0x56).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_322_fu_4155_p2.
DSP Report: register add_ln703_952_fu_38642542_p2 is absorbed into DSP mul_ln1118_322_fu_4155_p2.
DSP Report: operator mul_ln1118_322_fu_4155_p2 is absorbed into DSP mul_ln1118_322_fu_4155_p2.
DSP Report: Generating DSP add_ln703_952_fu_38642542_p2, operation Mode is: PCIN+A''*(B:0x5d).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP add_ln703_952_fu_38642542_p2.
DSP Report: register data_21_V_read_1_reg_38698355_reg is absorbed into DSP add_ln703_952_fu_38642542_p2.
DSP Report: operator add_ln703_952_fu_38642542_p2 is absorbed into DSP add_ln703_952_fu_38642542_p2.
DSP Report: operator mul_ln1118_337_fu_4962_p2 is absorbed into DSP add_ln703_952_fu_38642542_p2.
DSP Report: Generating DSP mul_ln1118_869_fu_5180_p2, operation Mode is: A''*(B:0x3ff8f).
DSP Report: register mul_ln1118_869_fu_5180_p2 is absorbed into DSP mul_ln1118_869_fu_5180_p2.
DSP Report: register mul_ln1118_869_fu_5180_p2 is absorbed into DSP mul_ln1118_869_fu_5180_p2.
DSP Report: operator mul_ln1118_869_fu_5180_p2 is absorbed into DSP mul_ln1118_869_fu_5180_p2.
DSP Report: Generating DSP mul_ln1118_840_fu_4413_p2, operation Mode is: A''*(B:0xbf).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP mul_ln1118_840_fu_4413_p2.
DSP Report: register data_54_V_read_1_reg_38697878_reg is absorbed into DSP mul_ln1118_840_fu_4413_p2.
DSP Report: operator mul_ln1118_840_fu_4413_p2 is absorbed into DSP mul_ln1118_840_fu_4413_p2.
DSP Report: Generating DSP mul_ln1118_231_fu_5122_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_231_fu_5122_p2 is absorbed into DSP mul_ln1118_231_fu_5122_p2.
DSP Report: register mul_ln1118_231_fu_5122_p2 is absorbed into DSP mul_ln1118_231_fu_5122_p2.
DSP Report: operator mul_ln1118_231_fu_5122_p2 is absorbed into DSP mul_ln1118_231_fu_5122_p2.
DSP Report: Generating DSP mul_ln1118_455_fu_6740_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_455_fu_6740_p2 is absorbed into DSP mul_ln1118_455_fu_6740_p2.
DSP Report: register mul_ln1118_455_fu_6740_p2 is absorbed into DSP mul_ln1118_455_fu_6740_p2.
DSP Report: operator mul_ln1118_455_fu_6740_p2 is absorbed into DSP mul_ln1118_455_fu_6740_p2.
DSP Report: Generating DSP add_ln703_949_fu_38642516_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_949_fu_38642516_p2 is absorbed into DSP add_ln703_949_fu_38642516_p2.
DSP Report: Generating DSP mul_ln1118_535_fu_3999_p2, operation Mode is: A''*(B:0x119).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mul_ln1118_535_fu_3999_p2.
DSP Report: register data_33_V_read_1_reg_38698186_reg is absorbed into DSP mul_ln1118_535_fu_3999_p2.
DSP Report: operator mul_ln1118_535_fu_3999_p2 is absorbed into DSP mul_ln1118_535_fu_3999_p2.
DSP Report: Generating DSP add_ln703_525_reg_38700113_reg, operation Mode is: PCIN+A''*(B:0x130).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_525_reg_38700113_reg.
DSP Report: register data_26_V_read_1_reg_38698285_reg is absorbed into DSP add_ln703_525_reg_38700113_reg.
DSP Report: register add_ln703_525_reg_38700113_reg is absorbed into DSP add_ln703_525_reg_38700113_reg.
DSP Report: operator add_ln703_525_fu_38640246_p2 is absorbed into DSP add_ln703_525_reg_38700113_reg.
DSP Report: operator mul_ln1118_425_fu_7226_p2 is absorbed into DSP add_ln703_525_reg_38700113_reg.
DSP Report: Generating DSP mul_ln1118_552_fu_4195_p2, operation Mode is: A''*(B:0x87).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP mul_ln1118_552_fu_4195_p2.
DSP Report: register data_34_V_read_1_reg_38698171_reg is absorbed into DSP mul_ln1118_552_fu_4195_p2.
DSP Report: operator mul_ln1118_552_fu_4195_p2 is absorbed into DSP mul_ln1118_552_fu_4195_p2.
DSP Report: Generating DSP add_ln703_528_fu_38640262_p2, operation Mode is: PCIN+A''*(B:0xc8).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_528_fu_38640262_p2.
DSP Report: register data_32_V_read_1_reg_38698196_reg is absorbed into DSP add_ln703_528_fu_38640262_p2.
DSP Report: operator add_ln703_528_fu_38640262_p2 is absorbed into DSP add_ln703_528_fu_38640262_p2.
DSP Report: operator mul_ln1118_518_fu_7574_p2 is absorbed into DSP add_ln703_528_fu_38640262_p2.
DSP Report: Generating DSP mul_ln1118_469_fu_5144_p2, operation Mode is: A''*(B:0x94).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_469_fu_5144_p2.
DSP Report: register data_29_V_read_1_reg_38698238_reg is absorbed into DSP mul_ln1118_469_fu_5144_p2.
DSP Report: operator mul_ln1118_469_fu_5144_p2 is absorbed into DSP mul_ln1118_469_fu_5144_p2.
DSP Report: Generating DSP add_ln703_527_fu_38640252_p2, operation Mode is: C+A''*(B:0x3ff2f).
DSP Report: register add_ln703_527_fu_38640252_p2 is absorbed into DSP add_ln703_527_fu_38640252_p2.
DSP Report: register add_ln703_527_fu_38640252_p2 is absorbed into DSP add_ln703_527_fu_38640252_p2.
DSP Report: operator add_ln703_527_fu_38640252_p2 is absorbed into DSP add_ln703_527_fu_38640252_p2.
DSP Report: operator mul_ln1118_441_fu_7435_p2 is absorbed into DSP add_ln703_527_fu_38640252_p2.
DSP Report: Generating DSP mul_ln1118_568_fu_6590_p2, operation Mode is: A''*(B:0x5d).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP mul_ln1118_568_fu_6590_p2.
DSP Report: register data_35_V_read_1_reg_38698157_reg is absorbed into DSP mul_ln1118_568_fu_6590_p2.
DSP Report: operator mul_ln1118_568_fu_6590_p2 is absorbed into DSP mul_ln1118_568_fu_6590_p2.
DSP Report: Generating DSP add_ln703_534_fu_38640304_p2, operation Mode is: PCIN+A''*(B:0x58).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP add_ln703_534_fu_38640304_p2.
DSP Report: register data_30_V_read_1_reg_38698224_reg is absorbed into DSP add_ln703_534_fu_38640304_p2.
DSP Report: operator add_ln703_534_fu_38640304_p2 is absorbed into DSP add_ln703_534_fu_38640304_p2.
DSP Report: operator mul_ln1118_488_fu_4458_p2 is absorbed into DSP add_ln703_534_fu_38640304_p2.
DSP Report: Generating DSP mul_ln1118_625_fu_6210_p2, operation Mode is: A''*(B:0xb0).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP mul_ln1118_625_fu_6210_p2.
DSP Report: register data_39_V_read_1_reg_38698097_reg is absorbed into DSP mul_ln1118_625_fu_6210_p2.
DSP Report: operator mul_ln1118_625_fu_6210_p2 is absorbed into DSP mul_ln1118_625_fu_6210_p2.
DSP Report: Generating DSP add_ln703_533_fu_38640298_p2, operation Mode is: PCIN+A''*(B:0xed).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_533_fu_38640298_p2.
DSP Report: register data_37_V_read_1_reg_38698131_reg is absorbed into DSP add_ln703_533_fu_38640298_p2.
DSP Report: operator add_ln703_533_fu_38640298_p2 is absorbed into DSP add_ln703_533_fu_38640298_p2.
DSP Report: operator mul_ln1118_600_fu_5981_p2 is absorbed into DSP add_ln703_533_fu_38640298_p2.
DSP Report: Generating DSP add_ln703_533_fu_38640298_p2, operation Mode is: PCIN+A''*(B:0xa6).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_533_fu_38640298_p2.
DSP Report: register data_36_V_read_1_reg_38698146_reg is absorbed into DSP add_ln703_533_fu_38640298_p2.
DSP Report: operator add_ln703_533_fu_38640298_p2 is absorbed into DSP add_ln703_533_fu_38640298_p2.
DSP Report: operator mul_ln1118_584_fu_5854_p2 is absorbed into DSP add_ln703_533_fu_38640298_p2.
DSP Report: Generating DSP add_ln703_533_reg_38700123_reg, operation Mode is: PCIN+A''*(B:0xba).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_533_reg_38700123_reg.
DSP Report: register data_38_V_read_1_reg_38698113_reg is absorbed into DSP add_ln703_533_reg_38700123_reg.
DSP Report: register add_ln703_533_reg_38700123_reg is absorbed into DSP add_ln703_533_reg_38700123_reg.
DSP Report: operator add_ln703_533_fu_38640298_p2 is absorbed into DSP add_ln703_533_reg_38700123_reg.
DSP Report: operator mul_ln1118_612_fu_4259_p2 is absorbed into DSP add_ln703_533_reg_38700123_reg.
DSP Report: Generating DSP mul_ln1118_655_fu_5557_p2, operation Mode is: A''*(B:0x3ff85).
DSP Report: register mul_ln1118_655_fu_5557_p2 is absorbed into DSP mul_ln1118_655_fu_5557_p2.
DSP Report: register mul_ln1118_655_fu_5557_p2 is absorbed into DSP mul_ln1118_655_fu_5557_p2.
DSP Report: operator mul_ln1118_655_fu_5557_p2 is absorbed into DSP mul_ln1118_655_fu_5557_p2.
DSP Report: Generating DSP add_ln703_555_fu_38668532_p2, operation Mode is: C+A''*(B:0x93).
DSP Report: register data_43_V_read_1_reg_38698043_reg is absorbed into DSP add_ln703_555_fu_38668532_p2.
DSP Report: register data_43_V_read_1_reg_38698043_pp0_iter1_reg_reg is absorbed into DSP add_ln703_555_fu_38668532_p2.
DSP Report: operator add_ln703_555_fu_38668532_p2 is absorbed into DSP add_ln703_555_fu_38668532_p2.
DSP Report: operator mul_ln1118_684_fu_4832_p2 is absorbed into DSP add_ln703_555_fu_38668532_p2.
DSP Report: Generating DSP mul_ln1118_783_fu_3951_p2, operation Mode is: A''*(B:0x3ffad).
DSP Report: register mul_ln1118_783_fu_3951_p2 is absorbed into DSP mul_ln1118_783_fu_3951_p2.
DSP Report: register mul_ln1118_783_fu_3951_p2 is absorbed into DSP mul_ln1118_783_fu_3951_p2.
DSP Report: operator mul_ln1118_783_fu_3951_p2 is absorbed into DSP mul_ln1118_783_fu_3951_p2.
DSP Report: Generating DSP add_ln703_703_fu_38641224_p2, operation Mode is: C+A''*(B:0x195).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_703_fu_38641224_p2.
DSP Report: register data_54_V_read_1_reg_38697878_reg is absorbed into DSP add_ln703_703_fu_38641224_p2.
DSP Report: operator add_ln703_703_fu_38641224_p2 is absorbed into DSP add_ln703_703_fu_38641224_p2.
DSP Report: operator mul_ln1118_843_fu_5202_p2 is absorbed into DSP add_ln703_703_fu_38641224_p2.
DSP Report: Generating DSP mul_ln1118_828_fu_4034_p2, operation Mode is: A''*(B:0x66).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP mul_ln1118_828_fu_4034_p2.
DSP Report: register data_53_V_read_1_reg_38697894_reg is absorbed into DSP mul_ln1118_828_fu_4034_p2.
DSP Report: operator mul_ln1118_828_fu_4034_p2 is absorbed into DSP mul_ln1118_828_fu_4034_p2.
DSP Report: Generating DSP mul_ln1118_757_fu_5123_p2, operation Mode is: A''*(B:0x3ffd7).
DSP Report: register mul_ln1118_757_fu_5123_p2 is absorbed into DSP mul_ln1118_757_fu_5123_p2.
DSP Report: register mul_ln1118_757_fu_5123_p2 is absorbed into DSP mul_ln1118_757_fu_5123_p2.
DSP Report: operator mul_ln1118_757_fu_5123_p2 is absorbed into DSP mul_ln1118_757_fu_5123_p2.
DSP Report: Generating DSP mul_ln1118_773_fu_7182_p2, operation Mode is: A''*(B:0x3ffd4).
DSP Report: register mul_ln1118_773_fu_7182_p2 is absorbed into DSP mul_ln1118_773_fu_7182_p2.
DSP Report: register mul_ln1118_773_fu_7182_p2 is absorbed into DSP mul_ln1118_773_fu_7182_p2.
DSP Report: operator mul_ln1118_773_fu_7182_p2 is absorbed into DSP mul_ln1118_773_fu_7182_p2.
DSP Report: Generating DSP add_ln703_709_reg_38700313_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_709_reg_38700313_reg is absorbed into DSP add_ln703_709_reg_38700313_reg.
DSP Report: operator add_ln703_709_fu_38641252_p2 is absorbed into DSP add_ln703_709_reg_38700313_reg.
DSP Report: Generating DSP mul_ln1118_815_fu_5285_p2, operation Mode is: A''*(B:0x69).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP mul_ln1118_815_fu_5285_p2.
DSP Report: register data_52_V_read_1_reg_38697911_reg is absorbed into DSP mul_ln1118_815_fu_5285_p2.
DSP Report: operator mul_ln1118_815_fu_5285_p2 is absorbed into DSP mul_ln1118_815_fu_5285_p2.
DSP Report: Generating DSP add_ln703_706_reg_38700308_reg, operation Mode is: PCIN+A''*(B:0x6a).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP add_ln703_706_reg_38700308_reg.
DSP Report: register data_51_V_read_1_reg_38697928_reg is absorbed into DSP add_ln703_706_reg_38700308_reg.
DSP Report: register add_ln703_706_reg_38700308_reg is absorbed into DSP add_ln703_706_reg_38700308_reg.
DSP Report: operator add_ln703_706_fu_38641240_p2 is absorbed into DSP add_ln703_706_reg_38700308_reg.
DSP Report: operator mul_ln1118_798_fu_4602_p2 is absorbed into DSP add_ln703_706_reg_38700308_reg.
DSP Report: Generating DSP mul_ln1118_855_fu_6076_p2, operation Mode is: A''*(B:0x3ff8b).
DSP Report: register mul_ln1118_855_fu_6076_p2 is absorbed into DSP mul_ln1118_855_fu_6076_p2.
DSP Report: register mul_ln1118_855_fu_6076_p2 is absorbed into DSP mul_ln1118_855_fu_6076_p2.
DSP Report: operator mul_ln1118_855_fu_6076_p2 is absorbed into DSP mul_ln1118_855_fu_6076_p2.
DSP Report: Generating DSP mul_ln1118_521_fu_3978_p2, operation Mode is: A''*(B:0x27).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP mul_ln1118_521_fu_3978_p2.
DSP Report: register data_32_V_read_1_reg_38698196_reg is absorbed into DSP mul_ln1118_521_fu_3978_p2.
DSP Report: operator mul_ln1118_521_fu_3978_p2 is absorbed into DSP mul_ln1118_521_fu_3978_p2.
DSP Report: Generating DSP add_ln703_566_fu_38640454_p2, operation Mode is: C+A''*(B:0x3ffcb).
DSP Report: register add_ln703_566_fu_38640454_p2 is absorbed into DSP add_ln703_566_fu_38640454_p2.
DSP Report: register add_ln703_566_fu_38640454_p2 is absorbed into DSP add_ln703_566_fu_38640454_p2.
DSP Report: operator add_ln703_566_fu_38640454_p2 is absorbed into DSP add_ln703_566_fu_38640454_p2.
DSP Report: operator mul_ln1118_706_fu_5018_p2 is absorbed into DSP add_ln703_566_fu_38640454_p2.
DSP Report: Generating DSP mul_ln1118_444_fu_5910_p2, operation Mode is: A''*(B:0x3ffcc).
DSP Report: register mul_ln1118_444_fu_5910_p2 is absorbed into DSP mul_ln1118_444_fu_5910_p2.
DSP Report: register mul_ln1118_444_fu_5910_p2 is absorbed into DSP mul_ln1118_444_fu_5910_p2.
DSP Report: operator mul_ln1118_444_fu_5910_p2 is absorbed into DSP mul_ln1118_444_fu_5910_p2.
DSP Report: Generating DSP mul_ln1118_473_fu_5223_p2, operation Mode is: A''*(B:0x3ffcb).
DSP Report: register mul_ln1118_473_fu_5223_p2 is absorbed into DSP mul_ln1118_473_fu_5223_p2.
DSP Report: register mul_ln1118_473_fu_5223_p2 is absorbed into DSP mul_ln1118_473_fu_5223_p2.
DSP Report: operator mul_ln1118_473_fu_5223_p2 is absorbed into DSP mul_ln1118_473_fu_5223_p2.
DSP Report: Generating DSP mul_ln1118_672_fu_4958_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_672_fu_4958_p2 is absorbed into DSP mul_ln1118_672_fu_4958_p2.
DSP Report: register mul_ln1118_672_fu_4958_p2 is absorbed into DSP mul_ln1118_672_fu_4958_p2.
DSP Report: operator mul_ln1118_672_fu_4958_p2 is absorbed into DSP mul_ln1118_672_fu_4958_p2.
DSP Report: Generating DSP mul_ln1118_722_fu_6826_p2, operation Mode is: A''*(B:0x86).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP mul_ln1118_722_fu_6826_p2.
DSP Report: register data_46_V_read_1_reg_38698000_reg is absorbed into DSP mul_ln1118_722_fu_6826_p2.
DSP Report: operator mul_ln1118_722_fu_6826_p2 is absorbed into DSP mul_ln1118_722_fu_6826_p2.
DSP Report: Generating DSP add_ln703_762_fu_38641514_p2, operation Mode is: PCIN+A''*(B:0xe4).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_762_fu_38641514_p2.
DSP Report: register data_36_V_read_1_reg_38698146_reg is absorbed into DSP add_ln703_762_fu_38641514_p2.
DSP Report: operator add_ln703_762_fu_38641514_p2 is absorbed into DSP add_ln703_762_fu_38641514_p2.
DSP Report: operator mul_ln1118_574_fu_4783_p2 is absorbed into DSP add_ln703_762_fu_38641514_p2.
DSP Report: Generating DSP add_ln703_762_fu_38641514_p2, operation Mode is: PCIN+A''*(B:0xaa).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_762_fu_38641514_p2.
DSP Report: register data_35_V_read_1_reg_38698157_reg is absorbed into DSP add_ln703_762_fu_38641514_p2.
DSP Report: operator add_ln703_762_fu_38641514_p2 is absorbed into DSP add_ln703_762_fu_38641514_p2.
DSP Report: operator mul_ln1118_558_fu_5072_p2 is absorbed into DSP add_ln703_762_fu_38641514_p2.
DSP Report: Generating DSP mul_ln1118_580_fu_6228_p2, operation Mode is: A''*(B:0x3ff34).
DSP Report: register mul_ln1118_580_fu_6228_p2 is absorbed into DSP mul_ln1118_580_fu_6228_p2.
DSP Report: register mul_ln1118_580_fu_6228_p2 is absorbed into DSP mul_ln1118_580_fu_6228_p2.
DSP Report: operator mul_ln1118_580_fu_6228_p2 is absorbed into DSP mul_ln1118_580_fu_6228_p2.
DSP Report: Generating DSP mul_ln1118_651_fu_5306_p2, operation Mode is: A''*(B:0x3ff77).
DSP Report: register mul_ln1118_651_fu_5306_p2 is absorbed into DSP mul_ln1118_651_fu_5306_p2.
DSP Report: register mul_ln1118_651_fu_5306_p2 is absorbed into DSP mul_ln1118_651_fu_5306_p2.
DSP Report: operator mul_ln1118_651_fu_5306_p2 is absorbed into DSP mul_ln1118_651_fu_5306_p2.
DSP Report: Generating DSP mul_ln1118_385_fu_7101_p2, operation Mode is: A''*(B:0x3ff28).
DSP Report: register mul_ln1118_385_fu_7101_p2 is absorbed into DSP mul_ln1118_385_fu_7101_p2.
DSP Report: register mul_ln1118_385_fu_7101_p2 is absorbed into DSP mul_ln1118_385_fu_7101_p2.
DSP Report: operator mul_ln1118_385_fu_7101_p2 is absorbed into DSP mul_ln1118_385_fu_7101_p2.
DSP Report: Generating DSP mul_ln1118_669_fu_5734_p2, operation Mode is: A''*(B:0x3ff93).
DSP Report: register mul_ln1118_669_fu_5734_p2 is absorbed into DSP mul_ln1118_669_fu_5734_p2.
DSP Report: register mul_ln1118_669_fu_5734_p2 is absorbed into DSP mul_ln1118_669_fu_5734_p2.
DSP Report: operator mul_ln1118_669_fu_5734_p2 is absorbed into DSP mul_ln1118_669_fu_5734_p2.
DSP Report: Generating DSP mul_ln1118_700_fu_5014_p2, operation Mode is: A''*(B:0x3ffa9).
DSP Report: register mul_ln1118_700_fu_5014_p2 is absorbed into DSP mul_ln1118_700_fu_5014_p2.
DSP Report: register mul_ln1118_700_fu_5014_p2 is absorbed into DSP mul_ln1118_700_fu_5014_p2.
DSP Report: operator mul_ln1118_700_fu_5014_p2 is absorbed into DSP mul_ln1118_700_fu_5014_p2.
DSP Report: Generating DSP mul_ln1118_406_fu_5476_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_406_fu_5476_p2 is absorbed into DSP mul_ln1118_406_fu_5476_p2.
DSP Report: register mul_ln1118_406_fu_5476_p2 is absorbed into DSP mul_ln1118_406_fu_5476_p2.
DSP Report: operator mul_ln1118_406_fu_5476_p2 is absorbed into DSP mul_ln1118_406_fu_5476_p2.
DSP Report: Generating DSP mul_ln1118_516_fu_4036_p2, operation Mode is: A''*(B:0xc9).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP mul_ln1118_516_fu_4036_p2.
DSP Report: register data_32_V_read_1_reg_38698196_reg is absorbed into DSP mul_ln1118_516_fu_4036_p2.
DSP Report: operator mul_ln1118_516_fu_4036_p2 is absorbed into DSP mul_ln1118_516_fu_4036_p2.
DSP Report: Generating DSP add_ln703_1264_fu_38643006_p2, operation Mode is: PCIN+A''*(B:0xb8).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP add_ln703_1264_fu_38643006_p2.
DSP Report: register data_21_V_read_1_reg_38698355_reg is absorbed into DSP add_ln703_1264_fu_38643006_p2.
DSP Report: operator add_ln703_1264_fu_38643006_p2 is absorbed into DSP add_ln703_1264_fu_38643006_p2.
DSP Report: operator mul_ln1118_338_fu_4988_p2 is absorbed into DSP add_ln703_1264_fu_38643006_p2.
DSP Report: Generating DSP add_ln703_1264_reg_38700713_reg, operation Mode is: PCIN+A''*(B:0xda).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_1264_reg_38700713_reg.
DSP Report: register data_23_V_read_1_reg_38698325_reg is absorbed into DSP add_ln703_1264_reg_38700713_reg.
DSP Report: register add_ln703_1264_reg_38700713_reg is absorbed into DSP add_ln703_1264_reg_38700713_reg.
DSP Report: operator add_ln703_1264_fu_38643006_p2 is absorbed into DSP add_ln703_1264_reg_38700713_reg.
DSP Report: operator mul_ln1118_370_fu_4376_p2 is absorbed into DSP add_ln703_1264_reg_38700713_reg.
DSP Report: Generating DSP mul_ln1118_729_fu_4200_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_729_fu_4200_p2 is absorbed into DSP mul_ln1118_729_fu_4200_p2.
DSP Report: register mul_ln1118_729_fu_4200_p2 is absorbed into DSP mul_ln1118_729_fu_4200_p2.
DSP Report: operator mul_ln1118_729_fu_4200_p2 is absorbed into DSP mul_ln1118_729_fu_4200_p2.
DSP Report: Generating DSP mul_ln1118_557_fu_4284_p2, operation Mode is: A''*(B:0x3ffaa).
DSP Report: register mul_ln1118_557_fu_4284_p2 is absorbed into DSP mul_ln1118_557_fu_4284_p2.
DSP Report: register mul_ln1118_557_fu_4284_p2 is absorbed into DSP mul_ln1118_557_fu_4284_p2.
DSP Report: operator mul_ln1118_557_fu_4284_p2 is absorbed into DSP mul_ln1118_557_fu_4284_p2.
DSP Report: Generating DSP mul_ln1118_764_fu_4074_p2, operation Mode is: A''*(B:0x3ff8e).
DSP Report: register mul_ln1118_764_fu_4074_p2 is absorbed into DSP mul_ln1118_764_fu_4074_p2.
DSP Report: register mul_ln1118_764_fu_4074_p2 is absorbed into DSP mul_ln1118_764_fu_4074_p2.
DSP Report: operator mul_ln1118_764_fu_4074_p2 is absorbed into DSP mul_ln1118_764_fu_4074_p2.
DSP Report: Generating DSP mul_ln1118_690_fu_6755_p2, operation Mode is: A''*(B:0xdf).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP mul_ln1118_690_fu_6755_p2.
DSP Report: register data_44_V_read_1_reg_38698031_reg is absorbed into DSP mul_ln1118_690_fu_6755_p2.
DSP Report: operator mul_ln1118_690_fu_6755_p2 is absorbed into DSP mul_ln1118_690_fu_6755_p2.
DSP Report: Generating DSP add_ln703_804_fu_38641746_p2, operation Mode is: PCIN+A''*(B:0xc7).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP add_ln703_804_fu_38641746_p2.
DSP Report: register data_30_V_read_1_reg_38698224_reg is absorbed into DSP add_ln703_804_fu_38641746_p2.
DSP Report: operator add_ln703_804_fu_38641746_p2 is absorbed into DSP add_ln703_804_fu_38641746_p2.
DSP Report: operator mul_ln1118_476_fu_5694_p2 is absorbed into DSP add_ln703_804_fu_38641746_p2.
DSP Report: Generating DSP mul_ln1118_604_fu_5279_p2, operation Mode is: A''*(B:0x3ff6b).
DSP Report: register mul_ln1118_604_fu_5279_p2 is absorbed into DSP mul_ln1118_604_fu_5279_p2.
DSP Report: register mul_ln1118_604_fu_5279_p2 is absorbed into DSP mul_ln1118_604_fu_5279_p2.
DSP Report: operator mul_ln1118_604_fu_5279_p2 is absorbed into DSP mul_ln1118_604_fu_5279_p2.
DSP Report: Generating DSP mul_ln1118_721_fu_6010_p2, operation Mode is: A''*(B:0x3ff1b).
DSP Report: register mul_ln1118_721_fu_6010_p2 is absorbed into DSP mul_ln1118_721_fu_6010_p2.
DSP Report: register mul_ln1118_721_fu_6010_p2 is absorbed into DSP mul_ln1118_721_fu_6010_p2.
DSP Report: operator mul_ln1118_721_fu_6010_p2 is absorbed into DSP mul_ln1118_721_fu_6010_p2.
DSP Report: Generating DSP mul_ln1118_542_fu_5737_p2, operation Mode is: A''*(B:0x3ff03).
DSP Report: register mul_ln1118_542_fu_5737_p2 is absorbed into DSP mul_ln1118_542_fu_5737_p2.
DSP Report: register mul_ln1118_542_fu_5737_p2 is absorbed into DSP mul_ln1118_542_fu_5737_p2.
DSP Report: operator mul_ln1118_542_fu_5737_p2 is absorbed into DSP mul_ln1118_542_fu_5737_p2.
DSP Report: Generating DSP mul_ln1118_506_fu_4661_p2, operation Mode is: A''*(B:0xce).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP mul_ln1118_506_fu_4661_p2.
DSP Report: register data_32_V_read_1_reg_38698196_reg is absorbed into DSP mul_ln1118_506_fu_4661_p2.
DSP Report: operator mul_ln1118_506_fu_4661_p2 is absorbed into DSP mul_ln1118_506_fu_4661_p2.
DSP Report: Generating DSP add_ln703_586_fu_38640576_p2, operation Mode is: C+A''*(B:0x3ff3a).
DSP Report: register add_ln703_586_fu_38640576_p2 is absorbed into DSP add_ln703_586_fu_38640576_p2.
DSP Report: register add_ln703_586_fu_38640576_p2 is absorbed into DSP add_ln703_586_fu_38640576_p2.
DSP Report: operator add_ln703_586_fu_38640576_p2 is absorbed into DSP add_ln703_586_fu_38640576_p2.
DSP Report: operator mul_ln1118_661_fu_7293_p2 is absorbed into DSP add_ln703_586_fu_38640576_p2.
DSP Report: Generating DSP mul_ln1118_475_fu_4885_p2, operation Mode is: A''*(B:0x3ff74).
DSP Report: register mul_ln1118_475_fu_4885_p2 is absorbed into DSP mul_ln1118_475_fu_4885_p2.
DSP Report: register mul_ln1118_475_fu_4885_p2 is absorbed into DSP mul_ln1118_475_fu_4885_p2.
DSP Report: operator mul_ln1118_475_fu_4885_p2 is absorbed into DSP mul_ln1118_475_fu_4885_p2.
DSP Report: Generating DSP mul_ln1118_589_fu_6693_p2, operation Mode is: A''*(B:0x12d).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP mul_ln1118_589_fu_6693_p2.
DSP Report: register data_37_V_read_1_reg_38698131_reg is absorbed into DSP mul_ln1118_589_fu_6693_p2.
DSP Report: operator mul_ln1118_589_fu_6693_p2 is absorbed into DSP mul_ln1118_589_fu_6693_p2.
DSP Report: Generating DSP add_ln703_585_reg_38700178_reg, operation Mode is: C+A''*(B:0x3feab).
DSP Report: register add_ln703_585_reg_38700178_reg is absorbed into DSP add_ln703_585_reg_38700178_reg.
DSP Report: register add_ln703_585_reg_38700178_reg is absorbed into DSP add_ln703_585_reg_38700178_reg.
DSP Report: register add_ln703_585_reg_38700178_reg is absorbed into DSP add_ln703_585_reg_38700178_reg.
DSP Report: operator add_ln703_585_fu_38640570_p2 is absorbed into DSP add_ln703_585_reg_38700178_reg.
DSP Report: operator mul_ln1118_689_fu_7127_p2 is absorbed into DSP add_ln703_585_reg_38700178_reg.
DSP Report: Generating DSP mul_ln1118_462_fu_5964_p2, operation Mode is: A''*(B:0x18f).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_462_fu_5964_p2.
DSP Report: register data_29_V_read_1_reg_38698238_reg is absorbed into DSP mul_ln1118_462_fu_5964_p2.
DSP Report: operator mul_ln1118_462_fu_5964_p2 is absorbed into DSP mul_ln1118_462_fu_5964_p2.
DSP Report: Generating DSP add_ln703_793_fu_38641696_p2, operation Mode is: PCIN+A''*(B:0x12c).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP add_ln703_793_fu_38641696_p2.
DSP Report: register data_41_V_read_1_reg_38698074_reg is absorbed into DSP add_ln703_793_fu_38641696_p2.
DSP Report: operator add_ln703_793_fu_38641696_p2 is absorbed into DSP add_ln703_793_fu_38641696_p2.
DSP Report: operator mul_ln1118_644_fu_4746_p2 is absorbed into DSP add_ln703_793_fu_38641696_p2.
DSP Report: Generating DSP mul_ln1118_662_fu_7294_p2, operation Mode is: A''*(B:0x13c).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP mul_ln1118_662_fu_7294_p2.
DSP Report: register data_42_V_read_1_reg_38698058_reg is absorbed into DSP mul_ln1118_662_fu_7294_p2.
DSP Report: operator mul_ln1118_662_fu_7294_p2 is absorbed into DSP mul_ln1118_662_fu_7294_p2.
DSP Report: Generating DSP add_ln703_792_fu_38641686_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_792_fu_38641686_p2 is absorbed into DSP add_ln703_792_fu_38641686_p2.
DSP Report: register add_ln703_792_fu_38641686_p2 is absorbed into DSP add_ln703_792_fu_38641686_p2.
DSP Report: register add_ln703_792_fu_38641686_p2 is absorbed into DSP add_ln703_792_fu_38641686_p2.
DSP Report: register add_ln703_792_fu_38641686_p2 is absorbed into DSP add_ln703_792_fu_38641686_p2.
DSP Report: register data_43_V_read_1_reg_38698043_reg is absorbed into DSP add_ln703_792_fu_38641686_p2.
DSP Report: operator add_ln703_792_fu_38641686_p2 is absorbed into DSP add_ln703_792_fu_38641686_p2.
DSP Report: Generating DSP mul_ln1118_870_fu_7567_p2, operation Mode is: A''*(B:0x3ffd7).
DSP Report: register mul_ln1118_870_fu_7567_p2 is absorbed into DSP mul_ln1118_870_fu_7567_p2.
DSP Report: register mul_ln1118_870_fu_7567_p2 is absorbed into DSP mul_ln1118_870_fu_7567_p2.
DSP Report: operator mul_ln1118_870_fu_7567_p2 is absorbed into DSP mul_ln1118_870_fu_7567_p2.
DSP Report: Generating DSP mul_ln1118_909_fu_4480_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_909_fu_4480_p2 is absorbed into DSP mul_ln1118_909_fu_4480_p2.
DSP Report: register mul_ln1118_909_fu_4480_p2 is absorbed into DSP mul_ln1118_909_fu_4480_p2.
DSP Report: operator mul_ln1118_909_fu_4480_p2 is absorbed into DSP mul_ln1118_909_fu_4480_p2.
DSP Report: Generating DSP mul_ln1118_533_fu_5521_p2, operation Mode is: A''*(B:0x2e).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mul_ln1118_533_fu_5521_p2.
DSP Report: register data_33_V_read_1_reg_38698186_reg is absorbed into DSP mul_ln1118_533_fu_5521_p2.
DSP Report: operator mul_ln1118_533_fu_5521_p2 is absorbed into DSP mul_ln1118_533_fu_5521_p2.
DSP Report: Generating DSP add_ln703_1298_fu_38643104_p2, operation Mode is: C+A''*(B:0x3ffc7).
DSP Report: register add_ln703_1298_fu_38643104_p2 is absorbed into DSP add_ln703_1298_fu_38643104_p2.
DSP Report: register add_ln703_1298_fu_38643104_p2 is absorbed into DSP add_ln703_1298_fu_38643104_p2.
DSP Report: operator add_ln703_1298_fu_38643104_p2 is absorbed into DSP add_ln703_1298_fu_38643104_p2.
DSP Report: operator mul_ln1118_1188_fu_5089_p2 is absorbed into DSP add_ln703_1298_fu_38643104_p2.
DSP Report: Generating DSP mul_ln1118_638_fu_4248_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_638_fu_4248_p2 is absorbed into DSP mul_ln1118_638_fu_4248_p2.
DSP Report: register mul_ln1118_638_fu_4248_p2 is absorbed into DSP mul_ln1118_638_fu_4248_p2.
DSP Report: operator mul_ln1118_638_fu_4248_p2 is absorbed into DSP mul_ln1118_638_fu_4248_p2.
DSP Report: Generating DSP mul_ln1118_740_fu_5316_p2, operation Mode is: A''*(B:0x61).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP mul_ln1118_740_fu_5316_p2.
DSP Report: register data_47_V_read_1_reg_38697984_reg is absorbed into DSP mul_ln1118_740_fu_5316_p2.
DSP Report: operator mul_ln1118_740_fu_5316_p2 is absorbed into DSP mul_ln1118_740_fu_5316_p2.
DSP Report: Generating DSP add_ln703_1285_fu_38643060_p2, operation Mode is: PCIN+A''*(B:0x5b).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP add_ln703_1285_fu_38643060_p2.
DSP Report: register data_24_V_read_1_reg_38698312_reg is absorbed into DSP add_ln703_1285_fu_38643060_p2.
DSP Report: operator add_ln703_1285_fu_38643060_p2 is absorbed into DSP add_ln703_1285_fu_38643060_p2.
DSP Report: operator mul_ln1118_387_fu_7479_p2 is absorbed into DSP add_ln703_1285_fu_38643060_p2.
DSP Report: Generating DSP add_ln703_1285_reg_38700733_reg, operation Mode is: PCIN+A''*(B:0x6b).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_1285_reg_38700733_reg.
DSP Report: register data_31_V_read_1_reg_38698209_reg is absorbed into DSP add_ln703_1285_reg_38700733_reg.
DSP Report: register add_ln703_1285_reg_38700733_reg is absorbed into DSP add_ln703_1285_reg_38700733_reg.
DSP Report: operator add_ln703_1285_fu_38643060_p2 is absorbed into DSP add_ln703_1285_reg_38700733_reg.
DSP Report: operator mul_ln1118_500_fu_7258_p2 is absorbed into DSP add_ln703_1285_reg_38700733_reg.
DSP Report: Generating DSP mul_ln1118_1094_fu_4329_p2, operation Mode is: A''*(B:0x7a).
DSP Report: register data_71_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1094_fu_4329_p2.
DSP Report: register data_71_V_read_1_reg_38697627_reg is absorbed into DSP mul_ln1118_1094_fu_4329_p2.
DSP Report: operator mul_ln1118_1094_fu_4329_p2 is absorbed into DSP mul_ln1118_1094_fu_4329_p2.
DSP Report: Generating DSP add_ln703_1287_reg_38700738_reg, operation Mode is: PCIN+A''*(B:0x62).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP add_ln703_1287_reg_38700738_reg.
DSP Report: register data_62_V_read_1_reg_38697756_reg is absorbed into DSP add_ln703_1287_reg_38700738_reg.
DSP Report: register add_ln703_1287_reg_38700738_reg is absorbed into DSP add_ln703_1287_reg_38700738_reg.
DSP Report: operator add_ln703_1287_fu_38643066_p2 is absorbed into DSP add_ln703_1287_reg_38700738_reg.
DSP Report: operator mul_ln1118_952_fu_4546_p2 is absorbed into DSP add_ln703_1287_reg_38700738_reg.
DSP Report: Generating DSP mul_ln1118_308_fu_4834_p2, operation Mode is: A''*(B:0x5a).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_308_fu_4834_p2.
DSP Report: register data_19_V_read_1_reg_38698387_reg is absorbed into DSP mul_ln1118_308_fu_4834_p2.
DSP Report: operator mul_ln1118_308_fu_4834_p2 is absorbed into DSP mul_ln1118_308_fu_4834_p2.
DSP Report: Generating DSP add_ln703_1283_reg_38700728_reg, operation Mode is: (PCIN+A'':B''+C')'.
DSP Report: register add_ln703_1283_reg_38700728_reg is absorbed into DSP add_ln703_1283_reg_38700728_reg.
DSP Report: register add_ln703_1283_reg_38700728_reg is absorbed into DSP add_ln703_1283_reg_38700728_reg.
DSP Report: register add_ln703_1283_reg_38700728_reg is absorbed into DSP add_ln703_1283_reg_38700728_reg.
DSP Report: register add_ln703_1283_reg_38700728_reg is absorbed into DSP add_ln703_1283_reg_38700728_reg.
DSP Report: register add_ln703_1283_reg_38700728_reg is absorbed into DSP add_ln703_1283_reg_38700728_reg.
DSP Report: register add_ln703_1283_reg_38700728_reg is absorbed into DSP add_ln703_1283_reg_38700728_reg.
DSP Report: operator add_ln703_1283_fu_38643044_p2 is absorbed into DSP add_ln703_1283_reg_38700728_reg.
DSP Report: Generating DSP mul_ln1118_720_fu_6737_p2, operation Mode is: A2*(B:0x2e).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP mul_ln1118_720_fu_6737_p2.
DSP Report: operator mul_ln1118_720_fu_6737_p2 is absorbed into DSP mul_ln1118_720_fu_6737_p2.
DSP Report: Generating DSP add_ln703_595_fu_38629947_p2, operation Mode is: PCIN+A2*(B:0x39).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_595_fu_38629947_p2.
DSP Report: operator add_ln703_595_fu_38629947_p2 is absorbed into DSP add_ln703_595_fu_38629947_p2.
DSP Report: operator mul_ln1118_491_fu_7477_p2 is absorbed into DSP add_ln703_595_fu_38629947_p2.
DSP Report: Generating DSP mul_ln1118_603_fu_6035_p2, operation Mode is: A''*(B:0x63).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP mul_ln1118_603_fu_6035_p2.
DSP Report: register data_38_V_read_1_reg_38698113_reg is absorbed into DSP mul_ln1118_603_fu_6035_p2.
DSP Report: operator mul_ln1118_603_fu_6035_p2 is absorbed into DSP mul_ln1118_603_fu_6035_p2.
DSP Report: Generating DSP add_ln703_594_fu_38640624_p2, operation Mode is: PCIN+A''*(B:0x6f).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_594_fu_38640624_p2.
DSP Report: register data_34_V_read_1_reg_38698171_reg is absorbed into DSP add_ln703_594_fu_38640624_p2.
DSP Report: operator add_ln703_594_fu_38640624_p2 is absorbed into DSP add_ln703_594_fu_38640624_p2.
DSP Report: operator mul_ln1118_541_fu_4526_p2 is absorbed into DSP add_ln703_594_fu_38640624_p2.
DSP Report: Generating DSP mul_ln1118_615_fu_3918_p2, operation Mode is: A''*(B:0xa6).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP mul_ln1118_615_fu_3918_p2.
DSP Report: register data_39_V_read_1_reg_38698097_reg is absorbed into DSP mul_ln1118_615_fu_3918_p2.
DSP Report: operator mul_ln1118_615_fu_3918_p2 is absorbed into DSP mul_ln1118_615_fu_3918_p2.
DSP Report: Generating DSP mul_ln1118_556_fu_4283_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_556_fu_4283_p2 is absorbed into DSP mul_ln1118_556_fu_4283_p2.
DSP Report: register mul_ln1118_556_fu_4283_p2 is absorbed into DSP mul_ln1118_556_fu_4283_p2.
DSP Report: operator mul_ln1118_556_fu_4283_p2 is absorbed into DSP mul_ln1118_556_fu_4283_p2.
DSP Report: Generating DSP mul_ln1118_707_fu_7367_p2, operation Mode is: A''*(B:0x3ff86).
DSP Report: register mul_ln1118_707_fu_7367_p2 is absorbed into DSP mul_ln1118_707_fu_7367_p2.
DSP Report: register mul_ln1118_707_fu_7367_p2 is absorbed into DSP mul_ln1118_707_fu_7367_p2.
DSP Report: operator mul_ln1118_707_fu_7367_p2 is absorbed into DSP mul_ln1118_707_fu_7367_p2.
DSP Report: Generating DSP add_ln703_592_fu_38640608_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_592_fu_38640608_p2 is absorbed into DSP add_ln703_592_fu_38640608_p2.
DSP Report: Generating DSP mul_ln1118_573_fu_6726_p2, operation Mode is: A''*(B:0xf4).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP mul_ln1118_573_fu_6726_p2.
DSP Report: register data_36_V_read_1_reg_38698146_reg is absorbed into DSP mul_ln1118_573_fu_6726_p2.
DSP Report: operator mul_ln1118_573_fu_6726_p2 is absorbed into DSP mul_ln1118_573_fu_6726_p2.
DSP Report: Generating DSP add_ln703_590_fu_38640592_p2, operation Mode is: PCIN+A''*(B:0x93).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP add_ln703_590_fu_38640592_p2.
DSP Report: register data_33_V_read_1_reg_38698186_reg is absorbed into DSP add_ln703_590_fu_38640592_p2.
DSP Report: operator add_ln703_590_fu_38640592_p2 is absorbed into DSP add_ln703_590_fu_38640592_p2.
DSP Report: operator mul_ln1118_523_fu_3981_p2 is absorbed into DSP add_ln703_590_fu_38640592_p2.
DSP Report: Generating DSP mul_ln1118_485_fu_6288_p2, operation Mode is: A''*(B:0x3ff4e).
DSP Report: register mul_ln1118_485_fu_6288_p2 is absorbed into DSP mul_ln1118_485_fu_6288_p2.
DSP Report: register mul_ln1118_485_fu_6288_p2 is absorbed into DSP mul_ln1118_485_fu_6288_p2.
DSP Report: operator mul_ln1118_485_fu_6288_p2 is absorbed into DSP mul_ln1118_485_fu_6288_p2.
DSP Report: Generating DSP mul_ln1118_456_fu_7528_p2, operation Mode is: A''*(B:0x3ff5d).
DSP Report: register mul_ln1118_456_fu_7528_p2 is absorbed into DSP mul_ln1118_456_fu_7528_p2.
DSP Report: register mul_ln1118_456_fu_7528_p2 is absorbed into DSP mul_ln1118_456_fu_7528_p2.
DSP Report: operator mul_ln1118_456_fu_7528_p2 is absorbed into DSP mul_ln1118_456_fu_7528_p2.
DSP Report: Generating DSP add_ln703_1252_fu_38642918_p2, operation Mode is: C+A''*(B:0x19f).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP add_ln703_1252_fu_38642918_p2.
DSP Report: register data_85_V_read_1_reg_38697429_reg is absorbed into DSP add_ln703_1252_fu_38642918_p2.
DSP Report: operator add_ln703_1252_fu_38642918_p2 is absorbed into DSP add_ln703_1252_fu_38642918_p2.
DSP Report: operator mul_ln1118_1299_fu_6224_p2 is absorbed into DSP add_ln703_1252_fu_38642918_p2.
DSP Report: Generating DSP mul_ln1118_437_fu_7325_p2, operation Mode is: A''*(B:0x3ff3b).
DSP Report: register mul_ln1118_437_fu_7325_p2 is absorbed into DSP mul_ln1118_437_fu_7325_p2.
DSP Report: register mul_ln1118_437_fu_7325_p2 is absorbed into DSP mul_ln1118_437_fu_7325_p2.
DSP Report: operator mul_ln1118_437_fu_7325_p2 is absorbed into DSP mul_ln1118_437_fu_7325_p2.
DSP Report: Generating DSP mul_ln1118_405_fu_5842_p2, operation Mode is: A''*(B:0x9c).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_405_fu_5842_p2.
DSP Report: register data_25_V_read_1_reg_38698298_reg is absorbed into DSP mul_ln1118_405_fu_5842_p2.
DSP Report: operator mul_ln1118_405_fu_5842_p2 is absorbed into DSP mul_ln1118_405_fu_5842_p2.
DSP Report: Generating DSP add_ln703_939_fu_38642472_p2, operation Mode is: PCIN+A''*(B:0xaa).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP add_ln703_939_fu_38642472_p2.
DSP Report: register data_30_V_read_1_reg_38698224_reg is absorbed into DSP add_ln703_939_fu_38642472_p2.
DSP Report: operator add_ln703_939_fu_38642472_p2 is absorbed into DSP add_ln703_939_fu_38642472_p2.
DSP Report: operator mul_ln1118_484_fu_5911_p2 is absorbed into DSP add_ln703_939_fu_38642472_p2.
DSP Report: Generating DSP mul_ln1118_668_fu_4954_p2, operation Mode is: A''*(B:0x3ff71).
DSP Report: register mul_ln1118_668_fu_4954_p2 is absorbed into DSP mul_ln1118_668_fu_4954_p2.
DSP Report: register mul_ln1118_668_fu_4954_p2 is absorbed into DSP mul_ln1118_668_fu_4954_p2.
DSP Report: operator mul_ln1118_668_fu_4954_p2 is absorbed into DSP mul_ln1118_668_fu_4954_p2.
DSP Report: Generating DSP mul_ln1118_883_fu_3737_p2, operation Mode is: A''*(B:0x138).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP mul_ln1118_883_fu_3737_p2.
DSP Report: register data_57_V_read_1_reg_38697832_reg is absorbed into DSP mul_ln1118_883_fu_3737_p2.
DSP Report: operator mul_ln1118_883_fu_3737_p2 is absorbed into DSP mul_ln1118_883_fu_3737_p2.
DSP Report: Generating DSP add_ln703_936_fu_38642450_p2, operation Mode is: PCIN+A''*(B:0x1fb).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_936_fu_38642450_p2.
DSP Report: register data_39_V_read_1_reg_38698097_reg is absorbed into DSP add_ln703_936_fu_38642450_p2.
DSP Report: operator add_ln703_936_fu_38642450_p2 is absorbed into DSP add_ln703_936_fu_38642450_p2.
DSP Report: operator mul_ln1118_623_fu_6990_p2 is absorbed into DSP add_ln703_936_fu_38642450_p2.
DSP Report: Generating DSP add_ln703_936_reg_38700563_reg, operation Mode is: PCIN+A''*(B:0x1f9).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP add_ln703_936_reg_38700563_reg.
DSP Report: register data_53_V_read_1_reg_38697894_reg is absorbed into DSP add_ln703_936_reg_38700563_reg.
DSP Report: register add_ln703_936_reg_38700563_reg is absorbed into DSP add_ln703_936_reg_38700563_reg.
DSP Report: operator add_ln703_936_fu_38642450_p2 is absorbed into DSP add_ln703_936_reg_38700563_reg.
DSP Report: operator mul_ln1118_827_fu_4399_p2 is absorbed into DSP add_ln703_936_reg_38700563_reg.
DSP Report: Generating DSP mul_ln1118_772_fu_5615_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_772_fu_5615_p2 is absorbed into DSP mul_ln1118_772_fu_5615_p2.
DSP Report: register mul_ln1118_772_fu_5615_p2 is absorbed into DSP mul_ln1118_772_fu_5615_p2.
DSP Report: operator mul_ln1118_772_fu_5615_p2 is absorbed into DSP mul_ln1118_772_fu_5615_p2.
DSP Report: Generating DSP mul_ln1118_715_fu_4358_p2, operation Mode is: A''*(B:0x15).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP mul_ln1118_715_fu_4358_p2.
DSP Report: register data_45_V_read_1_reg_38698014_reg is absorbed into DSP mul_ln1118_715_fu_4358_p2.
DSP Report: operator mul_ln1118_715_fu_4358_p2 is absorbed into DSP mul_ln1118_715_fu_4358_p2.
DSP Report: Generating DSP add_ln703_632_fu_38640834_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_632_fu_38640834_p2 is absorbed into DSP add_ln703_632_fu_38640834_p2.
DSP Report: Generating DSP mul_ln1118_731_fu_5201_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln1118_731_fu_5201_p2 is absorbed into DSP mul_ln1118_731_fu_5201_p2.
DSP Report: register mul_ln1118_731_fu_5201_p2 is absorbed into DSP mul_ln1118_731_fu_5201_p2.
DSP Report: operator mul_ln1118_731_fu_5201_p2 is absorbed into DSP mul_ln1118_731_fu_5201_p2.
DSP Report: Generating DSP mul_ln1118_683_fu_6619_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_683_fu_6619_p2 is absorbed into DSP mul_ln1118_683_fu_6619_p2.
DSP Report: register mul_ln1118_683_fu_6619_p2 is absorbed into DSP mul_ln1118_683_fu_6619_p2.
DSP Report: operator mul_ln1118_683_fu_6619_p2 is absorbed into DSP mul_ln1118_683_fu_6619_p2.
DSP Report: Generating DSP mul_ln1118_593_fu_5917_p2, operation Mode is: A''*(B:0x98).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP mul_ln1118_593_fu_5917_p2.
DSP Report: register data_37_V_read_1_reg_38698131_reg is absorbed into DSP mul_ln1118_593_fu_5917_p2.
DSP Report: operator mul_ln1118_593_fu_5917_p2 is absorbed into DSP mul_ln1118_593_fu_5917_p2.
DSP Report: Generating DSP add_ln703_886_fu_38642164_p2, operation Mode is: PCIN+A''*(B:0xa6).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_886_fu_38642164_p2.
DSP Report: register data_34_V_read_1_reg_38698171_reg is absorbed into DSP add_ln703_886_fu_38642164_p2.
DSP Report: operator add_ln703_886_fu_38642164_p2 is absorbed into DSP add_ln703_886_fu_38642164_p2.
DSP Report: operator mul_ln1118_545_fu_7396_p2 is absorbed into DSP add_ln703_886_fu_38642164_p2.
DSP Report: Generating DSP add_ln703_886_reg_38700503_reg, operation Mode is: PCIN+A''*(B:0xae).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP add_ln703_886_reg_38700503_reg.
DSP Report: register data_47_V_read_1_reg_38697984_reg is absorbed into DSP add_ln703_886_reg_38700503_reg.
DSP Report: register add_ln703_886_reg_38700503_reg is absorbed into DSP add_ln703_886_reg_38700503_reg.
DSP Report: operator add_ln703_886_fu_38642164_p2 is absorbed into DSP add_ln703_886_reg_38700503_reg.
DSP Report: operator mul_ln1118_736_fu_6090_p2 is absorbed into DSP add_ln703_886_reg_38700503_reg.
DSP Report: Generating DSP mul_ln1118_433_fu_3700_p2, operation Mode is: A''*(B:0x9d).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_433_fu_3700_p2.
DSP Report: register data_27_V_read_1_reg_38698271_reg is absorbed into DSP mul_ln1118_433_fu_3700_p2.
DSP Report: operator mul_ln1118_433_fu_3700_p2 is absorbed into DSP mul_ln1118_433_fu_3700_p2.
DSP Report: Generating DSP add_ln703_883_fu_38642142_p2, operation Mode is: C+A''*(B:0x3ff31).
DSP Report: register add_ln703_883_fu_38642142_p2 is absorbed into DSP add_ln703_883_fu_38642142_p2.
DSP Report: register add_ln703_883_fu_38642142_p2 is absorbed into DSP add_ln703_883_fu_38642142_p2.
DSP Report: operator add_ln703_883_fu_38642142_p2 is absorbed into DSP add_ln703_883_fu_38642142_p2.
DSP Report: operator mul_ln1118_848_fu_5980_p2 is absorbed into DSP add_ln703_883_fu_38642142_p2.
DSP Report: Generating DSP mul_ln1118_665_fu_4167_p2, operation Mode is: A''*(B:0x3ff74).
DSP Report: register mul_ln1118_665_fu_4167_p2 is absorbed into DSP mul_ln1118_665_fu_4167_p2.
DSP Report: register mul_ln1118_665_fu_4167_p2 is absorbed into DSP mul_ln1118_665_fu_4167_p2.
DSP Report: operator mul_ln1118_665_fu_4167_p2 is absorbed into DSP mul_ln1118_665_fu_4167_p2.
DSP Report: Generating DSP mul_ln1118_647_fu_6008_p2, operation Mode is: A''*(B:0x3ff9f).
DSP Report: register mul_ln1118_647_fu_6008_p2 is absorbed into DSP mul_ln1118_647_fu_6008_p2.
DSP Report: register mul_ln1118_647_fu_6008_p2 is absorbed into DSP mul_ln1118_647_fu_6008_p2.
DSP Report: operator mul_ln1118_647_fu_6008_p2 is absorbed into DSP mul_ln1118_647_fu_6008_p2.
DSP Report: Generating DSP add_ln703_888_fu_38642170_p2, operation Mode is: C+A''*(B:0xd3).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP add_ln703_888_fu_38642170_p2.
DSP Report: register data_62_V_read_1_reg_38697756_reg is absorbed into DSP add_ln703_888_fu_38642170_p2.
DSP Report: operator add_ln703_888_fu_38642170_p2 is absorbed into DSP add_ln703_888_fu_38642170_p2.
DSP Report: operator mul_ln1118_948_fu_6950_p2 is absorbed into DSP add_ln703_888_fu_38642170_p2.
DSP Report: Generating DSP mul_ln1118_935_fu_3913_p2, operation Mode is: A''*(B:0xa7).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP mul_ln1118_935_fu_3913_p2.
DSP Report: register data_61_V_read_1_reg_38697769_reg is absorbed into DSP mul_ln1118_935_fu_3913_p2.
DSP Report: operator mul_ln1118_935_fu_3913_p2 is absorbed into DSP mul_ln1118_935_fu_3913_p2.
DSP Report: Generating DSP mul_ln1118_451_fu_5380_p2, operation Mode is: A''*(B:0x7a).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_451_fu_5380_p2.
DSP Report: register data_28_V_read_1_reg_38698257_reg is absorbed into DSP mul_ln1118_451_fu_5380_p2.
DSP Report: operator mul_ln1118_451_fu_5380_p2 is absorbed into DSP mul_ln1118_451_fu_5380_p2.
DSP Report: Generating DSP add_ln703_890_fu_38642186_p2, operation Mode is: C+A''*(B:0x3ffb6).
DSP Report: register add_ln703_890_fu_38642186_p2 is absorbed into DSP add_ln703_890_fu_38642186_p2.
DSP Report: register add_ln703_890_fu_38642186_p2 is absorbed into DSP add_ln703_890_fu_38642186_p2.
DSP Report: operator add_ln703_890_fu_38642186_p2 is absorbed into DSP add_ln703_890_fu_38642186_p2.
DSP Report: operator mul_ln1118_864_fu_4726_p2 is absorbed into DSP add_ln703_890_fu_38642186_p2.
DSP Report: Generating DSP mul_ln1118_596_fu_5142_p2, operation Mode is: A''*(B:0x3ff8a).
DSP Report: register mul_ln1118_596_fu_5142_p2 is absorbed into DSP mul_ln1118_596_fu_5142_p2.
DSP Report: register mul_ln1118_596_fu_5142_p2 is absorbed into DSP mul_ln1118_596_fu_5142_p2.
DSP Report: operator mul_ln1118_596_fu_5142_p2 is absorbed into DSP mul_ln1118_596_fu_5142_p2.
DSP Report: Generating DSP mul_ln1118_622_fu_6386_p2, operation Mode is: A''*(B:0x3ff8e).
DSP Report: register mul_ln1118_622_fu_6386_p2 is absorbed into DSP mul_ln1118_622_fu_6386_p2.
DSP Report: register mul_ln1118_622_fu_6386_p2 is absorbed into DSP mul_ln1118_622_fu_6386_p2.
DSP Report: operator mul_ln1118_622_fu_6386_p2 is absorbed into DSP mul_ln1118_622_fu_6386_p2.
DSP Report: Generating DSP mul_ln1118_483_fu_4031_p2, operation Mode is: A''*(B:0x3ff8c).
DSP Report: register mul_ln1118_483_fu_4031_p2 is absorbed into DSP mul_ln1118_483_fu_4031_p2.
DSP Report: register mul_ln1118_483_fu_4031_p2 is absorbed into DSP mul_ln1118_483_fu_4031_p2.
DSP Report: operator mul_ln1118_483_fu_4031_p2 is absorbed into DSP mul_ln1118_483_fu_4031_p2.
DSP Report: Generating DSP mul_ln1118_586_fu_6690_p2, operation Mode is: A''*(B:0x3fead).
DSP Report: register mul_ln1118_586_fu_6690_p2 is absorbed into DSP mul_ln1118_586_fu_6690_p2.
DSP Report: register mul_ln1118_586_fu_6690_p2 is absorbed into DSP mul_ln1118_586_fu_6690_p2.
DSP Report: operator mul_ln1118_586_fu_6690_p2 is absorbed into DSP mul_ln1118_586_fu_6690_p2.
DSP Report: Generating DSP mul_ln1118_686_fu_5861_p2, operation Mode is: A''*(B:0x3fe6d).
DSP Report: register mul_ln1118_686_fu_5861_p2 is absorbed into DSP mul_ln1118_686_fu_5861_p2.
DSP Report: register mul_ln1118_686_fu_5861_p2 is absorbed into DSP mul_ln1118_686_fu_5861_p2.
DSP Report: operator mul_ln1118_686_fu_5861_p2 is absorbed into DSP mul_ln1118_686_fu_5861_p2.
DSP Report: Generating DSP mul_ln1118_520_fu_7110_p2, operation Mode is: A''*(B:0x3fece).
DSP Report: register mul_ln1118_520_fu_7110_p2 is absorbed into DSP mul_ln1118_520_fu_7110_p2.
DSP Report: register mul_ln1118_520_fu_7110_p2 is absorbed into DSP mul_ln1118_520_fu_7110_p2.
DSP Report: operator mul_ln1118_520_fu_7110_p2 is absorbed into DSP mul_ln1118_520_fu_7110_p2.
DSP Report: Generating DSP mul_ln1118_570_fu_5859_p2, operation Mode is: A''*(B:0x3fe31).
DSP Report: register mul_ln1118_570_fu_5859_p2 is absorbed into DSP mul_ln1118_570_fu_5859_p2.
DSP Report: register mul_ln1118_570_fu_5859_p2 is absorbed into DSP mul_ln1118_570_fu_5859_p2.
DSP Report: operator mul_ln1118_570_fu_5859_p2 is absorbed into DSP mul_ln1118_570_fu_5859_p2.
DSP Report: Generating DSP mul_ln1118_768_fu_7178_p2, operation Mode is: A''*(B:0x1d).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP mul_ln1118_768_fu_7178_p2.
DSP Report: register data_49_V_read_1_reg_38697957_reg is absorbed into DSP mul_ln1118_768_fu_7178_p2.
DSP Report: operator mul_ln1118_768_fu_7178_p2 is absorbed into DSP mul_ln1118_768_fu_7178_p2.
DSP Report: Generating DSP add_ln703_911_fu_38642324_p2, operation Mode is: PCIN+A''*(B:0x15).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_911_fu_38642324_p2.
DSP Report: register data_31_V_read_1_reg_38698209_reg is absorbed into DSP add_ln703_911_fu_38642324_p2.
DSP Report: operator add_ln703_911_fu_38642324_p2 is absorbed into DSP add_ln703_911_fu_38642324_p2.
DSP Report: operator mul_ln1118_494_fu_6811_p2 is absorbed into DSP add_ln703_911_fu_38642324_p2.
DSP Report: Generating DSP mul_ln1118_318_fu_4318_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_318_fu_4318_p2 is absorbed into DSP mul_ln1118_318_fu_4318_p2.
DSP Report: register mul_ln1118_318_fu_4318_p2 is absorbed into DSP mul_ln1118_318_fu_4318_p2.
DSP Report: operator mul_ln1118_318_fu_4318_p2 is absorbed into DSP mul_ln1118_318_fu_4318_p2.
DSP Report: Generating DSP mul_ln1118_694_fu_4663_p2, operation Mode is: A''*(B:0x39).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP mul_ln1118_694_fu_4663_p2.
DSP Report: register data_44_V_read_1_reg_38698031_reg is absorbed into DSP mul_ln1118_694_fu_4663_p2.
DSP Report: operator mul_ln1118_694_fu_4663_p2 is absorbed into DSP mul_ln1118_694_fu_4663_p2.
DSP Report: Generating DSP mul_ln1118_349_fu_7224_p2, operation Mode is: A''*(B:0x3ffea).
DSP Report: register mul_ln1118_349_fu_7224_p2 is absorbed into DSP mul_ln1118_349_fu_7224_p2.
DSP Report: register mul_ln1118_349_fu_7224_p2 is absorbed into DSP mul_ln1118_349_fu_7224_p2.
DSP Report: operator mul_ln1118_349_fu_7224_p2 is absorbed into DSP mul_ln1118_349_fu_7224_p2.
DSP Report: Generating DSP mul_ln1118_561_fu_7419_p2, operation Mode is: A''*(B:0x3d).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP mul_ln1118_561_fu_7419_p2.
DSP Report: register data_35_V_read_1_reg_38698157_reg is absorbed into DSP mul_ln1118_561_fu_7419_p2.
DSP Report: operator mul_ln1118_561_fu_7419_p2 is absorbed into DSP mul_ln1118_561_fu_7419_p2.
DSP Report: Generating DSP add_ln703_901_fu_38642260_p2, operation Mode is: PCIN+A''*(B:0x2b).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP add_ln703_901_fu_38642260_p2.
DSP Report: register data_21_V_read_1_reg_38698355_reg is absorbed into DSP add_ln703_901_fu_38642260_p2.
DSP Report: operator add_ln703_901_fu_38642260_p2 is absorbed into DSP add_ln703_901_fu_38642260_p2.
DSP Report: operator mul_ln1118_333_fu_5782_p2 is absorbed into DSP add_ln703_901_fu_38642260_p2.
DSP Report: Generating DSP mul_ln1118_792_fu_5770_p2, operation Mode is: A''*(B:0x3ffd7).
DSP Report: register mul_ln1118_792_fu_5770_p2 is absorbed into DSP mul_ln1118_792_fu_5770_p2.
DSP Report: register mul_ln1118_792_fu_5770_p2 is absorbed into DSP mul_ln1118_792_fu_5770_p2.
DSP Report: operator mul_ln1118_792_fu_5770_p2 is absorbed into DSP mul_ln1118_792_fu_5770_p2.
DSP Report: Generating DSP mul_ln1118_577_fu_7230_p2, operation Mode is: A''*(B:0x3ffc7).
DSP Report: register mul_ln1118_577_fu_7230_p2 is absorbed into DSP mul_ln1118_577_fu_7230_p2.
DSP Report: register mul_ln1118_577_fu_7230_p2 is absorbed into DSP mul_ln1118_577_fu_7230_p2.
DSP Report: operator mul_ln1118_577_fu_7230_p2 is absorbed into DSP mul_ln1118_577_fu_7230_p2.
DSP Report: Generating DSP add_ln703_899_fu_38642244_p2, operation Mode is: C+A''*(B:0x79).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP add_ln703_899_fu_38642244_p2.
DSP Report: register data_60_V_read_1_reg_38697785_reg is absorbed into DSP add_ln703_899_fu_38642244_p2.
DSP Report: operator add_ln703_899_fu_38642244_p2 is absorbed into DSP add_ln703_899_fu_38642244_p2.
DSP Report: operator mul_ln1118_921_fu_6109_p2 is absorbed into DSP add_ln703_899_fu_38642244_p2.
DSP Report: Generating DSP add_ln703_900_reg_38700518_reg, operation Mode is: PCIN+A''*(B:0x54).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP add_ln703_900_reg_38700518_reg.
DSP Report: register data_59_V_read_1_reg_38697798_reg is absorbed into DSP add_ln703_900_reg_38700518_reg.
DSP Report: register add_ln703_900_reg_38700518_reg is absorbed into DSP add_ln703_900_reg_38700518_reg.
DSP Report: operator add_ln703_900_fu_38642254_p2 is absorbed into DSP add_ln703_900_reg_38700518_reg.
DSP Report: operator mul_ln1118_905_fu_3698_p2 is absorbed into DSP add_ln703_900_reg_38700518_reg.
DSP Report: Generating DSP mul_ln1118_528_fu_7118_p2, operation Mode is: A''*(B:0x46).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mul_ln1118_528_fu_7118_p2.
DSP Report: register data_33_V_read_1_reg_38698186_reg is absorbed into DSP mul_ln1118_528_fu_7118_p2.
DSP Report: operator mul_ln1118_528_fu_7118_p2 is absorbed into DSP mul_ln1118_528_fu_7118_p2.
DSP Report: Generating DSP add_ln703_898_fu_38642238_p2, operation Mode is: PCIN+A''*(B:0x5c).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_898_fu_38642238_p2.
DSP Report: register data_32_V_read_1_reg_38698196_reg is absorbed into DSP add_ln703_898_fu_38642238_p2.
DSP Report: operator add_ln703_898_fu_38642238_p2 is absorbed into DSP add_ln703_898_fu_38642238_p2.
DSP Report: operator mul_ln1118_511_fu_5977_p2 is absorbed into DSP add_ln703_898_fu_38642238_p2.
DSP Report: Generating DSP add_ln703_898_fu_38642238_p2, operation Mode is: PCIN+A''*(B:0x4b).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP add_ln703_898_fu_38642238_p2.
DSP Report: register data_30_V_read_1_reg_38698224_reg is absorbed into DSP add_ln703_898_fu_38642238_p2.
DSP Report: operator add_ln703_898_fu_38642238_p2 is absorbed into DSP add_ln703_898_fu_38642238_p2.
DSP Report: operator mul_ln1118_480_fu_4228_p2 is absorbed into DSP add_ln703_898_fu_38642238_p2.
DSP Report: Generating DSP add_ln703_898_fu_38642238_p2, operation Mode is: PCIN+A''*(B:0x75).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP add_ln703_898_fu_38642238_p2.
DSP Report: register data_52_V_read_1_reg_38697911_reg is absorbed into DSP add_ln703_898_fu_38642238_p2.
DSP Report: operator add_ln703_898_fu_38642238_p2 is absorbed into DSP add_ln703_898_fu_38642238_p2.
DSP Report: operator mul_ln1118_809_fu_5684_p2 is absorbed into DSP add_ln703_898_fu_38642238_p2.
DSP Report: Generating DSP add_ln703_898_reg_38700513_reg, operation Mode is: PCIN+A''*(B:0x51).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_898_reg_38700513_reg.
DSP Report: register data_45_V_read_1_reg_38698014_reg is absorbed into DSP add_ln703_898_reg_38700513_reg.
DSP Report: register add_ln703_898_reg_38700513_reg is absorbed into DSP add_ln703_898_reg_38700513_reg.
DSP Report: operator add_ln703_898_fu_38642238_p2 is absorbed into DSP add_ln703_898_reg_38700513_reg.
DSP Report: operator mul_ln1118_710_fu_4238_p2 is absorbed into DSP add_ln703_898_reg_38700513_reg.
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7 has port ACOUT[29] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7 has port ACOUT[28] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7 has port ACOUT[27] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7 has port ACOUT[26] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7 has port ACOUT[25] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7 has port ACOUT[24] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7 has port ACOUT[23] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7 has port ACOUT[22] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7 has port ACOUT[21] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7 has port ACOUT[20] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7 has port ACOUT[19] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7 has port ACOUT[18] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7 has port ACOUT[17] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7 has port ACOUT[16] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_555_fu_38668532_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_911_fu_38642324_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_911_fu_38642324_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_911_fu_38642324_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_911_fu_38642324_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_911_fu_38642324_p2[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_911_fu_38642324_p2[-1111111106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_555_fu_38668532_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_555_fu_38668532_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_618_fu_38640748_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_618_fu_38640748_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_618_fu_38640748_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_618_fu_38640748_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_618_fu_38640748_p2[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_555_fu_38668532_p2[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_911_fu_38642324_p2[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_911_fu_38642324_p2[-1111111110]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_911_fu_38642324_p2[-1111111109]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_911_fu_38642324_p2[-1111111108]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_911_fu_38642324_p2[-1111111107]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_911_fu_38642324_p2[-1111111106]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_555_fu_38668532_p2[-1111111110]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_555_fu_38668532_p2[-1111111109]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_618_fu_38640748_p2[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_618_fu_38640748_p2[-1111111110]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_618_fu_38640748_p2[-1111111109]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_618_fu_38640748_p2[-1111111108]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_618_fu_38640748_p2[-1111111107]__0 )
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1118_1090_fu_7481_p2, operation Mode is: A''*(B:0x3fd06).
DSP Report: register mul_ln1118_1090_fu_7481_p2 is absorbed into DSP mul_ln1118_1090_fu_7481_p2.
DSP Report: register mul_ln1118_1090_fu_7481_p2 is absorbed into DSP mul_ln1118_1090_fu_7481_p2.
DSP Report: operator mul_ln1118_1090_fu_7481_p2 is absorbed into DSP mul_ln1118_1090_fu_7481_p2.
DSP Report: Generating DSP mul_ln1118_1707_fu_3691_p2, operation Mode is: A''*(B:0x3fddb).
DSP Report: register mul_ln1118_1707_fu_3691_p2 is absorbed into DSP mul_ln1118_1707_fu_3691_p2.
DSP Report: register mul_ln1118_1707_fu_3691_p2 is absorbed into DSP mul_ln1118_1707_fu_3691_p2.
DSP Report: operator mul_ln1118_1707_fu_3691_p2 is absorbed into DSP mul_ln1118_1707_fu_3691_p2.
DSP Report: Generating DSP mul_ln1118_1839_fu_5436_p2, operation Mode is: A''*(B:0x54).
DSP Report: register data_121_V_read_1_reg_38696902_reg is absorbed into DSP mul_ln1118_1839_fu_5436_p2.
DSP Report: register data_121_V_read_1_reg_38696902_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1839_fu_5436_p2.
DSP Report: operator mul_ln1118_1839_fu_5436_p2 is absorbed into DSP mul_ln1118_1839_fu_5436_p2.
DSP Report: Generating DSP add_ln703_3880_fu_38687822_p2, operation Mode is: PCIN+A''*(B:0x49).
DSP Report: register data_116_V_read_1_reg_38696977_reg is absorbed into DSP add_ln703_3880_fu_38687822_p2.
DSP Report: register data_116_V_read_1_reg_38696977_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3880_fu_38687822_p2.
DSP Report: operator add_ln703_3880_fu_38687822_p2 is absorbed into DSP add_ln703_3880_fu_38687822_p2.
DSP Report: operator mul_ln1118_1764_fu_6438_p2 is absorbed into DSP add_ln703_3880_fu_38687822_p2.
DSP Report: Generating DSP add_ln703_3880_fu_38687822_p2, operation Mode is: PCIN+A''*(B:0x45).
DSP Report: register data_115_V_read_1_reg_38696991_reg is absorbed into DSP add_ln703_3880_fu_38687822_p2.
DSP Report: register data_115_V_read_1_reg_38696991_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3880_fu_38687822_p2.
DSP Report: operator add_ln703_3880_fu_38687822_p2 is absorbed into DSP add_ln703_3880_fu_38687822_p2.
DSP Report: operator mul_ln1118_1748_fu_5832_p2 is absorbed into DSP add_ln703_3880_fu_38687822_p2.
DSP Report: Generating DSP add_ln703_3880_reg_38704238_reg, operation Mode is: PCIN+A''*(B:0x74).
DSP Report: register data_120_V_read_1_reg_38696918_reg is absorbed into DSP add_ln703_3880_reg_38704238_reg.
DSP Report: register data_120_V_read_1_reg_38696918_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3880_reg_38704238_reg.
DSP Report: register add_ln703_3880_reg_38704238_reg is absorbed into DSP add_ln703_3880_reg_38704238_reg.
DSP Report: operator add_ln703_3880_fu_38687822_p2 is absorbed into DSP add_ln703_3880_reg_38704238_reg.
DSP Report: operator mul_ln1118_1823_fu_4554_p2 is absorbed into DSP add_ln703_3880_reg_38704238_reg.
DSP Report: Generating DSP mul_ln1118_1214_fu_5172_p2, operation Mode is: A''*(B:0x3ffe7).
DSP Report: register mul_ln1118_1214_fu_5172_p2 is absorbed into DSP mul_ln1118_1214_fu_5172_p2.
DSP Report: register mul_ln1118_1214_fu_5172_p2 is absorbed into DSP mul_ln1118_1214_fu_5172_p2.
DSP Report: operator mul_ln1118_1214_fu_5172_p2 is absorbed into DSP mul_ln1118_1214_fu_5172_p2.
DSP Report: Generating DSP mul_ln1118_1311_fu_6945_p2, operation Mode is: A''*(B:0x37).
DSP Report: register data_86_V_read_1_reg_38697419_reg is absorbed into DSP mul_ln1118_1311_fu_6945_p2.
DSP Report: register data_86_V_read_1_reg_38697419_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1311_fu_6945_p2.
DSP Report: operator mul_ln1118_1311_fu_6945_p2 is absorbed into DSP mul_ln1118_1311_fu_6945_p2.
DSP Report: Generating DSP add_ln703_2947_fu_38681956_p2, operation Mode is: C+A''*(B:0x3ffce).
DSP Report: register add_ln703_2947_fu_38681956_p2 is absorbed into DSP add_ln703_2947_fu_38681956_p2.
DSP Report: register add_ln703_2947_fu_38681956_p2 is absorbed into DSP add_ln703_2947_fu_38681956_p2.
DSP Report: operator add_ln703_2947_fu_38681956_p2 is absorbed into DSP add_ln703_2947_fu_38681956_p2.
DSP Report: operator mul_ln1118_2873_fu_6221_p2 is absorbed into DSP add_ln703_2947_fu_38681956_p2.
DSP Report: Generating DSP mul_ln1118_2554_fu_5359_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_2554_fu_5359_p2 is absorbed into DSP mul_ln1118_2554_fu_5359_p2.
DSP Report: register mul_ln1118_2554_fu_5359_p2 is absorbed into DSP mul_ln1118_2554_fu_5359_p2.
DSP Report: operator mul_ln1118_2554_fu_5359_p2 is absorbed into DSP mul_ln1118_2554_fu_5359_p2.
DSP Report: Generating DSP add_ln703_2950_fu_38681986_p2, operation Mode is: C+A''*(B:0x26).
DSP Report: register data_183_V_read_1_reg_38696005_reg is absorbed into DSP add_ln703_2950_fu_38681986_p2.
DSP Report: register data_183_V_read_1_reg_38696005_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2950_fu_38681986_p2.
DSP Report: operator add_ln703_2950_fu_38681986_p2 is absorbed into DSP add_ln703_2950_fu_38681986_p2.
DSP Report: operator mul_ln1118_2806_fu_5101_p2 is absorbed into DSP add_ln703_2950_fu_38681986_p2.
DSP Report: Generating DSP mul_ln1118_1856_fu_4215_p2, operation Mode is: A''*(B:0x23).
DSP Report: register data_123_V_read_1_reg_38696868_reg is absorbed into DSP mul_ln1118_1856_fu_4215_p2.
DSP Report: register data_123_V_read_1_reg_38696868_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1856_fu_4215_p2.
DSP Report: operator mul_ln1118_1856_fu_4215_p2 is absorbed into DSP mul_ln1118_1856_fu_4215_p2.
DSP Report: Generating DSP add_ln703_2949_fu_38681976_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2949_fu_38681976_p2 is absorbed into DSP add_ln703_2949_fu_38681976_p2.
DSP Report: register add_ln703_2949_fu_38681976_p2 is absorbed into DSP add_ln703_2949_fu_38681976_p2.
DSP Report: register add_ln703_2949_fu_38681976_p2 is absorbed into DSP add_ln703_2949_fu_38681976_p2.
DSP Report: register add_ln703_2949_fu_38681976_p2 is absorbed into DSP add_ln703_2949_fu_38681976_p2.
DSP Report: register add_ln703_2949_fu_38681976_p2 is absorbed into DSP add_ln703_2949_fu_38681976_p2.
DSP Report: operator add_ln703_2949_fu_38681976_p2 is absorbed into DSP add_ln703_2949_fu_38681976_p2.
DSP Report: Generating DSP mul_ln1118_1970_fu_4751_p2, operation Mode is: A''*(B:0x13).
DSP Report: register data_130_V_read_1_reg_38696769_reg is absorbed into DSP mul_ln1118_1970_fu_4751_p2.
DSP Report: register data_130_V_read_1_reg_38696769_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1970_fu_4751_p2.
DSP Report: operator mul_ln1118_1970_fu_4751_p2 is absorbed into DSP mul_ln1118_1970_fu_4751_p2.
DSP Report: Generating DSP add_ln703_1637_reg_38701778_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_1637_reg_38701778_reg is absorbed into DSP add_ln703_1637_reg_38701778_reg.
DSP Report: operator add_ln703_1637_fu_38673736_p2 is absorbed into DSP add_ln703_1637_reg_38701778_reg.
DSP Report: Generating DSP mul_ln1118_1571_fu_5505_p2, operation Mode is: A''*(B:0x13).
DSP Report: register data_103_V_read_1_reg_38697166_reg is absorbed into DSP mul_ln1118_1571_fu_5505_p2.
DSP Report: register data_103_V_read_1_reg_38697166_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1571_fu_5505_p2.
DSP Report: operator mul_ln1118_1571_fu_5505_p2 is absorbed into DSP mul_ln1118_1571_fu_5505_p2.
DSP Report: Generating DSP add_ln703_3900_fu_38687970_p2, operation Mode is: PCIN+A''*(B:0x2c).
DSP Report: register data_119_V_read_1_reg_38696932_reg is absorbed into DSP add_ln703_3900_fu_38687970_p2.
DSP Report: register data_119_V_read_1_reg_38696932_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3900_fu_38687970_p2.
DSP Report: operator add_ln703_3900_fu_38687970_p2 is absorbed into DSP add_ln703_3900_fu_38687970_p2.
DSP Report: operator mul_ln1118_1806_fu_3924_p2 is absorbed into DSP add_ln703_3900_fu_38687970_p2.
DSP Report: Generating DSP add_ln703_3900_fu_38687970_p2, operation Mode is: PCIN+A''*(B:0x35).
DSP Report: register data_118_V_read_1_reg_38696948_reg is absorbed into DSP add_ln703_3900_fu_38687970_p2.
DSP Report: register data_118_V_read_1_reg_38696948_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3900_fu_38687970_p2.
DSP Report: operator add_ln703_3900_fu_38687970_p2 is absorbed into DSP add_ln703_3900_fu_38687970_p2.
DSP Report: operator mul_ln1118_1795_fu_7070_p2 is absorbed into DSP add_ln703_3900_fu_38687970_p2.
DSP Report: Generating DSP add_ln703_3900_fu_38687970_p2, operation Mode is: PCIN+A''*(B:0x1d).
DSP Report: register data_130_V_read_1_reg_38696769_reg is absorbed into DSP add_ln703_3900_fu_38687970_p2.
DSP Report: register data_130_V_read_1_reg_38696769_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3900_fu_38687970_p2.
DSP Report: operator add_ln703_3900_fu_38687970_p2 is absorbed into DSP add_ln703_3900_fu_38687970_p2.
DSP Report: operator mul_ln1118_1971_fu_5994_p2 is absorbed into DSP add_ln703_3900_fu_38687970_p2.
DSP Report: Generating DSP add_ln703_3900_fu_38687970_p2, operation Mode is: PCIN+A''*(B:0x17).
DSP Report: register data_102_V_read_1_reg_38697181_reg is absorbed into DSP add_ln703_3900_fu_38687970_p2.
DSP Report: register data_102_V_read_1_reg_38697181_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3900_fu_38687970_p2.
DSP Report: operator add_ln703_3900_fu_38687970_p2 is absorbed into DSP add_ln703_3900_fu_38687970_p2.
DSP Report: operator mul_ln1118_1556_fu_6937_p2 is absorbed into DSP add_ln703_3900_fu_38687970_p2.
DSP Report: Generating DSP add_ln703_3900_fu_38687970_p2, operation Mode is: PCIN+A''*(B:0x17).
DSP Report: register data_105_V_read_1_reg_38697136_reg is absorbed into DSP add_ln703_3900_fu_38687970_p2.
DSP Report: register data_105_V_read_1_reg_38697136_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3900_fu_38687970_p2.
DSP Report: operator add_ln703_3900_fu_38687970_p2 is absorbed into DSP add_ln703_3900_fu_38687970_p2.
DSP Report: operator mul_ln1118_1596_fu_6126_p2 is absorbed into DSP add_ln703_3900_fu_38687970_p2.
DSP Report: Generating DSP mul_ln1118_1155_fu_5283_p2, operation Mode is: A''*(B:0x13).
DSP Report: register data_75_V_read_1_reg_38697568_reg is absorbed into DSP mul_ln1118_1155_fu_5283_p2.
DSP Report: register data_75_V_read_1_reg_38697568_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1155_fu_5283_p2.
DSP Report: operator mul_ln1118_1155_fu_5283_p2 is absorbed into DSP mul_ln1118_1155_fu_5283_p2.
DSP Report: Generating DSP add_ln703_3895_fu_38687924_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3895_fu_38687924_p2 is absorbed into DSP add_ln703_3895_fu_38687924_p2.
DSP Report: register add_ln703_3895_fu_38687924_p2 is absorbed into DSP add_ln703_3895_fu_38687924_p2.
DSP Report: register add_ln703_3895_fu_38687924_p2 is absorbed into DSP add_ln703_3895_fu_38687924_p2.
DSP Report: register add_ln703_3895_fu_38687924_p2 is absorbed into DSP add_ln703_3895_fu_38687924_p2.
DSP Report: register data_87_V_read_1_reg_38697403_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3895_fu_38687924_p2.
DSP Report: operator add_ln703_3895_fu_38687924_p2 is absorbed into DSP add_ln703_3895_fu_38687924_p2.
DSP Report: Generating DSP add_ln703_3900_reg_38704258_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_3900_reg_38704258_reg is absorbed into DSP add_ln703_3900_reg_38704258_reg.
DSP Report: operator add_ln703_3900_fu_38687970_p2 is absorbed into DSP add_ln703_3900_reg_38704258_reg.
DSP Report: Generating DSP mul_ln1118_1344_fu_5665_p2, operation Mode is: A''*(B:0x16).
DSP Report: register data_88_V_read_1_reg_38697392_reg is absorbed into DSP mul_ln1118_1344_fu_5665_p2.
DSP Report: register data_88_V_read_1_reg_38697392_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1344_fu_5665_p2.
DSP Report: operator mul_ln1118_1344_fu_5665_p2 is absorbed into DSP mul_ln1118_1344_fu_5665_p2.
DSP Report: Generating DSP mul_ln1118_1369_fu_7478_p2, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_ln1118_1369_fu_7478_p2 is absorbed into DSP mul_ln1118_1369_fu_7478_p2.
DSP Report: register mul_ln1118_1369_fu_7478_p2 is absorbed into DSP mul_ln1118_1369_fu_7478_p2.
DSP Report: operator mul_ln1118_1369_fu_7478_p2 is absorbed into DSP mul_ln1118_1369_fu_7478_p2.
DSP Report: Generating DSP add_ln703_1519_fu_38673003_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1519_fu_38673003_p2 is absorbed into DSP add_ln703_1519_fu_38673003_p2.
DSP Report: Generating DSP add_ln703_1519_fu_38673003_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_1519_fu_38673003_p2 is absorbed into DSP add_ln703_1519_fu_38673003_p2.
DSP Report: Generating DSP mul_ln1118_1700_fu_5750_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_1700_fu_5750_p2 is absorbed into DSP mul_ln1118_1700_fu_5750_p2.
DSP Report: register mul_ln1118_1700_fu_5750_p2 is absorbed into DSP mul_ln1118_1700_fu_5750_p2.
DSP Report: operator mul_ln1118_1700_fu_5750_p2 is absorbed into DSP mul_ln1118_1700_fu_5750_p2.
DSP Report: Generating DSP mul_ln1118_1838_fu_5347_p2, operation Mode is: A''*(B:0x25).
DSP Report: register data_121_V_read_1_reg_38696902_reg is absorbed into DSP mul_ln1118_1838_fu_5347_p2.
DSP Report: register data_121_V_read_1_reg_38696902_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1838_fu_5347_p2.
DSP Report: operator mul_ln1118_1838_fu_5347_p2 is absorbed into DSP mul_ln1118_1838_fu_5347_p2.
DSP Report: Generating DSP add_ln703_1625_fu_38673656_p2, operation Mode is: PCIN+A''*(B:0x2d).
DSP Report: register data_87_V_read_1_reg_38697403_reg is absorbed into DSP add_ln703_1625_fu_38673656_p2.
DSP Report: register data_87_V_read_1_reg_38697403_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1625_fu_38673656_p2.
DSP Report: operator add_ln703_1625_fu_38673656_p2 is absorbed into DSP add_ln703_1625_fu_38673656_p2.
DSP Report: operator mul_ln1118_1337_fu_7109_p2 is absorbed into DSP add_ln703_1625_fu_38673656_p2.
DSP Report: Generating DSP add_ln703_1625_fu_38673656_p2, operation Mode is: PCIN+A''*(B:0x23).
DSP Report: register data_104_V_read_1_reg_38697151_reg is absorbed into DSP add_ln703_1625_fu_38673656_p2.
DSP Report: register data_104_V_read_1_reg_38697151_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1625_fu_38673656_p2.
DSP Report: operator add_ln703_1625_fu_38673656_p2 is absorbed into DSP add_ln703_1625_fu_38673656_p2.
DSP Report: operator mul_ln1118_1584_fu_6613_p2 is absorbed into DSP add_ln703_1625_fu_38673656_p2.
DSP Report: Generating DSP mul_ln1118_1672_fu_6020_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_1672_fu_6020_p2 is absorbed into DSP mul_ln1118_1672_fu_6020_p2.
DSP Report: register mul_ln1118_1672_fu_6020_p2 is absorbed into DSP mul_ln1118_1672_fu_6020_p2.
DSP Report: operator mul_ln1118_1672_fu_6020_p2 is absorbed into DSP mul_ln1118_1672_fu_6020_p2.
DSP Report: Generating DSP mul_ln1118_1599_fu_4158_p2, operation Mode is: A''*(B:0x1a).
DSP Report: register data_106_V_read_1_reg_38697122_reg is absorbed into DSP mul_ln1118_1599_fu_4158_p2.
DSP Report: register data_106_V_read_1_reg_38697122_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1599_fu_4158_p2.
DSP Report: operator mul_ln1118_1599_fu_4158_p2 is absorbed into DSP mul_ln1118_1599_fu_4158_p2.
DSP Report: Generating DSP add_ln703_1429_fu_38672452_p2, operation Mode is: PCIN+A''*(B:0x13).
DSP Report: register data_118_V_read_1_reg_38696948_reg is absorbed into DSP add_ln703_1429_fu_38672452_p2.
DSP Report: register data_118_V_read_1_reg_38696948_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1429_fu_38672452_p2.
DSP Report: operator add_ln703_1429_fu_38672452_p2 is absorbed into DSP add_ln703_1429_fu_38672452_p2.
DSP Report: operator mul_ln1118_1782_fu_5366_p2 is absorbed into DSP add_ln703_1429_fu_38672452_p2.
DSP Report: Generating DSP mul_ln1118_1158_fu_5606_p2, operation Mode is: A''*(B:0x17).
DSP Report: register data_76_V_read_1_reg_38697555_reg is absorbed into DSP mul_ln1118_1158_fu_5606_p2.
DSP Report: register data_76_V_read_1_reg_38697555_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1158_fu_5606_p2.
DSP Report: operator mul_ln1118_1158_fu_5606_p2 is absorbed into DSP mul_ln1118_1158_fu_5606_p2.
DSP Report: Generating DSP add_ln703_1427_fu_38672432_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1427_fu_38672432_p2 is absorbed into DSP add_ln703_1427_fu_38672432_p2.
DSP Report: register add_ln703_1427_fu_38672432_p2 is absorbed into DSP add_ln703_1427_fu_38672432_p2.
DSP Report: register add_ln703_1427_fu_38672432_p2 is absorbed into DSP add_ln703_1427_fu_38672432_p2.
DSP Report: register add_ln703_1427_fu_38672432_p2 is absorbed into DSP add_ln703_1427_fu_38672432_p2.
DSP Report: register add_ln703_1427_fu_38672432_p2 is absorbed into DSP add_ln703_1427_fu_38672432_p2.
DSP Report: operator add_ln703_1427_fu_38672432_p2 is absorbed into DSP add_ln703_1427_fu_38672432_p2.
DSP Report: Generating DSP mul_ln1118_1395_fu_6749_p2, operation Mode is: A''*(B:0x31).
DSP Report: register data_92_V_read_1_reg_38697333_reg is absorbed into DSP mul_ln1118_1395_fu_6749_p2.
DSP Report: register data_92_V_read_1_reg_38697333_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1395_fu_6749_p2.
DSP Report: operator mul_ln1118_1395_fu_6749_p2 is absorbed into DSP mul_ln1118_1395_fu_6749_p2.
DSP Report: Generating DSP add_ln703_1425_fu_38672426_p2, operation Mode is: PCIN+A''*(B:0x3b).
DSP Report: register data_103_V_read_1_reg_38697166_reg is absorbed into DSP add_ln703_1425_fu_38672426_p2.
DSP Report: register data_103_V_read_1_reg_38697166_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1425_fu_38672426_p2.
DSP Report: operator add_ln703_1425_fu_38672426_p2 is absorbed into DSP add_ln703_1425_fu_38672426_p2.
DSP Report: operator mul_ln1118_1560_fu_4686_p2 is absorbed into DSP add_ln703_1425_fu_38672426_p2.
DSP Report: Generating DSP add_ln703_1425_fu_38672426_p2, operation Mode is: PCIN+A''*(B:0x26).
DSP Report: register data_107_V_read_1_reg_38697108_reg is absorbed into DSP add_ln703_1425_fu_38672426_p2.
DSP Report: register data_107_V_read_1_reg_38697108_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1425_fu_38672426_p2.
DSP Report: operator add_ln703_1425_fu_38672426_p2 is absorbed into DSP add_ln703_1425_fu_38672426_p2.
DSP Report: operator mul_ln1118_1615_fu_5870_p2 is absorbed into DSP add_ln703_1425_fu_38672426_p2.
DSP Report: Generating DSP mul_ln1118_1752_fu_6624_p2, operation Mode is: A''*(B:0x76).
DSP Report: register data_116_V_read_1_reg_38696977_reg is absorbed into DSP mul_ln1118_1752_fu_6624_p2.
DSP Report: register data_116_V_read_1_reg_38696977_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1752_fu_6624_p2.
DSP Report: operator mul_ln1118_1752_fu_6624_p2 is absorbed into DSP mul_ln1118_1752_fu_6624_p2.
DSP Report: Generating DSP add_ln703_1418_fu_38672388_p2, operation Mode is: PCIN+A''*(B:0x5e).
DSP Report: register data_102_V_read_1_reg_38697181_reg is absorbed into DSP add_ln703_1418_fu_38672388_p2.
DSP Report: register data_102_V_read_1_reg_38697181_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1418_fu_38672388_p2.
DSP Report: operator add_ln703_1418_fu_38672388_p2 is absorbed into DSP add_ln703_1418_fu_38672388_p2.
DSP Report: operator mul_ln1118_1545_fu_5985_p2 is absorbed into DSP add_ln703_1418_fu_38672388_p2.
DSP Report: Generating DSP add_ln703_1418_fu_38672388_p2, operation Mode is: PCIN+A''*(B:0x51).
DSP Report: register data_99_V_read_1_reg_38697226_reg is absorbed into DSP add_ln703_1418_fu_38672388_p2.
DSP Report: register data_99_V_read_1_reg_38697226_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1418_fu_38672388_p2.
DSP Report: operator add_ln703_1418_fu_38672388_p2 is absorbed into DSP add_ln703_1418_fu_38672388_p2.
DSP Report: operator mul_ln1118_1497_fu_5914_p2 is absorbed into DSP add_ln703_1418_fu_38672388_p2.
DSP Report: Generating DSP add_ln703_1418_reg_38701558_reg, operation Mode is: PCIN+A''*(B:0x5b).
DSP Report: register data_109_V_read_1_reg_38697081_reg is absorbed into DSP add_ln703_1418_reg_38701558_reg.
DSP Report: register data_109_V_read_1_reg_38697081_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1418_reg_38701558_reg.
DSP Report: register add_ln703_1418_reg_38701558_reg is absorbed into DSP add_ln703_1418_reg_38701558_reg.
DSP Report: operator add_ln703_1418_fu_38672388_p2 is absorbed into DSP add_ln703_1418_reg_38701558_reg.
DSP Report: operator mul_ln1118_1644_fu_7315_p2 is absorbed into DSP add_ln703_1418_reg_38701558_reg.
DSP Report: Generating DSP mul_ln1118_993_fu_4212_p2, operation Mode is: A''*(B:0x7b).
DSP Report: register data_65_V_read_1_reg_38697710_reg is absorbed into DSP mul_ln1118_993_fu_4212_p2.
DSP Report: register data_65_V_read_1_reg_38697710_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_993_fu_4212_p2.
DSP Report: operator mul_ln1118_993_fu_4212_p2 is absorbed into DSP mul_ln1118_993_fu_4212_p2.
DSP Report: Generating DSP add_ln703_1412_fu_38672346_p2, operation Mode is: PCIN+A''*(B:0x69).
DSP Report: register data_67_V_read_1_reg_38697684_reg is absorbed into DSP add_ln703_1412_fu_38672346_p2.
DSP Report: register data_67_V_read_1_reg_38697684_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1412_fu_38672346_p2.
DSP Report: operator add_ln703_1412_fu_38672346_p2 is absorbed into DSP add_ln703_1412_fu_38672346_p2.
DSP Report: operator mul_ln1118_1024_fu_4586_p2 is absorbed into DSP add_ln703_1412_fu_38672346_p2.
DSP Report: Generating DSP mul_ln1118_1135_fu_3735_p2, operation Mode is: A''*(B:0x74).
DSP Report: register data_74_V_read_1_reg_38697586_reg is absorbed into DSP mul_ln1118_1135_fu_3735_p2.
DSP Report: register data_74_V_read_1_reg_38697586_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1135_fu_3735_p2.
DSP Report: operator mul_ln1118_1135_fu_3735_p2 is absorbed into DSP mul_ln1118_1135_fu_3735_p2.
DSP Report: Generating DSP add_ln703_1411_fu_38672336_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1411_fu_38672336_p2 is absorbed into DSP add_ln703_1411_fu_38672336_p2.
DSP Report: register add_ln703_1411_fu_38672336_p2 is absorbed into DSP add_ln703_1411_fu_38672336_p2.
DSP Report: register add_ln703_1411_fu_38672336_p2 is absorbed into DSP add_ln703_1411_fu_38672336_p2.
DSP Report: register add_ln703_1411_fu_38672336_p2 is absorbed into DSP add_ln703_1411_fu_38672336_p2.
DSP Report: register add_ln703_1411_fu_38672336_p2 is absorbed into DSP add_ln703_1411_fu_38672336_p2.
DSP Report: operator add_ln703_1411_fu_38672336_p2 is absorbed into DSP add_ln703_1411_fu_38672336_p2.
DSP Report: Generating DSP mul_ln1118_1405_fu_4917_p2, operation Mode is: A''*(B:0x4a).
DSP Report: register data_93_V_read_1_reg_38697319_reg is absorbed into DSP mul_ln1118_1405_fu_4917_p2.
DSP Report: register data_93_V_read_1_reg_38697319_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1405_fu_4917_p2.
DSP Report: operator mul_ln1118_1405_fu_4917_p2 is absorbed into DSP mul_ln1118_1405_fu_4917_p2.
DSP Report: Generating DSP add_ln703_1415_fu_38672362_p2, operation Mode is: PCIN+A''*(B:0x56).
DSP Report: register data_87_V_read_1_reg_38697403_reg is absorbed into DSP add_ln703_1415_fu_38672362_p2.
DSP Report: register data_87_V_read_1_reg_38697403_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1415_fu_38672362_p2.
DSP Report: operator add_ln703_1415_fu_38672362_p2 is absorbed into DSP add_ln703_1415_fu_38672362_p2.
DSP Report: operator mul_ln1118_1329_fu_5890_p2 is absorbed into DSP add_ln703_1415_fu_38672362_p2.
DSP Report: Generating DSP add_ln703_1415_reg_38701553_reg, operation Mode is: PCIN+A''*(B:0x76).
DSP Report: register data_88_V_read_1_reg_38697392_reg is absorbed into DSP add_ln703_1415_reg_38701553_reg.
DSP Report: register data_88_V_read_1_reg_38697392_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1415_reg_38701553_reg.
DSP Report: register add_ln703_1415_reg_38701553_reg is absorbed into DSP add_ln703_1415_reg_38701553_reg.
DSP Report: operator add_ln703_1415_fu_38672362_p2 is absorbed into DSP add_ln703_1415_reg_38701553_reg.
DSP Report: operator mul_ln1118_1342_fu_5661_p2 is absorbed into DSP add_ln703_1415_reg_38701553_reg.
DSP Report: Generating DSP mul_ln1118_977_fu_6926_p2, operation Mode is: A''*(B:0x51).
DSP Report: register data_64_V_read_1_reg_38697725_reg is absorbed into DSP mul_ln1118_977_fu_6926_p2.
DSP Report: register data_64_V_read_1_reg_38697725_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_977_fu_6926_p2.
DSP Report: operator mul_ln1118_977_fu_6926_p2 is absorbed into DSP mul_ln1118_977_fu_6926_p2.
DSP Report: Generating DSP add_ln703_1409_fu_38672320_p2, operation Mode is: PCIN+A''*(B:0xec).
DSP Report: register data_113_V_read_1_reg_38697020_reg is absorbed into DSP add_ln703_1409_fu_38672320_p2.
DSP Report: register data_113_V_read_1_reg_38697020_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1409_fu_38672320_p2.
DSP Report: operator add_ln703_1409_fu_38672320_p2 is absorbed into DSP add_ln703_1409_fu_38672320_p2.
DSP Report: operator mul_ln1118_1706_fu_6331_p2 is absorbed into DSP add_ln703_1409_fu_38672320_p2.
DSP Report: Generating DSP add_ln703_1409_reg_38701543_reg, operation Mode is: PCIN+A''*(B:0xb5).
DSP Report: register data_115_V_read_1_reg_38696991_reg is absorbed into DSP add_ln703_1409_reg_38701543_reg.
DSP Report: register data_115_V_read_1_reg_38696991_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1409_reg_38701543_reg.
DSP Report: register add_ln703_1409_reg_38701543_reg is absorbed into DSP add_ln703_1409_reg_38701543_reg.
DSP Report: operator add_ln703_1409_fu_38672320_p2 is absorbed into DSP add_ln703_1409_reg_38701543_reg.
DSP Report: operator mul_ln1118_1736_fu_3912_p2 is absorbed into DSP add_ln703_1409_reg_38701543_reg.
DSP Report: Generating DSP mul_ln1118_1629_fu_4431_p2, operation Mode is: A''*(B:0x93).
DSP Report: register data_108_V_read_1_reg_38697092_reg is absorbed into DSP mul_ln1118_1629_fu_4431_p2.
DSP Report: register data_108_V_read_1_reg_38697092_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1629_fu_4431_p2.
DSP Report: operator mul_ln1118_1629_fu_4431_p2 is absorbed into DSP mul_ln1118_1629_fu_4431_p2.
DSP Report: Generating DSP add_ln703_1404_fu_38672308_p2, operation Mode is: PCIN+A''*(B:0x98).
DSP Report: register data_95_V_read_1_reg_38697287_reg is absorbed into DSP add_ln703_1404_fu_38672308_p2.
DSP Report: register data_95_V_read_1_reg_38697287_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1404_fu_38672308_p2.
DSP Report: operator add_ln703_1404_fu_38672308_p2 is absorbed into DSP add_ln703_1404_fu_38672308_p2.
DSP Report: operator mul_ln1118_1438_fu_6847_p2 is absorbed into DSP add_ln703_1404_fu_38672308_p2.
DSP Report: Generating DSP add_ln703_1404_fu_38672308_p2, operation Mode is: PCIN+A''*(B:0x86).
DSP Report: register data_94_V_read_1_reg_38697302_reg is absorbed into DSP add_ln703_1404_fu_38672308_p2.
DSP Report: register data_94_V_read_1_reg_38697302_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1404_fu_38672308_p2.
DSP Report: operator add_ln703_1404_fu_38672308_p2 is absorbed into DSP add_ln703_1404_fu_38672308_p2.
DSP Report: operator mul_ln1118_1422_fu_5754_p2 is absorbed into DSP add_ln703_1404_fu_38672308_p2.
DSP Report: Generating DSP add_ln703_1404_reg_38701538_reg, operation Mode is: PCIN+A''*(B:0xb5).
DSP Report: register data_101_V_read_1_reg_38697198_reg is absorbed into DSP add_ln703_1404_reg_38701538_reg.
DSP Report: register data_101_V_read_1_reg_38697198_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1404_reg_38701538_reg.
DSP Report: register add_ln703_1404_reg_38701538_reg is absorbed into DSP add_ln703_1404_reg_38701538_reg.
DSP Report: operator add_ln703_1404_fu_38672308_p2 is absorbed into DSP add_ln703_1404_reg_38701538_reg.
DSP Report: operator mul_ln1118_1531_fu_7404_p2 is absorbed into DSP add_ln703_1404_reg_38701538_reg.
DSP Report: Generating DSP mul_ln1118_1119_fu_5419_p2, operation Mode is: A''*(B:0xb1).
DSP Report: register data_73_V_read_1_reg_38697601_reg is absorbed into DSP mul_ln1118_1119_fu_5419_p2.
DSP Report: register data_73_V_read_1_reg_38697601_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1119_fu_5419_p2.
DSP Report: operator mul_ln1118_1119_fu_5419_p2 is absorbed into DSP mul_ln1118_1119_fu_5419_p2.
DSP Report: Generating DSP add_ln703_1398_fu_38672270_p2, operation Mode is: PCIN+A''*(B:0xea).
DSP Report: register data_66_V_read_1_reg_38697697_reg is absorbed into DSP add_ln703_1398_fu_38672270_p2.
DSP Report: register zext_ln1118_937_reg_38699541_reg is absorbed into DSP add_ln703_1398_fu_38672270_p2.
DSP Report: operator add_ln703_1398_fu_38672270_p2 is absorbed into DSP add_ln703_1398_fu_38672270_p2.
DSP Report: operator mul_ln1118_1008_fu_4683_p2 is absorbed into DSP add_ln703_1398_fu_38672270_p2.
DSP Report: Generating DSP add_ln703_1398_fu_38672270_p2, operation Mode is: PCIN+A''*(B:0x13c).
DSP Report: register data_114_V_read_1_reg_38697004_reg is absorbed into DSP add_ln703_1398_fu_38672270_p2.
DSP Report: register data_114_V_read_1_reg_38697004_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1398_fu_38672270_p2.
DSP Report: operator add_ln703_1398_fu_38672270_p2 is absorbed into DSP add_ln703_1398_fu_38672270_p2.
DSP Report: operator mul_ln1118_1721_fu_3778_p2 is absorbed into DSP add_ln703_1398_fu_38672270_p2.
DSP Report: Generating DSP add_ln703_1398_reg_38701528_reg, operation Mode is: PCIN+A''*(B:0xe1).
DSP Report: register data_71_V_read_1_reg_38697627_reg is absorbed into DSP add_ln703_1398_reg_38701528_reg.
DSP Report: register zext_ln1118_1000_reg_38699584_reg is absorbed into DSP add_ln703_1398_reg_38701528_reg.
DSP Report: register add_ln703_1398_reg_38701528_reg is absorbed into DSP add_ln703_1398_reg_38701528_reg.
DSP Report: operator add_ln703_1398_fu_38672270_p2 is absorbed into DSP add_ln703_1398_reg_38701528_reg.
DSP Report: operator mul_ln1118_1088_fu_7485_p2 is absorbed into DSP add_ln703_1398_reg_38701528_reg.
DSP Report: Generating DSP mul_ln1118_1292_fu_6141_p2, operation Mode is: A''*(B:0xda).
DSP Report: register data_85_V_read_1_reg_38697429_reg is absorbed into DSP mul_ln1118_1292_fu_6141_p2.
DSP Report: register data_85_V_read_1_reg_38697429_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1292_fu_6141_p2.
DSP Report: operator mul_ln1118_1292_fu_6141_p2 is absorbed into DSP mul_ln1118_1292_fu_6141_p2.
DSP Report: Generating DSP add_ln703_1401_fu_38672282_p2, operation Mode is: PCIN+A''*(B:0x8d).
DSP Report: register data_80_V_read_1_reg_38697493_reg is absorbed into DSP add_ln703_1401_fu_38672282_p2.
DSP Report: register data_80_V_read_1_reg_38697493_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1401_fu_38672282_p2.
DSP Report: operator add_ln703_1401_fu_38672282_p2 is absorbed into DSP add_ln703_1401_fu_38672282_p2.
DSP Report: operator mul_ln1118_1209_fu_5314_p2 is absorbed into DSP add_ln703_1401_fu_38672282_p2.
DSP Report: Generating DSP add_ln703_1401_reg_38701533_reg, operation Mode is: PCIN+A''*(B:0x97).
DSP Report: register data_81_V_read_1_reg_38697480_reg is absorbed into DSP add_ln703_1401_reg_38701533_reg.
DSP Report: register data_81_V_read_1_reg_38697480_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1401_reg_38701533_reg.
DSP Report: register add_ln703_1401_reg_38701533_reg is absorbed into DSP add_ln703_1401_reg_38701533_reg.
DSP Report: operator add_ln703_1401_fu_38672282_p2 is absorbed into DSP add_ln703_1401_reg_38701533_reg.
DSP Report: operator mul_ln1118_1224_fu_7260_p2 is absorbed into DSP add_ln703_1401_reg_38701533_reg.
DSP Report: Generating DSP mul_ln1118_1677_fu_5128_p2, operation Mode is: A''*(B:0x17c).
DSP Report: register data_111_V_read_1_reg_38697051_reg is absorbed into DSP mul_ln1118_1677_fu_5128_p2.
DSP Report: register data_111_V_read_1_reg_38697051_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1677_fu_5128_p2.
DSP Report: operator mul_ln1118_1677_fu_5128_p2 is absorbed into DSP mul_ln1118_1677_fu_5128_p2.
DSP Report: Generating DSP add_ln703_1395_fu_38672248_p2, operation Mode is: PCIN+A''*(B:0x12e).
DSP Report: register data_100_V_read_1_reg_38697213_reg is absorbed into DSP add_ln703_1395_fu_38672248_p2.
DSP Report: register data_100_V_read_1_reg_38697213_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1395_fu_38672248_p2.
DSP Report: operator add_ln703_1395_fu_38672248_p2 is absorbed into DSP add_ln703_1395_fu_38672248_p2.
DSP Report: operator mul_ln1118_1513_fu_5514_p2 is absorbed into DSP add_ln703_1395_fu_38672248_p2.
DSP Report: Generating DSP add_ln703_1395_reg_38701523_reg, operation Mode is: PCIN+A''*(B:0x1cf).
DSP Report: register data_110_V_read_1_reg_38697067_reg is absorbed into DSP add_ln703_1395_reg_38701523_reg.
DSP Report: register data_110_V_read_1_reg_38697067_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1395_reg_38701523_reg.
DSP Report: register add_ln703_1395_reg_38701523_reg is absorbed into DSP add_ln703_1395_reg_38701523_reg.
DSP Report: operator add_ln703_1395_fu_38672248_p2 is absorbed into DSP add_ln703_1395_reg_38701523_reg.
DSP Report: operator mul_ln1118_1662_fu_7348_p2 is absorbed into DSP add_ln703_1395_reg_38701523_reg.
DSP Report: Generating DSP mul_ln1118_1127_fu_7375_p2, operation Mode is: A''*(B:0x34).
DSP Report: register data_73_V_read_1_reg_38697601_reg is absorbed into DSP mul_ln1118_1127_fu_7375_p2.
DSP Report: register data_73_V_read_1_reg_38697601_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1127_fu_7375_p2.
DSP Report: operator mul_ln1118_1127_fu_7375_p2 is absorbed into DSP mul_ln1118_1127_fu_7375_p2.
DSP Report: Generating DSP add_ln703_1583_fu_38673408_p2, operation Mode is: PCIN+A''*(B:0x3b).
DSP Report: register data_84_V_read_1_reg_38697442_reg is absorbed into DSP add_ln703_1583_fu_38673408_p2.
DSP Report: register data_84_V_read_1_reg_38697442_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1583_fu_38673408_p2.
DSP Report: operator add_ln703_1583_fu_38673408_p2 is absorbed into DSP add_ln703_1583_fu_38673408_p2.
DSP Report: operator mul_ln1118_1283_fu_4164_p2 is absorbed into DSP add_ln703_1583_fu_38673408_p2.
DSP Report: Generating DSP mul_ln1118_1684_fu_4415_p2, operation Mode is: A''*(B:0x3ffcb).
DSP Report: register mul_ln1118_1684_fu_4415_p2 is absorbed into DSP mul_ln1118_1684_fu_4415_p2.
DSP Report: register mul_ln1118_1684_fu_4415_p2 is absorbed into DSP mul_ln1118_1684_fu_4415_p2.
DSP Report: operator mul_ln1118_1684_fu_4415_p2 is absorbed into DSP mul_ln1118_1684_fu_4415_p2.
DSP Report: Generating DSP add_ln703_1578_fu_38673366_p2, operation Mode is: C+A''*(B:0x57).
DSP Report: register data_130_V_read_1_reg_38696769_reg is absorbed into DSP add_ln703_1578_fu_38673366_p2.
DSP Report: register data_130_V_read_1_reg_38696769_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1578_fu_38673366_p2.
DSP Report: operator add_ln703_1578_fu_38673366_p2 is absorbed into DSP add_ln703_1578_fu_38673366_p2.
DSP Report: operator mul_ln1118_1967_fu_6985_p2 is absorbed into DSP add_ln703_1578_fu_38673366_p2.
DSP Report: Generating DSP add_ln703_1587_fu_38673424_p2, operation Mode is: -C'+A''*(B:0x2f)+1-1.
DSP Report: register data_128_V_read_1_reg_38696799_reg is absorbed into DSP add_ln703_1587_fu_38673424_p2.
DSP Report: register data_128_V_read_1_reg_38696799_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1587_fu_38673424_p2.
DSP Report: register add_ln703_1587_fu_38673424_p2 is absorbed into DSP add_ln703_1587_fu_38673424_p2.
DSP Report: operator add_ln703_1587_fu_38673424_p2 is absorbed into DSP add_ln703_1587_fu_38673424_p2.
DSP Report: operator mul_ln1118_1942_fu_4080_p2 is absorbed into DSP add_ln703_1587_fu_38673424_p2.
DSP Report: Generating DSP add_ln703_1588_fu_38673434_p2, operation Mode is: C+A''*(B:0x32).
DSP Report: register data_126_V_read_1_reg_38696827_reg is absorbed into DSP add_ln703_1588_fu_38673434_p2.
DSP Report: register data_126_V_read_1_reg_38696827_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1588_fu_38673434_p2.
DSP Report: operator add_ln703_1588_fu_38673434_p2 is absorbed into DSP add_ln703_1588_fu_38673434_p2.
DSP Report: operator mul_ln1118_1912_fu_6775_p2 is absorbed into DSP add_ln703_1588_fu_38673434_p2.
DSP Report: Generating DSP mul_ln1118_1335_fu_4669_p2, operation Mode is: A''*(B:0x33).
DSP Report: register data_87_V_read_1_reg_38697403_reg is absorbed into DSP mul_ln1118_1335_fu_4669_p2.
DSP Report: register data_87_V_read_1_reg_38697403_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1335_fu_4669_p2.
DSP Report: operator mul_ln1118_1335_fu_4669_p2 is absorbed into DSP mul_ln1118_1335_fu_4669_p2.
DSP Report: Generating DSP add_ln703_1586_fu_38673414_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1586_fu_38673414_p2 is absorbed into DSP add_ln703_1586_fu_38673414_p2.
DSP Report: register add_ln703_1586_fu_38673414_p2 is absorbed into DSP add_ln703_1586_fu_38673414_p2.
DSP Report: register add_ln703_1586_fu_38673414_p2 is absorbed into DSP add_ln703_1586_fu_38673414_p2.
DSP Report: register add_ln703_1586_fu_38673414_p2 is absorbed into DSP add_ln703_1586_fu_38673414_p2.
DSP Report: register add_ln703_1586_fu_38673414_p2 is absorbed into DSP add_ln703_1586_fu_38673414_p2.
DSP Report: operator add_ln703_1586_fu_38673414_p2 is absorbed into DSP add_ln703_1586_fu_38673414_p2.
DSP Report: Generating DSP mul_ln1118_1580_fu_6106_p2, operation Mode is: A''*(B:0x4e).
DSP Report: register data_104_V_read_1_reg_38697151_reg is absorbed into DSP mul_ln1118_1580_fu_6106_p2.
DSP Report: register data_104_V_read_1_reg_38697151_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1580_fu_6106_p2.
DSP Report: operator mul_ln1118_1580_fu_6106_p2 is absorbed into DSP mul_ln1118_1580_fu_6106_p2.
DSP Report: Generating DSP add_ln703_1575_fu_38673350_p2, operation Mode is: PCIN+A''*(B:0x7b).
DSP Report: register data_103_V_read_1_reg_38697166_reg is absorbed into DSP add_ln703_1575_fu_38673350_p2.
DSP Report: register data_103_V_read_1_reg_38697166_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1575_fu_38673350_p2.
DSP Report: operator add_ln703_1575_fu_38673350_p2 is absorbed into DSP add_ln703_1575_fu_38673350_p2.
DSP Report: operator mul_ln1118_1568_fu_4991_p2 is absorbed into DSP add_ln703_1575_fu_38673350_p2.
DSP Report: Generating DSP add_ln703_1575_fu_38673350_p2, operation Mode is: PCIN+A''*(B:0x63).
DSP Report: register data_100_V_read_1_reg_38697213_reg is absorbed into DSP add_ln703_1575_fu_38673350_p2.
DSP Report: register data_100_V_read_1_reg_38697213_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1575_fu_38673350_p2.
DSP Report: operator add_ln703_1575_fu_38673350_p2 is absorbed into DSP add_ln703_1575_fu_38673350_p2.
DSP Report: operator mul_ln1118_1522_fu_4787_p2 is absorbed into DSP add_ln703_1575_fu_38673350_p2.
DSP Report: Generating DSP add_ln703_1575_fu_38673350_p2, operation Mode is: PCIN+A''*(B:0x68).
DSP Report: register data_127_V_read_1_reg_38696812_reg is absorbed into DSP add_ln703_1575_fu_38673350_p2.
DSP Report: register data_127_V_read_1_reg_38696812_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1575_fu_38673350_p2.
DSP Report: operator add_ln703_1575_fu_38673350_p2 is absorbed into DSP add_ln703_1575_fu_38673350_p2.
DSP Report: operator mul_ln1118_1928_fu_6853_p2 is absorbed into DSP add_ln703_1575_fu_38673350_p2.
DSP Report: Generating DSP add_ln703_1575_fu_38673350_p2, operation Mode is: PCIN+A''*(B:0x5e).
DSP Report: register data_107_V_read_1_reg_38697108_reg is absorbed into DSP add_ln703_1575_fu_38673350_p2.
DSP Report: register data_107_V_read_1_reg_38697108_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1575_fu_38673350_p2.
DSP Report: operator add_ln703_1575_fu_38673350_p2 is absorbed into DSP add_ln703_1575_fu_38673350_p2.
DSP Report: operator mul_ln1118_1621_fu_3776_p2 is absorbed into DSP add_ln703_1575_fu_38673350_p2.
DSP Report: Generating DSP mul_ln1118_1388_fu_6087_p2, operation Mode is: A''*(B:0x4a).
DSP Report: register data_91_V_read_1_reg_38697347_reg is absorbed into DSP mul_ln1118_1388_fu_6087_p2.
DSP Report: register data_91_V_read_1_reg_38697347_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1388_fu_6087_p2.
DSP Report: operator mul_ln1118_1388_fu_6087_p2 is absorbed into DSP mul_ln1118_1388_fu_6087_p2.
DSP Report: Generating DSP add_ln703_1571_fu_38673314_p2, operation Mode is: PCIN+A''*(B:0x71).
DSP Report: register data_89_V_read_1_reg_38697375_reg is absorbed into DSP add_ln703_1571_fu_38673314_p2.
DSP Report: register data_89_V_read_1_reg_38697375_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1571_fu_38673314_p2.
DSP Report: operator add_ln703_1571_fu_38673314_p2 is absorbed into DSP add_ln703_1571_fu_38673314_p2.
DSP Report: operator mul_ln1118_1361_fu_5520_p2 is absorbed into DSP add_ln703_1571_fu_38673314_p2.
DSP Report: Generating DSP add_ln703_1571_fu_38673314_p2, operation Mode is: PCIN+A''*(B:0x4a).
DSP Report: register data_85_V_read_1_reg_38697429_reg is absorbed into DSP add_ln703_1571_fu_38673314_p2.
DSP Report: register data_85_V_read_1_reg_38697429_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1571_fu_38673314_p2.
DSP Report: operator add_ln703_1571_fu_38673314_p2 is absorbed into DSP add_ln703_1571_fu_38673314_p2.
DSP Report: operator mul_ln1118_1301_fu_6079_p2 is absorbed into DSP add_ln703_1571_fu_38673314_p2.
DSP Report: Generating DSP add_ln703_1571_fu_38673314_p2, operation Mode is: PCIN+A''*(B:0x74).
DSP Report: register data_96_V_read_1_reg_38697272_reg is absorbed into DSP add_ln703_1571_fu_38673314_p2.
DSP Report: register data_96_V_read_1_reg_38697272_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1571_fu_38673314_p2.
DSP Report: operator add_ln703_1571_fu_38673314_p2 is absorbed into DSP add_ln703_1571_fu_38673314_p2.
DSP Report: operator mul_ln1118_1461_fu_6283_p2 is absorbed into DSP add_ln703_1571_fu_38673314_p2.
DSP Report: Generating DSP add_ln703_1571_fu_38673314_p2, operation Mode is: PCIN+A''*(B:0x75).
DSP Report: register data_94_V_read_1_reg_38697302_reg is absorbed into DSP add_ln703_1571_fu_38673314_p2.
DSP Report: register data_94_V_read_1_reg_38697302_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1571_fu_38673314_p2.
DSP Report: operator add_ln703_1571_fu_38673314_p2 is absorbed into DSP add_ln703_1571_fu_38673314_p2.
DSP Report: operator mul_ln1118_1429_fu_4880_p2 is absorbed into DSP add_ln703_1571_fu_38673314_p2.
DSP Report: Generating DSP mul_ln1118_2201_fu_4640_p2, operation Mode is: A''*(B:0xa3).
DSP Report: register data_145_V_read_1_reg_38696560_reg is absorbed into DSP mul_ln1118_2201_fu_4640_p2.
DSP Report: register data_145_V_read_1_reg_38696560_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2201_fu_4640_p2.
DSP Report: operator mul_ln1118_2201_fu_4640_p2 is absorbed into DSP mul_ln1118_2201_fu_4640_p2.
DSP Report: Generating DSP add_ln703_1739_reg_38701893_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_1739_reg_38701893_reg is absorbed into DSP add_ln703_1739_reg_38701893_reg.
DSP Report: operator add_ln703_1739_fu_38674396_p2 is absorbed into DSP add_ln703_1739_reg_38701893_reg.
DSP Report: Generating DSP mul_ln1118_2050_fu_4647_p2, operation Mode is: A''*(B:0xda).
DSP Report: register data_136_V_read_1_reg_38696686_reg is absorbed into DSP mul_ln1118_2050_fu_4647_p2.
DSP Report: register data_136_V_read_1_reg_38696686_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2050_fu_4647_p2.
DSP Report: operator mul_ln1118_2050_fu_4647_p2 is absorbed into DSP mul_ln1118_2050_fu_4647_p2.
DSP Report: Generating DSP add_ln703_1737_fu_38674384_p2, operation Mode is: PCIN+A''*(B:0xc2).
DSP Report: register data_129_V_read_1_reg_38696782_reg is absorbed into DSP add_ln703_1737_fu_38674384_p2.
DSP Report: register data_129_V_read_1_reg_38696782_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1737_fu_38674384_p2.
DSP Report: operator add_ln703_1737_fu_38674384_p2 is absorbed into DSP add_ln703_1737_fu_38674384_p2.
DSP Report: operator mul_ln1118_1951_fu_6351_p2 is absorbed into DSP add_ln703_1737_fu_38674384_p2.
DSP Report: Generating DSP add_ln703_1737_reg_38701888_reg, operation Mode is: PCIN+A''*(B:0xb3).
DSP Report: register data_135_V_read_1_reg_38696697_reg is absorbed into DSP add_ln703_1737_reg_38701888_reg.
DSP Report: register data_135_V_read_1_reg_38696697_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1737_reg_38701888_reg.
DSP Report: register add_ln703_1737_reg_38701888_reg is absorbed into DSP add_ln703_1737_reg_38701888_reg.
DSP Report: operator add_ln703_1737_fu_38674384_p2 is absorbed into DSP add_ln703_1737_reg_38701888_reg.
DSP Report: operator mul_ln1118_2035_fu_4275_p2 is absorbed into DSP add_ln703_1737_reg_38701888_reg.
DSP Report: Generating DSP mul_ln1118_1518_fu_7465_p2, operation Mode is: A''*(B:0xdd).
DSP Report: register data_100_V_read_1_reg_38697213_reg is absorbed into DSP mul_ln1118_1518_fu_7465_p2.
DSP Report: register data_100_V_read_1_reg_38697213_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1518_fu_7465_p2.
DSP Report: operator mul_ln1118_1518_fu_7465_p2 is absorbed into DSP mul_ln1118_1518_fu_7465_p2.
DSP Report: Generating DSP add_ln703_1734_fu_38674368_p2, operation Mode is: PCIN+A''*(B:0x89).
DSP Report: register data_86_V_read_1_reg_38697419_reg is absorbed into DSP add_ln703_1734_fu_38674368_p2.
DSP Report: register data_86_V_read_1_reg_38697419_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1734_fu_38674368_p2.
DSP Report: operator add_ln703_1734_fu_38674368_p2 is absorbed into DSP add_ln703_1734_fu_38674368_p2.
DSP Report: operator mul_ln1118_1315_fu_7303_p2 is absorbed into DSP add_ln703_1734_fu_38674368_p2.
DSP Report: Generating DSP add_ln703_1734_reg_38701883_reg, operation Mode is: PCIN+A''*(B:0xe9).
DSP Report: register data_95_V_read_1_reg_38697287_reg is absorbed into DSP add_ln703_1734_reg_38701883_reg.
DSP Report: register data_95_V_read_1_reg_38697287_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1734_reg_38701883_reg.
DSP Report: register add_ln703_1734_reg_38701883_reg is absorbed into DSP add_ln703_1734_reg_38701883_reg.
DSP Report: operator add_ln703_1734_fu_38674368_p2 is absorbed into DSP add_ln703_1734_reg_38701883_reg.
DSP Report: operator mul_ln1118_1444_fu_6637_p2 is absorbed into DSP add_ln703_1734_reg_38701883_reg.
DSP Report: Generating DSP mul_ln1118_1280_fu_6129_p2, operation Mode is: A''*(B:0x3ff4a).
DSP Report: register mul_ln1118_1280_fu_6129_p2 is absorbed into DSP mul_ln1118_1280_fu_6129_p2.
DSP Report: register mul_ln1118_1280_fu_6129_p2 is absorbed into DSP mul_ln1118_1280_fu_6129_p2.
DSP Report: operator mul_ln1118_1280_fu_6129_p2 is absorbed into DSP mul_ln1118_1280_fu_6129_p2.
DSP Report: Generating DSP add_ln703_1728_fu_38674336_p2, operation Mode is: C+A''*(B:0x179).
DSP Report: register data_143_V_read_1_reg_38696586_reg is absorbed into DSP add_ln703_1728_fu_38674336_p2.
DSP Report: register data_143_V_read_1_reg_38696586_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1728_fu_38674336_p2.
DSP Report: operator add_ln703_1728_fu_38674336_p2 is absorbed into DSP add_ln703_1728_fu_38674336_p2.
DSP Report: operator mul_ln1118_2167_fu_3914_p2 is absorbed into DSP add_ln703_1728_fu_38674336_p2.
DSP Report: Generating DSP add_ln703_1729_reg_38701873_reg, operation Mode is: PCIN+A''*(B:0x103).
DSP Report: register data_138_V_read_1_reg_38696656_reg is absorbed into DSP add_ln703_1729_reg_38701873_reg.
DSP Report: register data_138_V_read_1_reg_38696656_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1729_reg_38701873_reg.
DSP Report: register add_ln703_1729_reg_38701873_reg is absorbed into DSP add_ln703_1729_reg_38701873_reg.
DSP Report: operator add_ln703_1729_fu_38674346_p2 is absorbed into DSP add_ln703_1729_reg_38701873_reg.
DSP Report: operator mul_ln1118_2083_fu_4027_p2 is absorbed into DSP add_ln703_1729_reg_38701873_reg.
DSP Report: Generating DSP mul_ln1118_2068_fu_3983_p2, operation Mode is: A''*(B:0x151).
DSP Report: register data_137_V_read_1_reg_38696673_reg is absorbed into DSP mul_ln1118_2068_fu_3983_p2.
DSP Report: register data_137_V_read_1_reg_38696673_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2068_fu_3983_p2.
DSP Report: operator mul_ln1118_2068_fu_3983_p2 is absorbed into DSP mul_ln1118_2068_fu_3983_p2.
DSP Report: Generating DSP add_ln703_1727_reg_38701868_reg, operation Mode is: PCIN+A''*(B:0x195).
DSP Report: register data_124_V_read_1_reg_38696854_reg is absorbed into DSP add_ln703_1727_reg_38701868_reg.
DSP Report: register data_124_V_read_1_reg_38696854_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1727_reg_38701868_reg.
DSP Report: register add_ln703_1727_reg_38701868_reg is absorbed into DSP add_ln703_1727_reg_38701868_reg.
DSP Report: operator add_ln703_1727_fu_38674330_p2 is absorbed into DSP add_ln703_1727_reg_38701868_reg.
DSP Report: operator mul_ln1118_1877_fu_6270_p2 is absorbed into DSP add_ln703_1727_reg_38701868_reg.
DSP Report: Generating DSP mul_ln1118_1649_fu_3694_p2, operation Mode is: A''*(B:0x129).
DSP Report: register data_109_V_read_1_reg_38697081_reg is absorbed into DSP mul_ln1118_1649_fu_3694_p2.
DSP Report: register data_109_V_read_1_reg_38697081_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1649_fu_3694_p2.
DSP Report: operator mul_ln1118_1649_fu_3694_p2 is absorbed into DSP mul_ln1118_1649_fu_3694_p2.
DSP Report: Generating DSP add_ln703_1726_fu_38674324_p2, operation Mode is: PCIN+A''*(B:0x148).
DSP Report: register data_99_V_read_1_reg_38697226_reg is absorbed into DSP add_ln703_1726_fu_38674324_p2.
DSP Report: register data_99_V_read_1_reg_38697226_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1726_fu_38674324_p2.
DSP Report: operator add_ln703_1726_fu_38674324_p2 is absorbed into DSP add_ln703_1726_fu_38674324_p2.
DSP Report: operator mul_ln1118_1501_fu_6718_p2 is absorbed into DSP add_ln703_1726_fu_38674324_p2.
DSP Report: Generating DSP add_ln703_1726_fu_38674324_p2, operation Mode is: PCIN+A''*(B:0x113).
DSP Report: register data_96_V_read_1_reg_38697272_reg is absorbed into DSP add_ln703_1726_fu_38674324_p2.
DSP Report: register data_96_V_read_1_reg_38697272_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1726_fu_38674324_p2.
DSP Report: operator add_ln703_1726_fu_38674324_p2 is absorbed into DSP add_ln703_1726_fu_38674324_p2.
DSP Report: operator mul_ln1118_1458_fu_7383_p2 is absorbed into DSP add_ln703_1726_fu_38674324_p2.
DSP Report: Generating DSP add_ln703_1726_fu_38674324_p2, operation Mode is: PCIN+A''*(B:0x1ec).
DSP Report: register data_123_V_read_1_reg_38696868_reg is absorbed into DSP add_ln703_1726_fu_38674324_p2.
DSP Report: register zext_ln1118_1733_reg_38699700_reg is absorbed into DSP add_ln703_1726_fu_38674324_p2.
DSP Report: operator add_ln703_1726_fu_38674324_p2 is absorbed into DSP add_ln703_1726_fu_38674324_p2.
DSP Report: operator mul_ln1118_1861_fu_5871_p2 is absorbed into DSP add_ln703_1726_fu_38674324_p2.
DSP Report: Generating DSP add_ln703_1726_reg_38701863_reg, operation Mode is: PCIN+A''*(B:0x1d9).
DSP Report: register data_110_V_read_1_reg_38697067_reg is absorbed into DSP add_ln703_1726_reg_38701863_reg.
DSP Report: register data_110_V_read_1_reg_38697067_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1726_reg_38701863_reg.
DSP Report: register add_ln703_1726_reg_38701863_reg is absorbed into DSP add_ln703_1726_reg_38701863_reg.
DSP Report: operator add_ln703_1726_fu_38674324_p2 is absorbed into DSP add_ln703_1726_reg_38701863_reg.
DSP Report: operator mul_ln1118_1667_fu_6014_p2 is absorbed into DSP add_ln703_1726_reg_38701863_reg.
DSP Report: Generating DSP add_ln703_1767_fu_38674569_p2, operation Mode is: C+A''*(B:0x32).
DSP Report: register data_125_V_read_1_reg_38696840_reg is absorbed into DSP add_ln703_1767_fu_38674569_p2.
DSP Report: register data_125_V_read_1_reg_38696840_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1767_fu_38674569_p2.
DSP Report: operator add_ln703_1767_fu_38674569_p2 is absorbed into DSP add_ln703_1767_fu_38674569_p2.
DSP Report: operator mul_ln1118_1891_fu_7314_p2 is absorbed into DSP add_ln703_1767_fu_38674569_p2.
DSP Report: Generating DSP add_ln703_1774_fu_38674617_p2, operation Mode is: C+A''*(B:0x1d).
DSP Report: register data_117_V_read_1_reg_38696963_reg is absorbed into DSP add_ln703_1774_fu_38674617_p2.
DSP Report: register data_117_V_read_1_reg_38696963_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1774_fu_38674617_p2.
DSP Report: operator add_ln703_1774_fu_38674617_p2 is absorbed into DSP add_ln703_1774_fu_38674617_p2.
DSP Report: operator mul_ln1118_1774_fu_6047_p2 is absorbed into DSP add_ln703_1774_fu_38674617_p2.
DSP Report: Generating DSP mul_ln1118_1535_fu_6432_p2, operation Mode is: A''*(B:0x39).
DSP Report: register data_101_V_read_1_reg_38697198_reg is absorbed into DSP mul_ln1118_1535_fu_6432_p2.
DSP Report: register data_101_V_read_1_reg_38697198_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1535_fu_6432_p2.
DSP Report: operator mul_ln1118_1535_fu_6432_p2 is absorbed into DSP mul_ln1118_1535_fu_6432_p2.
DSP Report: Generating DSP add_ln703_1766_fu_38674563_p2, operation Mode is: PCIN+A''*(B:0x2b).
DSP Report: register data_94_V_read_1_reg_38697302_reg is absorbed into DSP add_ln703_1766_fu_38674563_p2.
DSP Report: register data_94_V_read_1_reg_38697302_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1766_fu_38674563_p2.
DSP Report: operator add_ln703_1766_fu_38674563_p2 is absorbed into DSP add_ln703_1766_fu_38674563_p2.
DSP Report: operator mul_ln1118_1426_fu_6835_p2 is absorbed into DSP add_ln703_1766_fu_38674563_p2.
DSP Report: Generating DSP add_ln703_1766_fu_38674563_p2, operation Mode is: PCIN+A''*(B:0x2c).
DSP Report: register data_93_V_read_1_reg_38697319_reg is absorbed into DSP add_ln703_1766_fu_38674563_p2.
DSP Report: register data_93_V_read_1_reg_38697319_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1766_fu_38674563_p2.
DSP Report: operator add_ln703_1766_fu_38674563_p2 is absorbed into DSP add_ln703_1766_fu_38674563_p2.
DSP Report: operator mul_ln1118_1411_fu_7147_p2 is absorbed into DSP add_ln703_1766_fu_38674563_p2.
DSP Report: Generating DSP add_ln703_1766_fu_38674563_p2, operation Mode is: PCIN+A''*(B:0x36).
DSP Report: register data_116_V_read_1_reg_38696977_reg is absorbed into DSP add_ln703_1766_fu_38674563_p2.
DSP Report: register zext_ln1118_1634_reg_38699693_reg is absorbed into DSP add_ln703_1766_fu_38674563_p2.
DSP Report: operator add_ln703_1766_fu_38674563_p2 is absorbed into DSP add_ln703_1766_fu_38674563_p2.
DSP Report: operator mul_ln1118_1757_fu_5816_p2 is absorbed into DSP add_ln703_1766_fu_38674563_p2.
DSP Report: Generating DSP add_ln703_1766_reg_38701913_reg, operation Mode is: PCIN+A''*(B:0x2a).
DSP Report: register data_111_V_read_1_reg_38697051_reg is absorbed into DSP add_ln703_1766_reg_38701913_reg.
DSP Report: register data_111_V_read_1_reg_38697051_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1766_reg_38701913_reg.
DSP Report: register add_ln703_1766_reg_38701913_reg is absorbed into DSP add_ln703_1766_reg_38701913_reg.
DSP Report: operator add_ln703_1766_fu_38674563_p2 is absorbed into DSP add_ln703_1766_reg_38701913_reg.
DSP Report: operator mul_ln1118_1681_fu_5492_p2 is absorbed into DSP add_ln703_1766_reg_38701913_reg.
DSP Report: Generating DSP mul_ln1118_1331_fu_6068_p2, operation Mode is: A''*(B:0x79).
DSP Report: register data_87_V_read_1_reg_38697403_reg is absorbed into DSP mul_ln1118_1331_fu_6068_p2.
DSP Report: register data_87_V_read_1_reg_38697403_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1331_fu_6068_p2.
DSP Report: operator mul_ln1118_1331_fu_6068_p2 is absorbed into DSP mul_ln1118_1331_fu_6068_p2.
DSP Report: Generating DSP add_ln703_1749_fu_38674440_p2, operation Mode is: PCIN+A''*(B:0x43).
DSP Report: register data_66_V_read_1_reg_38697697_reg is absorbed into DSP add_ln703_1749_fu_38674440_p2.
DSP Report: register data_66_V_read_1_reg_38697697_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1749_fu_38674440_p2.
DSP Report: operator add_ln703_1749_fu_38674440_p2 is absorbed into DSP add_ln703_1749_fu_38674440_p2.
DSP Report: operator mul_ln1118_1012_fu_7124_p2 is absorbed into DSP add_ln703_1749_fu_38674440_p2.
DSP Report: Generating DSP mul_ln1118_1801_fu_5904_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_1801_fu_5904_p2 is absorbed into DSP mul_ln1118_1801_fu_5904_p2.
DSP Report: register mul_ln1118_1801_fu_5904_p2 is absorbed into DSP mul_ln1118_1801_fu_5904_p2.
DSP Report: operator mul_ln1118_1801_fu_5904_p2 is absorbed into DSP mul_ln1118_1801_fu_5904_p2.
DSP Report: Generating DSP mul_ln1118_1603_fu_4846_p2, operation Mode is: A''*(B:0x3ffaf).
DSP Report: register mul_ln1118_1603_fu_4846_p2 is absorbed into DSP mul_ln1118_1603_fu_4846_p2.
DSP Report: register mul_ln1118_1603_fu_4846_p2 is absorbed into DSP mul_ln1118_1603_fu_4846_p2.
DSP Report: operator mul_ln1118_1603_fu_4846_p2 is absorbed into DSP mul_ln1118_1603_fu_4846_p2.
DSP Report: Generating DSP mul_ln1118_1358_fu_5517_p2, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register mul_ln1118_1358_fu_5517_p2 is absorbed into DSP mul_ln1118_1358_fu_5517_p2.
DSP Report: register mul_ln1118_1358_fu_5517_p2 is absorbed into DSP mul_ln1118_1358_fu_5517_p2.
DSP Report: operator mul_ln1118_1358_fu_5517_p2 is absorbed into DSP mul_ln1118_1358_fu_5517_p2.
DSP Report: Generating DSP mul_ln1118_1993_fu_6398_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_1993_fu_6398_p2 is absorbed into DSP mul_ln1118_1993_fu_6398_p2.
DSP Report: register mul_ln1118_1993_fu_6398_p2 is absorbed into DSP mul_ln1118_1993_fu_6398_p2.
DSP Report: operator mul_ln1118_1993_fu_6398_p2 is absorbed into DSP mul_ln1118_1993_fu_6398_p2.
DSP Report: Generating DSP mul_ln1118_1347_fu_4685_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_1347_fu_4685_p2 is absorbed into DSP mul_ln1118_1347_fu_4685_p2.
DSP Report: register mul_ln1118_1347_fu_4685_p2 is absorbed into DSP mul_ln1118_1347_fu_4685_p2.
DSP Report: operator mul_ln1118_1347_fu_4685_p2 is absorbed into DSP mul_ln1118_1347_fu_4685_p2.
DSP Report: Generating DSP add_ln703_1754_fu_38674472_p2, operation Mode is: C+A''*(B:0x47).
DSP Report: register data_144_V_read_1_reg_38696575_reg is absorbed into DSP add_ln703_1754_fu_38674472_p2.
DSP Report: register data_144_V_read_1_reg_38696575_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1754_fu_38674472_p2.
DSP Report: operator add_ln703_1754_fu_38674472_p2 is absorbed into DSP add_ln703_1754_fu_38674472_p2.
DSP Report: operator mul_ln1118_2183_fu_6947_p2 is absorbed into DSP add_ln703_1754_fu_38674472_p2.
DSP Report: Generating DSP add_ln703_1755_fu_38674482_p2, operation Mode is: PCIN+A''*(B:0x5c).
DSP Report: register data_130_V_read_1_reg_38696769_reg is absorbed into DSP add_ln703_1755_fu_38674482_p2.
DSP Report: register data_130_V_read_1_reg_38696769_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1755_fu_38674482_p2.
DSP Report: operator add_ln703_1755_fu_38674482_p2 is absorbed into DSP add_ln703_1755_fu_38674482_p2.
DSP Report: operator mul_ln1118_1963_fu_5764_p2 is absorbed into DSP add_ln703_1755_fu_38674482_p2.
DSP Report: Generating DSP mul_ln1118_1711_fu_6766_p2, operation Mode is: A''*(B:0x55).
DSP Report: register data_113_V_read_1_reg_38697020_reg is absorbed into DSP mul_ln1118_1711_fu_6766_p2.
DSP Report: register data_113_V_read_1_reg_38697020_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1711_fu_6766_p2.
DSP Report: operator mul_ln1118_1711_fu_6766_p2 is absorbed into DSP mul_ln1118_1711_fu_6766_p2.
DSP Report: Generating DSP add_ln703_1753_fu_38674462_p2, operation Mode is: PCIN+A''*(B:0x49).
DSP Report: register data_107_V_read_1_reg_38697108_reg is absorbed into DSP add_ln703_1753_fu_38674462_p2.
DSP Report: register data_107_V_read_1_reg_38697108_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1753_fu_38674462_p2.
DSP Report: operator add_ln703_1753_fu_38674462_p2 is absorbed into DSP add_ln703_1753_fu_38674462_p2.
DSP Report: operator mul_ln1118_1618_fu_7461_p2 is absorbed into DSP add_ln703_1753_fu_38674462_p2.
DSP Report: Generating DSP mul_ln1118_1696_fu_5538_p2, operation Mode is: A''*(B:0x3fda8).
DSP Report: register mul_ln1118_1696_fu_5538_p2 is absorbed into DSP mul_ln1118_1696_fu_5538_p2.
DSP Report: register mul_ln1118_1696_fu_5538_p2 is absorbed into DSP mul_ln1118_1696_fu_5538_p2.
DSP Report: operator mul_ln1118_1696_fu_5538_p2 is absorbed into DSP mul_ln1118_1696_fu_5538_p2.
DSP Report: Generating DSP mul_ln1118_1939_fu_5164_p2, operation Mode is: A''*(B:0x214).
DSP Report: register data_128_V_read_1_reg_38696799_reg is absorbed into DSP mul_ln1118_1939_fu_5164_p2.
DSP Report: register data_128_V_read_1_reg_38696799_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1939_fu_5164_p2.
DSP Report: operator mul_ln1118_1939_fu_5164_p2 is absorbed into DSP mul_ln1118_1939_fu_5164_p2.
DSP Report: Generating DSP add_ln703_1710_fu_38674204_p2, operation Mode is: PCIN+A''*(B:0x275).
DSP Report: register data_71_V_read_1_reg_38697627_reg is absorbed into DSP add_ln703_1710_fu_38674204_p2.
DSP Report: register data_71_V_read_1_reg_38697627_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1710_fu_38674204_p2.
DSP Report: operator add_ln703_1710_fu_38674204_p2 is absorbed into DSP add_ln703_1710_fu_38674204_p2.
DSP Report: operator mul_ln1118_1093_fu_4552_p2 is absorbed into DSP add_ln703_1710_fu_38674204_p2.
DSP Report: Generating DSP add_ln703_1710_fu_38674204_p2, operation Mode is: PCIN+A''*(B:0x21a).
DSP Report: register data_114_V_read_1_reg_38697004_reg is absorbed into DSP add_ln703_1710_fu_38674204_p2.
DSP Report: register data_114_V_read_1_reg_38697004_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1710_fu_38674204_p2.
DSP Report: operator add_ln703_1710_fu_38674204_p2 is absorbed into DSP add_ln703_1710_fu_38674204_p2.
DSP Report: operator mul_ln1118_1725_fu_6236_p2 is absorbed into DSP add_ln703_1710_fu_38674204_p2.
DSP Report: Generating DSP mul_ln1118_2133_fu_7213_p2, operation Mode is: A''*(B:0x3fc1e).
DSP Report: register mul_ln1118_2133_fu_7213_p2 is absorbed into DSP mul_ln1118_2133_fu_7213_p2.
DSP Report: register mul_ln1118_2133_fu_7213_p2 is absorbed into DSP mul_ln1118_2133_fu_7213_p2.
DSP Report: operator mul_ln1118_2133_fu_7213_p2 is absorbed into DSP mul_ln1118_2133_fu_7213_p2.
DSP Report: Generating DSP mul_ln1118_1886_fu_5369_p2, operation Mode is: A''*(B:0x216).
DSP Report: register data_125_V_read_1_reg_38696840_reg is absorbed into DSP mul_ln1118_1886_fu_5369_p2.
DSP Report: register data_125_V_read_1_reg_38696840_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1886_fu_5369_p2.
DSP Report: operator mul_ln1118_1886_fu_5369_p2 is absorbed into DSP mul_ln1118_1886_fu_5369_p2.
DSP Report: Generating DSP add_ln703_2303_fu_38677942_p2, operation Mode is: C+A''*(B:0x3fdc7).
DSP Report: register add_ln703_2303_fu_38677942_p2 is absorbed into DSP add_ln703_2303_fu_38677942_p2.
DSP Report: register add_ln703_2303_fu_38677942_p2 is absorbed into DSP add_ln703_2303_fu_38677942_p2.
DSP Report: operator add_ln703_2303_fu_38677942_p2 is absorbed into DSP add_ln703_2303_fu_38677942_p2.
DSP Report: operator mul_ln1118_2839_fu_4098_p2 is absorbed into DSP add_ln703_2303_fu_38677942_p2.
DSP Report: Generating DSP mul_ln1118_2825_fu_4297_p2, operation Mode is: A''*(B:0x3fd4f).
DSP Report: register mul_ln1118_2825_fu_4297_p2 is absorbed into DSP mul_ln1118_2825_fu_4297_p2.
DSP Report: register mul_ln1118_2825_fu_4297_p2 is absorbed into DSP mul_ln1118_2825_fu_4297_p2.
DSP Report: operator mul_ln1118_2825_fu_4297_p2 is absorbed into DSP mul_ln1118_2825_fu_4297_p2.
DSP Report: Generating DSP mul_ln1118_2044_fu_3900_p2, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_ln1118_2044_fu_3900_p2 is absorbed into DSP mul_ln1118_2044_fu_3900_p2.
DSP Report: register mul_ln1118_2044_fu_3900_p2 is absorbed into DSP mul_ln1118_2044_fu_3900_p2.
DSP Report: operator mul_ln1118_2044_fu_3900_p2 is absorbed into DSP mul_ln1118_2044_fu_3900_p2.
DSP Report: Generating DSP mul_ln1118_2552_fu_6495_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_2552_fu_6495_p2 is absorbed into DSP mul_ln1118_2552_fu_6495_p2.
DSP Report: register mul_ln1118_2552_fu_6495_p2 is absorbed into DSP mul_ln1118_2552_fu_6495_p2.
DSP Report: operator mul_ln1118_2552_fu_6495_p2 is absorbed into DSP mul_ln1118_2552_fu_6495_p2.
DSP Report: Generating DSP mul_ln1118_1614_fu_4437_p2, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_ln1118_1614_fu_4437_p2 is absorbed into DSP mul_ln1118_1614_fu_4437_p2.
DSP Report: register mul_ln1118_1614_fu_4437_p2 is absorbed into DSP mul_ln1118_1614_fu_4437_p2.
DSP Report: operator mul_ln1118_1614_fu_4437_p2 is absorbed into DSP mul_ln1118_1614_fu_4437_p2.
DSP Report: Generating DSP mul_ln1118_1870_fu_3972_p2, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_ln1118_1870_fu_3972_p2 is absorbed into DSP mul_ln1118_1870_fu_3972_p2.
DSP Report: register mul_ln1118_1870_fu_3972_p2 is absorbed into DSP mul_ln1118_1870_fu_3972_p2.
DSP Report: operator mul_ln1118_1870_fu_3972_p2 is absorbed into DSP mul_ln1118_1870_fu_3972_p2.
DSP Report: Generating DSP mul_ln1118_1652_fu_6844_p2, operation Mode is: A''*(B:0x3ff94).
DSP Report: register mul_ln1118_1652_fu_6844_p2 is absorbed into DSP mul_ln1118_1652_fu_6844_p2.
DSP Report: register mul_ln1118_1652_fu_6844_p2 is absorbed into DSP mul_ln1118_1652_fu_6844_p2.
DSP Report: operator mul_ln1118_1652_fu_6844_p2 is absorbed into DSP mul_ln1118_1652_fu_6844_p2.
DSP Report: Generating DSP mul_ln1118_1180_fu_6393_p2, operation Mode is: A''*(B:0x34).
DSP Report: register data_77_V_read_1_reg_38697539_reg is absorbed into DSP mul_ln1118_1180_fu_6393_p2.
DSP Report: register data_77_V_read_1_reg_38697539_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1180_fu_6393_p2.
DSP Report: operator mul_ln1118_1180_fu_6393_p2 is absorbed into DSP mul_ln1118_1180_fu_6393_p2.
DSP Report: Generating DSP add_ln703_3891_fu_38687908_p2, operation Mode is: PCIN+A''*(B:0x23).
DSP Report: register data_76_V_read_1_reg_38697555_reg is absorbed into DSP add_ln703_3891_fu_38687908_p2.
DSP Report: register data_76_V_read_1_reg_38697555_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3891_fu_38687908_p2.
DSP Report: operator add_ln703_3891_fu_38687908_p2 is absorbed into DSP add_ln703_3891_fu_38687908_p2.
DSP Report: operator mul_ln1118_1168_fu_6360_p2 is absorbed into DSP add_ln703_3891_fu_38687908_p2.
DSP Report: Generating DSP add_ln703_3891_fu_38687908_p2, operation Mode is: PCIN+A''*(B:0x3d).
DSP Report: register data_73_V_read_1_reg_38697601_reg is absorbed into DSP add_ln703_3891_fu_38687908_p2.
DSP Report: register data_73_V_read_1_reg_38697601_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3891_fu_38687908_p2.
DSP Report: operator add_ln703_3891_fu_38687908_p2 is absorbed into DSP add_ln703_3891_fu_38687908_p2.
DSP Report: operator mul_ln1118_1131_fu_4185_p2 is absorbed into DSP add_ln703_3891_fu_38687908_p2.
DSP Report: Generating DSP add_ln703_3891_reg_38704253_reg, operation Mode is: PCIN+(D'+A'')*(B:0x39).
DSP Report: register data_101_V_read_1_reg_38697198_reg is absorbed into DSP add_ln703_3891_reg_38704253_reg.
DSP Report: register data_104_V_read_int_reg_reg is absorbed into DSP add_ln703_3891_reg_38704253_reg.
DSP Report: register data_104_V_read_1_reg_38697151_reg is absorbed into DSP add_ln703_3891_reg_38704253_reg.
DSP Report: register add_ln703_3891_reg_38704253_reg is absorbed into DSP add_ln703_3891_reg_38704253_reg.
DSP Report: register add_ln703_3889_reg_38700928_reg is absorbed into DSP add_ln703_3891_reg_38704253_reg.
DSP Report: operator add_ln703_3891_fu_38687908_p2 is absorbed into DSP add_ln703_3891_reg_38704253_reg.
DSP Report: operator mul_ln703_2_fu_5461_p2 is absorbed into DSP add_ln703_3891_reg_38704253_reg.
DSP Report: operator add_ln703_3889_fu_38643596_p2 is absorbed into DSP add_ln703_3891_reg_38704253_reg.
DSP Report: Generating DSP add_ln703_3885_fu_38687854_p2, operation Mode is: C+A''*(B:0x56).
DSP Report: register data_165_V_read_1_reg_38696258_reg is absorbed into DSP add_ln703_3885_fu_38687854_p2.
DSP Report: register data_165_V_read_1_reg_38696258_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3885_fu_38687854_p2.
DSP Report: operator add_ln703_3885_fu_38687854_p2 is absorbed into DSP add_ln703_3885_fu_38687854_p2.
DSP Report: operator mul_ln1118_2517_fu_4718_p2 is absorbed into DSP add_ln703_3885_fu_38687854_p2.
DSP Report: Generating DSP mul_ln1118_1727_fu_3784_p2, operation Mode is: A''*(B:0x3ff73).
DSP Report: register mul_ln1118_1727_fu_3784_p2 is absorbed into DSP mul_ln1118_1727_fu_3784_p2.
DSP Report: register mul_ln1118_1727_fu_3784_p2 is absorbed into DSP mul_ln1118_1727_fu_3784_p2.
DSP Report: operator mul_ln1118_1727_fu_3784_p2 is absorbed into DSP mul_ln1118_1727_fu_3784_p2.
DSP Report: Generating DSP mul_ln1118_1231_fu_5167_p2, operation Mode is: A''*(B:0x3ff69).
DSP Report: register mul_ln1118_1231_fu_5167_p2 is absorbed into DSP mul_ln1118_1231_fu_5167_p2.
DSP Report: register mul_ln1118_1231_fu_5167_p2 is absorbed into DSP mul_ln1118_1231_fu_5167_p2.
DSP Report: operator mul_ln1118_1231_fu_5167_p2 is absorbed into DSP mul_ln1118_1231_fu_5167_p2.
DSP Report: Generating DSP mul_ln1118_2292_fu_5127_p2, operation Mode is: A''*(B:0x3ff4f).
DSP Report: register mul_ln1118_2292_fu_5127_p2 is absorbed into DSP mul_ln1118_2292_fu_5127_p2.
DSP Report: register mul_ln1118_2292_fu_5127_p2 is absorbed into DSP mul_ln1118_2292_fu_5127_p2.
DSP Report: operator mul_ln1118_2292_fu_5127_p2 is absorbed into DSP mul_ln1118_2292_fu_5127_p2.
DSP Report: Generating DSP mul_ln1118_2429_fu_5244_p2, operation Mode is: A''*(B:0x3ff16).
DSP Report: register mul_ln1118_2429_fu_5244_p2 is absorbed into DSP mul_ln1118_2429_fu_5244_p2.
DSP Report: register mul_ln1118_2429_fu_5244_p2 is absorbed into DSP mul_ln1118_2429_fu_5244_p2.
DSP Report: operator mul_ln1118_2429_fu_5244_p2 is absorbed into DSP mul_ln1118_2429_fu_5244_p2.
DSP Report: Generating DSP mul_ln1118_2126_fu_7206_p2, operation Mode is: A''*(B:0x3ff39).
DSP Report: register mul_ln1118_2126_fu_7206_p2 is absorbed into DSP mul_ln1118_2126_fu_7206_p2.
DSP Report: register mul_ln1118_2126_fu_7206_p2 is absorbed into DSP mul_ln1118_2126_fu_7206_p2.
DSP Report: operator mul_ln1118_2126_fu_7206_p2 is absorbed into DSP mul_ln1118_2126_fu_7206_p2.
DSP Report: Generating DSP mul_ln1118_2275_fu_6485_p2, operation Mode is: A''*(B:0x3ff1b).
DSP Report: register mul_ln1118_2275_fu_6485_p2 is absorbed into DSP mul_ln1118_2275_fu_6485_p2.
DSP Report: register mul_ln1118_2275_fu_6485_p2 is absorbed into DSP mul_ln1118_2275_fu_6485_p2.
DSP Report: operator mul_ln1118_2275_fu_6485_p2 is absorbed into DSP mul_ln1118_2275_fu_6485_p2.
DSP Report: Generating DSP mul_ln1118_1953_fu_4670_p2, operation Mode is: A''*(B:0x3ff2a).
DSP Report: register mul_ln1118_1953_fu_4670_p2 is absorbed into DSP mul_ln1118_1953_fu_4670_p2.
DSP Report: register mul_ln1118_1953_fu_4670_p2 is absorbed into DSP mul_ln1118_1953_fu_4670_p2.
DSP Report: operator mul_ln1118_1953_fu_4670_p2 is absorbed into DSP mul_ln1118_1953_fu_4670_p2.
DSP Report: Generating DSP mul_ln1118_1969_fu_4750_p2, operation Mode is: A''*(B:0x3ff38).
DSP Report: register mul_ln1118_1969_fu_4750_p2 is absorbed into DSP mul_ln1118_1969_fu_4750_p2.
DSP Report: register mul_ln1118_1969_fu_4750_p2 is absorbed into DSP mul_ln1118_1969_fu_4750_p2.
DSP Report: operator mul_ln1118_1969_fu_4750_p2 is absorbed into DSP mul_ln1118_1969_fu_4750_p2.
DSP Report: Generating DSP mul_ln1118_2270_fu_3786_p2, operation Mode is: A''*(B:0x1a).
DSP Report: register data_149_V_read_1_reg_38696506_reg is absorbed into DSP mul_ln1118_2270_fu_3786_p2.
DSP Report: register data_149_V_read_1_reg_38696506_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2270_fu_3786_p2.
DSP Report: operator mul_ln1118_2270_fu_3786_p2 is absorbed into DSP mul_ln1118_2270_fu_3786_p2.
DSP Report: Generating DSP add_ln703_3702_fu_38686614_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3702_fu_38686614_p2 is absorbed into DSP add_ln703_3702_fu_38686614_p2.
DSP Report: Generating DSP mul_ln1118_1153_fu_6632_p2, operation Mode is: A''*(B:0x3ff85).
DSP Report: register mul_ln1118_1153_fu_6632_p2 is absorbed into DSP mul_ln1118_1153_fu_6632_p2.
DSP Report: register mul_ln1118_1153_fu_6632_p2 is absorbed into DSP mul_ln1118_1153_fu_6632_p2.
DSP Report: operator mul_ln1118_1153_fu_6632_p2 is absorbed into DSP mul_ln1118_1153_fu_6632_p2.
DSP Report: Generating DSP mul_ln1118_1202_fu_6037_p2, operation Mode is: A''*(B:0x3ff8b).
DSP Report: register mul_ln1118_1202_fu_6037_p2 is absorbed into DSP mul_ln1118_1202_fu_6037_p2.
DSP Report: register mul_ln1118_1202_fu_6037_p2 is absorbed into DSP mul_ln1118_1202_fu_6037_p2.
DSP Report: operator mul_ln1118_1202_fu_6037_p2 is absorbed into DSP mul_ln1118_1202_fu_6037_p2.
DSP Report: Generating DSP mul_ln1118_2034_fu_6237_p2, operation Mode is: A''*(B:0x3fe92).
DSP Report: register mul_ln1118_2034_fu_6237_p2 is absorbed into DSP mul_ln1118_2034_fu_6237_p2.
DSP Report: register mul_ln1118_2034_fu_6237_p2 is absorbed into DSP mul_ln1118_2034_fu_6237_p2.
DSP Report: operator mul_ln1118_2034_fu_6237_p2 is absorbed into DSP mul_ln1118_2034_fu_6237_p2.
DSP Report: Generating DSP mul_ln1118_2039_fu_4412_p2, operation Mode is: A''*(B:0x3fe06).
DSP Report: register mul_ln1118_2039_fu_4412_p2 is absorbed into DSP mul_ln1118_2039_fu_4412_p2.
DSP Report: register mul_ln1118_2039_fu_4412_p2 is absorbed into DSP mul_ln1118_2039_fu_4412_p2.
DSP Report: operator mul_ln1118_2039_fu_4412_p2 is absorbed into DSP mul_ln1118_2039_fu_4412_p2.
DSP Report: Generating DSP mul_ln1118_2055_fu_7323_p2, operation Mode is: A''*(B:0x3fe6f).
DSP Report: register mul_ln1118_2055_fu_7323_p2 is absorbed into DSP mul_ln1118_2055_fu_7323_p2.
DSP Report: register mul_ln1118_2055_fu_7323_p2 is absorbed into DSP mul_ln1118_2055_fu_7323_p2.
DSP Report: operator mul_ln1118_2055_fu_7323_p2 is absorbed into DSP mul_ln1118_2055_fu_7323_p2.
DSP Report: Generating DSP mul_ln1118_1865_fu_6279_p2, operation Mode is: A''*(B:0x3fece).
DSP Report: register mul_ln1118_1865_fu_6279_p2 is absorbed into DSP mul_ln1118_1865_fu_6279_p2.
DSP Report: register mul_ln1118_1865_fu_6279_p2 is absorbed into DSP mul_ln1118_1865_fu_6279_p2.
DSP Report: operator mul_ln1118_1865_fu_6279_p2 is absorbed into DSP mul_ln1118_1865_fu_6279_p2.
DSP Report: Generating DSP mul_ln1118_1943_fu_4224_p2, operation Mode is: A''*(B:0x3fec5).
DSP Report: register mul_ln1118_1943_fu_4224_p2 is absorbed into DSP mul_ln1118_1943_fu_4224_p2.
DSP Report: register mul_ln1118_1943_fu_4224_p2 is absorbed into DSP mul_ln1118_1943_fu_4224_p2.
DSP Report: operator mul_ln1118_1943_fu_4224_p2 is absorbed into DSP mul_ln1118_1943_fu_4224_p2.
DSP Report: Generating DSP mul_ln1118_1981_fu_4765_p2, operation Mode is: A''*(B:0x3feda).
DSP Report: register mul_ln1118_1981_fu_4765_p2 is absorbed into DSP mul_ln1118_1981_fu_4765_p2.
DSP Report: register mul_ln1118_1981_fu_4765_p2 is absorbed into DSP mul_ln1118_1981_fu_4765_p2.
DSP Report: operator mul_ln1118_1981_fu_4765_p2 is absorbed into DSP mul_ln1118_1981_fu_4765_p2.
DSP Report: Generating DSP mul_ln1118_1637_fu_6484_p2, operation Mode is: A''*(B:0x3feda).
DSP Report: register mul_ln1118_1637_fu_6484_p2 is absorbed into DSP mul_ln1118_1637_fu_6484_p2.
DSP Report: register mul_ln1118_1637_fu_6484_p2 is absorbed into DSP mul_ln1118_1637_fu_6484_p2.
DSP Report: operator mul_ln1118_1637_fu_6484_p2 is absorbed into DSP mul_ln1118_1637_fu_6484_p2.
DSP Report: Generating DSP mul_ln1118_1655_fu_6290_p2, operation Mode is: A''*(B:0x3fe7f).
DSP Report: register mul_ln1118_1655_fu_6290_p2 is absorbed into DSP mul_ln1118_1655_fu_6290_p2.
DSP Report: register mul_ln1118_1655_fu_6290_p2 is absorbed into DSP mul_ln1118_1655_fu_6290_p2.
DSP Report: operator mul_ln1118_1655_fu_6290_p2 is absorbed into DSP mul_ln1118_1655_fu_6290_p2.
DSP Report: Generating DSP mul_ln1118_2342_fu_7071_p2, operation Mode is: A''*(B:0x3fed9).
DSP Report: register mul_ln1118_2342_fu_7071_p2 is absorbed into DSP mul_ln1118_2342_fu_7071_p2.
DSP Report: register mul_ln1118_2342_fu_7071_p2 is absorbed into DSP mul_ln1118_2342_fu_7071_p2.
DSP Report: operator mul_ln1118_2342_fu_7071_p2 is absorbed into DSP mul_ln1118_2342_fu_7071_p2.
DSP Report: Generating DSP add_ln703_3153_fu_38683260_p2, operation Mode is: C+A''*(B:0x23c).
DSP Report: register data_158_V_read_1_reg_38696366_reg is absorbed into DSP add_ln703_3153_fu_38683260_p2.
DSP Report: register data_158_V_read_1_reg_38696366_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3153_fu_38683260_p2.
DSP Report: operator add_ln703_3153_fu_38683260_p2 is absorbed into DSP add_ln703_3153_fu_38683260_p2.
DSP Report: operator mul_ln1118_2407_fu_5617_p2 is absorbed into DSP add_ln703_3153_fu_38683260_p2.
DSP Report: Generating DSP add_ln703_3154_fu_38683270_p2, operation Mode is: PCIN+A''*(B:0x3cb).
DSP Report: register data_157_V_read_1_reg_38696382_reg is absorbed into DSP add_ln703_3154_fu_38683270_p2.
DSP Report: register data_157_V_read_1_reg_38696382_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3154_fu_38683270_p2.
DSP Report: operator add_ln703_3154_fu_38683270_p2 is absorbed into DSP add_ln703_3154_fu_38683270_p2.
DSP Report: operator mul_ln1118_2389_fu_4688_p2 is absorbed into DSP add_ln703_3154_fu_38683270_p2.
DSP Report: Generating DSP mul_ln1118_2351_fu_6372_p2, operation Mode is: A''*(B:0x3faaf).
DSP Report: register mul_ln1118_2351_fu_6372_p2 is absorbed into DSP mul_ln1118_2351_fu_6372_p2.
DSP Report: register mul_ln1118_2351_fu_6372_p2 is absorbed into DSP mul_ln1118_2351_fu_6372_p2.
DSP Report: operator mul_ln1118_2351_fu_6372_p2 is absorbed into DSP mul_ln1118_2351_fu_6372_p2.
DSP Report: Generating DSP add_ln703_2603_fu_38679784_p2, operation Mode is: C+A''*(B:0x3f5d8).
DSP Report: register add_ln703_2603_fu_38679784_p2 is absorbed into DSP add_ln703_2603_fu_38679784_p2.
DSP Report: register add_ln703_2603_fu_38679784_p2 is absorbed into DSP add_ln703_2603_fu_38679784_p2.
DSP Report: operator add_ln703_2603_fu_38679784_p2 is absorbed into DSP add_ln703_2603_fu_38679784_p2.
DSP Report: operator mul_ln1118_2568_fu_5214_p2 is absorbed into DSP add_ln703_2603_fu_38679784_p2.
DSP Report: Generating DSP mul_ln1118_2420_fu_5230_p2, operation Mode is: A''*(B:0x25c).
DSP Report: register data_159_V_read_1_reg_38696350_reg is absorbed into DSP mul_ln1118_2420_fu_5230_p2.
DSP Report: register data_159_V_read_1_reg_38696350_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2420_fu_5230_p2.
DSP Report: operator mul_ln1118_2420_fu_5230_p2 is absorbed into DSP mul_ln1118_2420_fu_5230_p2.
DSP Report: Generating DSP add_ln703_3049_fu_38682597_p2, operation Mode is: PCIN+A''*(B:0x271).
DSP Report: register data_150_V_read_1_reg_38696490_reg is absorbed into DSP add_ln703_3049_fu_38682597_p2.
DSP Report: register data_150_V_read_1_reg_38696490_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3049_fu_38682597_p2.
DSP Report: operator add_ln703_3049_fu_38682597_p2 is absorbed into DSP add_ln703_3049_fu_38682597_p2.
DSP Report: operator mul_ln1118_2278_fu_4524_p2 is absorbed into DSP add_ln703_3049_fu_38682597_p2.
DSP Report: Generating DSP mul_ln1118_2165_fu_5024_p2, operation Mode is: A''*(B:0x226).
DSP Report: register data_143_V_read_1_reg_38696586_reg is absorbed into DSP mul_ln1118_2165_fu_5024_p2.
DSP Report: register data_143_V_read_1_reg_38696586_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2165_fu_5024_p2.
DSP Report: operator mul_ln1118_2165_fu_5024_p2 is absorbed into DSP mul_ln1118_2165_fu_5024_p2.
DSP Report: Generating DSP add_ln703_3048_fu_38682587_p2, operation Mode is: C+A''*(B:0x3fd5c).
DSP Report: register add_ln703_3048_fu_38682587_p2 is absorbed into DSP add_ln703_3048_fu_38682587_p2.
DSP Report: register add_ln703_3048_fu_38682587_p2 is absorbed into DSP add_ln703_3048_fu_38682587_p2.
DSP Report: operator add_ln703_3048_fu_38682587_p2 is absorbed into DSP add_ln703_3048_fu_38682587_p2.
DSP Report: operator mul_ln1118_2876_fu_5716_p2 is absorbed into DSP add_ln703_3048_fu_38682587_p2.
DSP Report: Generating DSP add_ln703_3121_fu_38683066_p2, operation Mode is: -C'+A''*(B:0x15)+1-1.
DSP Report: register data_183_V_read_1_reg_38696005_reg is absorbed into DSP add_ln703_3121_fu_38683066_p2.
DSP Report: register add_ln703_3121_fu_38683066_p2 is absorbed into DSP add_ln703_3121_fu_38683066_p2.
DSP Report: register data_183_V_read_1_reg_38696005_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3121_fu_38683066_p2.
DSP Report: operator add_ln703_3121_fu_38683066_p2 is absorbed into DSP add_ln703_3121_fu_38683066_p2.
DSP Report: operator mul_ln1118_2809_fu_5105_p2 is absorbed into DSP add_ln703_3121_fu_38683066_p2.
DSP Report: Generating DSP mul_ln1118_1974_fu_4012_p2, operation Mode is: A''*(B:0xc9).
DSP Report: register data_131_V_read_1_reg_38696755_reg is absorbed into DSP mul_ln1118_1974_fu_4012_p2.
DSP Report: register data_131_V_read_1_reg_38696755_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1974_fu_4012_p2.
DSP Report: operator mul_ln1118_1974_fu_4012_p2 is absorbed into DSP mul_ln1118_1974_fu_4012_p2.
DSP Report: Generating DSP mul_ln1118_1724_fu_3781_p2, operation Mode is: A''*(B:0xdb).
DSP Report: register data_114_V_read_1_reg_38697004_reg is absorbed into DSP mul_ln1118_1724_fu_3781_p2.
DSP Report: register data_114_V_read_1_reg_38697004_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1724_fu_3781_p2.
DSP Report: operator mul_ln1118_1724_fu_3781_p2 is absorbed into DSP mul_ln1118_1724_fu_3781_p2.
DSP Report: Generating DSP add_ln703_2186_fu_38677250_p2, operation Mode is: PCIN+A''*(B:0xbe).
DSP Report: register data_115_V_read_1_reg_38696991_reg is absorbed into DSP add_ln703_2186_fu_38677250_p2.
DSP Report: register data_115_V_read_1_reg_38696991_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2186_fu_38677250_p2.
DSP Report: operator add_ln703_2186_fu_38677250_p2 is absorbed into DSP add_ln703_2186_fu_38677250_p2.
DSP Report: operator mul_ln1118_1740_fu_7328_p2 is absorbed into DSP add_ln703_2186_fu_38677250_p2.
DSP Report: Generating DSP mul_ln1118_1486_fu_6103_p2, operation Mode is: A''*(B:0x8d).
DSP Report: register data_98_V_read_1_reg_38697242_reg is absorbed into DSP mul_ln1118_1486_fu_6103_p2.
DSP Report: register data_98_V_read_1_reg_38697242_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1486_fu_6103_p2.
DSP Report: operator mul_ln1118_1486_fu_6103_p2 is absorbed into DSP mul_ln1118_1486_fu_6103_p2.
DSP Report: Generating DSP add_ln703_2184_fu_38677234_p2, operation Mode is: PCIN+A''*(B:0xd4).
DSP Report: register data_85_V_read_1_reg_38697429_reg is absorbed into DSP add_ln703_2184_fu_38677234_p2.
DSP Report: register data_85_V_read_1_reg_38697429_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2184_fu_38677234_p2.
DSP Report: operator add_ln703_2184_fu_38677234_p2 is absorbed into DSP add_ln703_2184_fu_38677234_p2.
DSP Report: operator mul_ln1118_1297_fu_7137_p2 is absorbed into DSP add_ln703_2184_fu_38677234_p2.
DSP Report: Generating DSP add_ln703_2184_reg_38702293_reg, operation Mode is: PCIN+A''*(B:0x9c).
DSP Report: register data_92_V_read_1_reg_38697333_reg is absorbed into DSP add_ln703_2184_reg_38702293_reg.
DSP Report: register data_92_V_read_1_reg_38697333_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2184_reg_38702293_reg.
DSP Report: register add_ln703_2184_reg_38702293_reg is absorbed into DSP add_ln703_2184_reg_38702293_reg.
DSP Report: operator add_ln703_2184_fu_38677234_p2 is absorbed into DSP add_ln703_2184_reg_38702293_reg.
DSP Report: operator mul_ln1118_1397_fu_5558_p2 is absorbed into DSP add_ln703_2184_reg_38702293_reg.
DSP Report: Generating DSP mul_ln1118_2150_fu_5029_p2, operation Mode is: A''*(B:0x93).
DSP Report: register data_142_V_read_1_reg_38696601_reg is absorbed into DSP mul_ln1118_2150_fu_5029_p2.
DSP Report: register data_142_V_read_1_reg_38696601_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2150_fu_5029_p2.
DSP Report: operator mul_ln1118_2150_fu_5029_p2 is absorbed into DSP mul_ln1118_2150_fu_5029_p2.
DSP Report: Generating DSP add_ln703_2192_fu_38677282_p2, operation Mode is: PCIN+A''*(B:0x92).
DSP Report: register data_131_V_read_1_reg_38696755_reg is absorbed into DSP add_ln703_2192_fu_38677282_p2.
DSP Report: register data_131_V_read_1_reg_38696755_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2192_fu_38677282_p2.
DSP Report: operator add_ln703_2192_fu_38677282_p2 is absorbed into DSP add_ln703_2192_fu_38677282_p2.
DSP Report: operator mul_ln1118_1978_fu_6716_p2 is absorbed into DSP add_ln703_2192_fu_38677282_p2.
DSP Report: Generating DSP add_ln703_2192_fu_38677282_p2, operation Mode is: PCIN+A''*(B:0xd4).
DSP Report: register data_132_V_read_1_reg_38696739_reg is absorbed into DSP add_ln703_2192_fu_38677282_p2.
DSP Report: register data_132_V_read_1_reg_38696739_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2192_fu_38677282_p2.
DSP Report: operator add_ln703_2192_fu_38677282_p2 is absorbed into DSP add_ln703_2192_fu_38677282_p2.
DSP Report: operator mul_ln1118_1992_fu_4961_p2 is absorbed into DSP add_ln703_2192_fu_38677282_p2.
DSP Report: Generating DSP mul_ln1118_1950_fu_5651_p2, operation Mode is: A''*(B:0xd8).
DSP Report: register data_129_V_read_1_reg_38696782_reg is absorbed into DSP mul_ln1118_1950_fu_5651_p2.
DSP Report: register data_129_V_read_1_reg_38696782_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1950_fu_5651_p2.
DSP Report: operator mul_ln1118_1950_fu_5651_p2 is absorbed into DSP mul_ln1118_1950_fu_5651_p2.
DSP Report: Generating DSP add_ln703_2199_fu_38677340_p2, operation Mode is: PCIN+A''*(B:0xb8).
DSP Report: register data_120_V_read_1_reg_38696918_reg is absorbed into DSP add_ln703_2199_fu_38677340_p2.
DSP Report: register data_120_V_read_1_reg_38696918_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2199_fu_38677340_p2.
DSP Report: operator add_ln703_2199_fu_38677340_p2 is absorbed into DSP add_ln703_2199_fu_38677340_p2.
DSP Report: operator mul_ln1118_1815_fu_4013_p2 is absorbed into DSP add_ln703_2199_fu_38677340_p2.
DSP Report: Generating DSP add_ln703_2199_fu_38677340_p2, operation Mode is: PCIN+A''*(B:0x8e).
DSP Report: register data_126_V_read_1_reg_38696827_reg is absorbed into DSP add_ln703_2199_fu_38677340_p2.
DSP Report: register data_126_V_read_1_reg_38696827_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2199_fu_38677340_p2.
DSP Report: operator add_ln703_2199_fu_38677340_p2 is absorbed into DSP add_ln703_2199_fu_38677340_p2.
DSP Report: operator mul_ln1118_1909_fu_6515_p2 is absorbed into DSP add_ln703_2199_fu_38677340_p2.
DSP Report: Generating DSP mul_ln1118_2297_fu_5534_p2, operation Mode is: A''*(B:0x9c).
DSP Report: register data_151_V_read_1_reg_38696474_reg is absorbed into DSP mul_ln1118_2297_fu_5534_p2.
DSP Report: register data_151_V_read_1_reg_38696474_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2297_fu_5534_p2.
DSP Report: operator mul_ln1118_2297_fu_5534_p2 is absorbed into DSP mul_ln1118_2297_fu_5534_p2.
DSP Report: Generating DSP add_ln703_2195_fu_38677304_p2, operation Mode is: PCIN+A''*(B:0xb3).
DSP Report: register data_143_V_read_1_reg_38696586_reg is absorbed into DSP add_ln703_2195_fu_38677304_p2.
DSP Report: register data_143_V_read_1_reg_38696586_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2195_fu_38677304_p2.
DSP Report: operator add_ln703_2195_fu_38677304_p2 is absorbed into DSP add_ln703_2195_fu_38677304_p2.
DSP Report: operator mul_ln1118_2166_fu_6511_p2 is absorbed into DSP add_ln703_2195_fu_38677304_p2.
DSP Report: Generating DSP add_ln703_2195_fu_38677304_p2, operation Mode is: PCIN+A''*(B:0x97).
DSP Report: register data_150_V_read_1_reg_38696490_reg is absorbed into DSP add_ln703_2195_fu_38677304_p2.
DSP Report: register data_150_V_read_1_reg_38696490_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2195_fu_38677304_p2.
DSP Report: operator add_ln703_2195_fu_38677304_p2 is absorbed into DSP add_ln703_2195_fu_38677304_p2.
DSP Report: operator mul_ln1118_2279_fu_7201_p2 is absorbed into DSP add_ln703_2195_fu_38677304_p2.
DSP Report: Generating DSP mul_ln1118_2373_fu_5946_p2, operation Mode is: A''*(B:0x99).
DSP Report: register data_156_V_read_1_reg_38696396_reg is absorbed into DSP mul_ln1118_2373_fu_5946_p2.
DSP Report: register data_156_V_read_1_reg_38696396_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2373_fu_5946_p2.
DSP Report: operator mul_ln1118_2373_fu_5946_p2 is absorbed into DSP mul_ln1118_2373_fu_5946_p2.
DSP Report: Generating DSP add_ln703_2197_fu_38677320_p2, operation Mode is: PCIN+A''*(B:0x85).
DSP Report: register data_154_V_read_1_reg_38696426_reg is absorbed into DSP add_ln703_2197_fu_38677320_p2.
DSP Report: register data_154_V_read_1_reg_38696426_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2197_fu_38677320_p2.
DSP Report: operator add_ln703_2197_fu_38677320_p2 is absorbed into DSP add_ln703_2197_fu_38677320_p2.
DSP Report: operator mul_ln1118_2341_fu_5114_p2 is absorbed into DSP add_ln703_2197_fu_38677320_p2.
DSP Report: Generating DSP add_ln703_2197_fu_38677320_p2, operation Mode is: PCIN+A''*(B:0x8e).
DSP Report: register data_155_V_read_1_reg_38696410_reg is absorbed into DSP add_ln703_2197_fu_38677320_p2.
DSP Report: register data_155_V_read_1_reg_38696410_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2197_fu_38677320_p2.
DSP Report: operator add_ln703_2197_fu_38677320_p2 is absorbed into DSP add_ln703_2197_fu_38677320_p2.
DSP Report: operator mul_ln1118_2357_fu_7087_p2 is absorbed into DSP add_ln703_2197_fu_38677320_p2.
DSP Report: Generating DSP mul_ln1118_1876_fu_5989_p2, operation Mode is: A''*(B:0x3ff49).
DSP Report: register mul_ln1118_1876_fu_5989_p2 is absorbed into DSP mul_ln1118_1876_fu_5989_p2.
DSP Report: register mul_ln1118_1876_fu_5989_p2 is absorbed into DSP mul_ln1118_1876_fu_5989_p2.
DSP Report: operator mul_ln1118_1876_fu_5989_p2 is absorbed into DSP mul_ln1118_1876_fu_5989_p2.
DSP Report: Generating DSP mul_ln1118_2132_fu_5267_p2, operation Mode is: A''*(B:0x3ff19).
DSP Report: register mul_ln1118_2132_fu_5267_p2 is absorbed into DSP mul_ln1118_2132_fu_5267_p2.
DSP Report: register mul_ln1118_2132_fu_5267_p2 is absorbed into DSP mul_ln1118_2132_fu_5267_p2.
DSP Report: operator mul_ln1118_2132_fu_5267_p2 is absorbed into DSP mul_ln1118_2132_fu_5267_p2.
DSP Report: Generating DSP mul_ln1118_1666_fu_6013_p2, operation Mode is: A''*(B:0x3ff47).
DSP Report: register mul_ln1118_1666_fu_6013_p2 is absorbed into DSP mul_ln1118_1666_fu_6013_p2.
DSP Report: register mul_ln1118_1666_fu_6013_p2 is absorbed into DSP mul_ln1118_1666_fu_6013_p2.
DSP Report: operator mul_ln1118_1666_fu_6013_p2 is absorbed into DSP mul_ln1118_1666_fu_6013_p2.
DSP Report: Generating DSP mul_ln1118_1633_fu_4785_p2, operation Mode is: A''*(B:0x3ff1d).
DSP Report: register mul_ln1118_1633_fu_4785_p2 is absorbed into DSP mul_ln1118_1633_fu_4785_p2.
DSP Report: register mul_ln1118_1633_fu_4785_p2 is absorbed into DSP mul_ln1118_1633_fu_4785_p2.
DSP Report: operator mul_ln1118_1633_fu_4785_p2 is absorbed into DSP mul_ln1118_1633_fu_4785_p2.
DSP Report: Generating DSP mul_ln1118_2145_fu_5938_p2, operation Mode is: A''*(B:0x1e8).
DSP Report: register data_142_V_read_1_reg_38696601_reg is absorbed into DSP mul_ln1118_2145_fu_5938_p2.
DSP Report: register data_142_V_read_1_reg_38696601_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2145_fu_5938_p2.
DSP Report: operator mul_ln1118_2145_fu_5938_p2 is absorbed into DSP mul_ln1118_2145_fu_5938_p2.
DSP Report: Generating DSP add_ln703_2647_fu_38680078_p2, operation Mode is: PCIN+A''*(B:0x121).
DSP Report: register data_129_V_read_1_reg_38696782_reg is absorbed into DSP add_ln703_2647_fu_38680078_p2.
DSP Report: register data_129_V_read_1_reg_38696782_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2647_fu_38680078_p2.
DSP Report: operator add_ln703_2647_fu_38680078_p2 is absorbed into DSP add_ln703_2647_fu_38680078_p2.
DSP Report: operator mul_ln1118_1946_fu_4866_p2 is absorbed into DSP add_ln703_2647_fu_38680078_p2.
DSP Report: Generating DSP add_ln703_2647_fu_38680078_p2, operation Mode is: PCIN+A''*(B:0x112).
DSP Report: register data_125_V_read_1_reg_38696840_reg is absorbed into DSP add_ln703_2647_fu_38680078_p2.
DSP Report: register data_125_V_read_1_reg_38696840_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2647_fu_38680078_p2.
DSP Report: operator add_ln703_2647_fu_38680078_p2 is absorbed into DSP add_ln703_2647_fu_38680078_p2.
DSP Report: operator mul_ln1118_1884_fu_4087_p2 is absorbed into DSP add_ln703_2647_fu_38680078_p2.
DSP Report: Generating DSP add_ln703_2647_reg_38702833_reg, operation Mode is: PCIN+A''*(B:0x122).
DSP Report: register data_136_V_read_1_reg_38696686_reg is absorbed into DSP add_ln703_2647_reg_38702833_reg.
DSP Report: register data_136_V_read_1_reg_38696686_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2647_reg_38702833_reg.
DSP Report: register add_ln703_2647_reg_38702833_reg is absorbed into DSP add_ln703_2647_reg_38702833_reg.
DSP Report: operator add_ln703_2647_fu_38680078_p2 is absorbed into DSP add_ln703_2647_reg_38702833_reg.
DSP Report: operator mul_ln1118_2043_fu_5146_p2 is absorbed into DSP add_ln703_2647_reg_38702833_reg.
DSP Report: Generating DSP mul_ln1118_2458_fu_5919_p2, operation Mode is: A''*(B:0x13b).
DSP Report: register data_162_V_read_1_reg_38696304_reg is absorbed into DSP mul_ln1118_2458_fu_5919_p2.
DSP Report: register data_162_V_read_1_reg_38696304_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2458_fu_5919_p2.
DSP Report: operator mul_ln1118_2458_fu_5919_p2 is absorbed into DSP mul_ln1118_2458_fu_5919_p2.
DSP Report: Generating DSP add_ln703_2651_fu_38680104_p2, operation Mode is: PCIN+A''*(B:0x1cf).
DSP Report: register data_159_V_read_1_reg_38696350_reg is absorbed into DSP add_ln703_2651_fu_38680104_p2.
DSP Report: register data_159_V_read_1_reg_38696350_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2651_fu_38680104_p2.
DSP Report: operator add_ln703_2651_fu_38680104_p2 is absorbed into DSP add_ln703_2651_fu_38680104_p2.
DSP Report: operator mul_ln1118_2415_fu_6111_p2 is absorbed into DSP add_ln703_2651_fu_38680104_p2.
DSP Report: Generating DSP add_ln703_2651_fu_38680104_p2, operation Mode is: PCIN+A''*(B:0x148).
DSP Report: register data_150_V_read_1_reg_38696490_reg is absorbed into DSP add_ln703_2651_fu_38680104_p2.
DSP Report: register data_150_V_read_1_reg_38696490_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2651_fu_38680104_p2.
DSP Report: operator add_ln703_2651_fu_38680104_p2 is absorbed into DSP add_ln703_2651_fu_38680104_p2.
DSP Report: operator mul_ln1118_2274_fu_7196_p2 is absorbed into DSP add_ln703_2651_fu_38680104_p2.
DSP Report: Generating DSP add_ln703_2651_reg_38702838_reg, operation Mode is: PCIN+A''*(B:0x11d).
DSP Report: register data_161_V_read_1_reg_38696319_reg is absorbed into DSP add_ln703_2651_reg_38702838_reg.
DSP Report: register data_161_V_read_1_reg_38696319_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2651_reg_38702838_reg.
DSP Report: register add_ln703_2651_reg_38702838_reg is absorbed into DSP add_ln703_2651_reg_38702838_reg.
DSP Report: operator add_ln703_2651_fu_38680104_p2 is absorbed into DSP add_ln703_2651_reg_38702838_reg.
DSP Report: operator mul_ln1118_2443_fu_4533_p2 is absorbed into DSP add_ln703_2651_reg_38702838_reg.
DSP Report: Generating DSP mul_ln1118_1720_fu_4755_p2, operation Mode is: A''*(B:0x1b3).
DSP Report: register data_114_V_read_1_reg_38697004_reg is absorbed into DSP mul_ln1118_1720_fu_4755_p2.
DSP Report: register data_114_V_read_1_reg_38697004_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1720_fu_4755_p2.
DSP Report: operator mul_ln1118_1720_fu_4755_p2 is absorbed into DSP mul_ln1118_1720_fu_4755_p2.
DSP Report: Generating DSP add_ln703_2644_fu_38680052_p2, operation Mode is: PCIN+A''*(B:0x198).
DSP Report: register data_111_V_read_1_reg_38697051_reg is absorbed into DSP add_ln703_2644_fu_38680052_p2.
DSP Report: register data_111_V_read_1_reg_38697051_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2644_fu_38680052_p2.
DSP Report: operator add_ln703_2644_fu_38680052_p2 is absorbed into DSP add_ln703_2644_fu_38680052_p2.
DSP Report: operator mul_ln1118_1675_fu_6023_p2 is absorbed into DSP add_ln703_2644_fu_38680052_p2.
DSP Report: Generating DSP add_ln703_2644_reg_38702828_reg, operation Mode is: PCIN+A''*(B:0x1b4).
DSP Report: register data_113_V_read_1_reg_38697020_reg is absorbed into DSP add_ln703_2644_reg_38702828_reg.
DSP Report: register data_113_V_read_1_reg_38697020_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2644_reg_38702828_reg.
DSP Report: register add_ln703_2644_reg_38702828_reg is absorbed into DSP add_ln703_2644_reg_38702828_reg.
DSP Report: operator add_ln703_2644_fu_38680052_p2 is absorbed into DSP add_ln703_2644_reg_38702828_reg.
DSP Report: operator mul_ln1118_1704_fu_6102_p2 is absorbed into DSP add_ln703_2644_reg_38702828_reg.
DSP Report: Generating DSP mul_ln1118_1511_fu_4774_p2, operation Mode is: A''*(B:0x12c).
DSP Report: register data_100_V_read_1_reg_38697213_reg is absorbed into DSP mul_ln1118_1511_fu_4774_p2.
DSP Report: register data_100_V_read_1_reg_38697213_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1511_fu_4774_p2.
DSP Report: operator mul_ln1118_1511_fu_4774_p2 is absorbed into DSP mul_ln1118_1511_fu_4774_p2.
DSP Report: Generating DSP add_ln703_2640_fu_38680036_p2, operation Mode is: PCIN+A''*(B:0x1ac).
DSP Report: register data_97_V_read_1_reg_38697258_reg is absorbed into DSP add_ln703_2640_fu_38680036_p2.
DSP Report: register data_97_V_read_1_reg_38697258_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2640_fu_38680036_p2.
DSP Report: operator add_ln703_2640_fu_38680036_p2 is absorbed into DSP add_ln703_2640_fu_38680036_p2.
DSP Report: operator mul_ln1118_1468_fu_6887_p2 is absorbed into DSP add_ln703_2640_fu_38680036_p2.
DSP Report: Generating DSP add_ln703_2640_fu_38680036_p2, operation Mode is: PCIN+A''*(B:0x160).
DSP Report: register data_86_V_read_1_reg_38697419_reg is absorbed into DSP add_ln703_2640_fu_38680036_p2.
DSP Report: register data_86_V_read_1_reg_38697419_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2640_fu_38680036_p2.
DSP Report: operator add_ln703_2640_fu_38680036_p2 is absorbed into DSP add_ln703_2640_fu_38680036_p2.
DSP Report: operator mul_ln1118_1308_fu_5414_p2 is absorbed into DSP add_ln703_2640_fu_38680036_p2.
DSP Report: Generating DSP add_ln703_2640_reg_38702823_reg, operation Mode is: PCIN+A''*(B:0x1e1).
DSP Report: register data_99_V_read_1_reg_38697226_reg is absorbed into DSP add_ln703_2640_reg_38702823_reg.
DSP Report: register data_99_V_read_1_reg_38697226_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2640_reg_38702823_reg.
DSP Report: register add_ln703_2640_reg_38702823_reg is absorbed into DSP add_ln703_2640_reg_38702823_reg.
DSP Report: operator add_ln703_2640_fu_38680036_p2 is absorbed into DSP add_ln703_2640_reg_38702823_reg.
DSP Report: operator mul_ln1118_1495_fu_7570_p2 is absorbed into DSP add_ln703_2640_reg_38702823_reg.
DSP Report: Generating DSP mul_ln1118_1377_fu_6499_p2, operation Mode is: A''*(B:0x25).
DSP Report: register data_91_V_read_1_reg_38697347_reg is absorbed into DSP mul_ln1118_1377_fu_6499_p2.
DSP Report: register data_91_V_read_1_reg_38697347_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1377_fu_6499_p2.
DSP Report: operator mul_ln1118_1377_fu_6499_p2 is absorbed into DSP mul_ln1118_1377_fu_6499_p2.
DSP Report: Generating DSP add_ln703_1368_fu_38672090_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1368_fu_38672090_p2 is absorbed into DSP add_ln703_1368_fu_38672090_p2.
DSP Report: register add_ln703_1368_fu_38672090_p2 is absorbed into DSP add_ln703_1368_fu_38672090_p2.
DSP Report: register add_ln703_1368_fu_38672090_p2 is absorbed into DSP add_ln703_1368_fu_38672090_p2.
DSP Report: register add_ln703_1368_fu_38672090_p2 is absorbed into DSP add_ln703_1368_fu_38672090_p2.
DSP Report: register add_ln703_1368_fu_38672090_p2 is absorbed into DSP add_ln703_1368_fu_38672090_p2.
DSP Report: operator add_ln703_1368_fu_38672090_p2 is absorbed into DSP add_ln703_1368_fu_38672090_p2.
DSP Report: Generating DSP mul_ln1118_1170_fu_6399_p2, operation Mode is: A''*(B:0x29).
DSP Report: register data_77_V_read_1_reg_38697539_reg is absorbed into DSP mul_ln1118_1170_fu_6399_p2.
DSP Report: register data_77_V_read_1_reg_38697539_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1170_fu_6399_p2.
DSP Report: operator mul_ln1118_1170_fu_6399_p2 is absorbed into DSP mul_ln1118_1170_fu_6399_p2.
DSP Report: Generating DSP add_ln703_1367_fu_38672080_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1367_fu_38672080_p2 is absorbed into DSP add_ln703_1367_fu_38672080_p2.
DSP Report: register add_ln703_1367_fu_38672080_p2 is absorbed into DSP add_ln703_1367_fu_38672080_p2.
DSP Report: register add_ln703_1367_fu_38672080_p2 is absorbed into DSP add_ln703_1367_fu_38672080_p2.
DSP Report: register add_ln703_1367_fu_38672080_p2 is absorbed into DSP add_ln703_1367_fu_38672080_p2.
DSP Report: register add_ln703_1367_fu_38672080_p2 is absorbed into DSP add_ln703_1367_fu_38672080_p2.
DSP Report: operator add_ln703_1367_fu_38672080_p2 is absorbed into DSP add_ln703_1367_fu_38672080_p2.
DSP Report: Generating DSP mul_ln1118_1054_fu_5318_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_1054_fu_5318_p2 is absorbed into DSP mul_ln1118_1054_fu_5318_p2.
DSP Report: register mul_ln1118_1054_fu_5318_p2 is absorbed into DSP mul_ln1118_1054_fu_5318_p2.
DSP Report: operator mul_ln1118_1054_fu_5318_p2 is absorbed into DSP mul_ln1118_1054_fu_5318_p2.
DSP Report: Generating DSP mul_ln1118_1420_fu_6719_p2, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_ln1118_1420_fu_6719_p2 is absorbed into DSP mul_ln1118_1420_fu_6719_p2.
DSP Report: register mul_ln1118_1420_fu_6719_p2 is absorbed into DSP mul_ln1118_1420_fu_6719_p2.
DSP Report: operator mul_ln1118_1420_fu_6719_p2 is absorbed into DSP mul_ln1118_1420_fu_6719_p2.
DSP Report: Generating DSP add_ln703_1375_fu_38672142_p2, operation Mode is: -C'+A''*(B:0x16)+1-1.
DSP Report: register data_118_V_read_1_reg_38696948_reg is absorbed into DSP add_ln703_1375_fu_38672142_p2.
DSP Report: register add_ln703_1375_fu_38672142_p2 is absorbed into DSP add_ln703_1375_fu_38672142_p2.
DSP Report: register data_118_V_read_1_reg_38696948_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1375_fu_38672142_p2.
DSP Report: operator add_ln703_1375_fu_38672142_p2 is absorbed into DSP add_ln703_1375_fu_38672142_p2.
DSP Report: operator mul_ln1118_1781_fu_3965_p2 is absorbed into DSP add_ln703_1375_fu_38672142_p2.
DSP Report: Generating DSP mul_ln1118_1365_fu_6533_p2, operation Mode is: A''*(B:0x13).
DSP Report: register data_90_V_read_1_reg_38697359_reg is absorbed into DSP mul_ln1118_1365_fu_6533_p2.
DSP Report: register data_90_V_read_1_reg_38697359_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1365_fu_6533_p2.
DSP Report: operator mul_ln1118_1365_fu_6533_p2 is absorbed into DSP mul_ln1118_1365_fu_6533_p2.
DSP Report: Generating DSP add_ln703_1374_fu_38672132_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3907_fu_38688032_p2 is absorbed into DSP add_ln703_1374_fu_38672132_p2.
DSP Report: register add_ln703_1374_fu_38672132_p2 is absorbed into DSP add_ln703_1374_fu_38672132_p2.
DSP Report: register add_ln703_3907_fu_38688032_p2 is absorbed into DSP add_ln703_1374_fu_38672132_p2.
DSP Report: register add_ln703_1374_fu_38672132_p2 is absorbed into DSP add_ln703_1374_fu_38672132_p2.
DSP Report: register add_ln703_1374_fu_38672132_p2 is absorbed into DSP add_ln703_1374_fu_38672132_p2.
DSP Report: operator add_ln703_1374_fu_38672132_p2 is absorbed into DSP add_ln703_1374_fu_38672132_p2.
DSP Report: Generating DSP mul_ln1118_975_fu_6807_p2, operation Mode is: A''*(B:0x2f).
DSP Report: register data_64_V_read_1_reg_38697725_reg is absorbed into DSP mul_ln1118_975_fu_6807_p2.
DSP Report: register zext_ln1118_907_reg_38699527_reg is absorbed into DSP mul_ln1118_975_fu_6807_p2.
DSP Report: operator mul_ln1118_975_fu_6807_p2 is absorbed into DSP mul_ln1118_975_fu_6807_p2.
DSP Report: Generating DSP add_ln703_1365_fu_38672064_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1425_reg_38701568_reg is absorbed into DSP add_ln703_1365_fu_38672064_p2.
DSP Report: register add_ln703_1365_fu_38672064_p2 is absorbed into DSP add_ln703_1365_fu_38672064_p2.
DSP Report: register add_ln703_1425_reg_38701568_reg is absorbed into DSP add_ln703_1365_fu_38672064_p2.
DSP Report: register add_ln703_1365_fu_38672064_p2 is absorbed into DSP add_ln703_1365_fu_38672064_p2.
DSP Report: register add_ln703_1365_fu_38672064_p2 is absorbed into DSP add_ln703_1365_fu_38672064_p2.
DSP Report: operator add_ln703_1365_fu_38672064_p2 is absorbed into DSP add_ln703_1365_fu_38672064_p2.
DSP Report: Generating DSP mul_ln1118_1750_fu_5399_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_1750_fu_5399_p2 is absorbed into DSP mul_ln1118_1750_fu_5399_p2.
DSP Report: register mul_ln1118_1750_fu_5399_p2 is absorbed into DSP mul_ln1118_1750_fu_5399_p2.
DSP Report: operator mul_ln1118_1750_fu_5399_p2 is absorbed into DSP mul_ln1118_1750_fu_5399_p2.
DSP Report: Generating DSP mul_ln703_fu_4030_p2, operation Mode is: (D'+A2)*(B:0x25).
DSP Report: register data_110_V_read_1_reg_38697067_pp0_iter1_reg_reg is absorbed into DSP mul_ln703_fu_4030_p2.
DSP Report: register data_107_V_read_1_reg_38697108_pp0_iter1_reg_reg is absorbed into DSP mul_ln703_fu_4030_p2.
DSP Report: operator mul_ln703_fu_4030_p2 is absorbed into DSP mul_ln703_fu_4030_p2.
DSP Report: operator add_ln703_3114_fu_38683005_p2 is absorbed into DSP mul_ln703_fu_4030_p2.
DSP Report: Generating DSP mul_ln1118_1799_fu_4915_p2, operation Mode is: A''*(B:0x3ffcd).
DSP Report: register mul_ln1118_1799_fu_4915_p2 is absorbed into DSP mul_ln1118_1799_fu_4915_p2.
DSP Report: register mul_ln1118_1799_fu_4915_p2 is absorbed into DSP mul_ln1118_1799_fu_4915_p2.
DSP Report: operator mul_ln1118_1799_fu_4915_p2 is absorbed into DSP mul_ln1118_1799_fu_4915_p2.
DSP Report: Generating DSP mul_ln1118_1991_fu_6168_p2, operation Mode is: A''*(B:0x3ffcc).
DSP Report: register mul_ln1118_1991_fu_6168_p2 is absorbed into DSP mul_ln1118_1991_fu_6168_p2.
DSP Report: register mul_ln1118_1991_fu_6168_p2 is absorbed into DSP mul_ln1118_1991_fu_6168_p2.
DSP Report: operator mul_ln1118_1991_fu_6168_p2 is absorbed into DSP mul_ln1118_1991_fu_6168_p2.
DSP Report: Generating DSP add_ln703_3115_fu_38683020_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3115_fu_38683020_p2 is absorbed into DSP add_ln703_3115_fu_38683020_p2.
DSP Report: Generating DSP mul_ln1118_1602_fu_6057_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_1602_fu_6057_p2 is absorbed into DSP mul_ln1118_1602_fu_6057_p2.
DSP Report: register mul_ln1118_1602_fu_6057_p2 is absorbed into DSP mul_ln1118_1602_fu_6057_p2.
DSP Report: operator mul_ln1118_1602_fu_6057_p2 is absorbed into DSP mul_ln1118_1602_fu_6057_p2.
DSP Report: Generating DSP mul_ln1118_1786_fu_7086_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_1786_fu_7086_p2 is absorbed into DSP mul_ln1118_1786_fu_7086_p2.
DSP Report: register mul_ln1118_1786_fu_7086_p2 is absorbed into DSP mul_ln1118_1786_fu_7086_p2.
DSP Report: operator mul_ln1118_1786_fu_7086_p2 is absorbed into DSP mul_ln1118_1786_fu_7086_p2.
DSP Report: Generating DSP mul_ln1118_1590_fu_6118_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_1590_fu_6118_p2 is absorbed into DSP mul_ln1118_1590_fu_6118_p2.
DSP Report: register mul_ln1118_1590_fu_6118_p2 is absorbed into DSP mul_ln1118_1590_fu_6118_p2.
DSP Report: operator mul_ln1118_1590_fu_6118_p2 is absorbed into DSP mul_ln1118_1590_fu_6118_p2.
DSP Report: Generating DSP mul_ln1118_2262_fu_4392_p2, operation Mode is: A''*(B:0x171).
DSP Report: register data_149_V_read_1_reg_38696506_reg is absorbed into DSP mul_ln1118_2262_fu_4392_p2.
DSP Report: register data_149_V_read_1_reg_38696506_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2262_fu_4392_p2.
DSP Report: operator mul_ln1118_2262_fu_4392_p2 is absorbed into DSP mul_ln1118_2262_fu_4392_p2.
DSP Report: Generating DSP add_ln703_3070_fu_38682739_p2, operation Mode is: PCIN+A''*(B:0x18f).
DSP Report: register data_144_V_read_1_reg_38696575_reg is absorbed into DSP add_ln703_3070_fu_38682739_p2.
DSP Report: register data_144_V_read_1_reg_38696575_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3070_fu_38682739_p2.
DSP Report: operator add_ln703_3070_fu_38682739_p2 is absorbed into DSP add_ln703_3070_fu_38682739_p2.
DSP Report: operator mul_ln1118_2181_fu_4001_p2 is absorbed into DSP add_ln703_3070_fu_38682739_p2.
DSP Report: Generating DSP add_ln703_3070_fu_38682739_p2, operation Mode is: PCIN+A''*(B:0x13f).
DSP Report: register data_137_V_read_1_reg_38696673_reg is absorbed into DSP add_ln703_3070_fu_38682739_p2.
DSP Report: register data_137_V_read_1_reg_38696673_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3070_fu_38682739_p2.
DSP Report: operator add_ln703_3070_fu_38682739_p2 is absorbed into DSP add_ln703_3070_fu_38682739_p2.
DSP Report: operator mul_ln1118_2066_fu_5161_p2 is absorbed into DSP add_ln703_3070_fu_38682739_p2.
DSP Report: Generating DSP add_ln703_3070_reg_38703323_reg, operation Mode is: PCIN+A''*(B:0x15d).
DSP Report: register data_145_V_read_1_reg_38696560_reg is absorbed into DSP add_ln703_3070_reg_38703323_reg.
DSP Report: register data_145_V_read_1_reg_38696560_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3070_reg_38703323_reg.
DSP Report: register add_ln703_3070_reg_38703323_reg is absorbed into DSP add_ln703_3070_reg_38703323_reg.
DSP Report: operator add_ln703_3070_fu_38682739_p2 is absorbed into DSP add_ln703_3070_reg_38703323_reg.
DSP Report: operator mul_ln1118_2200_fu_4639_p2 is absorbed into DSP add_ln703_3070_reg_38703323_reg.
DSP Report: Generating DSP mul_ln1118_2048_fu_5879_p2, operation Mode is: A''*(B:0x1b8).
DSP Report: register data_136_V_read_1_reg_38696686_reg is absorbed into DSP mul_ln1118_2048_fu_5879_p2.
DSP Report: register data_136_V_read_1_reg_38696686_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2048_fu_5879_p2.
DSP Report: operator mul_ln1118_2048_fu_5879_p2 is absorbed into DSP mul_ln1118_2048_fu_5879_p2.
DSP Report: Generating DSP add_ln703_3067_fu_38682713_p2, operation Mode is: PCIN+A''*(B:0x147).
DSP Report: register data_111_V_read_1_reg_38697051_reg is absorbed into DSP add_ln703_3067_fu_38682713_p2.
DSP Report: register data_111_V_read_1_reg_38697051_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3067_fu_38682713_p2.
DSP Report: operator add_ln703_3067_fu_38682713_p2 is absorbed into DSP add_ln703_3067_fu_38682713_p2.
DSP Report: operator mul_ln1118_1679_fu_5312_p2 is absorbed into DSP add_ln703_3067_fu_38682713_p2.
DSP Report: Generating DSP add_ln703_3067_reg_38703318_reg, operation Mode is: PCIN+A''*(B:0x129).
DSP Report: register data_114_V_read_1_reg_38697004_reg is absorbed into DSP add_ln703_3067_reg_38703318_reg.
DSP Report: register data_114_V_read_1_reg_38697004_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3067_reg_38703318_reg.
DSP Report: register add_ln703_3067_reg_38703318_reg is absorbed into DSP add_ln703_3067_reg_38703318_reg.
DSP Report: operator add_ln703_3067_fu_38682713_p2 is absorbed into DSP add_ln703_3067_reg_38703318_reg.
DSP Report: operator mul_ln1118_1723_fu_5028_p2 is absorbed into DSP add_ln703_3067_reg_38703318_reg.
DSP Report: Generating DSP mul_ln1118_1494_fu_4137_p2, operation Mode is: A''*(B:0x3ff2d).
DSP Report: register mul_ln1118_1494_fu_4137_p2 is absorbed into DSP mul_ln1118_1494_fu_4137_p2.
DSP Report: register mul_ln1118_1494_fu_4137_p2 is absorbed into DSP mul_ln1118_1494_fu_4137_p2.
DSP Report: operator mul_ln1118_1494_fu_4137_p2 is absorbed into DSP mul_ln1118_1494_fu_4137_p2.
DSP Report: Generating DSP mul_ln1118_1528_fu_4522_p2, operation Mode is: A''*(B:0x3ff7a).
DSP Report: register mul_ln1118_1528_fu_4522_p2 is absorbed into DSP mul_ln1118_1528_fu_4522_p2.
DSP Report: register mul_ln1118_1528_fu_4522_p2 is absorbed into DSP mul_ln1118_1528_fu_4522_p2.
DSP Report: operator mul_ln1118_1528_fu_4522_p2 is absorbed into DSP mul_ln1118_1528_fu_4522_p2.
DSP Report: Generating DSP mul_ln1118_1307_fu_5274_p2, operation Mode is: A''*(B:0x3ff64).
DSP Report: register mul_ln1118_1307_fu_5274_p2 is absorbed into DSP mul_ln1118_1307_fu_5274_p2.
DSP Report: register mul_ln1118_1307_fu_5274_p2 is absorbed into DSP mul_ln1118_1307_fu_5274_p2.
DSP Report: operator mul_ln1118_1307_fu_5274_p2 is absorbed into DSP mul_ln1118_1307_fu_5274_p2.
DSP Report: Generating DSP mul_ln1118_1480_fu_3937_p2, operation Mode is: A''*(B:0x3ff6e).
DSP Report: register mul_ln1118_1480_fu_3937_p2 is absorbed into DSP mul_ln1118_1480_fu_3937_p2.
DSP Report: register mul_ln1118_1480_fu_3937_p2 is absorbed into DSP mul_ln1118_1480_fu_3937_p2.
DSP Report: operator mul_ln1118_1480_fu_3937_p2 is absorbed into DSP mul_ln1118_1480_fu_3937_p2.
DSP Report: Generating DSP mul_ln1118_1641_fu_6350_p2, operation Mode is: A''*(B:0x3ff3a).
DSP Report: register mul_ln1118_1641_fu_6350_p2 is absorbed into DSP mul_ln1118_1641_fu_6350_p2.
DSP Report: register mul_ln1118_1641_fu_6350_p2 is absorbed into DSP mul_ln1118_1641_fu_6350_p2.
DSP Report: operator mul_ln1118_1641_fu_6350_p2 is absorbed into DSP mul_ln1118_1641_fu_6350_p2.
DSP Report: Generating DSP mul_ln1118_1688_fu_4768_p2, operation Mode is: A''*(B:0x3ff44).
DSP Report: register mul_ln1118_1688_fu_4768_p2 is absorbed into DSP mul_ln1118_1688_fu_4768_p2.
DSP Report: register mul_ln1118_1688_fu_4768_p2 is absorbed into DSP mul_ln1118_1688_fu_4768_p2.
DSP Report: operator mul_ln1118_1688_fu_4768_p2 is absorbed into DSP mul_ln1118_1688_fu_4768_p2.
DSP Report: Generating DSP mul_ln1118_1206_fu_6044_p2, operation Mode is: A''*(B:0x3ffbb).
DSP Report: register mul_ln1118_1206_fu_6044_p2 is absorbed into DSP mul_ln1118_1206_fu_6044_p2.
DSP Report: register mul_ln1118_1206_fu_6044_p2 is absorbed into DSP mul_ln1118_1206_fu_6044_p2.
DSP Report: operator mul_ln1118_1206_fu_6044_p2 is absorbed into DSP mul_ln1118_1206_fu_6044_p2.
DSP Report: Generating DSP mul_ln1118_1221_fu_5627_p2, operation Mode is: A''*(B:0x3ffb5).
DSP Report: register mul_ln1118_1221_fu_5627_p2 is absorbed into DSP mul_ln1118_1221_fu_5627_p2.
DSP Report: register mul_ln1118_1221_fu_5627_p2 is absorbed into DSP mul_ln1118_1221_fu_5627_p2.
DSP Report: operator mul_ln1118_1221_fu_5627_p2 is absorbed into DSP mul_ln1118_1221_fu_5627_p2.
DSP Report: Generating DSP mul_ln1118_1021_fu_7476_p2, operation Mode is: A''*(B:0x3ff96).
DSP Report: register mul_ln1118_1021_fu_7476_p2 is absorbed into DSP mul_ln1118_1021_fu_7476_p2.
DSP Report: register mul_ln1118_1021_fu_7476_p2 is absorbed into DSP mul_ln1118_1021_fu_7476_p2.
DSP Report: operator mul_ln1118_1021_fu_7476_p2 is absorbed into DSP mul_ln1118_1021_fu_7476_p2.
DSP Report: Generating DSP mul_ln1118_1194_fu_6525_p2, operation Mode is: A''*(B:0x3ffb1).
DSP Report: register mul_ln1118_1194_fu_6525_p2 is absorbed into DSP mul_ln1118_1194_fu_6525_p2.
DSP Report: register mul_ln1118_1194_fu_6525_p2 is absorbed into DSP mul_ln1118_1194_fu_6525_p2.
DSP Report: operator mul_ln1118_1194_fu_6525_p2 is absorbed into DSP mul_ln1118_1194_fu_6525_p2.
DSP Report: Generating DSP mul_ln1118_1626_fu_6836_p2, operation Mode is: A''*(B:0x3ff65).
DSP Report: register mul_ln1118_1626_fu_6836_p2 is absorbed into DSP mul_ln1118_1626_fu_6836_p2.
DSP Report: register mul_ln1118_1626_fu_6836_p2 is absorbed into DSP mul_ln1118_1626_fu_6836_p2.
DSP Report: operator mul_ln1118_1626_fu_6836_p2 is absorbed into DSP mul_ln1118_1626_fu_6836_p2.
DSP Report: Generating DSP mul_ln1118_1116_fu_4166_p2, operation Mode is: A''*(B:0x3ff42).
DSP Report: register mul_ln1118_1116_fu_4166_p2 is absorbed into DSP mul_ln1118_1116_fu_4166_p2.
DSP Report: register mul_ln1118_1116_fu_4166_p2 is absorbed into DSP mul_ln1118_1116_fu_4166_p2.
DSP Report: operator mul_ln1118_1116_fu_4166_p2 is absorbed into DSP mul_ln1118_1116_fu_4166_p2.
DSP Report: Generating DSP mul_ln1118_1289_fu_3946_p2, operation Mode is: A''*(B:0x3ff51).
DSP Report: register mul_ln1118_1289_fu_3946_p2 is absorbed into DSP mul_ln1118_1289_fu_3946_p2.
DSP Report: register mul_ln1118_1289_fu_3946_p2 is absorbed into DSP mul_ln1118_1289_fu_3946_p2.
DSP Report: operator mul_ln1118_1289_fu_3946_p2 is absorbed into DSP mul_ln1118_1289_fu_3946_p2.
DSP Report: Generating DSP mul_ln1118_1006_fu_6154_p2, operation Mode is: A''*(B:0x3ff7d).
DSP Report: register mul_ln1118_1006_fu_6154_p2 is absorbed into DSP mul_ln1118_1006_fu_6154_p2.
DSP Report: register mul_ln1118_1006_fu_6154_p2 is absorbed into DSP mul_ln1118_1006_fu_6154_p2.
DSP Report: operator mul_ln1118_1006_fu_6154_p2 is absorbed into DSP mul_ln1118_1006_fu_6154_p2.
DSP Report: Generating DSP mul_ln1118_1428_fu_4142_p2, operation Mode is: A''*(B:0x1a).
DSP Report: register data_94_V_read_1_reg_38697302_reg is absorbed into DSP mul_ln1118_1428_fu_4142_p2.
DSP Report: register data_94_V_read_1_reg_38697302_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1428_fu_4142_p2.
DSP Report: operator mul_ln1118_1428_fu_4142_p2 is absorbed into DSP mul_ln1118_1428_fu_4142_p2.
DSP Report: Generating DSP add_ln703_2455_fu_38678882_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2455_fu_38678882_p2 is absorbed into DSP add_ln703_2455_fu_38678882_p2.
DSP Report: register add_ln703_2455_fu_38678882_p2 is absorbed into DSP add_ln703_2455_fu_38678882_p2.
DSP Report: register add_ln703_2455_fu_38678882_p2 is absorbed into DSP add_ln703_2455_fu_38678882_p2.
DSP Report: register add_ln703_2455_fu_38678882_p2 is absorbed into DSP add_ln703_2455_fu_38678882_p2.
DSP Report: register add_ln703_2455_fu_38678882_p2 is absorbed into DSP add_ln703_2455_fu_38678882_p2.
DSP Report: operator add_ln703_2455_fu_38678882_p2 is absorbed into DSP add_ln703_2455_fu_38678882_p2.
DSP Report: Generating DSP mul_ln1118_2175_fu_6469_p2, operation Mode is: A''*(B:0x3ff21).
DSP Report: register mul_ln1118_2175_fu_6469_p2 is absorbed into DSP mul_ln1118_2175_fu_6469_p2.
DSP Report: register mul_ln1118_2175_fu_6469_p2 is absorbed into DSP mul_ln1118_2175_fu_6469_p2.
DSP Report: operator mul_ln1118_2175_fu_6469_p2 is absorbed into DSP mul_ln1118_2175_fu_6469_p2.
DSP Report: Generating DSP mul_ln1118_2350_fu_5130_p2, operation Mode is: A''*(B:0x3ff47).
DSP Report: register mul_ln1118_2350_fu_5130_p2 is absorbed into DSP mul_ln1118_2350_fu_5130_p2.
DSP Report: register mul_ln1118_2350_fu_5130_p2 is absorbed into DSP mul_ln1118_2350_fu_5130_p2.
DSP Report: operator mul_ln1118_2350_fu_5130_p2 is absorbed into DSP mul_ln1118_2350_fu_5130_p2.
DSP Report: Generating DSP mul_ln1118_1973_fu_7211_p2, operation Mode is: A''*(B:0x3ff5a).
DSP Report: register mul_ln1118_1973_fu_7211_p2 is absorbed into DSP mul_ln1118_1973_fu_7211_p2.
DSP Report: register mul_ln1118_1973_fu_7211_p2 is absorbed into DSP mul_ln1118_1973_fu_7211_p2.
DSP Report: operator mul_ln1118_1973_fu_7211_p2 is absorbed into DSP mul_ln1118_1973_fu_7211_p2.
DSP Report: Generating DSP mul_ln1118_2014_fu_6863_p2, operation Mode is: A''*(B:0x3ff74).
DSP Report: register mul_ln1118_2014_fu_6863_p2 is absorbed into DSP mul_ln1118_2014_fu_6863_p2.
DSP Report: register mul_ln1118_2014_fu_6863_p2 is absorbed into DSP mul_ln1118_2014_fu_6863_p2.
DSP Report: operator mul_ln1118_2014_fu_6863_p2 is absorbed into DSP mul_ln1118_2014_fu_6863_p2.
DSP Report: Generating DSP mul_ln1118_1919_fu_6115_p2, operation Mode is: A''*(B:0x3ff72).
DSP Report: register mul_ln1118_1919_fu_6115_p2 is absorbed into DSP mul_ln1118_1919_fu_6115_p2.
DSP Report: register mul_ln1118_1919_fu_6115_p2 is absorbed into DSP mul_ln1118_1919_fu_6115_p2.
DSP Report: operator mul_ln1118_1919_fu_6115_p2 is absorbed into DSP mul_ln1118_1919_fu_6115_p2.
DSP Report: Generating DSP mul_ln1118_1956_fu_5868_p2, operation Mode is: A''*(B:0x3ff75).
DSP Report: register mul_ln1118_1956_fu_5868_p2 is absorbed into DSP mul_ln1118_1956_fu_5868_p2.
DSP Report: register mul_ln1118_1956_fu_5868_p2 is absorbed into DSP mul_ln1118_1956_fu_5868_p2.
DSP Report: operator mul_ln1118_1956_fu_5868_p2 is absorbed into DSP mul_ln1118_1956_fu_5868_p2.
DSP Report: Generating DSP mul_ln1118_2042_fu_5367_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_2055_fu_7323_p2 is absorbed into DSP mul_ln1118_2042_fu_5367_p2.
DSP Report: register mul_ln1118_2055_fu_7323_p2 is absorbed into DSP mul_ln1118_2042_fu_5367_p2.
DSP Report: operator mul_ln1118_2042_fu_5367_p2 is absorbed into DSP mul_ln1118_2042_fu_5367_p2.
DSP Report: Generating DSP mul_ln1118_1819_fu_7219_p2, operation Mode is: A''*(B:0x3ff7b).
DSP Report: register mul_ln1118_1819_fu_7219_p2 is absorbed into DSP mul_ln1118_1819_fu_7219_p2.
DSP Report: register mul_ln1118_1819_fu_7219_p2 is absorbed into DSP mul_ln1118_1819_fu_7219_p2.
DSP Report: operator mul_ln1118_1819_fu_7219_p2 is absorbed into DSP mul_ln1118_1819_fu_7219_p2.
DSP Report: Generating DSP mul_ln1118_1729_fu_5261_p2, operation Mode is: A''*(B:0x3ff7d).
DSP Report: register mul_ln1118_1729_fu_5261_p2 is absorbed into DSP mul_ln1118_1729_fu_5261_p2.
DSP Report: register mul_ln1118_1729_fu_5261_p2 is absorbed into DSP mul_ln1118_1729_fu_5261_p2.
DSP Report: operator mul_ln1118_1729_fu_5261_p2 is absorbed into DSP mul_ln1118_1729_fu_5261_p2.
DSP Report: Generating DSP mul_ln1118_1670_fu_4773_p2, operation Mode is: A''*(B:0x3ff4f).
DSP Report: register mul_ln1118_1670_fu_4773_p2 is absorbed into DSP mul_ln1118_1670_fu_4773_p2.
DSP Report: register mul_ln1118_1670_fu_4773_p2 is absorbed into DSP mul_ln1118_1670_fu_4773_p2.
DSP Report: operator mul_ln1118_1670_fu_4773_p2 is absorbed into DSP mul_ln1118_1670_fu_4773_p2.
DSP Report: Generating DSP mul_ln1118_1715_fu_5744_p2, operation Mode is: A''*(B:0x3ff64).
DSP Report: register mul_ln1118_1715_fu_5744_p2 is absorbed into DSP mul_ln1118_1715_fu_5744_p2.
DSP Report: register mul_ln1118_1715_fu_5744_p2 is absorbed into DSP mul_ln1118_1715_fu_5744_p2.
DSP Report: operator mul_ln1118_1715_fu_5744_p2 is absorbed into DSP mul_ln1118_1715_fu_5744_p2.
DSP Report: Generating DSP mul_ln1118_2411_fu_5622_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_2411_fu_5622_p2 is absorbed into DSP mul_ln1118_2411_fu_5622_p2.
DSP Report: register mul_ln1118_2411_fu_5622_p2 is absorbed into DSP mul_ln1118_2411_fu_5622_p2.
DSP Report: operator mul_ln1118_2411_fu_5622_p2 is absorbed into DSP mul_ln1118_2411_fu_5622_p2.
DSP Report: Generating DSP mul_ln1118_2514_fu_4635_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_2514_fu_4635_p2 is absorbed into DSP mul_ln1118_2514_fu_4635_p2.
DSP Report: register mul_ln1118_2514_fu_4635_p2 is absorbed into DSP mul_ln1118_2514_fu_4635_p2.
DSP Report: operator mul_ln1118_2514_fu_4635_p2 is absorbed into DSP mul_ln1118_2514_fu_4635_p2.
DSP Report: Generating DSP mul_ln1118_2285_fu_5262_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_2285_fu_5262_p2 is absorbed into DSP mul_ln1118_2285_fu_5262_p2.
DSP Report: register mul_ln1118_2285_fu_5262_p2 is absorbed into DSP mul_ln1118_2285_fu_5262_p2.
DSP Report: operator mul_ln1118_2285_fu_5262_p2 is absorbed into DSP mul_ln1118_2285_fu_5262_p2.
DSP Report: Generating DSP mul_ln1118_1068_fu_6295_p2, operation Mode is: A''*(B:0x3fdc8).
DSP Report: register mul_ln1118_1068_fu_6295_p2 is absorbed into DSP mul_ln1118_1068_fu_6295_p2.
DSP Report: register mul_ln1118_1068_fu_6295_p2 is absorbed into DSP mul_ln1118_1068_fu_6295_p2.
DSP Report: operator mul_ln1118_1068_fu_6295_p2 is absorbed into DSP mul_ln1118_1068_fu_6295_p2.
DSP Report: Generating DSP mul_ln1118_2820_fu_6574_p2, operation Mode is: A''*(B:0x3fda2).
DSP Report: register mul_ln1118_2820_fu_6574_p2 is absorbed into DSP mul_ln1118_2820_fu_6574_p2.
DSP Report: register mul_ln1118_2820_fu_6574_p2 is absorbed into DSP mul_ln1118_2820_fu_6574_p2.
DSP Report: operator mul_ln1118_2820_fu_6574_p2 is absorbed into DSP mul_ln1118_2820_fu_6574_p2.
DSP Report: Generating DSP mul_ln1118_1321_fu_5173_p2, operation Mode is: A''*(B:0x3fe5d).
DSP Report: register mul_ln1118_1321_fu_5173_p2 is absorbed into DSP mul_ln1118_1321_fu_5173_p2.
DSP Report: register mul_ln1118_1321_fu_5173_p2 is absorbed into DSP mul_ln1118_1321_fu_5173_p2.
DSP Report: operator mul_ln1118_1321_fu_5173_p2 is absorbed into DSP mul_ln1118_1321_fu_5173_p2.
DSP Report: Generating DSP mul_ln1118_1554_fu_6771_p2, operation Mode is: A''*(B:0x3fef2).
DSP Report: register mul_ln1118_1554_fu_6771_p2 is absorbed into DSP mul_ln1118_1554_fu_6771_p2.
DSP Report: register mul_ln1118_1554_fu_6771_p2 is absorbed into DSP mul_ln1118_1554_fu_6771_p2.
DSP Report: operator mul_ln1118_1554_fu_6771_p2 is absorbed into DSP mul_ln1118_1554_fu_6771_p2.
DSP Report: Generating DSP mul_ln1118_1651_fu_4205_p2, operation Mode is: A''*(B:0x2b).
DSP Report: register data_109_V_read_1_reg_38697081_reg is absorbed into DSP mul_ln1118_1651_fu_4205_p2.
DSP Report: register data_109_V_read_1_reg_38697081_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1651_fu_4205_p2.
DSP Report: operator mul_ln1118_1651_fu_4205_p2 is absorbed into DSP mul_ln1118_1651_fu_4205_p2.
DSP Report: Generating DSP add_ln703_3378_fu_38684597_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3378_fu_38684597_p2 is absorbed into DSP add_ln703_3378_fu_38684597_p2.
DSP Report: register add_ln703_3378_fu_38684597_p2 is absorbed into DSP add_ln703_3378_fu_38684597_p2.
DSP Report: register add_ln703_3378_fu_38684597_p2 is absorbed into DSP add_ln703_3378_fu_38684597_p2.
DSP Report: register add_ln703_3378_fu_38684597_p2 is absorbed into DSP add_ln703_3378_fu_38684597_p2.
DSP Report: register add_ln703_3378_fu_38684597_p2 is absorbed into DSP add_ln703_3378_fu_38684597_p2.
DSP Report: operator add_ln703_3378_fu_38684597_p2 is absorbed into DSP add_ln703_3378_fu_38684597_p2.
DSP Report: Generating DSP mul_ln1118_1333_fu_4902_p2, operation Mode is: A''*(B:0x2e).
DSP Report: register data_87_V_read_1_reg_38697403_reg is absorbed into DSP mul_ln1118_1333_fu_4902_p2.
DSP Report: register data_87_V_read_1_reg_38697403_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1333_fu_4902_p2.
DSP Report: operator mul_ln1118_1333_fu_4902_p2 is absorbed into DSP mul_ln1118_1333_fu_4902_p2.
DSP Report: Generating DSP add_ln703_3371_fu_38684561_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3371_fu_38684561_p2 is absorbed into DSP add_ln703_3371_fu_38684561_p2.
DSP Report: register add_ln703_3371_fu_38684561_p2 is absorbed into DSP add_ln703_3371_fu_38684561_p2.
DSP Report: register add_ln703_3371_fu_38684561_p2 is absorbed into DSP add_ln703_3371_fu_38684561_p2.
DSP Report: register add_ln703_3371_fu_38684561_p2 is absorbed into DSP add_ln703_3371_fu_38684561_p2.
DSP Report: register add_ln703_3371_fu_38684561_p2 is absorbed into DSP add_ln703_3371_fu_38684561_p2.
DSP Report: operator add_ln703_3371_fu_38684561_p2 is absorbed into DSP add_ln703_3371_fu_38684561_p2.
DSP Report: Generating DSP mul_ln1118_1759_fu_5999_p2, operation Mode is: A''*(B:0x72).
DSP Report: register data_116_V_read_1_reg_38696977_reg is absorbed into DSP mul_ln1118_1759_fu_5999_p2.
DSP Report: register data_116_V_read_1_reg_38696977_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1759_fu_5999_p2.
DSP Report: operator mul_ln1118_1759_fu_5999_p2 is absorbed into DSP mul_ln1118_1759_fu_5999_p2.
DSP Report: Generating DSP add_ln703_3355_fu_38684455_p2, operation Mode is: PCIN+A''*(B:0x62).
DSP Report: register data_131_V_read_1_reg_38696755_reg is absorbed into DSP add_ln703_3355_fu_38684455_p2.
DSP Report: register data_131_V_read_1_reg_38696755_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3355_fu_38684455_p2.
DSP Report: operator add_ln703_3355_fu_38684455_p2 is absorbed into DSP add_ln703_3355_fu_38684455_p2.
DSP Report: operator mul_ln1118_1980_fu_6004_p2 is absorbed into DSP add_ln703_3355_fu_38684455_p2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1774_fu_38674617_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3355_reg_38703678_reg[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3355_reg_38703678_reg[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3355_reg_38703678_reg[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3355_reg_38703678_reg[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3355_reg_38703678_reg[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3355_reg_38703678_reg[-1111111106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3355_reg_38703678_reg[-1111111105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2186_reg_38702298_reg[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2186_reg_38702298_reg[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2186_reg_38702298_reg[-1111111109] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1118_2245_fu_4561_p2, operation Mode is: A''*(B:0x3ff64).
DSP Report: register mul_ln1118_2245_fu_4561_p2 is absorbed into DSP mul_ln1118_2245_fu_4561_p2.
DSP Report: register mul_ln1118_2245_fu_4561_p2 is absorbed into DSP mul_ln1118_2245_fu_4561_p2.
DSP Report: operator mul_ln1118_2245_fu_4561_p2 is absorbed into DSP mul_ln1118_2245_fu_4561_p2.
DSP Report: Generating DSP mul_ln1118_1722_fu_5027_p2, operation Mode is: A''*(B:0xae).
DSP Report: register data_114_V_read_1_reg_38697004_reg is absorbed into DSP mul_ln1118_1722_fu_5027_p2.
DSP Report: register data_114_V_read_1_reg_38697004_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1722_fu_5027_p2.
DSP Report: operator mul_ln1118_1722_fu_5027_p2 is absorbed into DSP mul_ln1118_1722_fu_5027_p2.
DSP Report: Generating DSP add_ln703_2077_fu_38676497_p2, operation Mode is: C+A''*(B:0x3ff59).
DSP Report: register add_ln703_2077_fu_38676497_p2 is absorbed into DSP add_ln703_2077_fu_38676497_p2.
DSP Report: register add_ln703_2077_fu_38676497_p2 is absorbed into DSP add_ln703_2077_fu_38676497_p2.
DSP Report: operator add_ln703_2077_fu_38676497_p2 is absorbed into DSP add_ln703_2077_fu_38676497_p2.
DSP Report: operator mul_ln1118_2447_fu_6280_p2 is absorbed into DSP add_ln703_2077_fu_38676497_p2.
DSP Report: Generating DSP mul_ln1118_2431_fu_6483_p2, operation Mode is: A''*(B:0x3ff51).
DSP Report: register mul_ln1118_2431_fu_6483_p2 is absorbed into DSP mul_ln1118_2431_fu_6483_p2.
DSP Report: register mul_ln1118_2431_fu_6483_p2 is absorbed into DSP mul_ln1118_2431_fu_6483_p2.
DSP Report: operator mul_ln1118_2431_fu_6483_p2 is absorbed into DSP mul_ln1118_2431_fu_6483_p2.
DSP Report: Generating DSP mul_ln1118_2488_fu_7232_p2, operation Mode is: A''*(B:0x1de).
DSP Report: register data_164_V_read_1_reg_38696274_reg is absorbed into DSP mul_ln1118_2488_fu_7232_p2.
DSP Report: register data_164_V_read_1_reg_38696274_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2488_fu_7232_p2.
DSP Report: operator mul_ln1118_2488_fu_7232_p2 is absorbed into DSP mul_ln1118_2488_fu_7232_p2.
DSP Report: Generating DSP add_ln703_2654_fu_38680126_p2, operation Mode is: PCIN+A''*(B:0x1c6).
DSP Report: register data_165_V_read_1_reg_38696258_reg is absorbed into DSP add_ln703_2654_fu_38680126_p2.
DSP Report: register zext_ln1118_2308_reg_38699714_reg is absorbed into DSP add_ln703_2654_fu_38680126_p2.
DSP Report: operator add_ln703_2654_fu_38680126_p2 is absorbed into DSP add_ln703_2654_fu_38680126_p2.
DSP Report: operator mul_ln1118_2504_fu_7585_p2 is absorbed into DSP add_ln703_2654_fu_38680126_p2.
DSP Report: Generating DSP mul_ln1118_2472_fu_7088_p2, operation Mode is: A''*(B:0x25a).
DSP Report: register data_163_V_read_1_reg_38696287_reg is absorbed into DSP mul_ln1118_2472_fu_7088_p2.
DSP Report: register data_163_V_read_1_reg_38696287_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2472_fu_7088_p2.
DSP Report: operator mul_ln1118_2472_fu_7088_p2 is absorbed into DSP mul_ln1118_2472_fu_7088_p2.
DSP Report: Generating DSP add_ln703_2630_fu_38679962_p2, operation Mode is: PCIN+A''*(B:0x2ec).
DSP Report: register data_157_V_read_1_reg_38696382_reg is absorbed into DSP add_ln703_2630_fu_38679962_p2.
DSP Report: register data_157_V_read_1_reg_38696382_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2630_fu_38679962_p2.
DSP Report: operator add_ln703_2630_fu_38679962_p2 is absorbed into DSP add_ln703_2630_fu_38679962_p2.
DSP Report: operator mul_ln1118_2383_fu_5501_p2 is absorbed into DSP add_ln703_2630_fu_38679962_p2.
DSP Report: Generating DSP mul_ln1118_2339_fu_7068_p2, operation Mode is: A''*(B:0x59).
DSP Report: register data_154_V_read_1_reg_38696426_reg is absorbed into DSP mul_ln1118_2339_fu_7068_p2.
DSP Report: register data_154_V_read_1_reg_38696426_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2339_fu_7068_p2.
DSP Report: operator mul_ln1118_2339_fu_7068_p2 is absorbed into DSP mul_ln1118_2339_fu_7068_p2.
DSP Report: Generating DSP add_ln703_2095_fu_38676623_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2095_fu_38676623_p2 is absorbed into DSP add_ln703_2095_fu_38676623_p2.
DSP Report: register add_ln703_2095_fu_38676623_p2 is absorbed into DSP add_ln703_2095_fu_38676623_p2.
DSP Report: register add_ln703_2095_fu_38676623_p2 is absorbed into DSP add_ln703_2095_fu_38676623_p2.
DSP Report: register add_ln703_2095_fu_38676623_p2 is absorbed into DSP add_ln703_2095_fu_38676623_p2.
DSP Report: register add_ln703_2095_fu_38676623_p2 is absorbed into DSP add_ln703_2095_fu_38676623_p2.
DSP Report: operator add_ln703_2095_fu_38676623_p2 is absorbed into DSP add_ln703_2095_fu_38676623_p2.
DSP Report: Generating DSP mul_ln1118_1035_fu_6768_p2, operation Mode is: A''*(B:0x7d).
DSP Report: register data_67_V_read_1_reg_38697684_reg is absorbed into DSP mul_ln1118_1035_fu_6768_p2.
DSP Report: register data_67_V_read_1_reg_38697684_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1035_fu_6768_p2.
DSP Report: operator mul_ln1118_1035_fu_6768_p2 is absorbed into DSP mul_ln1118_1035_fu_6768_p2.
DSP Report: Generating DSP add_ln703_3865_fu_38687728_p2, operation Mode is: C+A''*(B:0x3ff98).
DSP Report: register add_ln703_3865_fu_38687728_p2 is absorbed into DSP add_ln703_3865_fu_38687728_p2.
DSP Report: register add_ln703_3865_fu_38687728_p2 is absorbed into DSP add_ln703_3865_fu_38687728_p2.
DSP Report: operator add_ln703_3865_fu_38687728_p2 is absorbed into DSP add_ln703_3865_fu_38687728_p2.
DSP Report: operator mul_ln1118_2716_fu_6104_p2 is absorbed into DSP add_ln703_3865_fu_38687728_p2.
DSP Report: Generating DSP mul_ln1118_1485_fu_7559_p2, operation Mode is: A''*(B:0x3ff77).
DSP Report: register mul_ln1118_1485_fu_7559_p2 is absorbed into DSP mul_ln1118_1485_fu_7559_p2.
DSP Report: register mul_ln1118_1485_fu_7559_p2 is absorbed into DSP mul_ln1118_1485_fu_7559_p2.
DSP Report: operator mul_ln1118_1485_fu_7559_p2 is absorbed into DSP mul_ln1118_1485_fu_7559_p2.
DSP Report: Generating DSP add_ln703_3075_fu_38682771_p2, operation Mode is: C+A''*(B:0x124).
DSP Report: register data_164_V_read_1_reg_38696274_reg is absorbed into DSP add_ln703_3075_fu_38682771_p2.
DSP Report: register data_164_V_read_1_reg_38696274_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3075_fu_38682771_p2.
DSP Report: operator add_ln703_3075_fu_38682771_p2 is absorbed into DSP add_ln703_3075_fu_38682771_p2.
DSP Report: operator mul_ln1118_2494_fu_4610_p2 is absorbed into DSP add_ln703_3075_fu_38682771_p2.
DSP Report: Generating DSP mul_ln1118_2477_fu_3987_p2, operation Mode is: A''*(B:0x135).
DSP Report: register data_163_V_read_1_reg_38696287_reg is absorbed into DSP mul_ln1118_2477_fu_3987_p2.
DSP Report: register data_163_V_read_1_reg_38696287_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2477_fu_3987_p2.
DSP Report: operator mul_ln1118_2477_fu_3987_p2 is absorbed into DSP mul_ln1118_2477_fu_3987_p2.
DSP Report: Generating DSP add_ln703_3074_fu_38682761_p2, operation Mode is: PCIN+A''*(B:0x16a).
DSP Report: register data_162_V_read_1_reg_38696304_reg is absorbed into DSP add_ln703_3074_fu_38682761_p2.
DSP Report: register data_162_V_read_1_reg_38696304_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3074_fu_38682761_p2.
DSP Report: operator add_ln703_3074_fu_38682761_p2 is absorbed into DSP add_ln703_3074_fu_38682761_p2.
DSP Report: operator mul_ln1118_2462_fu_7542_p2 is absorbed into DSP add_ln703_3074_fu_38682761_p2.
DSP Report: Generating DSP mul_ln1118_2448_fu_5011_p2, operation Mode is: A''*(B:0x15c).
DSP Report: register data_161_V_read_1_reg_38696319_reg is absorbed into DSP mul_ln1118_2448_fu_5011_p2.
DSP Report: register data_161_V_read_1_reg_38696319_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2448_fu_5011_p2.
DSP Report: operator mul_ln1118_2448_fu_5011_p2 is absorbed into DSP mul_ln1118_2448_fu_5011_p2.
DSP Report: Generating DSP add_ln703_3073_fu_38682755_p2, operation Mode is: PCIN+A''*(B:0x146).
DSP Report: register data_157_V_read_1_reg_38696382_reg is absorbed into DSP add_ln703_3073_fu_38682755_p2.
DSP Report: register data_157_V_read_1_reg_38696382_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3073_fu_38682755_p2.
DSP Report: operator add_ln703_3073_fu_38682755_p2 is absorbed into DSP add_ln703_3073_fu_38682755_p2.
DSP Report: operator mul_ln1118_2387_fu_7372_p2 is absorbed into DSP add_ln703_3073_fu_38682755_p2.
DSP Report: Generating DSP add_ln703_3073_reg_38703328_reg, operation Mode is: PCIN+A''*(B:0x1bb).
DSP Report: register data_158_V_read_1_reg_38696366_reg is absorbed into DSP add_ln703_3073_reg_38703328_reg.
DSP Report: register data_158_V_read_1_reg_38696366_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3073_reg_38703328_reg.
DSP Report: register add_ln703_3073_reg_38703328_reg is absorbed into DSP add_ln703_3073_reg_38703328_reg.
DSP Report: operator add_ln703_3073_fu_38682755_p2 is absorbed into DSP add_ln703_3073_reg_38703328_reg.
DSP Report: operator mul_ln1118_2405_fu_6584_p2 is absorbed into DSP add_ln703_3073_reg_38703328_reg.
DSP Report: Generating DSP mul_ln1118_1647_fu_6358_p2, operation Mode is: A''*(B:0x10e).
DSP Report: register data_109_V_read_1_reg_38697081_reg is absorbed into DSP mul_ln1118_1647_fu_6358_p2.
DSP Report: register data_109_V_read_1_reg_38697081_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1647_fu_6358_p2.
DSP Report: operator mul_ln1118_1647_fu_6358_p2 is absorbed into DSP mul_ln1118_1647_fu_6358_p2.
DSP Report: Generating DSP add_ln703_3064_fu_38682697_p2, operation Mode is: PCIN+A''*(B:0x141).
DSP Report: register data_96_V_read_1_reg_38697272_reg is absorbed into DSP add_ln703_3064_fu_38682697_p2.
DSP Report: register data_96_V_read_1_reg_38697272_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3064_fu_38682697_p2.
DSP Report: operator add_ln703_3064_fu_38682697_p2 is absorbed into DSP add_ln703_3064_fu_38682697_p2.
DSP Report: operator mul_ln1118_1456_fu_5885_p2 is absorbed into DSP add_ln703_3064_fu_38682697_p2.
DSP Report: Generating DSP add_ln703_3064_fu_38682697_p2, operation Mode is: PCIN+A''*(B:0x19d).
DSP Report: register data_95_V_read_1_reg_38697287_reg is absorbed into DSP add_ln703_3064_fu_38682697_p2.
DSP Report: register data_95_V_read_1_reg_38697287_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3064_fu_38682697_p2.
DSP Report: operator add_ln703_3064_fu_38682697_p2 is absorbed into DSP add_ln703_3064_fu_38682697_p2.
DSP Report: operator mul_ln1118_1442_fu_6851_p2 is absorbed into DSP add_ln703_3064_fu_38682697_p2.
DSP Report: Generating DSP add_ln703_3064_fu_38682697_p2, operation Mode is: PCIN+A''*(B:0x133).
DSP Report: register data_97_V_read_1_reg_38697258_reg is absorbed into DSP add_ln703_3064_fu_38682697_p2.
DSP Report: register data_97_V_read_1_reg_38697258_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3064_fu_38682697_p2.
DSP Report: operator add_ln703_3064_fu_38682697_p2 is absorbed into DSP add_ln703_3064_fu_38682697_p2.
DSP Report: operator mul_ln1118_1474_fu_7420_p2 is absorbed into DSP add_ln703_3064_fu_38682697_p2.
DSP Report: Generating DSP mul_ln1118_2892_fu_6949_p2, operation Mode is: A''*(B:0x3fe21).
DSP Report: register mul_ln1118_2892_fu_6949_p2 is absorbed into DSP mul_ln1118_2892_fu_6949_p2.
DSP Report: register mul_ln1118_2892_fu_6949_p2 is absorbed into DSP mul_ln1118_2892_fu_6949_p2.
DSP Report: operator mul_ln1118_2892_fu_6949_p2 is absorbed into DSP mul_ln1118_2892_fu_6949_p2.
DSP Report: Generating DSP mul_ln1118_2906_fu_6318_p2, operation Mode is: A''*(B:0x3fe49).
DSP Report: register mul_ln1118_2906_fu_6318_p2 is absorbed into DSP mul_ln1118_2906_fu_6318_p2.
DSP Report: register mul_ln1118_2906_fu_6318_p2 is absorbed into DSP mul_ln1118_2906_fu_6318_p2.
DSP Report: operator mul_ln1118_2906_fu_6318_p2 is absorbed into DSP mul_ln1118_2906_fu_6318_p2.
DSP Report: Generating DSP mul_ln1118_2828_fu_7220_p2, operation Mode is: A''*(B:0x3feaa).
DSP Report: register mul_ln1118_2828_fu_7220_p2 is absorbed into DSP mul_ln1118_2828_fu_7220_p2.
DSP Report: register mul_ln1118_2828_fu_7220_p2 is absorbed into DSP mul_ln1118_2828_fu_7220_p2.
DSP Report: operator mul_ln1118_2828_fu_7220_p2 is absorbed into DSP mul_ln1118_2828_fu_7220_p2.
DSP Report: Generating DSP add_ln703_3064_reg_38703313_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_3064_reg_38703313_reg is absorbed into DSP add_ln703_3064_reg_38703313_reg.
DSP Report: operator add_ln703_3064_fu_38682697_p2 is absorbed into DSP add_ln703_3064_reg_38703313_reg.
DSP Report: Generating DSP mul_ln1118_1979_fu_6003_p2, operation Mode is: A''*(B:0x33).
DSP Report: register data_131_V_read_1_reg_38696755_reg is absorbed into DSP mul_ln1118_1979_fu_6003_p2.
DSP Report: register data_131_V_read_1_reg_38696755_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1979_fu_6003_p2.
DSP Report: operator mul_ln1118_1979_fu_6003_p2 is absorbed into DSP mul_ln1118_1979_fu_6003_p2.
DSP Report: Generating DSP mul_ln1118_2951_fu_6374_p2, operation Mode is: A''*(B:0x3ffa3).
DSP Report: register mul_ln1118_2951_fu_6374_p2 is absorbed into DSP mul_ln1118_2951_fu_6374_p2.
DSP Report: register mul_ln1118_2951_fu_6374_p2 is absorbed into DSP mul_ln1118_2951_fu_6374_p2.
DSP Report: operator mul_ln1118_2951_fu_6374_p2 is absorbed into DSP mul_ln1118_2951_fu_6374_p2.
DSP Report: Generating DSP mul_ln1118_2117_fu_5974_p2, operation Mode is: A''*(B:0x3ffe6).
DSP Report: register mul_ln1118_2117_fu_5974_p2 is absorbed into DSP mul_ln1118_2117_fu_5974_p2.
DSP Report: register mul_ln1118_2117_fu_5974_p2 is absorbed into DSP mul_ln1118_2117_fu_5974_p2.
DSP Report: operator mul_ln1118_2117_fu_5974_p2 is absorbed into DSP mul_ln1118_2117_fu_5974_p2.
DSP Report: Generating DSP mul_ln1118_2326_fu_5240_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_2326_fu_5240_p2 is absorbed into DSP mul_ln1118_2326_fu_5240_p2.
DSP Report: register mul_ln1118_2326_fu_5240_p2 is absorbed into DSP mul_ln1118_2326_fu_5240_p2.
DSP Report: operator mul_ln1118_2326_fu_5240_p2 is absorbed into DSP mul_ln1118_2326_fu_5240_p2.
DSP Report: Generating DSP mul_ln1118_2313_fu_6928_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_2313_fu_6928_p2 is absorbed into DSP mul_ln1118_2313_fu_6928_p2.
DSP Report: register mul_ln1118_2313_fu_6928_p2 is absorbed into DSP mul_ln1118_2313_fu_6928_p2.
DSP Report: operator mul_ln1118_2313_fu_6928_p2 is absorbed into DSP mul_ln1118_2313_fu_6928_p2.
DSP Report: Generating DSP mul_ln1118_1387_fu_6001_p2, operation Mode is: A''*(B:0x23).
DSP Report: register data_91_V_read_1_reg_38697347_reg is absorbed into DSP mul_ln1118_1387_fu_6001_p2.
DSP Report: register data_91_V_read_1_reg_38697347_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1387_fu_6001_p2.
DSP Report: operator mul_ln1118_1387_fu_6001_p2 is absorbed into DSP mul_ln1118_1387_fu_6001_p2.
DSP Report: Generating DSP add_ln703_2429_fu_38678712_p2, operation Mode is: PCIN+A''*(B:0x3d).
DSP Report: register data_100_V_read_1_reg_38697213_reg is absorbed into DSP add_ln703_2429_fu_38678712_p2.
DSP Report: register zext_ln1118_1412_reg_38699682_reg is absorbed into DSP add_ln703_2429_fu_38678712_p2.
DSP Report: operator add_ln703_2429_fu_38678712_p2 is absorbed into DSP add_ln703_2429_fu_38678712_p2.
DSP Report: operator mul_ln1118_1521_fu_4786_p2 is absorbed into DSP add_ln703_2429_fu_38678712_p2.
DSP Report: Generating DSP mul_ln1118_2897_fu_5526_p2, operation Mode is: A''*(B:0x3ffcd).
DSP Report: register mul_ln1118_2897_fu_5526_p2 is absorbed into DSP mul_ln1118_2897_fu_5526_p2.
DSP Report: register mul_ln1118_2897_fu_5526_p2 is absorbed into DSP mul_ln1118_2897_fu_5526_p2.
DSP Report: operator mul_ln1118_2897_fu_5526_p2 is absorbed into DSP mul_ln1118_2897_fu_5526_p2.
DSP Report: Generating DSP mul_ln1118_2560_fu_3886_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_2560_fu_3886_p2 is absorbed into DSP mul_ln1118_2560_fu_3886_p2.
DSP Report: register mul_ln1118_2560_fu_3886_p2 is absorbed into DSP mul_ln1118_2560_fu_3886_p2.
DSP Report: operator mul_ln1118_2560_fu_3886_p2 is absorbed into DSP mul_ln1118_2560_fu_3886_p2.
DSP Report: Generating DSP mul_ln1118_2728_fu_6457_p2, operation Mode is: A''*(B:0x3ffd7).
DSP Report: register mul_ln1118_2728_fu_6457_p2 is absorbed into DSP mul_ln1118_2728_fu_6457_p2.
DSP Report: register mul_ln1118_2728_fu_6457_p2 is absorbed into DSP mul_ln1118_2728_fu_6457_p2.
DSP Report: operator mul_ln1118_2728_fu_6457_p2 is absorbed into DSP mul_ln1118_2728_fu_6457_p2.
DSP Report: Generating DSP mul_ln1118_2466_fu_6660_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_2466_fu_6660_p2 is absorbed into DSP mul_ln1118_2466_fu_6660_p2.
DSP Report: register mul_ln1118_2466_fu_6660_p2 is absorbed into DSP mul_ln1118_2466_fu_6660_p2.
DSP Report: operator mul_ln1118_2466_fu_6660_p2 is absorbed into DSP mul_ln1118_2466_fu_6660_p2.
DSP Report: Generating DSP mul_ln1118_2745_fu_6107_p2, operation Mode is: A''*(B:0x35).
DSP Report: register data_179_V_read_1_reg_38696059_reg is absorbed into DSP mul_ln1118_2745_fu_6107_p2.
DSP Report: register data_179_V_read_1_reg_38696059_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2745_fu_6107_p2.
DSP Report: operator mul_ln1118_2745_fu_6107_p2 is absorbed into DSP mul_ln1118_2745_fu_6107_p2.
DSP Report: Generating DSP add_ln703_2436_fu_38678760_p2, operation Mode is: PCIN+A''*(B:0x33).
DSP Report: register data_131_V_read_1_reg_38696755_reg is absorbed into DSP add_ln703_2436_fu_38678760_p2.
DSP Report: register data_131_V_read_1_reg_38696755_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2436_fu_38678760_p2.
DSP Report: operator add_ln703_2436_fu_38678760_p2 is absorbed into DSP add_ln703_2436_fu_38678760_p2.
DSP Report: operator mul_ln1118_1979_fu_6003_p2 is absorbed into DSP add_ln703_2436_fu_38678760_p2.
DSP Report: Generating DSP add_ln703_2436_fu_38678760_p2, operation Mode is: PCIN+A''*(B:0x32).
DSP Report: register data_123_V_read_1_reg_38696868_reg is absorbed into DSP add_ln703_2436_fu_38678760_p2.
DSP Report: register data_123_V_read_1_reg_38696868_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2436_fu_38678760_p2.
DSP Report: operator add_ln703_2436_fu_38678760_p2 is absorbed into DSP add_ln703_2436_fu_38678760_p2.
DSP Report: operator mul_ln1118_1864_fu_4791_p2 is absorbed into DSP add_ln703_2436_fu_38678760_p2.
DSP Report: Generating DSP add_ln703_2436_reg_38702583_reg, operation Mode is: PCIN+A''*(B:0x3a).
DSP Report: register data_175_V_read_1_reg_38696114_reg is absorbed into DSP add_ln703_2436_reg_38702583_reg.
DSP Report: register data_175_V_read_1_reg_38696114_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2436_reg_38702583_reg.
DSP Report: register add_ln703_2436_reg_38702583_reg is absorbed into DSP add_ln703_2436_reg_38702583_reg.
DSP Report: operator add_ln703_2436_fu_38678760_p2 is absorbed into DSP add_ln703_2436_reg_38702583_reg.
DSP Report: operator mul_ln1118_2678_fu_6401_p2 is absorbed into DSP add_ln703_2436_reg_38702583_reg.
DSP Report: Generating DSP mul_ln1118_1817_fu_4545_p2, operation Mode is: A''*(B:0x2f).
DSP Report: register data_120_V_read_1_reg_38696918_reg is absorbed into DSP mul_ln1118_1817_fu_4545_p2.
DSP Report: register data_120_V_read_1_reg_38696918_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1817_fu_4545_p2.
DSP Report: operator mul_ln1118_1817_fu_4545_p2 is absorbed into DSP mul_ln1118_1817_fu_4545_p2.
DSP Report: Generating DSP add_ln703_2433_fu_38678734_p2, operation Mode is: PCIN+A''*(B:0x26).
DSP Report: register data_104_V_read_1_reg_38697151_reg is absorbed into DSP add_ln703_2433_fu_38678734_p2.
DSP Report: register data_104_V_read_1_reg_38697151_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2433_fu_38678734_p2.
DSP Report: operator add_ln703_2433_fu_38678734_p2 is absorbed into DSP add_ln703_2433_fu_38678734_p2.
DSP Report: operator mul_ln1118_1579_fu_6607_p2 is absorbed into DSP add_ln703_2433_fu_38678734_p2.
DSP Report: Generating DSP add_ln703_2433_reg_38702578_reg, operation Mode is: PCIN+A''*(B:0x2b).
DSP Report: register data_107_V_read_1_reg_38697108_reg is absorbed into DSP add_ln703_2433_reg_38702578_reg.
DSP Report: register data_107_V_read_1_reg_38697108_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2433_reg_38702578_reg.
DSP Report: register add_ln703_2433_reg_38702578_reg is absorbed into DSP add_ln703_2433_reg_38702578_reg.
DSP Report: operator add_ln703_2433_fu_38678734_p2 is absorbed into DSP add_ln703_2433_reg_38702578_reg.
DSP Report: operator mul_ln1118_1620_fu_4964_p2 is absorbed into DSP add_ln703_2433_reg_38702578_reg.
DSP Report: Generating DSP add_ln703_2439_fu_38678776_p2, operation Mode is: C+A''*(B:0x2b).
DSP Report: register data_186_V_read_1_reg_38695959_reg is absorbed into DSP add_ln703_2439_fu_38678776_p2.
DSP Report: register data_186_V_read_1_reg_38695959_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2439_fu_38678776_p2.
DSP Report: operator add_ln703_2439_fu_38678776_p2 is absorbed into DSP add_ln703_2439_fu_38678776_p2.
DSP Report: operator mul_ln1118_2865_fu_3881_p2 is absorbed into DSP add_ln703_2439_fu_38678776_p2.
DSP Report: Generating DSP mul_ln1118_2814_fu_7578_p2, operation Mode is: A''*(B:0x23).
DSP Report: register data_183_V_read_1_reg_38696005_reg is absorbed into DSP mul_ln1118_2814_fu_7578_p2.
DSP Report: register data_183_V_read_1_reg_38696005_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2814_fu_7578_p2.
DSP Report: operator mul_ln1118_2814_fu_7578_p2 is absorbed into DSP mul_ln1118_2814_fu_7578_p2.
DSP Report: Generating DSP add_ln703_2438_fu_38678766_p2, operation Mode is: PCIN+A''*(B:0x31).
DSP Report: register data_182_V_read_1_reg_38696016_reg is absorbed into DSP add_ln703_2438_fu_38678766_p2.
DSP Report: register data_182_V_read_1_reg_38696016_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2438_fu_38678766_p2.
DSP Report: operator add_ln703_2438_fu_38678766_p2 is absorbed into DSP add_ln703_2438_fu_38678766_p2.
DSP Report: operator mul_ln1118_2795_fu_4005_p2 is absorbed into DSP add_ln703_2438_fu_38678766_p2.
DSP Report: Generating DSP mul_ln1118_2487_fu_6476_p2, operation Mode is: A''*(B:0x3fe26).
DSP Report: register mul_ln1118_2487_fu_6476_p2 is absorbed into DSP mul_ln1118_2487_fu_6476_p2.
DSP Report: register mul_ln1118_2487_fu_6476_p2 is absorbed into DSP mul_ln1118_2487_fu_6476_p2.
DSP Report: operator mul_ln1118_2487_fu_6476_p2 is absorbed into DSP mul_ln1118_2487_fu_6476_p2.
DSP Report: Generating DSP mul_ln1118_2457_fu_5776_p2, operation Mode is: A''*(B:0x3fe47).
DSP Report: register mul_ln1118_2457_fu_5776_p2 is absorbed into DSP mul_ln1118_2457_fu_5776_p2.
DSP Report: register mul_ln1118_2457_fu_5776_p2 is absorbed into DSP mul_ln1118_2457_fu_5776_p2.
DSP Report: operator mul_ln1118_2457_fu_5776_p2 is absorbed into DSP mul_ln1118_2457_fu_5776_p2.
DSP Report: Generating DSP mul_ln1118_2922_fu_6403_p2, operation Mode is: A''*(B:0x3ff43).
DSP Report: register mul_ln1118_2922_fu_6403_p2 is absorbed into DSP mul_ln1118_2922_fu_6403_p2.
DSP Report: register mul_ln1118_2922_fu_6403_p2 is absorbed into DSP mul_ln1118_2922_fu_6403_p2.
DSP Report: operator mul_ln1118_2922_fu_6403_p2 is absorbed into DSP mul_ln1118_2922_fu_6403_p2.
DSP Report: Generating DSP mul_ln1118_2861_fu_6821_p2, operation Mode is: A''*(B:0xab).
DSP Report: register data_186_V_read_1_reg_38695959_reg is absorbed into DSP mul_ln1118_2861_fu_6821_p2.
DSP Report: register data_186_V_read_1_reg_38695959_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2861_fu_6821_p2.
DSP Report: operator mul_ln1118_2861_fu_6821_p2 is absorbed into DSP mul_ln1118_2861_fu_6821_p2.
DSP Report: Generating DSP add_ln703_3136_fu_38683164_p2, operation Mode is: PCIN+A''*(B:0xc9).
DSP Report: register data_185_V_read_1_reg_38695973_reg is absorbed into DSP add_ln703_3136_fu_38683164_p2.
DSP Report: register data_185_V_read_1_reg_38695973_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3136_fu_38683164_p2.
DSP Report: operator add_ln703_3136_fu_38683164_p2 is absorbed into DSP add_ln703_3136_fu_38683164_p2.
DSP Report: operator mul_ln1118_2844_fu_5944_p2 is absorbed into DSP add_ln703_3136_fu_38683164_p2.
DSP Report: Generating DSP mul_ln1118_2938_fu_5725_p2, operation Mode is: A''*(B:0x3ff43).
DSP Report: register mul_ln1118_2938_fu_5725_p2 is absorbed into DSP mul_ln1118_2938_fu_5725_p2.
DSP Report: register mul_ln1118_2938_fu_5725_p2 is absorbed into DSP mul_ln1118_2938_fu_5725_p2.
DSP Report: operator mul_ln1118_2938_fu_5725_p2 is absorbed into DSP mul_ln1118_2938_fu_5725_p2.
DSP Report: Generating DSP mul_ln1118_1832_fu_4051_p2, operation Mode is: A''*(B:0x3fac1).
DSP Report: register mul_ln1118_1832_fu_4051_p2 is absorbed into DSP mul_ln1118_1832_fu_4051_p2.
DSP Report: register mul_ln1118_1832_fu_4051_p2 is absorbed into DSP mul_ln1118_1832_fu_4051_p2.
DSP Report: operator mul_ln1118_1832_fu_4051_p2 is absorbed into DSP mul_ln1118_1832_fu_4051_p2.
DSP Report: Generating DSP mul_ln1118_2246_fu_4159_p2, operation Mode is: A''*(B:0x3fa76).
DSP Report: register mul_ln1118_2246_fu_4159_p2 is absorbed into DSP mul_ln1118_2246_fu_4159_p2.
DSP Report: register mul_ln1118_2246_fu_4159_p2 is absorbed into DSP mul_ln1118_2246_fu_4159_p2.
DSP Report: operator mul_ln1118_2246_fu_4159_p2 is absorbed into DSP mul_ln1118_2246_fu_4159_p2.
DSP Report: Generating DSP mul_ln1118_1617_fu_7369_p2, operation Mode is: A''*(B:0x3f9a5).
DSP Report: register mul_ln1118_1617_fu_7369_p2 is absorbed into DSP mul_ln1118_1617_fu_7369_p2.
DSP Report: register mul_ln1118_1617_fu_7369_p2 is absorbed into DSP mul_ln1118_1617_fu_7369_p2.
DSP Report: operator mul_ln1118_1617_fu_7369_p2 is absorbed into DSP mul_ln1118_1617_fu_7369_p2.
DSP Report: Generating DSP mul_ln1118_1410_fu_6981_p2, operation Mode is: A''*(B:0x3fdd8).
DSP Report: register mul_ln1118_1410_fu_6981_p2 is absorbed into DSP mul_ln1118_1410_fu_6981_p2.
DSP Report: register mul_ln1118_1410_fu_6981_p2 is absorbed into DSP mul_ln1118_1410_fu_6981_p2.
DSP Report: operator mul_ln1118_1410_fu_6981_p2 is absorbed into DSP mul_ln1118_1410_fu_6981_p2.
DSP Report: Generating DSP mul_ln1118_1425_fu_6113_p2, operation Mode is: A''*(B:0x3fc85).
DSP Report: register mul_ln1118_1425_fu_6113_p2 is absorbed into DSP mul_ln1118_1425_fu_6113_p2.
DSP Report: register mul_ln1118_1425_fu_6113_p2 is absorbed into DSP mul_ln1118_1425_fu_6113_p2.
DSP Report: operator mul_ln1118_1425_fu_6113_p2 is absorbed into DSP mul_ln1118_1425_fu_6113_p2.
DSP Report: Generating DSP mul_ln1118_1213_fu_5321_p2, operation Mode is: A''*(B:0x3fdc3).
DSP Report: register mul_ln1118_1213_fu_5321_p2 is absorbed into DSP mul_ln1118_1213_fu_5321_p2.
DSP Report: register mul_ln1118_1213_fu_5321_p2 is absorbed into DSP mul_ln1118_1213_fu_5321_p2.
DSP Report: operator mul_ln1118_1213_fu_5321_p2 is absorbed into DSP mul_ln1118_1213_fu_5321_p2.
DSP Report: Generating DSP mul_ln1118_1382_fu_6879_p2, operation Mode is: A''*(B:0x3ff95).
DSP Report: register mul_ln1118_1382_fu_6879_p2 is absorbed into DSP mul_ln1118_1382_fu_6879_p2.
DSP Report: register mul_ln1118_1382_fu_6879_p2 is absorbed into DSP mul_ln1118_1382_fu_6879_p2.
DSP Report: operator mul_ln1118_1382_fu_6879_p2 is absorbed into DSP mul_ln1118_1382_fu_6879_p2.
DSP Report: Generating DSP mul_ln1118_1772_fu_4476_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_1772_fu_4476_p2 is absorbed into DSP mul_ln1118_1772_fu_4476_p2.
DSP Report: register mul_ln1118_1772_fu_4476_p2 is absorbed into DSP mul_ln1118_1772_fu_4476_p2.
DSP Report: operator mul_ln1118_1772_fu_4476_p2 is absorbed into DSP mul_ln1118_1772_fu_4476_p2.
DSP Report: Generating DSP mul_ln1118_2998_fu_5355_p2, operation Mode is: A''*(B:0xbc).
DSP Report: register data_195_V_read_1_reg_38695830_reg is absorbed into DSP mul_ln1118_2998_fu_5355_p2.
DSP Report: register data_195_V_read_1_reg_38695830_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2998_fu_5355_p2.
DSP Report: operator mul_ln1118_2998_fu_5355_p2 is absorbed into DSP mul_ln1118_2998_fu_5355_p2.
DSP Report: Generating DSP add_ln703_3100_fu_38682915_p2, operation Mode is: PCIN+A''*(B:0xb3).
DSP Report: register data_194_V_read_1_reg_38695847_reg is absorbed into DSP add_ln703_3100_fu_38682915_p2.
DSP Report: register data_194_V_read_1_reg_38695847_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3100_fu_38682915_p2.
DSP Report: operator add_ln703_3100_fu_38682915_p2 is absorbed into DSP add_ln703_3100_fu_38682915_p2.
DSP Report: operator mul_ln1118_2982_fu_5774_p2 is absorbed into DSP add_ln703_3100_fu_38682915_p2.
DSP Report: Generating DSP mul_ln1118_2540_fu_5428_p2, operation Mode is: A''*(B:0xd3).
DSP Report: register data_167_V_read_1_reg_38696226_reg is absorbed into DSP mul_ln1118_2540_fu_5428_p2.
DSP Report: register data_167_V_read_1_reg_38696226_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2540_fu_5428_p2.
DSP Report: operator mul_ln1118_2540_fu_5428_p2 is absorbed into DSP mul_ln1118_2540_fu_5428_p2.
DSP Report: Generating DSP add_ln703_3099_fu_38682909_p2, operation Mode is: PCIN+A''*(B:0x99).
DSP Report: register data_182_V_read_1_reg_38696016_reg is absorbed into DSP add_ln703_3099_fu_38682909_p2.
DSP Report: register data_182_V_read_1_reg_38696016_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3099_fu_38682909_p2.
DSP Report: operator add_ln703_3099_fu_38682909_p2 is absorbed into DSP add_ln703_3099_fu_38682909_p2.
DSP Report: operator mul_ln1118_2791_fu_4985_p2 is absorbed into DSP add_ln703_3099_fu_38682909_p2.
DSP Report: Generating DSP mul_ln1118_1889_fu_6596_p2, operation Mode is: A''*(B:0xcb).
DSP Report: register data_125_V_read_1_reg_38696840_reg is absorbed into DSP mul_ln1118_1889_fu_6596_p2.
DSP Report: register data_125_V_read_1_reg_38696840_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1889_fu_6596_p2.
DSP Report: operator mul_ln1118_1889_fu_6596_p2 is absorbed into DSP mul_ln1118_1889_fu_6596_p2.
DSP Report: Generating DSP add_ln703_3094_fu_38682877_p2, operation Mode is: PCIN+A''*(B:0x9e).
DSP Report: register data_122_V_read_1_reg_38696886_reg is absorbed into DSP add_ln703_3094_fu_38682877_p2.
DSP Report: register data_122_V_read_1_reg_38696886_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3094_fu_38682877_p2.
DSP Report: operator add_ln703_3094_fu_38682877_p2 is absorbed into DSP add_ln703_3094_fu_38682877_p2.
DSP Report: operator mul_ln1118_1845_fu_6017_p2 is absorbed into DSP add_ln703_3094_fu_38682877_p2.
DSP Report: Generating DSP add_ln703_3094_reg_38703353_reg, operation Mode is: PCIN+A''*(B:0xc5).
DSP Report: register data_123_V_read_1_reg_38696868_reg is absorbed into DSP add_ln703_3094_reg_38703353_reg.
DSP Report: register data_123_V_read_1_reg_38696868_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3094_reg_38703353_reg.
DSP Report: register add_ln703_3094_reg_38703353_reg is absorbed into DSP add_ln703_3094_reg_38703353_reg.
DSP Report: operator add_ln703_3094_fu_38682877_p2 is absorbed into DSP add_ln703_3094_reg_38703353_reg.
DSP Report: operator mul_ln1118_1859_fu_4355_p2 is absorbed into DSP add_ln703_3094_reg_38703353_reg.
DSP Report: Generating DSP mul_ln1118_1872_fu_4507_p2, operation Mode is: A''*(B:0x3ff93).
DSP Report: register mul_ln1118_1872_fu_4507_p2 is absorbed into DSP mul_ln1118_1872_fu_4507_p2.
DSP Report: register mul_ln1118_1872_fu_4507_p2 is absorbed into DSP mul_ln1118_1872_fu_4507_p2.
DSP Report: operator mul_ln1118_1872_fu_4507_p2 is absorbed into DSP mul_ln1118_1872_fu_4507_p2.
DSP Report: Generating DSP mul_ln1118_1423_fu_6242_p2, operation Mode is: A''*(B:0x3ff9f).
DSP Report: register mul_ln1118_1423_fu_6242_p2 is absorbed into DSP mul_ln1118_1423_fu_6242_p2.
DSP Report: register mul_ln1118_1423_fu_6242_p2 is absorbed into DSP mul_ln1118_1423_fu_6242_p2.
DSP Report: operator mul_ln1118_1423_fu_6242_p2 is absorbed into DSP mul_ln1118_1423_fu_6242_p2.
DSP Report: Generating DSP mul_ln1118_2997_fu_3848_p2, operation Mode is: A''*(B:0xcb).
DSP Report: register data_195_V_read_1_reg_38695830_reg is absorbed into DSP mul_ln1118_2997_fu_3848_p2.
DSP Report: register data_195_V_read_1_reg_38695830_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2997_fu_3848_p2.
DSP Report: operator mul_ln1118_2997_fu_3848_p2 is absorbed into DSP mul_ln1118_2997_fu_3848_p2.
DSP Report: Generating DSP mul_ln1118_1275_fu_6123_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_1275_fu_6123_p2 is absorbed into DSP mul_ln1118_1275_fu_6123_p2.
DSP Report: register mul_ln1118_1275_fu_6123_p2 is absorbed into DSP mul_ln1118_1275_fu_6123_p2.
DSP Report: operator mul_ln1118_1275_fu_6123_p2 is absorbed into DSP mul_ln1118_1275_fu_6123_p2.
DSP Report: Generating DSP mul_ln1118_1293_fu_5424_p2, operation Mode is: A''*(B:0x3ffa4).
DSP Report: register mul_ln1118_1293_fu_5424_p2 is absorbed into DSP mul_ln1118_1293_fu_5424_p2.
DSP Report: register mul_ln1118_1293_fu_5424_p2 is absorbed into DSP mul_ln1118_1293_fu_5424_p2.
DSP Report: operator mul_ln1118_1293_fu_5424_p2 is absorbed into DSP mul_ln1118_1293_fu_5424_p2.
DSP Report: Generating DSP add_ln703_2920_reg_38703153_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_2920_reg_38703153_reg is absorbed into DSP add_ln703_2920_reg_38703153_reg.
DSP Report: operator add_ln703_2920_fu_38681792_p2 is absorbed into DSP add_ln703_2920_reg_38703153_reg.
DSP Report: Generating DSP mul_ln1118_2773_fu_7243_p2, operation Mode is: A''*(B:0xf1).
DSP Report: register data_181_V_read_1_reg_38696030_reg is absorbed into DSP mul_ln1118_2773_fu_7243_p2.
DSP Report: register data_181_V_read_1_reg_38696030_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2773_fu_7243_p2.
DSP Report: operator mul_ln1118_2773_fu_7243_p2 is absorbed into DSP mul_ln1118_2773_fu_7243_p2.
DSP Report: Generating DSP add_ln703_2917_fu_38681780_p2, operation Mode is: PCIN+A''*(B:0x97).
DSP Report: register data_182_V_read_1_reg_38696016_reg is absorbed into DSP add_ln703_2917_fu_38681780_p2.
DSP Report: register data_182_V_read_1_reg_38696016_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2917_fu_38681780_p2.
DSP Report: operator add_ln703_2917_fu_38681780_p2 is absorbed into DSP add_ln703_2917_fu_38681780_p2.
DSP Report: operator mul_ln1118_2789_fu_7441_p2 is absorbed into DSP add_ln703_2917_fu_38681780_p2.
DSP Report: Generating DSP mul_ln1118_2538_fu_6627_p2, operation Mode is: A''*(B:0x83).
DSP Report: register data_167_V_read_1_reg_38696226_reg is absorbed into DSP mul_ln1118_2538_fu_6627_p2.
DSP Report: register data_167_V_read_1_reg_38696226_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2538_fu_6627_p2.
DSP Report: operator mul_ln1118_2538_fu_6627_p2 is absorbed into DSP mul_ln1118_2538_fu_6627_p2.
DSP Report: Generating DSP add_ln703_2914_fu_38681754_p2, operation Mode is: PCIN+A''*(B:0x8f).
DSP Report: register data_143_V_read_1_reg_38696586_reg is absorbed into DSP add_ln703_2914_fu_38681754_p2.
DSP Report: register data_143_V_read_1_reg_38696586_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2914_fu_38681754_p2.
DSP Report: operator add_ln703_2914_fu_38681754_p2 is absorbed into DSP add_ln703_2914_fu_38681754_p2.
DSP Report: operator mul_ln1118_2163_fu_4905_p2 is absorbed into DSP add_ln703_2914_fu_38681754_p2.
DSP Report: Generating DSP add_ln703_2914_reg_38703143_reg, operation Mode is: PCIN+A''*(B:0x9b).
DSP Report: register data_161_V_read_1_reg_38696319_reg is absorbed into DSP add_ln703_2914_reg_38703143_reg.
DSP Report: register data_161_V_read_1_reg_38696319_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2914_reg_38703143_reg.
DSP Report: register add_ln703_2914_reg_38703143_reg is absorbed into DSP add_ln703_2914_reg_38703143_reg.
DSP Report: operator add_ln703_2914_fu_38681754_p2 is absorbed into DSP add_ln703_2914_reg_38703143_reg.
DSP Report: operator mul_ln1118_2445_fu_4706_p2 is absorbed into DSP add_ln703_2914_reg_38703143_reg.
DSP Report: Generating DSP mul_ln1118_2353_fu_7084_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_2353_fu_7084_p2 is absorbed into DSP mul_ln1118_2353_fu_7084_p2.
DSP Report: register mul_ln1118_2353_fu_7084_p2 is absorbed into DSP mul_ln1118_2353_fu_7084_p2.
DSP Report: operator mul_ln1118_2353_fu_7084_p2 is absorbed into DSP mul_ln1118_2353_fu_7084_p2.
DSP Report: Generating DSP mul_ln1118_2370_fu_4342_p2, operation Mode is: A''*(B:0x3ff83).
DSP Report: register mul_ln1118_2370_fu_4342_p2 is absorbed into DSP mul_ln1118_2370_fu_4342_p2.
DSP Report: register mul_ln1118_2370_fu_4342_p2 is absorbed into DSP mul_ln1118_2370_fu_4342_p2.
DSP Report: operator mul_ln1118_2370_fu_4342_p2 is absorbed into DSP mul_ln1118_2370_fu_4342_p2.
DSP Report: Generating DSP mul_ln1118_2259_fu_4388_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_2259_fu_4388_p2 is absorbed into DSP mul_ln1118_2259_fu_4388_p2.
DSP Report: register mul_ln1118_2259_fu_4388_p2 is absorbed into DSP mul_ln1118_2259_fu_4388_p2.
DSP Report: operator mul_ln1118_2259_fu_4388_p2 is absorbed into DSP mul_ln1118_2259_fu_4388_p2.
DSP Report: Generating DSP mul_ln1118_214_fu_3927_p2, operation Mode is: A''*(B:0x3ffd1).
DSP Report: register mul_ln1118_214_fu_3927_p2 is absorbed into DSP mul_ln1118_214_fu_3927_p2.
DSP Report: register mul_ln1118_214_fu_3927_p2 is absorbed into DSP mul_ln1118_214_fu_3927_p2.
DSP Report: operator mul_ln1118_214_fu_3927_p2 is absorbed into DSP mul_ln1118_214_fu_3927_p2.
DSP Report: Generating DSP add_ln703_2241_fu_38677566_p2, operation Mode is: C+A''*(B:0x4e).
DSP Report: register data_182_V_read_1_reg_38696016_reg is absorbed into DSP add_ln703_2241_fu_38677566_p2.
DSP Report: register data_182_V_read_1_reg_38696016_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2241_fu_38677566_p2.
DSP Report: operator add_ln703_2241_fu_38677566_p2 is absorbed into DSP add_ln703_2241_fu_38677566_p2.
DSP Report: operator mul_ln1118_2792_fu_5497_p2 is absorbed into DSP add_ln703_2241_fu_38677566_p2.
DSP Report: Generating DSP add_ln703_2242_reg_38702348_reg, operation Mode is: PCIN+A''*(B:0x53).
DSP Report: register data_168_V_read_1_reg_38696211_reg is absorbed into DSP add_ln703_2242_reg_38702348_reg.
DSP Report: register data_168_V_read_1_reg_38696211_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2242_reg_38702348_reg.
DSP Report: register add_ln703_2242_reg_38702348_reg is absorbed into DSP add_ln703_2242_reg_38702348_reg.
DSP Report: operator add_ln703_2242_fu_38677576_p2 is absorbed into DSP add_ln703_2242_reg_38702348_reg.
DSP Report: operator mul_ln1118_2557_fu_4863_p2 is absorbed into DSP add_ln703_2242_reg_38702348_reg.
DSP Report: Generating DSP mul_ln1118_1800_fu_6108_p2, operation Mode is: A''*(B:0x74).
DSP Report: register data_119_V_read_1_reg_38696932_reg is absorbed into DSP mul_ln1118_1800_fu_6108_p2.
DSP Report: register data_119_V_read_1_reg_38696932_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1800_fu_6108_p2.
DSP Report: operator mul_ln1118_1800_fu_6108_p2 is absorbed into DSP mul_ln1118_1800_fu_6108_p2.
DSP Report: Generating DSP add_ln703_2239_fu_38677550_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2239_fu_38677550_p2 is absorbed into DSP add_ln703_2239_fu_38677550_p2.
DSP Report: register add_ln703_2239_fu_38677550_p2 is absorbed into DSP add_ln703_2239_fu_38677550_p2.
DSP Report: register add_ln703_2239_fu_38677550_p2 is absorbed into DSP add_ln703_2239_fu_38677550_p2.
DSP Report: register add_ln703_2239_fu_38677550_p2 is absorbed into DSP add_ln703_2239_fu_38677550_p2.
DSP Report: register add_ln703_2239_fu_38677550_p2 is absorbed into DSP add_ln703_2239_fu_38677550_p2.
DSP Report: operator add_ln703_2239_fu_38677550_p2 is absorbed into DSP add_ln703_2239_fu_38677550_p2.
DSP Report: Generating DSP add_ln703_2240_reg_38702343_reg, operation Mode is: C+A''*(B:0x7a).
DSP Report: register data_118_V_read_1_reg_38696948_reg is absorbed into DSP add_ln703_2240_reg_38702343_reg.
DSP Report: register data_118_V_read_1_reg_38696948_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2240_reg_38702343_reg.
DSP Report: register add_ln703_2240_reg_38702343_reg is absorbed into DSP add_ln703_2240_reg_38702343_reg.
DSP Report: operator add_ln703_2240_fu_38677560_p2 is absorbed into DSP add_ln703_2240_reg_38702343_reg.
DSP Report: operator mul_ln1118_1787_fu_7125_p2 is absorbed into DSP add_ln703_2240_reg_38702343_reg.
DSP Report: Generating DSP add_ln703_2698_fu_38680404_p2, operation Mode is: C'+A''*(B:0x34).
DSP Report: register data_92_V_read_1_reg_38697333_reg is absorbed into DSP add_ln703_2698_fu_38680404_p2.
DSP Report: register data_92_V_read_1_reg_38697333_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2698_fu_38680404_p2.
DSP Report: register add_ln703_2698_fu_38680404_p2 is absorbed into DSP add_ln703_2698_fu_38680404_p2.
DSP Report: operator add_ln703_2698_fu_38680404_p2 is absorbed into DSP add_ln703_2698_fu_38680404_p2.
DSP Report: operator mul_ln1118_1393_fu_5188_p2 is absorbed into DSP add_ln703_2698_fu_38680404_p2.
DSP Report: Generating DSP mul_ln1118_1378_fu_3857_p2, operation Mode is: A''*(B:0x3ffd2).
DSP Report: register mul_ln1118_1378_fu_3857_p2 is absorbed into DSP mul_ln1118_1378_fu_3857_p2.
DSP Report: register mul_ln1118_1378_fu_3857_p2 is absorbed into DSP mul_ln1118_1378_fu_3857_p2.
DSP Report: operator mul_ln1118_1378_fu_3857_p2 is absorbed into DSP mul_ln1118_1378_fu_3857_p2.
DSP Report: Generating DSP add_ln703_2697_fu_38680394_p2, operation Mode is: C+A''*(B:0x5e).
DSP Report: register data_191_V_read_1_reg_38695890_reg is absorbed into DSP add_ln703_2697_fu_38680394_p2.
DSP Report: register data_191_V_read_1_reg_38695890_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2697_fu_38680394_p2.
DSP Report: operator add_ln703_2697_fu_38680394_p2 is absorbed into DSP add_ln703_2697_fu_38680394_p2.
DSP Report: operator mul_ln1118_2933_fu_4699_p2 is absorbed into DSP add_ln703_2697_fu_38680394_p2.
DSP Report: Generating DSP mul_ln1118_2015_fu_4288_p2, operation Mode is: A''*(B:0x6f).
DSP Report: register data_134_V_read_1_reg_38696710_reg is absorbed into DSP mul_ln1118_2015_fu_4288_p2.
DSP Report: register data_134_V_read_1_reg_38696710_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2015_fu_4288_p2.
DSP Report: operator mul_ln1118_2015_fu_4288_p2 is absorbed into DSP mul_ln1118_2015_fu_4288_p2.
DSP Report: Generating DSP add_ln703_2696_fu_38680388_p2, operation Mode is: PCIN+A''*(B:0x6a).
DSP Report: register data_121_V_read_1_reg_38696902_reg is absorbed into DSP add_ln703_2696_fu_38680388_p2.
DSP Report: register data_121_V_read_1_reg_38696902_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2696_fu_38680388_p2.
DSP Report: operator add_ln703_2696_fu_38680388_p2 is absorbed into DSP add_ln703_2696_fu_38680388_p2.
DSP Report: operator mul_ln1118_1826_fu_7229_p2 is absorbed into DSP add_ln703_2696_fu_38680388_p2.
DSP Report: Generating DSP add_ln703_2696_fu_38680388_p2, operation Mode is: PCIN+A''*(B:0x7a).
DSP Report: register data_109_V_read_1_reg_38697081_reg is absorbed into DSP add_ln703_2696_fu_38680388_p2.
DSP Report: register data_109_V_read_1_reg_38697081_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2696_fu_38680388_p2.
DSP Report: operator add_ln703_2696_fu_38680388_p2 is absorbed into DSP add_ln703_2696_fu_38680388_p2.
DSP Report: operator mul_ln1118_1642_fu_4386_p2 is absorbed into DSP add_ln703_2696_fu_38680388_p2.
DSP Report: Generating DSP add_ln703_2696_reg_38702893_reg, operation Mode is: PCIN+A''*(B:0x73).
DSP Report: register data_132_V_read_1_reg_38696739_reg is absorbed into DSP add_ln703_2696_reg_38702893_reg.
DSP Report: register data_132_V_read_1_reg_38696739_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2696_reg_38702893_reg.
DSP Report: register add_ln703_2696_reg_38702893_reg is absorbed into DSP add_ln703_2696_reg_38702893_reg.
DSP Report: operator add_ln703_2696_fu_38680388_p2 is absorbed into DSP add_ln703_2696_reg_38702893_reg.
DSP Report: operator mul_ln1118_1986_fu_7047_p2 is absorbed into DSP add_ln703_2696_reg_38702893_reg.
DSP Report: Generating DSP mul_ln1118_1272_fu_3826_p2, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_ln1118_1272_fu_3826_p2 is absorbed into DSP mul_ln1118_1272_fu_3826_p2.
DSP Report: register mul_ln1118_1272_fu_3826_p2 is absorbed into DSP mul_ln1118_1272_fu_3826_p2.
DSP Report: operator mul_ln1118_1272_fu_3826_p2 is absorbed into DSP mul_ln1118_1272_fu_3826_p2.
DSP Report: Generating DSP mul_ln1118_2886_fu_5727_p2, operation Mode is: A''*(B:0x3d).
DSP Report: register data_188_V_read_1_reg_38695930_reg is absorbed into DSP mul_ln1118_2886_fu_5727_p2.
DSP Report: register data_188_V_read_1_reg_38695930_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2886_fu_5727_p2.
DSP Report: operator mul_ln1118_2886_fu_5727_p2 is absorbed into DSP mul_ln1118_2886_fu_5727_p2.
DSP Report: Generating DSP add_ln703_2704_fu_38680436_p2, operation Mode is: PCIN+A''*(B:0x35).
DSP Report: register data_153_V_read_1_reg_38696440_reg is absorbed into DSP add_ln703_2704_fu_38680436_p2.
DSP Report: register data_153_V_read_1_reg_38696440_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2704_fu_38680436_p2.
DSP Report: operator add_ln703_2704_fu_38680436_p2 is absorbed into DSP add_ln703_2704_fu_38680436_p2.
DSP Report: operator mul_ln1118_2319_fu_4795_p2 is absorbed into DSP add_ln703_2704_fu_38680436_p2.
DSP Report: Generating DSP mul_ln1118_1808_fu_6497_p2, operation Mode is: A''*(B:0x2d).
DSP Report: register data_120_V_read_1_reg_38696918_reg is absorbed into DSP mul_ln1118_1808_fu_6497_p2.
DSP Report: register data_120_V_read_1_reg_38696918_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1808_fu_6497_p2.
DSP Report: operator mul_ln1118_1808_fu_6497_p2 is absorbed into DSP mul_ln1118_1808_fu_6497_p2.
DSP Report: Generating DSP add_ln703_2703_fu_38680430_p2, operation Mode is: PCIN+A''*(B:0x25).
DSP Report: register data_104_V_read_1_reg_38697151_reg is absorbed into DSP add_ln703_2703_fu_38680430_p2.
DSP Report: register data_104_V_read_1_reg_38697151_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2703_fu_38680430_p2.
DSP Report: operator add_ln703_2703_fu_38680430_p2 is absorbed into DSP add_ln703_2703_fu_38680430_p2.
DSP Report: operator mul_ln1118_1573_fu_4997_p2 is absorbed into DSP add_ln703_2703_fu_38680430_p2.
DSP Report: Generating DSP add_ln703_2703_reg_38702903_reg, operation Mode is: PCIN+A''*(B:0x3d).
DSP Report: register data_117_V_read_1_reg_38696963_reg is absorbed into DSP add_ln703_2703_reg_38702903_reg.
DSP Report: register data_117_V_read_1_reg_38696963_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2703_reg_38702903_reg.
DSP Report: register add_ln703_2703_reg_38702903_reg is absorbed into DSP add_ln703_2703_reg_38702903_reg.
DSP Report: operator add_ln703_2703_fu_38680430_p2 is absorbed into DSP add_ln703_2703_reg_38702903_reg.
DSP Report: operator mul_ln1118_1766_fu_6608_p2 is absorbed into DSP add_ln703_2703_reg_38702903_reg.
DSP Report: Generating DSP mul_ln1118_1340_fu_7113_p2, operation Mode is: A''*(B:0x62).
DSP Report: register data_88_V_read_1_reg_38697392_reg is absorbed into DSP mul_ln1118_1340_fu_7113_p2.
DSP Report: register data_88_V_read_1_reg_38697392_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1340_fu_7113_p2.
DSP Report: operator mul_ln1118_1340_fu_7113_p2 is absorbed into DSP mul_ln1118_1340_fu_7113_p2.
DSP Report: Generating DSP add_ln703_2692_fu_38680352_p2, operation Mode is: PCIN+A''*(B:0x5b).
DSP Report: register data_107_V_read_1_reg_38697108_reg is absorbed into DSP add_ln703_2692_fu_38680352_p2.
DSP Report: register data_107_V_read_1_reg_38697108_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2692_fu_38680352_p2.
DSP Report: operator add_ln703_2692_fu_38680352_p2 is absorbed into DSP add_ln703_2692_fu_38680352_p2.
DSP Report: operator mul_ln1118_1613_fu_4354_p2 is absorbed into DSP add_ln703_2692_fu_38680352_p2.
DSP Report: Generating DSP add_ln703_2692_fu_38680352_p2, operation Mode is: PCIN+A''*(B:0x52).
DSP Report: register data_102_V_read_1_reg_38697181_reg is absorbed into DSP add_ln703_2692_fu_38680352_p2.
DSP Report: register data_102_V_read_1_reg_38697181_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2692_fu_38680352_p2.
DSP Report: operator add_ln703_2692_fu_38680352_p2 is absorbed into DSP add_ln703_2692_fu_38680352_p2.
DSP Report: operator mul_ln1118_1543_fu_5851_p2 is absorbed into DSP add_ln703_2692_fu_38680352_p2.
DSP Report: Generating DSP add_ln703_2692_fu_38680352_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2692_fu_38680352_p2 is absorbed into DSP add_ln703_2692_fu_38680352_p2.
DSP Report: register add_ln703_2692_fu_38680352_p2 is absorbed into DSP add_ln703_2692_fu_38680352_p2.
DSP Report: register add_ln703_2692_fu_38680352_p2 is absorbed into DSP add_ln703_2692_fu_38680352_p2.
DSP Report: register add_ln703_2692_fu_38680352_p2 is absorbed into DSP add_ln703_2692_fu_38680352_p2.
DSP Report: register add_ln703_2692_fu_38680352_p2 is absorbed into DSP add_ln703_2692_fu_38680352_p2.
DSP Report: operator add_ln703_2692_fu_38680352_p2 is absorbed into DSP add_ln703_2692_fu_38680352_p2.
DSP Report: Generating DSP mul_ln1118_2334_fu_4264_p2, operation Mode is: A''*(B:0x3fd77).
DSP Report: register mul_ln1118_2334_fu_4264_p2 is absorbed into DSP mul_ln1118_2334_fu_4264_p2.
DSP Report: register mul_ln1118_2334_fu_4264_p2 is absorbed into DSP mul_ln1118_2334_fu_4264_p2.
DSP Report: operator mul_ln1118_2334_fu_4264_p2 is absorbed into DSP mul_ln1118_2334_fu_4264_p2.
DSP Report: Generating DSP mul_ln1118_2551_fu_5059_p2, operation Mode is: A''*(B:0x3fcea).
DSP Report: register mul_ln1118_2551_fu_5059_p2 is absorbed into DSP mul_ln1118_2551_fu_5059_p2.
DSP Report: register mul_ln1118_2551_fu_5059_p2 is absorbed into DSP mul_ln1118_2551_fu_5059_p2.
DSP Report: operator mul_ln1118_2551_fu_5059_p2 is absorbed into DSP mul_ln1118_2551_fu_5059_p2.
DSP Report: Generating DSP mul_ln1118_2996_fu_7256_p2, operation Mode is: A''*(B:0x3fe3e).
DSP Report: register mul_ln1118_2996_fu_7256_p2 is absorbed into DSP mul_ln1118_2996_fu_7256_p2.
DSP Report: register mul_ln1118_2996_fu_7256_p2 is absorbed into DSP mul_ln1118_2996_fu_7256_p2.
DSP Report: operator mul_ln1118_2996_fu_7256_p2 is absorbed into DSP mul_ln1118_2996_fu_7256_p2.
DSP Report: Generating DSP mul_ln1118_2918_fu_6053_p2, operation Mode is: A''*(B:0x29).
DSP Report: register data_190_V_read_1_reg_38695905_reg is absorbed into DSP mul_ln1118_2918_fu_6053_p2.
DSP Report: register data_190_V_read_1_reg_38695905_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2918_fu_6053_p2.
DSP Report: operator mul_ln1118_2918_fu_6053_p2 is absorbed into DSP mul_ln1118_2918_fu_6053_p2.
DSP Report: Generating DSP add_ln703_2854_fu_38681396_p2, operation Mode is: C+A''*(B:0x3ffab).
DSP Report: register add_ln703_2854_fu_38681396_p2 is absorbed into DSP add_ln703_2854_fu_38681396_p2.
DSP Report: register add_ln703_2854_fu_38681396_p2 is absorbed into DSP add_ln703_2854_fu_38681396_p2.
DSP Report: operator add_ln703_2854_fu_38681396_p2 is absorbed into DSP add_ln703_2854_fu_38681396_p2.
DSP Report: operator mul_ln1118_2935_fu_6214_p2 is absorbed into DSP add_ln703_2854_fu_38681396_p2.
DSP Report: Generating DSP mul_ln1118_2949_fu_5959_p2, operation Mode is: A''*(B:0x3ff71).
DSP Report: register mul_ln1118_2949_fu_5959_p2 is absorbed into DSP mul_ln1118_2949_fu_5959_p2.
DSP Report: register mul_ln1118_2949_fu_5959_p2 is absorbed into DSP mul_ln1118_2949_fu_5959_p2.
DSP Report: operator mul_ln1118_2949_fu_5959_p2 is absorbed into DSP mul_ln1118_2949_fu_5959_p2.
DSP Report: Generating DSP mul_ln1118_2544_fu_7105_p2, operation Mode is: A''*(B:0x3ff28).
DSP Report: register mul_ln1118_2544_fu_7105_p2 is absorbed into DSP mul_ln1118_2544_fu_7105_p2.
DSP Report: register mul_ln1118_2544_fu_7105_p2 is absorbed into DSP mul_ln1118_2544_fu_7105_p2.
DSP Report: operator mul_ln1118_2544_fu_7105_p2 is absorbed into DSP mul_ln1118_2544_fu_7105_p2.
DSP Report: Generating DSP mul_ln1118_2480_fu_7436_p2, operation Mode is: A''*(B:0x3ff71).
DSP Report: register mul_ln1118_2480_fu_7436_p2 is absorbed into DSP mul_ln1118_2480_fu_7436_p2.
DSP Report: register mul_ln1118_2480_fu_7436_p2 is absorbed into DSP mul_ln1118_2480_fu_7436_p2.
DSP Report: operator mul_ln1118_2480_fu_7436_p2 is absorbed into DSP mul_ln1118_2480_fu_7436_p2.
DSP Report: Generating DSP mul_ln1118_2348_fu_4405_p2, operation Mode is: A''*(B:0x3fff3).
DSP Report: register mul_ln1118_2348_fu_4405_p2 is absorbed into DSP mul_ln1118_2348_fu_4405_p2.
DSP Report: register mul_ln1118_2348_fu_4405_p2 is absorbed into DSP mul_ln1118_2348_fu_4405_p2.
DSP Report: operator mul_ln1118_2348_fu_4405_p2 is absorbed into DSP mul_ln1118_2348_fu_4405_p2.
DSP Report: Generating DSP add_ln703_3767_fu_38687054_p2, operation Mode is: C+A''*(B:0x17).
DSP Report: register data_193_V_read_1_reg_38695861_reg is absorbed into DSP add_ln703_3767_fu_38687054_p2.
DSP Report: register data_193_V_read_1_reg_38695861_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3767_fu_38687054_p2.
DSP Report: operator add_ln703_3767_fu_38687054_p2 is absorbed into DSP add_ln703_3767_fu_38687054_p2.
DSP Report: operator mul_ln1118_2974_fu_7543_p2 is absorbed into DSP add_ln703_3767_fu_38687054_p2.
DSP Report: Generating DSP mul_ln1118_2771_fu_5792_p2, operation Mode is: A''*(B:0x3ffe6).
DSP Report: register mul_ln1118_2771_fu_5792_p2 is absorbed into DSP mul_ln1118_2771_fu_5792_p2.
DSP Report: register mul_ln1118_2771_fu_5792_p2 is absorbed into DSP mul_ln1118_2771_fu_5792_p2.
DSP Report: operator mul_ln1118_2771_fu_5792_p2 is absorbed into DSP mul_ln1118_2771_fu_5792_p2.
DSP Report: Generating DSP mul_ln1118_1056_fu_5554_p2, operation Mode is: A''*(B:0x13).
DSP Report: register data_69_V_read_1_reg_38697657_reg is absorbed into DSP mul_ln1118_1056_fu_5554_p2.
DSP Report: register data_69_V_read_1_reg_38697657_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1056_fu_5554_p2.
DSP Report: operator mul_ln1118_1056_fu_5554_p2 is absorbed into DSP mul_ln1118_1056_fu_5554_p2.
DSP Report: Generating DSP add_ln703_2836_fu_38681282_p2, operation Mode is: PCIN+A''*(B:0x1b).
DSP Report: register data_87_V_read_1_reg_38697403_reg is absorbed into DSP add_ln703_2836_fu_38681282_p2.
DSP Report: register data_87_V_read_1_reg_38697403_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2836_fu_38681282_p2.
DSP Report: operator add_ln703_2836_fu_38681282_p2 is absorbed into DSP add_ln703_2836_fu_38681282_p2.
DSP Report: operator mul_ln1118_1328_fu_7121_p2 is absorbed into DSP add_ln703_2836_fu_38681282_p2.
DSP Report: Generating DSP mul_ln1118_2787_fu_7439_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_2787_fu_7439_p2 is absorbed into DSP mul_ln1118_2787_fu_7439_p2.
DSP Report: register mul_ln1118_2787_fu_7439_p2 is absorbed into DSP mul_ln1118_2787_fu_7439_p2.
DSP Report: operator mul_ln1118_2787_fu_7439_p2 is absorbed into DSP mul_ln1118_2787_fu_7439_p2.
DSP Report: Generating DSP mul_ln1118_2934_fu_7181_p2, operation Mode is: A''*(B:0x7d).
DSP Report: register data_191_V_read_1_reg_38695890_reg is absorbed into DSP mul_ln1118_2934_fu_7181_p2.
DSP Report: register data_191_V_read_1_reg_38695890_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2934_fu_7181_p2.
DSP Report: operator mul_ln1118_2934_fu_7181_p2 is absorbed into DSP mul_ln1118_2934_fu_7181_p2.
DSP Report: Generating DSP add_ln703_2808_fu_38681084_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2808_fu_38681084_p2 is absorbed into DSP add_ln703_2808_fu_38681084_p2.
DSP Report: register add_ln703_2808_fu_38681084_p2 is absorbed into DSP add_ln703_2808_fu_38681084_p2.
DSP Report: register add_ln703_2808_fu_38681084_p2 is absorbed into DSP add_ln703_2808_fu_38681084_p2.
DSP Report: register add_ln703_2808_fu_38681084_p2 is absorbed into DSP add_ln703_2808_fu_38681084_p2.
DSP Report: register add_ln703_2808_fu_38681084_p2 is absorbed into DSP add_ln703_2808_fu_38681084_p2.
DSP Report: operator add_ln703_2808_fu_38681084_p2 is absorbed into DSP add_ln703_2808_fu_38681084_p2.
DSP Report: Generating DSP mul_ln1118_2824_fu_5556_p2, operation Mode is: A''*(B:0x65).
DSP Report: register data_184_V_read_1_reg_38695986_reg is absorbed into DSP mul_ln1118_2824_fu_5556_p2.
DSP Report: register data_184_V_read_1_reg_38695986_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2824_fu_5556_p2.
DSP Report: operator mul_ln1118_2824_fu_5556_p2 is absorbed into DSP mul_ln1118_2824_fu_5556_p2.
DSP Report: Generating DSP add_ln703_2807_fu_38681078_p2, operation Mode is: PCIN+A''*(B:0x59).
DSP Report: register data_165_V_read_1_reg_38696258_reg is absorbed into DSP add_ln703_2807_fu_38681078_p2.
DSP Report: register data_165_V_read_1_reg_38696258_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2807_fu_38681078_p2.
DSP Report: operator add_ln703_2807_fu_38681078_p2 is absorbed into DSP add_ln703_2807_fu_38681078_p2.
DSP Report: operator mul_ln1118_2505_fu_7586_p2 is absorbed into DSP add_ln703_2807_fu_38681078_p2.
DSP Report: Generating DSP add_ln703_2807_fu_38681078_p2, operation Mode is: PCIN+A''*(B:0x74).
DSP Report: register data_159_V_read_1_reg_38696350_reg is absorbed into DSP add_ln703_2807_fu_38681078_p2.
DSP Report: register data_159_V_read_1_reg_38696350_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2807_fu_38681078_p2.
DSP Report: operator add_ln703_2807_fu_38681078_p2 is absorbed into DSP add_ln703_2807_fu_38681078_p2.
DSP Report: operator mul_ln1118_2416_fu_6461_p2 is absorbed into DSP add_ln703_2807_fu_38681078_p2.
DSP Report: Generating DSP add_ln703_2807_reg_38703033_reg, operation Mode is: PCIN+A''*(B:0x7b).
DSP Report: register data_166_V_read_1_reg_38696242_reg is absorbed into DSP add_ln703_2807_reg_38703033_reg.
DSP Report: register data_166_V_read_1_reg_38696242_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2807_reg_38703033_reg.
DSP Report: register add_ln703_2807_reg_38703033_reg is absorbed into DSP add_ln703_2807_reg_38703033_reg.
DSP Report: operator add_ln703_2807_fu_38681078_p2 is absorbed into DSP add_ln703_2807_reg_38703033_reg.
DSP Report: operator mul_ln1118_2521_fu_5073_p2 is absorbed into DSP add_ln703_2807_reg_38703033_reg.
DSP Report: Generating DSP mul_ln1118_1291_fu_4691_p2, operation Mode is: A''*(B:0x43).
DSP Report: register data_85_V_read_1_reg_38697429_reg is absorbed into DSP mul_ln1118_1291_fu_4691_p2.
DSP Report: register data_85_V_read_1_reg_38697429_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1291_fu_4691_p2.
DSP Report: operator mul_ln1118_1291_fu_4691_p2 is absorbed into DSP mul_ln1118_1291_fu_4691_p2.
DSP Report: Generating DSP add_ln703_2794_fu_38680990_p2, operation Mode is: PCIN+A''*(B:0x5a).
DSP Report: register data_84_V_read_1_reg_38697442_reg is absorbed into DSP add_ln703_2794_fu_38680990_p2.
DSP Report: register data_84_V_read_1_reg_38697442_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2794_fu_38680990_p2.
DSP Report: operator add_ln703_2794_fu_38680990_p2 is absorbed into DSP add_ln703_2794_fu_38680990_p2.
DSP Report: operator mul_ln1118_1273_fu_6622_p2 is absorbed into DSP add_ln703_2794_fu_38680990_p2.
DSP Report: Generating DSP mul_ln1118_1087_fu_7392_p2, operation Mode is: A''*(B:0x53).
DSP Report: register data_71_V_read_1_reg_38697627_reg is absorbed into DSP mul_ln1118_1087_fu_7392_p2.
DSP Report: register zext_ln1118_1000_reg_38699584_reg is absorbed into DSP mul_ln1118_1087_fu_7392_p2.
DSP Report: operator mul_ln1118_1087_fu_7392_p2 is absorbed into DSP mul_ln1118_1087_fu_7392_p2.
DSP Report: Generating DSP add_ln703_2793_fu_38680980_p2, operation Mode is: C+A''*(B:0x3ff91).
DSP Report: register add_ln703_2793_fu_38680980_p2 is absorbed into DSP add_ln703_2793_fu_38680980_p2.
DSP Report: register add_ln703_2793_fu_38680980_p2 is absorbed into DSP add_ln703_2793_fu_38680980_p2.
DSP Report: operator add_ln703_2793_fu_38680980_p2 is absorbed into DSP add_ln703_2793_fu_38680980_p2.
DSP Report: operator mul_ln1118_2887_fu_4274_p2 is absorbed into DSP add_ln703_2793_fu_38680980_p2.
DSP Report: Generating DSP mul_ln1118_2855_fu_5448_p2, operation Mode is: A''*(B:0x3ff8a).
DSP Report: register mul_ln1118_2855_fu_5448_p2 is absorbed into DSP mul_ln1118_2855_fu_5448_p2.
DSP Report: register mul_ln1118_2855_fu_5448_p2 is absorbed into DSP mul_ln1118_2855_fu_5448_p2.
DSP Report: operator mul_ln1118_2855_fu_5448_p2 is absorbed into DSP mul_ln1118_2855_fu_5448_p2.
DSP Report: Generating DSP mul_ln1118_2871_fu_6834_p2, operation Mode is: A''*(B:0x3ff8e).
DSP Report: register mul_ln1118_2871_fu_6834_p2 is absorbed into DSP mul_ln1118_2871_fu_6834_p2.
DSP Report: register mul_ln1118_2871_fu_6834_p2 is absorbed into DSP mul_ln1118_2871_fu_6834_p2.
DSP Report: operator mul_ln1118_2871_fu_6834_p2 is absorbed into DSP mul_ln1118_2871_fu_6834_p2.
DSP Report: Generating DSP mul_ln1118_2703_fu_4702_p2, operation Mode is: A''*(B:0x3ffaf).
DSP Report: register mul_ln1118_2703_fu_4702_p2 is absorbed into DSP mul_ln1118_2703_fu_4702_p2.
DSP Report: register mul_ln1118_2703_fu_4702_p2 is absorbed into DSP mul_ln1118_2703_fu_4702_p2.
DSP Report: operator mul_ln1118_2703_fu_4702_p2 is absorbed into DSP mul_ln1118_2703_fu_4702_p2.
DSP Report: Generating DSP mul_ln1118_2754_fu_6895_p2, operation Mode is: A''*(B:0x3ff83).
DSP Report: register mul_ln1118_2754_fu_6895_p2 is absorbed into DSP mul_ln1118_2754_fu_6895_p2.
DSP Report: register mul_ln1118_2754_fu_6895_p2 is absorbed into DSP mul_ln1118_2754_fu_6895_p2.
DSP Report: operator mul_ln1118_2754_fu_6895_p2 is absorbed into DSP mul_ln1118_2754_fu_6895_p2.
DSP Report: Generating DSP mul_ln1118_2320_fu_7552_p2, operation Mode is: A''*(B:0x3ffbb).
DSP Report: register mul_ln1118_2320_fu_7552_p2 is absorbed into DSP mul_ln1118_2320_fu_7552_p2.
DSP Report: register mul_ln1118_2320_fu_7552_p2 is absorbed into DSP mul_ln1118_2320_fu_7552_p2.
DSP Report: operator mul_ln1118_2320_fu_7552_p2 is absorbed into DSP mul_ln1118_2320_fu_7552_p2.
DSP Report: Generating DSP mul_ln1118_2335_fu_6232_p2, operation Mode is: A''*(B:0x3ff8d).
DSP Report: register mul_ln1118_2335_fu_6232_p2 is absorbed into DSP mul_ln1118_2335_fu_6232_p2.
DSP Report: register mul_ln1118_2335_fu_6232_p2 is absorbed into DSP mul_ln1118_2335_fu_6232_p2.
DSP Report: operator mul_ln1118_2335_fu_6232_p2 is absorbed into DSP mul_ln1118_2335_fu_6232_p2.
DSP Report: Generating DSP mul_ln1118_1643_fu_6353_p2, operation Mode is: A''*(B:0x3ffad).
DSP Report: register mul_ln1118_1643_fu_6353_p2 is absorbed into DSP mul_ln1118_1643_fu_6353_p2.
DSP Report: register mul_ln1118_1643_fu_6353_p2 is absorbed into DSP mul_ln1118_1643_fu_6353_p2.
DSP Report: operator mul_ln1118_1643_fu_6353_p2 is absorbed into DSP mul_ln1118_1643_fu_6353_p2.
DSP Report: Generating DSP mul_ln1118_2092_fu_6181_p2, operation Mode is: A''*(B:0x3ffa5).
DSP Report: register mul_ln1118_2092_fu_6181_p2 is absorbed into DSP mul_ln1118_2092_fu_6181_p2.
DSP Report: register mul_ln1118_2092_fu_6181_p2 is absorbed into DSP mul_ln1118_2092_fu_6181_p2.
DSP Report: operator mul_ln1118_2092_fu_6181_p2 is absorbed into DSP mul_ln1118_2092_fu_6181_p2.
DSP Report: Generating DSP mul_ln1118_1146_fu_5670_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_1146_fu_5670_p2 is absorbed into DSP mul_ln1118_1146_fu_5670_p2.
DSP Report: register mul_ln1118_1146_fu_5670_p2 is absorbed into DSP mul_ln1118_1146_fu_5670_p2.
DSP Report: operator mul_ln1118_1146_fu_5670_p2 is absorbed into DSP mul_ln1118_1146_fu_5670_p2.
DSP Report: Generating DSP mul_ln1118_1821_fu_6005_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_1821_fu_6005_p2 is absorbed into DSP mul_ln1118_1821_fu_6005_p2.
DSP Report: register mul_ln1118_1821_fu_6005_p2 is absorbed into DSP mul_ln1118_1821_fu_6005_p2.
DSP Report: operator mul_ln1118_1821_fu_6005_p2 is absorbed into DSP mul_ln1118_1821_fu_6005_p2.
DSP Report: Generating DSP mul_ln1118_1837_fu_3905_p2, operation Mode is: A''*(B:0x3ffa2).
DSP Report: register mul_ln1118_1837_fu_3905_p2 is absorbed into DSP mul_ln1118_1837_fu_3905_p2.
DSP Report: register mul_ln1118_1837_fu_3905_p2 is absorbed into DSP mul_ln1118_1837_fu_3905_p2.
DSP Report: operator mul_ln1118_1837_fu_3905_p2 is absorbed into DSP mul_ln1118_1837_fu_3905_p2.
DSP Report: Generating DSP mul_ln1118_1208_fu_4059_p2, operation Mode is: A''*(B:0x3ff6f).
DSP Report: register mul_ln1118_1208_fu_4059_p2 is absorbed into DSP mul_ln1118_1208_fu_4059_p2.
DSP Report: register mul_ln1118_1208_fu_4059_p2 is absorbed into DSP mul_ln1118_1208_fu_4059_p2.
DSP Report: operator mul_ln1118_1208_fu_4059_p2 is absorbed into DSP mul_ln1118_1208_fu_4059_p2.
DSP Report: Generating DSP mul_ln1118_1421_fu_4277_p2, operation Mode is: A''*(B:0x3ff06).
DSP Report: register mul_ln1118_1421_fu_4277_p2 is absorbed into DSP mul_ln1118_1421_fu_4277_p2.
DSP Report: register mul_ln1118_1421_fu_4277_p2 is absorbed into DSP mul_ln1118_1421_fu_4277_p2.
DSP Report: operator mul_ln1118_1421_fu_4277_p2 is absorbed into DSP mul_ln1118_1421_fu_4277_p2.
DSP Report: Generating DSP mul_ln1118_2804_fu_7054_p2, operation Mode is: A''*(B:0x11b).
DSP Report: register data_183_V_read_1_reg_38696005_reg is absorbed into DSP mul_ln1118_2804_fu_7054_p2.
DSP Report: register data_183_V_read_1_reg_38696005_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2804_fu_7054_p2.
DSP Report: operator mul_ln1118_2804_fu_7054_p2 is absorbed into DSP mul_ln1118_2804_fu_7054_p2.
DSP Report: Generating DSP add_ln703_2753_fu_38680722_p2, operation Mode is: PCIN+A''*(B:0x176).
DSP Report: register data_157_V_read_1_reg_38696382_reg is absorbed into DSP add_ln703_2753_fu_38680722_p2.
DSP Report: register data_157_V_read_1_reg_38696382_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2753_fu_38680722_p2.
DSP Report: operator add_ln703_2753_fu_38680722_p2 is absorbed into DSP add_ln703_2753_fu_38680722_p2.
DSP Report: operator mul_ln1118_2384_fu_4296_p2 is absorbed into DSP add_ln703_2753_fu_38680722_p2.
DSP Report: Generating DSP mul_ln1118_2686_fu_7093_p2, operation Mode is: A''*(B:0x97).
DSP Report: register data_176_V_read_1_reg_38696100_reg is absorbed into DSP mul_ln1118_2686_fu_7093_p2.
DSP Report: register data_176_V_read_1_reg_38696100_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2686_fu_7093_p2.
DSP Report: operator mul_ln1118_2686_fu_7093_p2 is absorbed into DSP mul_ln1118_2686_fu_7093_p2.
DSP Report: Generating DSP add_ln703_2778_fu_38680900_p2, operation Mode is: PCIN+A''*(B:0x93).
DSP Report: register data_164_V_read_1_reg_38696274_reg is absorbed into DSP add_ln703_2778_fu_38680900_p2.
DSP Report: register data_164_V_read_1_reg_38696274_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2778_fu_38680900_p2.
DSP Report: operator add_ln703_2778_fu_38680900_p2 is absorbed into DSP add_ln703_2778_fu_38680900_p2.
DSP Report: operator mul_ln1118_2489_fu_4516_p2 is absorbed into DSP add_ln703_2778_fu_38680900_p2.
DSP Report: Generating DSP add_ln703_2778_fu_38680900_p2, operation Mode is: PCIN+A''*(B:0x92).
DSP Report: register data_162_V_read_1_reg_38696304_reg is absorbed into DSP add_ln703_2778_fu_38680900_p2.
DSP Report: register data_162_V_read_1_reg_38696304_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2778_fu_38680900_p2.
DSP Report: operator add_ln703_2778_fu_38680900_p2 is absorbed into DSP add_ln703_2778_fu_38680900_p2.
DSP Report: operator mul_ln1118_2459_fu_4618_p2 is absorbed into DSP add_ln703_2778_fu_38680900_p2.
DSP Report: Generating DSP add_ln703_2778_fu_38680900_p2, operation Mode is: PCIN+A''*(B:0xdf).
DSP Report: register data_193_V_read_1_reg_38695861_reg is absorbed into DSP add_ln703_2778_fu_38680900_p2.
DSP Report: register data_193_V_read_1_reg_38695861_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2778_fu_38680900_p2.
DSP Report: operator add_ln703_2778_fu_38680900_p2 is absorbed into DSP add_ln703_2778_fu_38680900_p2.
DSP Report: operator mul_ln1118_2962_fu_7423_p2 is absorbed into DSP add_ln703_2778_fu_38680900_p2.
DSP Report: Generating DSP add_ln703_2778_reg_38702998_reg, operation Mode is: PCIN+A''*(B:0xdd).
DSP Report: register data_192_V_read_1_reg_38695874_reg is absorbed into DSP add_ln703_2778_reg_38702998_reg.
DSP Report: register data_192_V_read_1_reg_38695874_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2778_reg_38702998_reg.
DSP Report: register add_ln703_2778_reg_38702998_reg is absorbed into DSP add_ln703_2778_reg_38702998_reg.
DSP Report: operator add_ln703_2778_fu_38680900_p2 is absorbed into DSP add_ln703_2778_reg_38702998_reg.
DSP Report: operator mul_ln1118_2948_fu_6231_p2 is absorbed into DSP add_ln703_2778_reg_38702998_reg.
DSP Report: Generating DSP mul_ln1118_2731_fu_7173_p2, operation Mode is: A''*(B:0x2b).
DSP Report: register data_178_V_read_1_reg_38696072_reg is absorbed into DSP mul_ln1118_2731_fu_7173_p2.
DSP Report: register data_178_V_read_1_reg_38696072_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2731_fu_7173_p2.
DSP Report: operator mul_ln1118_2731_fu_7173_p2 is absorbed into DSP mul_ln1118_2731_fu_7173_p2.
DSP Report: Generating DSP add_ln703_3693_fu_38686556_p2, operation Mode is: PCIN+A''*(B:0x33).
DSP Report: register data_171_V_read_1_reg_38696167_reg is absorbed into DSP add_ln703_3693_fu_38686556_p2.
DSP Report: register data_171_V_read_1_reg_38696167_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3693_fu_38686556_p2.
DSP Report: operator add_ln703_3693_fu_38686556_p2 is absorbed into DSP add_ln703_3693_fu_38686556_p2.
DSP Report: operator mul_ln1118_2615_fu_4511_p2 is absorbed into DSP add_ln703_3693_fu_38686556_p2.
DSP Report: Generating DSP mul_ln1118_2767_fu_6714_p2, operation Mode is: A''*(B:0x3ffdb).
DSP Report: register mul_ln1118_2767_fu_6714_p2 is absorbed into DSP mul_ln1118_2767_fu_6714_p2.
DSP Report: register mul_ln1118_2767_fu_6714_p2 is absorbed into DSP mul_ln1118_2767_fu_6714_p2.
DSP Report: operator mul_ln1118_2767_fu_6714_p2 is absorbed into DSP mul_ln1118_2767_fu_6714_p2.
DSP Report: Generating DSP mul_ln1118_2957_fu_4112_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln1118_2957_fu_4112_p2 is absorbed into DSP mul_ln1118_2957_fu_4112_p2.
DSP Report: register mul_ln1118_2957_fu_4112_p2 is absorbed into DSP mul_ln1118_2957_fu_4112_p2.
DSP Report: operator mul_ln1118_2957_fu_4112_p2 is absorbed into DSP mul_ln1118_2957_fu_4112_p2.
DSP Report: Generating DSP mul_ln1118_2499_fu_5845_p2, operation Mode is: A''*(B:0x2e).
DSP Report: register data_164_V_read_1_reg_38696274_reg is absorbed into DSP mul_ln1118_2499_fu_5845_p2.
DSP Report: register data_164_V_read_1_reg_38696274_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2499_fu_5845_p2.
DSP Report: operator mul_ln1118_2499_fu_5845_p2 is absorbed into DSP mul_ln1118_2499_fu_5845_p2.
DSP Report: Generating DSP add_ln703_3690_fu_38686540_p2, operation Mode is: C+A''*(B:0x3ffc3).
DSP Report: register add_ln703_3690_fu_38686540_p2 is absorbed into DSP add_ln703_3690_fu_38686540_p2.
DSP Report: register add_ln703_3690_fu_38686540_p2 is absorbed into DSP add_ln703_3690_fu_38686540_p2.
DSP Report: operator add_ln703_3690_fu_38686540_p2 is absorbed into DSP add_ln703_3690_fu_38686540_p2.
DSP Report: operator mul_ln1118_3006_fu_5638_p2 is absorbed into DSP add_ln703_3690_fu_38686540_p2.
DSP Report: Generating DSP mul_ln1118_2484_fu_5493_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_2484_fu_5493_p2 is absorbed into DSP mul_ln1118_2484_fu_5493_p2.
DSP Report: register mul_ln1118_2484_fu_5493_p2 is absorbed into DSP mul_ln1118_2484_fu_5493_p2.
DSP Report: operator mul_ln1118_2484_fu_5493_p2 is absorbed into DSP mul_ln1118_2484_fu_5493_p2.
DSP Report: Generating DSP mul_ln1118_2564_fu_5374_p2, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register mul_ln1118_2564_fu_5374_p2 is absorbed into DSP mul_ln1118_2564_fu_5374_p2.
DSP Report: register mul_ln1118_2564_fu_5374_p2 is absorbed into DSP mul_ln1118_2564_fu_5374_p2.
DSP Report: operator mul_ln1118_2564_fu_5374_p2 is absorbed into DSP mul_ln1118_2564_fu_5374_p2.
DSP Report: Generating DSP mul_ln1118_2364_fu_3853_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_2364_fu_3853_p2 is absorbed into DSP mul_ln1118_2364_fu_3853_p2.
DSP Report: register mul_ln1118_2364_fu_3853_p2 is absorbed into DSP mul_ln1118_2364_fu_3853_p2.
DSP Report: operator mul_ln1118_2364_fu_3853_p2 is absorbed into DSP mul_ln1118_2364_fu_3853_p2.
DSP Report: Generating DSP mul_ln1118_1834_fu_6325_p2, operation Mode is: A''*(B:0x3ffe7).
DSP Report: register mul_ln1118_1834_fu_6325_p2 is absorbed into DSP mul_ln1118_1834_fu_6325_p2.
DSP Report: register mul_ln1118_1834_fu_6325_p2 is absorbed into DSP mul_ln1118_1834_fu_6325_p2.
DSP Report: operator mul_ln1118_1834_fu_6325_p2 is absorbed into DSP mul_ln1118_1834_fu_6325_p2.
DSP Report: Generating DSP mul_ln1118_1965_fu_6701_p2, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_ln1118_1965_fu_6701_p2 is absorbed into DSP mul_ln1118_1965_fu_6701_p2.
DSP Report: register mul_ln1118_1965_fu_6701_p2 is absorbed into DSP mul_ln1118_1965_fu_6701_p2.
DSP Report: operator mul_ln1118_1965_fu_6701_p2 is absorbed into DSP mul_ln1118_1965_fu_6701_p2.
DSP Report: Generating DSP mul_ln1118_2248_fu_6077_p2, operation Mode is: A''*(B:0x2e).
DSP Report: register data_148_V_read_1_reg_38696520_reg is absorbed into DSP mul_ln1118_2248_fu_6077_p2.
DSP Report: register data_148_V_read_1_reg_38696520_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2248_fu_6077_p2.
DSP Report: operator mul_ln1118_2248_fu_6077_p2 is absorbed into DSP mul_ln1118_2248_fu_6077_p2.
DSP Report: Generating DSP add_ln703_3382_fu_38684629_p2, operation Mode is: PCIN+A''*(B:0x27).
DSP Report: register data_136_V_read_1_reg_38696686_reg is absorbed into DSP add_ln703_3382_fu_38684629_p2.
DSP Report: register data_136_V_read_1_reg_38696686_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3382_fu_38684629_p2.
DSP Report: operator add_ln703_3382_fu_38684629_p2 is absorbed into DSP add_ln703_3382_fu_38684629_p2.
DSP Report: operator mul_ln1118_2052_fu_4649_p2 is absorbed into DSP add_ln703_3382_fu_38684629_p2.
DSP Report: Generating DSP mul_ln1118_2266_fu_6961_p2, operation Mode is: A''*(B:0x1b).
DSP Report: register data_149_V_read_1_reg_38696506_reg is absorbed into DSP mul_ln1118_2266_fu_6961_p2.
DSP Report: register data_149_V_read_1_reg_38696506_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2266_fu_6961_p2.
DSP Report: operator mul_ln1118_2266_fu_6961_p2 is absorbed into DSP mul_ln1118_2266_fu_6961_p2.
DSP Report: Generating DSP add_ln703_3391_fu_38684701_p2, operation Mode is: PCIN+A''*(B:0x17).
DSP Report: register data_80_V_read_1_reg_38697493_reg is absorbed into DSP add_ln703_3391_fu_38684701_p2.
DSP Report: register data_80_V_read_1_reg_38697493_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3391_fu_38684701_p2.
DSP Report: operator add_ln703_3391_fu_38684701_p2 is absorbed into DSP add_ln703_3391_fu_38684701_p2.
DSP Report: operator mul_ln1118_1216_fu_6643_p2 is absorbed into DSP add_ln703_3391_fu_38684701_p2.
DSP Report: Generating DSP add_ln703_3391_reg_38703718_reg, operation Mode is: PCIN+A''*(B:0x13).
DSP Report: register data_100_V_read_1_reg_38697213_reg is absorbed into DSP add_ln703_3391_reg_38703718_reg.
DSP Report: register data_100_V_read_1_reg_38697213_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3391_reg_38703718_reg.
DSP Report: register add_ln703_3391_reg_38703718_reg is absorbed into DSP add_ln703_3391_reg_38703718_reg.
DSP Report: operator add_ln703_3391_fu_38684701_p2 is absorbed into DSP add_ln703_3391_reg_38703718_reg.
DSP Report: operator mul_ln1118_1520_fu_6743_p2 is absorbed into DSP add_ln703_3391_reg_38703718_reg.
DSP Report: Generating DSP mul_ln1118_1445_fu_6135_p2, operation Mode is: A''*(B:0x3a).
DSP Report: register data_95_V_read_1_reg_38697287_reg is absorbed into DSP mul_ln1118_1445_fu_6135_p2.
DSP Report: register data_95_V_read_1_reg_38697287_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1445_fu_6135_p2.
DSP Report: operator mul_ln1118_1445_fu_6135_p2 is absorbed into DSP mul_ln1118_1445_fu_6135_p2.
DSP Report: Generating DSP add_ln703_3381_fu_38684623_p2, operation Mode is: PCIN+A''*(B:0x2b).
DSP Report: register data_96_V_read_1_reg_38697272_reg is absorbed into DSP add_ln703_3381_fu_38684623_p2.
DSP Report: register data_96_V_read_1_reg_38697272_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3381_fu_38684623_p2.
DSP Report: operator add_ln703_3381_fu_38684623_p2 is absorbed into DSP add_ln703_3381_fu_38684623_p2.
DSP Report: operator mul_ln1118_1459_fu_6101_p2 is absorbed into DSP add_ln703_3381_fu_38684623_p2.
DSP Report: Generating DSP add_ln703_3381_fu_38684623_p2, operation Mode is: PCIN+A''*(B:0x37).
DSP Report: register data_135_V_read_1_reg_38696697_reg is absorbed into DSP add_ln703_3381_fu_38684623_p2.
DSP Report: register data_135_V_read_1_reg_38696697_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3381_fu_38684623_p2.
DSP Report: operator add_ln703_3381_fu_38684623_p2 is absorbed into DSP add_ln703_3381_fu_38684623_p2.
DSP Report: operator mul_ln1118_2036_fu_5132_p2 is absorbed into DSP add_ln703_3381_fu_38684623_p2.
DSP Report: Generating DSP mul_ln1118_2016_fu_4423_p2, operation Mode is: A''*(B:0x3fe0c).
DSP Report: register mul_ln1118_2016_fu_4423_p2 is absorbed into DSP mul_ln1118_2016_fu_4423_p2.
DSP Report: register mul_ln1118_2016_fu_4423_p2 is absorbed into DSP mul_ln1118_2016_fu_4423_p2.
DSP Report: operator mul_ln1118_2016_fu_4423_p2 is absorbed into DSP mul_ln1118_2016_fu_4423_p2.
DSP Report: Generating DSP mul_ln1118_2108_fu_5903_p2, operation Mode is: A''*(B:0x3fec7).
DSP Report: register mul_ln1118_2108_fu_5903_p2 is absorbed into DSP mul_ln1118_2108_fu_5903_p2.
DSP Report: register mul_ln1118_2108_fu_5903_p2 is absorbed into DSP mul_ln1118_2108_fu_5903_p2.
DSP Report: operator mul_ln1118_2108_fu_5903_p2 is absorbed into DSP mul_ln1118_2108_fu_5903_p2.
DSP Report: Generating DSP mul_ln1118_1947_fu_7591_p2, operation Mode is: A''*(B:0x3fc07).
DSP Report: register mul_ln1118_1947_fu_7591_p2 is absorbed into DSP mul_ln1118_1947_fu_7591_p2.
DSP Report: register mul_ln1118_1947_fu_7591_p2 is absorbed into DSP mul_ln1118_1947_fu_7591_p2.
DSP Report: operator mul_ln1118_1947_fu_7591_p2 is absorbed into DSP mul_ln1118_1947_fu_7591_p2.
DSP Report: Generating DSP mul_ln1118_1958_fu_6841_p2, operation Mode is: A''*(B:0x3fd31).
DSP Report: register mul_ln1118_1958_fu_6841_p2 is absorbed into DSP mul_ln1118_1958_fu_6841_p2.
DSP Report: register mul_ln1118_1958_fu_6841_p2 is absorbed into DSP mul_ln1118_1958_fu_6841_p2.
DSP Report: operator mul_ln1118_1958_fu_6841_p2 is absorbed into DSP mul_ln1118_1958_fu_6841_p2.
DSP Report: Generating DSP mul_ln1118_1809_fu_6498_p2, operation Mode is: A''*(B:0x3fc9d).
DSP Report: register mul_ln1118_1809_fu_6498_p2 is absorbed into DSP mul_ln1118_1809_fu_6498_p2.
DSP Report: register mul_ln1118_1809_fu_6498_p2 is absorbed into DSP mul_ln1118_1809_fu_6498_p2.
DSP Report: operator mul_ln1118_1809_fu_6498_p2 is absorbed into DSP mul_ln1118_1809_fu_6498_p2.
DSP Report: Generating DSP mul_ln1118_1827_fu_6015_p2, operation Mode is: A''*(B:0x3fc8b).
DSP Report: register mul_ln1118_1827_fu_6015_p2 is absorbed into DSP mul_ln1118_1827_fu_6015_p2.
DSP Report: register mul_ln1118_1827_fu_6015_p2 is absorbed into DSP mul_ln1118_1827_fu_6015_p2.
DSP Report: operator mul_ln1118_1827_fu_6015_p2 is absorbed into DSP mul_ln1118_1827_fu_6015_p2.
DSP Report: Generating DSP mul_ln1118_1437_fu_4892_p2, operation Mode is: A''*(B:0x3fcce).
DSP Report: register mul_ln1118_1437_fu_4892_p2 is absorbed into DSP mul_ln1118_1437_fu_4892_p2.
DSP Report: register mul_ln1118_1437_fu_4892_p2 is absorbed into DSP mul_ln1118_1437_fu_4892_p2.
DSP Report: operator mul_ln1118_1437_fu_4892_p2 is absorbed into DSP mul_ln1118_1437_fu_4892_p2.
DSP Report: Generating DSP mul_ln1118_1452_fu_4235_p2, operation Mode is: A''*(B:0x3fdb0).
DSP Report: register mul_ln1118_1452_fu_4235_p2 is absorbed into DSP mul_ln1118_1452_fu_4235_p2.
DSP Report: register mul_ln1118_1452_fu_4235_p2 is absorbed into DSP mul_ln1118_1452_fu_4235_p2.
DSP Report: operator mul_ln1118_1452_fu_4235_p2 is absorbed into DSP mul_ln1118_1452_fu_4235_p2.
DSP Report: Generating DSP mul_ln1118_2315_fu_4446_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_2315_fu_4446_p2 is absorbed into DSP mul_ln1118_2315_fu_4446_p2.
DSP Report: register mul_ln1118_2315_fu_4446_p2 is absorbed into DSP mul_ln1118_2315_fu_4446_p2.
DSP Report: operator mul_ln1118_2315_fu_4446_p2 is absorbed into DSP mul_ln1118_2315_fu_4446_p2.
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 has port P[26] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1118_2433_fu_4521_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_2433_fu_4521_p2 is absorbed into DSP mul_ln1118_2433_fu_4521_p2.
DSP Report: register mul_ln1118_2433_fu_4521_p2 is absorbed into DSP mul_ln1118_2433_fu_4521_p2.
DSP Report: operator mul_ln1118_2433_fu_4521_p2 is absorbed into DSP mul_ln1118_2433_fu_4521_p2.
DSP Report: Generating DSP mul_ln1118_2658_fu_4616_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_2658_fu_4616_p2 is absorbed into DSP mul_ln1118_2658_fu_4616_p2.
DSP Report: register mul_ln1118_2658_fu_4616_p2 is absorbed into DSP mul_ln1118_2658_fu_4616_p2.
DSP Report: operator mul_ln1118_2658_fu_4616_p2 is absorbed into DSP mul_ln1118_2658_fu_4616_p2.
DSP Report: Generating DSP mul_ln1118_2708_fu_6096_p2, operation Mode is: A''*(B:0x3ff9c).
DSP Report: register mul_ln1118_2708_fu_6096_p2 is absorbed into DSP mul_ln1118_2708_fu_6096_p2.
DSP Report: register mul_ln1118_2708_fu_6096_p2 is absorbed into DSP mul_ln1118_2708_fu_6096_p2.
DSP Report: operator mul_ln1118_2708_fu_6096_p2 is absorbed into DSP mul_ln1118_2708_fu_6096_p2.
DSP Report: Generating DSP mul_ln1118_2526_fu_6849_p2, operation Mode is: A''*(B:0x3ffa4).
DSP Report: register mul_ln1118_2526_fu_6849_p2 is absorbed into DSP mul_ln1118_2526_fu_6849_p2.
DSP Report: register mul_ln1118_2526_fu_6849_p2 is absorbed into DSP mul_ln1118_2526_fu_6849_p2.
DSP Report: operator mul_ln1118_2526_fu_6849_p2 is absorbed into DSP mul_ln1118_2526_fu_6849_p2.
DSP Report: Generating DSP mul_ln1118_2589_fu_5247_p2, operation Mode is: A''*(B:0x3ff47).
DSP Report: register mul_ln1118_2589_fu_5247_p2 is absorbed into DSP mul_ln1118_2589_fu_5247_p2.
DSP Report: register mul_ln1118_2589_fu_5247_p2 is absorbed into DSP mul_ln1118_2589_fu_5247_p2.
DSP Report: operator mul_ln1118_2589_fu_5247_p2 is absorbed into DSP mul_ln1118_2589_fu_5247_p2.
DSP Report: Generating DSP mul_ln1118_2675_fu_7508_p2, operation Mode is: A''*(B:0x3ff63).
DSP Report: register mul_ln1118_2675_fu_7508_p2 is absorbed into DSP mul_ln1118_2675_fu_7508_p2.
DSP Report: register mul_ln1118_2675_fu_7508_p2 is absorbed into DSP mul_ln1118_2675_fu_7508_p2.
DSP Report: operator mul_ln1118_2675_fu_7508_p2 is absorbed into DSP mul_ln1118_2675_fu_7508_p2.
DSP Report: Generating DSP mul_ln1118_2742_fu_7212_p2, operation Mode is: A''*(B:0x3ff74).
DSP Report: register mul_ln1118_2742_fu_7212_p2 is absorbed into DSP mul_ln1118_2742_fu_7212_p2.
DSP Report: register mul_ln1118_2742_fu_7212_p2 is absorbed into DSP mul_ln1118_2742_fu_7212_p2.
DSP Report: operator mul_ln1118_2742_fu_7212_p2 is absorbed into DSP mul_ln1118_2742_fu_7212_p2.
DSP Report: Generating DSP mul_ln1118_2216_fu_7320_p2, operation Mode is: A''*(B:0x3ff0a).
DSP Report: register mul_ln1118_2216_fu_7320_p2 is absorbed into DSP mul_ln1118_2216_fu_7320_p2.
DSP Report: register mul_ln1118_2216_fu_7320_p2 is absorbed into DSP mul_ln1118_2216_fu_7320_p2.
DSP Report: operator mul_ln1118_2216_fu_7320_p2 is absorbed into DSP mul_ln1118_2216_fu_7320_p2.
DSP Report: Generating DSP mul_ln1118_2450_fu_6494_p2, operation Mode is: A''*(B:0x11f).
DSP Report: register data_161_V_read_1_reg_38696319_reg is absorbed into DSP mul_ln1118_2450_fu_6494_p2.
DSP Report: register data_161_V_read_1_reg_38696319_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2450_fu_6494_p2.
DSP Report: operator mul_ln1118_2450_fu_6494_p2 is absorbed into DSP mul_ln1118_2450_fu_6494_p2.
DSP Report: Generating DSP add_ln703_3166_fu_38683361_p2, operation Mode is: PCIN+A''*(B:0x1b7).
DSP Report: register data_159_V_read_1_reg_38696350_reg is absorbed into DSP add_ln703_3166_fu_38683361_p2.
DSP Report: register data_159_V_read_1_reg_38696350_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3166_fu_38683361_p2.
DSP Report: operator add_ln703_3166_fu_38683361_p2 is absorbed into DSP add_ln703_3166_fu_38683361_p2.
DSP Report: operator mul_ln1118_2422_fu_5235_p2 is absorbed into DSP add_ln703_3166_fu_38683361_p2.
DSP Report: Generating DSP add_ln703_3166_fu_38683361_p2, operation Mode is: PCIN+A''*(B:0x126).
DSP Report: register data_156_V_read_1_reg_38696396_reg is absorbed into DSP add_ln703_3166_fu_38683361_p2.
DSP Report: register data_156_V_read_1_reg_38696396_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3166_fu_38683361_p2.
DSP Report: operator add_ln703_3166_fu_38683361_p2 is absorbed into DSP add_ln703_3166_fu_38683361_p2.
DSP Report: operator mul_ln1118_2374_fu_6039_p2 is absorbed into DSP add_ln703_3166_fu_38683361_p2.
DSP Report: Generating DSP add_ln703_3166_fu_38683361_p2, operation Mode is: PCIN+A''*(B:0x171).
DSP Report: register data_160_V_read_1_reg_38696333_reg is absorbed into DSP add_ln703_3166_fu_38683361_p2.
DSP Report: register data_160_V_read_1_reg_38696333_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3166_fu_38683361_p2.
DSP Report: operator add_ln703_3166_fu_38683361_p2 is absorbed into DSP add_ln703_3166_fu_38683361_p2.
DSP Report: operator mul_ln1118_2434_fu_5760_p2 is absorbed into DSP add_ln703_3166_fu_38683361_p2.
DSP Report: Generating DSP mul_ln1118_2664_fu_5857_p2, operation Mode is: A''*(B:0x111).
DSP Report: register data_174_V_read_1_reg_38696126_reg is absorbed into DSP mul_ln1118_2664_fu_5857_p2.
DSP Report: register data_174_V_read_1_reg_38696126_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2664_fu_5857_p2.
DSP Report: operator mul_ln1118_2664_fu_5857_p2 is absorbed into DSP mul_ln1118_2664_fu_5857_p2.
DSP Report: Generating DSP add_ln703_3633_fu_38686196_p2, operation Mode is: PCIN+A''*(B:0x148).
DSP Report: register data_168_V_read_1_reg_38696211_reg is absorbed into DSP add_ln703_3633_fu_38686196_p2.
DSP Report: register data_168_V_read_1_reg_38696211_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3633_fu_38686196_p2.
DSP Report: operator add_ln703_3633_fu_38686196_p2 is absorbed into DSP add_ln703_3633_fu_38686196_p2.
DSP Report: operator mul_ln1118_2563_fu_5860_p2 is absorbed into DSP add_ln703_3633_fu_38686196_p2.
DSP Report: Generating DSP add_ln703_3633_fu_38686196_p2, operation Mode is: PCIN+A''*(B:0x10f).
DSP Report: register data_167_V_read_1_reg_38696226_reg is absorbed into DSP add_ln703_3633_fu_38686196_p2.
DSP Report: register data_167_V_read_1_reg_38696226_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3633_fu_38686196_p2.
DSP Report: operator add_ln703_3633_fu_38686196_p2 is absorbed into DSP add_ln703_3633_fu_38686196_p2.
DSP Report: operator mul_ln1118_2546_fu_4624_p2 is absorbed into DSP add_ln703_3633_fu_38686196_p2.
DSP Report: Generating DSP add_ln703_3633_reg_38703963_reg, operation Mode is: PCIN+A''*(B:0x153).
DSP Report: register data_169_V_read_1_reg_38696195_reg is absorbed into DSP add_ln703_3633_reg_38703963_reg.
DSP Report: register data_169_V_read_1_reg_38696195_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3633_reg_38703963_reg.
DSP Report: register add_ln703_3633_reg_38703963_reg is absorbed into DSP add_ln703_3633_reg_38703963_reg.
DSP Report: operator add_ln703_3633_fu_38686196_p2 is absorbed into DSP add_ln703_3633_reg_38703963_reg.
DSP Report: operator mul_ln1118_2581_fu_3977_p2 is absorbed into DSP add_ln703_3633_reg_38703963_reg.
DSP Report: Generating DSP mul_ln1118_2698_fu_5560_p2, operation Mode is: A''*(B:0xcd).
DSP Report: register data_176_V_read_1_reg_38696100_reg is absorbed into DSP mul_ln1118_2698_fu_5560_p2.
DSP Report: register data_176_V_read_1_reg_38696100_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2698_fu_5560_p2.
DSP Report: operator mul_ln1118_2698_fu_5560_p2 is absorbed into DSP mul_ln1118_2698_fu_5560_p2.
DSP Report: Generating DSP add_ln703_3640_fu_38686244_p2, operation Mode is: PCIN+A''*(B:0xad).
DSP Report: register data_173_V_read_1_reg_38696142_reg is absorbed into DSP add_ln703_3640_fu_38686244_p2.
DSP Report: register data_173_V_read_1_reg_38696142_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3640_fu_38686244_p2.
DSP Report: operator add_ln703_3640_fu_38686244_p2 is absorbed into DSP add_ln703_3640_fu_38686244_p2.
DSP Report: operator mul_ln1118_2648_fu_6346_p2 is absorbed into DSP add_ln703_3640_fu_38686244_p2.
DSP Report: Generating DSP add_ln703_3640_fu_38686244_p2, operation Mode is: PCIN+A''*(B:0xf7).
DSP Report: register data_172_V_read_1_reg_38696155_reg is absorbed into DSP add_ln703_3640_fu_38686244_p2.
DSP Report: register data_172_V_read_1_reg_38696155_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3640_fu_38686244_p2.
DSP Report: operator add_ln703_3640_fu_38686244_p2 is absorbed into DSP add_ln703_3640_fu_38686244_p2.
DSP Report: operator mul_ln1118_2632_fu_3766_p2 is absorbed into DSP add_ln703_3640_fu_38686244_p2.
DSP Report: Generating DSP add_ln703_3640_reg_38703973_reg, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register data_175_V_read_1_reg_38696114_reg is absorbed into DSP add_ln703_3640_reg_38703973_reg.
DSP Report: register data_175_V_read_1_reg_38696114_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3640_reg_38703973_reg.
DSP Report: register add_ln703_3640_reg_38703973_reg is absorbed into DSP add_ln703_3640_reg_38703973_reg.
DSP Report: operator add_ln703_3640_fu_38686244_p2 is absorbed into DSP add_ln703_3640_reg_38703973_reg.
DSP Report: operator mul_ln1118_2681_fu_3971_p2 is absorbed into DSP add_ln703_3640_reg_38703973_reg.
DSP Report: Generating DSP mul_ln1118_2781_fu_6459_p2, operation Mode is: A''*(B:0x11f).
DSP Report: register data_181_V_read_1_reg_38696030_reg is absorbed into DSP mul_ln1118_2781_fu_6459_p2.
DSP Report: register data_181_V_read_1_reg_38696030_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2781_fu_6459_p2.
DSP Report: operator mul_ln1118_2781_fu_6459_p2 is absorbed into DSP mul_ln1118_2781_fu_6459_p2.
DSP Report: Generating DSP add_ln703_3637_fu_38686218_p2, operation Mode is: PCIN+A''*(B:0x114).
DSP Report: register data_182_V_read_1_reg_38696016_reg is absorbed into DSP add_ln703_3637_fu_38686218_p2.
DSP Report: register data_182_V_read_1_reg_38696016_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3637_fu_38686218_p2.
DSP Report: operator add_ln703_3637_fu_38686218_p2 is absorbed into DSP add_ln703_3637_fu_38686218_p2.
DSP Report: operator mul_ln1118_2798_fu_5824_p2 is absorbed into DSP add_ln703_3637_fu_38686218_p2.
DSP Report: Generating DSP mul_ln1118_2614_fu_5711_p2, operation Mode is: A''*(B:0x91).
DSP Report: register data_171_V_read_1_reg_38696167_reg is absorbed into DSP mul_ln1118_2614_fu_5711_p2.
DSP Report: register data_171_V_read_1_reg_38696167_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2614_fu_5711_p2.
DSP Report: operator mul_ln1118_2614_fu_5711_p2 is absorbed into DSP mul_ln1118_2614_fu_5711_p2.
DSP Report: Generating DSP add_ln703_3636_fu_38686208_p2, operation Mode is: PCIN+A''*(B:0x103).
DSP Report: register data_185_V_read_1_reg_38695973_reg is absorbed into DSP add_ln703_3636_fu_38686208_p2.
DSP Report: register data_185_V_read_1_reg_38695973_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3636_fu_38686208_p2.
DSP Report: operator add_ln703_3636_fu_38686208_p2 is absorbed into DSP add_ln703_3636_fu_38686208_p2.
DSP Report: operator mul_ln1118_2850_fu_6338_p2 is absorbed into DSP add_ln703_3636_fu_38686208_p2.
DSP Report: Generating DSP add_ln703_3637_reg_38703968_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_3637_reg_38703968_reg is absorbed into DSP add_ln703_3637_reg_38703968_reg.
DSP Report: operator add_ln703_3637_fu_38686218_p2 is absorbed into DSP add_ln703_3637_reg_38703968_reg.
DSP Report: Generating DSP mul_ln1118_2956_fu_4735_p2, operation Mode is: A''*(B:0x5d).
DSP Report: register data_192_V_read_1_reg_38695874_reg is absorbed into DSP mul_ln1118_2956_fu_4735_p2.
DSP Report: register data_192_V_read_1_reg_38695874_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2956_fu_4735_p2.
DSP Report: operator mul_ln1118_2956_fu_4735_p2 is absorbed into DSP mul_ln1118_2956_fu_4735_p2.
DSP Report: Generating DSP add_ln703_3652_fu_38686322_p2, operation Mode is: PCIN+A''*(B:0x5e).
DSP Report: register data_189_V_read_1_reg_38695917_reg is absorbed into DSP add_ln703_3652_fu_38686322_p2.
DSP Report: register data_189_V_read_1_reg_38695917_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3652_fu_38686322_p2.
DSP Report: operator add_ln703_3652_fu_38686322_p2 is absorbed into DSP add_ln703_3652_fu_38686322_p2.
DSP Report: operator mul_ln1118_2912_fu_6842_p2 is absorbed into DSP add_ln703_3652_fu_38686322_p2.
DSP Report: Generating DSP add_ln703_3652_fu_38686322_p2, operation Mode is: PCIN+A''*(B:0x47).
DSP Report: register data_170_V_read_1_reg_38696181_reg is absorbed into DSP add_ln703_3652_fu_38686322_p2.
DSP Report: register data_170_V_read_1_reg_38696181_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3652_fu_38686322_p2.
DSP Report: operator add_ln703_3652_fu_38686322_p2 is absorbed into DSP add_ln703_3652_fu_38686322_p2.
DSP Report: operator mul_ln1118_2595_fu_6687_p2 is absorbed into DSP add_ln703_3652_fu_38686322_p2.
DSP Report: Generating DSP add_ln703_3652_reg_38703988_reg, operation Mode is: PCIN+A''*(B:0x49).
DSP Report: register data_190_V_read_1_reg_38695905_reg is absorbed into DSP add_ln703_3652_reg_38703988_reg.
DSP Report: register data_190_V_read_1_reg_38695905_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3652_reg_38703988_reg.
DSP Report: register add_ln703_3652_reg_38703988_reg is absorbed into DSP add_ln703_3652_reg_38703988_reg.
DSP Report: operator add_ln703_3652_fu_38686322_p2 is absorbed into DSP add_ln703_3652_reg_38703988_reg.
DSP Report: operator mul_ln1118_2928_fu_4256_p2 is absorbed into DSP add_ln703_3652_reg_38703988_reg.
DSP Report: Generating DSP mul_ln1118_2766_fu_3989_p2, operation Mode is: A''*(B:0xdf).
DSP Report: register data_180_V_read_1_reg_38696046_reg is absorbed into DSP mul_ln1118_2766_fu_3989_p2.
DSP Report: register data_180_V_read_1_reg_38696046_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2766_fu_3989_p2.
DSP Report: operator mul_ln1118_2766_fu_3989_p2 is absorbed into DSP mul_ln1118_2766_fu_3989_p2.
DSP Report: Generating DSP add_ln703_3645_fu_38686270_p2, operation Mode is: PCIN+A''*(B:0xda).
DSP Report: register data_183_V_read_1_reg_38696005_reg is absorbed into DSP add_ln703_3645_fu_38686270_p2.
DSP Report: register data_183_V_read_1_reg_38696005_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3645_fu_38686270_p2.
DSP Report: operator add_ln703_3645_fu_38686270_p2 is absorbed into DSP add_ln703_3645_fu_38686270_p2.
DSP Report: operator mul_ln1118_2817_fu_5120_p2 is absorbed into DSP add_ln703_3645_fu_38686270_p2.
DSP Report: Generating DSP mul_ln1118_2867_fu_5855_p2, operation Mode is: A''*(B:0xe8).
DSP Report: register data_186_V_read_1_reg_38695959_reg is absorbed into DSP mul_ln1118_2867_fu_5855_p2.
DSP Report: register data_186_V_read_1_reg_38695959_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2867_fu_5855_p2.
DSP Report: operator mul_ln1118_2867_fu_5855_p2 is absorbed into DSP mul_ln1118_2867_fu_5855_p2.
DSP Report: Generating DSP add_ln703_3644_fu_38686260_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3644_fu_38686260_p2 is absorbed into DSP add_ln703_3644_fu_38686260_p2.
DSP Report: register add_ln703_3644_fu_38686260_p2 is absorbed into DSP add_ln703_3644_fu_38686260_p2.
DSP Report: register add_ln703_3644_fu_38686260_p2 is absorbed into DSP add_ln703_3644_fu_38686260_p2.
DSP Report: register add_ln703_3644_fu_38686260_p2 is absorbed into DSP add_ln703_3644_fu_38686260_p2.
DSP Report: register add_ln703_3644_fu_38686260_p2 is absorbed into DSP add_ln703_3644_fu_38686260_p2.
DSP Report: operator add_ln703_3644_fu_38686260_p2 is absorbed into DSP add_ln703_3644_fu_38686260_p2.
DSP Report: Generating DSP mul_ln1118_2548_fu_6133_p2, operation Mode is: A''*(B:0x3ff39).
DSP Report: register mul_ln1118_2548_fu_6133_p2 is absorbed into DSP mul_ln1118_2548_fu_6133_p2.
DSP Report: register mul_ln1118_2548_fu_6133_p2 is absorbed into DSP mul_ln1118_2548_fu_6133_p2.
DSP Report: operator mul_ln1118_2548_fu_6133_p2 is absorbed into DSP mul_ln1118_2548_fu_6133_p2.
DSP Report: Generating DSP mul_ln1118_2666_fu_7080_p2, operation Mode is: A''*(B:0x3ff5b).
DSP Report: register mul_ln1118_2666_fu_7080_p2 is absorbed into DSP mul_ln1118_2666_fu_7080_p2.
DSP Report: register mul_ln1118_2666_fu_7080_p2 is absorbed into DSP mul_ln1118_2666_fu_7080_p2.
DSP Report: operator mul_ln1118_2666_fu_7080_p2 is absorbed into DSP mul_ln1118_2666_fu_7080_p2.
DSP Report: Generating DSP mul_ln1118_2317_fu_7331_p2, operation Mode is: A''*(B:0x3ff7a).
DSP Report: register mul_ln1118_2317_fu_7331_p2 is absorbed into DSP mul_ln1118_2317_fu_7331_p2.
DSP Report: register mul_ln1118_2317_fu_7331_p2 is absorbed into DSP mul_ln1118_2317_fu_7331_p2.
DSP Report: operator mul_ln1118_2317_fu_7331_p2 is absorbed into DSP mul_ln1118_2317_fu_7331_p2.
DSP Report: Generating DSP mul_ln1118_2896_fu_6809_p2, operation Mode is: A''*(B:0x3ff5f).
DSP Report: register mul_ln1118_2896_fu_6809_p2 is absorbed into DSP mul_ln1118_2896_fu_6809_p2.
DSP Report: register mul_ln1118_2896_fu_6809_p2 is absorbed into DSP mul_ln1118_2896_fu_6809_p2.
DSP Report: operator mul_ln1118_2896_fu_6809_p2 is absorbed into DSP mul_ln1118_2896_fu_6809_p2.
DSP Report: Generating DSP mul_ln1118_2847_fu_7448_p2, operation Mode is: A''*(B:0x3ff7b).
DSP Report: register mul_ln1118_2847_fu_7448_p2 is absorbed into DSP mul_ln1118_2847_fu_7448_p2.
DSP Report: register mul_ln1118_2847_fu_7448_p2 is absorbed into DSP mul_ln1118_2847_fu_7448_p2.
DSP Report: operator mul_ln1118_2847_fu_7448_p2 is absorbed into DSP mul_ln1118_2847_fu_7448_p2.
DSP Report: Generating DSP mul_ln1118_2878_fu_5718_p2, operation Mode is: A''*(B:0x3ff09).
DSP Report: register mul_ln1118_2878_fu_5718_p2 is absorbed into DSP mul_ln1118_2878_fu_5718_p2.
DSP Report: register mul_ln1118_2878_fu_5718_p2 is absorbed into DSP mul_ln1118_2878_fu_5718_p2.
DSP Report: operator mul_ln1118_2878_fu_5718_p2 is absorbed into DSP mul_ln1118_2878_fu_5718_p2.
DSP Report: Generating DSP mul_ln1118_2312_fu_4173_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_2312_fu_4173_p2 is absorbed into DSP mul_ln1118_2312_fu_4173_p2.
DSP Report: register mul_ln1118_2312_fu_4173_p2 is absorbed into DSP mul_ln1118_2312_fu_4173_p2.
DSP Report: operator mul_ln1118_2312_fu_4173_p2 is absorbed into DSP mul_ln1118_2312_fu_4173_p2.
DSP Report: Generating DSP mul_ln1118_2813_fu_5112_p2, operation Mode is: A''*(B:0x3ffca).
DSP Report: register mul_ln1118_2813_fu_5112_p2 is absorbed into DSP mul_ln1118_2813_fu_5112_p2.
DSP Report: register mul_ln1118_2813_fu_5112_p2 is absorbed into DSP mul_ln1118_2813_fu_5112_p2.
DSP Report: operator mul_ln1118_2813_fu_5112_p2 is absorbed into DSP mul_ln1118_2813_fu_5112_p2.
DSP Report: Generating DSP mul_ln1118_2185_fu_3816_p2, operation Mode is: A''*(B:0x3ffcd).
DSP Report: register mul_ln1118_2185_fu_3816_p2 is absorbed into DSP mul_ln1118_2185_fu_3816_p2.
DSP Report: register mul_ln1118_2185_fu_3816_p2 is absorbed into DSP mul_ln1118_2185_fu_3816_p2.
DSP Report: operator mul_ln1118_2185_fu_3816_p2 is absorbed into DSP mul_ln1118_2185_fu_3816_p2.
DSP Report: Generating DSP mul_ln1118_2232_fu_6084_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_2232_fu_6084_p2 is absorbed into DSP mul_ln1118_2232_fu_6084_p2.
DSP Report: register mul_ln1118_2232_fu_6084_p2 is absorbed into DSP mul_ln1118_2232_fu_6084_p2.
DSP Report: operator mul_ln1118_2232_fu_6084_p2 is absorbed into DSP mul_ln1118_2232_fu_6084_p2.
DSP Report: Generating DSP mul_ln1118_2085_fu_5572_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_2085_fu_5572_p2 is absorbed into DSP mul_ln1118_2085_fu_5572_p2.
DSP Report: register mul_ln1118_2085_fu_5572_p2 is absorbed into DSP mul_ln1118_2085_fu_5572_p2.
DSP Report: operator mul_ln1118_2085_fu_5572_p2 is absorbed into DSP mul_ln1118_2085_fu_5572_p2.
DSP Report: Generating DSP mul_ln1118_1264_fu_5289_p2, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register mul_ln1118_1264_fu_5289_p2 is absorbed into DSP mul_ln1118_1264_fu_5289_p2.
DSP Report: register mul_ln1118_1264_fu_5289_p2 is absorbed into DSP mul_ln1118_1264_fu_5289_p2.
DSP Report: operator mul_ln1118_1264_fu_5289_p2 is absorbed into DSP mul_ln1118_1264_fu_5289_p2.
DSP Report: Generating DSP add_ln703_3363_fu_38684503_p2, operation Mode is: C+A''*(B:0x71).
DSP Report: register data_194_V_read_1_reg_38695847_reg is absorbed into DSP add_ln703_3363_fu_38684503_p2.
DSP Report: register data_194_V_read_1_reg_38695847_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3363_fu_38684503_p2.
DSP Report: operator add_ln703_3363_fu_38684503_p2 is absorbed into DSP add_ln703_3363_fu_38684503_p2.
DSP Report: operator mul_ln1118_2985_fu_7139_p2 is absorbed into DSP add_ln703_3363_fu_38684503_p2.
DSP Report: Generating DSP mul_ln1118_2794_fu_4514_p2, operation Mode is: A''*(B:0x69).
DSP Report: register data_182_V_read_1_reg_38696016_reg is absorbed into DSP mul_ln1118_2794_fu_4514_p2.
DSP Report: register data_182_V_read_1_reg_38696016_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2794_fu_4514_p2.
DSP Report: operator mul_ln1118_2794_fu_4514_p2 is absorbed into DSP mul_ln1118_2794_fu_4514_p2.
DSP Report: Generating DSP add_ln703_3362_fu_38684497_p2, operation Mode is: PCIN+A''*(B:0x5a).
DSP Report: register data_161_V_read_1_reg_38696319_reg is absorbed into DSP add_ln703_3362_fu_38684497_p2.
DSP Report: register data_161_V_read_1_reg_38696319_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3362_fu_38684497_p2.
DSP Report: operator add_ln703_3362_fu_38684497_p2 is absorbed into DSP add_ln703_3362_fu_38684497_p2.
DSP Report: operator mul_ln1118_2451_fu_3895_p2 is absorbed into DSP add_ln703_3362_fu_38684497_p2.
DSP Report: Generating DSP add_ln703_3362_reg_38703688_reg, operation Mode is: PCIN+A''*(B:0x71).
DSP Report: register data_173_V_read_1_reg_38696142_reg is absorbed into DSP add_ln703_3362_reg_38703688_reg.
DSP Report: register data_173_V_read_1_reg_38696142_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3362_reg_38703688_reg.
DSP Report: register add_ln703_3362_reg_38703688_reg is absorbed into DSP add_ln703_3362_reg_38703688_reg.
DSP Report: operator add_ln703_3362_fu_38684497_p2 is absorbed into DSP add_ln703_3362_reg_38703688_reg.
DSP Report: operator mul_ln1118_2644_fu_4758_p2 is absorbed into DSP add_ln703_3362_reg_38703688_reg.
DSP Report: Generating DSP mul_ln1118_2628_fu_7185_p2, operation Mode is: A''*(B:0x3ff9f).
DSP Report: register mul_ln1118_2628_fu_7185_p2 is absorbed into DSP mul_ln1118_2628_fu_7185_p2.
DSP Report: register mul_ln1118_2628_fu_7185_p2 is absorbed into DSP mul_ln1118_2628_fu_7185_p2.
DSP Report: operator mul_ln1118_2628_fu_7185_p2 is absorbed into DSP mul_ln1118_2628_fu_7185_p2.
DSP Report: Generating DSP mul_ln1118_2711_fu_7066_p2, operation Mode is: A''*(B:0x3ff89).
DSP Report: register mul_ln1118_2711_fu_7066_p2 is absorbed into DSP mul_ln1118_2711_fu_7066_p2.
DSP Report: register mul_ln1118_2711_fu_7066_p2 is absorbed into DSP mul_ln1118_2711_fu_7066_p2.
DSP Report: operator mul_ln1118_2711_fu_7066_p2 is absorbed into DSP mul_ln1118_2711_fu_7066_p2.
DSP Report: Generating DSP add_ln703_3350_fu_38684413_p2, operation Mode is: C+A''*(B:0x3ff9c).
DSP Report: register add_ln703_3350_fu_38684413_p2 is absorbed into DSP add_ln703_3350_fu_38684413_p2.
DSP Report: register add_ln703_3350_fu_38684413_p2 is absorbed into DSP add_ln703_3350_fu_38684413_p2.
DSP Report: operator add_ln703_3350_fu_38684413_p2 is absorbed into DSP add_ln703_3350_fu_38684413_p2.
DSP Report: operator mul_ln1118_2953_fu_5634_p2 is absorbed into DSP add_ln703_3350_fu_38684413_p2.
DSP Report: Generating DSP mul_ln1118_2529_fu_4450_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_2529_fu_4450_p2 is absorbed into DSP mul_ln1118_2529_fu_4450_p2.
DSP Report: register mul_ln1118_2529_fu_4450_p2 is absorbed into DSP mul_ln1118_2529_fu_4450_p2.
DSP Report: operator mul_ln1118_2529_fu_4450_p2 is absorbed into DSP mul_ln1118_2529_fu_4450_p2.
DSP Report: Generating DSP mul_ln1118_2907_fu_5063_p2, operation Mode is: A''*(B:0x3ffea).
DSP Report: register mul_ln1118_2907_fu_5063_p2 is absorbed into DSP mul_ln1118_2907_fu_5063_p2.
DSP Report: register mul_ln1118_2907_fu_5063_p2 is absorbed into DSP mul_ln1118_2907_fu_5063_p2.
DSP Report: operator mul_ln1118_2907_fu_5063_p2 is absorbed into DSP mul_ln1118_2907_fu_5063_p2.
DSP Report: Generating DSP mul_ln1118_2967_fu_4855_p2, operation Mode is: A''*(B:0x4e).
DSP Report: register data_193_V_read_1_reg_38695861_reg is absorbed into DSP mul_ln1118_2967_fu_4855_p2.
DSP Report: register data_193_V_read_1_reg_38695861_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2967_fu_4855_p2.
DSP Report: operator mul_ln1118_2967_fu_4855_p2 is absorbed into DSP mul_ln1118_2967_fu_4855_p2.
DSP Report: Generating DSP add_ln703_3139_fu_38683180_p2, operation Mode is: C+A''*(B:0x3ffaa).
DSP Report: register add_ln703_3139_fu_38683180_p2 is absorbed into DSP add_ln703_3139_fu_38683180_p2.
DSP Report: register add_ln703_3139_fu_38683180_p2 is absorbed into DSP add_ln703_3139_fu_38683180_p2.
DSP Report: operator add_ln703_3139_fu_38683180_p2 is absorbed into DSP add_ln703_3139_fu_38683180_p2.
DSP Report: operator mul_ln1118_2893_fu_5740_p2 is absorbed into DSP add_ln703_3139_fu_38683180_p2.
DSP Report: Generating DSP add_ln703_3140_reg_38703398_reg, operation Mode is: C+A''*(B:0xa1).
DSP Report: register data_194_V_read_1_reg_38695847_reg is absorbed into DSP add_ln703_3140_reg_38703398_reg.
DSP Report: register data_194_V_read_1_reg_38695847_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3140_reg_38703398_reg.
DSP Report: register add_ln703_3140_reg_38703398_reg is absorbed into DSP add_ln703_3140_reg_38703398_reg.
DSP Report: operator add_ln703_3140_fu_38683190_p2 is absorbed into DSP add_ln703_3140_reg_38703398_reg.
DSP Report: operator mul_ln1118_2983_fu_4845_p2 is absorbed into DSP add_ln703_3140_reg_38703398_reg.
DSP Report: Generating DSP mul_ln1118_2625_fu_6725_p2, operation Mode is: A''*(B:0x3fdab).
DSP Report: register mul_ln1118_2625_fu_6725_p2 is absorbed into DSP mul_ln1118_2625_fu_6725_p2.
DSP Report: register mul_ln1118_2625_fu_6725_p2 is absorbed into DSP mul_ln1118_2625_fu_6725_p2.
DSP Report: operator mul_ln1118_2625_fu_6725_p2 is absorbed into DSP mul_ln1118_2625_fu_6725_p2.
DSP Report: Generating DSP mul_ln1118_2707_fu_4117_p2, operation Mode is: A''*(B:0x3fd40).
DSP Report: register mul_ln1118_2707_fu_4117_p2 is absorbed into DSP mul_ln1118_2707_fu_4117_p2.
DSP Report: register mul_ln1118_2707_fu_4117_p2 is absorbed into DSP mul_ln1118_2707_fu_4117_p2.
DSP Report: operator mul_ln1118_2707_fu_4117_p2 is absorbed into DSP mul_ln1118_2707_fu_4117_p2.
DSP Report: Generating DSP mul_ln1118_2372_fu_7183_p2, operation Mode is: A''*(B:0x3fc68).
DSP Report: register mul_ln1118_2372_fu_7183_p2 is absorbed into DSP mul_ln1118_2372_fu_7183_p2.
DSP Report: register mul_ln1118_2372_fu_7183_p2 is absorbed into DSP mul_ln1118_2372_fu_7183_p2.
DSP Report: operator mul_ln1118_2372_fu_7183_p2 is absorbed into DSP mul_ln1118_2372_fu_7183_p2.
DSP Report: Generating DSP mul_ln1118_2090_fu_5956_p2, operation Mode is: A''*(B:0x77).
DSP Report: register data_139_V_read_1_reg_38696643_reg is absorbed into DSP mul_ln1118_2090_fu_5956_p2.
DSP Report: register data_139_V_read_1_reg_38696643_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2090_fu_5956_p2.
DSP Report: operator mul_ln1118_2090_fu_5956_p2 is absorbed into DSP mul_ln1118_2090_fu_5956_p2.
DSP Report: Generating DSP add_ln703_2584_fu_38679684_p2, operation Mode is: C+A''*(B:0x3ffad).
DSP Report: register add_ln703_2584_fu_38679684_p2 is absorbed into DSP add_ln703_2584_fu_38679684_p2.
DSP Report: register add_ln703_2584_fu_38679684_p2 is absorbed into DSP add_ln703_2584_fu_38679684_p2.
DSP Report: operator add_ln703_2584_fu_38679684_p2 is absorbed into DSP add_ln703_2584_fu_38679684_p2.
DSP Report: operator mul_ln1118_2853_fu_5266_p2 is absorbed into DSP add_ln703_2584_fu_38679684_p2.
DSP Report: Generating DSP mul_ln1118_2273_fu_4519_p2, operation Mode is: A''*(B:0x3ffaa).
DSP Report: register mul_ln1118_2273_fu_4519_p2 is absorbed into DSP mul_ln1118_2273_fu_4519_p2.
DSP Report: register mul_ln1118_2273_fu_4519_p2 is absorbed into DSP mul_ln1118_2273_fu_4519_p2.
DSP Report: operator mul_ln1118_2273_fu_4519_p2 is absorbed into DSP mul_ln1118_2273_fu_4519_p2.
DSP Report: Generating DSP mul_ln1118_2193_fu_4631_p2, operation Mode is: A''*(B:0x3ffb5).
DSP Report: register mul_ln1118_2193_fu_4631_p2 is absorbed into DSP mul_ln1118_2193_fu_4631_p2.
DSP Report: register mul_ln1118_2193_fu_4631_p2 is absorbed into DSP mul_ln1118_2193_fu_4631_p2.
DSP Report: operator mul_ln1118_2193_fu_4631_p2 is absorbed into DSP mul_ln1118_2193_fu_4631_p2.
DSP Report: Generating DSP mul_ln1118_1901_fu_4657_p2, operation Mode is: A''*(B:0x16).
DSP Report: register data_126_V_read_1_reg_38696827_reg is absorbed into DSP mul_ln1118_1901_fu_4657_p2.
DSP Report: register data_126_V_read_1_reg_38696827_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1901_fu_4657_p2.
DSP Report: operator mul_ln1118_1901_fu_4657_p2 is absorbed into DSP mul_ln1118_1901_fu_4657_p2.
DSP Report: Generating DSP add_ln703_2593_fu_38679742_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2593_fu_38679742_p2 is absorbed into DSP add_ln703_2593_fu_38679742_p2.
DSP Report: register add_ln703_2593_fu_38679742_p2 is absorbed into DSP add_ln703_2593_fu_38679742_p2.
DSP Report: register add_ln703_2593_fu_38679742_p2 is absorbed into DSP add_ln703_2593_fu_38679742_p2.
DSP Report: register add_ln703_2593_fu_38679742_p2 is absorbed into DSP add_ln703_2593_fu_38679742_p2.
DSP Report: register add_ln703_2593_fu_38679742_p2 is absorbed into DSP add_ln703_2593_fu_38679742_p2.
DSP Report: operator add_ln703_2593_fu_38679742_p2 is absorbed into DSP add_ln703_2593_fu_38679742_p2.
DSP Report: Generating DSP add_ln703_2594_fu_38679752_p2, operation Mode is: C+A''*(B:0x2b).
DSP Report: register data_154_V_read_1_reg_38696426_reg is absorbed into DSP add_ln703_2594_fu_38679752_p2.
DSP Report: register data_154_V_read_1_reg_38696426_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2594_fu_38679752_p2.
DSP Report: operator add_ln703_2594_fu_38679752_p2 is absorbed into DSP add_ln703_2594_fu_38679752_p2.
DSP Report: operator mul_ln1118_2333_fu_4263_p2 is absorbed into DSP add_ln703_2594_fu_38679752_p2.
DSP Report: Generating DSP mul_ln1118_2027_fu_4754_p2, operation Mode is: A''*(B:0x3ffc7).
DSP Report: register mul_ln1118_2027_fu_4754_p2 is absorbed into DSP mul_ln1118_2027_fu_4754_p2.
DSP Report: register mul_ln1118_2027_fu_4754_p2 is absorbed into DSP mul_ln1118_2027_fu_4754_p2.
DSP Report: operator mul_ln1118_2027_fu_4754_p2 is absorbed into DSP mul_ln1118_2027_fu_4754_p2.
DSP Report: Generating DSP mul_ln1118_2836_fu_5273_p2, operation Mode is: A''*(B:0x6a).
DSP Report: register data_185_V_read_1_reg_38695973_reg is absorbed into DSP mul_ln1118_2836_fu_5273_p2.
DSP Report: register data_185_V_read_1_reg_38695973_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2836_fu_5273_p2.
DSP Report: operator mul_ln1118_2836_fu_5273_p2 is absorbed into DSP mul_ln1118_2836_fu_5273_p2.
DSP Report: Generating DSP add_ln703_2588_fu_38679700_p2, operation Mode is: PCIN+A''*(B:0x6f).
DSP Report: register data_182_V_read_1_reg_38696016_reg is absorbed into DSP add_ln703_2588_fu_38679700_p2.
DSP Report: register data_182_V_read_1_reg_38696016_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2588_fu_38679700_p2.
DSP Report: operator add_ln703_2588_fu_38679700_p2 is absorbed into DSP add_ln703_2588_fu_38679700_p2.
DSP Report: operator mul_ln1118_2785_fu_5973_p2 is absorbed into DSP add_ln703_2588_fu_38679700_p2.
DSP Report: Generating DSP mul_ln1118_2822_fu_4063_p2, operation Mode is: A''*(B:0xab).
DSP Report: register data_184_V_read_1_reg_38695986_reg is absorbed into DSP mul_ln1118_2822_fu_4063_p2.
DSP Report: register data_184_V_read_1_reg_38695986_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2822_fu_4063_p2.
DSP Report: operator mul_ln1118_2822_fu_4063_p2 is absorbed into DSP mul_ln1118_2822_fu_4063_p2.
DSP Report: Generating DSP add_ln703_2582_fu_38679672_p2, operation Mode is: PCIN+A''*(B:0xe7).
DSP Report: register data_193_V_read_1_reg_38695861_reg is absorbed into DSP add_ln703_2582_fu_38679672_p2.
DSP Report: register data_193_V_read_1_reg_38695861_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2582_fu_38679672_p2.
DSP Report: operator add_ln703_2582_fu_38679672_p2 is absorbed into DSP add_ln703_2582_fu_38679672_p2.
DSP Report: operator mul_ln1118_2960_fu_7549_p2 is absorbed into DSP add_ln703_2582_fu_38679672_p2.
DSP Report: Generating DSP mul_ln1118_2131_fu_4540_p2, operation Mode is: A''*(B:0x3faaa).
DSP Report: register mul_ln1118_2131_fu_4540_p2 is absorbed into DSP mul_ln1118_2131_fu_4540_p2.
DSP Report: register mul_ln1118_2131_fu_4540_p2 is absorbed into DSP mul_ln1118_2131_fu_4540_p2.
DSP Report: operator mul_ln1118_2131_fu_4540_p2 is absorbed into DSP mul_ln1118_2131_fu_4540_p2.
DSP Report: Generating DSP mul_ln1118_2525_fu_6765_p2, operation Mode is: A''*(B:0x3fb71).
DSP Report: register mul_ln1118_2525_fu_6765_p2 is absorbed into DSP mul_ln1118_2525_fu_6765_p2.
DSP Report: register mul_ln1118_2525_fu_6765_p2 is absorbed into DSP mul_ln1118_2525_fu_6765_p2.
DSP Report: operator mul_ln1118_2525_fu_6765_p2 is absorbed into DSP mul_ln1118_2525_fu_6765_p2.
DSP Report: Generating DSP mul_ln1118_1803_fu_3928_p2, operation Mode is: A''*(B:0xf6).
DSP Report: register data_119_V_read_1_reg_38696932_reg is absorbed into DSP mul_ln1118_1803_fu_3928_p2.
DSP Report: register data_119_V_read_1_reg_38696932_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1803_fu_3928_p2.
DSP Report: operator mul_ln1118_1803_fu_3928_p2 is absorbed into DSP mul_ln1118_1803_fu_3928_p2.
DSP Report: Generating DSP add_ln703_3329_fu_38684297_p2, operation Mode is: PCIN+A''*(B:0xae).
DSP Report: register data_108_V_read_1_reg_38697092_reg is absorbed into DSP add_ln703_3329_fu_38684297_p2.
DSP Report: register data_108_V_read_1_reg_38697092_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3329_fu_38684297_p2.
DSP Report: operator add_ln703_3329_fu_38684297_p2 is absorbed into DSP add_ln703_3329_fu_38684297_p2.
DSP Report: operator mul_ln1118_1635_fu_6307_p2 is absorbed into DSP add_ln703_3329_fu_38684297_p2.
DSP Report: Generating DSP add_ln703_3329_fu_38684297_p2, operation Mode is: PCIN+A''*(B:0xc9).
DSP Report: register data_106_V_read_1_reg_38697122_reg is absorbed into DSP add_ln703_3329_fu_38684297_p2.
DSP Report: register data_106_V_read_1_reg_38697122_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3329_fu_38684297_p2.
DSP Report: operator add_ln703_3329_fu_38684297_p2 is absorbed into DSP add_ln703_3329_fu_38684297_p2.
DSP Report: operator mul_ln1118_1605_fu_4970_p2 is absorbed into DSP add_ln703_3329_fu_38684297_p2.
DSP Report: Generating DSP add_ln703_3329_reg_38703648_reg, operation Mode is: PCIN+A''*(B:0x8e).
DSP Report: register data_113_V_read_1_reg_38697020_reg is absorbed into DSP add_ln703_3329_reg_38703648_reg.
DSP Report: register data_113_V_read_1_reg_38697020_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3329_reg_38703648_reg.
DSP Report: register add_ln703_3329_reg_38703648_reg is absorbed into DSP add_ln703_3329_reg_38703648_reg.
DSP Report: operator add_ln703_3329_fu_38684297_p2 is absorbed into DSP add_ln703_3329_reg_38703648_reg.
DSP Report: operator mul_ln1118_1713_fu_6932_p2 is absorbed into DSP add_ln703_3329_reg_38703648_reg.
DSP Report: Generating DSP mul_ln1118_1413_fu_6712_p2, operation Mode is: A''*(B:0xc9).
DSP Report: register data_93_V_read_1_reg_38697319_reg is absorbed into DSP mul_ln1118_1413_fu_6712_p2.
DSP Report: register data_93_V_read_1_reg_38697319_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1413_fu_6712_p2.
DSP Report: operator mul_ln1118_1413_fu_6712_p2 is absorbed into DSP mul_ln1118_1413_fu_6712_p2.
DSP Report: Generating DSP add_ln703_3325_fu_38684261_p2, operation Mode is: C+A''*(B:0x3ff5b).
DSP Report: register add_ln703_3325_fu_38684261_p2 is absorbed into DSP add_ln703_3325_fu_38684261_p2.
DSP Report: register add_ln703_3325_fu_38684261_p2 is absorbed into DSP add_ln703_3325_fu_38684261_p2.
DSP Report: operator add_ln703_3325_fu_38684261_p2 is absorbed into DSP add_ln703_3325_fu_38684261_p2.
DSP Report: operator mul_ln1118_2941_fu_3768_p2 is absorbed into DSP add_ln703_3325_fu_38684261_p2.
DSP Report: Generating DSP mul_ln1118_2925_fu_6656_p2, operation Mode is: A''*(B:0x3ff2e).
DSP Report: register mul_ln1118_2925_fu_6656_p2 is absorbed into DSP mul_ln1118_2925_fu_6656_p2.
DSP Report: register mul_ln1118_2925_fu_6656_p2 is absorbed into DSP mul_ln1118_2925_fu_6656_p2.
DSP Report: operator mul_ln1118_2925_fu_6656_p2 is absorbed into DSP mul_ln1118_2925_fu_6656_p2.
DSP Report: Generating DSP mul_ln1118_2706_fu_6094_p2, operation Mode is: A''*(B:0x260).
DSP Report: register data_177_V_read_1_reg_38696085_reg is absorbed into DSP mul_ln1118_2706_fu_6094_p2.
DSP Report: register data_177_V_read_1_reg_38696085_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2706_fu_6094_p2.
DSP Report: operator mul_ln1118_2706_fu_6094_p2 is absorbed into DSP mul_ln1118_2706_fu_6094_p2.
DSP Report: Generating DSP add_ln703_3006_fu_38682345_p2, operation Mode is: PCIN+A''*(B:0x212).
DSP Report: register data_178_V_read_1_reg_38696072_reg is absorbed into DSP add_ln703_3006_fu_38682345_p2.
DSP Report: register data_178_V_read_1_reg_38696072_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3006_fu_38682345_p2.
DSP Report: operator add_ln703_3006_fu_38682345_p2 is absorbed into DSP add_ln703_3006_fu_38682345_p2.
DSP Report: operator mul_ln1118_2723_fu_5210_p2 is absorbed into DSP add_ln703_3006_fu_38682345_p2.
DSP Report: Generating DSP mul_ln1118_2875_fu_4478_p2, operation Mode is: A''*(B:0x107).
DSP Report: register data_187_V_read_1_reg_38695944_reg is absorbed into DSP mul_ln1118_2875_fu_4478_p2.
DSP Report: register data_187_V_read_1_reg_38695944_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2875_fu_4478_p2.
DSP Report: operator mul_ln1118_2875_fu_4478_p2 is absorbed into DSP mul_ln1118_2875_fu_4478_p2.
DSP Report: Generating DSP add_ln703_3012_fu_38682387_p2, operation Mode is: PCIN+A''*(B:0x114).
DSP Report: register data_185_V_read_1_reg_38695973_reg is absorbed into DSP add_ln703_3012_fu_38682387_p2.
DSP Report: register zext_ln1118_2567_reg_38699733_reg is absorbed into DSP add_ln703_3012_fu_38682387_p2.
DSP Report: operator add_ln703_3012_fu_38682387_p2 is absorbed into DSP add_ln703_3012_fu_38682387_p2.
DSP Report: operator mul_ln1118_2842_fu_7036_p2 is absorbed into DSP add_ln703_3012_fu_38682387_p2.
DSP Report: Generating DSP add_ln703_3012_fu_38682387_p2, operation Mode is: PCIN+A''*(B:0x18b).
DSP Report: register data_180_V_read_1_reg_38696046_reg is absorbed into DSP add_ln703_3012_fu_38682387_p2.
DSP Report: register data_180_V_read_1_reg_38696046_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3012_fu_38682387_p2.
DSP Report: operator add_ln703_3012_fu_38682387_p2 is absorbed into DSP add_ln703_3012_fu_38682387_p2.
DSP Report: operator mul_ln1118_2758_fu_5928_p2 is absorbed into DSP add_ln703_3012_fu_38682387_p2.
DSP Report: Generating DSP add_ln703_3012_reg_38703248_reg, operation Mode is: PCIN+A''*(B:0x114).
DSP Report: register data_186_V_read_1_reg_38695959_reg is absorbed into DSP add_ln703_3012_reg_38703248_reg.
DSP Report: register zext_ln1118_2578_reg_38699745_reg is absorbed into DSP add_ln703_3012_reg_38703248_reg.
DSP Report: register add_ln703_3012_reg_38703248_reg is absorbed into DSP add_ln703_3012_reg_38703248_reg.
DSP Report: operator add_ln703_3012_fu_38682387_p2 is absorbed into DSP add_ln703_3012_reg_38703248_reg.
DSP Report: operator mul_ln1118_2859_fu_7300_p2 is absorbed into DSP add_ln703_3012_reg_38703248_reg.
DSP Report: Generating DSP mul_ln1118_2740_fu_3782_p2, operation Mode is: A''*(B:0x148).
DSP Report: register data_179_V_read_1_reg_38696059_reg is absorbed into DSP mul_ln1118_2740_fu_3782_p2.
DSP Report: register data_179_V_read_1_reg_38696059_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2740_fu_3782_p2.
DSP Report: operator mul_ln1118_2740_fu_3782_p2 is absorbed into DSP mul_ln1118_2740_fu_3782_p2.
DSP Report: Generating DSP add_ln703_3009_fu_38682361_p2, operation Mode is: PCIN+A''*(B:0x192).
DSP Report: register data_172_V_read_1_reg_38696155_reg is absorbed into DSP add_ln703_3009_fu_38682361_p2.
DSP Report: register data_172_V_read_1_reg_38696155_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3009_fu_38682361_p2.
DSP Report: operator add_ln703_3009_fu_38682361_p2 is absorbed into DSP add_ln703_3009_fu_38682361_p2.
DSP Report: operator mul_ln1118_2624_fu_5310_p2 is absorbed into DSP add_ln703_3009_fu_38682361_p2.
DSP Report: Generating DSP add_ln703_3009_reg_38703243_reg, operation Mode is: PCIN+A''*(B:0x19d).
DSP Report: register data_173_V_read_1_reg_38696142_reg is absorbed into DSP add_ln703_3009_reg_38703243_reg.
DSP Report: register zext_ln1118_2420_reg_38699720_reg is absorbed into DSP add_ln703_3009_reg_38703243_reg.
DSP Report: register add_ln703_3009_reg_38703243_reg is absorbed into DSP add_ln703_3009_reg_38703243_reg.
DSP Report: operator add_ln703_3009_fu_38682361_p2 is absorbed into DSP add_ln703_3009_reg_38703243_reg.
DSP Report: operator mul_ln1118_2641_fu_6711_p2 is absorbed into DSP add_ln703_3009_reg_38703243_reg.
DSP Report: Generating DSP mul_ln1118_2790_fu_6940_p2, operation Mode is: A''*(B:0xb3).
DSP Report: register data_182_V_read_1_reg_38696016_reg is absorbed into DSP mul_ln1118_2790_fu_6940_p2.
DSP Report: register data_182_V_read_1_reg_38696016_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2790_fu_6940_p2.
DSP Report: operator mul_ln1118_2790_fu_6940_p2 is absorbed into DSP mul_ln1118_2790_fu_6940_p2.
DSP Report: Generating DSP add_ln703_3019_fu_38682425_p2, operation Mode is: PCIN+A''*(B:0xb3).
DSP Report: register data_176_V_read_1_reg_38696100_reg is absorbed into DSP add_ln703_3019_fu_38682425_p2.
DSP Report: register data_176_V_read_1_reg_38696100_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3019_fu_38682425_p2.
DSP Report: operator add_ln703_3019_fu_38682425_p2 is absorbed into DSP add_ln703_3019_fu_38682425_p2.
DSP Report: operator mul_ln1118_2690_fu_6174_p2 is absorbed into DSP add_ln703_3019_fu_38682425_p2.
DSP Report: Generating DSP add_ln703_3019_fu_38682425_p2, operation Mode is: PCIN+A''*(B:0x86).
DSP Report: register data_174_V_read_1_reg_38696126_reg is absorbed into DSP add_ln703_3019_fu_38682425_p2.
DSP Report: register data_174_V_read_1_reg_38696126_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3019_fu_38682425_p2.
DSP Report: operator add_ln703_3019_fu_38682425_p2 is absorbed into DSP add_ln703_3019_fu_38682425_p2.
DSP Report: operator mul_ln1118_2656_fu_4613_p2 is absorbed into DSP add_ln703_3019_fu_38682425_p2.
DSP Report: Generating DSP add_ln703_3019_reg_38703258_reg, operation Mode is: PCIN+A''*(B:0xb7).
DSP Report: register data_181_V_read_1_reg_38696030_reg is absorbed into DSP add_ln703_3019_reg_38703258_reg.
DSP Report: register data_181_V_read_1_reg_38696030_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3019_reg_38703258_reg.
DSP Report: register add_ln703_3019_reg_38703258_reg is absorbed into DSP add_ln703_3019_reg_38703258_reg.
DSP Report: operator add_ln703_3019_fu_38682425_p2 is absorbed into DSP add_ln703_3019_reg_38703258_reg.
DSP Report: operator mul_ln1118_2775_fu_6097_p2 is absorbed into DSP add_ln703_3019_reg_38703258_reg.
DSP Report: Generating DSP mul_ln1118_2606_fu_6337_p2, operation Mode is: A''*(B:0xeb).
DSP Report: register data_171_V_read_1_reg_38696167_reg is absorbed into DSP mul_ln1118_2606_fu_6337_p2.
DSP Report: register data_171_V_read_1_reg_38696167_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2606_fu_6337_p2.
DSP Report: operator mul_ln1118_2606_fu_6337_p2 is absorbed into DSP mul_ln1118_2606_fu_6337_p2.
DSP Report: Generating DSP add_ln703_3016_fu_38682399_p2, operation Mode is: PCIN+A''*(B:0x17b).
DSP Report: register data_191_V_read_1_reg_38695890_reg is absorbed into DSP add_ln703_3016_fu_38682399_p2.
DSP Report: register data_191_V_read_1_reg_38695890_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3016_fu_38682399_p2.
DSP Report: operator add_ln703_3016_fu_38682399_p2 is absorbed into DSP add_ln703_3016_fu_38682399_p2.
DSP Report: operator mul_ln1118_2936_fu_3758_p2 is absorbed into DSP add_ln703_3016_fu_38682399_p2.
DSP Report: Generating DSP add_ln703_3016_reg_38703253_reg, operation Mode is: PCIN+A''*(B:0x152).
DSP Report: register data_192_V_read_1_reg_38695874_reg is absorbed into DSP add_ln703_3016_reg_38703253_reg.
DSP Report: register data_192_V_read_1_reg_38695874_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3016_reg_38703253_reg.
DSP Report: register add_ln703_3016_reg_38703253_reg is absorbed into DSP add_ln703_3016_reg_38703253_reg.
DSP Report: operator add_ln703_3016_fu_38682399_p2 is absorbed into DSP add_ln703_3016_reg_38703253_reg.
DSP Report: operator mul_ln1118_2950_fu_5653_p2 is absorbed into DSP add_ln703_3016_reg_38703253_reg.
DSP Report: Generating DSP add_ln703_3024_fu_38682457_p2, operation Mode is: C+A''*(B:0x2a).
DSP Report: register data_175_V_read_1_reg_38696114_reg is absorbed into DSP add_ln703_3024_fu_38682457_p2.
DSP Report: register data_175_V_read_1_reg_38696114_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3024_fu_38682457_p2.
DSP Report: operator add_ln703_3024_fu_38682457_p2 is absorbed into DSP add_ln703_3024_fu_38682457_p2.
DSP Report: operator mul_ln1118_2673_fu_5957_p2 is absorbed into DSP add_ln703_3024_fu_38682457_p2.
DSP Report: Generating DSP mul_ln1118_2981_fu_6420_p2, operation Mode is: A''*(B:0xc3).
DSP Report: register data_194_V_read_1_reg_38695847_reg is absorbed into DSP mul_ln1118_2981_fu_6420_p2.
DSP Report: register data_194_V_read_1_reg_38695847_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2981_fu_6420_p2.
DSP Report: operator mul_ln1118_2981_fu_6420_p2 is absorbed into DSP mul_ln1118_2981_fu_6420_p2.
DSP Report: Generating DSP add_ln703_3023_fu_38682447_p2, operation Mode is: PCIN+A''*(B:0xc7).
DSP Report: register data_193_V_read_1_reg_38695861_reg is absorbed into DSP add_ln703_3023_fu_38682447_p2.
DSP Report: register data_193_V_read_1_reg_38695861_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3023_fu_38682447_p2.
DSP Report: operator add_ln703_3023_fu_38682447_p2 is absorbed into DSP add_ln703_3023_fu_38682447_p2.
DSP Report: operator mul_ln1118_2966_fu_5078_p2 is absorbed into DSP add_ln703_3023_fu_38682447_p2.
DSP Report: Generating DSP mul_ln1118_2905_fu_4979_p2, operation Mode is: A''*(B:0xa4).
DSP Report: register data_189_V_read_1_reg_38695917_reg is absorbed into DSP mul_ln1118_2905_fu_4979_p2.
DSP Report: register data_189_V_read_1_reg_38695917_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2905_fu_4979_p2.
DSP Report: operator mul_ln1118_2905_fu_4979_p2 is absorbed into DSP mul_ln1118_2905_fu_4979_p2.
DSP Report: Generating DSP add_ln703_3022_fu_38682441_p2, operation Mode is: PCIN+A''*(B:0xd1).
DSP Report: register data_183_V_read_1_reg_38696005_reg is absorbed into DSP add_ln703_3022_fu_38682441_p2.
DSP Report: register data_183_V_read_1_reg_38696005_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3022_fu_38682441_p2.
DSP Report: operator add_ln703_3022_fu_38682441_p2 is absorbed into DSP add_ln703_3022_fu_38682441_p2.
DSP Report: operator mul_ln1118_2808_fu_3872_p2 is absorbed into DSP add_ln703_3022_fu_38682441_p2.
DSP Report: Generating DSP add_ln703_3022_reg_38703263_reg, operation Mode is: PCIN+A''*(B:0x95).
DSP Report: register data_188_V_read_1_reg_38695930_reg is absorbed into DSP add_ln703_3022_reg_38703263_reg.
DSP Report: register data_188_V_read_1_reg_38695930_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3022_reg_38703263_reg.
DSP Report: register add_ln703_3022_reg_38703263_reg is absorbed into DSP add_ln703_3022_reg_38703263_reg.
DSP Report: operator add_ln703_3022_fu_38682441_p2 is absorbed into DSP add_ln703_3022_reg_38703263_reg.
DSP Report: operator mul_ln1118_2891_fu_5738_p2 is absorbed into DSP add_ln703_3022_reg_38703263_reg.
DSP Report: Generating DSP mul_ln1118_1929_fu_4331_p2, operation Mode is: A''*(B:0x3ff15).
DSP Report: register mul_ln1118_1929_fu_4331_p2 is absorbed into DSP mul_ln1118_1929_fu_4331_p2.
DSP Report: register mul_ln1118_1929_fu_4331_p2 is absorbed into DSP mul_ln1118_1929_fu_4331_p2.
DSP Report: operator mul_ln1118_1929_fu_4331_p2 is absorbed into DSP mul_ln1118_1929_fu_4331_p2.
DSP Report: Generating DSP add_ln703_3545_reg_38703898_reg, operation Mode is: C+A''*(B:0xd2).
DSP Report: register data_190_V_read_1_reg_38695905_reg is absorbed into DSP add_ln703_3545_reg_38703898_reg.
DSP Report: register data_190_V_read_1_reg_38695905_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3545_reg_38703898_reg.
DSP Report: register add_ln703_3545_reg_38703898_reg is absorbed into DSP add_ln703_3545_reg_38703898_reg.
DSP Report: operator add_ln703_3545_fu_38685629_p2 is absorbed into DSP add_ln703_3545_reg_38703898_reg.
DSP Report: operator mul_ln1118_2927_fu_5569_p2 is absorbed into DSP add_ln703_3545_reg_38703898_reg.
DSP Report: Generating DSP mul_ln1118_2898_fu_6929_p2, operation Mode is: A''*(B:0xb5).
DSP Report: register data_188_V_read_1_reg_38695930_reg is absorbed into DSP mul_ln1118_2898_fu_6929_p2.
DSP Report: register data_188_V_read_1_reg_38695930_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2898_fu_6929_p2.
DSP Report: operator mul_ln1118_2898_fu_6929_p2 is absorbed into DSP mul_ln1118_2898_fu_6929_p2.
DSP Report: Generating DSP add_ln703_3543_reg_38703893_reg, operation Mode is: PCIN+A''*(B:0xb4).
DSP Report: register data_184_V_read_1_reg_38695986_reg is absorbed into DSP add_ln703_3543_reg_38703893_reg.
DSP Report: register data_184_V_read_1_reg_38695986_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3543_reg_38703893_reg.
DSP Report: register add_ln703_3543_reg_38703893_reg is absorbed into DSP add_ln703_3543_reg_38703893_reg.
DSP Report: operator add_ln703_3543_fu_38685613_p2 is absorbed into DSP add_ln703_3543_reg_38703893_reg.
DSP Report: operator mul_ln1118_2832_fu_6455_p2 is absorbed into DSP add_ln703_3543_reg_38703893_reg.
DSP Report: Generating DSP mul_ln1118_2345_fu_3884_p2, operation Mode is: A''*(B:0xce).
DSP Report: register data_154_V_read_1_reg_38696426_reg is absorbed into DSP mul_ln1118_2345_fu_3884_p2.
DSP Report: register data_154_V_read_1_reg_38696426_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2345_fu_3884_p2.
DSP Report: operator mul_ln1118_2345_fu_3884_p2 is absorbed into DSP mul_ln1118_2345_fu_3884_p2.
DSP Report: Generating DSP add_ln703_3541_fu_38685607_p2, operation Mode is: PCIN+A''*(B:0xe8).
DSP Report: register data_125_V_read_1_reg_38696840_reg is absorbed into DSP add_ln703_3541_fu_38685607_p2.
DSP Report: register data_125_V_read_1_reg_38696840_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3541_fu_38685607_p2.
DSP Report: operator add_ln703_3541_fu_38685607_p2 is absorbed into DSP add_ln703_3541_fu_38685607_p2.
DSP Report: operator mul_ln1118_1896_fu_4813_p2 is absorbed into DSP add_ln703_3541_fu_38685607_p2.
DSP Report: Generating DSP add_ln703_3541_reg_38703888_reg, operation Mode is: PCIN+A''*(B:0xa2).
DSP Report: register data_126_V_read_1_reg_38696827_reg is absorbed into DSP add_ln703_3541_reg_38703888_reg.
DSP Report: register data_126_V_read_1_reg_38696827_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3541_reg_38703888_reg.
DSP Report: register add_ln703_3541_reg_38703888_reg is absorbed into DSP add_ln703_3541_reg_38703888_reg.
DSP Report: operator add_ln703_3541_fu_38685607_p2 is absorbed into DSP add_ln703_3541_reg_38703888_reg.
DSP Report: operator mul_ln1118_1913_fu_4187_p2 is absorbed into DSP add_ln703_3541_reg_38703888_reg.
DSP Report: Generating DSP mul_ln1118_1685_fu_5837_p2, operation Mode is: A''*(B:0xd6).
DSP Report: register data_111_V_read_1_reg_38697051_reg is absorbed into DSP mul_ln1118_1685_fu_5837_p2.
DSP Report: register data_111_V_read_1_reg_38697051_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1685_fu_5837_p2.
DSP Report: operator mul_ln1118_1685_fu_5837_p2 is absorbed into DSP mul_ln1118_1685_fu_5837_p2.
DSP Report: Generating DSP add_ln703_3539_reg_38703883_reg, operation Mode is: C+A''*(B:0x3ff09).
DSP Report: register add_ln703_3539_reg_38703883_reg is absorbed into DSP add_ln703_3539_reg_38703883_reg.
DSP Report: register add_ln703_3539_reg_38703883_reg is absorbed into DSP add_ln703_3539_reg_38703883_reg.
DSP Report: register add_ln703_3539_reg_38703883_reg is absorbed into DSP add_ln703_3539_reg_38703883_reg.
DSP Report: operator add_ln703_3539_fu_38685591_p2 is absorbed into DSP add_ln703_3539_reg_38703883_reg.
DSP Report: operator mul_ln1118_2730_fu_3770_p2 is absorbed into DSP add_ln703_3539_reg_38703883_reg.
DSP Report: Generating DSP mul_ln1118_2663_fu_5856_p2, operation Mode is: A''*(B:0x3ff26).
DSP Report: register mul_ln1118_2663_fu_5856_p2 is absorbed into DSP mul_ln1118_2663_fu_5856_p2.
DSP Report: register mul_ln1118_2663_fu_5856_p2 is absorbed into DSP mul_ln1118_2663_fu_5856_p2.
DSP Report: operator mul_ln1118_2663_fu_5856_p2 is absorbed into DSP mul_ln1118_2663_fu_5856_p2.
DSP Report: Generating DSP mul_ln1118_2697_fu_6739_p2, operation Mode is: A''*(B:0x3ff23).
DSP Report: register mul_ln1118_2697_fu_6739_p2 is absorbed into DSP mul_ln1118_2697_fu_6739_p2.
DSP Report: register mul_ln1118_2697_fu_6739_p2 is absorbed into DSP mul_ln1118_2697_fu_6739_p2.
DSP Report: operator mul_ln1118_2697_fu_6739_p2 is absorbed into DSP mul_ln1118_2697_fu_6739_p2.
DSP Report: Generating DSP mul_ln1118_2647_fu_3865_p2, operation Mode is: A''*(B:0x3ff57).
DSP Report: register mul_ln1118_2647_fu_3865_p2 is absorbed into DSP mul_ln1118_2647_fu_3865_p2.
DSP Report: register mul_ln1118_2647_fu_3865_p2 is absorbed into DSP mul_ln1118_2647_fu_3865_p2.
DSP Report: operator mul_ln1118_2647_fu_3865_p2 is absorbed into DSP mul_ln1118_2647_fu_3865_p2.
DSP Report: Generating DSP mul_ln1118_2314_fu_5701_p2, operation Mode is: A''*(B:0x3ff05).
DSP Report: register mul_ln1118_2314_fu_5701_p2 is absorbed into DSP mul_ln1118_2314_fu_5701_p2.
DSP Report: register mul_ln1118_2314_fu_5701_p2 is absorbed into DSP mul_ln1118_2314_fu_5701_p2.
DSP Report: operator mul_ln1118_2314_fu_5701_p2 is absorbed into DSP mul_ln1118_2314_fu_5701_p2.
DSP Report: Generating DSP mul_ln1118_2631_fu_4250_p2, operation Mode is: A''*(B:0x3ff2c).
DSP Report: register mul_ln1118_2631_fu_4250_p2 is absorbed into DSP mul_ln1118_2631_fu_4250_p2.
DSP Report: register mul_ln1118_2631_fu_4250_p2 is absorbed into DSP mul_ln1118_2631_fu_4250_p2.
DSP Report: operator mul_ln1118_2631_fu_4250_p2 is absorbed into DSP mul_ln1118_2631_fu_4250_p2.
DSP Report: Generating DSP mul_ln1118_2087_fu_7010_p2, operation Mode is: A''*(B:0x3ff22).
DSP Report: register mul_ln1118_2087_fu_7010_p2 is absorbed into DSP mul_ln1118_2087_fu_7010_p2.
DSP Report: register mul_ln1118_2087_fu_7010_p2 is absorbed into DSP mul_ln1118_2087_fu_7010_p2.
DSP Report: operator mul_ln1118_2087_fu_7010_p2 is absorbed into DSP mul_ln1118_2087_fu_7010_p2.
DSP Report: Generating DSP mul_ln1118_2199_fu_3897_p2, operation Mode is: A''*(B:0x3ff7d).
DSP Report: register mul_ln1118_2199_fu_3897_p2 is absorbed into DSP mul_ln1118_2199_fu_3897_p2.
DSP Report: register mul_ln1118_2199_fu_3897_p2 is absorbed into DSP mul_ln1118_2199_fu_3897_p2.
DSP Report: operator mul_ln1118_2199_fu_3897_p2 is absorbed into DSP mul_ln1118_2199_fu_3897_p2.
DSP Report: Generating DSP mul_ln1118_2251_fu_5847_p2, operation Mode is: A''*(B:0x3ff77).
DSP Report: register mul_ln1118_2251_fu_5847_p2 is absorbed into DSP mul_ln1118_2251_fu_5847_p2.
DSP Report: register mul_ln1118_2251_fu_5847_p2 is absorbed into DSP mul_ln1118_2251_fu_5847_p2.
DSP Report: operator mul_ln1118_2251_fu_5847_p2 is absorbed into DSP mul_ln1118_2251_fu_5847_p2.
DSP Report: Generating DSP mul_ln1118_2234_fu_6262_p2, operation Mode is: A''*(B:0x3ff67).
DSP Report: register mul_ln1118_2234_fu_6262_p2 is absorbed into DSP mul_ln1118_2234_fu_6262_p2.
DSP Report: register mul_ln1118_2234_fu_6262_p2 is absorbed into DSP mul_ln1118_2234_fu_6262_p2.
DSP Report: operator mul_ln1118_2234_fu_6262_p2 is absorbed into DSP mul_ln1118_2234_fu_6262_p2.
DSP Report: Generating DSP mul_ln1118_2214_fu_5821_p2, operation Mode is: A''*(B:0x3ff17).
DSP Report: register mul_ln1118_2214_fu_5821_p2 is absorbed into DSP mul_ln1118_2214_fu_5821_p2.
DSP Report: register mul_ln1118_2214_fu_5821_p2 is absorbed into DSP mul_ln1118_2214_fu_5821_p2.
DSP Report: operator mul_ln1118_2214_fu_5821_p2 is absorbed into DSP mul_ln1118_2214_fu_5821_p2.
DSP Report: Generating DSP mul_ln1118_2228_fu_7049_p2, operation Mode is: A''*(B:0x3ff26).
DSP Report: register mul_ln1118_2228_fu_7049_p2 is absorbed into DSP mul_ln1118_2228_fu_7049_p2.
DSP Report: register mul_ln1118_2228_fu_7049_p2 is absorbed into DSP mul_ln1118_2228_fu_7049_p2.
DSP Report: operator mul_ln1118_2228_fu_7049_p2 is absorbed into DSP mul_ln1118_2228_fu_7049_p2.
DSP Report: Generating DSP mul_ln1118_1990_fu_6083_p2, operation Mode is: A''*(B:0x3ff15).
DSP Report: register mul_ln1118_1990_fu_6083_p2 is absorbed into DSP mul_ln1118_1990_fu_6083_p2.
DSP Report: register mul_ln1118_1990_fu_6083_p2 is absorbed into DSP mul_ln1118_1990_fu_6083_p2.
DSP Report: operator mul_ln1118_1990_fu_6083_p2 is absorbed into DSP mul_ln1118_1990_fu_6083_p2.
DSP Report: Generating DSP mul_ln1118_2180_fu_7445_p2, operation Mode is: A''*(B:0x3ff65).
DSP Report: register mul_ln1118_2180_fu_7445_p2 is absorbed into DSP mul_ln1118_2180_fu_7445_p2.
DSP Report: register mul_ln1118_2180_fu_7445_p2 is absorbed into DSP mul_ln1118_2180_fu_7445_p2.
DSP Report: operator mul_ln1118_2180_fu_7445_p2 is absorbed into DSP mul_ln1118_2180_fu_7445_p2.
DSP Report: Generating DSP mul_ln1118_2414_fu_7565_p2, operation Mode is: A''*(B:0x3fe91).
DSP Report: register mul_ln1118_2414_fu_7565_p2 is absorbed into DSP mul_ln1118_2414_fu_7565_p2.
DSP Report: register mul_ln1118_2414_fu_7565_p2 is absorbed into DSP mul_ln1118_2414_fu_7565_p2.
DSP Report: operator mul_ln1118_2414_fu_7565_p2 is absorbed into DSP mul_ln1118_2414_fu_7565_p2.
DSP Report: Generating DSP mul_ln1118_2427_fu_5006_p2, operation Mode is: A''*(B:0x3fe8e).
DSP Report: register mul_ln1118_2427_fu_5006_p2 is absorbed into DSP mul_ln1118_2427_fu_5006_p2.
DSP Report: register mul_ln1118_2427_fu_5006_p2 is absorbed into DSP mul_ln1118_2427_fu_5006_p2.
DSP Report: operator mul_ln1118_2427_fu_5006_p2 is absorbed into DSP mul_ln1118_2427_fu_5006_p2.
DSP Report: Generating DSP mul_ln1118_2890_fu_6240_p2, operation Mode is: A''*(B:0x3ffbb).
DSP Report: register mul_ln1118_2890_fu_6240_p2 is absorbed into DSP mul_ln1118_2890_fu_6240_p2.
DSP Report: register mul_ln1118_2890_fu_6240_p2 is absorbed into DSP mul_ln1118_2890_fu_6240_p2.
DSP Report: operator mul_ln1118_2890_fu_6240_p2 is absorbed into DSP mul_ln1118_2890_fu_6240_p2.
DSP Report: Generating DSP mul_ln1118_2920_fu_7547_p2, operation Mode is: A''*(B:0x3ffdb).
DSP Report: register mul_ln1118_2920_fu_7547_p2 is absorbed into DSP mul_ln1118_2920_fu_7547_p2.
DSP Report: register mul_ln1118_2920_fu_7547_p2 is absorbed into DSP mul_ln1118_2920_fu_7547_p2.
DSP Report: operator mul_ln1118_2920_fu_7547_p2 is absorbed into DSP mul_ln1118_2920_fu_7547_p2.
DSP Report: Generating DSP mul_ln1118_2774_fu_7327_p2, operation Mode is: A''*(B:0x13).
DSP Report: register data_181_V_read_1_reg_38696030_reg is absorbed into DSP mul_ln1118_2774_fu_7327_p2.
DSP Report: register data_181_V_read_1_reg_38696030_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2774_fu_7327_p2.
DSP Report: operator mul_ln1118_2774_fu_7327_p2 is absorbed into DSP mul_ln1118_2774_fu_7327_p2.
DSP Report: Generating DSP add_ln703_2996_fu_38682283_p2, operation Mode is: PCIN+A''*(B:0x31).
DSP Report: register data_184_V_read_1_reg_38695986_reg is absorbed into DSP add_ln703_2996_fu_38682283_p2.
DSP Report: register data_184_V_read_1_reg_38695986_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2996_fu_38682283_p2.
DSP Report: operator add_ln703_2996_fu_38682283_p2 is absorbed into DSP add_ln703_2996_fu_38682283_p2.
DSP Report: operator mul_ln1118_2827_fu_7188_p2 is absorbed into DSP add_ln703_2996_fu_38682283_p2.
DSP Report: Generating DSP mul_ln1118_2965_fu_6770_p2, operation Mode is: A''*(B:0x3ff8e).
DSP Report: register mul_ln1118_2965_fu_6770_p2 is absorbed into DSP mul_ln1118_2965_fu_6770_p2.
DSP Report: register mul_ln1118_2965_fu_6770_p2 is absorbed into DSP mul_ln1118_2965_fu_6770_p2.
DSP Report: operator mul_ln1118_2965_fu_6770_p2 is absorbed into DSP mul_ln1118_2965_fu_6770_p2.
DSP Report: Generating DSP mul_ln1118_2841_fu_5633_p2, operation Mode is: A''*(B:0x3ffa2).
DSP Report: register mul_ln1118_2841_fu_5633_p2 is absorbed into DSP mul_ln1118_2841_fu_5633_p2.
DSP Report: register mul_ln1118_2841_fu_5633_p2 is absorbed into DSP mul_ln1118_2841_fu_5633_p2.
DSP Report: operator mul_ln1118_2841_fu_5633_p2 is absorbed into DSP mul_ln1118_2841_fu_5633_p2.
DSP Report: Generating DSP mul_ln1118_2807_fu_7058_p2, operation Mode is: A''*(B:0xa2).
DSP Report: register data_183_V_read_1_reg_38696005_reg is absorbed into DSP mul_ln1118_2807_fu_7058_p2.
DSP Report: register data_183_V_read_1_reg_38696005_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2807_fu_7058_p2.
DSP Report: operator mul_ln1118_2807_fu_7058_p2 is absorbed into DSP mul_ln1118_2807_fu_7058_p2.
DSP Report: Generating DSP add_ln703_2989_fu_38682243_p2, operation Mode is: C+A''*(B:0x3ff79).
DSP Report: register add_ln703_2989_fu_38682243_p2 is absorbed into DSP add_ln703_2989_fu_38682243_p2.
DSP Report: register add_ln703_2989_fu_38682243_p2 is absorbed into DSP add_ln703_2989_fu_38682243_p2.
DSP Report: operator add_ln703_2989_fu_38682243_p2 is absorbed into DSP add_ln703_2989_fu_38682243_p2.
DSP Report: operator mul_ln1118_2904_fu_7467_p2 is absorbed into DSP add_ln703_2989_fu_38682243_p2.
DSP Report: Generating DSP mul_ln1118_2572_fu_5221_p2, operation Mode is: A''*(B:0x3f7f2).
DSP Report: register mul_ln1118_2572_fu_5221_p2 is absorbed into DSP mul_ln1118_2572_fu_5221_p2.
DSP Report: register mul_ln1118_2572_fu_5221_p2 is absorbed into DSP mul_ln1118_2572_fu_5221_p2.
DSP Report: operator mul_ln1118_2572_fu_5221_p2 is absorbed into DSP mul_ln1118_2572_fu_5221_p2.
DSP Report: Generating DSP mul_ln1118_2295_fu_6727_p2, operation Mode is: A''*(B:0x55).
DSP Report: register data_151_V_read_1_reg_38696474_reg is absorbed into DSP mul_ln1118_2295_fu_6727_p2.
DSP Report: register data_151_V_read_1_reg_38696474_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2295_fu_6727_p2.
DSP Report: operator mul_ln1118_2295_fu_6727_p2 is absorbed into DSP mul_ln1118_2295_fu_6727_p2.
DSP Report: Generating DSP add_ln703_1884_fu_38675297_p2, operation Mode is: PCIN+A''*(B:0x57).
DSP Report: register data_142_V_read_1_reg_38696601_reg is absorbed into DSP add_ln703_1884_fu_38675297_p2.
DSP Report: register data_142_V_read_1_reg_38696601_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1884_fu_38675297_p2.
DSP Report: operator add_ln703_1884_fu_38675297_p2 is absorbed into DSP add_ln703_1884_fu_38675297_p2.
DSP Report: operator mul_ln1118_2147_fu_7442_p2 is absorbed into DSP add_ln703_1884_fu_38675297_p2.
DSP Report: Generating DSP add_ln703_1884_fu_38675297_p2, operation Mode is: PCIN+A''*(B:0x43).
DSP Report: register data_145_V_read_1_reg_38696560_reg is absorbed into DSP add_ln703_1884_fu_38675297_p2.
DSP Report: register data_145_V_read_1_reg_38696560_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1884_fu_38675297_p2.
DSP Report: operator add_ln703_1884_fu_38675297_p2 is absorbed into DSP add_ln703_1884_fu_38675297_p2.
DSP Report: operator mul_ln1118_2198_fu_3896_p2 is absorbed into DSP add_ln703_1884_fu_38675297_p2.
DSP Report: Generating DSP mul_ln1118_2227_fu_4303_p2, operation Mode is: A''*(B:0x3ffd4).
DSP Report: register mul_ln1118_2227_fu_4303_p2 is absorbed into DSP mul_ln1118_2227_fu_4303_p2.
DSP Report: register mul_ln1118_2227_fu_4303_p2 is absorbed into DSP mul_ln1118_2227_fu_4303_p2.
DSP Report: operator mul_ln1118_2227_fu_4303_p2 is absorbed into DSP mul_ln1118_2227_fu_4303_p2.
DSP Report: Generating DSP add_ln703_1887_reg_38702048_reg, operation Mode is: C+A''*(B:0x53).
DSP Report: register data_162_V_read_1_reg_38696304_reg is absorbed into DSP add_ln703_1887_reg_38702048_reg.
DSP Report: register data_162_V_read_1_reg_38696304_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1887_reg_38702048_reg.
DSP Report: register add_ln703_1887_reg_38702048_reg is absorbed into DSP add_ln703_1887_reg_38702048_reg.
DSP Report: operator add_ln703_1887_fu_38675313_p2 is absorbed into DSP add_ln703_1887_reg_38702048_reg.
DSP Report: operator mul_ln1118_2461_fu_6178_p2 is absorbed into DSP add_ln703_1887_reg_38702048_reg.
DSP Report: Generating DSP mul_ln1118_2244_fu_4475_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_2244_fu_4475_p2 is absorbed into DSP mul_ln1118_2244_fu_4475_p2.
DSP Report: register mul_ln1118_2244_fu_4475_p2 is absorbed into DSP mul_ln1118_2244_fu_4475_p2.
DSP Report: operator mul_ln1118_2244_fu_4475_p2 is absorbed into DSP mul_ln1118_2244_fu_4475_p2.
DSP Report: Generating DSP mul_ln1118_1936_fu_3711_p2, operation Mode is: A''*(B:0x3ff5b).
DSP Report: register mul_ln1118_1936_fu_3711_p2 is absorbed into DSP mul_ln1118_1936_fu_3711_p2.
DSP Report: register mul_ln1118_1936_fu_3711_p2 is absorbed into DSP mul_ln1118_1936_fu_3711_p2.
DSP Report: operator mul_ln1118_1936_fu_3711_p2 is absorbed into DSP mul_ln1118_1936_fu_3711_p2.
DSP Report: Generating DSP mul_ln1118_2032_fu_4272_p2, operation Mode is: A''*(B:0x3ff75).
DSP Report: register mul_ln1118_2032_fu_4272_p2 is absorbed into DSP mul_ln1118_2032_fu_4272_p2.
DSP Report: register mul_ln1118_2032_fu_4272_p2 is absorbed into DSP mul_ln1118_2032_fu_4272_p2.
DSP Report: operator mul_ln1118_2032_fu_4272_p2 is absorbed into DSP mul_ln1118_2032_fu_4272_p2.
DSP Report: Generating DSP mul_ln1118_1906_fu_6616_p2, operation Mode is: A''*(B:0x3ff4b).
DSP Report: register mul_ln1118_1906_fu_6616_p2 is absorbed into DSP mul_ln1118_1906_fu_6616_p2.
DSP Report: register mul_ln1118_1906_fu_6616_p2 is absorbed into DSP mul_ln1118_1906_fu_6616_p2.
DSP Report: operator mul_ln1118_1906_fu_6616_p2 is absorbed into DSP mul_ln1118_1906_fu_6616_p2.
DSP Report: Generating DSP mul_ln1118_2446_fu_6184_p2, operation Mode is: A''*(B:0x1b7).
DSP Report: register data_161_V_read_1_reg_38696319_reg is absorbed into DSP mul_ln1118_2446_fu_6184_p2.
DSP Report: register data_161_V_read_1_reg_38696319_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2446_fu_6184_p2.
DSP Report: operator mul_ln1118_2446_fu_6184_p2 is absorbed into DSP mul_ln1118_2446_fu_6184_p2.
DSP Report: Generating DSP add_ln703_1868_fu_38675189_p2, operation Mode is: PCIN+A''*(B:0x19a).
DSP Report: register data_159_V_read_1_reg_38696350_reg is absorbed into DSP add_ln703_1868_fu_38675189_p2.
DSP Report: register data_159_V_read_1_reg_38696350_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1868_fu_38675189_p2.
DSP Report: operator add_ln703_1868_fu_38675189_p2 is absorbed into DSP add_ln703_1868_fu_38675189_p2.
DSP Report: operator mul_ln1118_2418_fu_5226_p2 is absorbed into DSP add_ln703_1868_fu_38675189_p2.
DSP Report: Generating DSP mul_ln1118_2179_fu_5772_p2, operation Mode is: A''*(B:0x85).
DSP Report: register data_144_V_read_1_reg_38696575_reg is absorbed into DSP mul_ln1118_2179_fu_5772_p2.
DSP Report: register data_144_V_read_1_reg_38696575_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2179_fu_5772_p2.
DSP Report: operator mul_ln1118_2179_fu_5772_p2 is absorbed into DSP mul_ln1118_2179_fu_5772_p2.
DSP Report: Generating DSP add_ln703_1873_fu_38675227_p2, operation Mode is: PCIN+A''*(B:0xb5).
DSP Report: register data_139_V_read_1_reg_38696643_reg is absorbed into DSP add_ln703_1873_fu_38675227_p2.
DSP Report: register data_139_V_read_1_reg_38696643_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1873_fu_38675227_p2.
DSP Report: operator add_ln703_1873_fu_38675227_p2 is absorbed into DSP add_ln703_1873_fu_38675227_p2.
DSP Report: operator mul_ln1118_2095_fu_3774_p2 is absorbed into DSP add_ln703_1873_fu_38675227_p2.
DSP Report: Generating DSP mul_ln1118_2277_fu_4523_p2, operation Mode is: A''*(B:0x12b).
DSP Report: register data_150_V_read_1_reg_38696490_reg is absorbed into DSP mul_ln1118_2277_fu_4523_p2.
DSP Report: register data_150_V_read_1_reg_38696490_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2277_fu_4523_p2.
DSP Report: operator mul_ln1118_2277_fu_4523_p2 is absorbed into DSP mul_ln1118_2277_fu_4523_p2.
DSP Report: Generating DSP add_ln703_1864_fu_38675173_p2, operation Mode is: C+A''*(B:0x3fef9).
DSP Report: register add_ln703_1864_fu_38675173_p2 is absorbed into DSP add_ln703_1864_fu_38675173_p2.
DSP Report: register add_ln703_1864_fu_38675173_p2 is absorbed into DSP add_ln703_1864_fu_38675173_p2.
DSP Report: operator add_ln703_1864_fu_38675173_p2 is absorbed into DSP add_ln703_1864_fu_38675173_p2.
DSP Report: operator mul_ln1118_2338_fu_5256_p2 is absorbed into DSP add_ln703_1864_fu_38675173_p2.
DSP Report: Generating DSP add_ln703_1865_reg_38702023_reg, operation Mode is: C+A''*(B:0x3fdab).
DSP Report: register add_ln703_1865_reg_38702023_reg is absorbed into DSP add_ln703_1865_reg_38702023_reg.
DSP Report: register add_ln703_1865_reg_38702023_reg is absorbed into DSP add_ln703_1865_reg_38702023_reg.
DSP Report: register add_ln703_1865_reg_38702023_reg is absorbed into DSP add_ln703_1865_reg_38702023_reg.
DSP Report: operator add_ln703_1865_fu_38675183_p2 is absorbed into DSP add_ln703_1865_reg_38702023_reg.
DSP Report: operator mul_ln1118_2129_fu_4008_p2 is absorbed into DSP add_ln703_1865_reg_38702023_reg.
DSP Report: Generating DSP mul_ln1118_2079_fu_5071_p2, operation Mode is: A''*(B:0x3fde3).
DSP Report: register mul_ln1118_2079_fu_5071_p2 is absorbed into DSP mul_ln1118_2079_fu_5071_p2.
DSP Report: register mul_ln1118_2079_fu_5071_p2 is absorbed into DSP mul_ln1118_2079_fu_5071_p2.
DSP Report: operator mul_ln1118_2079_fu_5071_p2 is absorbed into DSP mul_ln1118_2079_fu_5071_p2.
DSP Report: Generating DSP add_ln703_1863_reg_38702018_reg, operation Mode is: C+A''*(B:0x3fa69).
DSP Report: register add_ln703_1863_reg_38702018_reg is absorbed into DSP add_ln703_1863_reg_38702018_reg.
DSP Report: register add_ln703_1863_reg_38702018_reg is absorbed into DSP add_ln703_1863_reg_38702018_reg.
DSP Report: register add_ln703_1863_reg_38702018_reg is absorbed into DSP add_ln703_1863_reg_38702018_reg.
DSP Report: operator add_ln703_1863_fu_38675167_p2 is absorbed into DSP add_ln703_1863_reg_38702018_reg.
DSP Report: operator mul_ln1118_2354_fu_7130_p2 is absorbed into DSP add_ln703_1863_reg_38702018_reg.
DSP Report: Generating DSP mul_ln1118_2747_fu_3710_p2, operation Mode is: A''*(B:0x3fed7).
DSP Report: register mul_ln1118_2747_fu_3710_p2 is absorbed into DSP mul_ln1118_2747_fu_3710_p2.
DSP Report: register mul_ln1118_2747_fu_3710_p2 is absorbed into DSP mul_ln1118_2747_fu_3710_p2.
DSP Report: operator mul_ln1118_2747_fu_3710_p2 is absorbed into DSP mul_ln1118_2747_fu_3710_p2.
DSP Report: Generating DSP mul_ln1118_2680_fu_5242_p2, operation Mode is: A''*(B:0x3fed5).
DSP Report: register mul_ln1118_2680_fu_5242_p2 is absorbed into DSP mul_ln1118_2680_fu_5242_p2.
DSP Report: register mul_ln1118_2680_fu_5242_p2 is absorbed into DSP mul_ln1118_2680_fu_5242_p2.
DSP Report: operator mul_ln1118_2680_fu_5242_p2 is absorbed into DSP mul_ln1118_2680_fu_5242_p2.
DSP Report: Generating DSP mul_ln1118_2713_fu_7558_p2, operation Mode is: A''*(B:0x3fe93).
DSP Report: register mul_ln1118_2713_fu_7558_p2 is absorbed into DSP mul_ln1118_2713_fu_7558_p2.
DSP Report: register mul_ln1118_2713_fu_7558_p2 is absorbed into DSP mul_ln1118_2713_fu_7558_p2.
DSP Report: operator mul_ln1118_2713_fu_7558_p2 is absorbed into DSP mul_ln1118_2713_fu_7558_p2.
DSP Report: Generating DSP mul_ln1118_2594_fu_6600_p2, operation Mode is: A''*(B:0x3fe64).
DSP Report: register mul_ln1118_2594_fu_6600_p2 is absorbed into DSP mul_ln1118_2594_fu_6600_p2.
DSP Report: register mul_ln1118_2594_fu_6600_p2 is absorbed into DSP mul_ln1118_2594_fu_6600_p2.
DSP Report: operator mul_ln1118_2594_fu_6600_p2 is absorbed into DSP mul_ln1118_2594_fu_6600_p2.
DSP Report: Generating DSP mul_ln1118_2613_fu_6988_p2, operation Mode is: A''*(B:0x3fec8).
DSP Report: register mul_ln1118_2613_fu_6988_p2 is absorbed into DSP mul_ln1118_2613_fu_6988_p2.
DSP Report: register mul_ln1118_2613_fu_6988_p2 is absorbed into DSP mul_ln1118_2613_fu_6988_p2.
DSP Report: operator mul_ln1118_2613_fu_6988_p2 is absorbed into DSP mul_ln1118_2613_fu_6988_p2.
DSP Report: Generating DSP mul_ln1118_2138_fu_3959_p2, operation Mode is: A''*(B:0x3fedd).
DSP Report: register mul_ln1118_2138_fu_3959_p2 is absorbed into DSP mul_ln1118_2138_fu_3959_p2.
DSP Report: register mul_ln1118_2138_fu_3959_p2 is absorbed into DSP mul_ln1118_2138_fu_3959_p2.
DSP Report: operator mul_ln1118_2138_fu_3959_p2 is absorbed into DSP mul_ln1118_2138_fu_3959_p2.
DSP Report: Generating DSP mul_ln1118_2362_fu_5149_p2, operation Mode is: A''*(B:0x3fe5e).
DSP Report: register mul_ln1118_2362_fu_5149_p2 is absorbed into DSP mul_ln1118_2362_fu_5149_p2.
DSP Report: register mul_ln1118_2362_fu_5149_p2 is absorbed into DSP mul_ln1118_2362_fu_5149_p2.
DSP Report: operator mul_ln1118_2362_fu_5149_p2 is absorbed into DSP mul_ln1118_2362_fu_5149_p2.
DSP Report: Generating DSP mul_ln1118_2580_fu_7186_p2, operation Mode is: A''*(B:0x3fe32).
DSP Report: register mul_ln1118_2580_fu_7186_p2 is absorbed into DSP mul_ln1118_2580_fu_7186_p2.
DSP Report: register mul_ln1118_2580_fu_7186_p2 is absorbed into DSP mul_ln1118_2580_fu_7186_p2.
DSP Report: operator mul_ln1118_2580_fu_7186_p2 is absorbed into DSP mul_ln1118_2580_fu_7186_p2.
DSP Report: Generating DSP mul_ln1118_2964_fu_4070_p2, operation Mode is: A''*(B:0x9b).
DSP Report: register data_193_V_read_1_reg_38695861_reg is absorbed into DSP mul_ln1118_2964_fu_4070_p2.
DSP Report: register data_193_V_read_1_reg_38695861_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2964_fu_4070_p2.
DSP Report: operator mul_ln1118_2964_fu_4070_p2 is absorbed into DSP mul_ln1118_2964_fu_4070_p2.
DSP Report: Generating DSP add_ln703_2916_fu_38681770_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2916_fu_38681770_p2 is absorbed into DSP add_ln703_2916_fu_38681770_p2.
DSP Report: register add_ln703_2916_fu_38681770_p2 is absorbed into DSP add_ln703_2916_fu_38681770_p2.
DSP Report: register add_ln703_2916_fu_38681770_p2 is absorbed into DSP add_ln703_2916_fu_38681770_p2.
DSP Report: register add_ln703_2916_fu_38681770_p2 is absorbed into DSP add_ln703_2916_fu_38681770_p2.
DSP Report: register add_ln703_2916_fu_38681770_p2 is absorbed into DSP add_ln703_2916_fu_38681770_p2.
DSP Report: operator add_ln703_2916_fu_38681770_p2 is absorbed into DSP add_ln703_2916_fu_38681770_p2.
DSP Report: Generating DSP mul_ln1118_2536_fu_6412_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_2536_fu_6412_p2 is absorbed into DSP mul_ln1118_2536_fu_6412_p2.
DSP Report: register mul_ln1118_2536_fu_6412_p2 is absorbed into DSP mul_ln1118_2536_fu_6412_p2.
DSP Report: operator mul_ln1118_2536_fu_6412_p2 is absorbed into DSP mul_ln1118_2536_fu_6412_p2.
DSP Report: Generating DSP mul_ln1118_2669_fu_4261_p2, operation Mode is: A''*(B:0x3ff97).
DSP Report: register mul_ln1118_2669_fu_4261_p2 is absorbed into DSP mul_ln1118_2669_fu_4261_p2.
DSP Report: register mul_ln1118_2669_fu_4261_p2 is absorbed into DSP mul_ln1118_2669_fu_4261_p2.
DSP Report: operator mul_ln1118_2669_fu_4261_p2 is absorbed into DSP mul_ln1118_2669_fu_4261_p2.
DSP Report: Generating DSP add_ln703_2838_fu_38681298_p2, operation Mode is: C+(A''*(B:0x13))'.
DSP Report: register data_185_V_read_int_reg_reg is absorbed into DSP add_ln703_2838_fu_38681298_p2.
DSP Report: register data_185_V_read_1_reg_38695973_reg is absorbed into DSP add_ln703_2838_fu_38681298_p2.
DSP Report: register mul_ln1118_2838_reg_2324288_reg is absorbed into DSP add_ln703_2838_fu_38681298_p2.
DSP Report: operator add_ln703_2838_fu_38681298_p2 is absorbed into DSP add_ln703_2838_fu_38681298_p2.
DSP Report: operator mul_ln1118_2838_fu_5984_p2 is absorbed into DSP add_ln703_2838_fu_38681298_p2.
DSP Report: Generating DSP mul_ln1118_2029_fu_5743_p2, operation Mode is: A''*(B:0x23a).
DSP Report: register data_135_V_read_1_reg_38696697_reg is absorbed into DSP mul_ln1118_2029_fu_5743_p2.
DSP Report: register data_135_V_read_1_reg_38696697_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2029_fu_5743_p2.
DSP Report: operator mul_ln1118_2029_fu_5743_p2 is absorbed into DSP mul_ln1118_2029_fu_5743_p2.
DSP Report: Generating DSP add_ln703_2734_fu_38680596_p2, operation Mode is: C+A''*(B:0x3fdc5).
DSP Report: register add_ln703_2734_fu_38680596_p2 is absorbed into DSP add_ln703_2734_fu_38680596_p2.
DSP Report: register add_ln703_2734_fu_38680596_p2 is absorbed into DSP add_ln703_2734_fu_38680596_p2.
DSP Report: operator add_ln703_2734_fu_38680596_p2 is absorbed into DSP add_ln703_2734_fu_38680596_p2.
DSP Report: operator mul_ln1118_2602_fu_4646_p2 is absorbed into DSP add_ln703_2734_fu_38680596_p2.
DSP Report: Generating DSP mul_ln1118_1628_fu_5688_p2, operation Mode is: A''*(B:0x3fe8e).
DSP Report: register mul_ln1118_1628_fu_5688_p2 is absorbed into DSP mul_ln1118_1628_fu_5688_p2.
DSP Report: register mul_ln1118_1628_fu_5688_p2 is absorbed into DSP mul_ln1118_1628_fu_5688_p2.
DSP Report: operator mul_ln1118_1628_fu_5688_p2 is absorbed into DSP mul_ln1118_1628_fu_5688_p2.
DSP Report: Generating DSP mul_ln1118_2347_fu_5126_p2, operation Mode is: A''*(B:0x3ffaf).
DSP Report: register mul_ln1118_2347_fu_5126_p2 is absorbed into DSP mul_ln1118_2347_fu_5126_p2.
DSP Report: register mul_ln1118_2347_fu_5126_p2 is absorbed into DSP mul_ln1118_2347_fu_5126_p2.
DSP Report: operator mul_ln1118_2347_fu_5126_p2 is absorbed into DSP mul_ln1118_2347_fu_5126_p2.
DSP Report: Generating DSP mul_ln1118_2189_fu_5643_p2, operation Mode is: A''*(B:0x3ffae).
DSP Report: register mul_ln1118_2189_fu_5643_p2 is absorbed into DSP mul_ln1118_2189_fu_5643_p2.
DSP Report: register mul_ln1118_2189_fu_5643_p2 is absorbed into DSP mul_ln1118_2189_fu_5643_p2.
DSP Report: operator mul_ln1118_2189_fu_5643_p2 is absorbed into DSP mul_ln1118_2189_fu_5643_p2.
DSP Report: Generating DSP mul_ln1118_2253_fu_7309_p2, operation Mode is: A''*(B:0x3ff8d).
DSP Report: register mul_ln1118_2253_fu_7309_p2 is absorbed into DSP mul_ln1118_2253_fu_7309_p2.
DSP Report: register mul_ln1118_2253_fu_7309_p2 is absorbed into DSP mul_ln1118_2253_fu_7309_p2.
DSP Report: operator mul_ln1118_2253_fu_7309_p2 is absorbed into DSP mul_ln1118_2253_fu_7309_p2.
DSP Report: Generating DSP mul_ln1118_2883_fu_5723_p2, operation Mode is: A''*(B:0x3fe38).
DSP Report: register mul_ln1118_2883_fu_5723_p2 is absorbed into DSP mul_ln1118_2883_fu_5723_p2.
DSP Report: register mul_ln1118_2883_fu_5723_p2 is absorbed into DSP mul_ln1118_2883_fu_5723_p2.
DSP Report: operator mul_ln1118_2883_fu_5723_p2 is absorbed into DSP mul_ln1118_2883_fu_5723_p2.
DSP Report: Generating DSP mul_ln1118_2914_fu_7013_p2, operation Mode is: A''*(B:0x3fe1b).
DSP Report: register mul_ln1118_2914_fu_7013_p2 is absorbed into DSP mul_ln1118_2914_fu_7013_p2.
DSP Report: register mul_ln1118_2914_fu_7013_p2 is absorbed into DSP mul_ln1118_2914_fu_7013_p2.
DSP Report: operator mul_ln1118_2914_fu_7013_p2 is absorbed into DSP mul_ln1118_2914_fu_7013_p2.
DSP Report: Generating DSP mul_ln1118_2851_fu_5133_p2, operation Mode is: A''*(B:0x3fea8).
DSP Report: register mul_ln1118_2851_fu_5133_p2 is absorbed into DSP mul_ln1118_2851_fu_5133_p2.
DSP Report: register mul_ln1118_2851_fu_5133_p2 is absorbed into DSP mul_ln1118_2851_fu_5133_p2.
DSP Report: operator mul_ln1118_2851_fu_5133_p2 is absorbed into DSP mul_ln1118_2851_fu_5133_p2.
DSP Report: Generating DSP mul_ln1118_2958_fu_5480_p2, operation Mode is: A''*(B:0x3fd5c).
DSP Report: register mul_ln1118_2958_fu_5480_p2 is absorbed into DSP mul_ln1118_2958_fu_5480_p2.
DSP Report: register mul_ln1118_2958_fu_5480_p2 is absorbed into DSP mul_ln1118_2958_fu_5480_p2.
DSP Report: operator mul_ln1118_2958_fu_5480_p2 is absorbed into DSP mul_ln1118_2958_fu_5480_p2.
DSP Report: Generating DSP mul_ln1118_1083_fu_4327_p2, operation Mode is: A''*(B:0x23b).
DSP Report: register data_70_V_read_1_reg_38697643_reg is absorbed into DSP mul_ln1118_1083_fu_4327_p2.
DSP Report: register data_70_V_read_1_reg_38697643_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1083_fu_4327_p2.
DSP Report: operator mul_ln1118_1083_fu_4327_p2 is absorbed into DSP mul_ln1118_1083_fu_4327_p2.
DSP Report: Generating DSP add_ln703_3791_fu_38687230_p2, operation Mode is: C+A''*(B:0x3fd68).
DSP Report: register add_ln703_3791_fu_38687230_p2 is absorbed into DSP add_ln703_3791_fu_38687230_p2.
DSP Report: register add_ln703_3791_fu_38687230_p2 is absorbed into DSP add_ln703_3791_fu_38687230_p2.
DSP Report: operator add_ln703_3791_fu_38687230_p2 is absorbed into DSP add_ln703_3791_fu_38687230_p2.
DSP Report: operator mul_ln1118_2991_fu_4457_p2 is absorbed into DSP add_ln703_3791_fu_38687230_p2.
DSP Report: Generating DSP mul_ln1118_2975_fu_7129_p2, operation Mode is: A''*(B:0x3fd74).
DSP Report: register mul_ln1118_2975_fu_7129_p2 is absorbed into DSP mul_ln1118_2975_fu_7129_p2.
DSP Report: register mul_ln1118_2975_fu_7129_p2 is absorbed into DSP mul_ln1118_2975_fu_7129_p2.
DSP Report: operator mul_ln1118_2975_fu_7129_p2 is absorbed into DSP mul_ln1118_2975_fu_7129_p2.
DSP Report: Generating DSP mul_ln1118_2930_fu_4490_p2, operation Mode is: A''*(B:0x3fdef).
DSP Report: register mul_ln1118_2930_fu_4490_p2 is absorbed into DSP mul_ln1118_2930_fu_4490_p2.
DSP Report: register mul_ln1118_2930_fu_4490_p2 is absorbed into DSP mul_ln1118_2930_fu_4490_p2.
DSP Report: operator mul_ln1118_2930_fu_4490_p2 is absorbed into DSP mul_ln1118_2930_fu_4490_p2.
DSP Report: Generating DSP mul_ln1118_2946_fu_6229_p2, operation Mode is: A''*(B:0x3fda9).
DSP Report: register mul_ln1118_2946_fu_6229_p2 is absorbed into DSP mul_ln1118_2946_fu_6229_p2.
DSP Report: register mul_ln1118_2946_fu_6229_p2 is absorbed into DSP mul_ln1118_2946_fu_6229_p2.
DSP Report: operator mul_ln1118_2946_fu_6229_p2 is absorbed into DSP mul_ln1118_2946_fu_6229_p2.
DSP Report: Generating DSP mul_ln1118_2868_fu_4383_p2, operation Mode is: A''*(B:0x3fdcc).
DSP Report: register mul_ln1118_2868_fu_4383_p2 is absorbed into DSP mul_ln1118_2868_fu_4383_p2.
DSP Report: register mul_ln1118_2868_fu_4383_p2 is absorbed into DSP mul_ln1118_2868_fu_4383_p2.
DSP Report: operator mul_ln1118_2868_fu_4383_p2 is absorbed into DSP mul_ln1118_2868_fu_4383_p2.
DSP Report: Generating DSP mul_ln1118_2899_fu_4361_p2, operation Mode is: A''*(B:0x3fdad).
DSP Report: register mul_ln1118_2899_fu_4361_p2 is absorbed into DSP mul_ln1118_2899_fu_4361_p2.
DSP Report: register mul_ln1118_2899_fu_4361_p2 is absorbed into DSP mul_ln1118_2899_fu_4361_p2.
DSP Report: operator mul_ln1118_2899_fu_4361_p2 is absorbed into DSP mul_ln1118_2899_fu_4361_p2.
DSP Report: Generating DSP add_ln703_2688_fu_38680316_p2, operation Mode is: C'+A''*(B:0x67).
DSP Report: register data_80_V_read_1_reg_38697493_reg is absorbed into DSP add_ln703_2688_fu_38680316_p2.
DSP Report: register zext_ln1118_1145_reg_38699640_reg is absorbed into DSP add_ln703_2688_fu_38680316_p2.
DSP Report: register add_ln703_2688_fu_38680316_p2 is absorbed into DSP add_ln703_2688_fu_38680316_p2.
DSP Report: operator add_ln703_2688_fu_38680316_p2 is absorbed into DSP add_ln703_2688_fu_38680316_p2.
DSP Report: operator mul_ln1118_1207_fu_6045_p2 is absorbed into DSP add_ln703_2688_fu_38680316_p2.
DSP Report: Generating DSP mul_ln1118_2735_fu_5227_p2, operation Mode is: A''*(B:0x3ffa3).
DSP Report: register mul_ln1118_2735_fu_5227_p2 is absorbed into DSP mul_ln1118_2735_fu_5227_p2.
DSP Report: register mul_ln1118_2735_fu_5227_p2 is absorbed into DSP mul_ln1118_2735_fu_5227_p2.
DSP Report: operator mul_ln1118_2735_fu_5227_p2 is absorbed into DSP mul_ln1118_2735_fu_5227_p2.
DSP Report: Generating DSP mul_ln1118_2367_fu_4056_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln1118_2367_fu_4056_p2 is absorbed into DSP mul_ln1118_2367_fu_4056_p2.
DSP Report: register mul_ln1118_2367_fu_4056_p2 is absorbed into DSP mul_ln1118_2367_fu_4056_p2.
DSP Report: operator mul_ln1118_2367_fu_4056_p2 is absorbed into DSP mul_ln1118_2367_fu_4056_p2.
DSP Report: Generating DSP add_ln703_2683_fu_38680300_p2, operation Mode is: C+A''*(B:0xe5).
DSP Report: register data_190_V_read_1_reg_38695905_reg is absorbed into DSP add_ln703_2683_fu_38680300_p2.
DSP Report: register data_190_V_read_1_reg_38695905_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2683_fu_38680300_p2.
DSP Report: operator add_ln703_2683_fu_38680300_p2 is absorbed into DSP add_ln703_2683_fu_38680300_p2.
DSP Report: operator mul_ln1118_2917_fu_7279_p2 is absorbed into DSP add_ln703_2683_fu_38680300_p2.
DSP Report: Generating DSP mul_ln1118_2601_fu_4556_p2, operation Mode is: A''*(B:0xae).
DSP Report: register data_171_V_read_1_reg_38696167_reg is absorbed into DSP mul_ln1118_2601_fu_4556_p2.
DSP Report: register data_171_V_read_1_reg_38696167_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2601_fu_4556_p2.
DSP Report: operator mul_ln1118_2601_fu_4556_p2 is absorbed into DSP mul_ln1118_2601_fu_4556_p2.
DSP Report: Generating DSP add_ln703_2682_fu_38680290_p2, operation Mode is: PCIN+A''*(B:0xd0).
DSP Report: register data_166_V_read_1_reg_38696242_reg is absorbed into DSP add_ln703_2682_fu_38680290_p2.
DSP Report: register data_166_V_read_1_reg_38696242_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2682_fu_38680290_p2.
DSP Report: operator add_ln703_2682_fu_38680290_p2 is absorbed into DSP add_ln703_2682_fu_38680290_p2.
DSP Report: operator mul_ln1118_2520_fu_4978_p2 is absorbed into DSP add_ln703_2682_fu_38680290_p2.
DSP Report: Generating DSP mul_ln1118_2428_fu_6479_p2, operation Mode is: A''*(B:0xf2).
DSP Report: register data_160_V_read_1_reg_38696333_reg is absorbed into DSP mul_ln1118_2428_fu_6479_p2.
DSP Report: register data_160_V_read_1_reg_38696333_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2428_fu_6479_p2.
DSP Report: operator mul_ln1118_2428_fu_6479_p2 is absorbed into DSP mul_ln1118_2428_fu_6479_p2.
DSP Report: Generating DSP add_ln703_2681_fu_38680284_p2, operation Mode is: PCIN+A''*(B:0xf2).
DSP Report: register data_148_V_read_1_reg_38696520_reg is absorbed into DSP add_ln703_2681_fu_38680284_p2.
DSP Report: register data_148_V_read_1_reg_38696520_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2681_fu_38680284_p2.
DSP Report: operator add_ln703_2681_fu_38680284_p2 is absorbed into DSP add_ln703_2681_fu_38680284_p2.
DSP Report: operator mul_ln1118_2241_fu_4196_p2 is absorbed into DSP add_ln703_2681_fu_38680284_p2.
DSP Report: Generating DSP add_ln703_2681_fu_38680284_p2, operation Mode is: PCIN+A''*(B:0xbf).
DSP Report: register data_147_V_read_1_reg_38696535_reg is absorbed into DSP add_ln703_2681_fu_38680284_p2.
DSP Report: register data_147_V_read_1_reg_38696535_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2681_fu_38680284_p2.
DSP Report: operator add_ln703_2681_fu_38680284_p2 is absorbed into DSP add_ln703_2681_fu_38680284_p2.
DSP Report: operator mul_ln1118_2225_fu_4110_p2 is absorbed into DSP add_ln703_2681_fu_38680284_p2.
DSP Report: Generating DSP add_ln703_2681_reg_38702878_reg, operation Mode is: PCIN+A''*(B:0xc3).
DSP Report: register data_149_V_read_1_reg_38696506_reg is absorbed into DSP add_ln703_2681_reg_38702878_reg.
DSP Report: register data_149_V_read_1_reg_38696506_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2681_reg_38702878_reg.
DSP Report: register add_ln703_2681_reg_38702878_reg is absorbed into DSP add_ln703_2681_reg_38702878_reg.
DSP Report: operator add_ln703_2681_fu_38680284_p2 is absorbed into DSP add_ln703_2681_reg_38702878_reg.
DSP Report: operator mul_ln1118_2256_fu_4385_p2 is absorbed into DSP add_ln703_2681_reg_38702878_reg.
DSP Report: Generating DSP mul_ln1118_2209_fu_5156_p2, operation Mode is: A''*(B:0xd7).
DSP Report: register data_146_V_read_1_reg_38696548_reg is absorbed into DSP mul_ln1118_2209_fu_5156_p2.
DSP Report: register data_146_V_read_1_reg_38696548_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2209_fu_5156_p2.
DSP Report: operator mul_ln1118_2209_fu_5156_p2 is absorbed into DSP mul_ln1118_2209_fu_5156_p2.
DSP Report: Generating DSP add_ln703_2677_fu_38680258_p2, operation Mode is: PCIN+A''*(B:0x89).
DSP Report: register data_144_V_read_1_reg_38696575_reg is absorbed into DSP add_ln703_2677_fu_38680258_p2.
DSP Report: register data_144_V_read_1_reg_38696575_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2677_fu_38680258_p2.
DSP Report: operator add_ln703_2677_fu_38680258_p2 is absorbed into DSP add_ln703_2677_fu_38680258_p2.
DSP Report: operator mul_ln1118_2176_fu_7440_p2 is absorbed into DSP add_ln703_2677_fu_38680258_p2.
DSP Report: Generating DSP add_ln703_2677_fu_38680258_p2, operation Mode is: PCIN+A''*(B:0xc4).
DSP Report: register data_139_V_read_1_reg_38696643_reg is absorbed into DSP add_ln703_2677_fu_38680258_p2.
DSP Report: register data_139_V_read_1_reg_38696643_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2677_fu_38680258_p2.
DSP Report: operator add_ln703_2677_fu_38680258_p2 is absorbed into DSP add_ln703_2677_fu_38680258_p2.
DSP Report: operator mul_ln1118_2091_fu_7366_p2 is absorbed into DSP add_ln703_2677_fu_38680258_p2.
DSP Report: Generating DSP add_ln703_2677_reg_38702873_reg, operation Mode is: PCIN+A''*(B:0xcf).
DSP Report: register data_145_V_read_1_reg_38696560_reg is absorbed into DSP add_ln703_2677_reg_38702873_reg.
DSP Report: register data_145_V_read_1_reg_38696560_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2677_reg_38702873_reg.
DSP Report: register add_ln703_2677_reg_38702873_reg is absorbed into DSP add_ln703_2677_reg_38702873_reg.
DSP Report: operator add_ln703_2677_fu_38680258_p2 is absorbed into DSP add_ln703_2677_reg_38702873_reg.
DSP Report: operator mul_ln1118_2194_fu_3892_p2 is absorbed into DSP add_ln703_2677_reg_38702873_reg.
DSP Report: Generating DSP add_ln703_2674_reg_38702868_reg, operation Mode is: C+A''*(B:0xe1).
DSP Report: register data_135_V_read_1_reg_38696697_reg is absorbed into DSP add_ln703_2674_reg_38702868_reg.
DSP Report: register data_135_V_read_1_reg_38696697_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2674_reg_38702868_reg.
DSP Report: register add_ln703_2674_reg_38702868_reg is absorbed into DSP add_ln703_2674_reg_38702868_reg.
DSP Report: operator add_ln703_2674_fu_38680232_p2 is absorbed into DSP add_ln703_2674_reg_38702868_reg.
DSP Report: operator mul_ln1118_2028_fu_5249_p2 is absorbed into DSP add_ln703_2674_reg_38702868_reg.
DSP Report: Generating DSP mul_ln1118_2155_fu_5491_p2, operation Mode is: A''*(B:0x3ffd4).
DSP Report: register mul_ln1118_2155_fu_5491_p2 is absorbed into DSP mul_ln1118_2155_fu_5491_p2.
DSP Report: register mul_ln1118_2155_fu_5491_p2 is absorbed into DSP mul_ln1118_2155_fu_5491_p2.
DSP Report: operator mul_ln1118_2155_fu_5491_p2 is absorbed into DSP mul_ln1118_2155_fu_5491_p2.
DSP Report: Generating DSP add_ln703_3682_fu_38686498_p2, operation Mode is: C+A''*(B:0x4c).
DSP Report: register data_191_V_read_1_reg_38695890_reg is absorbed into DSP add_ln703_3682_fu_38686498_p2.
DSP Report: register data_191_V_read_1_reg_38695890_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3682_fu_38686498_p2.
DSP Report: operator add_ln703_3682_fu_38686498_p2 is absorbed into DSP add_ln703_3682_fu_38686498_p2.
DSP Report: operator mul_ln1118_2945_fu_6707_p2 is absorbed into DSP add_ln703_3682_fu_38686498_p2.
DSP Report: Generating DSP mul_ln1118_2287_fu_4642_p2, operation Mode is: A''*(B:0x46).
DSP Report: register data_150_V_read_1_reg_38696490_reg is absorbed into DSP mul_ln1118_2287_fu_4642_p2.
DSP Report: register data_150_V_read_1_reg_38696490_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2287_fu_4642_p2.
DSP Report: operator mul_ln1118_2287_fu_4642_p2 is absorbed into DSP mul_ln1118_2287_fu_4642_p2.
DSP Report: Generating DSP add_ln703_3681_fu_38686488_p2, operation Mode is: C+A''*(B:0x3ffb7).
DSP Report: register add_ln703_3681_fu_38686488_p2 is absorbed into DSP add_ln703_3681_fu_38686488_p2.
DSP Report: register add_ln703_3681_fu_38686488_p2 is absorbed into DSP add_ln703_3681_fu_38686488_p2.
DSP Report: operator add_ln703_3681_fu_38686488_p2 is absorbed into DSP add_ln703_3681_fu_38686488_p2.
DSP Report: operator mul_ln1118_2989_fu_5081_p2 is absorbed into DSP add_ln703_3681_fu_38686488_p2.
DSP Report: Generating DSP mul_ln1118_2818_fu_4998_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_2818_fu_4998_p2 is absorbed into DSP mul_ln1118_2818_fu_4998_p2.
DSP Report: register mul_ln1118_2818_fu_4998_p2 is absorbed into DSP mul_ln1118_2818_fu_4998_p2.
DSP Report: operator mul_ln1118_2818_fu_4998_p2 is absorbed into DSP mul_ln1118_2818_fu_4998_p2.
DSP Report: Generating DSP mul_ln1118_2833_fu_3717_p2, operation Mode is: A''*(B:0x3ff94).
DSP Report: register mul_ln1118_2833_fu_3717_p2 is absorbed into DSP mul_ln1118_2833_fu_3717_p2.
DSP Report: register mul_ln1118_2833_fu_3717_p2 is absorbed into DSP mul_ln1118_2833_fu_3717_p2.
DSP Report: operator mul_ln1118_2833_fu_3717_p2 is absorbed into DSP mul_ln1118_2833_fu_3717_p2.
DSP Report: Generating DSP mul_ln1118_2715_fu_6588_p2, operation Mode is: A''*(B:0x3ffb1).
DSP Report: register mul_ln1118_2715_fu_6588_p2 is absorbed into DSP mul_ln1118_2715_fu_6588_p2.
DSP Report: register mul_ln1118_2715_fu_6588_p2 is absorbed into DSP mul_ln1118_2715_fu_6588_p2.
DSP Report: operator mul_ln1118_2715_fu_6588_p2 is absorbed into DSP mul_ln1118_2715_fu_6588_p2.
DSP Report: Generating DSP mul_ln1118_2799_fu_3860_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_2799_fu_3860_p2 is absorbed into DSP mul_ln1118_2799_fu_3860_p2.
DSP Report: register mul_ln1118_2799_fu_3860_p2 is absorbed into DSP mul_ln1118_2799_fu_3860_p2.
DSP Report: operator mul_ln1118_2799_fu_3860_p2 is absorbed into DSP mul_ln1118_2799_fu_3860_p2.
DSP Report: Generating DSP mul_ln1118_2665_fu_5858_p2, operation Mode is: A''*(B:0x3ffbb).
DSP Report: register mul_ln1118_2665_fu_5858_p2 is absorbed into DSP mul_ln1118_2665_fu_5858_p2.
DSP Report: register mul_ln1118_2665_fu_5858_p2 is absorbed into DSP mul_ln1118_2665_fu_5858_p2.
DSP Report: operator mul_ln1118_2665_fu_5858_p2 is absorbed into DSP mul_ln1118_2665_fu_5858_p2.
DSP Report: Generating DSP mul_ln1118_2596_fu_5452_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_2596_fu_5452_p2 is absorbed into DSP mul_ln1118_2596_fu_5452_p2.
DSP Report: register mul_ln1118_2596_fu_5452_p2 is absorbed into DSP mul_ln1118_2596_fu_5452_p2.
DSP Report: operator mul_ln1118_2596_fu_5452_p2 is absorbed into DSP mul_ln1118_2596_fu_5452_p2.
DSP Report: Generating DSP mul_ln1118_2649_fu_6559_p2, operation Mode is: A''*(B:0x3ffad).
DSP Report: register mul_ln1118_2649_fu_6559_p2 is absorbed into DSP mul_ln1118_2649_fu_6559_p2.
DSP Report: register mul_ln1118_2649_fu_6559_p2 is absorbed into DSP mul_ln1118_2649_fu_6559_p2.
DSP Report: operator mul_ln1118_2649_fu_6559_p2 is absorbed into DSP mul_ln1118_2649_fu_6559_p2.
DSP Report: Generating DSP mul_ln1118_2469_fu_5508_p2, operation Mode is: A''*(B:0x3ffa3).
DSP Report: register mul_ln1118_2469_fu_5508_p2 is absorbed into DSP mul_ln1118_2469_fu_5508_p2.
DSP Report: register mul_ln1118_2469_fu_5508_p2 is absorbed into DSP mul_ln1118_2469_fu_5508_p2.
DSP Report: operator mul_ln1118_2469_fu_5508_p2 is absorbed into DSP mul_ln1118_2469_fu_5508_p2.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1118_192_fu_5051_p2, operation Mode is: A''*(B:0x3fe57).
DSP Report: register mul_ln1118_192_fu_5051_p2 is absorbed into DSP mul_ln1118_192_fu_5051_p2.
DSP Report: register mul_ln1118_192_fu_5051_p2 is absorbed into DSP mul_ln1118_192_fu_5051_p2.
DSP Report: operator mul_ln1118_192_fu_5051_p2 is absorbed into DSP mul_ln1118_192_fu_5051_p2.
DSP Report: Generating DSP mul_ln1118_207_fu_7032_p2, operation Mode is: A''*(B:0x3fe4a).
DSP Report: register mul_ln1118_207_fu_7032_p2 is absorbed into DSP mul_ln1118_207_fu_7032_p2.
DSP Report: register mul_ln1118_207_fu_7032_p2 is absorbed into DSP mul_ln1118_207_fu_7032_p2.
DSP Report: operator mul_ln1118_207_fu_7032_p2 is absorbed into DSP mul_ln1118_207_fu_7032_p2.
DSP Report: Generating DSP mul_ln1118_314_fu_4209_p2, operation Mode is: A''*(B:0x3fdb7).
DSP Report: register mul_ln1118_314_fu_4209_p2 is absorbed into DSP mul_ln1118_314_fu_4209_p2.
DSP Report: register mul_ln1118_314_fu_4209_p2 is absorbed into DSP mul_ln1118_314_fu_4209_p2.
DSP Report: operator mul_ln1118_314_fu_4209_p2 is absorbed into DSP mul_ln1118_314_fu_4209_p2.
DSP Report: Generating DSP mul_ln1118_361_fu_6860_p2, operation Mode is: A''*(B:0x3fdef).
DSP Report: register mul_ln1118_361_fu_6860_p2 is absorbed into DSP mul_ln1118_361_fu_6860_p2.
DSP Report: register mul_ln1118_361_fu_6860_p2 is absorbed into DSP mul_ln1118_361_fu_6860_p2.
DSP Report: operator mul_ln1118_361_fu_6860_p2 is absorbed into DSP mul_ln1118_361_fu_6860_p2.
DSP Report: Generating DSP mul_ln1118_300_fu_5482_p2, operation Mode is: A''*(B:0x3fde3).
DSP Report: register mul_ln1118_300_fu_5482_p2 is absorbed into DSP mul_ln1118_300_fu_5482_p2.
DSP Report: register mul_ln1118_300_fu_5482_p2 is absorbed into DSP mul_ln1118_300_fu_5482_p2.
DSP Report: operator mul_ln1118_300_fu_5482_p2 is absorbed into DSP mul_ln1118_300_fu_5482_p2.
DSP Report: Generating DSP mul_ln1118_184_fu_7593_p2, operation Mode is: A''*(B:0x3feec).
DSP Report: register mul_ln1118_184_fu_7593_p2 is absorbed into DSP mul_ln1118_184_fu_7593_p2.
DSP Report: register mul_ln1118_184_fu_7593_p2 is absorbed into DSP mul_ln1118_184_fu_7593_p2.
DSP Report: operator mul_ln1118_184_fu_7593_p2 is absorbed into DSP mul_ln1118_184_fu_7593_p2.
DSP Report: Generating DSP mul_ln1118_201_fu_6894_p2, operation Mode is: A''*(B:0x3fea4).
DSP Report: register mul_ln1118_201_fu_6894_p2 is absorbed into DSP mul_ln1118_201_fu_6894_p2.
DSP Report: register mul_ln1118_201_fu_6894_p2 is absorbed into DSP mul_ln1118_201_fu_6894_p2.
DSP Report: operator mul_ln1118_201_fu_6894_p2 is absorbed into DSP mul_ln1118_201_fu_6894_p2.
DSP Report: Generating DSP mul_ln1118_159_fu_4749_p2, operation Mode is: A''*(B:0x37).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_159_fu_4749_p2.
DSP Report: register data_10_V_read_1_reg_38698506_reg is absorbed into DSP mul_ln1118_159_fu_4749_p2.
DSP Report: operator mul_ln1118_159_fu_4749_p2 is absorbed into DSP mul_ln1118_159_fu_4749_p2.
DSP Report: Generating DSP add_ln703_146_fu_38637958_p2, operation Mode is: C+A''*(B:0x3ffcb).
DSP Report: register add_ln703_146_fu_38637958_p2 is absorbed into DSP add_ln703_146_fu_38637958_p2.
DSP Report: register add_ln703_146_fu_38637958_p2 is absorbed into DSP add_ln703_146_fu_38637958_p2.
DSP Report: operator add_ln703_146_fu_38637958_p2 is absorbed into DSP add_ln703_146_fu_38637958_p2.
DSP Report: operator mul_ln1118_90_fu_5943_p2 is absorbed into DSP add_ln703_146_fu_38637958_p2.
DSP Report: Generating DSP mul_ln1118_75_fu_5231_p2, operation Mode is: A''*(B:0x3ffdb).
DSP Report: register mul_ln1118_75_fu_5231_p2 is absorbed into DSP mul_ln1118_75_fu_5231_p2.
DSP Report: register mul_ln1118_75_fu_5231_p2 is absorbed into DSP mul_ln1118_75_fu_5231_p2.
DSP Report: operator mul_ln1118_75_fu_5231_p2 is absorbed into DSP mul_ln1118_75_fu_5231_p2.
DSP Report: Generating DSP add_ln703_143_fu_38637932_p2, operation Mode is: C'+A''*(B:0x3ff7a).
DSP Report: register add_ln703_143_fu_38637932_p2 is absorbed into DSP add_ln703_143_fu_38637932_p2.
DSP Report: register add_ln703_143_fu_38637932_p2 is absorbed into DSP add_ln703_143_fu_38637932_p2.
DSP Report: register add_ln703_143_fu_38637932_p2 is absorbed into DSP add_ln703_143_fu_38637932_p2.
DSP Report: operator add_ln703_143_fu_38637932_p2 is absorbed into DSP add_ln703_143_fu_38637932_p2.
DSP Report: operator mul_ln1118_141_fu_6684_p2 is absorbed into DSP add_ln703_143_fu_38637932_p2.
DSP Report: Generating DSP mul_ln1118_47_fu_6150_p2, operation Mode is: A''*(B:0xdc).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_47_fu_6150_p2.
DSP Report: register zext_ln1118_37_reg_38698573_reg is absorbed into DSP mul_ln1118_47_fu_6150_p2.
DSP Report: operator mul_ln1118_47_fu_6150_p2 is absorbed into DSP mul_ln1118_47_fu_6150_p2.
DSP Report: Generating DSP add_ln703_67_fu_38637606_p2, operation Mode is: PCIN+A''*(B:0xf5).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP add_ln703_67_fu_38637606_p2.
DSP Report: register zext_ln1118_28_reg_38698567_reg is absorbed into DSP add_ln703_67_fu_38637606_p2.
DSP Report: operator add_ln703_67_fu_38637606_p2 is absorbed into DSP add_ln703_67_fu_38637606_p2.
DSP Report: operator mul_ln1118_32_fu_5775_p2 is absorbed into DSP add_ln703_67_fu_38637606_p2.
DSP Report: Generating DSP add_ln703_12_fu_38637455_p2, operation Mode is: (C:0x76400)+(A2*(B:0xd8))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_12_fu_38637455_p2.
DSP Report: register mul_ln203_1_reg_2324101_reg is absorbed into DSP add_ln703_12_fu_38637455_p2.
DSP Report: operator mul_ln203_1_fu_4850_p2 is absorbed into DSP add_ln703_12_fu_38637455_p2.
DSP Report: operator add_ln703_12_fu_38637455_p2 is absorbed into DSP add_ln703_12_fu_38637455_p2.
DSP Report: Generating DSP mul_ln1118_288_fu_7537_p2, operation Mode is: A''*(B:0x16c).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_288_fu_7537_p2.
DSP Report: register data_18_V_read_1_reg_38698401_reg is absorbed into DSP mul_ln1118_288_fu_7537_p2.
DSP Report: operator mul_ln1118_288_fu_7537_p2 is absorbed into DSP mul_ln1118_288_fu_7537_p2.
DSP Report: Generating DSP add_ln703_368_fu_38639322_p2, operation Mode is: PCIN+A''*(B:0x1c9).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP add_ln703_368_fu_38639322_p2.
DSP Report: register data_17_V_read_1_reg_38698415_reg is absorbed into DSP add_ln703_368_fu_38639322_p2.
DSP Report: operator add_ln703_368_fu_38639322_p2 is absorbed into DSP add_ln703_368_fu_38639322_p2.
DSP Report: operator mul_ln1118_273_fu_4628_p2 is absorbed into DSP add_ln703_368_fu_38639322_p2.
DSP Report: Generating DSP mul_ln1118_257_fu_5129_p2, operation Mode is: A''*(B:0x3fe0e).
DSP Report: register mul_ln1118_257_fu_5129_p2 is absorbed into DSP mul_ln1118_257_fu_5129_p2.
DSP Report: register mul_ln1118_257_fu_5129_p2 is absorbed into DSP mul_ln1118_257_fu_5129_p2.
DSP Report: operator mul_ln1118_257_fu_5129_p2 is absorbed into DSP mul_ln1118_257_fu_5129_p2.
DSP Report: Generating DSP add_ln703_367_fu_38639312_p2, operation Mode is: C+A''*(B:0x258).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP add_ln703_367_fu_38639312_p2.
DSP Report: register data_25_V_read_1_reg_38698298_reg is absorbed into DSP add_ln703_367_fu_38639312_p2.
DSP Report: operator add_ln703_367_fu_38639312_p2 is absorbed into DSP add_ln703_367_fu_38639312_p2.
DSP Report: operator mul_ln1118_397_fu_3803_p2 is absorbed into DSP add_ln703_367_fu_38639312_p2.
DSP Report: Generating DSP mul_ln1118_200_fu_4113_p2, operation Mode is: A''*(B:0x3ffae).
DSP Report: register mul_ln1118_200_fu_4113_p2 is absorbed into DSP mul_ln1118_200_fu_4113_p2.
DSP Report: register mul_ln1118_200_fu_4113_p2 is absorbed into DSP mul_ln1118_200_fu_4113_p2.
DSP Report: operator mul_ln1118_200_fu_4113_p2 is absorbed into DSP mul_ln1118_200_fu_4113_p2.
DSP Report: Generating DSP add_ln703_178_fu_38638104_p2, operation Mode is: C+A''*(B:0x141).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP add_ln703_178_fu_38638104_p2.
DSP Report: register data_10_V_read_1_reg_38698506_reg is absorbed into DSP add_ln703_178_fu_38638104_p2.
DSP Report: operator add_ln703_178_fu_38638104_p2 is absorbed into DSP add_ln703_178_fu_38638104_p2.
DSP Report: operator mul_ln1118_167_fu_7074_p2 is absorbed into DSP add_ln703_178_fu_38638104_p2.
DSP Report: Generating DSP mul_ln1118_149_fu_5528_p2, operation Mode is: A''*(B:0x156).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_149_fu_5528_p2.
DSP Report: register zext_ln1118_119_reg_38698682_reg is absorbed into DSP mul_ln1118_149_fu_5528_p2.
DSP Report: operator mul_ln1118_149_fu_5528_p2 is absorbed into DSP mul_ln1118_149_fu_5528_p2.
DSP Report: Generating DSP mul_ln1118_22_fu_6217_p2, operation Mode is: A2*(B:0x3ffce).
DSP Report: register mul_ln1118_22_fu_6217_p2 is absorbed into DSP mul_ln1118_22_fu_6217_p2.
DSP Report: operator mul_ln1118_22_fu_6217_p2 is absorbed into DSP mul_ln1118_22_fu_6217_p2.
DSP Report: Generating DSP add_ln703_181_fu_38629777_p2, operation Mode is: C+A2*(B:0x37).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP add_ln703_181_fu_38629777_p2.
DSP Report: operator add_ln703_181_fu_38629777_p2 is absorbed into DSP add_ln703_181_fu_38629777_p2.
DSP Report: operator mul_ln1118_183_fu_7164_p2 is absorbed into DSP add_ln703_181_fu_38629777_p2.
DSP Report: Generating DSP mul_ln1118_309_fu_4465_p2, operation Mode is: A''*(B:0x9b).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_309_fu_4465_p2.
DSP Report: register data_19_V_read_1_reg_38698387_reg is absorbed into DSP mul_ln1118_309_fu_4465_p2.
DSP Report: operator mul_ln1118_309_fu_4465_p2 is absorbed into DSP mul_ln1118_309_fu_4465_p2.
DSP Report: Generating DSP mul_ln1118_133_fu_7062_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register mul_ln1118_133_fu_7062_p2 is absorbed into DSP mul_ln1118_133_fu_7062_p2.
DSP Report: register mul_ln1118_133_fu_7062_p2 is absorbed into DSP mul_ln1118_133_fu_7062_p2.
DSP Report: operator mul_ln1118_133_fu_7062_p2 is absorbed into DSP mul_ln1118_133_fu_7062_p2.
DSP Report: Generating DSP mul_ln1118_185_fu_7216_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_185_fu_7216_p2 is absorbed into DSP mul_ln1118_185_fu_7216_p2.
DSP Report: register mul_ln1118_185_fu_7216_p2 is absorbed into DSP mul_ln1118_185_fu_7216_p2.
DSP Report: operator mul_ln1118_185_fu_7216_p2 is absorbed into DSP mul_ln1118_185_fu_7216_p2.
DSP Report: Generating DSP add_ln703_221_fu_38638343_p2, operation Mode is: C+A''*(B:0x2a).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_221_fu_38638343_p2.
DSP Report: register data_12_V_read_1_reg_38698484_reg is absorbed into DSP add_ln703_221_fu_38638343_p2.
DSP Report: operator add_ln703_221_fu_38638343_p2 is absorbed into DSP add_ln703_221_fu_38638343_p2.
DSP Report: operator mul_ln1118_202_fu_7318_p2 is absorbed into DSP add_ln703_221_fu_38638343_p2.
DSP Report: Generating DSP mul_ln1118_169_fu_4760_p2, operation Mode is: A''*(B:0x3ff8f).
DSP Report: register mul_ln1118_169_fu_4760_p2 is absorbed into DSP mul_ln1118_169_fu_4760_p2.
DSP Report: register mul_ln1118_169_fu_4760_p2 is absorbed into DSP mul_ln1118_169_fu_4760_p2.
DSP Report: operator mul_ln1118_169_fu_4760_p2 is absorbed into DSP mul_ln1118_169_fu_4760_p2.
DSP Report: Generating DSP mul_ln1118_151_fu_7098_p2, operation Mode is: A''*(B:0x3ff4e).
DSP Report: register mul_ln1118_151_fu_7098_p2 is absorbed into DSP mul_ln1118_151_fu_7098_p2.
DSP Report: register mul_ln1118_151_fu_7098_p2 is absorbed into DSP mul_ln1118_151_fu_7098_p2.
DSP Report: operator mul_ln1118_151_fu_7098_p2 is absorbed into DSP mul_ln1118_151_fu_7098_p2.
DSP Report: Generating DSP add_ln703_298_fu_38638860_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_298_fu_38638860_p2 is absorbed into DSP add_ln703_298_fu_38638860_p2.
DSP Report: Generating DSP add_ln703_20_fu_38629041_p2, operation Mode is: (C:0x97400)+A2*(B:0x2a).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_20_fu_38629041_p2.
DSP Report: operator add_ln703_20_fu_38629041_p2 is absorbed into DSP add_ln703_20_fu_38629041_p2.
DSP Report: operator mul_ln203_5_fu_3926_p2 is absorbed into DSP add_ln703_20_fu_38629041_p2.
DSP Report: Generating DSP mul_ln1118_40_fu_5368_p2, operation Mode is: A2*(B:0x55).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_40_fu_5368_p2.
DSP Report: operator mul_ln1118_40_fu_5368_p2 is absorbed into DSP mul_ln1118_40_fu_5368_p2.
DSP Report: Generating DSP add_ln703_71_reg_38698869_reg, operation Mode is: C+A2*(B:0x3ff8b).
DSP Report: register add_ln703_71_reg_38698869_reg is absorbed into DSP add_ln703_71_reg_38698869_reg.
DSP Report: register add_ln703_71_reg_38698869_reg is absorbed into DSP add_ln703_71_reg_38698869_reg.
DSP Report: operator add_ln703_71_fu_38629347_p2 is absorbed into DSP add_ln703_71_reg_38698869_reg.
DSP Report: operator mul_ln1118_68_fu_7305_p2 is absorbed into DSP add_ln703_71_reg_38698869_reg.
DSP Report: Generating DSP mul_ln1118_100_fu_6784_p2, operation Mode is: A''*(B:0x3ff8c).
DSP Report: register mul_ln1118_100_fu_6784_p2 is absorbed into DSP mul_ln1118_100_fu_6784_p2.
DSP Report: register mul_ln1118_100_fu_6784_p2 is absorbed into DSP mul_ln1118_100_fu_6784_p2.
DSP Report: operator mul_ln1118_100_fu_6784_p2 is absorbed into DSP mul_ln1118_100_fu_6784_p2.
DSP Report: Generating DSP mul_ln1118_118_fu_4582_p2, operation Mode is: A''*(B:0x3ff9b).
DSP Report: register mul_ln1118_118_fu_4582_p2 is absorbed into DSP mul_ln1118_118_fu_4582_p2.
DSP Report: register mul_ln1118_118_fu_4582_p2 is absorbed into DSP mul_ln1118_118_fu_4582_p2.
DSP Report: operator mul_ln1118_118_fu_4582_p2 is absorbed into DSP mul_ln1118_118_fu_4582_p2.
DSP Report: Generating DSP add_ln703_218_fu_38638321_p2, operation Mode is: C+A''*(B:0xe4).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP add_ln703_218_fu_38638321_p2.
DSP Report: register data_13_V_read_1_reg_38698471_reg is absorbed into DSP add_ln703_218_fu_38638321_p2.
DSP Report: operator add_ln703_218_fu_38638321_p2 is absorbed into DSP add_ln703_218_fu_38638321_p2.
DSP Report: operator mul_ln1118_216_fu_4583_p2 is absorbed into DSP add_ln703_218_fu_38638321_p2.
DSP Report: Generating DSP add_ln703_298_reg_38699838_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_298_reg_38699838_reg is absorbed into DSP add_ln703_298_reg_38699838_reg.
DSP Report: operator add_ln703_298_fu_38638860_p2 is absorbed into DSP add_ln703_298_reg_38699838_reg.
DSP Report: Generating DSP mul_ln1118_249_fu_6975_p2, operation Mode is: A''*(B:0x3ff97).
DSP Report: register mul_ln1118_249_fu_6975_p2 is absorbed into DSP mul_ln1118_249_fu_6975_p2.
DSP Report: register mul_ln1118_249_fu_6975_p2 is absorbed into DSP mul_ln1118_249_fu_6975_p2.
DSP Report: operator mul_ln1118_249_fu_6975_p2 is absorbed into DSP mul_ln1118_249_fu_6975_p2.
DSP Report: Generating DSP mul_ln1118_281_fu_6394_p2, operation Mode is: A''*(B:0x54).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_281_fu_6394_p2.
DSP Report: register zext_ln1118_215_reg_38698741_reg is absorbed into DSP mul_ln1118_281_fu_6394_p2.
DSP Report: operator mul_ln1118_281_fu_6394_p2 is absorbed into DSP mul_ln1118_281_fu_6394_p2.
DSP Report: Generating DSP add_ln703_302_reg_38699843_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_302_reg_38699843_reg is absorbed into DSP add_ln703_302_reg_38699843_reg.
DSP Report: operator add_ln703_302_fu_38638882_p2 is absorbed into DSP add_ln703_302_reg_38699843_reg.
DSP Report: Generating DSP mul_ln1118_21_fu_4467_p2, operation Mode is: A2*(B:0xb6).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_21_fu_4467_p2.
DSP Report: operator mul_ln1118_21_fu_4467_p2 is absorbed into DSP mul_ln1118_21_fu_4467_p2.
DSP Report: Generating DSP add_ln703_18_fu_38629031_p2, operation Mode is: (C:0x30400)+A2*(B:0xdb).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_18_fu_38629031_p2.
DSP Report: operator add_ln703_18_fu_38629031_p2 is absorbed into DSP add_ln703_18_fu_38629031_p2.
DSP Report: operator mul_ln203_4_fu_4223_p2 is absorbed into DSP add_ln703_18_fu_38629031_p2.
DSP Report: Generating DSP add_ln703_70_fu_38629341_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_70_fu_38629341_p2 is absorbed into DSP add_ln703_70_fu_38629341_p2.
DSP Report: Generating DSP mul_ln1118_65_fu_5068_p2, operation Mode is: A2*(B:0x15).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_65_fu_5068_p2.
DSP Report: operator mul_ln1118_65_fu_5068_p2 is absorbed into DSP mul_ln1118_65_fu_5068_p2.
DSP Report: Generating DSP add_ln703_69_fu_38629331_p2, operation Mode is: PCIN+A2*(B:0x47).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_69_fu_38629331_p2.
DSP Report: operator add_ln703_69_fu_38629331_p2 is absorbed into DSP add_ln703_69_fu_38629331_p2.
DSP Report: operator mul_ln1118_53_fu_4617_p2 is absorbed into DSP add_ln703_69_fu_38629331_p2.
DSP Report: Generating DSP add_ln703_70_reg_38698864_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_70_reg_38698864_reg is absorbed into DSP add_ln703_70_reg_38698864_reg.
DSP Report: operator add_ln703_70_fu_38629341_p2 is absorbed into DSP add_ln703_70_reg_38698864_reg.
DSP Report: Generating DSP mul_ln1118_91_fu_5398_p2, operation Mode is: A2*(B:0x1b2).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_91_fu_5398_p2.
DSP Report: operator mul_ln1118_91_fu_5398_p2 is absorbed into DSP mul_ln1118_91_fu_5398_p2.
DSP Report: Generating DSP add_ln703_150_fu_38629649_p2, operation Mode is: PCIN+A2*(B:0x146).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP add_ln703_150_fu_38629649_p2.
DSP Report: operator add_ln703_150_fu_38629649_p2 is absorbed into DSP add_ln703_150_fu_38629649_p2.
DSP Report: operator mul_ln1118_76_fu_5559_p2 is absorbed into DSP add_ln703_150_fu_38629649_p2.
DSP Report: Generating DSP mul_ln1118_33_fu_4319_p2, operation Mode is: A2*(B:0x3fe52).
DSP Report: register mul_ln1118_33_fu_4319_p2 is absorbed into DSP mul_ln1118_33_fu_4319_p2.
DSP Report: operator mul_ln1118_33_fu_4319_p2 is absorbed into DSP mul_ln1118_33_fu_4319_p2.
DSP Report: Generating DSP add_ln703_153_fu_38629665_p2, operation Mode is: C+A2*(B:0x142).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_153_fu_38629665_p2.
DSP Report: operator add_ln703_153_fu_38629665_p2 is absorbed into DSP add_ln703_153_fu_38629665_p2.
DSP Report: operator mul_ln1118_124_fu_3980_p2 is absorbed into DSP add_ln703_153_fu_38629665_p2.
DSP Report: Generating DSP mul_ln1118_109_fu_4700_p2, operation Mode is: A2*(B:0x1a1).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_109_fu_4700_p2.
DSP Report: operator mul_ln1118_109_fu_4700_p2 is absorbed into DSP mul_ln1118_109_fu_4700_p2.
DSP Report: Generating DSP add_ln703_156_fu_38629691_p2, operation Mode is: C+A2*(B:0x9e).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP add_ln703_156_fu_38629691_p2.
DSP Report: operator add_ln703_156_fu_38629691_p2 is absorbed into DSP add_ln703_156_fu_38629691_p2.
DSP Report: operator mul_ln1118_142_fu_6959_p2 is absorbed into DSP add_ln703_156_fu_38629691_p2.
DSP Report: Generating DSP mul_ln1118_14_fu_5802_p2, operation Mode is: A2*(B:0x3fd32).
DSP Report: register mul_ln1118_14_fu_5802_p2 is absorbed into DSP mul_ln1118_14_fu_5802_p2.
DSP Report: operator mul_ln1118_14_fu_5802_p2 is absorbed into DSP mul_ln1118_14_fu_5802_p2.
DSP Report: Generating DSP add_ln703_fu_38628971_p2, operation Mode is: (C:0xfffffff84c00)+A2*(B:0x3fda4).
DSP Report: register add_ln703_fu_38628971_p2 is absorbed into DSP add_ln703_fu_38628971_p2.
DSP Report: operator add_ln703_fu_38628971_p2 is absorbed into DSP add_ln703_fu_38628971_p2.
DSP Report: operator mul_ln1118_fu_6477_p2 is absorbed into DSP add_ln703_fu_38628971_p2.
DSP Report: Generating DSP mul_ln1118_177_fu_5293_p2, operation Mode is: A''*(B:0x3feb2).
DSP Report: register mul_ln1118_177_fu_5293_p2 is absorbed into DSP mul_ln1118_177_fu_5293_p2.
DSP Report: register mul_ln1118_177_fu_5293_p2 is absorbed into DSP mul_ln1118_177_fu_5293_p2.
DSP Report: operator mul_ln1118_177_fu_5293_p2 is absorbed into DSP mul_ln1118_177_fu_5293_p2.
DSP Report: Generating DSP add_ln703_202_fu_38638185_p2, operation Mode is: C+A''*(B:0x3fd6b).
DSP Report: register add_ln703_202_fu_38638185_p2 is absorbed into DSP add_ln703_202_fu_38638185_p2.
DSP Report: register add_ln703_202_fu_38638185_p2 is absorbed into DSP add_ln703_202_fu_38638185_p2.
DSP Report: operator add_ln703_202_fu_38638185_p2 is absorbed into DSP add_ln703_202_fu_38638185_p2.
DSP Report: operator mul_ln1118_208_fu_6661_p2 is absorbed into DSP add_ln703_202_fu_38638185_p2.
DSP Report: Generating DSP mul_ln1118_194_fu_4267_p2, operation Mode is: A''*(B:0x3fd6f).
DSP Report: register mul_ln1118_194_fu_4267_p2 is absorbed into DSP mul_ln1118_194_fu_4267_p2.
DSP Report: register mul_ln1118_194_fu_4267_p2 is absorbed into DSP mul_ln1118_194_fu_4267_p2.
DSP Report: operator mul_ln1118_194_fu_4267_p2 is absorbed into DSP mul_ln1118_194_fu_4267_p2.
DSP Report: Generating DSP mul_ln1118_227_fu_5119_p2, operation Mode is: A''*(B:0x3fdb6).
DSP Report: register mul_ln1118_227_fu_5119_p2 is absorbed into DSP mul_ln1118_227_fu_5119_p2.
DSP Report: register mul_ln1118_227_fu_5119_p2 is absorbed into DSP mul_ln1118_227_fu_5119_p2.
DSP Report: operator mul_ln1118_227_fu_5119_p2 is absorbed into DSP mul_ln1118_227_fu_5119_p2.
DSP Report: Generating DSP mul_ln1118_195_fu_4268_p2, operation Mode is: A''*(B:0x3fe3d).
DSP Report: register mul_ln1118_195_fu_4268_p2 is absorbed into DSP mul_ln1118_195_fu_4268_p2.
DSP Report: register mul_ln1118_195_fu_4268_p2 is absorbed into DSP mul_ln1118_195_fu_4268_p2.
DSP Report: operator mul_ln1118_195_fu_4268_p2 is absorbed into DSP mul_ln1118_195_fu_4268_p2.
DSP Report: Generating DSP mul_ln1118_35_fu_4321_p2, operation Mode is: A2*(B:0x3fecb).
DSP Report: register mul_ln1118_35_fu_4321_p2 is absorbed into DSP mul_ln1118_35_fu_4321_p2.
DSP Report: operator mul_ln1118_35_fu_4321_p2 is absorbed into DSP mul_ln1118_35_fu_4321_p2.
DSP Report: Generating DSP mul_ln1118_48_fu_7534_p2, operation Mode is: A2*(B:0x3fea5).
DSP Report: register mul_ln1118_48_fu_7534_p2 is absorbed into DSP mul_ln1118_48_fu_7534_p2.
DSP Report: operator mul_ln1118_48_fu_7534_p2 is absorbed into DSP mul_ln1118_48_fu_7534_p2.
DSP Report: Generating DSP mul_ln1118_111_fu_5820_p2, operation Mode is: A2*(B:0xec).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_111_fu_5820_p2.
DSP Report: operator mul_ln1118_111_fu_5820_p2 is absorbed into DSP mul_ln1118_111_fu_5820_p2.
DSP Report: Generating DSP mul_ln1118_78_fu_7238_p2, operation Mode is: A2*(B:0x3ff66).
DSP Report: register mul_ln1118_78_fu_7238_p2 is absorbed into DSP mul_ln1118_78_fu_7238_p2.
DSP Report: operator mul_ln1118_78_fu_7238_p2 is absorbed into DSP mul_ln1118_78_fu_7238_p2.
DSP Report: Generating DSP add_ln703_118_fu_38629573_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_118_fu_38629573_p2 is absorbed into DSP add_ln703_118_fu_38629573_p2.
DSP Report: Generating DSP mul_ln1118_93_fu_5050_p2, operation Mode is: A2*(B:0x74).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_93_fu_5050_p2.
DSP Report: operator mul_ln1118_93_fu_5050_p2 is absorbed into DSP mul_ln1118_93_fu_5050_p2.
DSP Report: Generating DSP add_ln703_116_fu_38629553_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_116_fu_38629553_p2 is absorbed into DSP add_ln703_116_fu_38629553_p2.
DSP Report: register add_ln703_116_fu_38629553_p2 is absorbed into DSP add_ln703_116_fu_38629553_p2.
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_116_fu_38629553_p2.
DSP Report: operator add_ln703_116_fu_38629553_p2 is absorbed into DSP add_ln703_116_fu_38629553_p2.
DSP Report: Generating DSP add_ln703_118_reg_38698934_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_118_reg_38698934_reg is absorbed into DSP add_ln703_118_reg_38698934_reg.
DSP Report: operator add_ln703_118_fu_38629573_p2 is absorbed into DSP add_ln703_118_reg_38698934_reg.
DSP Report: Generating DSP mul_ln1118_16_fu_4940_p2, operation Mode is: A2*(B:0x3fdad).
DSP Report: register mul_ln1118_16_fu_4940_p2 is absorbed into DSP mul_ln1118_16_fu_4940_p2.
DSP Report: operator mul_ln1118_16_fu_4940_p2 is absorbed into DSP mul_ln1118_16_fu_4940_p2.
DSP Report: Generating DSP add_ln703_14_fu_38628991_p2, operation Mode is: (C:0xfffffffa0c00)+A2*(B:0x3fe17).
DSP Report: register add_ln703_14_fu_38628991_p2 is absorbed into DSP add_ln703_14_fu_38628991_p2.
DSP Report: operator add_ln703_14_fu_38628991_p2 is absorbed into DSP add_ln703_14_fu_38628991_p2.
DSP Report: operator mul_ln1118_6_fu_7090_p2 is absorbed into DSP add_ln703_14_fu_38628991_p2.
DSP Report: Generating DSP mul_ln1118_539_fu_4081_p2, operation Mode is: A''*(B:0x3ffad).
DSP Report: register mul_ln1118_539_fu_4081_p2 is absorbed into DSP mul_ln1118_539_fu_4081_p2.
DSP Report: register mul_ln1118_539_fu_4081_p2 is absorbed into DSP mul_ln1118_539_fu_4081_p2.
DSP Report: operator mul_ln1118_539_fu_4081_p2 is absorbed into DSP mul_ln1118_539_fu_4081_p2.
DSP Report: Generating DSP mul_ln1118_659_fu_3761_p2, operation Mode is: A''*(B:0x3ff99).
DSP Report: register mul_ln1118_659_fu_3761_p2 is absorbed into DSP mul_ln1118_659_fu_3761_p2.
DSP Report: register mul_ln1118_659_fu_3761_p2 is absorbed into DSP mul_ln1118_659_fu_3761_p2.
DSP Report: operator mul_ln1118_659_fu_3761_p2 is absorbed into DSP mul_ln1118_659_fu_3761_p2.
DSP Report: Generating DSP mul_ln1118_687_fu_5106_p2, operation Mode is: A''*(B:0x1b).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP mul_ln1118_687_fu_5106_p2.
DSP Report: register data_43_V_read_1_reg_38698043_reg is absorbed into DSP mul_ln1118_687_fu_5106_p2.
DSP Report: operator mul_ln1118_687_fu_5106_p2 is absorbed into DSP mul_ln1118_687_fu_5106_p2.
DSP Report: Generating DSP add_ln703_573_fu_38640496_p2, operation Mode is: PCIN+A''*(B:0x16).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_573_fu_38640496_p2.
DSP Report: register data_31_V_read_1_reg_38698209_reg is absorbed into DSP add_ln703_573_fu_38640496_p2.
DSP Report: operator add_ln703_573_fu_38640496_p2 is absorbed into DSP add_ln703_573_fu_38640496_p2.
DSP Report: operator mul_ln1118_504_fu_4216_p2 is absorbed into DSP add_ln703_573_fu_38640496_p2.
DSP Report: Generating DSP add_ln703_570_fu_38640470_p2, operation Mode is: -C'+A''*(B:0x32)+1-1.
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_570_fu_38640470_p2.
DSP Report: register data_36_V_read_1_reg_38698146_reg is absorbed into DSP add_ln703_570_fu_38640470_p2.
DSP Report: register add_ln703_570_fu_38640470_p2 is absorbed into DSP add_ln703_570_fu_38640470_p2.
DSP Report: operator add_ln703_570_fu_38640470_p2 is absorbed into DSP add_ln703_570_fu_38640470_p2.
DSP Report: operator mul_ln1118_588_fu_4349_p2 is absorbed into DSP add_ln703_570_fu_38640470_p2.
DSP Report: Generating DSP add_ln703_571_fu_38640480_p2, operation Mode is: C+A''*(B:0x25).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_571_fu_38640480_p2.
DSP Report: register data_35_V_read_1_reg_38698157_reg is absorbed into DSP add_ln703_571_fu_38640480_p2.
DSP Report: operator add_ln703_571_fu_38640480_p2 is absorbed into DSP add_ln703_571_fu_38640480_p2.
DSP Report: operator mul_ln1118_572_fu_7492_p2 is absorbed into DSP add_ln703_571_fu_38640480_p2.
DSP Report: Generating DSP mul_ln1118_236_fu_5945_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register mul_ln1118_236_fu_5945_p2 is absorbed into DSP mul_ln1118_236_fu_5945_p2.
DSP Report: register mul_ln1118_236_fu_5945_p2 is absorbed into DSP mul_ln1118_236_fu_5945_p2.
DSP Report: operator mul_ln1118_236_fu_5945_p2 is absorbed into DSP mul_ln1118_236_fu_5945_p2.
DSP Report: Generating DSP mul_ln1118_360_fu_6859_p2, operation Mode is: A''*(B:0x3ffa5).
DSP Report: register mul_ln1118_360_fu_6859_p2 is absorbed into DSP mul_ln1118_360_fu_6859_p2.
DSP Report: register mul_ln1118_360_fu_6859_p2 is absorbed into DSP mul_ln1118_360_fu_6859_p2.
DSP Report: operator mul_ln1118_360_fu_6859_p2 is absorbed into DSP mul_ln1118_360_fu_6859_p2.
DSP Report: Generating DSP mul_ln1118_221_fu_5345_p2, operation Mode is: A''*(B:0x3ffcd).
DSP Report: register mul_ln1118_221_fu_5345_p2 is absorbed into DSP mul_ln1118_221_fu_5345_p2.
DSP Report: register mul_ln1118_221_fu_5345_p2 is absorbed into DSP mul_ln1118_221_fu_5345_p2.
DSP Report: operator mul_ln1118_221_fu_5345_p2 is absorbed into DSP mul_ln1118_221_fu_5345_p2.
DSP Report: Generating DSP mul_ln1118_269_fu_6093_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_269_fu_6093_p2 is absorbed into DSP mul_ln1118_269_fu_6093_p2.
DSP Report: register mul_ln1118_269_fu_6093_p2 is absorbed into DSP mul_ln1118_269_fu_6093_p2.
DSP Report: operator mul_ln1118_269_fu_6093_p2 is absorbed into DSP mul_ln1118_269_fu_6093_p2.
DSP Report: Generating DSP mul_ln1118_174_fu_4448_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln1118_174_fu_4448_p2 is absorbed into DSP mul_ln1118_174_fu_4448_p2.
DSP Report: register mul_ln1118_174_fu_4448_p2 is absorbed into DSP mul_ln1118_174_fu_4448_p2.
DSP Report: operator mul_ln1118_174_fu_4448_p2 is absorbed into DSP mul_ln1118_174_fu_4448_p2.
DSP Report: Generating DSP add_ln703_329_fu_38639012_p2, operation Mode is: C+A''*(B:0x4a).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_329_fu_38639012_p2.
DSP Report: register add_ln703_329_fu_38639012_p2 is absorbed into DSP add_ln703_329_fu_38639012_p2.
DSP Report: operator add_ln703_329_fu_38639012_p2 is absorbed into DSP add_ln703_329_fu_38639012_p2.
DSP Report: operator mul_ln1118_297_fu_6260_p2 is absorbed into DSP add_ln703_329_fu_38639012_p2.
DSP Report: Generating DSP mul_ln1118_106_reg_2324379_reg, operation Mode is: (A2*(B:0x3ffb9))'.
DSP Report: register mul_ln1118_106_reg_2324379_reg is absorbed into DSP mul_ln1118_106_reg_2324379_reg.
DSP Report: register mul_ln1118_106_reg_2324379_reg is absorbed into DSP mul_ln1118_106_reg_2324379_reg.
DSP Report: operator mul_ln1118_106_fu_6631_p2 is absorbed into DSP mul_ln1118_106_reg_2324379_reg.
DSP Report: Generating DSP add_ln703_130_fu_38629595_p2, operation Mode is: C+A2*(B:0x2f).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_130_fu_38629595_p2.
DSP Report: operator add_ln703_130_fu_38629595_p2 is absorbed into DSP add_ln703_130_fu_38629595_p2.
DSP Report: operator mul_ln1118_138_fu_5030_p2 is absorbed into DSP add_ln703_130_fu_38629595_p2.
DSP Report: Generating DSP mul_ln1118_73_fu_7019_p2, operation Mode is: A2*(B:0x3ffc9).
DSP Report: register mul_ln1118_73_fu_7019_p2 is absorbed into DSP mul_ln1118_73_fu_7019_p2.
DSP Report: operator mul_ln1118_73_fu_7019_p2 is absorbed into DSP mul_ln1118_73_fu_7019_p2.
DSP Report: Generating DSP mul_ln1118_58_fu_4021_p2, operation Mode is: A2*(B:0x3ffa1).
DSP Report: register mul_ln1118_58_fu_4021_p2 is absorbed into DSP mul_ln1118_58_fu_4021_p2.
DSP Report: operator mul_ln1118_58_fu_4021_p2 is absorbed into DSP mul_ln1118_58_fu_4021_p2.
DSP Report: Generating DSP mul_ln1118_29_fu_4625_p2, operation Mode is: A2*(B:0x3ff9a).
DSP Report: register mul_ln1118_29_fu_4625_p2 is absorbed into DSP mul_ln1118_29_fu_4625_p2.
DSP Report: operator mul_ln1118_29_fu_4625_p2 is absorbed into DSP mul_ln1118_29_fu_4625_p2.
DSP Report: Generating DSP mul_ln1118_12_fu_6390_p2, operation Mode is: A2*(B:0x4e).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_12_fu_6390_p2.
DSP Report: operator mul_ln1118_12_fu_6390_p2 is absorbed into DSP mul_ln1118_12_fu_6390_p2.
DSP Report: Generating DSP add_ln703_48_fu_38629257_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_48_fu_38629257_p2 is absorbed into DSP add_ln703_48_fu_38629257_p2.
DSP Report: Generating DSP mul_ln1118_502_fu_4162_p2, operation Mode is: A''*(B:0x3ffdb).
DSP Report: register mul_ln1118_502_fu_4162_p2 is absorbed into DSP mul_ln1118_502_fu_4162_p2.
DSP Report: register mul_ln1118_502_fu_4162_p2 is absorbed into DSP mul_ln1118_502_fu_4162_p2.
DSP Report: operator mul_ln1118_502_fu_4162_p2 is absorbed into DSP mul_ln1118_502_fu_4162_p2.
DSP Report: Generating DSP mul_ln1118_551_fu_4567_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_551_fu_4567_p2 is absorbed into DSP mul_ln1118_551_fu_4567_p2.
DSP Report: register mul_ln1118_551_fu_4567_p2 is absorbed into DSP mul_ln1118_551_fu_4567_p2.
DSP Report: operator mul_ln1118_551_fu_4567_p2 is absorbed into DSP mul_ln1118_551_fu_4567_p2.
DSP Report: Generating DSP mul_ln1118_368_fu_5304_p2, operation Mode is: A''*(B:0x3fede).
DSP Report: register mul_ln1118_368_fu_5304_p2 is absorbed into DSP mul_ln1118_368_fu_5304_p2.
DSP Report: register mul_ln1118_368_fu_5304_p2 is absorbed into DSP mul_ln1118_368_fu_5304_p2.
DSP Report: operator mul_ln1118_368_fu_5304_p2 is absorbed into DSP mul_ln1118_368_fu_5304_p2.
DSP Report: Generating DSP mul_ln1118_166_fu_6256_p2, operation Mode is: A''*(B:0x3fec8).
DSP Report: register mul_ln1118_166_fu_6256_p2 is absorbed into DSP mul_ln1118_166_fu_6256_p2.
DSP Report: register mul_ln1118_166_fu_6256_p2 is absorbed into DSP mul_ln1118_166_fu_6256_p2.
DSP Report: operator mul_ln1118_166_fu_6256_p2 is absorbed into DSP mul_ln1118_166_fu_6256_p2.
DSP Report: Generating DSP mul_ln1118_198_fu_5834_p2, operation Mode is: A''*(B:0x16e).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_198_fu_5834_p2.
DSP Report: register data_12_V_read_1_reg_38698484_reg is absorbed into DSP mul_ln1118_198_fu_5834_p2.
DSP Report: operator mul_ln1118_198_fu_5834_p2 is absorbed into DSP mul_ln1118_198_fu_5834_p2.
DSP Report: Generating DSP add_ln703_291_reg_38699828_reg, operation Mode is: C+A''*(B:0x3fe4a).
DSP Report: register add_ln703_291_reg_38699828_reg is absorbed into DSP add_ln703_291_reg_38699828_reg.
DSP Report: register add_ln703_291_reg_38699828_reg is absorbed into DSP add_ln703_291_reg_38699828_reg.
DSP Report: register add_ln703_291_reg_38699828_reg is absorbed into DSP add_ln703_291_reg_38699828_reg.
DSP Report: operator add_ln703_291_fu_38638818_p2 is absorbed into DSP add_ln703_291_reg_38699828_reg.
DSP Report: operator mul_ln1118_262_fu_3849_p2 is absorbed into DSP add_ln703_291_reg_38699828_reg.
DSP Report: Generating DSP add_ln703_294_fu_38638834_p2, operation Mode is: -C'+(A2*(B:0x3ffd2))'+1-1.
DSP Report: register add_ln703_294_fu_38638834_p2 is absorbed into DSP add_ln703_294_fu_38638834_p2.
DSP Report: register add_ln703_294_fu_38638834_p2 is absorbed into DSP add_ln703_294_fu_38638834_p2.
DSP Report: register mul_ln1118_292_reg_2324516_reg is absorbed into DSP add_ln703_294_fu_38638834_p2.
DSP Report: operator mul_ln1118_292_fu_4266_p2 is absorbed into DSP add_ln703_294_fu_38638834_p2.
DSP Report: operator add_ln703_294_fu_38638834_p2 is absorbed into DSP add_ln703_294_fu_38638834_p2.
DSP Report: Generating DSP add_ln703_295_fu_38638844_p2, operation Mode is: C+A''*(B:0x52).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP add_ln703_295_fu_38638844_p2.
DSP Report: register data_15_V_read_1_reg_38698444_reg is absorbed into DSP add_ln703_295_fu_38638844_p2.
DSP Report: operator add_ln703_295_fu_38638844_p2 is absorbed into DSP add_ln703_295_fu_38638844_p2.
DSP Report: operator mul_ln1118_246_fu_7346_p2 is absorbed into DSP add_ln703_295_fu_38638844_p2.
DSP Report: Generating DSP mul_ln1118_213_fu_6405_p2, operation Mode is: A''*(B:0xfb).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_213_fu_6405_p2.
DSP Report: register data_13_V_read_1_reg_38698471_reg is absorbed into DSP mul_ln1118_213_fu_6405_p2.
DSP Report: operator mul_ln1118_213_fu_6405_p2 is absorbed into DSP mul_ln1118_213_fu_6405_p2.
DSP Report: Generating DSP add_ln703_293_fu_38638824_p2, operation Mode is: PCIN+A''*(B:0x17a).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP add_ln703_293_fu_38638824_p2.
DSP Report: register data_19_V_read_1_reg_38698387_reg is absorbed into DSP add_ln703_293_fu_38638824_p2.
DSP Report: operator add_ln703_293_fu_38638824_p2 is absorbed into DSP add_ln703_293_fu_38638824_p2.
DSP Report: operator mul_ln1118_306_fu_5179_p2 is absorbed into DSP add_ln703_293_fu_38638824_p2.
DSP Report: Generating DSP add_ln703_17_fu_38629021_p2, operation Mode is: (C:0x28c00)+A2*(B:0x2e).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_17_fu_38629021_p2.
DSP Report: operator add_ln703_17_fu_38629021_p2 is absorbed into DSP add_ln703_17_fu_38629021_p2.
DSP Report: operator mul_ln203_3_fu_5340_p2 is absorbed into DSP add_ln703_17_fu_38629021_p2.
DSP Report: Generating DSP add_ln703_28_reg_38698814_reg, operation Mode is: C+A2*(B:0x6e).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_28_reg_38698814_reg.
DSP Report: register add_ln703_28_reg_38698814_reg is absorbed into DSP add_ln703_28_reg_38698814_reg.
DSP Report: operator add_ln703_28_fu_38629117_p2 is absorbed into DSP add_ln703_28_reg_38698814_reg.
DSP Report: operator mul_ln1118_20_fu_4865_p2 is absorbed into DSP add_ln703_28_reg_38698814_reg.
DSP Report: Generating DSP mul_ln1118_38_reg_2324222_reg, operation Mode is: (A2*(B:0x3ffea))'.
DSP Report: register mul_ln1118_38_reg_2324222_reg is absorbed into DSP mul_ln1118_38_reg_2324222_reg.
DSP Report: register mul_ln1118_38_reg_2324222_reg is absorbed into DSP mul_ln1118_38_reg_2324222_reg.
DSP Report: operator mul_ln1118_38_fu_6124_p2 is absorbed into DSP mul_ln1118_38_reg_2324222_reg.
DSP Report: Generating DSP add_ln703_59_fu_38637548_p2, operation Mode is: C+(A2*(B:0x3fede))'.
DSP Report: register add_ln703_59_fu_38637548_p2 is absorbed into DSP add_ln703_59_fu_38637548_p2.
DSP Report: register mul_ln1118_52_reg_2324261_reg is absorbed into DSP add_ln703_59_fu_38637548_p2.
DSP Report: operator mul_ln1118_52_fu_4091_p2 is absorbed into DSP add_ln703_59_fu_38637548_p2.
DSP Report: operator add_ln703_59_fu_38637548_p2 is absorbed into DSP add_ln703_59_fu_38637548_p2.
DSP Report: Generating DSP add_ln703_166_fu_38638033_p2, operation Mode is: C+A''*(B:0x13e).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP add_ln703_166_fu_38638033_p2.
DSP Report: register data_11_V_read_1_reg_38698496_reg is absorbed into DSP add_ln703_166_fu_38638033_p2.
DSP Report: operator add_ln703_166_fu_38638033_p2 is absorbed into DSP add_ln703_166_fu_38638033_p2.
DSP Report: operator mul_ln1118_182_fu_3800_p2 is absorbed into DSP add_ln703_166_fu_38638033_p2.
DSP Report: Generating DSP mul_ln1118_147_fu_4014_p2, operation Mode is: A2*(B:0x6f).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_147_fu_4014_p2.
DSP Report: operator mul_ln1118_147_fu_4014_p2 is absorbed into DSP mul_ln1118_147_fu_4014_p2.
DSP Report: Generating DSP mul_ln1118_115_fu_3847_p2, operation Mode is: A2*(B:0x3ffe7).
DSP Report: register mul_ln1118_115_fu_3847_p2 is absorbed into DSP mul_ln1118_115_fu_3847_p2.
DSP Report: operator mul_ln1118_115_fu_3847_p2 is absorbed into DSP mul_ln1118_115_fu_3847_p2.
DSP Report: Generating DSP mul_ln1118_165_fu_6334_p2, operation Mode is: A2*(B:0xcf).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_165_fu_6334_p2.
DSP Report: operator mul_ln1118_165_fu_6334_p2 is absorbed into DSP mul_ln1118_165_fu_6334_p2.
DSP Report: Generating DSP add_ln703_168_fu_38629739_p2, operation Mode is: PCIN+A2*(B:0x99).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_168_fu_38629739_p2.
DSP Report: operator add_ln703_168_fu_38629739_p2 is absorbed into DSP add_ln703_168_fu_38629739_p2.
DSP Report: operator mul_ln1118_129_fu_6777_p2 is absorbed into DSP add_ln703_168_fu_38629739_p2.
DSP Report: Generating DSP mul_ln1118_81_fu_6009_p2, operation Mode is: A''*(B:0x3feb9).
DSP Report: register mul_ln1118_81_fu_6009_p2 is absorbed into DSP mul_ln1118_81_fu_6009_p2.
DSP Report: register mul_ln1118_81_fu_6009_p2 is absorbed into DSP mul_ln1118_81_fu_6009_p2.
DSP Report: operator mul_ln1118_81_fu_6009_p2 is absorbed into DSP mul_ln1118_81_fu_6009_p2.
DSP Report: Generating DSP mul_ln1118_278_fu_5138_p2, operation Mode is: A''*(B:0x3fdce).
DSP Report: register mul_ln1118_278_fu_5138_p2 is absorbed into DSP mul_ln1118_278_fu_5138_p2.
DSP Report: register mul_ln1118_278_fu_5138_p2 is absorbed into DSP mul_ln1118_278_fu_5138_p2.
DSP Report: operator mul_ln1118_278_fu_5138_p2 is absorbed into DSP mul_ln1118_278_fu_5138_p2.
DSP Report: Generating DSP mul_ln1118_408_fu_4350_p2, operation Mode is: A''*(B:0x3ffe6).
DSP Report: register mul_ln1118_408_fu_4350_p2 is absorbed into DSP mul_ln1118_408_fu_4350_p2.
DSP Report: register mul_ln1118_408_fu_4350_p2 is absorbed into DSP mul_ln1118_408_fu_4350_p2.
DSP Report: operator mul_ln1118_408_fu_4350_p2 is absorbed into DSP mul_ln1118_408_fu_4350_p2.
DSP Report: Generating DSP mul_ln1118_389_fu_4573_p2, operation Mode is: A''*(B:0x1a).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_389_fu_4573_p2.
DSP Report: register data_24_V_read_1_reg_38698312_reg is absorbed into DSP mul_ln1118_389_fu_4573_p2.
DSP Report: operator mul_ln1118_389_fu_4573_p2 is absorbed into DSP mul_ln1118_389_fu_4573_p2.
DSP Report: Generating DSP mul_ln1118_554_fu_5844_p2, operation Mode is: A''*(B:0x3fd84).
DSP Report: register mul_ln1118_554_fu_5844_p2 is absorbed into DSP mul_ln1118_554_fu_5844_p2.
DSP Report: register mul_ln1118_554_fu_5844_p2 is absorbed into DSP mul_ln1118_554_fu_5844_p2.
DSP Report: operator mul_ln1118_554_fu_5844_p2 is absorbed into DSP mul_ln1118_554_fu_5844_p2.
DSP Report: Generating DSP mul_ln1118_704_fu_5796_p2, operation Mode is: A''*(B:0x3fcfc).
DSP Report: register mul_ln1118_704_fu_5796_p2 is absorbed into DSP mul_ln1118_704_fu_5796_p2.
DSP Report: register mul_ln1118_704_fu_5796_p2 is absorbed into DSP mul_ln1118_704_fu_5796_p2.
DSP Report: operator mul_ln1118_704_fu_5796_p2 is absorbed into DSP mul_ln1118_704_fu_5796_p2.
DSP Report: Generating DSP mul_ln1118_189_fu_4060_p2, operation Mode is: A''*(B:0x185).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_189_fu_4060_p2.
DSP Report: register data_11_V_read_1_reg_38698496_reg is absorbed into DSP mul_ln1118_189_fu_4060_p2.
DSP Report: operator mul_ln1118_189_fu_4060_p2 is absorbed into DSP mul_ln1118_189_fu_4060_p2.
DSP Report: Generating DSP mul_ln1118_206_fu_7003_p2, operation Mode is: A''*(B:0x149).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_206_fu_7003_p2.
DSP Report: register data_12_V_read_1_reg_38698484_reg is absorbed into DSP mul_ln1118_206_fu_7003_p2.
DSP Report: operator mul_ln1118_206_fu_7003_p2 is absorbed into DSP mul_ln1118_206_fu_7003_p2.
DSP Report: Generating DSP add_ln703_250_fu_38638569_p2, operation Mode is: PCIN+A''*(B:0x13a).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_250_fu_38638569_p2.
DSP Report: register data_14_V_read_1_reg_38698458_reg is absorbed into DSP add_ln703_250_fu_38638569_p2.
DSP Report: operator add_ln703_250_fu_38638569_p2 is absorbed into DSP add_ln703_250_fu_38638569_p2.
DSP Report: operator mul_ln1118_235_fu_4736_p2 is absorbed into DSP add_ln703_250_fu_38638569_p2.
DSP Report: Generating DSP mul_ln1118_253_fu_5496_p2, operation Mode is: A''*(B:0x46).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_253_fu_5496_p2.
DSP Report: register data_15_V_read_1_reg_38698444_reg is absorbed into DSP mul_ln1118_253_fu_5496_p2.
DSP Report: operator mul_ln1118_253_fu_5496_p2 is absorbed into DSP mul_ln1118_253_fu_5496_p2.
DSP Report: Generating DSP add_ln703_249_fu_38638559_p2, operation Mode is: PCIN+A''*(B:0x9f).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP add_ln703_249_fu_38638559_p2.
DSP Report: register data_13_V_read_1_reg_38698471_reg is absorbed into DSP add_ln703_249_fu_38638559_p2.
DSP Report: operator add_ln703_249_fu_38638559_p2 is absorbed into DSP add_ln703_249_fu_38638559_p2.
DSP Report: operator mul_ln1118_220_fu_5344_p2 is absorbed into DSP add_ln703_249_fu_38638559_p2.
DSP Report: Generating DSP add_ln703_250_fu_38638569_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_250_fu_38638569_p2 is absorbed into DSP add_ln703_250_fu_38638569_p2.
DSP Report: Generating DSP add_ln703_251_fu_38638579_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_251_fu_38638579_p2 is absorbed into DSP add_ln703_251_fu_38638579_p2.
DSP Report: Generating DSP mul_ln1118_120_fu_7399_p2, operation Mode is: A''*(B:0x214).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_120_fu_7399_p2.
DSP Report: register data_7_V_read_1_reg_38698526_reg is absorbed into DSP mul_ln1118_120_fu_7399_p2.
DSP Report: operator mul_ln1118_120_fu_7399_p2 is absorbed into DSP mul_ln1118_120_fu_7399_p2.
DSP Report: Generating DSP mul_ln1118_155_fu_6546_p2, operation Mode is: A2*(B:0x121).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_155_fu_6546_p2.
DSP Report: operator mul_ln1118_155_fu_6546_p2 is absorbed into DSP mul_ln1118_155_fu_6546_p2.
DSP Report: Generating DSP add_ln703_141_fu_38629637_p2, operation Mode is: PCIN+A2*(B:0x1ed).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP add_ln703_141_fu_38629637_p2.
DSP Report: operator add_ln703_141_fu_38629637_p2 is absorbed into DSP add_ln703_141_fu_38629637_p2.
DSP Report: operator mul_ln1118_104_fu_4213_p2 is absorbed into DSP add_ln703_141_fu_38629637_p2.
DSP Report: Generating DSP add_ln703_141_reg_38698954_reg, operation Mode is: PCIN+A2*(B:0x15d).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_141_reg_38698954_reg.
DSP Report: register add_ln703_141_reg_38698954_reg is absorbed into DSP add_ln703_141_reg_38698954_reg.
DSP Report: operator add_ln703_141_fu_38629637_p2 is absorbed into DSP add_ln703_141_reg_38698954_reg.
DSP Report: operator mul_ln1118_136_fu_6705_p2 is absorbed into DSP add_ln703_141_reg_38698954_reg.
DSP Report: Generating DSP add_ln703_142_fu_38637922_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_142_fu_38637922_p2 is absorbed into DSP add_ln703_142_fu_38637922_p2.
DSP Report: Generating DSP add_ln703_251_reg_38699793_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_251_reg_38699793_reg is absorbed into DSP add_ln703_251_reg_38699793_reg.
DSP Report: operator add_ln703_251_fu_38638579_p2 is absorbed into DSP add_ln703_251_reg_38699793_reg.
DSP Report: Generating DSP mul_ln1118_275_fu_7444_p2, operation Mode is: A''*(B:0x3ffcb).
DSP Report: register mul_ln1118_275_fu_7444_p2 is absorbed into DSP mul_ln1118_275_fu_7444_p2.
DSP Report: register mul_ln1118_275_fu_7444_p2 is absorbed into DSP mul_ln1118_275_fu_7444_p2.
DSP Report: operator mul_ln1118_275_fu_7444_p2 is absorbed into DSP mul_ln1118_275_fu_7444_p2.
DSP Report: Generating DSP add_ln703_404_fu_38639540_p2, operation Mode is: C+A''*(B:0xa8).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP add_ln703_404_fu_38639540_p2.
DSP Report: register data_25_V_read_1_reg_38698298_reg is absorbed into DSP add_ln703_404_fu_38639540_p2.
DSP Report: operator add_ln703_404_fu_38639540_p2 is absorbed into DSP add_ln703_404_fu_38639540_p2.
DSP Report: operator mul_ln1118_399_fu_6146_p2 is absorbed into DSP add_ln703_404_fu_38639540_p2.
DSP Report: Generating DSP mul_ln1118_380_fu_4253_p2, operation Mode is: A''*(B:0x1ca).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_380_fu_4253_p2.
DSP Report: register data_24_V_read_1_reg_38698312_reg is absorbed into DSP mul_ln1118_380_fu_4253_p2.
DSP Report: operator mul_ln1118_380_fu_4253_p2 is absorbed into DSP mul_ln1118_380_fu_4253_p2.
DSP Report: Generating DSP add_ln703_403_fu_38639530_p2, operation Mode is: PCIN+A''*(B:0x19a).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_403_fu_38639530_p2.
DSP Report: register data_22_V_read_1_reg_38698341_reg is absorbed into DSP add_ln703_403_fu_38639530_p2.
DSP Report: operator add_ln703_403_fu_38639530_p2 is absorbed into DSP add_ln703_403_fu_38639530_p2.
DSP Report: operator mul_ln1118_348_fu_4048_p2 is absorbed into DSP add_ln703_403_fu_38639530_p2.
DSP Report: Generating DSP mul_ln1118_37_fu_6907_p2, operation Mode is: A2*(B:0x3ff19).
DSP Report: register mul_ln1118_37_fu_6907_p2 is absorbed into DSP mul_ln1118_37_fu_6907_p2.
DSP Report: operator mul_ln1118_37_fu_6907_p2 is absorbed into DSP mul_ln1118_37_fu_6907_p2.
DSP Report: Generating DSP mul_ln1118_51_fu_6419_p2, operation Mode is: A2*(B:0x3ff72).
DSP Report: register mul_ln1118_51_fu_6419_p2 is absorbed into DSP mul_ln1118_51_fu_6419_p2.
DSP Report: operator mul_ln1118_51_fu_6419_p2 is absorbed into DSP mul_ln1118_51_fu_6419_p2.
DSP Report: Generating DSP mul_ln1118_19_fu_4551_p2, operation Mode is: A2*(B:0x3ff35).
DSP Report: register mul_ln1118_19_fu_4551_p2 is absorbed into DSP mul_ln1118_19_fu_4551_p2.
DSP Report: operator mul_ln1118_19_fu_4551_p2 is absorbed into DSP mul_ln1118_19_fu_4551_p2.
DSP Report: Generating DSP add_ln703_16_fu_38629011_p2, operation Mode is: (C:0xfffffffaac00)+A2*(B:0x3ff0d).
DSP Report: register add_ln703_16_fu_38629011_p2 is absorbed into DSP add_ln703_16_fu_38629011_p2.
DSP Report: operator add_ln703_16_fu_38629011_p2 is absorbed into DSP add_ln703_16_fu_38629011_p2.
DSP Report: operator mul_ln1118_8_fu_7575_p2 is absorbed into DSP add_ln703_16_fu_38629011_p2.
DSP Report: Generating DSP mul_ln1118_96_fu_4609_p2, operation Mode is: A2*(B:0x3feca).
DSP Report: register mul_ln1118_96_fu_4609_p2 is absorbed into DSP mul_ln1118_96_fu_4609_p2.
DSP Report: operator mul_ln1118_96_fu_4609_p2 is absorbed into DSP mul_ln1118_96_fu_4609_p2.
DSP Report: Generating DSP mul_ln1118_64_fu_5228_p2, operation Mode is: A''*(B:0x3fec3).
DSP Report: register mul_ln1118_64_fu_5228_p2 is absorbed into DSP mul_ln1118_64_fu_5228_p2.
DSP Report: register mul_ln1118_64_fu_5228_p2 is absorbed into DSP mul_ln1118_64_fu_5228_p2.
DSP Report: operator mul_ln1118_64_fu_5228_p2 is absorbed into DSP mul_ln1118_64_fu_5228_p2.
DSP Report: Generating DSP mul_ln1118_128_fu_4745_p2, operation Mode is: A''*(B:0x3fe8e).
DSP Report: register mul_ln1118_123_fu_6215_p2 is absorbed into DSP mul_ln1118_128_fu_4745_p2.
DSP Report: register mul_ln1118_128_fu_4745_p2 is absorbed into DSP mul_ln1118_128_fu_4745_p2.
DSP Report: operator mul_ln1118_128_fu_4745_p2 is absorbed into DSP mul_ln1118_128_fu_4745_p2.
DSP Report: Generating DSP mul_ln1118_146_fu_4741_p2, operation Mode is: A''*(B:0x3feb2).
DSP Report: register mul_ln1118_146_fu_4741_p2 is absorbed into DSP mul_ln1118_146_fu_4741_p2.
DSP Report: register mul_ln1118_146_fu_4741_p2 is absorbed into DSP mul_ln1118_146_fu_4741_p2.
DSP Report: operator mul_ln1118_146_fu_4741_p2 is absorbed into DSP mul_ln1118_146_fu_4741_p2.
DSP Report: Generating DSP mul_ln1118_114_fu_6472_p2, operation Mode is: A''*(B:0x3fe93).
DSP Report: register mul_ln1118_114_fu_6472_p2 is absorbed into DSP mul_ln1118_114_fu_6472_p2.
DSP Report: register mul_ln1118_114_fu_6472_p2 is absorbed into DSP mul_ln1118_114_fu_6472_p2.
DSP Report: operator mul_ln1118_114_fu_6472_p2 is absorbed into DSP mul_ln1118_114_fu_6472_p2.
DSP Report: Generating DSP mul_ln1118_261_fu_5412_p2, operation Mode is: A''*(B:0x3fc59).
DSP Report: register mul_ln1118_261_fu_5412_p2 is absorbed into DSP mul_ln1118_261_fu_5412_p2.
DSP Report: register mul_ln1118_261_fu_5412_p2 is absorbed into DSP mul_ln1118_261_fu_5412_p2.
DSP Report: operator mul_ln1118_261_fu_5412_p2 is absorbed into DSP mul_ln1118_261_fu_5412_p2.
DSP Report: Generating DSP mul_ln1118_245_reg_2324473_reg, operation Mode is: (A''*(B:0x3fcca))'.
DSP Report: register mul_ln1118_245_reg_2324473_reg is absorbed into DSP mul_ln1118_245_reg_2324473_reg.
DSP Report: register mul_ln1118_245_reg_2324473_reg is absorbed into DSP mul_ln1118_245_reg_2324473_reg.
DSP Report: register mul_ln1118_245_reg_2324473_reg is absorbed into DSP mul_ln1118_245_reg_2324473_reg.
DSP Report: operator mul_ln1118_245_fu_3775_p2 is absorbed into DSP mul_ln1118_245_reg_2324473_reg.
DSP Report: Generating DSP mul_ln1118_46_reg_2324245_reg, operation Mode is: (A2*(B:0x3ff6d))'.
DSP Report: register mul_ln1118_46_reg_2324245_reg is absorbed into DSP mul_ln1118_46_reg_2324245_reg.
DSP Report: register mul_ln1118_46_reg_2324245_reg is absorbed into DSP mul_ln1118_46_reg_2324245_reg.
DSP Report: operator mul_ln1118_46_fu_4830_p2 is absorbed into DSP mul_ln1118_46_reg_2324245_reg.
DSP Report: Generating DSP mul_ln203_fu_4290_p2, operation Mode is: A2*(B:0x61).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln203_fu_4290_p2.
DSP Report: operator mul_ln203_fu_4290_p2 is absorbed into DSP mul_ln203_fu_4290_p2.
DSP Report: Generating DSP add_ln703_25_fu_38629091_p2, operation Mode is: PCIN+(A:0x0):B2+(C:0x7a000).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_25_fu_38629091_p2.
DSP Report: operator add_ln703_25_fu_38629091_p2 is absorbed into DSP add_ln703_25_fu_38629091_p2.
DSP Report: Generating DSP add_ln703_38_reg_38698839_reg, operation Mode is: C+A2*(B:0x3ff69).
DSP Report: register add_ln703_38_reg_38698839_reg is absorbed into DSP add_ln703_38_reg_38698839_reg.
DSP Report: register add_ln703_38_reg_38698839_reg is absorbed into DSP add_ln703_38_reg_38698839_reg.
DSP Report: operator add_ln703_38_fu_38629193_p2 is absorbed into DSP add_ln703_38_reg_38698839_reg.
DSP Report: operator mul_ln1118_31_fu_5995_p2 is absorbed into DSP add_ln703_38_reg_38698839_reg.
DSP Report: Generating DSP mul_ln1118_89_fu_3720_p2, operation Mode is: A2*(B:0x3ffad).
DSP Report: register mul_ln1118_89_fu_3720_p2 is absorbed into DSP mul_ln1118_89_fu_3720_p2.
DSP Report: operator mul_ln1118_89_fu_3720_p2 is absorbed into DSP mul_ln1118_89_fu_3720_p2.
DSP Report: Generating DSP mul_ln1118_123_fu_6215_p2, operation Mode is: A2*(B:0x3ffab).
DSP Report: register mul_ln1118_123_fu_6215_p2 is absorbed into DSP mul_ln1118_123_fu_6215_p2.
DSP Report: operator mul_ln1118_123_fu_6215_p2 is absorbed into DSP mul_ln1118_123_fu_6215_p2.
DSP Report: Generating DSP mul_ln1118_74_fu_6676_p2, operation Mode is: A2*(B:0x3ff4e).
DSP Report: register mul_ln1118_74_fu_6676_p2 is absorbed into DSP mul_ln1118_74_fu_6676_p2.
DSP Report: operator mul_ln1118_74_fu_6676_p2 is absorbed into DSP mul_ln1118_74_fu_6676_p2.
DSP Report: Generating DSP mul_ln1118_140_fu_6149_p2, operation Mode is: A2*(B:0x3ffc6).
DSP Report: register mul_ln1118_140_fu_6149_p2 is absorbed into DSP mul_ln1118_140_fu_6149_p2.
DSP Report: operator mul_ln1118_140_fu_6149_p2 is absorbed into DSP mul_ln1118_140_fu_6149_p2.
DSP Report: Generating DSP mul_ln1118_176_fu_4799_p2, operation Mode is: A2*(B:0x3ffd4).
DSP Report: register mul_ln1118_176_fu_4799_p2 is absorbed into DSP mul_ln1118_176_fu_4799_p2.
DSP Report: operator mul_ln1118_176_fu_4799_p2 is absorbed into DSP mul_ln1118_176_fu_4799_p2.
DSP Report: Generating DSP add_ln703_197_fu_38629853_p2, operation Mode is: -C'+A2*(B:0x19)+1-1.
DSP Report: register add_ln703_197_fu_38629853_p2 is absorbed into DSP add_ln703_197_fu_38629853_p2.
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP add_ln703_197_fu_38629853_p2.
DSP Report: operator add_ln703_197_fu_38629853_p2 is absorbed into DSP add_ln703_197_fu_38629853_p2.
DSP Report: operator mul_ln1118_108_fu_5699_p2 is absorbed into DSP add_ln703_197_fu_38629853_p2.
DSP Report: Generating DSP mul_ln1118_158_fu_4870_p2, operation Mode is: A2*(B:0x3ffe3).
DSP Report: register mul_ln1118_158_fu_4870_p2 is absorbed into DSP mul_ln1118_158_fu_4870_p2.
DSP Report: operator mul_ln1118_158_fu_4870_p2 is absorbed into DSP mul_ln1118_158_fu_4870_p2.
DSP Report: Generating DSP mul_ln1118_59_reg_2324284_reg, operation Mode is: (A2*(B:0x3ff17))'.
DSP Report: register mul_ln1118_59_reg_2324284_reg is absorbed into DSP mul_ln1118_59_reg_2324284_reg.
DSP Report: register mul_ln1118_59_reg_2324284_reg is absorbed into DSP mul_ln1118_59_reg_2324284_reg.
DSP Report: operator mul_ln1118_59_fu_4022_p2 is absorbed into DSP mul_ln1118_59_reg_2324284_reg.
DSP Report: Generating DSP mul_ln1118_563_fu_7371_p2, operation Mode is: A''*(B:0x22b).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP mul_ln1118_563_fu_7371_p2.
DSP Report: register data_35_V_read_1_reg_38698157_reg is absorbed into DSP mul_ln1118_563_fu_7371_p2.
DSP Report: operator mul_ln1118_563_fu_7371_p2 is absorbed into DSP mul_ln1118_563_fu_7371_p2.
DSP Report: Generating DSP add_ln703_1001_reg_38700623_reg, operation Mode is: C+A''*(B:0x3fd0e).
DSP Report: register add_ln703_1001_reg_38700623_reg is absorbed into DSP add_ln703_1001_reg_38700623_reg.
DSP Report: register add_ln703_1001_reg_38700623_reg is absorbed into DSP add_ln703_1001_reg_38700623_reg.
DSP Report: register add_ln703_1001_reg_38700623_reg is absorbed into DSP add_ln703_1001_reg_38700623_reg.
DSP Report: operator add_ln703_1001_fu_38642696_p2 is absorbed into DSP add_ln703_1001_reg_38700623_reg.
DSP Report: operator mul_ln1118_678_fu_4152_p2 is absorbed into DSP add_ln703_1001_reg_38700623_reg.
DSP Report: Generating DSP mul_ln1118_188_fu_7218_p2, operation Mode is: A''*(B:0x18b).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_188_fu_7218_p2.
DSP Report: register data_11_V_read_1_reg_38698496_reg is absorbed into DSP mul_ln1118_188_fu_7218_p2.
DSP Report: operator mul_ln1118_188_fu_7218_p2 is absorbed into DSP mul_ln1118_188_fu_7218_p2.
DSP Report: Generating DSP add_ln703_245_fu_38638531_p2, operation Mode is: PCIN+A''*(B:0x11d).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_245_fu_38638531_p2.
DSP Report: register data_14_V_read_1_reg_38698458_reg is absorbed into DSP add_ln703_245_fu_38638531_p2.
DSP Report: operator add_ln703_245_fu_38638531_p2 is absorbed into DSP add_ln703_245_fu_38638531_p2.
DSP Report: operator mul_ln1118_234_fu_4710_p2 is absorbed into DSP add_ln703_245_fu_38638531_p2.
DSP Report: Generating DSP add_ln703_245_fu_38638531_p2, operation Mode is: PCIN+A''*(B:0x2ba).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP add_ln703_245_fu_38638531_p2.
DSP Report: register data_13_V_read_1_reg_38698471_reg is absorbed into DSP add_ln703_245_fu_38638531_p2.
DSP Report: operator add_ln703_245_fu_38638531_p2 is absorbed into DSP add_ln703_245_fu_38638531_p2.
DSP Report: operator mul_ln1118_219_fu_4969_p2 is absorbed into DSP add_ln703_245_fu_38638531_p2.
DSP Report: Generating DSP add_ln703_245_fu_38638531_p2, operation Mode is: PCIN+A''*(B:0xb8).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP add_ln703_245_fu_38638531_p2.
DSP Report: register zext_ln1118_128_reg_38698708_reg is absorbed into DSP add_ln703_245_fu_38638531_p2.
DSP Report: operator add_ln703_245_fu_38638531_p2 is absorbed into DSP add_ln703_245_fu_38638531_p2.
DSP Report: operator mul_ln1118_172_fu_5215_p2 is absorbed into DSP add_ln703_245_fu_38638531_p2.
DSP Report: Generating DSP add_ln703_245_fu_38638531_p2, operation Mode is: PCIN+A''*(B:0x1e6).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_245_fu_38638531_p2.
DSP Report: register data_12_V_read_1_reg_38698484_reg is absorbed into DSP add_ln703_245_fu_38638531_p2.
DSP Report: operator add_ln703_245_fu_38638531_p2 is absorbed into DSP add_ln703_245_fu_38638531_p2.
DSP Report: operator mul_ln1118_205_fu_4221_p2 is absorbed into DSP add_ln703_245_fu_38638531_p2.
DSP Report: Generating DSP mul_ln1118_71_fu_6201_p2, operation Mode is: A2*(B:0xa2).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_71_fu_6201_p2.
DSP Report: operator mul_ln1118_71_fu_6201_p2 is absorbed into DSP mul_ln1118_71_fu_6201_p2.
DSP Report: Generating DSP add_ln703_105_fu_38629517_p2, operation Mode is: PCIN+A2*(B:0x138).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_105_fu_38629517_p2.
DSP Report: operator add_ln703_105_fu_38629517_p2 is absorbed into DSP add_ln703_105_fu_38629517_p2.
DSP Report: operator mul_ln1118_26_fu_4482_p2 is absorbed into DSP add_ln703_105_fu_38629517_p2.
DSP Report: Generating DSP add_ln703_105_fu_38629517_p2, operation Mode is: PCIN+A2*(B:0xf4).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP add_ln703_105_fu_38629517_p2.
DSP Report: operator add_ln703_105_fu_38629517_p2 is absorbed into DSP add_ln703_105_fu_38629517_p2.
DSP Report: operator mul_ln1118_42_fu_4811_p2 is absorbed into DSP add_ln703_105_fu_38629517_p2.
DSP Report: Generating DSP add_ln703_105_fu_38629517_p2, operation Mode is: PCIN+A2*(B:0xc4).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_105_fu_38629517_p2.
DSP Report: operator add_ln703_105_fu_38629517_p2 is absorbed into DSP add_ln703_105_fu_38629517_p2.
DSP Report: operator mul_ln1118_56_fu_5137_p2 is absorbed into DSP add_ln703_105_fu_38629517_p2.
DSP Report: Generating DSP add_ln703_21_fu_38629051_p2, operation Mode is: (C:0x11d800)+A2*(B:0x2ca).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_21_fu_38629051_p2.
DSP Report: operator add_ln703_21_fu_38629051_p2 is absorbed into DSP add_ln703_21_fu_38629051_p2.
DSP Report: operator mul_ln203_6_fu_6946_p2 is absorbed into DSP add_ln703_21_fu_38629051_p2.
DSP Report: Generating DSP mul_ln1118_103_fu_7007_p2, operation Mode is: A2*(B:0x31).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_103_fu_7007_p2.
DSP Report: operator mul_ln1118_103_fu_7007_p2 is absorbed into DSP mul_ln1118_103_fu_7007_p2.
DSP Report: Generating DSP add_ln703_103_fu_38629497_p2, operation Mode is: PCIN+A2*(B:0xa1).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP add_ln703_103_fu_38629497_p2.
DSP Report: operator add_ln703_103_fu_38629497_p2 is absorbed into DSP add_ln703_103_fu_38629497_p2.
DSP Report: operator mul_ln1118_86_fu_7431_p2 is absorbed into DSP add_ln703_103_fu_38629497_p2.
DSP Report: Generating DSP add_ln703_105_reg_38698909_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_105_reg_38698909_reg is absorbed into DSP add_ln703_105_reg_38698909_reg.
DSP Report: operator add_ln703_105_fu_38629517_p2 is absorbed into DSP add_ln703_105_reg_38698909_reg.
DSP Report: Generating DSP mul_ln1118_154_fu_4868_p2, operation Mode is: A2*(B:0x72).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_154_fu_4868_p2.
DSP Report: operator mul_ln1118_154_fu_4868_p2 is absorbed into DSP mul_ln1118_154_fu_4868_p2.
DSP Report: Generating DSP add_ln703_242_reg_38699019_reg, operation Mode is: PCIN+A2*(B:0x79).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_242_reg_38699019_reg.
DSP Report: register add_ln703_242_reg_38699019_reg is absorbed into DSP add_ln703_242_reg_38699019_reg.
DSP Report: operator add_ln703_242_fu_38629885_p2 is absorbed into DSP add_ln703_242_reg_38699019_reg.
DSP Report: operator mul_ln1118_135_fu_5495_p2 is absorbed into DSP add_ln703_242_reg_38699019_reg.
DSP Report: Generating DSP add_ln703_35_fu_38629171_p2, operation Mode is: (C:0xffffffff6400)+A2*(B:0xd).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_35_fu_38629171_p2.
DSP Report: operator add_ln703_35_fu_38629171_p2 is absorbed into DSP add_ln703_35_fu_38629171_p2.
DSP Report: operator mul_ln1118_28_fu_4812_p2 is absorbed into DSP add_ln703_35_fu_38629171_p2.
DSP Report: Generating DSP add_ln703_36_reg_38698829_reg, operation Mode is: PCIN+A2*(B:0x33).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_36_reg_38698829_reg.
DSP Report: register add_ln703_36_reg_38698829_reg is absorbed into DSP add_ln703_36_reg_38698829_reg.
DSP Report: operator add_ln703_36_fu_38629181_p2 is absorbed into DSP add_ln703_36_reg_38698829_reg.
DSP Report: operator mul_ln1118_11_fu_4153_p2 is absorbed into DSP add_ln703_36_reg_38698829_reg.
DSP Report: Generating DSP add_ln703_45_fu_38637502_p2, operation Mode is: PCIN+(A2*(B:0x3ffaa))'.
DSP Report: register add_ln703_45_fu_38637502_p2 is absorbed into DSP add_ln703_45_fu_38637502_p2.
DSP Report: register mul_ln1118_44_reg_2324241_reg is absorbed into DSP add_ln703_45_fu_38637502_p2.
DSP Report: operator add_ln703_45_fu_38637502_p2 is absorbed into DSP add_ln703_45_fu_38637502_p2.
DSP Report: operator mul_ln1118_44_fu_5464_p2 is absorbed into DSP add_ln703_45_fu_38637502_p2.
DSP Report: Generating DSP mul_ln1118_57_reg_2324277_reg, operation Mode is: (A2*(B:0x3ffb6))'.
DSP Report: register mul_ln1118_57_reg_2324277_reg is absorbed into DSP mul_ln1118_57_reg_2324277_reg.
DSP Report: register mul_ln1118_57_reg_2324277_reg is absorbed into DSP mul_ln1118_57_reg_2324277_reg.
DSP Report: operator mul_ln1118_57_fu_5697_p2 is absorbed into DSP mul_ln1118_57_reg_2324277_reg.
DSP Report: Generating DSP mul_ln1118_105_fu_3740_p2, operation Mode is: A2*(B:0x3ffa2).
DSP Report: register mul_ln1118_105_fu_3740_p2 is absorbed into DSP mul_ln1118_105_fu_3740_p2.
DSP Report: operator mul_ln1118_105_fu_3740_p2 is absorbed into DSP mul_ln1118_105_fu_3740_p2.
DSP Report: Generating DSP mul_ln1118_173_fu_4798_p2, operation Mode is: A2*(B:0x3ffb4).
DSP Report: register mul_ln1118_173_fu_4798_p2 is absorbed into DSP mul_ln1118_173_fu_4798_p2.
DSP Report: operator mul_ln1118_173_fu_4798_p2 is absorbed into DSP mul_ln1118_173_fu_4798_p2.
DSP Report: Generating DSP mul_ln1118_121_fu_7385_p2, operation Mode is: A2*(B:0x35).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_121_fu_7385_p2.
DSP Report: operator mul_ln1118_121_fu_7385_p2 is absorbed into DSP mul_ln1118_121_fu_7385_p2.
DSP Report: Generating DSP add_ln703_161_fu_38629713_p2, operation Mode is: C+A2*(B:0x3ffd4).
DSP Report: register mul_ln1118_123_fu_6215_p2 is absorbed into DSP add_ln703_161_fu_38629713_p2.
DSP Report: operator add_ln703_161_fu_38629713_p2 is absorbed into DSP add_ln703_161_fu_38629713_p2.
DSP Report: operator mul_ln1118_137_fu_3911_p2 is absorbed into DSP add_ln703_161_fu_38629713_p2.
DSP Report: Generating DSP mul_ln1118_145_fu_5525_p2, operation Mode is: A''*(B:0x19b).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_145_fu_5525_p2.
DSP Report: register zext_ln1118_119_reg_38698682_reg is absorbed into DSP mul_ln1118_145_fu_5525_p2.
DSP Report: operator mul_ln1118_145_fu_5525_p2 is absorbed into DSP mul_ln1118_145_fu_5525_p2.
DSP Report: Generating DSP add_ln703_209_fu_38638251_p2, operation Mode is: PCIN+A''*(B:0x134).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP add_ln703_209_fu_38638251_p2.
DSP Report: register data_11_V_read_1_reg_38698496_reg is absorbed into DSP add_ln703_209_fu_38638251_p2.
DSP Report: operator add_ln703_209_fu_38638251_p2 is absorbed into DSP add_ln703_209_fu_38638251_p2.
DSP Report: operator mul_ln1118_180_fu_4929_p2 is absorbed into DSP add_ln703_209_fu_38638251_p2.
DSP Report: Generating DSP add_ln703_209_fu_38638251_p2, operation Mode is: PCIN+A''*(B:0x122).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_209_fu_38638251_p2.
DSP Report: register zext_ln1118_111_reg_38698666_reg is absorbed into DSP add_ln703_209_fu_38638251_p2.
DSP Report: operator add_ln703_209_fu_38638251_p2 is absorbed into DSP add_ln703_209_fu_38638251_p2.
DSP Report: operator mul_ln1118_127_fu_5509_p2 is absorbed into DSP add_ln703_209_fu_38638251_p2.
DSP Report: Generating DSP add_ln703_209_fu_38638251_p2, operation Mode is: PCIN+A''*(B:0x10c).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP add_ln703_209_fu_38638251_p2.
DSP Report: register data_13_V_read_1_reg_38698471_reg is absorbed into DSP add_ln703_209_fu_38638251_p2.
DSP Report: operator add_ln703_209_fu_38638251_p2 is absorbed into DSP add_ln703_209_fu_38638251_p2.
DSP Report: operator mul_ln1118_211_fu_5175_p2 is absorbed into DSP add_ln703_209_fu_38638251_p2.
DSP Report: Generating DSP add_ln703_209_fu_38638251_p2, operation Mode is: PCIN+A''*(B:0x1ba).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP add_ln703_209_fu_38638251_p2.
DSP Report: register data_10_V_read_1_reg_38698506_reg is absorbed into DSP add_ln703_209_fu_38638251_p2.
DSP Report: operator add_ln703_209_fu_38638251_p2 is absorbed into DSP add_ln703_209_fu_38638251_p2.
DSP Report: operator mul_ln1118_163_fu_5416_p2 is absorbed into DSP add_ln703_209_fu_38638251_p2.
DSP Report: Generating DSP add_ln703_209_fu_38638251_p2, operation Mode is: PCIN+A''*(B:0x162).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_209_fu_38638251_p2.
DSP Report: register data_12_V_read_1_reg_38698484_reg is absorbed into DSP add_ln703_209_fu_38638251_p2.
DSP Report: operator add_ln703_209_fu_38638251_p2 is absorbed into DSP add_ln703_209_fu_38638251_p2.
DSP Report: operator mul_ln1118_197_fu_7401_p2 is absorbed into DSP add_ln703_209_fu_38638251_p2.
DSP Report: Generating DSP add_ln703_231_fu_38667757_p2, operation Mode is: C'+A''*(B:0xd6).
DSP Report: register add_ln703_209_reg_38699773_reg is absorbed into DSP add_ln703_231_fu_38667757_p2.
DSP Report: register data_14_V_read_1_reg_38698458_reg is absorbed into DSP add_ln703_231_fu_38667757_p2.
DSP Report: register zext_ln1118_184_reg_38699084_reg is absorbed into DSP add_ln703_231_fu_38667757_p2.
DSP Report: operator add_ln703_231_fu_38667757_p2 is absorbed into DSP add_ln703_231_fu_38667757_p2.
DSP Report: operator mul_ln1118_228_fu_6396_p2 is absorbed into DSP add_ln703_231_fu_38667757_p2.
DSP Report: Generating DSP add_ln703_607_fu_38640681_p2, operation Mode is: C+A''*(B:0x8b).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP add_ln703_607_fu_38640681_p2.
DSP Report: register data_48_V_read_1_reg_38697974_reg is absorbed into DSP add_ln703_607_fu_38640681_p2.
DSP Report: operator add_ln703_607_fu_38640681_p2 is absorbed into DSP add_ln703_607_fu_38640681_p2.
DSP Report: operator mul_ln1118_748_fu_5662_p2 is absorbed into DSP add_ln703_607_fu_38640681_p2.
DSP Report: Generating DSP mul_ln1118_575_fu_5212_p2, operation Mode is: A''*(B:0x8a).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP mul_ln1118_575_fu_5212_p2.
DSP Report: register data_36_V_read_1_reg_38698146_reg is absorbed into DSP mul_ln1118_575_fu_5212_p2.
DSP Report: operator mul_ln1118_575_fu_5212_p2 is absorbed into DSP mul_ln1118_575_fu_5212_p2.
DSP Report: Generating DSP add_ln703_606_fu_38640675_p2, operation Mode is: PCIN+A''*(B:0x89).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP add_ln703_606_fu_38640675_p2.
DSP Report: register data_28_V_read_1_reg_38698257_reg is absorbed into DSP add_ln703_606_fu_38640675_p2.
DSP Report: operator add_ln703_606_fu_38640675_p2 is absorbed into DSP add_ln703_606_fu_38640675_p2.
DSP Report: operator mul_ln1118_449_fu_5003_p2 is absorbed into DSP add_ln703_606_fu_38640675_p2.
DSP Report: Generating DSP add_ln703_606_reg_38700198_reg, operation Mode is: PCIN+A''*(B:0x85).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_606_reg_38700198_reg.
DSP Report: register data_35_V_read_1_reg_38698157_reg is absorbed into DSP add_ln703_606_reg_38700198_reg.
DSP Report: register add_ln703_606_reg_38700198_reg is absorbed into DSP add_ln703_606_reg_38700198_reg.
DSP Report: operator add_ln703_606_fu_38640675_p2 is absorbed into DSP add_ln703_606_reg_38700198_reg.
DSP Report: operator mul_ln1118_559_fu_5849_p2 is absorbed into DSP add_ln703_606_reg_38700198_reg.
DSP Report: Generating DSP mul_ln1118_398_fu_6145_p2, operation Mode is: A''*(B:0xd5).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_398_fu_6145_p2.
DSP Report: register data_25_V_read_1_reg_38698298_reg is absorbed into DSP mul_ln1118_398_fu_6145_p2.
DSP Report: operator mul_ln1118_398_fu_6145_p2 is absorbed into DSP mul_ln1118_398_fu_6145_p2.
DSP Report: Generating DSP add_ln703_359_fu_38639268_p2, operation Mode is: PCIN+A''*(B:0x69).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_359_fu_38639268_p2.
DSP Report: register data_23_V_read_1_reg_38698325_reg is absorbed into DSP add_ln703_359_fu_38639268_p2.
DSP Report: operator add_ln703_359_fu_38639268_p2 is absorbed into DSP add_ln703_359_fu_38639268_p2.
DSP Report: operator mul_ln1118_363_fu_5299_p2 is absorbed into DSP add_ln703_359_fu_38639268_p2.
DSP Report: Generating DSP mul_ln1118_347_fu_4805_p2, operation Mode is: A''*(B:0x83).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_347_fu_4805_p2.
DSP Report: register zext_ln1118_293_reg_38698773_reg is absorbed into DSP mul_ln1118_347_fu_4805_p2.
DSP Report: operator mul_ln1118_347_fu_4805_p2 is absorbed into DSP mul_ln1118_347_fu_4805_p2.
DSP Report: Generating DSP add_ln703_357_fu_38639248_p2, operation Mode is: PCIN+A''*(B:0x151).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP add_ln703_357_fu_38639248_p2.
DSP Report: register data_24_V_read_1_reg_38698312_reg is absorbed into DSP add_ln703_357_fu_38639248_p2.
DSP Report: operator add_ln703_357_fu_38639248_p2 is absorbed into DSP add_ln703_357_fu_38639248_p2.
DSP Report: operator mul_ln1118_379_fu_5015_p2 is absorbed into DSP add_ln703_357_fu_38639248_p2.
DSP Report: Generating DSP mul_ln1118_331_fu_7347_p2, operation Mode is: A''*(B:0x125).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_331_fu_7347_p2.
DSP Report: register data_21_V_read_1_reg_38698355_reg is absorbed into DSP mul_ln1118_331_fu_7347_p2.
DSP Report: operator mul_ln1118_331_fu_7347_p2 is absorbed into DSP mul_ln1118_331_fu_7347_p2.
DSP Report: Generating DSP add_ln703_355_fu_38639232_p2, operation Mode is: PCIN+A''*(B:0x127).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_355_fu_38639232_p2.
DSP Report: register data_20_V_read_1_reg_38698370_reg is absorbed into DSP add_ln703_355_fu_38639232_p2.
DSP Report: operator add_ln703_355_fu_38639232_p2 is absorbed into DSP add_ln703_355_fu_38639232_p2.
DSP Report: operator mul_ln1118_316_fu_4655_p2 is absorbed into DSP add_ln703_355_fu_38639232_p2.
DSP Report: Generating DSP mul_ln1118_289_fu_5645_p2, operation Mode is: A2*(B:0x3ffa3).
DSP Report: register mul_ln1118_289_fu_5645_p2 is absorbed into DSP mul_ln1118_289_fu_5645_p2.
DSP Report: operator mul_ln1118_289_fu_5645_p2 is absorbed into DSP mul_ln1118_289_fu_5645_p2.
DSP Report: Generating DSP add_ln703_281_fu_38629891_p2, operation Mode is: C+A2*(B:0xed).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP add_ln703_281_fu_38629891_p2.
DSP Report: operator add_ln703_281_fu_38629891_p2 is absorbed into DSP add_ln703_281_fu_38629891_p2.
DSP Report: operator mul_ln1118_258_fu_5198_p2 is absorbed into DSP add_ln703_281_fu_38629891_p2.
DSP Report: Generating DSP add_ln703_282_reg_38699024_reg, operation Mode is: PCIN+A2*(B:0xaf).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP add_ln703_282_reg_38699024_reg.
DSP Report: register add_ln703_282_reg_38699024_reg is absorbed into DSP add_ln703_282_reg_38699024_reg.
DSP Report: operator add_ln703_282_fu_38629901_p2 is absorbed into DSP add_ln703_282_reg_38699024_reg.
DSP Report: operator mul_ln1118_178_fu_7595_p2 is absorbed into DSP add_ln703_282_reg_38699024_reg.
DSP Report: Generating DSP add_ln703_79_fu_38629371_p2, operation Mode is: C+A2*(B:0x23).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP add_ln703_79_fu_38629371_p2.
DSP Report: operator add_ln703_79_fu_38629371_p2 is absorbed into DSP add_ln703_79_fu_38629371_p2.
DSP Report: operator mul_ln1118_61_fu_7308_p2 is absorbed into DSP add_ln703_79_fu_38629371_p2.
DSP Report: Generating DSP mul_ln1118_77_fu_6119_p2, operation Mode is: A2*(B:0xbb).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_77_fu_6119_p2.
DSP Report: operator mul_ln1118_77_fu_6119_p2 is absorbed into DSP mul_ln1118_77_fu_6119_p2.
DSP Report: Generating DSP mul_ln1118_34_fu_4879_p2, operation Mode is: A2*(B:0x3ffc9).
DSP Report: register mul_ln1118_34_fu_4879_p2 is absorbed into DSP mul_ln1118_34_fu_4879_p2.
DSP Report: operator mul_ln1118_34_fu_4879_p2 is absorbed into DSP mul_ln1118_34_fu_4879_p2.
DSP Report: Generating DSP add_ln703_13_fu_38628981_p2, operation Mode is: (C:0xf400)+A2*(B:0x3ffe3).
DSP Report: register add_ln703_13_fu_38628981_p2 is absorbed into DSP add_ln703_13_fu_38628981_p2.
DSP Report: operator add_ln703_13_fu_38628981_p2 is absorbed into DSP add_ln703_13_fu_38628981_p2.
DSP Report: operator mul_ln1118_5_fu_6979_p2 is absorbed into DSP add_ln703_13_fu_38628981_p2.
DSP Report: Generating DSP mul_ln1118_15_fu_4680_p2, operation Mode is: A2*(B:0x3ff96).
DSP Report: register mul_ln1118_15_fu_4680_p2 is absorbed into DSP mul_ln1118_15_fu_4680_p2.
DSP Report: operator mul_ln1118_15_fu_4680_p2 is absorbed into DSP mul_ln1118_15_fu_4680_p2.
DSP Report: Generating DSP add_ln703_78_reg_38698879_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_78_reg_38698879_reg is absorbed into DSP add_ln703_78_reg_38698879_reg.
DSP Report: operator add_ln703_78_fu_38629365_p2 is absorbed into DSP add_ln703_78_reg_38698879_reg.
DSP Report: Generating DSP mul_ln1118_92_reg_2324348_reg, operation Mode is: (A2*(B:0x13d))'.
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_92_reg_2324348_reg.
DSP Report: register mul_ln1118_92_reg_2324348_reg is absorbed into DSP mul_ln1118_92_reg_2324348_reg.
DSP Report: operator mul_ln1118_92_fu_4840_p2 is absorbed into DSP mul_ln1118_92_reg_2324348_reg.
DSP Report: Generating DSP mul_ln1118_143_fu_6772_p2, operation Mode is: A2*(B:0x46).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_143_fu_6772_p2.
DSP Report: operator mul_ln1118_143_fu_6772_p2 is absorbed into DSP mul_ln1118_143_fu_6772_p2.
DSP Report: Generating DSP add_ln703_135_fu_38629621_p2, operation Mode is: PCIN+A2*(B:0x126).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP add_ln703_135_fu_38629621_p2.
DSP Report: operator add_ln703_135_fu_38629621_p2 is absorbed into DSP add_ln703_135_fu_38629621_p2.
DSP Report: operator mul_ln1118_110_fu_6378_p2 is absorbed into DSP add_ln703_135_fu_38629621_p2.
DSP Report: Generating DSP add_ln703_135_reg_38698949_reg, operation Mode is: PCIN+A2*(B:0x4c).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_135_reg_38698949_reg.
DSP Report: register add_ln703_135_reg_38698949_reg is absorbed into DSP add_ln703_135_reg_38698949_reg.
DSP Report: operator add_ln703_135_fu_38629621_p2 is absorbed into DSP add_ln703_135_reg_38698949_reg.
DSP Report: operator mul_ln1118_125_fu_7335_p2 is absorbed into DSP add_ln703_135_reg_38698949_reg.
DSP Report: Generating DSP mul_ln1118_274_fu_5445_p2, operation Mode is: A''*(B:0x12d).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_274_fu_5445_p2.
DSP Report: register data_17_V_read_1_reg_38698415_reg is absorbed into DSP mul_ln1118_274_fu_5445_p2.
DSP Report: operator mul_ln1118_274_fu_5445_p2 is absorbed into DSP mul_ln1118_274_fu_5445_p2.
DSP Report: Generating DSP mul_ln1118_415_fu_7267_p2, operation Mode is: A''*(B:0x3feeb).
DSP Report: register mul_ln1118_415_fu_7267_p2 is absorbed into DSP mul_ln1118_415_fu_7267_p2.
DSP Report: register mul_ln1118_415_fu_7267_p2 is absorbed into DSP mul_ln1118_415_fu_7267_p2.
DSP Report: operator mul_ln1118_415_fu_7267_p2 is absorbed into DSP mul_ln1118_415_fu_7267_p2.
DSP Report: Generating DSP mul_ln1118_675_reg_2324162_reg, operation Mode is: (A''*(B:0x3fe59))'.
DSP Report: register mul_ln1118_675_reg_2324162_reg is absorbed into DSP mul_ln1118_675_reg_2324162_reg.
DSP Report: register mul_ln1118_675_reg_2324162_reg is absorbed into DSP mul_ln1118_675_reg_2324162_reg.
DSP Report: register mul_ln1118_675_reg_2324162_reg is absorbed into DSP mul_ln1118_675_reg_2324162_reg.
DSP Report: operator mul_ln1118_675_fu_7249_p2 is absorbed into DSP mul_ln1118_675_reg_2324162_reg.
DSP Report: Generating DSP mul_ln1118_618_fu_6757_p2, operation Mode is: A''*(B:0x3ff14).
DSP Report: register mul_ln1118_618_fu_6757_p2 is absorbed into DSP mul_ln1118_618_fu_6757_p2.
DSP Report: register mul_ln1118_618_fu_6757_p2 is absorbed into DSP mul_ln1118_618_fu_6757_p2.
DSP Report: operator mul_ln1118_618_fu_6757_p2 is absorbed into DSP mul_ln1118_618_fu_6757_p2.
DSP Report: Generating DSP mul_ln1118_692_fu_5044_p2, operation Mode is: A''*(B:0x3ff41).
DSP Report: register mul_ln1118_692_fu_5044_p2 is absorbed into DSP mul_ln1118_692_fu_5044_p2.
DSP Report: register mul_ln1118_692_fu_5044_p2 is absorbed into DSP mul_ln1118_692_fu_5044_p2.
DSP Report: operator mul_ln1118_692_fu_5044_p2 is absorbed into DSP mul_ln1118_692_fu_5044_p2.
DSP Report: Generating DSP mul_ln1118_509_fu_5532_p2, operation Mode is: A''*(B:0x3ff30).
DSP Report: register mul_ln1118_509_fu_5532_p2 is absorbed into DSP mul_ln1118_509_fu_5532_p2.
DSP Report: register mul_ln1118_509_fu_5532_p2 is absorbed into DSP mul_ln1118_509_fu_5532_p2.
DSP Report: operator mul_ln1118_509_fu_5532_p2 is absorbed into DSP mul_ln1118_509_fu_5532_p2.
DSP Report: Generating DSP mul_ln1118_390_fu_5360_p2, operation Mode is: A''*(B:0xeb).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_390_fu_5360_p2.
DSP Report: register data_24_V_read_1_reg_38698312_reg is absorbed into DSP mul_ln1118_390_fu_5360_p2.
DSP Report: operator mul_ln1118_390_fu_5360_p2 is absorbed into DSP mul_ln1118_390_fu_5360_p2.
DSP Report: Generating DSP mul_ln1118_171_fu_3763_p2, operation Mode is: A2*(B:0x3ff67).
DSP Report: register mul_ln1118_171_fu_3763_p2 is absorbed into DSP mul_ln1118_171_fu_3763_p2.
DSP Report: operator mul_ln1118_171_fu_3763_p2 is absorbed into DSP mul_ln1118_171_fu_3763_p2.
DSP Report: Generating DSP mul_ln1118_204_fu_5747_p2, operation Mode is: A2*(B:0x3ff1e).
DSP Report: register mul_ln1118_204_fu_5747_p2 is absorbed into DSP mul_ln1118_204_fu_5747_p2.
DSP Report: operator mul_ln1118_204_fu_5747_p2 is absorbed into DSP mul_ln1118_204_fu_5747_p2.
DSP Report: Generating DSP mul_ln1118_187_fu_6828_p2, operation Mode is: A2*(B:0x3ffa9).
DSP Report: register mul_ln1118_187_fu_6828_p2 is absorbed into DSP mul_ln1118_187_fu_6828_p2.
DSP Report: operator mul_ln1118_187_fu_6828_p2 is absorbed into DSP mul_ln1118_187_fu_6828_p2.
DSP Report: Generating DSP mul_ln1118_153_fu_4867_p2, operation Mode is: A2*(B:0x3ffe9).
DSP Report: register mul_ln1118_153_fu_4867_p2 is absorbed into DSP mul_ln1118_153_fu_4867_p2.
DSP Report: operator mul_ln1118_153_fu_4867_p2 is absorbed into DSP mul_ln1118_153_fu_4867_p2.
DSP Report: Generating DSP mul_ln1118_134_fu_7321_p2, operation Mode is: A2*(B:0x6a).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_134_fu_7321_p2.
DSP Report: operator mul_ln1118_134_fu_7321_p2 is absorbed into DSP mul_ln1118_134_fu_7321_p2.
DSP Report: Generating DSP add_ln703_189_reg_38698999_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_189_reg_38698999_reg is absorbed into DSP add_ln703_189_reg_38698999_reg.
DSP Report: operator add_ln703_189_fu_38629815_p2 is absorbed into DSP add_ln703_189_reg_38698999_reg.
DSP Report: Generating DSP mul_ln1118_102_fu_5888_p2, operation Mode is: A2*(B:0x2d).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_102_fu_5888_p2.
DSP Report: operator mul_ln1118_102_fu_5888_p2 is absorbed into DSP mul_ln1118_102_fu_5888_p2.
DSP Report: Generating DSP add_ln703_94_fu_38629427_p2, operation Mode is: C+A2*(B:0x3ff8a).
DSP Report: register add_ln703_94_fu_38629427_p2 is absorbed into DSP add_ln703_94_fu_38629427_p2.
DSP Report: operator add_ln703_94_fu_38629427_p2 is absorbed into DSP add_ln703_94_fu_38629427_p2.
DSP Report: operator mul_ln1118_41_fu_3692_p2 is absorbed into DSP add_ln703_94_fu_38629427_p2.
DSP Report: Generating DSP add_ln703_96_fu_38629443_p2, operation Mode is: (C:0xfffffff30400)+A2*(B:0x17).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP add_ln703_96_fu_38629443_p2.
DSP Report: operator add_ln703_96_fu_38629443_p2 is absorbed into DSP add_ln703_96_fu_38629443_p2.
DSP Report: operator mul_ln1118_70_fu_6189_p2 is absorbed into DSP add_ln703_96_fu_38629443_p2.
DSP Report: Generating DSP mul_ln1118_25_fu_5599_p2, operation Mode is: A2*(B:0x3ff9f).
DSP Report: register mul_ln1118_25_fu_5599_p2 is absorbed into DSP mul_ln1118_25_fu_5599_p2.
DSP Report: operator mul_ln1118_25_fu_5599_p2 is absorbed into DSP mul_ln1118_25_fu_5599_p2.
DSP Report: Generating DSP mul_ln1118_310_fu_3709_p2, operation Mode is: A''*(B:0xd2).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_310_fu_3709_p2.
DSP Report: register data_19_V_read_1_reg_38698387_reg is absorbed into DSP mul_ln1118_310_fu_3709_p2.
DSP Report: operator mul_ln1118_310_fu_3709_p2 is absorbed into DSP mul_ln1118_310_fu_3709_p2.
DSP Report: Generating DSP add_ln703_344_fu_38639142_p2, operation Mode is: PCIN+A''*(B:0x9a).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_344_fu_38639142_p2.
DSP Report: register data_18_V_read_1_reg_38698401_reg is absorbed into DSP add_ln703_344_fu_38639142_p2.
DSP Report: operator add_ln703_344_fu_38639142_p2 is absorbed into DSP add_ln703_344_fu_38639142_p2.
DSP Report: operator mul_ln1118_294_fu_4692_p2 is absorbed into DSP add_ln703_344_fu_38639142_p2.
DSP Report: Generating DSP mul_ln1118_265_fu_6978_p2, operation Mode is: A''*(B:0xac).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_265_fu_6978_p2.
DSP Report: register zext_ln1118_206_reg_38698736_reg is absorbed into DSP mul_ln1118_265_fu_6978_p2.
DSP Report: operator mul_ln1118_265_fu_6978_p2 is absorbed into DSP mul_ln1118_265_fu_6978_p2.
DSP Report: Generating DSP add_ln703_343_fu_38639132_p2, operation Mode is: C+A''*(B:0x3ff6f).
DSP Report: register add_ln703_343_fu_38639132_p2 is absorbed into DSP add_ln703_343_fu_38639132_p2.
DSP Report: register add_ln703_343_fu_38639132_p2 is absorbed into DSP add_ln703_343_fu_38639132_p2.
DSP Report: operator add_ln703_343_fu_38639132_p2 is absorbed into DSP add_ln703_343_fu_38639132_p2.
DSP Report: operator mul_ln1118_233_fu_5083_p2 is absorbed into DSP add_ln703_343_fu_38639132_p2.
DSP Report: Generating DSP add_ln703_353_fu_38639216_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_353_fu_38639216_p2 is absorbed into DSP add_ln703_353_fu_38639216_p2.
DSP Report: Generating DSP mul_ln1118_251_fu_5456_p2, operation Mode is: A''*(B:0x132).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_251_fu_5456_p2.
DSP Report: register data_15_V_read_1_reg_38698444_reg is absorbed into DSP mul_ln1118_251_fu_5456_p2.
DSP Report: operator mul_ln1118_251_fu_5456_p2 is absorbed into DSP mul_ln1118_251_fu_5456_p2.
DSP Report: Generating DSP add_ln703_341_fu_38639116_p2, operation Mode is: C+A''*(B:0x3fe98).
DSP Report: register add_ln703_341_fu_38639116_p2 is absorbed into DSP add_ln703_341_fu_38639116_p2.
DSP Report: register add_ln703_341_fu_38639116_p2 is absorbed into DSP add_ln703_341_fu_38639116_p2.
DSP Report: operator add_ln703_341_fu_38639116_p2 is absorbed into DSP add_ln703_341_fu_38639116_p2.
DSP Report: operator mul_ln1118_218_fu_5342_p2 is absorbed into DSP add_ln703_341_fu_38639116_p2.
DSP Report: Generating DSP mul_ln1118_340_fu_7009_p2, operation Mode is: A''*(B:0x6a).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_340_fu_7009_p2.
DSP Report: register data_21_V_read_1_reg_38698355_reg is absorbed into DSP mul_ln1118_340_fu_7009_p2.
DSP Report: operator mul_ln1118_340_fu_7009_p2 is absorbed into DSP mul_ln1118_340_fu_7009_p2.
DSP Report: Generating DSP add_ln703_350_fu_38639187_p2, operation Mode is: C'+(A2*(B:0x2e))'.
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_350_fu_38639187_p2.
DSP Report: register add_ln703_350_fu_38639187_p2 is absorbed into DSP add_ln703_350_fu_38639187_p2.
DSP Report: register trunc_ln1118_reg_38698781_reg is absorbed into DSP add_ln703_350_fu_38639187_p2.
DSP Report: operator add_ln703_350_fu_38639187_p2 is absorbed into DSP add_ln703_350_fu_38639187_p2.
DSP Report: operator mul_ln1118_365_fu_6349_p2 is absorbed into DSP add_ln703_350_fu_38639187_p2.
DSP Report: Generating DSP add_ln703_351_fu_38639196_p2, operation Mode is: PCIN+A:B+C'.
DSP Report: register add_ln703_351_fu_38639196_p2 is absorbed into DSP add_ln703_351_fu_38639196_p2.
DSP Report: operator add_ln703_351_fu_38639196_p2 is absorbed into DSP add_ln703_351_fu_38639196_p2.
DSP Report: Generating DSP add_ln703_353_fu_38639216_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_353_fu_38639216_p2 is absorbed into DSP add_ln703_353_fu_38639216_p2.
DSP Report: Generating DSP mul_ln1118_324_fu_7364_p2, operation Mode is: A2*(B:0x4a).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_324_fu_7364_p2.
DSP Report: operator mul_ln1118_324_fu_7364_p2 is absorbed into DSP mul_ln1118_324_fu_7364_p2.
DSP Report: Generating DSP add_ln703_347_reg_38699039_reg, operation Mode is: PCIN+A2*(B:0x57).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP add_ln703_347_reg_38699039_reg.
DSP Report: register add_ln703_347_reg_38699039_reg is absorbed into DSP add_ln703_347_reg_38699039_reg.
DSP Report: operator add_ln703_347_fu_38629929_p2 is absorbed into DSP add_ln703_347_reg_38699039_reg.
DSP Report: operator mul_ln1118_283_fu_4193_p2 is absorbed into DSP add_ln703_347_reg_38699039_reg.
DSP Report: Generating DSP add_ln703_353_reg_38699888_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_353_reg_38699888_reg is absorbed into DSP add_ln703_353_reg_38699888_reg.
DSP Report: operator add_ln703_353_fu_38639216_p2 is absorbed into DSP add_ln703_353_reg_38699888_reg.
DSP Report: Generating DSP add_ln703_397_fu_38639488_p2, operation Mode is: C+A''*(B:0x20f).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_397_fu_38639488_p2.
DSP Report: register data_23_V_read_1_reg_38698325_reg is absorbed into DSP add_ln703_397_fu_38639488_p2.
DSP Report: operator add_ln703_397_fu_38639488_p2 is absorbed into DSP add_ln703_397_fu_38639488_p2.
DSP Report: operator mul_ln1118_364_fu_4515_p2 is absorbed into DSP add_ln703_397_fu_38639488_p2.
DSP Report: Generating DSP mul_ln1118_317_fu_7048_p2, operation Mode is: A''*(B:0x237).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_317_fu_7048_p2.
DSP Report: register data_20_V_read_1_reg_38698370_reg is absorbed into DSP mul_ln1118_317_fu_7048_p2.
DSP Report: operator mul_ln1118_317_fu_7048_p2 is absorbed into DSP mul_ln1118_317_fu_7048_p2.
DSP Report: Generating DSP add_ln703_396_fu_38639478_p2, operation Mode is: C+A''*(B:0x3fddc).
DSP Report: register add_ln703_396_fu_38639478_p2 is absorbed into DSP add_ln703_396_fu_38639478_p2.
DSP Report: register add_ln703_396_fu_38639478_p2 is absorbed into DSP add_ln703_396_fu_38639478_p2.
DSP Report: operator add_ln703_396_fu_38639478_p2 is absorbed into DSP add_ln703_396_fu_38639478_p2.
DSP Report: operator mul_ln1118_450_fu_4251_p2 is absorbed into DSP add_ln703_396_fu_38639478_p2.
DSP Report: Generating DSP mul_ln1118_756_fu_5484_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_756_fu_5484_p2 is absorbed into DSP mul_ln1118_756_fu_5484_p2.
DSP Report: register mul_ln1118_756_fu_5484_p2 is absorbed into DSP mul_ln1118_756_fu_5484_p2.
DSP Report: operator mul_ln1118_756_fu_5484_p2 is absorbed into DSP mul_ln1118_756_fu_5484_p2.
DSP Report: Generating DSP mul_ln1118_702_fu_7362_p2, operation Mode is: A''*(B:0x3ff8c).
DSP Report: register mul_ln1118_702_fu_7362_p2 is absorbed into DSP mul_ln1118_702_fu_7362_p2.
DSP Report: register mul_ln1118_702_fu_7362_p2 is absorbed into DSP mul_ln1118_702_fu_7362_p2.
DSP Report: operator mul_ln1118_702_fu_7362_p2 is absorbed into DSP mul_ln1118_702_fu_7362_p2.
DSP Report: Generating DSP mul_ln1118_312_fu_5337_p2, operation Mode is: A''*(B:0x3ffa5).
DSP Report: register mul_ln1118_312_fu_5337_p2 is absorbed into DSP mul_ln1118_312_fu_5337_p2.
DSP Report: register mul_ln1118_312_fu_5337_p2 is absorbed into DSP mul_ln1118_312_fu_5337_p2.
DSP Report: operator mul_ln1118_312_fu_5337_p2 is absorbed into DSP mul_ln1118_312_fu_5337_p2.
DSP Report: Generating DSP add_ln703_462_fu_38639844_p2, operation Mode is: C+A''*(B:0x3ff75).
DSP Report: register add_ln703_462_fu_38639844_p2 is absorbed into DSP add_ln703_462_fu_38639844_p2.
DSP Report: register add_ln703_462_fu_38639844_p2 is absorbed into DSP add_ln703_462_fu_38639844_p2.
DSP Report: operator add_ln703_462_fu_38639844_p2 is absorbed into DSP add_ln703_462_fu_38639844_p2.
DSP Report: operator mul_ln1118_571_fu_5104_p2 is absorbed into DSP add_ln703_462_fu_38639844_p2.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln703_424_reg_38699998_reg' and it is trimmed from '28' to '18' bits. [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:23798]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln703_428_reg_38700003_reg' and it is trimmed from '28' to '18' bits. [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:23799]
DSP Report: Generating DSP mul_ln1118_412_fu_4428_p2, operation Mode is: A''*(B:0x3f8d2).
DSP Report: register mul_ln1118_412_fu_4428_p2 is absorbed into DSP mul_ln1118_412_fu_4428_p2.
DSP Report: register mul_ln1118_412_fu_4428_p2 is absorbed into DSP mul_ln1118_412_fu_4428_p2.
DSP Report: operator mul_ln1118_412_fu_4428_p2 is absorbed into DSP mul_ln1118_412_fu_4428_p2.
DSP Report: Generating DSP mul_ln1118_395_fu_6142_p2, operation Mode is: A''*(B:0x3fce4).
DSP Report: register mul_ln1118_395_fu_6142_p2 is absorbed into DSP mul_ln1118_395_fu_6142_p2.
DSP Report: register mul_ln1118_395_fu_6142_p2 is absorbed into DSP mul_ln1118_395_fu_6142_p2.
DSP Report: operator mul_ln1118_395_fu_6142_p2 is absorbed into DSP mul_ln1118_395_fu_6142_p2.
DSP Report: Generating DSP mul_ln1118_255_fu_5498_p2, operation Mode is: A''*(B:0x3fec6).
DSP Report: register mul_ln1118_255_fu_5498_p2 is absorbed into DSP mul_ln1118_255_fu_5498_p2.
DSP Report: register mul_ln1118_255_fu_5498_p2 is absorbed into DSP mul_ln1118_255_fu_5498_p2.
DSP Report: operator mul_ln1118_255_fu_5498_p2 is absorbed into DSP mul_ln1118_255_fu_5498_p2.
DSP Report: Generating DSP mul_ln1118_271_fu_3790_p2, operation Mode is: A''*(B:0x3fe25).
DSP Report: register mul_ln1118_271_fu_3790_p2 is absorbed into DSP mul_ln1118_271_fu_3790_p2.
DSP Report: register mul_ln1118_271_fu_3790_p2 is absorbed into DSP mul_ln1118_271_fu_3790_p2.
DSP Report: operator mul_ln1118_271_fu_3790_p2 is absorbed into DSP mul_ln1118_271_fu_3790_p2.
DSP Report: Generating DSP mul_ln1118_328_fu_7344_p2, operation Mode is: A''*(B:0x14b).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_328_fu_7344_p2.
DSP Report: register data_21_V_read_1_reg_38698355_reg is absorbed into DSP mul_ln1118_328_fu_7344_p2.
DSP Report: operator mul_ln1118_328_fu_7344_p2 is absorbed into DSP mul_ln1118_328_fu_7344_p2.
DSP Report: Generating DSP add_ln703_315_fu_38638928_p2, operation Mode is: C+A''*(B:0x3fece).
DSP Report: register add_ln703_315_fu_38638928_p2 is absorbed into DSP add_ln703_315_fu_38638928_p2.
DSP Report: register add_ln703_315_fu_38638928_p2 is absorbed into DSP add_ln703_315_fu_38638928_p2.
DSP Report: operator add_ln703_315_fu_38638928_p2 is absorbed into DSP add_ln703_315_fu_38638928_p2.
DSP Report: operator mul_ln1118_299_fu_5481_p2 is absorbed into DSP add_ln703_315_fu_38638928_p2.
DSP Report: Generating DSP mul_ln1118_223_fu_5116_p2, operation Mode is: A''*(B:0x3ff6b).
DSP Report: register mul_ln1118_223_fu_5116_p2 is absorbed into DSP mul_ln1118_223_fu_5116_p2.
DSP Report: register mul_ln1118_223_fu_5116_p2 is absorbed into DSP mul_ln1118_223_fu_5116_p2.
DSP Report: operator mul_ln1118_223_fu_5116_p2 is absorbed into DSP mul_ln1118_223_fu_5116_p2.
DSP Report: Generating DSP mul_ln1118_238_fu_5217_p2, operation Mode is: A''*(B:0x3fa8f).
DSP Report: register mul_ln1118_238_fu_5217_p2 is absorbed into DSP mul_ln1118_238_fu_5217_p2.
DSP Report: register mul_ln1118_238_fu_5217_p2 is absorbed into DSP mul_ln1118_238_fu_5217_p2.
DSP Report: operator mul_ln1118_238_fu_5217_p2 is absorbed into DSP mul_ln1118_238_fu_5217_p2.
DSP Report: Generating DSP mul_ln1118_94_fu_5430_p2, operation Mode is: A2*(B:0x3ffcc).
DSP Report: register mul_ln1118_94_fu_5430_p2 is absorbed into DSP mul_ln1118_94_fu_5430_p2.
DSP Report: operator mul_ln1118_94_fu_5430_p2 is absorbed into DSP mul_ln1118_94_fu_5430_p2.
DSP Report: Generating DSP add_ln703_106_reg_38698914_reg, operation Mode is: C+A2*(B:0x3ff36).
DSP Report: register add_ln703_106_reg_38698914_reg is absorbed into DSP add_ln703_106_reg_38698914_reg.
DSP Report: register add_ln703_106_reg_38698914_reg is absorbed into DSP add_ln703_106_reg_38698914_reg.
DSP Report: operator add_ln703_106_fu_38629523_p2 is absorbed into DSP add_ln703_106_reg_38698914_reg.
DSP Report: operator mul_ln1118_112_fu_6827_p2 is absorbed into DSP add_ln703_106_reg_38698914_reg.
DSP Report: Generating DSP mul_ln1118_49_fu_6417_p2, operation Mode is: A2*(B:0x3ffa6).
DSP Report: register mul_ln1118_49_fu_6417_p2 is absorbed into DSP mul_ln1118_49_fu_6417_p2.
DSP Report: operator mul_ln1118_49_fu_6417_p2 is absorbed into DSP mul_ln1118_49_fu_6417_p2.
DSP Report: Generating DSP mul_ln1118_79_fu_5499_p2, operation Mode is: A2*(B:0x3ffe6).
DSP Report: register mul_ln1118_79_fu_5499_p2 is absorbed into DSP mul_ln1118_79_fu_5499_p2.
DSP Report: operator mul_ln1118_79_fu_5499_p2 is absorbed into DSP mul_ln1118_79_fu_5499_p2.
DSP Report: Generating DSP add_ln703_81_fu_38629377_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_81_fu_38629377_p2 is absorbed into DSP add_ln703_81_fu_38629377_p2.
DSP Report: Generating DSP add_ln703_81_fu_38629377_p2, operation Mode is: PCIN+A2*(B:0x51).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_81_fu_38629377_p2.
DSP Report: operator add_ln703_81_fu_38629377_p2 is absorbed into DSP add_ln703_81_fu_38629377_p2.
DSP Report: operator mul_ln1118_7_fu_7052_p2 is absorbed into DSP add_ln703_81_fu_38629377_p2.
DSP Report: Generating DSP mul_ln1118_62_fu_7270_p2, operation Mode is: A2*(B:0x3ff99).
DSP Report: register mul_ln1118_62_fu_7270_p2 is absorbed into DSP mul_ln1118_62_fu_7270_p2.
DSP Report: operator mul_ln1118_62_fu_7270_p2 is absorbed into DSP mul_ln1118_62_fu_7270_p2.
DSP Report: Generating DSP mul_ln1118_126_fu_6267_p2, operation Mode is: A''*(B:0x3feeb).
DSP Report: register mul_ln1118_126_fu_6267_p2 is absorbed into DSP mul_ln1118_126_fu_6267_p2.
DSP Report: register mul_ln1118_126_fu_6267_p2 is absorbed into DSP mul_ln1118_126_fu_6267_p2.
DSP Report: operator mul_ln1118_126_fu_6267_p2 is absorbed into DSP mul_ln1118_126_fu_6267_p2.
DSP Report: Generating DSP mul_ln1118_210_fu_6323_p2, operation Mode is: A''*(B:0x9a).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_210_fu_6323_p2.
DSP Report: register data_13_V_read_1_reg_38698471_reg is absorbed into DSP mul_ln1118_210_fu_6323_p2.
DSP Report: operator mul_ln1118_210_fu_6323_p2 is absorbed into DSP mul_ln1118_210_fu_6323_p2.
DSP Report: Generating DSP add_ln703_258_fu_38638637_p2, operation Mode is: C+A''*(B:0x3ff5d).
DSP Report: register add_ln703_258_fu_38638637_p2 is absorbed into DSP add_ln703_258_fu_38638637_p2.
DSP Report: register add_ln703_258_fu_38638637_p2 is absorbed into DSP add_ln703_258_fu_38638637_p2.
DSP Report: operator add_ln703_258_fu_38638637_p2 is absorbed into DSP add_ln703_258_fu_38638637_p2.
DSP Report: operator mul_ln1118_162_fu_3815_p2 is absorbed into DSP add_ln703_258_fu_38638637_p2.
DSP Report: Generating DSP mul_ln1118_243_fu_4140_p2, operation Mode is: A''*(B:0x3fde9).
DSP Report: register mul_ln1118_243_fu_4140_p2 is absorbed into DSP mul_ln1118_243_fu_4140_p2.
DSP Report: register mul_ln1118_243_fu_4140_p2 is absorbed into DSP mul_ln1118_243_fu_4140_p2.
DSP Report: operator mul_ln1118_243_fu_4140_p2 is absorbed into DSP mul_ln1118_243_fu_4140_p2.
DSP Report: Generating DSP mul_ln1118_835_fu_6640_p2, operation Mode is: A''*(B:0x3fd62).
DSP Report: register mul_ln1118_835_fu_6640_p2 is absorbed into DSP mul_ln1118_835_fu_6640_p2.
DSP Report: register mul_ln1118_835_fu_6640_p2 is absorbed into DSP mul_ln1118_835_fu_6640_p2.
DSP Report: operator mul_ln1118_835_fu_6640_p2 is absorbed into DSP mul_ln1118_835_fu_6640_p2.
DSP Report: Generating DSP mul_ln1118_400_fu_4160_p2, operation Mode is: A''*(B:0x3fe9b).
DSP Report: register mul_ln1118_400_fu_4160_p2 is absorbed into DSP mul_ln1118_400_fu_4160_p2.
DSP Report: register mul_ln1118_400_fu_4160_p2 is absorbed into DSP mul_ln1118_400_fu_4160_p2.
DSP Report: operator mul_ln1118_400_fu_4160_p2 is absorbed into DSP mul_ln1118_400_fu_4160_p2.
DSP Report: Generating DSP mul_ln1118_55_fu_4839_p2, operation Mode is: A2*(B:0x26).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_55_fu_4839_p2.
DSP Report: operator mul_ln1118_55_fu_4839_p2 is absorbed into DSP mul_ln1118_55_fu_4839_p2.
DSP Report: Generating DSP mul_ln1118_10_fu_5676_p2, operation Mode is: A2*(B:0x1d).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_10_fu_5676_p2.
DSP Report: operator mul_ln1118_10_fu_5676_p2 is absorbed into DSP mul_ln1118_10_fu_5676_p2.
DSP Report: Generating DSP add_ln703_34_fu_38629161_p2, operation Mode is: C+A2*(B:0x3ffe9).
DSP Report: register add_ln703_34_fu_38629161_p2 is absorbed into DSP add_ln703_34_fu_38629161_p2.
DSP Report: operator add_ln703_34_fu_38629161_p2 is absorbed into DSP add_ln703_34_fu_38629161_p2.
DSP Report: operator mul_ln1118_24_fu_5039_p2 is absorbed into DSP add_ln703_34_fu_38629161_p2.
DSP Report: Generating DSP add_ln703_34_fu_38629161_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_34_fu_38629161_p2 is absorbed into DSP add_ln703_34_fu_38629161_p2.
DSP Report: Generating DSP mul_ln1118_69_fu_5629_p2, operation Mode is: A2*(B:0x3ffdb).
DSP Report: register mul_ln1118_69_fu_5629_p2 is absorbed into DSP mul_ln1118_69_fu_5629_p2.
DSP Report: operator mul_ln1118_69_fu_5629_p2 is absorbed into DSP mul_ln1118_69_fu_5629_p2.
DSP Report: Generating DSP add_ln703_75_reg_38698874_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_75_reg_38698874_reg is absorbed into DSP add_ln703_75_reg_38698874_reg.
DSP Report: operator add_ln703_75_fu_38629359_p2 is absorbed into DSP add_ln703_75_reg_38698874_reg.
DSP Report: Generating DSP mul_ln1118_84_fu_6012_p2, operation Mode is: A''*(B:0x3ffd1).
DSP Report: register mul_ln1118_84_fu_6012_p2 is absorbed into DSP mul_ln1118_84_fu_6012_p2.
DSP Report: register mul_ln1118_84_fu_6012_p2 is absorbed into DSP mul_ln1118_84_fu_6012_p2.
DSP Report: operator mul_ln1118_84_fu_6012_p2 is absorbed into DSP mul_ln1118_84_fu_6012_p2.
DSP Report: Generating DSP mul_ln1118_119_fu_6578_p2, operation Mode is: A''*(B:0x3ff99).
DSP Report: register mul_ln1118_119_fu_6578_p2 is absorbed into DSP mul_ln1118_119_fu_6578_p2.
DSP Report: register mul_ln1118_119_fu_6578_p2 is absorbed into DSP mul_ln1118_119_fu_6578_p2.
DSP Report: operator mul_ln1118_119_fu_6578_p2 is absorbed into DSP mul_ln1118_119_fu_6578_p2.
DSP Report: Generating DSP mul_ln1118_101_fu_4057_p2, operation Mode is: A''*(B:0x3ff85).
DSP Report: register mul_ln1118_101_fu_4057_p2 is absorbed into DSP mul_ln1118_101_fu_4057_p2.
DSP Report: register mul_ln1118_101_fu_4057_p2 is absorbed into DSP mul_ln1118_101_fu_4057_p2.
DSP Report: operator mul_ln1118_101_fu_4057_p2 is absorbed into DSP mul_ln1118_101_fu_4057_p2.
DSP Report: Generating DSP mul_ln1118_440_fu_7011_p2, operation Mode is: A''*(B:0x3ffd1).
DSP Report: register mul_ln1118_440_fu_7011_p2 is absorbed into DSP mul_ln1118_440_fu_7011_p2.
DSP Report: register mul_ln1118_440_fu_7011_p2 is absorbed into DSP mul_ln1118_440_fu_7011_p2.
DSP Report: operator mul_ln1118_440_fu_7011_p2 is absorbed into DSP mul_ln1118_440_fu_7011_p2.
DSP Report: Generating DSP mul_ln1118_458_fu_4398_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_458_fu_4398_p2 is absorbed into DSP mul_ln1118_458_fu_4398_p2.
DSP Report: register mul_ln1118_458_fu_4398_p2 is absorbed into DSP mul_ln1118_458_fu_4398_p2.
DSP Report: operator mul_ln1118_458_fu_4398_p2 is absorbed into DSP mul_ln1118_458_fu_4398_p2.
DSP Report: Generating DSP add_ln703_486_fu_38640012_p2, operation Mode is: C'+A''*(B:0x15a).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP add_ln703_486_fu_38640012_p2.
DSP Report: register data_24_V_read_1_reg_38698312_reg is absorbed into DSP add_ln703_486_fu_38640012_p2.
DSP Report: register add_ln703_486_fu_38640012_p2 is absorbed into DSP add_ln703_486_fu_38640012_p2.
DSP Report: operator add_ln703_486_fu_38640012_p2 is absorbed into DSP add_ln703_486_fu_38640012_p2.
DSP Report: operator mul_ln1118_382_fu_5880_p2 is absorbed into DSP add_ln703_486_fu_38640012_p2.
DSP Report: Generating DSP mul_ln1118_260_fu_4626_p2, operation Mode is: A''*(B:0x3feeb).
DSP Report: register mul_ln1118_260_fu_4626_p2 is absorbed into DSP mul_ln1118_260_fu_4626_p2.
DSP Report: register mul_ln1118_260_fu_4626_p2 is absorbed into DSP mul_ln1118_260_fu_4626_p2.
DSP Report: operator mul_ln1118_260_fu_4626_p2 is absorbed into DSP mul_ln1118_260_fu_4626_p2.
DSP Report: Generating DSP mul_ln1118_113_fu_6269_p2, operation Mode is: A2*(B:0xd9).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_113_fu_6269_p2.
DSP Report: operator mul_ln1118_113_fu_6269_p2 is absorbed into DSP mul_ln1118_113_fu_6269_p2.
DSP Report: Generating DSP add_ln703_109_reg_38698919_reg, operation Mode is: PCIN+A2*(B:0xe4).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP add_ln703_109_reg_38698919_reg.
DSP Report: register add_ln703_109_reg_38698919_reg is absorbed into DSP add_ln703_109_reg_38698919_reg.
DSP Report: operator add_ln703_109_fu_38629529_p2 is absorbed into DSP add_ln703_109_reg_38698919_reg.
DSP Report: operator mul_ln1118_95_fu_4498_p2 is absorbed into DSP add_ln703_109_reg_38698919_reg.
DSP Report: Generating DSP mul_ln1118_80_fu_6791_p2, operation Mode is: A''*(B:0xd5).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_80_fu_6791_p2.
DSP Report: register zext_ln1118_71_reg_38698611_reg is absorbed into DSP mul_ln1118_80_fu_6791_p2.
DSP Report: operator mul_ln1118_80_fu_6791_p2 is absorbed into DSP mul_ln1118_80_fu_6791_p2.
DSP Report: Generating DSP add_ln703_111_fu_38637763_p2, operation Mode is: PCIN+A''*(B:0xdb).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP add_ln703_111_fu_38637763_p2.
DSP Report: register zext_ln1118_54_reg_38698588_reg is absorbed into DSP add_ln703_111_fu_38637763_p2.
DSP Report: operator add_ln703_111_fu_38637763_p2 is absorbed into DSP add_ln703_111_fu_38637763_p2.
DSP Report: operator mul_ln1118_63_fu_6151_p2 is absorbed into DSP add_ln703_111_fu_38637763_p2.
DSP Report: Generating DSP mul_ln1118_36_fu_5008_p2, operation Mode is: A2*(B:0xdc).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_36_fu_5008_p2.
DSP Report: operator mul_ln1118_36_fu_5008_p2 is absorbed into DSP mul_ln1118_36_fu_5008_p2.
DSP Report: Generating DSP add_ln703_56_fu_38629301_p2, operation Mode is: PCIN+A2*(B:0x182).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_56_fu_38629301_p2.
DSP Report: operator add_ln703_56_fu_38629301_p2 is absorbed into DSP add_ln703_56_fu_38629301_p2.
DSP Report: operator mul_ln1118_50_fu_5300_p2 is absorbed into DSP add_ln703_56_fu_38629301_p2.
DSP Report: Generating DSP add_ln703_56_fu_38629301_p2, operation Mode is: PCIN+A2*(B:0xad).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_56_fu_38629301_p2.
DSP Report: operator add_ln703_56_fu_38629301_p2 is absorbed into DSP add_ln703_56_fu_38629301_p2.
DSP Report: operator mul_ln1118_18_fu_5109_p2 is absorbed into DSP add_ln703_56_fu_38629301_p2.
DSP Report: Generating DSP add_ln703_15_fu_38629001_p2, operation Mode is: (C:0x6a800)+A2*(B:0xea).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_15_fu_38629001_p2.
DSP Report: operator add_ln703_15_fu_38629001_p2 is absorbed into DSP add_ln703_15_fu_38629001_p2.
DSP Report: operator mul_ln203_2_fu_5897_p2 is absorbed into DSP add_ln703_15_fu_38629001_p2.
DSP Report: Generating DSP add_ln703_56_reg_38698844_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_56_reg_38698844_reg is absorbed into DSP add_ln703_56_reg_38698844_reg.
DSP Report: operator add_ln703_56_fu_38629301_p2 is absorbed into DSP add_ln703_56_reg_38698844_reg.
DSP Report: Generating DSP mul_ln1118_435_fu_6874_p2, operation Mode is: A''*(B:0x3fedb).
DSP Report: register mul_ln1118_435_fu_6874_p2 is absorbed into DSP mul_ln1118_435_fu_6874_p2.
DSP Report: register mul_ln1118_435_fu_6874_p2 is absorbed into DSP mul_ln1118_435_fu_6874_p2.
DSP Report: operator mul_ln1118_435_fu_6874_p2 is absorbed into DSP mul_ln1118_435_fu_6874_p2.
DSP Report: Generating DSP mul_ln1118_453_fu_5007_p2, operation Mode is: A''*(B:0x3fe9d).
DSP Report: register mul_ln1118_453_fu_5007_p2 is absorbed into DSP mul_ln1118_453_fu_5007_p2.
DSP Report: register mul_ln1118_453_fu_5007_p2 is absorbed into DSP mul_ln1118_453_fu_5007_p2.
DSP Report: operator mul_ln1118_453_fu_5007_p2 is absorbed into DSP mul_ln1118_453_fu_5007_p2.
DSP Report: Generating DSP mul_ln1118_351_fu_6185_p2, operation Mode is: A''*(B:0x3fd30).
DSP Report: register mul_ln1118_351_fu_6185_p2 is absorbed into DSP mul_ln1118_351_fu_6185_p2.
DSP Report: register mul_ln1118_351_fu_6185_p2 is absorbed into DSP mul_ln1118_351_fu_6185_p2.
DSP Report: operator mul_ln1118_351_fu_6185_p2 is absorbed into DSP mul_ln1118_351_fu_6185_p2.
DSP Report: Generating DSP mul_ln1118_419_fu_7255_p2, operation Mode is: A''*(B:0x3f81e).
DSP Report: register mul_ln1118_419_fu_7255_p2 is absorbed into DSP mul_ln1118_419_fu_7255_p2.
DSP Report: register mul_ln1118_419_fu_7255_p2 is absorbed into DSP mul_ln1118_419_fu_7255_p2.
DSP Report: operator mul_ln1118_419_fu_7255_p2 is absorbed into DSP mul_ln1118_419_fu_7255_p2.
DSP Report: Generating DSP mul_ln1118_335_fu_6082_p2, operation Mode is: A''*(B:0x3fd1b).
DSP Report: register mul_ln1118_335_fu_6082_p2 is absorbed into DSP mul_ln1118_335_fu_6082_p2.
DSP Report: register mul_ln1118_335_fu_6082_p2 is absorbed into DSP mul_ln1118_335_fu_6082_p2.
DSP Report: operator mul_ln1118_335_fu_6082_p2 is absorbed into DSP mul_ln1118_335_fu_6082_p2.
DSP Report: Generating DSP mul_ln1118_383_fu_4725_p2, operation Mode is: A''*(B:0x3fadd).
DSP Report: register mul_ln1118_383_fu_4725_p2 is absorbed into DSP mul_ln1118_383_fu_4725_p2.
DSP Report: register mul_ln1118_383_fu_4725_p2 is absorbed into DSP mul_ln1118_383_fu_4725_p2.
DSP Report: operator mul_ln1118_383_fu_4725_p2 is absorbed into DSP mul_ln1118_383_fu_4725_p2.
DSP Report: Generating DSP mul_ln1118_402_fu_4603_p2, operation Mode is: A''*(B:0x3f8b7).
DSP Report: register mul_ln1118_402_fu_4603_p2 is absorbed into DSP mul_ln1118_402_fu_4603_p2.
DSP Report: register mul_ln1118_402_fu_4603_p2 is absorbed into DSP mul_ln1118_402_fu_4603_p2.
DSP Report: operator mul_ln1118_402_fu_4603_p2 is absorbed into DSP mul_ln1118_402_fu_4603_p2.
DSP Report: Generating DSP mul_ln1118_366_reg_2324114_reg, operation Mode is: (A''*(B:0x3faa5))'.
DSP Report: register mul_ln1118_366_reg_2324114_reg is absorbed into DSP mul_ln1118_366_reg_2324114_reg.
DSP Report: register mul_ln1118_366_reg_2324114_reg is absorbed into DSP mul_ln1118_366_reg_2324114_reg.
DSP Report: register mul_ln1118_366_reg_2324114_reg is absorbed into DSP mul_ln1118_366_reg_2324114_reg.
DSP Report: operator mul_ln1118_366_fu_5302_p2 is absorbed into DSP mul_ln1118_366_reg_2324114_reg.
DSP Report: Generating DSP mul_ln1118_43_fu_6992_p2, operation Mode is: A2*(B:0xd3).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_43_fu_6992_p2.
DSP Report: operator mul_ln1118_43_fu_6992_p2 is absorbed into DSP mul_ln1118_43_fu_6992_p2.
DSP Report: Generating DSP add_ln703_44_fu_38629231_p2, operation Mode is: PCIN+A2*(B:0x18a).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_44_fu_38629231_p2.
DSP Report: operator add_ln703_44_fu_38629231_p2 is absorbed into DSP add_ln703_44_fu_38629231_p2.
DSP Report: operator mul_ln1118_27_fu_5042_p2 is absorbed into DSP add_ln703_44_fu_38629231_p2.
DSP Report: Generating DSP add_ln703_22_fu_38629061_p2, operation Mode is: (C:0x45800)+A2*(B:0x10f).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_22_fu_38629061_p2.
DSP Report: operator add_ln703_22_fu_38629061_p2 is absorbed into DSP add_ln703_22_fu_38629061_p2.
DSP Report: operator mul_ln203_7_fu_7506_p2 is absorbed into DSP add_ln703_22_fu_38629061_p2.
DSP Report: Generating DSP add_ln703_44_fu_38629231_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_44_fu_38629231_p2 is absorbed into DSP add_ln703_44_fu_38629231_p2.
DSP Report: Generating DSP mul_ln1118_87_fu_4115_p2, operation Mode is: A2*(B:0x1bd).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_87_fu_4115_p2.
DSP Report: operator mul_ln1118_87_fu_4115_p2 is absorbed into DSP mul_ln1118_87_fu_4115_p2.
DSP Report: Generating DSP add_ln703_87_fu_38629409_p2, operation Mode is: PCIN+A2*(B:0x113).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP add_ln703_87_fu_38629409_p2.
DSP Report: operator add_ln703_87_fu_38629409_p2 is absorbed into DSP add_ln703_87_fu_38629409_p2.
DSP Report: operator mul_ln1118_72_fu_6610_p2 is absorbed into DSP add_ln703_87_fu_38629409_p2.
DSP Report: Generating DSP mul_ln1118_130_fu_5929_p2, operation Mode is: A''*(B:0x3fefb).
DSP Report: register mul_ln1118_130_fu_5929_p2 is absorbed into DSP mul_ln1118_130_fu_5929_p2.
DSP Report: register mul_ln1118_130_fu_5929_p2 is absorbed into DSP mul_ln1118_130_fu_5929_p2.
DSP Report: operator mul_ln1118_130_fu_5929_p2 is absorbed into DSP mul_ln1118_130_fu_5929_p2.
DSP Report: Generating DSP mul_ln1118_148_fu_5527_p2, operation Mode is: A''*(B:0x3fec1).
DSP Report: register mul_ln1118_148_fu_5527_p2 is absorbed into DSP mul_ln1118_148_fu_5527_p2.
DSP Report: register mul_ln1118_148_fu_5527_p2 is absorbed into DSP mul_ln1118_148_fu_5527_p2.
DSP Report: operator mul_ln1118_148_fu_5527_p2 is absorbed into DSP mul_ln1118_148_fu_5527_p2.
DSP Report: Generating DSP mul_ln1118_116_fu_5714_p2, operation Mode is: A''*(B:0x3fef5).
DSP Report: register mul_ln1118_116_fu_5714_p2 is absorbed into DSP mul_ln1118_116_fu_5714_p2.
DSP Report: register mul_ln1118_116_fu_5714_p2 is absorbed into DSP mul_ln1118_116_fu_5714_p2.
DSP Report: operator mul_ln1118_116_fu_5714_p2 is absorbed into DSP mul_ln1118_116_fu_5714_p2.
DSP Report: Generating DSP mul_ln1118_617_fu_6272_p2, operation Mode is: A''*(B:0x2ae).
DSP Report: register data_39_V_read_1_reg_38698097_reg is absorbed into DSP mul_ln1118_617_fu_6272_p2.
DSP Report: register zext_ln1118_518_reg_38699210_reg is absorbed into DSP mul_ln1118_617_fu_6272_p2.
DSP Report: operator mul_ln1118_617_fu_6272_p2 is absorbed into DSP mul_ln1118_617_fu_6272_p2.
DSP Report: Generating DSP mul_ln1118_346_fu_6355_p2, operation Mode is: A''*(B:0x1c9).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_346_fu_6355_p2.
DSP Report: register data_22_V_read_1_reg_38698341_reg is absorbed into DSP mul_ln1118_346_fu_6355_p2.
DSP Report: operator mul_ln1118_346_fu_6355_p2 is absorbed into DSP mul_ln1118_346_fu_6355_p2.
DSP Report: Generating DSP add_ln703_372_fu_38639358_p2, operation Mode is: PCIN+A''*(B:0x1b1).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_372_fu_38639358_p2.
DSP Report: register data_20_V_read_1_reg_38698370_reg is absorbed into DSP add_ln703_372_fu_38639358_p2.
DSP Report: operator add_ln703_372_fu_38639358_p2 is absorbed into DSP add_ln703_372_fu_38639358_p2.
DSP Report: operator mul_ln1118_315_fu_7390_p2 is absorbed into DSP add_ln703_372_fu_38639358_p2.
DSP Report: Generating DSP add_ln703_372_fu_38639358_p2, operation Mode is: PCIN+A''*(B:0x193).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP add_ln703_372_fu_38639358_p2.
DSP Report: register data_19_V_read_1_reg_38698387_reg is absorbed into DSP add_ln703_372_fu_38639358_p2.
DSP Report: operator add_ln703_372_fu_38639358_p2 is absorbed into DSP add_ln703_372_fu_38639358_p2.
DSP Report: operator mul_ln1118_301_fu_5483_p2 is absorbed into DSP add_ln703_372_fu_38639358_p2.
DSP Report: Generating DSP add_ln703_372_reg_38699918_reg, operation Mode is: PCIN+A''*(B:0x1c5).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP add_ln703_372_reg_38699918_reg.
DSP Report: register data_21_V_read_1_reg_38698355_reg is absorbed into DSP add_ln703_372_reg_38699918_reg.
DSP Report: register add_ln703_372_reg_38699918_reg is absorbed into DSP add_ln703_372_reg_38699918_reg.
DSP Report: operator add_ln703_372_fu_38639358_p2 is absorbed into DSP add_ln703_372_reg_38699918_reg.
DSP Report: operator mul_ln1118_330_fu_5779_p2 is absorbed into DSP add_ln703_372_reg_38699918_reg.
DSP Report: Generating DSP mul_ln1118_414_fu_6452_p2, operation Mode is: A''*(B:0x3fca1).
DSP Report: register mul_ln1118_414_fu_6452_p2 is absorbed into DSP mul_ln1118_414_fu_6452_p2.
DSP Report: register mul_ln1118_414_fu_6452_p2 is absorbed into DSP mul_ln1118_414_fu_6452_p2.
DSP Report: operator mul_ln1118_414_fu_6452_p2 is absorbed into DSP mul_ln1118_414_fu_6452_p2.
DSP Report: Generating DSP mul_ln1118_362_fu_3734_p2, operation Mode is: A''*(B:0x20e).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_362_fu_3734_p2.
DSP Report: register data_23_V_read_1_reg_38698325_reg is absorbed into DSP mul_ln1118_362_fu_3734_p2.
DSP Report: operator mul_ln1118_362_fu_3734_p2 is absorbed into DSP mul_ln1118_362_fu_3734_p2.
DSP Report: Generating DSP add_ln703_365_fu_38639306_p2, operation Mode is: PCIN+A''*(B:0x25c).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP add_ln703_365_fu_38639306_p2.
DSP Report: register data_24_V_read_1_reg_38698312_reg is absorbed into DSP add_ln703_365_fu_38639306_p2.
DSP Report: operator add_ln703_365_fu_38639306_p2 is absorbed into DSP add_ln703_365_fu_38639306_p2.
DSP Report: operator mul_ln1118_378_fu_6558_p2 is absorbed into DSP add_ln703_365_fu_38639306_p2.
DSP Report: Generating DSP mul_ln1118_432_fu_5640_p2, operation Mode is: A''*(B:0x3fdc7).
DSP Report: register mul_ln1118_432_fu_5640_p2 is absorbed into DSP mul_ln1118_432_fu_5640_p2.
DSP Report: register mul_ln1118_432_fu_5640_p2 is absorbed into DSP mul_ln1118_432_fu_5640_p2.
DSP Report: operator mul_ln1118_432_fu_5640_p2 is absorbed into DSP mul_ln1118_432_fu_5640_p2.
DSP Report: Generating DSP mul_ln1118_240_fu_4878_p2, operation Mode is: A''*(B:0x3fa97).
DSP Report: register mul_ln1118_240_fu_4878_p2 is absorbed into DSP mul_ln1118_240_fu_4878_p2.
DSP Report: register mul_ln1118_240_fu_4878_p2 is absorbed into DSP mul_ln1118_240_fu_4878_p2.
DSP Report: operator mul_ln1118_240_fu_4878_p2 is absorbed into DSP mul_ln1118_240_fu_4878_p2.
DSP Report: Generating DSP mul_ln1118_225_fu_5118_p2, operation Mode is: A''*(B:0x3fcea).
DSP Report: register mul_ln1118_225_fu_5118_p2 is absorbed into DSP mul_ln1118_225_fu_5118_p2.
DSP Report: register mul_ln1118_225_fu_5118_p2 is absorbed into DSP mul_ln1118_225_fu_5118_p2.
DSP Report: operator mul_ln1118_225_fu_5118_p2 is absorbed into DSP mul_ln1118_225_fu_5118_p2.
DSP Report: Generating DSP mul_ln1118_477_fu_6110_p2, operation Mode is: A''*(B:0x3ff22).
DSP Report: register mul_ln1118_477_fu_6110_p2 is absorbed into DSP mul_ln1118_477_fu_6110_p2.
DSP Report: register mul_ln1118_477_fu_6110_p2 is absorbed into DSP mul_ln1118_477_fu_6110_p2.
DSP Report: operator mul_ln1118_477_fu_6110_p2 is absorbed into DSP mul_ln1118_477_fu_6110_p2.
DSP Report: Generating DSP add_ln703_427_fu_38639638_p2, operation Mode is: C+A''*(B:0x10a).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP add_ln703_427_fu_38639638_p2.
DSP Report: register data_33_V_read_1_reg_38698186_reg is absorbed into DSP add_ln703_427_fu_38639638_p2.
DSP Report: operator add_ln703_427_fu_38639638_p2 is absorbed into DSP add_ln703_427_fu_38639638_p2.
DSP Report: operator mul_ln1118_525_fu_6328_p2 is absorbed into DSP add_ln703_427_fu_38639638_p2.
DSP Report: Generating DSP mul_ln1118_508_fu_3930_p2, operation Mode is: A''*(B:0x182).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP mul_ln1118_508_fu_3930_p2.
DSP Report: register data_32_V_read_1_reg_38698196_reg is absorbed into DSP mul_ln1118_508_fu_3930_p2.
DSP Report: operator mul_ln1118_508_fu_3930_p2 is absorbed into DSP mul_ln1118_508_fu_3930_p2.
DSP Report: Generating DSP add_ln703_426_fu_38639628_p2, operation Mode is: PCIN+A''*(B:0x2ff).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_426_fu_38639628_p2.
DSP Report: register data_31_V_read_1_reg_38698209_reg is absorbed into DSP add_ln703_426_fu_38639628_p2.
DSP Report: operator add_ln703_426_fu_38639628_p2 is absorbed into DSP add_ln703_426_fu_38639628_p2.
DSP Report: operator mul_ln1118_492_fu_6026_p2 is absorbed into DSP add_ln703_426_fu_38639628_p2.
DSP Report: Generating DSP add_ln703_745_fu_38669059_p2, operation Mode is: PCIN+A2:B2+C.
DSP Report: register add_ln703_745_fu_38669059_p2 is absorbed into DSP add_ln703_745_fu_38669059_p2.
DSP Report: register add_ln703_745_fu_38669059_p2 is absorbed into DSP add_ln703_745_fu_38669059_p2.
DSP Report: operator add_ln703_745_fu_38669059_p2 is absorbed into DSP add_ln703_745_fu_38669059_p2.
DSP Report: Generating DSP mul_ln1118_448_fu_5624_p2, operation Mode is: A''*(B:0x3fd8b).
DSP Report: register mul_ln1118_448_fu_5624_p2 is absorbed into DSP mul_ln1118_448_fu_5624_p2.
DSP Report: register mul_ln1118_448_fu_5624_p2 is absorbed into DSP mul_ln1118_448_fu_5624_p2.
DSP Report: operator mul_ln1118_448_fu_5624_p2 is absorbed into DSP mul_ln1118_448_fu_5624_p2.
DSP Report: Generating DSP mul_ln1118_463_fu_4402_p2, operation Mode is: A''*(B:0x3fc86).
DSP Report: register mul_ln1118_463_fu_4402_p2 is absorbed into DSP mul_ln1118_463_fu_4402_p2.
DSP Report: register mul_ln1118_463_fu_4402_p2 is absorbed into DSP mul_ln1118_463_fu_4402_p2.
DSP Report: operator mul_ln1118_463_fu_4402_p2 is absorbed into DSP mul_ln1118_463_fu_4402_p2.
DSP Report: Generating DSP add_ln703_155_fu_38629681_p2, operation Mode is: C'+A2*(B:0x3d).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP add_ln703_155_fu_38629681_p2.
DSP Report: register add_ln703_155_fu_38629681_p2 is absorbed into DSP add_ln703_155_fu_38629681_p2.
DSP Report: operator add_ln703_155_fu_38629681_p2 is absorbed into DSP add_ln703_155_fu_38629681_p2.
DSP Report: operator mul_ln1118_60_fu_3793_p2 is absorbed into DSP add_ln703_155_fu_38629681_p2.
DSP Report: Generating DSP mul_ln1118_524_fu_5547_p2, operation Mode is: A''*(B:0x3feca).
DSP Report: register mul_ln1118_524_fu_5547_p2 is absorbed into DSP mul_ln1118_524_fu_5547_p2.
DSP Report: register mul_ln1118_524_fu_5547_p2 is absorbed into DSP mul_ln1118_524_fu_5547_p2.
DSP Report: operator mul_ln1118_524_fu_5547_p2 is absorbed into DSP mul_ln1118_524_fu_5547_p2.
DSP Report: Generating DSP mul_ln1118_590_fu_6694_p2, operation Mode is: A''*(B:0x3fecd).
DSP Report: register mul_ln1118_590_fu_6694_p2 is absorbed into DSP mul_ln1118_590_fu_6694_p2.
DSP Report: register mul_ln1118_590_fu_6694_p2 is absorbed into DSP mul_ln1118_590_fu_6694_p2.
DSP Report: operator mul_ln1118_590_fu_6694_p2 is absorbed into DSP mul_ln1118_590_fu_6694_p2.
DSP Report: Generating DSP mul_ln1118_345_fu_5153_p2, operation Mode is: A''*(B:0x3fea5).
DSP Report: register mul_ln1118_345_fu_5153_p2 is absorbed into DSP mul_ln1118_345_fu_5153_p2.
DSP Report: register mul_ln1118_345_fu_5153_p2 is absorbed into DSP mul_ln1118_345_fu_5153_p2.
DSP Report: operator mul_ln1118_345_fu_5153_p2 is absorbed into DSP mul_ln1118_345_fu_5153_p2.
DSP Report: Generating DSP mul_ln1118_377_fu_6925_p2, operation Mode is: A''*(B:0x3fe19).
DSP Report: register mul_ln1118_377_fu_6925_p2 is absorbed into DSP mul_ln1118_377_fu_6925_p2.
DSP Report: register mul_ln1118_377_fu_6925_p2 is absorbed into DSP mul_ln1118_377_fu_6925_p2.
DSP Report: operator mul_ln1118_377_fu_6925_p2 is absorbed into DSP mul_ln1118_377_fu_6925_p2.
DSP Report: Generating DSP mul_ln1118_329_fu_7345_p2, operation Mode is: A''*(B:0x3fe11).
DSP Report: register mul_ln1118_329_fu_7345_p2 is absorbed into DSP mul_ln1118_329_fu_7345_p2.
DSP Report: register mul_ln1118_329_fu_7345_p2 is absorbed into DSP mul_ln1118_329_fu_7345_p2.
DSP Report: operator mul_ln1118_329_fu_7345_p2 is absorbed into DSP mul_ln1118_329_fu_7345_p2.
DSP Report: Generating DSP add_ln703_777_fu_38641580_p2, operation Mode is: C+A''*(B:0x216).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP add_ln703_777_fu_38641580_p2.
DSP Report: register data_15_V_read_1_reg_38698444_reg is absorbed into DSP add_ln703_777_fu_38641580_p2.
DSP Report: operator add_ln703_777_fu_38641580_p2 is absorbed into DSP add_ln703_777_fu_38641580_p2.
DSP Report: operator mul_ln1118_239_fu_6813_p2 is absorbed into DSP add_ln703_777_fu_38641580_p2.
DSP Report: Generating DSP mul_ln1118_832_fu_5887_p2, operation Mode is: A''*(B:0x3fdd1).
DSP Report: register mul_ln1118_832_fu_5887_p2 is absorbed into DSP mul_ln1118_832_fu_5887_p2.
DSP Report: register mul_ln1118_832_fu_5887_p2 is absorbed into DSP mul_ln1118_832_fu_5887_p2.
DSP Report: operator mul_ln1118_832_fu_5887_p2 is absorbed into DSP mul_ln1118_832_fu_5887_p2.
DSP Report: Generating DSP mul_ln1118_422_fu_4882_p2, operation Mode is: A''*(B:0x3fab5).
DSP Report: register mul_ln1118_422_fu_4882_p2 is absorbed into DSP mul_ln1118_422_fu_4882_p2.
DSP Report: register mul_ln1118_422_fu_4882_p2 is absorbed into DSP mul_ln1118_422_fu_4882_p2.
DSP Report: operator mul_ln1118_422_fu_4882_p2 is absorbed into DSP mul_ln1118_422_fu_4882_p2.
DSP Report: Generating DSP mul_ln1118_467_fu_7450_p2, operation Mode is: A''*(B:0x3fa3e).
DSP Report: register mul_ln1118_467_fu_7450_p2 is absorbed into DSP mul_ln1118_467_fu_7450_p2.
DSP Report: register mul_ln1118_467_fu_7450_p2 is absorbed into DSP mul_ln1118_467_fu_7450_p2.
DSP Report: operator mul_ln1118_467_fu_7450_p2 is absorbed into DSP mul_ln1118_467_fu_7450_p2.
DSP Report: Generating DSP mul_ln1118_248_fu_3931_p2, operation Mode is: A''*(B:0x3f5d6).
DSP Report: register mul_ln1118_248_fu_3931_p2 is absorbed into DSP mul_ln1118_248_fu_3931_p2.
DSP Report: register mul_ln1118_248_fu_3931_p2 is absorbed into DSP mul_ln1118_248_fu_3931_p2.
DSP Report: operator mul_ln1118_248_fu_3931_p2 is absorbed into DSP mul_ln1118_248_fu_3931_p2.
DSP Report: Generating DSP mul_ln1118_98_fu_4396_p2, operation Mode is: A''*(B:0x270).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_98_fu_4396_p2.
DSP Report: register data_6_V_read_1_reg_38698533_reg is absorbed into DSP mul_ln1118_98_fu_4396_p2.
DSP Report: operator mul_ln1118_98_fu_4396_p2 is absorbed into DSP mul_ln1118_98_fu_4396_p2.
DSP Report: Generating DSP add_ln703_177_fu_38638098_p2, operation Mode is: PCIN+A''*(B:0x2e2).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP add_ln703_177_fu_38638098_p2.
DSP Report: register data_7_V_read_1_reg_38698526_reg is absorbed into DSP add_ln703_177_fu_38638098_p2.
DSP Report: operator add_ln703_177_fu_38638098_p2 is absorbed into DSP add_ln703_177_fu_38638098_p2.
DSP Report: operator mul_ln1118_117_fu_3773_p2 is absorbed into DSP add_ln703_177_fu_38638098_p2.
DSP Report: Generating DSP add_ln703_177_fu_38638098_p2, operation Mode is: PCIN+A''*(B:0x263).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP add_ln703_177_fu_38638098_p2.
DSP Report: register data_5_V_read_1_reg_38698538_reg is absorbed into DSP add_ln703_177_fu_38638098_p2.
DSP Report: operator add_ln703_177_fu_38638098_p2 is absorbed into DSP add_ln703_177_fu_38638098_p2.
DSP Report: operator mul_ln1118_82_fu_5234_p2 is absorbed into DSP add_ln703_177_fu_38638098_p2.
DSP Report: Generating DSP mul_ln1118_66_fu_4441_p2, operation Mode is: A''*(B:0x14e).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_66_fu_4441_p2.
DSP Report: register zext_ln1118_54_reg_38698588_reg is absorbed into DSP mul_ln1118_66_fu_4441_p2.
DSP Report: operator mul_ln1118_66_fu_4441_p2 is absorbed into DSP mul_ln1118_66_fu_4441_p2.
DSP Report: Generating DSP add_ln703_175_fu_38638078_p2, operation Mode is: PCIN+A''*(B:0x21d).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_175_fu_38638078_p2.
DSP Report: register zext_ln1118_111_reg_38698666_reg is absorbed into DSP add_ln703_175_fu_38638078_p2.
DSP Report: operator add_ln703_175_fu_38638078_p2 is absorbed into DSP add_ln703_175_fu_38638078_p2.
DSP Report: operator mul_ln1118_131_fu_7061_p2 is absorbed into DSP add_ln703_175_fu_38638078_p2.
DSP Report: Generating DSP mul_ln1118_394_fu_5363_p2, operation Mode is: A''*(B:0x3fe91).
DSP Report: register mul_ln1118_394_fu_5363_p2 is absorbed into DSP mul_ln1118_394_fu_5363_p2.
DSP Report: register mul_ln1118_394_fu_5363_p2 is absorbed into DSP mul_ln1118_394_fu_5363_p2.
DSP Report: operator mul_ln1118_394_fu_5363_p2 is absorbed into DSP mul_ln1118_394_fu_5363_p2.
DSP Report: Generating DSP mul_ln1118_445_fu_5544_p2, operation Mode is: A''*(B:0x3fe7c).
DSP Report: register mul_ln1118_445_fu_5544_p2 is absorbed into DSP mul_ln1118_445_fu_5544_p2.
DSP Report: register mul_ln1118_445_fu_5544_p2 is absorbed into DSP mul_ln1118_445_fu_5544_p2.
DSP Report: operator mul_ln1118_445_fu_5544_p2 is absorbed into DSP mul_ln1118_445_fu_5544_p2.
DSP Report: Generating DSP mul_ln1118_222_fu_7459_p2, operation Mode is: A''*(B:0x3fe6e).
DSP Report: register mul_ln1118_222_fu_7459_p2 is absorbed into DSP mul_ln1118_222_fu_7459_p2.
DSP Report: register mul_ln1118_222_fu_7459_p2 is absorbed into DSP mul_ln1118_222_fu_7459_p2.
DSP Report: operator mul_ln1118_222_fu_7459_p2 is absorbed into DSP mul_ln1118_222_fu_7459_p2.
DSP Report: Generating DSP mul_ln1118_375_fu_4509_p2, operation Mode is: A''*(B:0x3feb0).
DSP Report: register mul_ln1118_375_fu_4509_p2 is absorbed into DSP mul_ln1118_375_fu_4509_p2.
DSP Report: register mul_ln1118_375_fu_4509_p2 is absorbed into DSP mul_ln1118_375_fu_4509_p2.
DSP Report: operator mul_ln1118_375_fu_4509_p2 is absorbed into DSP mul_ln1118_375_fu_4509_p2.
DSP Report: Generating DSP mul_ln1118_157_fu_4748_p2, operation Mode is: A''*(B:0x3fed3).
DSP Report: register mul_ln1118_157_fu_4748_p2 is absorbed into DSP mul_ln1118_157_fu_4748_p2.
DSP Report: register mul_ln1118_157_fu_4748_p2 is absorbed into DSP mul_ln1118_157_fu_4748_p2.
DSP Report: operator mul_ln1118_157_fu_4748_p2 is absorbed into DSP mul_ln1118_157_fu_4748_p2.
DSP Report: Generating DSP mul_ln1118_175_fu_6446_p2, operation Mode is: A''*(B:0x3fec5).
DSP Report: register mul_ln1118_175_fu_6446_p2 is absorbed into DSP mul_ln1118_175_fu_6446_p2.
DSP Report: register mul_ln1118_175_fu_6446_p2 is absorbed into DSP mul_ln1118_175_fu_6446_p2.
DSP Report: operator mul_ln1118_175_fu_6446_p2 is absorbed into DSP mul_ln1118_175_fu_6446_p2.
DSP Report: Generating DSP mul_ln1118_474_fu_4456_p2, operation Mode is: A''*(B:0xe9).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_474_fu_4456_p2.
DSP Report: register data_29_V_read_1_reg_38698238_reg is absorbed into DSP mul_ln1118_474_fu_4456_p2.
DSP Report: operator mul_ln1118_474_fu_4456_p2 is absorbed into DSP mul_ln1118_474_fu_4456_p2.
DSP Report: Generating DSP add_ln703_450_fu_38639784_p2, operation Mode is: PCIN+A''*(B:0xed).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_450_fu_38639784_p2.
DSP Report: register data_18_V_read_1_reg_38698401_reg is absorbed into DSP add_ln703_450_fu_38639784_p2.
DSP Report: operator add_ln703_450_fu_38639784_p2 is absorbed into DSP add_ln703_450_fu_38639784_p2.
DSP Report: operator mul_ln1118_298_fu_6261_p2 is absorbed into DSP add_ln703_450_fu_38639784_p2.
DSP Report: Generating DSP add_ln703_450_fu_38639784_p2, operation Mode is: PCIN+A''*(B:0xec).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_450_fu_38639784_p2.
DSP Report: register data_14_V_read_1_reg_38698458_reg is absorbed into DSP add_ln703_450_fu_38639784_p2.
DSP Report: operator add_ln703_450_fu_38639784_p2 is absorbed into DSP add_ln703_450_fu_38639784_p2.
DSP Report: operator mul_ln1118_237_fu_6758_p2 is absorbed into DSP add_ln703_450_fu_38639784_p2.
DSP Report: Generating DSP add_ln703_450_reg_38700033_reg, operation Mode is: PCIN+A''*(B:0x99).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_450_reg_38700033_reg.
DSP Report: register data_20_V_read_1_reg_38698370_reg is absorbed into DSP add_ln703_450_reg_38700033_reg.
DSP Report: register add_ln703_450_reg_38700033_reg is absorbed into DSP add_ln703_450_reg_38700033_reg.
DSP Report: operator add_ln703_450_fu_38639784_p2 is absorbed into DSP add_ln703_450_reg_38700033_reg.
DSP Report: operator mul_ln1118_327_fu_7343_p2 is absorbed into DSP add_ln703_450_reg_38700033_reg.
DSP Report: Generating DSP mul_ln1118_107_fu_4084_p2, operation Mode is: A''*(B:0x3ff32).
DSP Report: register mul_ln1118_107_fu_4084_p2 is absorbed into DSP mul_ln1118_107_fu_4084_p2.
DSP Report: register mul_ln1118_107_fu_4084_p2 is absorbed into DSP mul_ln1118_107_fu_4084_p2.
DSP Report: operator mul_ln1118_107_fu_4084_p2 is absorbed into DSP mul_ln1118_107_fu_4084_p2.
DSP Report: Generating DSP mul_ln1118_429_fu_6448_p2, operation Mode is: A''*(B:0x3ff28).
DSP Report: register mul_ln1118_429_fu_6448_p2 is absorbed into DSP mul_ln1118_429_fu_6448_p2.
DSP Report: register mul_ln1118_429_fu_6448_p2 is absorbed into DSP mul_ln1118_429_fu_6448_p2.
DSP Report: operator mul_ln1118_429_fu_6448_p2 is absorbed into DSP mul_ln1118_429_fu_6448_p2.
DSP Report: Generating DSP mul_ln1118_313_fu_6147_p2, operation Mode is: A''*(B:0x16d).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_313_fu_6147_p2.
DSP Report: register data_19_V_read_1_reg_38698387_reg is absorbed into DSP mul_ln1118_313_fu_6147_p2.
DSP Report: operator mul_ln1118_313_fu_6147_p2 is absorbed into DSP mul_ln1118_313_fu_6147_p2.
DSP Report: Generating DSP add_ln703_445_fu_38639738_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_445_fu_38639738_p2 is absorbed into DSP add_ln703_445_fu_38639738_p2.
DSP Report: register add_ln703_445_fu_38639738_p2 is absorbed into DSP add_ln703_445_fu_38639738_p2.
DSP Report: register add_ln703_445_fu_38639738_p2 is absorbed into DSP add_ln703_445_fu_38639738_p2.
DSP Report: register add_ln703_445_fu_38639738_p2 is absorbed into DSP add_ln703_445_fu_38639738_p2.
DSP Report: register add_ln703_445_fu_38639738_p2 is absorbed into DSP add_ln703_445_fu_38639738_p2.
DSP Report: operator add_ln703_445_fu_38639738_p2 is absorbed into DSP add_ln703_445_fu_38639738_p2.
DSP Report: Generating DSP mul_ln1118_555_fu_5069_p2, operation Mode is: A''*(B:0x13).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP mul_ln1118_555_fu_5069_p2.
DSP Report: register data_34_V_read_1_reg_38698171_reg is absorbed into DSP mul_ln1118_555_fu_5069_p2.
DSP Report: operator mul_ln1118_555_fu_5069_p2 is absorbed into DSP mul_ln1118_555_fu_5069_p2.
DSP Report: Generating DSP add_ln703_456_fu_38639822_p2, operation Mode is: C+A''*(B:0x3ffe6).
DSP Report: register add_ln703_456_fu_38639822_p2 is absorbed into DSP add_ln703_456_fu_38639822_p2.
DSP Report: register add_ln703_456_fu_38639822_p2 is absorbed into DSP add_ln703_456_fu_38639822_p2.
DSP Report: operator add_ln703_456_fu_38639822_p2 is absorbed into DSP add_ln703_456_fu_38639822_p2.
DSP Report: operator mul_ln1118_343_fu_5515_p2 is absorbed into DSP add_ln703_456_fu_38639822_p2.
DSP Report: Generating DSP mul_ln1118_522_fu_4759_p2, operation Mode is: A''*(B:0x67).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP mul_ln1118_522_fu_4759_p2.
DSP Report: register data_32_V_read_1_reg_38698196_reg is absorbed into DSP mul_ln1118_522_fu_4759_p2.
DSP Report: operator mul_ln1118_522_fu_4759_p2 is absorbed into DSP mul_ln1118_522_fu_4759_p2.
DSP Report: Generating DSP mul_ln1118_88_fu_5237_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_88_fu_5237_p2 is absorbed into DSP mul_ln1118_88_fu_5237_p2.
DSP Report: register mul_ln1118_88_fu_5237_p2 is absorbed into DSP mul_ln1118_88_fu_5237_p2.
DSP Report: operator mul_ln1118_88_fu_5237_p2 is absorbed into DSP mul_ln1118_88_fu_5237_p2.
DSP Report: Generating DSP mul_ln1118_490_fu_6025_p2, operation Mode is: A''*(B:0xe6).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_490_fu_6025_p2.
DSP Report: register data_30_V_read_1_reg_38698224_reg is absorbed into DSP mul_ln1118_490_fu_6025_p2.
DSP Report: operator mul_ln1118_490_fu_6025_p2 is absorbed into DSP mul_ln1118_490_fu_6025_p2.
DSP Report: Generating DSP add_ln703_454_fu_38639810_p2, operation Mode is: PCIN+A''*(B:0x87).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP add_ln703_454_fu_38639810_p2.
DSP Report: register data_33_V_read_1_reg_38698186_reg is absorbed into DSP add_ln703_454_fu_38639810_p2.
DSP Report: operator add_ln703_454_fu_38639810_p2 is absorbed into DSP add_ln703_454_fu_38639810_p2.
DSP Report: operator mul_ln1118_540_fu_5683_p2 is absorbed into DSP add_ln703_454_fu_38639810_p2.
DSP Report: Generating DSP mul_ln1118_505_fu_6601_p2, operation Mode is: A''*(B:0x52).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP mul_ln1118_505_fu_6601_p2.
DSP Report: register data_31_V_read_1_reg_38698209_reg is absorbed into DSP mul_ln1118_505_fu_6601_p2.
DSP Report: operator mul_ln1118_505_fu_6601_p2 is absorbed into DSP mul_ln1118_505_fu_6601_p2.
DSP Report: Generating DSP add_ln703_453_fu_38639800_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_453_fu_38639800_p2 is absorbed into DSP add_ln703_453_fu_38639800_p2.
DSP Report: register add_ln703_453_fu_38639800_p2 is absorbed into DSP add_ln703_453_fu_38639800_p2.
DSP Report: register add_ln703_453_fu_38639800_p2 is absorbed into DSP add_ln703_453_fu_38639800_p2.
DSP Report: register add_ln703_453_fu_38639800_p2 is absorbed into DSP add_ln703_453_fu_38639800_p2.
DSP Report: register add_ln703_453_fu_38639800_p2 is absorbed into DSP add_ln703_453_fu_38639800_p2.
DSP Report: operator add_ln703_453_fu_38639800_p2 is absorbed into DSP add_ln703_453_fu_38639800_p2.
DSP Report: Generating DSP add_ln703_23_fu_38629071_p2, operation Mode is: (C:0xfffffff76400)+A2*(B:0x3ffd9).
DSP Report: register add_ln703_23_fu_38629071_p2 is absorbed into DSP add_ln703_23_fu_38629071_p2.
DSP Report: operator add_ln703_23_fu_38629071_p2 is absorbed into DSP add_ln703_23_fu_38629071_p2.
DSP Report: operator mul_ln1118_13_fu_5541_p2 is absorbed into DSP add_ln703_23_fu_38629071_p2.
DSP Report: Generating DSP add_ln703_37_reg_38698834_reg, operation Mode is: C+A2*(B:0x54).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_37_reg_38698834_reg.
DSP Report: register add_ln703_37_reg_38698834_reg is absorbed into DSP add_ln703_37_reg_38698834_reg.
DSP Report: operator add_ln703_37_fu_38629187_p2 is absorbed into DSP add_ln703_37_reg_38698834_reg.
DSP Report: operator mul_ln1118_30_fu_6673_p2 is absorbed into DSP add_ln703_37_reg_38698834_reg.
DSP Report: Generating DSP add_ln703_49_fu_38637512_p2, operation Mode is: PCIN+A''*(B:0xc4).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP add_ln703_49_fu_38637512_p2.
DSP Report: register zext_ln1118_28_reg_38698567_reg is absorbed into DSP add_ln703_49_fu_38637512_p2.
DSP Report: operator add_ln703_49_fu_38637512_p2 is absorbed into DSP add_ln703_49_fu_38637512_p2.
DSP Report: operator mul_ln1118_45_fu_6148_p2 is absorbed into DSP add_ln703_49_fu_38637512_p2.
DSP Report: Generating DSP add_ln703_431_reg_38700008_reg, operation Mode is: C+A''*(B:0x3b7).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP add_ln703_431_reg_38700008_reg.
DSP Report: register data_15_V_read_1_reg_38698444_reg is absorbed into DSP add_ln703_431_reg_38700008_reg.
DSP Report: register add_ln703_431_reg_38700008_reg is absorbed into DSP add_ln703_431_reg_38700008_reg.
DSP Report: operator add_ln703_431_fu_38639654_p2 is absorbed into DSP add_ln703_431_reg_38700008_reg.
DSP Report: operator mul_ln1118_254_fu_4742_p2 is absorbed into DSP add_ln703_431_reg_38700008_reg.
DSP Report: Generating DSP mul_ln1118_122_fu_7030_p2, operation Mode is: A''*(B:0x3fed5).
DSP Report: register mul_ln1118_122_fu_7030_p2 is absorbed into DSP mul_ln1118_122_fu_7030_p2.
DSP Report: register mul_ln1118_122_fu_7030_p2 is absorbed into DSP mul_ln1118_122_fu_7030_p2.
DSP Report: operator mul_ln1118_122_fu_7030_p2 is absorbed into DSP mul_ln1118_122_fu_7030_p2.
DSP Report: Generating DSP mul_ln1118_139_fu_7063_p2, operation Mode is: A''*(B:0x3fea3).
DSP Report: register mul_ln1118_139_fu_7063_p2 is absorbed into DSP mul_ln1118_139_fu_7063_p2.
DSP Report: register mul_ln1118_139_fu_7063_p2 is absorbed into DSP mul_ln1118_139_fu_7063_p2.
DSP Report: operator mul_ln1118_139_fu_7063_p2 is absorbed into DSP mul_ln1118_139_fu_7063_p2.
DSP Report: Generating DSP mul_ln1118_460_fu_5963_p2, operation Mode is: A''*(B:0x21e).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_460_fu_5963_p2.
DSP Report: register data_28_V_read_1_reg_38698257_reg is absorbed into DSP mul_ln1118_460_fu_5963_p2.
DSP Report: operator mul_ln1118_460_fu_5963_p2 is absorbed into DSP mul_ln1118_460_fu_5963_p2.
DSP Report: Generating DSP add_ln703_433_fu_38639660_p2, operation Mode is: PCIN+A''*(B:0x228).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP add_ln703_433_fu_38639660_p2.
DSP Report: register data_16_V_read_1_reg_38698429_reg is absorbed into DSP add_ln703_433_fu_38639660_p2.
DSP Report: operator add_ln703_433_fu_38639660_p2 is absorbed into DSP add_ln703_433_fu_38639660_p2.
DSP Report: operator mul_ln1118_270_fu_3764_p2 is absorbed into DSP add_ln703_433_fu_38639660_p2.
DSP Report: Generating DSP mul_ln1118_150_fu_7097_p2, operation Mode is: A''*(B:0x3febb).
DSP Report: register mul_ln1118_150_fu_7097_p2 is absorbed into DSP mul_ln1118_150_fu_7097_p2.
DSP Report: register mul_ln1118_150_fu_7097_p2 is absorbed into DSP mul_ln1118_150_fu_7097_p2.
DSP Report: operator mul_ln1118_150_fu_7097_p2 is absorbed into DSP mul_ln1118_150_fu_7097_p2.
DSP Report: Generating DSP mul_ln1118_168_fu_4734_p2, operation Mode is: A''*(B:0x3fed3).
DSP Report: register mul_ln1118_168_fu_4734_p2 is absorbed into DSP mul_ln1118_168_fu_4734_p2.
DSP Report: register mul_ln1118_168_fu_4734_p2 is absorbed into DSP mul_ln1118_168_fu_4734_p2.
DSP Report: operator mul_ln1118_168_fu_4734_p2 is absorbed into DSP mul_ln1118_168_fu_4734_p2.
DSP Report: Generating DSP mul_ln1118_215_fu_5254_p2, operation Mode is: A''*(B:0x3fe8d).
DSP Report: register mul_ln1118_215_fu_5254_p2 is absorbed into DSP mul_ln1118_215_fu_5254_p2.
DSP Report: register mul_ln1118_215_fu_5254_p2 is absorbed into DSP mul_ln1118_215_fu_5254_p2.
DSP Report: operator mul_ln1118_215_fu_5254_p2 is absorbed into DSP mul_ln1118_215_fu_5254_p2.
DSP Report: Generating DSP mul_ln1118_232_fu_6680_p2, operation Mode is: A''*(B:0x3ff1b).
DSP Report: register mul_ln1118_232_fu_6680_p2 is absorbed into DSP mul_ln1118_232_fu_6680_p2.
DSP Report: register mul_ln1118_232_fu_6680_p2 is absorbed into DSP mul_ln1118_232_fu_6680_p2.
DSP Report: operator mul_ln1118_232_fu_6680_p2 is absorbed into DSP mul_ln1118_232_fu_6680_p2.
DSP Report: Generating DSP mul_ln1118_67_fu_4442_p2, operation Mode is: A''*(B:0x3ff25).
DSP Report: register mul_ln1118_67_fu_4442_p2 is absorbed into DSP mul_ln1118_67_fu_4442_p2.
DSP Report: register mul_ln1118_67_fu_4442_p2 is absorbed into DSP mul_ln1118_67_fu_4442_p2.
DSP Report: operator mul_ln1118_67_fu_4442_p2 is absorbed into DSP mul_ln1118_67_fu_4442_p2.
DSP Report: Generating DSP mul_ln1118_83_fu_6794_p2, operation Mode is: A''*(B:0x3ff26).
DSP Report: register mul_ln1118_83_fu_6794_p2 is absorbed into DSP mul_ln1118_83_fu_6794_p2.
DSP Report: register mul_ln1118_83_fu_6794_p2 is absorbed into DSP mul_ln1118_83_fu_6794_p2.
DSP Report: operator mul_ln1118_83_fu_6794_p2 is absorbed into DSP mul_ln1118_83_fu_6794_p2.
DSP Report: Generating DSP mul_ln1118_39_fu_7044_p2, operation Mode is: A2*(B:0x3ff21).
DSP Report: register mul_ln1118_39_fu_7044_p2 is absorbed into DSP mul_ln1118_39_fu_7044_p2.
DSP Report: operator mul_ln1118_39_fu_7044_p2 is absorbed into DSP mul_ln1118_39_fu_7044_p2.
DSP Report: Generating DSP add_ln703_60_reg_38698854_reg, operation Mode is: C+A2*(B:0x3fef4).
DSP Report: register add_ln703_60_reg_38698854_reg is absorbed into DSP add_ln703_60_reg_38698854_reg.
DSP Report: register add_ln703_60_reg_38698854_reg is absorbed into DSP add_ln703_60_reg_38698854_reg.
DSP Report: operator add_ln703_60_fu_38629313_p2 is absorbed into DSP add_ln703_60_reg_38698854_reg.
DSP Report: operator mul_ln1118_54_fu_6814_p2 is absorbed into DSP add_ln703_60_reg_38698854_reg.
DSP Report: Generating DSP add_ln703_30_fu_38629133_p2, operation Mode is: (C:0xfffffff66000)+A2*(B:0x3ff9b).
DSP Report: register add_ln703_30_fu_38629133_p2 is absorbed into DSP add_ln703_30_fu_38629133_p2.
DSP Report: operator add_ln703_30_fu_38629133_p2 is absorbed into DSP add_ln703_30_fu_38629133_p2.
DSP Report: operator mul_ln1118_23_fu_7073_p2 is absorbed into DSP add_ln703_30_fu_38629133_p2.
DSP Report: Generating DSP add_ln703_31_reg_38698819_reg, operation Mode is: C+A2*(B:0x3fea6).
DSP Report: register add_ln703_31_reg_38698819_reg is absorbed into DSP add_ln703_31_reg_38698819_reg.
DSP Report: register add_ln703_31_reg_38698819_reg is absorbed into DSP add_ln703_31_reg_38698819_reg.
DSP Report: operator add_ln703_31_fu_38629143_p2 is absorbed into DSP add_ln703_31_reg_38698819_reg.
DSP Report: operator mul_ln1118_9_fu_7242_p2 is absorbed into DSP add_ln703_31_reg_38698819_reg.
DSP Report: Generating DSP mul_ln1118_99_fu_7005_p2, operation Mode is: A2*(B:0x3ff9f).
DSP Report: register mul_ln1118_99_fu_7005_p2 is absorbed into DSP mul_ln1118_99_fu_7005_p2.
DSP Report: operator mul_ln1118_99_fu_7005_p2 is absorbed into DSP mul_ln1118_99_fu_7005_p2.
DSP Report: Generating DSP mul_ln1118_132_fu_5869_p2, operation Mode is: A2*(B:0x3ff30).
DSP Report: register mul_ln1118_132_fu_5869_p2 is absorbed into DSP mul_ln1118_132_fu_5869_p2.
DSP Report: operator mul_ln1118_132_fu_5869_p2 is absorbed into DSP mul_ln1118_132_fu_5869_p2.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln203_27_reg_38699074_reg' and it is trimmed from '22' to '21' bits. [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24363]
DSP Report: Generating DSP mul_ln1118_889_fu_6965_p2, operation Mode is: A''*(B:0x3ff56).
DSP Report: register mul_ln1118_889_fu_6965_p2 is absorbed into DSP mul_ln1118_889_fu_6965_p2.
DSP Report: register mul_ln1118_889_fu_6965_p2 is absorbed into DSP mul_ln1118_889_fu_6965_p2.
DSP Report: operator mul_ln1118_889_fu_6965_p2 is absorbed into DSP mul_ln1118_889_fu_6965_p2.
DSP Report: Generating DSP mul_ln1118_789_fu_4906_p2, operation Mode is: A''*(B:0x3ff21).
DSP Report: register mul_ln1118_789_fu_4906_p2 is absorbed into DSP mul_ln1118_789_fu_4906_p2.
DSP Report: register mul_ln1118_789_fu_4906_p2 is absorbed into DSP mul_ln1118_789_fu_4906_p2.
DSP Report: operator mul_ln1118_789_fu_4906_p2 is absorbed into DSP mul_ln1118_789_fu_4906_p2.
DSP Report: Generating DSP mul_ln1118_396_fu_6143_p2, operation Mode is: A''*(B:0x3ff5b).
DSP Report: register mul_ln1118_396_fu_6143_p2 is absorbed into DSP mul_ln1118_396_fu_6143_p2.
DSP Report: register mul_ln1118_396_fu_6143_p2 is absorbed into DSP mul_ln1118_396_fu_6143_p2.
DSP Report: operator mul_ln1118_396_fu_6143_p2 is absorbed into DSP mul_ln1118_396_fu_6143_p2.
DSP Report: Generating DSP mul_ln1118_507_fu_7055_p2, operation Mode is: A''*(B:0x3ff1d).
DSP Report: register mul_ln1118_507_fu_7055_p2 is absorbed into DSP mul_ln1118_507_fu_7055_p2.
DSP Report: register mul_ln1118_507_fu_7055_p2 is absorbed into DSP mul_ln1118_507_fu_7055_p2.
DSP Report: operator mul_ln1118_507_fu_7055_p2 is absorbed into DSP mul_ln1118_507_fu_7055_p2.
DSP Report: Generating DSP mul_ln1118_287_fu_6404_p2, operation Mode is: A''*(B:0x3ff6c).
DSP Report: register mul_ln1118_287_fu_6404_p2 is absorbed into DSP mul_ln1118_287_fu_6404_p2.
DSP Report: register mul_ln1118_287_fu_6404_p2 is absorbed into DSP mul_ln1118_287_fu_6404_p2.
DSP Report: operator mul_ln1118_287_fu_6404_p2 is absorbed into DSP mul_ln1118_287_fu_6404_p2.
DSP Report: Generating DSP mul_ln1118_241_fu_4078_p2, operation Mode is: A2*(B:0x3ffeb).
DSP Report: register mul_ln1118_241_fu_4078_p2 is absorbed into DSP mul_ln1118_241_fu_4078_p2.
DSP Report: operator mul_ln1118_241_fu_4078_p2 is absorbed into DSP mul_ln1118_241_fu_4078_p2.
DSP Report: Generating DSP add_ln703_285_reg_38699029_reg, operation Mode is: C+A2*(B:0x79).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP add_ln703_285_reg_38699029_reg.
DSP Report: register add_ln703_285_reg_38699029_reg is absorbed into DSP add_ln703_285_reg_38699029_reg.
DSP Report: operator add_ln703_285_fu_38629917_p2 is absorbed into DSP add_ln703_285_reg_38699029_reg.
DSP Report: operator mul_ln1118_160_fu_6074_p2 is absorbed into DSP add_ln703_285_reg_38699029_reg.
DSP Report: Generating DSP mul_ln1118_209_fu_7482_p2, operation Mode is: A''*(B:0x3fe2b).
DSP Report: register mul_ln1118_209_fu_7482_p2 is absorbed into DSP mul_ln1118_209_fu_7482_p2.
DSP Report: register mul_ln1118_209_fu_7482_p2 is absorbed into DSP mul_ln1118_209_fu_7482_p2.
DSP Report: operator mul_ln1118_209_fu_7482_p2 is absorbed into DSP mul_ln1118_209_fu_7482_p2.
DSP Report: Generating DSP mul_ln1118_179_fu_4242_p2, operation Mode is: A2*(B:0x3ff52).
DSP Report: register mul_ln1118_179_fu_4242_p2 is absorbed into DSP mul_ln1118_179_fu_4242_p2.
DSP Report: operator mul_ln1118_179_fu_4242_p2 is absorbed into DSP mul_ln1118_179_fu_4242_p2.
DSP Report: Generating DSP mul_ln1118_144_fu_6287_p2, operation Mode is: A2*(B:0x3ff8a).
DSP Report: register mul_ln1118_144_fu_6287_p2 is absorbed into DSP mul_ln1118_144_fu_6287_p2.
DSP Report: operator mul_ln1118_144_fu_6287_p2 is absorbed into DSP mul_ln1118_144_fu_6287_p2.
DSP Report: Generating DSP mul_ln1118_161_fu_6540_p2, operation Mode is: A''*(B:0x3ff3a).
DSP Report: register mul_ln1118_161_fu_6540_p2 is absorbed into DSP mul_ln1118_161_fu_6540_p2.
DSP Report: register mul_ln1118_161_fu_6540_p2 is absorbed into DSP mul_ln1118_161_fu_6540_p2.
DSP Report: operator mul_ln1118_161_fu_6540_p2 is absorbed into DSP mul_ln1118_161_fu_6540_p2.
DSP Report: Generating DSP mul_ln1118_343_fu_5515_p2, operation Mode is: A''*(B:0x3ffe6).
DSP Report: register mul_ln1118_343_fu_5515_p2 is absorbed into DSP mul_ln1118_343_fu_5515_p2.
DSP Report: register mul_ln1118_343_fu_5515_p2 is absorbed into DSP mul_ln1118_343_fu_5515_p2.
DSP Report: operator mul_ln1118_343_fu_5515_p2 is absorbed into DSP mul_ln1118_343_fu_5515_p2.
DSP Report: Generating DSP mul_ln1118_156_fu_7100_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_156_fu_7100_p2 is absorbed into DSP mul_ln1118_156_fu_7100_p2.
DSP Report: register mul_ln1118_156_fu_7100_p2 is absorbed into DSP mul_ln1118_156_fu_7100_p2.
DSP Report: operator mul_ln1118_156_fu_7100_p2 is absorbed into DSP mul_ln1118_156_fu_7100_p2.
DSP Report: Generating DSP mul_ln1118_191_fu_6605_p2, operation Mode is: A''*(B:0x3ffe7).
DSP Report: register mul_ln1118_191_fu_6605_p2 is absorbed into DSP mul_ln1118_191_fu_6605_p2.
DSP Report: register mul_ln1118_191_fu_6605_p2 is absorbed into DSP mul_ln1118_191_fu_6605_p2.
DSP Report: operator mul_ln1118_191_fu_6605_p2 is absorbed into DSP mul_ln1118_191_fu_6605_p2.
DSP Report: Generating DSP mul_ln1118_259_fu_3845_p2, operation Mode is: A''*(B:0x3ff9c).
DSP Report: register mul_ln1118_259_fu_3845_p2 is absorbed into DSP mul_ln1118_259_fu_3845_p2.
DSP Report: register mul_ln1118_259_fu_3845_p2 is absorbed into DSP mul_ln1118_259_fu_3845_p2.
DSP Report: operator mul_ln1118_259_fu_3845_p2 is absorbed into DSP mul_ln1118_259_fu_3845_p2.
DSP Report: Generating DSP add_ln703_261_fu_38638659_p2, operation Mode is: C+(A2*(B:0x25))'.
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP add_ln703_261_fu_38638659_p2.
DSP Report: register mul_ln1118_276_reg_2324506_reg is absorbed into DSP add_ln703_261_fu_38638659_p2.
DSP Report: operator add_ln703_261_fu_38638659_p2 is absorbed into DSP add_ln703_261_fu_38638659_p2.
DSP Report: operator mul_ln1118_276_fu_6019_p2 is absorbed into DSP add_ln703_261_fu_38638659_p2.
DSP Report: Generating DSP add_ln703_262_fu_38638669_p2, operation Mode is: PCIN+A''*(B:0x29).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_262_fu_38638669_p2.
DSP Report: register data_12_V_read_1_reg_38698484_reg is absorbed into DSP add_ln703_262_fu_38638669_p2.
DSP Report: operator add_ln703_262_fu_38638669_p2 is absorbed into DSP add_ln703_262_fu_38638669_p2.
DSP Report: operator mul_ln1118_196_fu_7400_p2 is absorbed into DSP add_ln703_262_fu_38638669_p2.
DSP Report: Generating DSP mul_ln1118_264_fu_3851_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register mul_ln1118_264_fu_3851_p2 is absorbed into DSP mul_ln1118_264_fu_3851_p2.
DSP Report: register mul_ln1118_264_fu_3851_p2 is absorbed into DSP mul_ln1118_264_fu_3851_p2.
DSP Report: operator mul_ln1118_264_fu_3851_p2 is absorbed into DSP mul_ln1118_264_fu_3851_p2.
DSP Report: Generating DSP mul_ln1118_282_fu_6422_p2, operation Mode is: A''*(B:0x3ffaa).
DSP Report: register mul_ln1118_282_fu_6422_p2 is absorbed into DSP mul_ln1118_282_fu_6422_p2.
DSP Report: register mul_ln1118_282_fu_6422_p2 is absorbed into DSP mul_ln1118_282_fu_6422_p2.
DSP Report: operator mul_ln1118_282_fu_6422_p2 is absorbed into DSP mul_ln1118_282_fu_6422_p2.
DSP Report: Generating DSP mul_ln1118_250_fu_5429_p2, operation Mode is: A''*(B:0x3ffad).
DSP Report: register mul_ln1118_250_fu_5429_p2 is absorbed into DSP mul_ln1118_250_fu_5429_p2.
DSP Report: register mul_ln1118_250_fu_5429_p2 is absorbed into DSP mul_ln1118_250_fu_5429_p2.
DSP Report: operator mul_ln1118_250_fu_5429_p2 is absorbed into DSP mul_ln1118_250_fu_5429_p2.
DSP Report: Generating DSP mul_ln1118_217_fu_4211_p2, operation Mode is: A''*(B:0x3ffcb).
DSP Report: register mul_ln1118_217_fu_4211_p2 is absorbed into DSP mul_ln1118_217_fu_4211_p2.
DSP Report: register mul_ln1118_217_fu_4211_p2 is absorbed into DSP mul_ln1118_217_fu_4211_p2.
DSP Report: operator mul_ln1118_217_fu_4211_p2 is absorbed into DSP mul_ln1118_217_fu_4211_p2.
DSP Report: Generating DSP add_ln703_277_fu_38638749_p2, operation Mode is: C+A''*(B:0x27).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP add_ln703_277_fu_38638749_p2.
DSP Report: register data_10_V_read_1_reg_38698506_reg is absorbed into DSP add_ln703_277_fu_38638749_p2.
DSP Report: operator add_ln703_277_fu_38638749_p2 is absorbed into DSP add_ln703_277_fu_38638749_p2.
DSP Report: operator mul_ln1118_170_fu_7154_p2 is absorbed into DSP add_ln703_277_fu_38638749_p2.
DSP Report: Generating DSP mul_ln1118_186_fu_4058_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_186_fu_4058_p2 is absorbed into DSP mul_ln1118_186_fu_4058_p2.
DSP Report: register mul_ln1118_186_fu_4058_p2 is absorbed into DSP mul_ln1118_186_fu_4058_p2.
DSP Report: operator mul_ln1118_186_fu_4058_p2 is absorbed into DSP mul_ln1118_186_fu_4058_p2.
DSP Report: Generating DSP mul_ln1118_152_fu_3966_p2, operation Mode is: A''*(B:0x3ffa5).
DSP Report: register mul_ln1118_152_fu_3966_p2 is absorbed into DSP mul_ln1118_152_fu_3966_p2.
DSP Report: register mul_ln1118_152_fu_3966_p2 is absorbed into DSP mul_ln1118_152_fu_3966_p2.
DSP Report: operator mul_ln1118_152_fu_3966_p2 is absorbed into DSP mul_ln1118_152_fu_3966_p2.
DSP Report: Generating DSP mul_ln1118_190_fu_4262_p2, operation Mode is: A''*(B:0x3ffab).
DSP Report: register mul_ln1118_190_fu_4262_p2 is absorbed into DSP mul_ln1118_190_fu_4262_p2.
DSP Report: register mul_ln1118_190_fu_4262_p2 is absorbed into DSP mul_ln1118_190_fu_4262_p2.
DSP Report: operator mul_ln1118_190_fu_4262_p2 is absorbed into DSP mul_ln1118_190_fu_4262_p2.
DSP Report: Generating DSP mul_ln1118_268_fu_3855_p2, operation Mode is: A''*(B:0x3ffc5).
DSP Report: register mul_ln1118_268_fu_3855_p2 is absorbed into DSP mul_ln1118_268_fu_3855_p2.
DSP Report: register mul_ln1118_268_fu_3855_p2 is absorbed into DSP mul_ln1118_268_fu_3855_p2.
DSP Report: operator mul_ln1118_268_fu_3855_p2 is absorbed into DSP mul_ln1118_268_fu_3855_p2.
DSP Report: Generating DSP mul_ln1118_244_fu_7433_p2, operation Mode is: A2*(B:0x3ffe5).
DSP Report: register mul_ln1118_244_fu_7433_p2 is absorbed into DSP mul_ln1118_244_fu_7433_p2.
DSP Report: operator mul_ln1118_244_fu_7433_p2 is absorbed into DSP mul_ln1118_244_fu_7433_p2.
DSP Report: Generating DSP mul_ln1118_212_fu_7168_p2, operation Mode is: A''*(B:0x3feda).
DSP Report: register mul_ln1118_212_fu_7168_p2 is absorbed into DSP mul_ln1118_212_fu_7168_p2.
DSP Report: register mul_ln1118_212_fu_7168_p2 is absorbed into DSP mul_ln1118_212_fu_7168_p2.
DSP Report: operator mul_ln1118_212_fu_7168_p2 is absorbed into DSP mul_ln1118_212_fu_7168_p2.
DSP Report: Generating DSP mul_ln1118_164_fu_5054_p2, operation Mode is: A''*(B:0x3ff14).
DSP Report: register mul_ln1118_164_fu_5054_p2 is absorbed into DSP mul_ln1118_164_fu_5054_p2.
DSP Report: register mul_ln1118_164_fu_5054_p2 is absorbed into DSP mul_ln1118_164_fu_5054_p2.
DSP Report: operator mul_ln1118_164_fu_5054_p2 is absorbed into DSP mul_ln1118_164_fu_5054_p2.
DSP Report: Generating DSP mul_ln1118_181_fu_7316_p2, operation Mode is: A''*(B:0x3fec6).
DSP Report: register mul_ln1118_181_fu_7316_p2 is absorbed into DSP mul_ln1118_181_fu_7316_p2.
DSP Report: register mul_ln1118_181_fu_7316_p2 is absorbed into DSP mul_ln1118_181_fu_7316_p2.
DSP Report: operator mul_ln1118_181_fu_7316_p2 is absorbed into DSP mul_ln1118_181_fu_7316_p2.
DSP Report: Generating DSP mul_ln1118_482_fu_5533_p2, operation Mode is: A''*(B:0x3fcfa).
DSP Report: register mul_ln1118_482_fu_5533_p2 is absorbed into DSP mul_ln1118_482_fu_5533_p2.
DSP Report: register mul_ln1118_482_fu_5533_p2 is absorbed into DSP mul_ln1118_482_fu_5533_p2.
DSP Report: operator mul_ln1118_482_fu_5533_p2 is absorbed into DSP mul_ln1118_482_fu_5533_p2.
DSP Report: Generating DSP mul_ln1118_496_fu_6030_p2, operation Mode is: A''*(B:0x3fdc1).
DSP Report: register mul_ln1118_496_fu_6030_p2 is absorbed into DSP mul_ln1118_496_fu_6030_p2.
DSP Report: register mul_ln1118_496_fu_6030_p2 is absorbed into DSP mul_ln1118_496_fu_6030_p2.
DSP Report: operator mul_ln1118_496_fu_6030_p2 is absorbed into DSP mul_ln1118_496_fu_6030_p2.
DSP Report: Generating DSP mul_ln1118_635_fu_6920_p2, operation Mode is: A''*(B:0x3fa63).
DSP Report: register mul_ln1118_635_fu_6920_p2 is absorbed into DSP mul_ln1118_635_fu_6920_p2.
DSP Report: register mul_ln1118_635_fu_6920_p2 is absorbed into DSP mul_ln1118_635_fu_6920_p2.
DSP Report: operator mul_ln1118_635_fu_6920_p2 is absorbed into DSP mul_ln1118_635_fu_6920_p2.
DSP Report: Generating DSP mul_ln1118_620_fu_5551_p2, operation Mode is: A''*(B:0x3fda2).
DSP Report: register mul_ln1118_620_fu_5551_p2 is absorbed into DSP mul_ln1118_620_fu_5551_p2.
DSP Report: register mul_ln1118_620_fu_5551_p2 is absorbed into DSP mul_ln1118_620_fu_5551_p2.
DSP Report: operator mul_ln1118_620_fu_5551_p2 is absorbed into DSP mul_ln1118_620_fu_5551_p2.
DSP Report: Generating DSP mul_ln1118_666_fu_6282_p2, operation Mode is: A''*(B:0x3fea5).
DSP Report: register mul_ln1118_666_fu_6282_p2 is absorbed into DSP mul_ln1118_666_fu_6282_p2.
DSP Report: register mul_ln1118_666_fu_6282_p2 is absorbed into DSP mul_ln1118_666_fu_6282_p2.
DSP Report: operator mul_ln1118_666_fu_6282_p2 is absorbed into DSP mul_ln1118_666_fu_6282_p2.
DSP Report: Generating DSP mul_ln1118_866_fu_3813_p2, operation Mode is: A''*(B:0x3fe7c).
DSP Report: register mul_ln1118_866_fu_3813_p2 is absorbed into DSP mul_ln1118_866_fu_3813_p2.
DSP Report: register mul_ln1118_866_fu_3813_p2 is absorbed into DSP mul_ln1118_866_fu_3813_p2.
DSP Report: operator mul_ln1118_866_fu_3813_p2 is absorbed into DSP mul_ln1118_866_fu_3813_p2.
DSP Report: Generating DSP mul_ln1118_466_fu_4444_p2, operation Mode is: A''*(B:0x3fbf2).
DSP Report: register mul_ln1118_466_fu_4444_p2 is absorbed into DSP mul_ln1118_466_fu_4444_p2.
DSP Report: register mul_ln1118_466_fu_4444_p2 is absorbed into DSP mul_ln1118_466_fu_4444_p2.
DSP Report: operator mul_ln1118_466_fu_4444_p2 is absorbed into DSP mul_ln1118_466_fu_4444_p2.
DSP Report: Generating DSP mul_ln1118_2230_fu_4571_p2, operation Mode is: A''*(B:0x3fdf9).
DSP Report: register mul_ln1118_2230_fu_4571_p2 is absorbed into DSP mul_ln1118_2230_fu_4571_p2.
DSP Report: register mul_ln1118_2230_fu_4571_p2 is absorbed into DSP mul_ln1118_2230_fu_4571_p2.
DSP Report: operator mul_ln1118_2230_fu_4571_p2 is absorbed into DSP mul_ln1118_2230_fu_4571_p2.
DSP Report: Generating DSP mul_ln1118_2760_fu_7480_p2, operation Mode is: A''*(B:0x3fd27).
DSP Report: register mul_ln1118_2760_fu_7480_p2 is absorbed into DSP mul_ln1118_2760_fu_7480_p2.
DSP Report: register mul_ln1118_2760_fu_7480_p2 is absorbed into DSP mul_ln1118_2760_fu_7480_p2.
DSP Report: operator mul_ln1118_2760_fu_7480_p2 is absorbed into DSP mul_ln1118_2760_fu_7480_p2.
DSP Report: Generating DSP mul_ln1118_247_fu_3929_p2, operation Mode is: A''*(B:0x3ff3e).
DSP Report: register mul_ln1118_247_fu_3929_p2 is absorbed into DSP mul_ln1118_247_fu_3929_p2.
DSP Report: register mul_ln1118_247_fu_3929_p2 is absorbed into DSP mul_ln1118_247_fu_3929_p2.
DSP Report: operator mul_ln1118_247_fu_3929_p2 is absorbed into DSP mul_ln1118_247_fu_3929_p2.
DSP Report: Generating DSP mul_ln1118_409_fu_6343_p2, operation Mode is: A''*(B:0x3ff2f).
DSP Report: register mul_ln1118_409_fu_6343_p2 is absorbed into DSP mul_ln1118_409_fu_6343_p2.
DSP Report: register mul_ln1118_409_fu_6343_p2 is absorbed into DSP mul_ln1118_409_fu_6343_p2.
DSP Report: operator mul_ln1118_409_fu_6343_p2 is absorbed into DSP mul_ln1118_409_fu_6343_p2.
DSP Report: Generating DSP mul_ln1118_295_fu_6258_p2, operation Mode is: A''*(B:0x3ffa1).
DSP Report: register mul_ln1118_295_fu_6258_p2 is absorbed into DSP mul_ln1118_295_fu_6258_p2.
DSP Report: register mul_ln1118_295_fu_6258_p2 is absorbed into DSP mul_ln1118_295_fu_6258_p2.
DSP Report: operator mul_ln1118_295_fu_6258_p2 is absorbed into DSP mul_ln1118_295_fu_6258_p2.
DSP Report: Generating DSP mul_ln1118_1534_fu_3716_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_1534_fu_3716_p2 is absorbed into DSP mul_ln1118_1534_fu_3716_p2.
DSP Report: register mul_ln1118_1534_fu_3716_p2 is absorbed into DSP mul_ln1118_1534_fu_3716_p2.
DSP Report: operator mul_ln1118_1534_fu_3716_p2 is absorbed into DSP mul_ln1118_1534_fu_3716_p2.
DSP Report: Generating DSP mul_ln1118_565_fu_6259_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_565_fu_6259_p2 is absorbed into DSP mul_ln1118_565_fu_6259_p2.
DSP Report: register mul_ln1118_565_fu_6259_p2 is absorbed into DSP mul_ln1118_565_fu_6259_p2.
DSP Report: operator mul_ln1118_565_fu_6259_p2 is absorbed into DSP mul_ln1118_565_fu_6259_p2.
DSP Report: Generating DSP mul_ln1118_2834_fu_5088_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_2834_fu_5088_p2 is absorbed into DSP mul_ln1118_2834_fu_5088_p2.
DSP Report: register mul_ln1118_2834_fu_5088_p2 is absorbed into DSP mul_ln1118_2834_fu_5088_p2.
DSP Report: operator mul_ln1118_2834_fu_5088_p2 is absorbed into DSP mul_ln1118_2834_fu_5088_p2.
DSP Report: Generating DSP mul_ln1118_2516_fu_7397_p2, operation Mode is: A''*(B:0x3ffca).
DSP Report: register mul_ln1118_2516_fu_7397_p2 is absorbed into DSP mul_ln1118_2516_fu_7397_p2.
DSP Report: register mul_ln1118_2516_fu_7397_p2 is absorbed into DSP mul_ln1118_2516_fu_7397_p2.
DSP Report: operator mul_ln1118_2516_fu_7397_p2 is absorbed into DSP mul_ln1118_2516_fu_7397_p2.
DSP Report: Generating DSP mul_ln1118_2533_fu_7469_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_2533_fu_7469_p2 is absorbed into DSP mul_ln1118_2533_fu_7469_p2.
DSP Report: register mul_ln1118_2533_fu_7469_p2 is absorbed into DSP mul_ln1118_2533_fu_7469_p2.
DSP Report: operator mul_ln1118_2533_fu_7469_p2 is absorbed into DSP mul_ln1118_2533_fu_7469_p2.
DSP Report: Generating DSP mul_ln1118_2682_fu_5420_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_2682_fu_5420_p2 is absorbed into DSP mul_ln1118_2682_fu_5420_p2.
DSP Report: register mul_ln1118_2682_fu_5420_p2 is absorbed into DSP mul_ln1118_2682_fu_5420_p2.
DSP Report: operator mul_ln1118_2682_fu_5420_p2 is absorbed into DSP mul_ln1118_2682_fu_5420_p2.
DSP Report: Generating DSP mul_ln1118_2749_fu_3833_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_2749_fu_3833_p2 is absorbed into DSP mul_ln1118_2749_fu_3833_p2.
DSP Report: register mul_ln1118_2749_fu_3833_p2 is absorbed into DSP mul_ln1118_2749_fu_3833_p2.
DSP Report: operator mul_ln1118_2749_fu_3833_p2 is absorbed into DSP mul_ln1118_2749_fu_3833_p2.
DSP Report: Generating DSP mul_ln1118_2024_fu_6706_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_2024_fu_6706_p2 is absorbed into DSP mul_ln1118_2024_fu_6706_p2.
DSP Report: register mul_ln1118_2024_fu_6706_p2 is absorbed into DSP mul_ln1118_2024_fu_6706_p2.
DSP Report: operator mul_ln1118_2024_fu_6706_p2 is absorbed into DSP mul_ln1118_2024_fu_6706_p2.
DSP Report: Generating DSP add_ln703_3736_fu_38686836_p2, operation Mode is: C+A''*(B:0x5e).
DSP Report: register data_170_V_read_1_reg_38696181_reg is absorbed into DSP add_ln703_3736_fu_38686836_p2.
DSP Report: register data_170_V_read_1_reg_38696181_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3736_fu_38686836_p2.
DSP Report: operator add_ln703_3736_fu_38686836_p2 is absorbed into DSP add_ln703_3736_fu_38686836_p2.
DSP Report: operator mul_ln1118_2597_fu_4189_p2 is absorbed into DSP add_ln703_3736_fu_38686836_p2.
DSP Report: Generating DSP mul_ln1118_2396_fu_3955_p2, operation Mode is: A''*(B:0x43).
DSP Report: register data_157_V_read_1_reg_38696382_reg is absorbed into DSP mul_ln1118_2396_fu_3955_p2.
DSP Report: register data_157_V_read_1_reg_38696382_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2396_fu_3955_p2.
DSP Report: operator mul_ln1118_2396_fu_3955_p2 is absorbed into DSP mul_ln1118_2396_fu_3955_p2.
DSP Report: Generating DSP add_ln703_3735_fu_38686826_p2, operation Mode is: PCIN+A''*(B:0x4c).
DSP Report: register data_142_V_read_1_reg_38696601_reg is absorbed into DSP add_ln703_3735_fu_38686826_p2.
DSP Report: register data_142_V_read_1_reg_38696601_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3735_fu_38686826_p2.
DSP Report: operator add_ln703_3735_fu_38686826_p2 is absorbed into DSP add_ln703_3735_fu_38686826_p2.
DSP Report: operator mul_ln1118_2156_fu_6899_p2 is absorbed into DSP add_ln703_3735_fu_38686826_p2.
DSP Report: Generating DSP mul_ln1118_1374_fu_4838_p2, operation Mode is: A''*(B:0x3ffad).
DSP Report: register mul_ln1118_1374_fu_4838_p2 is absorbed into DSP mul_ln1118_1374_fu_4838_p2.
DSP Report: register mul_ln1118_1374_fu_4838_p2 is absorbed into DSP mul_ln1118_1374_fu_4838_p2.
DSP Report: operator mul_ln1118_1374_fu_4838_p2 is absorbed into DSP mul_ln1118_1374_fu_4838_p2.
DSP Report: Generating DSP mul_ln1118_2022_fu_6223_p2, operation Mode is: A''*(B:0x3ff93).
DSP Report: register mul_ln1118_2022_fu_6223_p2 is absorbed into DSP mul_ln1118_2022_fu_6223_p2.
DSP Report: register mul_ln1118_2022_fu_6223_p2 is absorbed into DSP mul_ln1118_2022_fu_6223_p2.
DSP Report: operator mul_ln1118_2022_fu_6223_p2 is absorbed into DSP mul_ln1118_2022_fu_6223_p2.
DSP Report: Generating DSP mul_ln1118_2038_fu_4411_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_2038_fu_4411_p2 is absorbed into DSP mul_ln1118_2038_fu_4411_p2.
DSP Report: register mul_ln1118_2038_fu_4411_p2 is absorbed into DSP mul_ln1118_2038_fu_4411_p2.
DSP Report: operator mul_ln1118_2038_fu_4411_p2 is absorbed into DSP mul_ln1118_2038_fu_4411_p2.
DSP Report: Generating DSP mul_ln1118_1881_fu_5288_p2, operation Mode is: A''*(B:0x3ff8a).
DSP Report: register mul_ln1118_1881_fu_5288_p2 is absorbed into DSP mul_ln1118_1881_fu_5288_p2.
DSP Report: register mul_ln1118_1881_fu_5288_p2 is absorbed into DSP mul_ln1118_1881_fu_5288_p2.
DSP Report: operator mul_ln1118_1881_fu_5288_p2 is absorbed into DSP mul_ln1118_1881_fu_5288_p2.
DSP Report: Generating DSP mul_ln1118_1792_fu_4632_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_1792_fu_4632_p2 is absorbed into DSP mul_ln1118_1792_fu_4632_p2.
DSP Report: register mul_ln1118_1792_fu_4632_p2 is absorbed into DSP mul_ln1118_1792_fu_4632_p2.
DSP Report: operator mul_ln1118_1792_fu_4632_p2 is absorbed into DSP mul_ln1118_1792_fu_4632_p2.
DSP Report: Generating DSP mul_ln1118_1836_fu_5163_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_1836_fu_5163_p2 is absorbed into DSP mul_ln1118_1836_fu_5163_p2.
DSP Report: register mul_ln1118_1836_fu_5163_p2 is absorbed into DSP mul_ln1118_1836_fu_5163_p2.
DSP Report: operator mul_ln1118_1836_fu_5163_p2 is absorbed into DSP mul_ln1118_1836_fu_5163_p2.
DSP Report: Generating DSP mul_ln1118_1779_fu_6433_p2, operation Mode is: A''*(B:0x3ff8d).
DSP Report: register mul_ln1118_1779_fu_6433_p2 is absorbed into DSP mul_ln1118_1779_fu_6433_p2.
DSP Report: register mul_ln1118_1779_fu_6433_p2 is absorbed into DSP mul_ln1118_1779_fu_6433_p2.
DSP Report: operator mul_ln1118_1779_fu_6433_p2 is absorbed into DSP mul_ln1118_1779_fu_6433_p2.
DSP Report: Generating DSP mul_ln1118_2470_fu_4249_p2, operation Mode is: A''*(B:0xe5).
DSP Report: register data_162_V_read_1_reg_38696304_reg is absorbed into DSP mul_ln1118_2470_fu_4249_p2.
DSP Report: register data_162_V_read_1_reg_38696304_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2470_fu_4249_p2.
DSP Report: operator mul_ln1118_2470_fu_4249_p2 is absorbed into DSP mul_ln1118_2470_fu_4249_p2.
DSP Report: Generating DSP add_ln703_3858_fu_38687686_p2, operation Mode is: PCIN+A''*(B:0xa8).
DSP Report: register data_151_V_read_1_reg_38696474_reg is absorbed into DSP add_ln703_3858_fu_38687686_p2.
DSP Report: register data_151_V_read_1_reg_38696474_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3858_fu_38687686_p2.
DSP Report: operator add_ln703_3858_fu_38687686_p2 is absorbed into DSP add_ln703_3858_fu_38687686_p2.
DSP Report: operator mul_ln1118_2303_fu_6062_p2 is absorbed into DSP add_ln703_3858_fu_38687686_p2.
DSP Report: Generating DSP add_ln703_3858_fu_38687686_p2, operation Mode is: PCIN+A''*(B:0xed).
DSP Report: register data_149_V_read_1_reg_38696506_reg is absorbed into DSP add_ln703_3858_fu_38687686_p2.
DSP Report: register data_149_V_read_1_reg_38696506_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3858_fu_38687686_p2.
DSP Report: operator add_ln703_3858_fu_38687686_p2 is absorbed into DSP add_ln703_3858_fu_38687686_p2.
DSP Report: operator mul_ln1118_2272_fu_5246_p2 is absorbed into DSP add_ln703_3858_fu_38687686_p2.
DSP Report: Generating DSP add_ln703_3858_reg_38704213_reg, operation Mode is: PCIN+A''*(B:0xe7).
DSP Report: register data_159_V_read_1_reg_38696350_reg is absorbed into DSP add_ln703_3858_reg_38704213_reg.
DSP Report: register data_159_V_read_1_reg_38696350_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3858_reg_38704213_reg.
DSP Report: register add_ln703_3858_reg_38704213_reg is absorbed into DSP add_ln703_3858_reg_38704213_reg.
DSP Report: operator add_ln703_3858_fu_38687686_p2 is absorbed into DSP add_ln703_3858_reg_38704213_reg.
DSP Report: operator mul_ln1118_2425_fu_4512_p2 is absorbed into DSP add_ln703_3858_reg_38704213_reg.
DSP Report: Generating DSP mul_ln1118_2041_fu_7306_p2, operation Mode is: A''*(B:0xc4).
DSP Report: register data_135_V_read_1_reg_38696697_reg is absorbed into DSP mul_ln1118_2041_fu_7306_p2.
DSP Report: register data_135_V_read_1_reg_38696697_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2041_fu_7306_p2.
DSP Report: operator mul_ln1118_2041_fu_7306_p2 is absorbed into DSP mul_ln1118_2041_fu_7306_p2.
DSP Report: Generating DSP add_ln703_3851_fu_38687634_p2, operation Mode is: PCIN+A''*(B:0x96).
DSP Report: register data_129_V_read_1_reg_38696782_reg is absorbed into DSP add_ln703_3851_fu_38687634_p2.
DSP Report: register data_129_V_read_1_reg_38696782_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3851_fu_38687634_p2.
DSP Report: operator add_ln703_3851_fu_38687634_p2 is absorbed into DSP add_ln703_3851_fu_38687634_p2.
DSP Report: operator mul_ln1118_1954_fu_6837_p2 is absorbed into DSP add_ln703_3851_fu_38687634_p2.
DSP Report: Generating DSP add_ln703_3851_fu_38687634_p2, operation Mode is: PCIN+A''*(B:0x8a).
DSP Report: register data_128_V_read_1_reg_38696799_reg is absorbed into DSP add_ln703_3851_fu_38687634_p2.
DSP Report: register data_128_V_read_1_reg_38696799_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3851_fu_38687634_p2.
DSP Report: operator add_ln703_3851_fu_38687634_p2 is absorbed into DSP add_ln703_3851_fu_38687634_p2.
DSP Report: operator mul_ln1118_1944_fu_4273_p2 is absorbed into DSP add_ln703_3851_fu_38687634_p2.
DSP Report: Generating DSP add_ln703_3851_reg_38704203_reg, operation Mode is: PCIN+A''*(B:0x8d).
DSP Report: register data_131_V_read_1_reg_38696755_reg is absorbed into DSP add_ln703_3851_reg_38704203_reg.
DSP Report: register data_131_V_read_1_reg_38696755_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3851_reg_38704203_reg.
DSP Report: register add_ln703_3851_reg_38704203_reg is absorbed into DSP add_ln703_3851_reg_38704203_reg.
DSP Report: operator add_ln703_3851_fu_38687634_p2 is absorbed into DSP add_ln703_3851_reg_38704203_reg.
DSP Report: operator mul_ln1118_1984_fu_6875_p2 is absorbed into DSP add_ln703_3851_reg_38704203_reg.
DSP Report: Generating DSP mul_ln1118_2238_fu_5277_p2, operation Mode is: A''*(B:0xa6).
DSP Report: register data_147_V_read_1_reg_38696535_reg is absorbed into DSP mul_ln1118_2238_fu_5277_p2.
DSP Report: register data_147_V_read_1_reg_38696535_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2238_fu_5277_p2.
DSP Report: operator mul_ln1118_2238_fu_5277_p2 is absorbed into DSP mul_ln1118_2238_fu_5277_p2.
DSP Report: Generating DSP add_ln703_3855_fu_38687660_p2, operation Mode is: PCIN+A''*(B:0xda).
DSP Report: register data_144_V_read_1_reg_38696575_reg is absorbed into DSP add_ln703_3855_fu_38687660_p2.
DSP Report: register data_144_V_read_1_reg_38696575_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3855_fu_38687660_p2.
DSP Report: operator add_ln703_3855_fu_38687660_p2 is absorbed into DSP add_ln703_3855_fu_38687660_p2.
DSP Report: operator mul_ln1118_2191_fu_6370_p2 is absorbed into DSP add_ln703_3855_fu_38687660_p2.
DSP Report: Generating DSP add_ln703_3855_fu_38687660_p2, operation Mode is: PCIN+A''*(B:0xa6).
DSP Report: register data_142_V_read_1_reg_38696601_reg is absorbed into DSP add_ln703_3855_fu_38687660_p2.
DSP Report: register data_142_V_read_1_reg_38696601_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3855_fu_38687660_p2.
DSP Report: operator add_ln703_3855_fu_38687660_p2 is absorbed into DSP add_ln703_3855_fu_38687660_p2.
DSP Report: operator mul_ln1118_2157_fu_6984_p2 is absorbed into DSP add_ln703_3855_fu_38687660_p2.
DSP Report: Generating DSP add_ln703_3855_reg_38704208_reg, operation Mode is: PCIN+A''*(B:0xd4).
DSP Report: register data_146_V_read_1_reg_38696548_reg is absorbed into DSP add_ln703_3855_reg_38704208_reg.
DSP Report: register data_146_V_read_1_reg_38696548_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3855_reg_38704208_reg.
DSP Report: register add_ln703_3855_reg_38704208_reg is absorbed into DSP add_ln703_3855_reg_38704208_reg.
DSP Report: operator add_ln703_3855_fu_38687660_p2 is absorbed into DSP add_ln703_3855_reg_38704208_reg.
DSP Report: operator mul_ln1118_2223_fu_3933_p2 is absorbed into DSP add_ln703_3855_reg_38704208_reg.
DSP Report: Generating DSP mul_ln1118_1843_fu_4501_p2, operation Mode is: A''*(B:0xbc).
DSP Report: register data_122_V_read_1_reg_38696886_reg is absorbed into DSP mul_ln1118_1843_fu_4501_p2.
DSP Report: register data_122_V_read_1_reg_38696886_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1843_fu_4501_p2.
DSP Report: operator mul_ln1118_1843_fu_4501_p2 is absorbed into DSP mul_ln1118_1843_fu_4501_p2.
DSP Report: Generating DSP add_ln703_3848_fu_38687608_p2, operation Mode is: C+A''*(B:0xac).
DSP Report: register data_113_V_read_1_reg_38697020_reg is absorbed into DSP add_ln703_3848_fu_38687608_p2.
DSP Report: register data_113_V_read_1_reg_38697020_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3848_fu_38687608_p2.
DSP Report: operator add_ln703_3848_fu_38687608_p2 is absorbed into DSP add_ln703_3848_fu_38687608_p2.
DSP Report: operator mul_ln1118_1717_fu_4260_p2 is absorbed into DSP add_ln703_3848_fu_38687608_p2.
DSP Report: Generating DSP add_ln703_3848_fu_38687608_p2, operation Mode is: PCIN+A''*(B:0x8f).
DSP Report: register data_100_V_read_1_reg_38697213_reg is absorbed into DSP add_ln703_3848_fu_38687608_p2.
DSP Report: register data_100_V_read_1_reg_38697213_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3848_fu_38687608_p2.
DSP Report: operator add_ln703_3848_fu_38687608_p2 is absorbed into DSP add_ln703_3848_fu_38687608_p2.
DSP Report: operator mul_ln1118_1526_fu_7104_p2 is absorbed into DSP add_ln703_3848_fu_38687608_p2.
DSP Report: Generating DSP add_ln703_3848_reg_38704198_reg, operation Mode is: PCIN+A''*(B:0x9c).
DSP Report: register data_114_V_read_1_reg_38697004_reg is absorbed into DSP add_ln703_3848_reg_38704198_reg.
DSP Report: register data_114_V_read_1_reg_38697004_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3848_reg_38704198_reg.
DSP Report: register add_ln703_3848_reg_38704198_reg is absorbed into DSP add_ln703_3848_reg_38704198_reg.
DSP Report: operator add_ln703_3848_fu_38687608_p2 is absorbed into DSP add_ln703_3848_reg_38704198_reg.
DSP Report: operator mul_ln1118_1732_fu_7317_p2 is absorbed into DSP add_ln703_3848_reg_38704198_reg.
DSP Report: Generating DSP mul_ln1118_1783_fu_6780_p2, operation Mode is: A''*(B:0x10d).
DSP Report: register data_118_V_read_1_reg_38696948_reg is absorbed into DSP mul_ln1118_1783_fu_6780_p2.
DSP Report: register data_118_V_read_1_reg_38696948_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1783_fu_6780_p2.
DSP Report: operator mul_ln1118_1783_fu_6780_p2 is absorbed into DSP mul_ln1118_1783_fu_6780_p2.
DSP Report: Generating DSP add_ln703_2885_fu_38681580_p2, operation Mode is: PCIN+A''*(B:0x124).
DSP Report: register data_88_V_read_1_reg_38697392_reg is absorbed into DSP add_ln703_2885_fu_38681580_p2.
DSP Report: register data_88_V_read_1_reg_38697392_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2885_fu_38681580_p2.
DSP Report: operator add_ln703_2885_fu_38681580_p2 is absorbed into DSP add_ln703_2885_fu_38681580_p2.
DSP Report: operator mul_ln1118_1343_fu_4180_p2 is absorbed into DSP add_ln703_2885_fu_38681580_p2.
DSP Report: Generating DSP add_ln703_2885_reg_38703103_reg, operation Mode is: PCIN+A''*(B:0x124).
DSP Report: register data_117_V_read_1_reg_38696963_reg is absorbed into DSP add_ln703_2885_reg_38703103_reg.
DSP Report: register data_117_V_read_1_reg_38696963_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2885_reg_38703103_reg.
DSP Report: register add_ln703_2885_reg_38703103_reg is absorbed into DSP add_ln703_2885_reg_38703103_reg.
DSP Report: operator add_ln703_2885_fu_38681580_p2 is absorbed into DSP add_ln703_2885_reg_38703103_reg.
DSP Report: operator mul_ln1118_1769_fu_4308_p2 is absorbed into DSP add_ln703_2885_reg_38703103_reg.
DSP Report: Generating DSP mul_ln1118_1546_fu_7447_p2, operation Mode is: A''*(B:0xd4).
DSP Report: register data_102_V_read_1_reg_38697181_reg is absorbed into DSP mul_ln1118_1546_fu_7447_p2.
DSP Report: register data_102_V_read_1_reg_38697181_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1546_fu_7447_p2.
DSP Report: operator mul_ln1118_1546_fu_7447_p2 is absorbed into DSP mul_ln1118_1546_fu_7447_p2.
DSP Report: Generating DSP add_ln703_2905_fu_38681716_p2, operation Mode is: PCIN+A''*(B:0xa9).
DSP Report: register data_93_V_read_1_reg_38697319_reg is absorbed into DSP add_ln703_2905_fu_38681716_p2.
DSP Report: register data_93_V_read_1_reg_38697319_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2905_fu_38681716_p2.
DSP Report: operator add_ln703_2905_fu_38681716_p2 is absorbed into DSP add_ln703_2905_fu_38681716_p2.
DSP Report: operator mul_ln1118_1406_fu_4994_p2 is absorbed into DSP add_ln703_2905_fu_38681716_p2.
DSP Report: Generating DSP add_ln703_2905_fu_38681716_p2, operation Mode is: PCIN+A''*(B:0x85).
DSP Report: register data_90_V_read_1_reg_38697359_reg is absorbed into DSP add_ln703_2905_fu_38681716_p2.
DSP Report: register data_90_V_read_1_reg_38697359_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2905_fu_38681716_p2.
DSP Report: operator add_ln703_2905_fu_38681716_p2 is absorbed into DSP add_ln703_2905_fu_38681716_p2.
DSP Report: operator mul_ln1118_1368_fu_6751_p2 is absorbed into DSP add_ln703_2905_fu_38681716_p2.
DSP Report: Generating DSP add_ln703_2905_reg_38703133_reg, operation Mode is: PCIN+A''*(B:0x97).
DSP Report: register data_100_V_read_1_reg_38697213_reg is absorbed into DSP add_ln703_2905_reg_38703133_reg.
DSP Report: register data_100_V_read_1_reg_38697213_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2905_reg_38703133_reg.
DSP Report: register add_ln703_2905_reg_38703133_reg is absorbed into DSP add_ln703_2905_reg_38703133_reg.
DSP Report: operator add_ln703_2905_fu_38681716_p2 is absorbed into DSP add_ln703_2905_reg_38703133_reg.
DSP Report: operator mul_ln1118_1514_fu_5516_p2 is absorbed into DSP add_ln703_2905_reg_38703133_reg.
DSP Report: Generating DSP mul_ln1118_1436_fu_5403_p2, operation Mode is: A''*(B:0xcf).
DSP Report: register data_95_V_read_1_reg_38697287_reg is absorbed into DSP mul_ln1118_1436_fu_5403_p2.
DSP Report: register data_95_V_read_1_reg_38697287_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1436_fu_5403_p2.
DSP Report: operator mul_ln1118_1436_fu_5403_p2 is absorbed into DSP mul_ln1118_1436_fu_5403_p2.
DSP Report: Generating DSP add_ln703_2663_fu_38680164_p2, operation Mode is: PCIN+A''*(B:0xcc).
DSP Report: register data_81_V_read_1_reg_38697480_reg is absorbed into DSP add_ln703_2663_fu_38680164_p2.
DSP Report: register data_81_V_read_1_reg_38697480_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2663_fu_38680164_p2.
DSP Report: operator add_ln703_2663_fu_38680164_p2 is absorbed into DSP add_ln703_2663_fu_38680164_p2.
DSP Report: operator mul_ln1118_1222_fu_7029_p2 is absorbed into DSP add_ln703_2663_fu_38680164_p2.
DSP Report: Generating DSP add_ln703_2663_fu_38680164_p2, operation Mode is: PCIN+A''*(B:0x8d).
DSP Report: register data_79_V_read_1_reg_38697508_reg is absorbed into DSP add_ln703_2663_fu_38680164_p2.
DSP Report: register data_79_V_read_1_reg_38697508_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2663_fu_38680164_p2.
DSP Report: operator add_ln703_2663_fu_38680164_p2 is absorbed into DSP add_ln703_2663_fu_38680164_p2.
DSP Report: operator mul_ln1118_1195_fu_4780_p2 is absorbed into DSP add_ln703_2663_fu_38680164_p2.
DSP Report: Generating DSP add_ln703_2663_reg_38702853_reg, operation Mode is: PCIN+A''*(B:0xab).
DSP Report: register data_87_V_read_1_reg_38697403_reg is absorbed into DSP add_ln703_2663_reg_38702853_reg.
DSP Report: register data_87_V_read_1_reg_38697403_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2663_reg_38702853_reg.
DSP Report: register add_ln703_2663_reg_38702853_reg is absorbed into DSP add_ln703_2663_reg_38702853_reg.
DSP Report: operator add_ln703_2663_fu_38680164_p2 is absorbed into DSP add_ln703_2663_reg_38702853_reg.
DSP Report: operator mul_ln1118_1327_fu_4373_p2 is absorbed into DSP add_ln703_2663_reg_38702853_reg.
DSP Report: Generating DSP mul_ln1118_1341_fu_5165_p2, operation Mode is: A''*(B:0x29).
DSP Report: register data_88_V_read_1_reg_38697392_reg is absorbed into DSP mul_ln1118_1341_fu_5165_p2.
DSP Report: register zext_ln1118_1238_reg_38699669_reg is absorbed into DSP mul_ln1118_1341_fu_5165_p2.
DSP Report: operator mul_ln1118_1341_fu_5165_p2 is absorbed into DSP mul_ln1118_1341_fu_5165_p2.
DSP Report: Generating DSP add_ln703_2819_fu_38681152_p2, operation Mode is: PCIN+A''*(B:0x2f).
DSP Report: register data_86_V_read_1_reg_38697419_reg is absorbed into DSP add_ln703_2819_fu_38681152_p2.
DSP Report: register data_86_V_read_1_reg_38697419_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2819_fu_38681152_p2.
DSP Report: operator add_ln703_2819_fu_38681152_p2 is absorbed into DSP add_ln703_2819_fu_38681152_p2.
DSP Report: operator mul_ln1118_1309_fu_5454_p2 is absorbed into DSP add_ln703_2819_fu_38681152_p2.
DSP Report: Generating DSP mul_ln1118_1223_fu_4461_p2, operation Mode is: A''*(B:0x3a).
DSP Report: register data_81_V_read_1_reg_38697480_reg is absorbed into DSP mul_ln1118_1223_fu_4461_p2.
DSP Report: register data_81_V_read_1_reg_38697480_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1223_fu_4461_p2.
DSP Report: operator mul_ln1118_1223_fu_4461_p2 is absorbed into DSP mul_ln1118_1223_fu_4461_p2.
DSP Report: Generating DSP add_ln703_2818_fu_38681142_p2, operation Mode is: C+A''*(B:0x3ffc5).
DSP Report: register add_ln703_2818_fu_38681142_p2 is absorbed into DSP add_ln703_2818_fu_38681142_p2.
DSP Report: register add_ln703_2818_fu_38681142_p2 is absorbed into DSP add_ln703_2818_fu_38681142_p2.
DSP Report: operator add_ln703_2818_fu_38681142_p2 is absorbed into DSP add_ln703_2818_fu_38681142_p2.
DSP Report: operator mul_ln1118_2736_fu_6955_p2 is absorbed into DSP add_ln703_2818_fu_38681142_p2.
DSP Report: Generating DSP mul_ln1118_2506_fu_3888_p2, operation Mode is: A''*(B:0x213).
DSP Report: register data_165_V_read_1_reg_38696258_reg is absorbed into DSP mul_ln1118_2506_fu_3888_p2.
DSP Report: register data_165_V_read_1_reg_38696258_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2506_fu_3888_p2.
DSP Report: operator mul_ln1118_2506_fu_3888_p2 is absorbed into DSP mul_ln1118_2506_fu_3888_p2.
DSP Report: Generating DSP add_ln703_2310_fu_38677978_p2, operation Mode is: PCIN+A''*(B:0x366).
DSP Report: register data_152_V_read_1_reg_38696457_reg is absorbed into DSP add_ln703_2310_fu_38677978_p2.
DSP Report: register data_152_V_read_1_reg_38696457_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2310_fu_38677978_p2.
DSP Report: operator add_ln703_2310_fu_38677978_p2 is absorbed into DSP add_ln703_2310_fu_38677978_p2.
DSP Report: operator mul_ln1118_2308_fu_6502_p2 is absorbed into DSP add_ln703_2310_fu_38677978_p2.
DSP Report: Generating DSP add_ln703_2310_fu_38677978_p2, operation Mode is: PCIN+A''*(B:0x2a0).
DSP Report: register data_138_V_read_1_reg_38696656_reg is absorbed into DSP add_ln703_2310_fu_38677978_p2.
DSP Report: register data_138_V_read_1_reg_38696656_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2310_fu_38677978_p2.
DSP Report: operator add_ln703_2310_fu_38677978_p2 is absorbed into DSP add_ln703_2310_fu_38677978_p2.
DSP Report: operator mul_ln1118_2078_fu_7551_p2 is absorbed into DSP add_ln703_2310_fu_38677978_p2.
DSP Report: Generating DSP add_ln703_2310_reg_38702418_reg, operation Mode is: PCIN+A''*(B:0x2b3).
DSP Report: register data_164_V_read_1_reg_38696274_reg is absorbed into DSP add_ln703_2310_reg_38702418_reg.
DSP Report: register data_164_V_read_1_reg_38696274_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2310_reg_38702418_reg.
DSP Report: register add_ln703_2310_reg_38702418_reg is absorbed into DSP add_ln703_2310_reg_38702418_reg.
DSP Report: operator add_ln703_2310_fu_38677978_p2 is absorbed into DSP add_ln703_2310_reg_38702418_reg.
DSP Report: operator mul_ln1118_2490_fu_4517_p2 is absorbed into DSP add_ln703_2310_reg_38702418_reg.
DSP Report: Generating DSP mul_ln1118_2144_fu_5843_p2, operation Mode is: A''*(B:0x3ff5e).
DSP Report: register mul_ln1118_2144_fu_5843_p2 is absorbed into DSP mul_ln1118_2144_fu_5843_p2.
DSP Report: register mul_ln1118_2144_fu_5843_p2 is absorbed into DSP mul_ln1118_2144_fu_5843_p2.
DSP Report: operator mul_ln1118_2144_fu_5843_p2 is absorbed into DSP mul_ln1118_2144_fu_5843_p2.
DSP Report: Generating DSP mul_ln1118_2062_fu_4801_p2, operation Mode is: A''*(B:0x12f).
DSP Report: register data_137_V_read_1_reg_38696673_reg is absorbed into DSP mul_ln1118_2062_fu_4801_p2.
DSP Report: register data_137_V_read_1_reg_38696673_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2062_fu_4801_p2.
DSP Report: operator mul_ln1118_2062_fu_4801_p2 is absorbed into DSP mul_ln1118_2062_fu_4801_p2.
DSP Report: Generating DSP add_ln703_2322_fu_38678058_p2, operation Mode is: PCIN+A''*(B:0x165).
DSP Report: register data_128_V_read_1_reg_38696799_reg is absorbed into DSP add_ln703_2322_fu_38678058_p2.
DSP Report: register data_128_V_read_1_reg_38696799_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2322_fu_38678058_p2.
DSP Report: operator add_ln703_2322_fu_38678058_p2 is absorbed into DSP add_ln703_2322_fu_38678058_p2.
DSP Report: operator mul_ln1118_1934_fu_7382_p2 is absorbed into DSP add_ln703_2322_fu_38678058_p2.
DSP Report: Generating DSP add_ln703_2322_fu_38678058_p2, operation Mode is: PCIN+A''*(B:0x1db).
DSP Report: register data_124_V_read_1_reg_38696854_reg is absorbed into DSP add_ln703_2322_fu_38678058_p2.
DSP Report: register data_124_V_read_1_reg_38696854_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2322_fu_38678058_p2.
DSP Report: operator add_ln703_2322_fu_38678058_p2 is absorbed into DSP add_ln703_2322_fu_38678058_p2.
DSP Report: operator mul_ln1118_1871_fu_4982_p2 is absorbed into DSP add_ln703_2322_fu_38678058_p2.
DSP Report: Generating DSP add_ln703_2322_fu_38678058_p2, operation Mode is: PCIN+A''*(B:0x1c8).
DSP Report: register data_143_V_read_1_reg_38696586_reg is absorbed into DSP add_ln703_2322_fu_38678058_p2.
DSP Report: register data_143_V_read_1_reg_38696586_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2322_fu_38678058_p2.
DSP Report: operator add_ln703_2322_fu_38678058_p2 is absorbed into DSP add_ln703_2322_fu_38678058_p2.
DSP Report: operator mul_ln1118_2162_fu_4767_p2 is absorbed into DSP add_ln703_2322_fu_38678058_p2.
DSP Report: Generating DSP add_ln703_2322_fu_38678058_p2, operation Mode is: PCIN+A''*(B:0x1ba).
DSP Report: register data_139_V_read_1_reg_38696643_reg is absorbed into DSP add_ln703_2322_fu_38678058_p2.
DSP Report: register data_139_V_read_1_reg_38696643_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2322_fu_38678058_p2.
DSP Report: operator add_ln703_2322_fu_38678058_p2 is absorbed into DSP add_ln703_2322_fu_38678058_p2.
DSP Report: operator mul_ln1118_2093_fu_7544_p2 is absorbed into DSP add_ln703_2322_fu_38678058_p2.
DSP Report: Generating DSP mul_ln1118_1581_fu_4131_p2, operation Mode is: A''*(B:0x3ff56).
DSP Report: register mul_ln1118_1581_fu_4131_p2 is absorbed into DSP mul_ln1118_1581_fu_4131_p2.
DSP Report: register mul_ln1118_1581_fu_4131_p2 is absorbed into DSP mul_ln1118_1581_fu_4131_p2.
DSP Report: operator mul_ln1118_1581_fu_4131_p2 is absorbed into DSP mul_ln1118_1581_fu_4131_p2.
DSP Report: Generating DSP mul_ln1118_1622_fu_5301_p2, operation Mode is: A''*(B:0x3ff75).
DSP Report: register mul_ln1118_1622_fu_5301_p2 is absorbed into DSP mul_ln1118_1622_fu_5301_p2.
DSP Report: register mul_ln1118_1622_fu_5301_p2 is absorbed into DSP mul_ln1118_1622_fu_5301_p2.
DSP Report: operator mul_ln1118_1622_fu_5301_p2 is absorbed into DSP mul_ln1118_1622_fu_5301_p2.
DSP Report: Generating DSP mul_ln1118_1504_fu_5503_p2, operation Mode is: A''*(B:0x3ff37).
DSP Report: register mul_ln1118_1504_fu_5503_p2 is absorbed into DSP mul_ln1118_1504_fu_5503_p2.
DSP Report: register mul_ln1118_1504_fu_5503_p2 is absorbed into DSP mul_ln1118_1504_fu_5503_p2.
DSP Report: operator mul_ln1118_1504_fu_5503_p2 is absorbed into DSP mul_ln1118_1504_fu_5503_p2.
DSP Report: Generating DSP mul_ln1118_2769_fu_5574_p2, operation Mode is: A''*(B:0x167).
DSP Report: register data_181_V_read_1_reg_38696030_reg is absorbed into DSP mul_ln1118_2769_fu_5574_p2.
DSP Report: register data_181_V_read_1_reg_38696030_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2769_fu_5574_p2.
DSP Report: operator mul_ln1118_2769_fu_5574_p2 is absorbed into DSP mul_ln1118_2769_fu_5574_p2.
DSP Report: Generating DSP add_ln703_2495_fu_38679148_p2, operation Mode is: PCIN+A''*(B:0x1b2).
DSP Report: register data_172_V_read_1_reg_38696155_reg is absorbed into DSP add_ln703_2495_fu_38679148_p2.
DSP Report: register data_172_V_read_1_reg_38696155_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2495_fu_38679148_p2.
DSP Report: operator add_ln703_2495_fu_38679148_p2 is absorbed into DSP add_ln703_2495_fu_38679148_p2.
DSP Report: operator mul_ln1118_2617_fu_6028_p2 is absorbed into DSP add_ln703_2495_fu_38679148_p2.
DSP Report: Generating DSP add_ln703_2495_reg_38702643_reg, operation Mode is: PCIN+A''*(B:0x141).
DSP Report: register data_177_V_read_1_reg_38696085_reg is absorbed into DSP add_ln703_2495_reg_38702643_reg.
DSP Report: register data_177_V_read_1_reg_38696085_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2495_reg_38702643_reg.
DSP Report: register add_ln703_2495_reg_38702643_reg is absorbed into DSP add_ln703_2495_reg_38702643_reg.
DSP Report: operator add_ln703_2495_fu_38679148_p2 is absorbed into DSP add_ln703_2495_reg_38702643_reg.
DSP Report: operator mul_ln1118_2700_fu_5681_p2 is absorbed into DSP add_ln703_2495_reg_38702643_reg.
DSP Report: Generating DSP mul_ln1118_2549_fu_4887_p2, operation Mode is: A''*(B:0x128).
DSP Report: register data_168_V_read_1_reg_38696211_reg is absorbed into DSP mul_ln1118_2549_fu_4887_p2.
DSP Report: register data_168_V_read_1_reg_38696211_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2549_fu_4887_p2.
DSP Report: operator mul_ln1118_2549_fu_4887_p2 is absorbed into DSP mul_ln1118_2549_fu_4887_p2.
DSP Report: Generating DSP add_ln703_2493_fu_38679132_p2, operation Mode is: PCIN+A''*(B:0x1b0).
DSP Report: register data_155_V_read_1_reg_38696410_reg is absorbed into DSP add_ln703_2493_fu_38679132_p2.
DSP Report: register data_155_V_read_1_reg_38696410_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2493_fu_38679132_p2.
DSP Report: operator add_ln703_2493_fu_38679132_p2 is absorbed into DSP add_ln703_2493_fu_38679132_p2.
DSP Report: operator mul_ln1118_2349_fu_6912_p2 is absorbed into DSP add_ln703_2493_fu_38679132_p2.
DSP Report: Generating DSP add_ln703_2493_reg_38702638_reg, operation Mode is: PCIN+A''*(B:0x165).
DSP Report: register data_156_V_read_1_reg_38696396_reg is absorbed into DSP add_ln703_2493_reg_38702638_reg.
DSP Report: register data_156_V_read_1_reg_38696396_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2493_reg_38702638_reg.
DSP Report: register add_ln703_2493_reg_38702638_reg is absorbed into DSP add_ln703_2493_reg_38702638_reg.
DSP Report: operator add_ln703_2493_fu_38679132_p2 is absorbed into DSP add_ln703_2493_reg_38702638_reg.
DSP Report: operator mul_ln1118_2365_fu_6570_p2 is absorbed into DSP add_ln703_2493_reg_38702638_reg.
DSP Report: Generating DSP mul_ln1118_2437_fu_5178_p2, operation Mode is: A''*(B:0x6e).
DSP Report: register data_160_V_read_1_reg_38696333_reg is absorbed into DSP mul_ln1118_2437_fu_5178_p2.
DSP Report: register data_160_V_read_1_reg_38696333_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2437_fu_5178_p2.
DSP Report: operator mul_ln1118_2437_fu_5178_p2 is absorbed into DSP mul_ln1118_2437_fu_5178_p2.
DSP Report: Generating DSP add_ln703_3454_fu_38685097_p2, operation Mode is: PCIN+A''*(B:0x66).
DSP Report: register data_150_V_read_1_reg_38696490_reg is absorbed into DSP add_ln703_3454_fu_38685097_p2.
DSP Report: register data_150_V_read_1_reg_38696490_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3454_fu_38685097_p2.
DSP Report: operator add_ln703_3454_fu_38685097_p2 is absorbed into DSP add_ln703_3454_fu_38685097_p2.
DSP Report: operator mul_ln1118_2284_fu_6986_p2 is absorbed into DSP add_ln703_3454_fu_38685097_p2.
DSP Report: Generating DSP add_ln703_3454_fu_38685097_p2, operation Mode is: PCIN+A''*(B:0x5b).
DSP Report: register data_147_V_read_1_reg_38696535_reg is absorbed into DSP add_ln703_3454_fu_38685097_p2.
DSP Report: register data_147_V_read_1_reg_38696535_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3454_fu_38685097_p2.
DSP Report: operator add_ln703_3454_fu_38685097_p2 is absorbed into DSP add_ln703_3454_fu_38685097_p2.
DSP Report: operator mul_ln1118_2233_fu_6170_p2 is absorbed into DSP add_ln703_3454_fu_38685097_p2.
DSP Report: Generating DSP add_ln703_3454_reg_38703783_reg, operation Mode is: PCIN+A''*(B:0x51).
DSP Report: register data_157_V_read_1_reg_38696382_reg is absorbed into DSP add_ln703_3454_reg_38703783_reg.
DSP Report: register data_157_V_read_1_reg_38696382_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3454_reg_38703783_reg.
DSP Report: register add_ln703_3454_reg_38703783_reg is absorbed into DSP add_ln703_3454_reg_38703783_reg.
DSP Report: operator add_ln703_3454_fu_38685097_p2 is absorbed into DSP add_ln703_3454_reg_38703783_reg.
DSP Report: operator mul_ln1118_2393_fu_5031_p2 is absorbed into DSP add_ln703_3454_reg_38703783_reg.
DSP Report: Generating DSP mul_ln1118_2849_fu_7569_p2, operation Mode is: A''*(B:0x3ffb1).
DSP Report: register mul_ln1118_2849_fu_7569_p2 is absorbed into DSP mul_ln1118_2849_fu_7569_p2.
DSP Report: register mul_ln1118_2849_fu_7569_p2 is absorbed into DSP mul_ln1118_2849_fu_7569_p2.
DSP Report: operator mul_ln1118_2849_fu_7569_p2 is absorbed into DSP mul_ln1118_2849_fu_7569_p2.
DSP Report: Generating DSP mul_ln1118_2021_fu_6222_p2, operation Mode is: A''*(B:0x5a).
DSP Report: register data_134_V_read_1_reg_38696710_reg is absorbed into DSP mul_ln1118_2021_fu_6222_p2.
DSP Report: register data_134_V_read_1_reg_38696710_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2021_fu_6222_p2.
DSP Report: operator mul_ln1118_2021_fu_6222_p2 is absorbed into DSP mul_ln1118_2021_fu_6222_p2.
DSP Report: Generating DSP add_ln703_3451_fu_38685071_p2, operation Mode is: PCIN+A''*(B:0x52).
DSP Report: register data_145_V_read_1_reg_38696560_reg is absorbed into DSP add_ln703_3451_fu_38685071_p2.
DSP Report: register data_145_V_read_1_reg_38696560_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3451_fu_38685071_p2.
DSP Report: operator add_ln703_3451_fu_38685071_p2 is absorbed into DSP add_ln703_3451_fu_38685071_p2.
DSP Report: operator mul_ln1118_2205_fu_6597_p2 is absorbed into DSP add_ln703_3451_fu_38685071_p2.
DSP Report: Generating DSP mul_ln1118_2879_fu_6443_p2, operation Mode is: A''*(B:0x3ff83).
DSP Report: register mul_ln1118_2879_fu_6443_p2 is absorbed into DSP mul_ln1118_2879_fu_6443_p2.
DSP Report: register mul_ln1118_2879_fu_6443_p2 is absorbed into DSP mul_ln1118_2879_fu_6443_p2.
DSP Report: operator mul_ln1118_2879_fu_6443_p2 is absorbed into DSP mul_ln1118_2879_fu_6443_p2.
DSP Report: Generating DSP mul_ln1118_2037_fu_5867_p2, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_ln1118_2037_fu_5867_p2 is absorbed into DSP mul_ln1118_2037_fu_5867_p2.
DSP Report: register mul_ln1118_2037_fu_5867_p2 is absorbed into DSP mul_ln1118_2037_fu_5867_p2.
DSP Report: operator mul_ln1118_2037_fu_5867_p2 is absorbed into DSP mul_ln1118_2037_fu_5867_p2.
DSP Report: Generating DSP mul_ln1118_2118_fu_5250_p2, operation Mode is: A''*(B:0x17).
DSP Report: register data_140_V_read_1_reg_38696628_reg is absorbed into DSP mul_ln1118_2118_fu_5250_p2.
DSP Report: register data_140_V_read_1_reg_38696628_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2118_fu_5250_p2.
DSP Report: operator mul_ln1118_2118_fu_5250_p2 is absorbed into DSP mul_ln1118_2118_fu_5250_p2.
DSP Report: Generating DSP add_ln703_3466_fu_38685171_p2, operation Mode is: PCIN+A''*(B:0x1a).
DSP Report: register data_155_V_read_1_reg_38696410_reg is absorbed into DSP add_ln703_3466_fu_38685171_p2.
DSP Report: register data_155_V_read_1_reg_38696410_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3466_fu_38685171_p2.
DSP Report: operator add_ln703_3466_fu_38685171_p2 is absorbed into DSP add_ln703_3466_fu_38685171_p2.
DSP Report: operator mul_ln1118_2361_fu_5876_p2 is absorbed into DSP add_ln703_3466_fu_38685171_p2.
DSP Report: Generating DSP mul_ln1118_2327_fu_5241_p2, operation Mode is: A''*(B:0x3ffd1).
DSP Report: register mul_ln1118_2327_fu_5241_p2 is absorbed into DSP mul_ln1118_2327_fu_5241_p2.
DSP Report: register mul_ln1118_2327_fu_5241_p2 is absorbed into DSP mul_ln1118_2327_fu_5241_p2.
DSP Report: operator mul_ln1118_2327_fu_5241_p2 is absorbed into DSP mul_ln1118_2327_fu_5241_p2.
DSP Report: Generating DSP mul_ln1118_2378_fu_5093_p2, operation Mode is: A''*(B:0x3ffd7).
DSP Report: register mul_ln1118_2378_fu_5093_p2 is absorbed into DSP mul_ln1118_2378_fu_5093_p2.
DSP Report: register mul_ln1118_2378_fu_5093_p2 is absorbed into DSP mul_ln1118_2378_fu_5093_p2.
DSP Report: operator mul_ln1118_2378_fu_5093_p2 is absorbed into DSP mul_ln1118_2378_fu_5093_p2.
DSP Report: Generating DSP add_ln703_3457_fu_38685103_p2, operation Mode is: C+A''*(B:0x63).
DSP Report: register data_162_V_read_1_reg_38696304_reg is absorbed into DSP add_ln703_3457_fu_38685103_p2.
DSP Report: register data_162_V_read_1_reg_38696304_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3457_fu_38685103_p2.
DSP Report: operator add_ln703_3457_fu_38685103_p2 is absorbed into DSP add_ln703_3457_fu_38685103_p2.
DSP Report: operator mul_ln1118_2467_fu_6651_p2 is absorbed into DSP add_ln703_3457_fu_38685103_p2.
DSP Report: Generating DSP mul_ln1118_2101_fu_4633_p2, operation Mode is: A''*(B:0x3ff9f).
DSP Report: register mul_ln1118_2101_fu_4633_p2 is absorbed into DSP mul_ln1118_2101_fu_4633_p2.
DSP Report: register mul_ln1118_2101_fu_4633_p2 is absorbed into DSP mul_ln1118_2101_fu_4633_p2.
DSP Report: operator mul_ln1118_2101_fu_4633_p2 is absorbed into DSP mul_ln1118_2101_fu_4633_p2.
DSP Report: Generating DSP mul_ln1118_2746_fu_7568_p2, operation Mode is: A''*(B:0x8e).
DSP Report: register data_179_V_read_1_reg_38696059_reg is absorbed into DSP mul_ln1118_2746_fu_7568_p2.
DSP Report: register data_179_V_read_1_reg_38696059_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2746_fu_7568_p2.
DSP Report: operator mul_ln1118_2746_fu_7568_p2 is absorbed into DSP mul_ln1118_2746_fu_7568_p2.
DSP Report: Generating DSP add_ln703_3445_fu_38685029_p2, operation Mode is: PCIN+A''*(B:0xef).
DSP Report: register data_178_V_read_1_reg_38696072_reg is absorbed into DSP add_ln703_3445_fu_38685029_p2.
DSP Report: register data_178_V_read_1_reg_38696072_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3445_fu_38685029_p2.
DSP Report: operator add_ln703_3445_fu_38685029_p2 is absorbed into DSP add_ln703_3445_fu_38685029_p2.
DSP Report: operator mul_ln1118_2729_fu_5220_p2 is absorbed into DSP add_ln703_3445_fu_38685029_p2.
DSP Report: Generating DSP mul_ln1118_2712_fu_7067_p2, operation Mode is: A''*(B:0xeb).
DSP Report: register data_177_V_read_1_reg_38696085_reg is absorbed into DSP mul_ln1118_2712_fu_7067_p2.
DSP Report: register data_177_V_read_1_reg_38696085_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2712_fu_7067_p2.
DSP Report: operator mul_ln1118_2712_fu_7067_p2 is absorbed into DSP mul_ln1118_2712_fu_7067_p2.
DSP Report: Generating DSP add_ln703_3444_fu_38685023_p2, operation Mode is: PCIN+A''*(B:0xf2).
DSP Report: register data_175_V_read_1_reg_38696114_reg is absorbed into DSP add_ln703_3444_fu_38685023_p2.
DSP Report: register data_175_V_read_1_reg_38696114_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3444_fu_38685023_p2.
DSP Report: operator add_ln703_3444_fu_38685023_p2 is absorbed into DSP add_ln703_3444_fu_38685023_p2.
DSP Report: operator mul_ln1118_2679_fu_6491_p2 is absorbed into DSP add_ln703_3444_fu_38685023_p2.
DSP Report: Generating DSP add_ln703_3444_fu_38685023_p2, operation Mode is: PCIN+A''*(B:0xad).
DSP Report: register data_174_V_read_1_reg_38696126_reg is absorbed into DSP add_ln703_3444_fu_38685023_p2.
DSP Report: register data_174_V_read_1_reg_38696126_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3444_fu_38685023_p2.
DSP Report: operator add_ln703_3444_fu_38685023_p2 is absorbed into DSP add_ln703_3444_fu_38685023_p2.
DSP Report: operator mul_ln1118_2662_fu_6366_p2 is absorbed into DSP add_ln703_3444_fu_38685023_p2.
DSP Report: Generating DSP add_ln703_3444_reg_38703768_reg, operation Mode is: PCIN+A''*(B:0xb5).
DSP Report: register data_176_V_read_1_reg_38696100_reg is absorbed into DSP add_ln703_3444_reg_38703768_reg.
DSP Report: register data_176_V_read_1_reg_38696100_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3444_reg_38703768_reg.
DSP Report: register add_ln703_3444_reg_38703768_reg is absorbed into DSP add_ln703_3444_reg_38703768_reg.
DSP Report: operator add_ln703_3444_fu_38685023_p2 is absorbed into DSP add_ln703_3444_reg_38703768_reg.
DSP Report: operator mul_ln1118_2696_fu_6649_p2 is absorbed into DSP add_ln703_3444_reg_38703768_reg.
DSP Report: Generating DSP mul_ln1118_2612_fu_6903_p2, operation Mode is: A''*(B:0xd6).
DSP Report: register data_171_V_read_1_reg_38696167_reg is absorbed into DSP mul_ln1118_2612_fu_6903_p2.
DSP Report: register data_171_V_read_1_reg_38696167_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2612_fu_6903_p2.
DSP Report: operator mul_ln1118_2612_fu_6903_p2 is absorbed into DSP mul_ln1118_2612_fu_6903_p2.
DSP Report: Generating DSP add_ln703_3438_fu_38684997_p2, operation Mode is: PCIN+A''*(B:0x86).
DSP Report: register data_161_V_read_1_reg_38696319_reg is absorbed into DSP add_ln703_3438_fu_38684997_p2.
DSP Report: register data_161_V_read_1_reg_38696319_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3438_fu_38684997_p2.
DSP Report: operator add_ln703_3438_fu_38684997_p2 is absorbed into DSP add_ln703_3438_fu_38684997_p2.
DSP Report: operator mul_ln1118_2452_fu_6710_p2 is absorbed into DSP add_ln703_3438_fu_38684997_p2.
DSP Report: Generating DSP add_ln703_3438_fu_38684997_p2, operation Mode is: PCIN+A''*(B:0xca).
DSP Report: register data_149_V_read_1_reg_38696506_reg is absorbed into DSP add_ln703_3438_fu_38684997_p2.
DSP Report: register data_149_V_read_1_reg_38696506_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3438_fu_38684997_p2.
DSP Report: operator add_ln703_3438_fu_38684997_p2 is absorbed into DSP add_ln703_3438_fu_38684997_p2.
DSP Report: operator mul_ln1118_2268_fu_6963_p2 is absorbed into DSP add_ln703_3438_fu_38684997_p2.
DSP Report: Generating DSP add_ln703_3438_fu_38684997_p2, operation Mode is: PCIN+A''*(B:0xdd).
DSP Report: register data_173_V_read_1_reg_38696142_reg is absorbed into DSP add_ln703_3438_fu_38684997_p2.
DSP Report: register data_173_V_read_1_reg_38696142_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3438_fu_38684997_p2.
DSP Report: operator add_ln703_3438_fu_38684997_p2 is absorbed into DSP add_ln703_3438_fu_38684997_p2.
DSP Report: operator mul_ln1118_2646_fu_6555_p2 is absorbed into DSP add_ln703_3438_fu_38684997_p2.
DSP Report: Generating DSP add_ln703_3438_reg_38703763_reg, operation Mode is: PCIN+A''*(B:0xf4).
DSP Report: register data_172_V_read_1_reg_38696155_reg is absorbed into DSP add_ln703_3438_reg_38703763_reg.
DSP Report: register data_172_V_read_1_reg_38696155_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3438_reg_38703763_reg.
DSP Report: register add_ln703_3438_reg_38703763_reg is absorbed into DSP add_ln703_3438_reg_38703763_reg.
DSP Report: operator add_ln703_3438_fu_38684997_p2 is absorbed into DSP add_ln703_3438_reg_38703763_reg.
DSP Report: operator mul_ln1118_2630_fu_5236_p2 is absorbed into DSP add_ln703_3438_reg_38703763_reg.
DSP Report: Generating DSP mul_ln1118_2250_fu_6823_p2, operation Mode is: A''*(B:0x92).
DSP Report: register data_148_V_read_1_reg_38696520_reg is absorbed into DSP mul_ln1118_2250_fu_6823_p2.
DSP Report: register data_148_V_read_1_reg_38696520_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2250_fu_6823_p2.
DSP Report: operator mul_ln1118_2250_fu_6823_p2 is absorbed into DSP mul_ln1118_2250_fu_6823_p2.
DSP Report: Generating DSP add_ln703_3434_fu_38684965_p2, operation Mode is: PCIN+A''*(B:0xb1).
DSP Report: register data_143_V_read_1_reg_38696586_reg is absorbed into DSP add_ln703_3434_fu_38684965_p2.
DSP Report: register data_143_V_read_1_reg_38696586_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3434_fu_38684965_p2.
DSP Report: operator add_ln703_3434_fu_38684965_p2 is absorbed into DSP add_ln703_3434_fu_38684965_p2.
DSP Report: operator mul_ln1118_2169_fu_4088_p2 is absorbed into DSP add_ln703_3434_fu_38684965_p2.
DSP Report: Generating DSP add_ln703_3434_fu_38684965_p2, operation Mode is: PCIN+A''*(B:0xd4).
DSP Report: register data_142_V_read_1_reg_38696601_reg is absorbed into DSP add_ln703_3434_fu_38684965_p2.
DSP Report: register data_142_V_read_1_reg_38696601_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3434_fu_38684965_p2.
DSP Report: operator add_ln703_3434_fu_38684965_p2 is absorbed into DSP add_ln703_3434_fu_38684965_p2.
DSP Report: operator mul_ln1118_2153_fu_3954_p2 is absorbed into DSP add_ln703_3434_fu_38684965_p2.
DSP Report: Generating DSP add_ln703_3434_reg_38703758_reg, operation Mode is: PCIN+A''*(B:0x98).
DSP Report: register data_144_V_read_1_reg_38696575_reg is absorbed into DSP add_ln703_3434_reg_38703758_reg.
DSP Report: register data_144_V_read_1_reg_38696575_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3434_reg_38703758_reg.
DSP Report: register add_ln703_3434_reg_38703758_reg is absorbed into DSP add_ln703_3434_reg_38703758_reg.
DSP Report: operator add_ln703_3434_fu_38684965_p2 is absorbed into DSP add_ln703_3434_reg_38703758_reg.
DSP Report: operator mul_ln1118_2186_fu_6275_p2 is absorbed into DSP add_ln703_3434_reg_38703758_reg.
DSP Report: Generating DSP mul_ln1118_2831_fu_7494_p2, operation Mode is: A''*(B:0x3ff19).
DSP Report: register mul_ln1118_2831_fu_7494_p2 is absorbed into DSP mul_ln1118_2831_fu_7494_p2.
DSP Report: register mul_ln1118_2831_fu_7494_p2 is absorbed into DSP mul_ln1118_2831_fu_7494_p2.
DSP Report: operator mul_ln1118_2831_fu_7494_p2 is absorbed into DSP mul_ln1118_2831_fu_7494_p2.
DSP Report: Generating DSP mul_ln1118_2926_fu_5421_p2, operation Mode is: A''*(B:0x3ff14).
DSP Report: register mul_ln1118_2926_fu_5421_p2 is absorbed into DSP mul_ln1118_2926_fu_5421_p2.
DSP Report: register mul_ln1118_2926_fu_5421_p2 is absorbed into DSP mul_ln1118_2926_fu_5421_p2.
DSP Report: operator mul_ln1118_2926_fu_5421_p2 is absorbed into DSP mul_ln1118_2926_fu_5421_p2.
DSP Report: Generating DSP mul_ln1118_2482_fu_4506_p2, operation Mode is: A''*(B:0x3ff67).
DSP Report: register mul_ln1118_2482_fu_4506_p2 is absorbed into DSP mul_ln1118_2482_fu_4506_p2.
DSP Report: register mul_ln1118_2482_fu_4506_p2 is absorbed into DSP mul_ln1118_2482_fu_4506_p2.
DSP Report: operator mul_ln1118_2482_fu_4506_p2 is absorbed into DSP mul_ln1118_2482_fu_4506_p2.
DSP Report: Generating DSP mul_ln1118_2779_fu_6453_p2, operation Mode is: A''*(B:0x3ff5a).
DSP Report: register mul_ln1118_2779_fu_6453_p2 is absorbed into DSP mul_ln1118_2779_fu_6453_p2.
DSP Report: register mul_ln1118_2779_fu_6453_p2 is absorbed into DSP mul_ln1118_2779_fu_6453_p2.
DSP Report: operator mul_ln1118_2779_fu_6453_p2 is absorbed into DSP mul_ln1118_2779_fu_6453_p2.
DSP Report: Generating DSP mul_ln1118_2053_fu_6603_p2, operation Mode is: A''*(B:0xb3).
DSP Report: register data_136_V_read_1_reg_38696686_reg is absorbed into DSP mul_ln1118_2053_fu_6603_p2.
DSP Report: register data_136_V_read_1_reg_38696686_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2053_fu_6603_p2.
DSP Report: operator mul_ln1118_2053_fu_6603_p2 is absorbed into DSP mul_ln1118_2053_fu_6603_p2.
DSP Report: Generating DSP add_ln703_3429_fu_38684923_p2, operation Mode is: PCIN+A''*(B:0x89).
DSP Report: register data_133_V_read_1_reg_38696724_reg is absorbed into DSP add_ln703_3429_fu_38684923_p2.
DSP Report: register data_133_V_read_1_reg_38696724_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3429_fu_38684923_p2.
DSP Report: operator add_ln703_3429_fu_38684923_p2 is absorbed into DSP add_ln703_3429_fu_38684923_p2.
DSP Report: operator mul_ln1118_2009_fu_3806_p2 is absorbed into DSP add_ln703_3429_fu_38684923_p2.
DSP Report: Generating DSP mul_ln1118_1995_fu_3891_p2, operation Mode is: A''*(B:0xea).
DSP Report: register data_132_V_read_1_reg_38696739_reg is absorbed into DSP mul_ln1118_1995_fu_3891_p2.
DSP Report: register data_132_V_read_1_reg_38696739_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1995_fu_3891_p2.
DSP Report: operator mul_ln1118_1995_fu_3891_p2 is absorbed into DSP mul_ln1118_1995_fu_3891_p2.
DSP Report: Generating DSP add_ln703_3428_fu_38684913_p2, operation Mode is: C+A''*(B:0x3ff41).
DSP Report: register add_ln703_3428_fu_38684913_p2 is absorbed into DSP add_ln703_3428_fu_38684913_p2.
DSP Report: register add_ln703_3428_fu_38684913_p2 is absorbed into DSP add_ln703_3428_fu_38684913_p2.
DSP Report: operator add_ln703_3428_fu_38684913_p2 is absorbed into DSP add_ln703_3428_fu_38684913_p2.
DSP Report: operator mul_ln1118_2943_fu_4747_p2 is absorbed into DSP add_ln703_3428_fu_38684913_p2.
DSP Report: Generating DSP mul_ln1118_1983_fu_6789_p2, operation Mode is: A''*(B:0x3ff9c).
DSP Report: register mul_ln1118_1983_fu_6789_p2 is absorbed into DSP mul_ln1118_1983_fu_6789_p2.
DSP Report: register mul_ln1118_1983_fu_6789_p2 is absorbed into DSP mul_ln1118_1983_fu_6789_p2.
DSP Report: operator mul_ln1118_1983_fu_6789_p2 is absorbed into DSP mul_ln1118_1983_fu_6789_p2.
DSP Report: Generating DSP mul_ln1118_1287_fu_7359_p2, operation Mode is: A''*(B:0x3ffc5).
DSP Report: register mul_ln1118_1287_fu_7359_p2 is absorbed into DSP mul_ln1118_1287_fu_7359_p2.
DSP Report: register mul_ln1118_1287_fu_7359_p2 is absorbed into DSP mul_ln1118_1287_fu_7359_p2.
DSP Report: operator mul_ln1118_1287_fu_7359_p2 is absorbed into DSP mul_ln1118_1287_fu_7359_p2.
DSP Report: Generating DSP add_ln703_1612_fu_38673576_p2, operation Mode is: C+A''*(B:0x5b).
DSP Report: register data_126_V_read_1_reg_38696827_reg is absorbed into DSP add_ln703_1612_fu_38673576_p2.
DSP Report: register data_126_V_read_1_reg_38696827_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1612_fu_38673576_p2.
DSP Report: operator add_ln703_1612_fu_38673576_p2 is absorbed into DSP add_ln703_1612_fu_38673576_p2.
DSP Report: operator mul_ln1118_1916_fu_7177_p2 is absorbed into DSP add_ln703_1612_fu_38673576_p2.
DSP Report: Generating DSP mul_ln1118_1822_fu_6006_p2, operation Mode is: A''*(B:0x3ff92).
DSP Report: register mul_ln1118_1822_fu_6006_p2 is absorbed into DSP mul_ln1118_1822_fu_6006_p2.
DSP Report: register mul_ln1118_1822_fu_6006_p2 is absorbed into DSP mul_ln1118_1822_fu_6006_p2.
DSP Report: operator mul_ln1118_1822_fu_6006_p2 is absorbed into DSP mul_ln1118_1822_fu_6006_p2.
DSP Report: Generating DSP mul_ln1118_1323_fu_3996_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_1323_fu_3996_p2 is absorbed into DSP mul_ln1118_1323_fu_3996_p2.
DSP Report: register mul_ln1118_1323_fu_3996_p2 is absorbed into DSP mul_ln1118_1323_fu_3996_p2.
DSP Report: operator mul_ln1118_1323_fu_3996_p2 is absorbed into DSP mul_ln1118_1323_fu_3996_p2.
DSP Report: Generating DSP mul_ln1118_1555_fu_6856_p2, operation Mode is: A''*(B:0x3ffa4).
DSP Report: register mul_ln1118_1555_fu_6856_p2 is absorbed into DSP mul_ln1118_1555_fu_6856_p2.
DSP Report: register mul_ln1118_1555_fu_6856_p2 is absorbed into DSP mul_ln1118_1555_fu_6856_p2.
DSP Report: operator mul_ln1118_1555_fu_6856_p2 is absorbed into DSP mul_ln1118_1555_fu_6856_p2.
DSP Report: Generating DSP mul_ln1118_1391_fu_5000_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_1391_fu_5000_p2 is absorbed into DSP mul_ln1118_1391_fu_5000_p2.
DSP Report: register mul_ln1118_1391_fu_5000_p2 is absorbed into DSP mul_ln1118_1391_fu_5000_p2.
DSP Report: operator mul_ln1118_1391_fu_5000_p2 is absorbed into DSP mul_ln1118_1391_fu_5000_p2.
DSP Report: Generating DSP mul_ln1118_1507_fu_4770_p2, operation Mode is: A''*(B:0x3ffab).
DSP Report: register mul_ln1118_1507_fu_4770_p2 is absorbed into DSP mul_ln1118_1507_fu_4770_p2.
DSP Report: register mul_ln1118_1507_fu_4770_p2 is absorbed into DSP mul_ln1118_1507_fu_4770_p2.
DSP Report: operator mul_ln1118_1507_fu_4770_p2 is absorbed into DSP mul_ln1118_1507_fu_4770_p2.
DSP Report: Generating DSP mul_ln1118_2888_fu_4496_p2, operation Mode is: A''*(B:0x2f).
DSP Report: register data_188_V_read_1_reg_38695930_reg is absorbed into DSP mul_ln1118_2888_fu_4496_p2.
DSP Report: register data_188_V_read_1_reg_38695930_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2888_fu_4496_p2.
DSP Report: operator mul_ln1118_2888_fu_4496_p2 is absorbed into DSP mul_ln1118_2888_fu_4496_p2.
DSP Report: Generating DSP add_ln703_2355_fu_38678270_p2, operation Mode is: PCIN+A''*(B:0x39).
DSP Report: register data_134_V_read_1_reg_38696710_reg is absorbed into DSP add_ln703_2355_fu_38678270_p2.
DSP Report: register data_134_V_read_1_reg_38696710_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2355_fu_38678270_p2.
DSP Report: operator add_ln703_2355_fu_38678270_p2 is absorbed into DSP add_ln703_2355_fu_38678270_p2.
DSP Report: operator mul_ln1118_2017_fu_5803_p2 is absorbed into DSP add_ln703_2355_fu_38678270_p2.
DSP Report: Generating DSP mul_ln1118_1544_fu_5942_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_1544_fu_5942_p2 is absorbed into DSP mul_ln1118_1544_fu_5942_p2.
DSP Report: register mul_ln1118_1544_fu_5942_p2 is absorbed into DSP mul_ln1118_1544_fu_5942_p2.
DSP Report: operator mul_ln1118_1544_fu_5942_p2 is absorbed into DSP mul_ln1118_1544_fu_5942_p2.
DSP Report: Generating DSP mul_ln1118_2473_fu_7278_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_2473_fu_7278_p2 is absorbed into DSP mul_ln1118_2473_fu_7278_p2.
DSP Report: register mul_ln1118_2473_fu_7278_p2 is absorbed into DSP mul_ln1118_2473_fu_7278_p2.
DSP Report: operator mul_ln1118_2473_fu_7278_p2 is absorbed into DSP mul_ln1118_2473_fu_7278_p2.
DSP Report: Generating DSP mul_ln1118_1256_fu_6745_p2, operation Mode is: A''*(B:0x3ffd2).
DSP Report: register mul_ln1118_1256_fu_6745_p2 is absorbed into DSP mul_ln1118_1256_fu_6745_p2.
DSP Report: register mul_ln1118_1256_fu_6745_p2 is absorbed into DSP mul_ln1118_1256_fu_6745_p2.
DSP Report: operator mul_ln1118_1256_fu_6745_p2 is absorbed into DSP mul_ln1118_1256_fu_6745_p2.
DSP Report: Generating DSP mul_ln1118_1379_fu_3936_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_1379_fu_3936_p2 is absorbed into DSP mul_ln1118_1379_fu_3936_p2.
DSP Report: register mul_ln1118_1379_fu_3936_p2 is absorbed into DSP mul_ln1118_1379_fu_3936_p2.
DSP Report: operator mul_ln1118_1379_fu_3936_p2 is absorbed into DSP mul_ln1118_1379_fu_3936_p2.
DSP Report: Generating DSP mul_ln1118_1516_fu_5294_p2, operation Mode is: A''*(B:0xa6).
DSP Report: register data_100_V_read_1_reg_38697213_reg is absorbed into DSP mul_ln1118_1516_fu_5294_p2.
DSP Report: register data_100_V_read_1_reg_38697213_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1516_fu_5294_p2.
DSP Report: operator mul_ln1118_1516_fu_5294_p2 is absorbed into DSP mul_ln1118_1516_fu_5294_p2.
DSP Report: Generating DSP add_ln703_3088_fu_38682831_p2, operation Mode is: C+A''*(B:0x3ff3d).
DSP Report: register add_ln703_3088_fu_38682831_p2 is absorbed into DSP add_ln703_3088_fu_38682831_p2.
DSP Report: register add_ln703_3088_fu_38682831_p2 is absorbed into DSP add_ln703_3088_fu_38682831_p2.
DSP Report: operator add_ln703_3088_fu_38682831_p2 is absorbed into DSP add_ln703_3088_fu_38682831_p2.
DSP Report: operator mul_ln1118_2937_fu_4247_p2 is absorbed into DSP add_ln703_3088_fu_38682831_p2.
DSP Report: Generating DSP mul_ln1118_2858_fu_6818_p2, operation Mode is: A''*(B:0x3ff6b).
DSP Report: register mul_ln1118_2858_fu_6818_p2 is absorbed into DSP mul_ln1118_2858_fu_6818_p2.
DSP Report: register mul_ln1118_2858_fu_6818_p2 is absorbed into DSP mul_ln1118_2858_fu_6818_p2.
DSP Report: operator mul_ln1118_2858_fu_6818_p2 is absorbed into DSP mul_ln1118_2858_fu_6818_p2.
DSP Report: Generating DSP mul_ln1118_2874_fu_4477_p2, operation Mode is: A''*(B:0x3ff50).
DSP Report: register mul_ln1118_2874_fu_4477_p2 is absorbed into DSP mul_ln1118_2874_fu_4477_p2.
DSP Report: register mul_ln1118_2874_fu_4477_p2 is absorbed into DSP mul_ln1118_2874_fu_4477_p2.
DSP Report: operator mul_ln1118_2874_fu_4477_p2 is absorbed into DSP mul_ln1118_2874_fu_4477_p2.
DSP Report: Generating DSP mul_ln1118_2555_fu_6340_p2, operation Mode is: A''*(B:0x3ff44).
DSP Report: register mul_ln1118_2555_fu_6340_p2 is absorbed into DSP mul_ln1118_2555_fu_6340_p2.
DSP Report: register mul_ln1118_2555_fu_6340_p2 is absorbed into DSP mul_ln1118_2555_fu_6340_p2.
DSP Report: operator mul_ln1118_2555_fu_6340_p2 is absorbed into DSP mul_ln1118_2555_fu_6340_p2.
DSP Report: Generating DSP add_ln703_2986_fu_38682217_p2, operation Mode is: C+A''*(B:0x138).
DSP Report: register data_164_V_read_1_reg_38696274_reg is absorbed into DSP add_ln703_2986_fu_38682217_p2.
DSP Report: register data_164_V_read_1_reg_38696274_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2986_fu_38682217_p2.
DSP Report: operator add_ln703_2986_fu_38682217_p2 is absorbed into DSP add_ln703_2986_fu_38682217_p2.
DSP Report: operator mul_ln1118_2492_fu_7059_p2 is absorbed into DSP add_ln703_2986_fu_38682217_p2.
DSP Report: Generating DSP mul_ln1118_2971_fu_6303_p2, operation Mode is: A''*(B:0x3fd6e).
DSP Report: register mul_ln1118_2971_fu_6303_p2 is absorbed into DSP mul_ln1118_2971_fu_6303_p2.
DSP Report: register mul_ln1118_2971_fu_6303_p2 is absorbed into DSP mul_ln1118_2971_fu_6303_p2.
DSP Report: operator mul_ln1118_2971_fu_6303_p2 is absorbed into DSP mul_ln1118_2971_fu_6303_p2.
DSP Report: Generating DSP add_ln703_2517_fu_38679266_p2, operation Mode is: C'+A''*(B:0x3ffd3).
DSP Report: register data_175_V_read_1_reg_38696114_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2517_fu_38679266_p2.
DSP Report: register add_ln703_2517_fu_38679266_p2 is absorbed into DSP add_ln703_2517_fu_38679266_p2.
DSP Report: register add_ln703_2517_fu_38679266_p2 is absorbed into DSP add_ln703_2517_fu_38679266_p2.
DSP Report: operator add_ln703_2517_fu_38679266_p2 is absorbed into DSP add_ln703_2517_fu_38679266_p2.
DSP Report: operator mul_ln1118_2651_fu_4607_p2 is absorbed into DSP add_ln703_2517_fu_38679266_p2.
DSP Report: Generating DSP mul_ln1118_2683_fu_4269_p2, operation Mode is: A''*(B:0x5b).
DSP Report: register data_176_V_read_1_reg_38696100_reg is absorbed into DSP mul_ln1118_2683_fu_4269_p2.
DSP Report: register data_176_V_read_1_reg_38696100_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2683_fu_4269_p2.
DSP Report: operator mul_ln1118_2683_fu_4269_p2 is absorbed into DSP mul_ln1118_2683_fu_4269_p2.
DSP Report: Generating DSP add_ln703_2516_fu_38679260_p2, operation Mode is: PCIN+A''*(B:0xf4).
DSP Report: register data_188_V_read_1_reg_38695930_reg is absorbed into DSP add_ln703_2516_fu_38679260_p2.
DSP Report: register data_188_V_read_1_reg_38695930_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2516_fu_38679260_p2.
DSP Report: operator add_ln703_2516_fu_38679260_p2 is absorbed into DSP add_ln703_2516_fu_38679260_p2.
DSP Report: operator mul_ln1118_2884_fu_4492_p2 is absorbed into DSP add_ln703_2516_fu_38679260_p2.
DSP Report: Generating DSP add_ln703_2516_reg_38702678_reg, operation Mode is: PCIN+A''*(B:0x69).
DSP Report: register data_164_V_read_1_reg_38696274_reg is absorbed into DSP add_ln703_2516_reg_38702678_reg.
DSP Report: register data_164_V_read_1_reg_38696274_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2516_reg_38702678_reg.
DSP Report: register add_ln703_2516_reg_38702678_reg is absorbed into DSP add_ln703_2516_reg_38702678_reg.
DSP Report: operator add_ln703_2516_fu_38679260_p2 is absorbed into DSP add_ln703_2516_reg_38702678_reg.
DSP Report: operator mul_ln1118_2486_fu_3998_p2 is absorbed into DSP add_ln703_2516_reg_38702678_reg.
DSP Report: Generating DSP mul_ln1118_2801_fu_3862_p2, operation Mode is: A''*(B:0xfd).
DSP Report: register data_183_V_read_1_reg_38696005_reg is absorbed into DSP mul_ln1118_2801_fu_3862_p2.
DSP Report: register data_183_V_read_1_reg_38696005_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2801_fu_3862_p2.
DSP Report: operator mul_ln1118_2801_fu_3862_p2 is absorbed into DSP mul_ln1118_2801_fu_3862_p2.
DSP Report: Generating DSP add_ln703_2513_fu_38679244_p2, operation Mode is: PCIN+A''*(B:0xef).
DSP Report: register data_167_V_read_1_reg_38696226_reg is absorbed into DSP add_ln703_2513_fu_38679244_p2.
DSP Report: register data_167_V_read_1_reg_38696226_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2513_fu_38679244_p2.
DSP Report: operator add_ln703_2513_fu_38679244_p2 is absorbed into DSP add_ln703_2513_fu_38679244_p2.
DSP Report: operator mul_ln1118_2534_fu_7556_p2 is absorbed into DSP add_ln703_2513_fu_38679244_p2.
DSP Report: Generating DSP add_ln703_2513_reg_38702673_reg, operation Mode is: PCIN+A''*(B:0xeb).
DSP Report: register data_173_V_read_1_reg_38696142_reg is absorbed into DSP add_ln703_2513_reg_38702673_reg.
DSP Report: register data_173_V_read_1_reg_38696142_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2513_reg_38702673_reg.
DSP Report: register add_ln703_2513_reg_38702673_reg is absorbed into DSP add_ln703_2513_reg_38702673_reg.
DSP Report: operator add_ln703_2513_fu_38679244_p2 is absorbed into DSP add_ln703_2513_reg_38702673_reg.
DSP Report: operator mul_ln1118_2635_fu_6225_p2 is absorbed into DSP add_ln703_2513_reg_38702673_reg.
DSP Report: Generating DSP mul_ln1118_2318_fu_4709_p2, operation Mode is: A''*(B:0xf6).
DSP Report: register data_153_V_read_1_reg_38696440_reg is absorbed into DSP mul_ln1118_2318_fu_4709_p2.
DSP Report: register data_153_V_read_1_reg_38696440_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2318_fu_4709_p2.
DSP Report: operator mul_ln1118_2318_fu_4709_p2 is absorbed into DSP mul_ln1118_2318_fu_4709_p2.
DSP Report: Generating DSP add_ln703_2510_fu_38679218_p2, operation Mode is: C+A''*(B:0x3ff2f).
DSP Report: register add_ln703_2510_fu_38679218_p2 is absorbed into DSP add_ln703_2510_fu_38679218_p2.
DSP Report: register add_ln703_2510_fu_38679218_p2 is absorbed into DSP add_ln703_2510_fu_38679218_p2.
DSP Report: operator add_ln703_2510_fu_38679218_p2 is absorbed into DSP add_ln703_2510_fu_38679218_p2.
DSP Report: operator mul_ln1118_2471_fu_6999_p2 is absorbed into DSP add_ln703_2510_fu_38679218_p2.
DSP Report: Generating DSP mul_ln1118_2413_fu_5625_p2, operation Mode is: A''*(B:0x3ff7a).
DSP Report: register mul_ln1118_2413_fu_5625_p2 is absorbed into DSP mul_ln1118_2413_fu_5625_p2.
DSP Report: register mul_ln1118_2413_fu_5625_p2 is absorbed into DSP mul_ln1118_2413_fu_5625_p2.
DSP Report: operator mul_ln1118_2413_fu_5625_p2 is absorbed into DSP mul_ln1118_2413_fu_5625_p2.
DSP Report: Generating DSP mul_ln1118_2497_fu_5841_p2, operation Mode is: A''*(B:0x3ffa3).
DSP Report: register mul_ln1118_2497_fu_5841_p2 is absorbed into DSP mul_ln1118_2497_fu_5841_p2.
DSP Report: register mul_ln1118_2497_fu_5841_p2 is absorbed into DSP mul_ln1118_2497_fu_5841_p2.
DSP Report: operator mul_ln1118_2497_fu_5841_p2 is absorbed into DSP mul_ln1118_2497_fu_5841_p2.
DSP Report: Generating DSP mul_ln1118_2530_fu_4643_p2, operation Mode is: A''*(B:0x3ffb2).
DSP Report: register mul_ln1118_2530_fu_4643_p2 is absorbed into DSP mul_ln1118_2530_fu_4643_p2.
DSP Report: register mul_ln1118_2530_fu_4643_p2 is absorbed into DSP mul_ln1118_2530_fu_4643_p2.
DSP Report: operator mul_ln1118_2530_fu_4643_p2 is absorbed into DSP mul_ln1118_2530_fu_4643_p2.
DSP Report: Generating DSP mul_ln1118_2481_fu_3992_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_2481_fu_3992_p2 is absorbed into DSP mul_ln1118_2481_fu_3992_p2.
DSP Report: register mul_ln1118_2481_fu_3992_p2 is absorbed into DSP mul_ln1118_2481_fu_3992_p2.
DSP Report: operator mul_ln1118_2481_fu_3992_p2 is absorbed into DSP mul_ln1118_2481_fu_3992_p2.
DSP Report: Generating DSP mul_ln1118_1639_fu_6347_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_1639_fu_6347_p2 is absorbed into DSP mul_ln1118_1639_fu_6347_p2.
DSP Report: register mul_ln1118_1639_fu_6347_p2 is absorbed into DSP mul_ln1118_1639_fu_6347_p2.
DSP Report: operator mul_ln1118_1639_fu_6347_p2 is absorbed into DSP mul_ln1118_1639_fu_6347_p2.
DSP Report: Generating DSP mul_ln1118_1612_fu_6969_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln1118_1612_fu_6969_p2 is absorbed into DSP mul_ln1118_1612_fu_6969_p2.
DSP Report: register mul_ln1118_1612_fu_6969_p2 is absorbed into DSP mul_ln1118_1612_fu_6969_p2.
DSP Report: operator mul_ln1118_1612_fu_6969_p2 is absorbed into DSP mul_ln1118_1612_fu_6969_p2.
DSP Report: Generating DSP mul_ln1118_2030_fu_7268_p2, operation Mode is: A''*(B:0x93).
DSP Report: register data_135_V_read_1_reg_38696697_reg is absorbed into DSP mul_ln1118_2030_fu_7268_p2.
DSP Report: register data_135_V_read_1_reg_38696697_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2030_fu_7268_p2.
DSP Report: operator mul_ln1118_2030_fu_7268_p2 is absorbed into DSP mul_ln1118_2030_fu_7268_p2.
DSP Report: Generating DSP add_ln703_2339_fu_38678174_p2, operation Mode is: PCIN+A''*(B:0xa2).
DSP Report: register data_130_V_read_1_reg_38696769_reg is absorbed into DSP add_ln703_2339_fu_38678174_p2.
DSP Report: register data_130_V_read_1_reg_38696769_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2339_fu_38678174_p2.
DSP Report: operator add_ln703_2339_fu_38678174_p2 is absorbed into DSP add_ln703_2339_fu_38678174_p2.
DSP Report: operator mul_ln1118_1959_fu_7324_p2 is absorbed into DSP add_ln703_2339_fu_38678174_p2.
DSP Report: Generating DSP add_ln703_2339_fu_38678174_p2, operation Mode is: PCIN+A''*(B:0xa4).
DSP Report: register data_131_V_read_1_reg_38696755_reg is absorbed into DSP add_ln703_2339_fu_38678174_p2.
DSP Report: register data_131_V_read_1_reg_38696755_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2339_fu_38678174_p2.
DSP Report: operator add_ln703_2339_fu_38678174_p2 is absorbed into DSP add_ln703_2339_fu_38678174_p2.
DSP Report: operator mul_ln1118_1976_fu_6000_p2 is absorbed into DSP add_ln703_2339_fu_38678174_p2.
DSP Report: Generating DSP add_ln703_2337_fu_38678158_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2337_fu_38678158_p2 is absorbed into DSP add_ln703_2337_fu_38678158_p2.
DSP Report: register add_ln703_2337_fu_38678158_p2 is absorbed into DSP add_ln703_2337_fu_38678158_p2.
DSP Report: register add_ln703_2337_fu_38678158_p2 is absorbed into DSP add_ln703_2337_fu_38678158_p2.
DSP Report: register add_ln703_2337_fu_38678158_p2 is absorbed into DSP add_ln703_2337_fu_38678158_p2.
DSP Report: register add_ln703_2337_fu_38678158_p2 is absorbed into DSP add_ln703_2337_fu_38678158_p2.
DSP Report: operator add_ln703_2337_fu_38678158_p2 is absorbed into DSP add_ln703_2337_fu_38678158_p2.
DSP Report: Generating DSP mul_ln1118_2537_fu_6500_p2, operation Mode is: A''*(B:0x3ff5d).
DSP Report: register mul_ln1118_2537_fu_6500_p2 is absorbed into DSP mul_ln1118_2537_fu_6500_p2.
DSP Report: register mul_ln1118_2537_fu_6500_p2 is absorbed into DSP mul_ln1118_2537_fu_6500_p2.
DSP Report: operator mul_ln1118_2537_fu_6500_p2 is absorbed into DSP mul_ln1118_2537_fu_6500_p2.
DSP Report: Generating DSP mul_ln1118_2737_fu_6470_p2, operation Mode is: A''*(B:0x3ff47).
DSP Report: register mul_ln1118_2737_fu_6470_p2 is absorbed into DSP mul_ln1118_2737_fu_6470_p2.
DSP Report: register mul_ln1118_2737_fu_6470_p2 is absorbed into DSP mul_ln1118_2737_fu_6470_p2.
DSP Report: operator mul_ln1118_2737_fu_6470_p2 is absorbed into DSP mul_ln1118_2737_fu_6470_p2.
DSP Report: Generating DSP mul_ln1118_2369_fu_5595_p2, operation Mode is: A''*(B:0x3ff34).
DSP Report: register mul_ln1118_2369_fu_5595_p2 is absorbed into DSP mul_ln1118_2369_fu_5595_p2.
DSP Report: register mul_ln1118_2369_fu_5595_p2 is absorbed into DSP mul_ln1118_2369_fu_5595_p2.
DSP Report: operator mul_ln1118_2369_fu_5595_p2 is absorbed into DSP mul_ln1118_2369_fu_5595_p2.
DSP Report: Generating DSP add_ln703_2334_fu_38678132_p2, operation Mode is: C+A''*(B:0x139).
DSP Report: register data_178_V_read_1_reg_38696072_reg is absorbed into DSP add_ln703_2334_fu_38678132_p2.
DSP Report: register data_178_V_read_1_reg_38696072_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2334_fu_38678132_p2.
DSP Report: operator add_ln703_2334_fu_38678132_p2 is absorbed into DSP add_ln703_2334_fu_38678132_p2.
DSP Report: operator mul_ln1118_2720_fu_5205_p2 is absorbed into DSP add_ln703_2334_fu_38678132_p2.
DSP Report: Generating DSP mul_ln1118_2003_fu_4612_p2, operation Mode is: A''*(B:0x6f).
DSP Report: register data_133_V_read_1_reg_38696724_reg is absorbed into DSP mul_ln1118_2003_fu_4612_p2.
DSP Report: register data_133_V_read_1_reg_38696724_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2003_fu_4612_p2.
DSP Report: operator mul_ln1118_2003_fu_4612_p2 is absorbed into DSP mul_ln1118_2003_fu_4612_p2.
DSP Report: Generating DSP add_ln703_2353_fu_38678258_p2, operation Mode is: PCIN+A''*(B:0x65).
DSP Report: register data_121_V_read_1_reg_38696902_reg is absorbed into DSP add_ln703_2353_fu_38678258_p2.
DSP Report: register data_121_V_read_1_reg_38696902_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2353_fu_38678258_p2.
DSP Report: operator add_ln703_2353_fu_38678258_p2 is absorbed into DSP add_ln703_2353_fu_38678258_p2.
DSP Report: operator mul_ln1118_1828_fu_6016_p2 is absorbed into DSP add_ln703_2353_fu_38678258_p2.
DSP Report: Generating DSP add_ln703_2353_fu_38678258_p2, operation Mode is: PCIN+A''*(B:0x49).
DSP Report: register data_120_V_read_1_reg_38696918_reg is absorbed into DSP add_ln703_2353_fu_38678258_p2.
DSP Report: register data_120_V_read_1_reg_38696918_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2353_fu_38678258_p2.
DSP Report: operator add_ln703_2353_fu_38678258_p2 is absorbed into DSP add_ln703_2353_fu_38678258_p2.
DSP Report: operator mul_ln1118_1810_fu_5993_p2 is absorbed into DSP add_ln703_2353_fu_38678258_p2.
DSP Report: Generating DSP add_ln703_2353_reg_38702473_reg, operation Mode is: PCIN+A''*(B:0x64).
DSP Report: register data_132_V_read_1_reg_38696739_reg is absorbed into DSP add_ln703_2353_reg_38702473_reg.
DSP Report: register data_132_V_read_1_reg_38696739_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2353_reg_38702473_reg.
DSP Report: register add_ln703_2353_reg_38702473_reg is absorbed into DSP add_ln703_2353_reg_38702473_reg.
DSP Report: operator add_ln703_2353_fu_38678258_p2 is absorbed into DSP add_ln703_2353_reg_38702473_reg.
DSP Report: operator mul_ln1118_1988_fu_7276_p2 is absorbed into DSP add_ln703_2353_reg_38702473_reg.
DSP Report: Generating DSP mul_ln1118_2872_fu_4387_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_2872_fu_4387_p2 is absorbed into DSP mul_ln1118_2872_fu_4387_p2.
DSP Report: register mul_ln1118_2872_fu_4387_p2 is absorbed into DSP mul_ln1118_2872_fu_4387_p2.
DSP Report: operator mul_ln1118_2872_fu_4387_p2 is absorbed into DSP mul_ln1118_2872_fu_4387_p2.
DSP Report: Generating DSP add_ln703_2347_fu_38678222_p2, operation Mode is: C+A''*(B:0xbd).
DSP Report: register data_161_V_read_1_reg_38696319_reg is absorbed into DSP add_ln703_2347_fu_38678222_p2.
DSP Report: register data_161_V_read_1_reg_38696319_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2347_fu_38678222_p2.
DSP Report: operator add_ln703_2347_fu_38678222_p2 is absorbed into DSP add_ln703_2347_fu_38678222_p2.
DSP Report: operator mul_ln1118_2444_fu_4623_p2 is absorbed into DSP add_ln703_2347_fu_38678222_p2.
DSP Report: Generating DSP add_ln703_2348_reg_38702468_reg, operation Mode is: PCIN+A''*(B:0xd4).
DSP Report: register data_150_V_read_1_reg_38696490_reg is absorbed into DSP add_ln703_2348_reg_38702468_reg.
DSP Report: register data_150_V_read_1_reg_38696490_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2348_reg_38702468_reg.
DSP Report: register add_ln703_2348_reg_38702468_reg is absorbed into DSP add_ln703_2348_reg_38702468_reg.
DSP Report: operator add_ln703_2348_fu_38678232_p2 is absorbed into DSP add_ln703_2348_reg_38702468_reg.
DSP Report: operator mul_ln1118_2276_fu_7198_p2 is absorbed into DSP add_ln703_2348_reg_38702468_reg.
DSP Report: Generating DSP mul_ln1118_2258_fu_3890_p2, operation Mode is: A''*(B:0xa2).
DSP Report: register data_149_V_read_1_reg_38696506_reg is absorbed into DSP mul_ln1118_2258_fu_3890_p2.
DSP Report: register data_149_V_read_1_reg_38696506_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2258_fu_3890_p2.
DSP Report: operator mul_ln1118_2258_fu_3890_p2 is absorbed into DSP mul_ln1118_2258_fu_3890_p2.
DSP Report: Generating DSP add_ln703_2346_reg_38702463_reg, operation Mode is: PCIN+A''*(B:0xaf).
DSP Report: register data_148_V_read_1_reg_38696520_reg is absorbed into DSP add_ln703_2346_reg_38702463_reg.
DSP Report: register data_148_V_read_1_reg_38696520_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2346_reg_38702463_reg.
DSP Report: register add_ln703_2346_reg_38702463_reg is absorbed into DSP add_ln703_2346_reg_38702463_reg.
DSP Report: operator add_ln703_2346_fu_38678216_p2 is absorbed into DSP add_ln703_2346_reg_38702463_reg.
DSP Report: operator mul_ln1118_2243_fu_5722_p2 is absorbed into DSP add_ln703_2346_reg_38702463_reg.
DSP Report: Generating DSP mul_ln1118_2226_fu_6876_p2, operation Mode is: A''*(B:0x8d).
DSP Report: register data_147_V_read_1_reg_38696535_reg is absorbed into DSP mul_ln1118_2226_fu_6876_p2.
DSP Report: register data_147_V_read_1_reg_38696535_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2226_fu_6876_p2.
DSP Report: operator mul_ln1118_2226_fu_6876_p2 is absorbed into DSP mul_ln1118_2226_fu_6876_p2.
DSP Report: Generating DSP add_ln703_2345_fu_38678210_p2, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register data_144_V_read_1_reg_38696575_reg is absorbed into DSP add_ln703_2345_fu_38678210_p2.
DSP Report: register data_144_V_read_1_reg_38696575_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2345_fu_38678210_p2.
DSP Report: operator add_ln703_2345_fu_38678210_p2 is absorbed into DSP add_ln703_2345_fu_38678210_p2.
DSP Report: operator mul_ln1118_2178_fu_4510_p2 is absorbed into DSP add_ln703_2345_fu_38678210_p2.
DSP Report: Generating DSP add_ln703_2345_fu_38678210_p2, operation Mode is: PCIN+A''*(B:0xcf).
DSP Report: register data_136_V_read_1_reg_38696686_reg is absorbed into DSP add_ln703_2345_fu_38678210_p2.
DSP Report: register data_136_V_read_1_reg_38696686_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2345_fu_38678210_p2.
DSP Report: operator add_ln703_2345_fu_38678210_p2 is absorbed into DSP add_ln703_2345_fu_38678210_p2.
DSP Report: operator mul_ln1118_2045_fu_4419_p2 is absorbed into DSP add_ln703_2345_fu_38678210_p2.
DSP Report: Generating DSP add_ln703_2345_reg_38702458_reg, operation Mode is: PCIN+A''*(B:0x94).
DSP Report: register data_145_V_read_1_reg_38696560_reg is absorbed into DSP add_ln703_2345_reg_38702458_reg.
DSP Report: register data_145_V_read_1_reg_38696560_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2345_reg_38702458_reg.
DSP Report: register add_ln703_2345_reg_38702458_reg is absorbed into DSP add_ln703_2345_reg_38702458_reg.
DSP Report: operator add_ln703_2345_fu_38678210_p2 is absorbed into DSP add_ln703_2345_reg_38702458_reg.
DSP Report: operator mul_ln1118_2196_fu_4634_p2 is absorbed into DSP add_ln703_2345_reg_38702458_reg.
DSP Report: Generating DSP mul_ln1118_2522_fu_3827_p2, operation Mode is: A''*(B:0x129).
DSP Report: register data_166_V_read_1_reg_38696242_reg is absorbed into DSP mul_ln1118_2522_fu_3827_p2.
DSP Report: register data_166_V_read_1_reg_38696242_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2522_fu_3827_p2.
DSP Report: operator mul_ln1118_2522_fu_3827_p2 is absorbed into DSP mul_ln1118_2522_fu_3827_p2.
DSP Report: Generating DSP add_ln703_2332_fu_38678126_p2, operation Mode is: PCIN+A''*(B:0x1e6).
DSP Report: register data_163_V_read_1_reg_38696287_reg is absorbed into DSP add_ln703_2332_fu_38678126_p2.
DSP Report: register data_163_V_read_1_reg_38696287_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2332_fu_38678126_p2.
DSP Report: operator add_ln703_2332_fu_38678126_p2 is absorbed into DSP add_ln703_2332_fu_38678126_p2.
DSP Report: operator mul_ln1118_2474_fu_4611_p2 is absorbed into DSP add_ln703_2332_fu_38678126_p2.
DSP Report: Generating DSP add_ln703_2332_fu_38678126_p2, operation Mode is: PCIN+A''*(B:0x150).
DSP Report: register data_162_V_read_1_reg_38696304_reg is absorbed into DSP add_ln703_2332_fu_38678126_p2.
DSP Report: register data_162_V_read_1_reg_38696304_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2332_fu_38678126_p2.
DSP Report: operator add_ln703_2332_fu_38678126_p2 is absorbed into DSP add_ln703_2332_fu_38678126_p2.
DSP Report: operator mul_ln1118_2460_fu_6049_p2 is absorbed into DSP add_ln703_2332_fu_38678126_p2.
DSP Report: Generating DSP add_ln703_2332_fu_38678126_p2, operation Mode is: PCIN+A''*(B:0x1e8).
DSP Report: register data_177_V_read_1_reg_38696085_reg is absorbed into DSP add_ln703_2332_fu_38678126_p2.
DSP Report: register data_177_V_read_1_reg_38696085_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2332_fu_38678126_p2.
DSP Report: operator add_ln703_2332_fu_38678126_p2 is absorbed into DSP add_ln703_2332_fu_38678126_p2.
DSP Report: operator mul_ln1118_2704_fu_4693_p2 is absorbed into DSP add_ln703_2332_fu_38678126_p2.
DSP Report: Generating DSP add_ln703_2332_reg_38702443_reg, operation Mode is: PCIN+A''*(B:0x178).
DSP Report: register data_172_V_read_1_reg_38696155_reg is absorbed into DSP add_ln703_2332_reg_38702443_reg.
DSP Report: register data_172_V_read_1_reg_38696155_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2332_reg_38702443_reg.
DSP Report: register add_ln703_2332_reg_38702443_reg is absorbed into DSP add_ln703_2332_reg_38702443_reg.
DSP Report: operator add_ln703_2332_fu_38678126_p2 is absorbed into DSP add_ln703_2332_reg_38702443_reg.
DSP Report: operator mul_ln1118_2621_fu_3704_p2 is absorbed into DSP add_ln703_2332_reg_38702443_reg.
DSP Report: Generating DSP mul_ln1118_2430_fu_7194_p2, operation Mode is: A''*(B:0x106).
DSP Report: register data_160_V_read_1_reg_38696333_reg is absorbed into DSP mul_ln1118_2430_fu_7194_p2.
DSP Report: register data_160_V_read_1_reg_38696333_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2430_fu_7194_p2.
DSP Report: operator mul_ln1118_2430_fu_7194_p2 is absorbed into DSP mul_ln1118_2430_fu_7194_p2.
DSP Report: Generating DSP add_ln703_2328_fu_38678094_p2, operation Mode is: PCIN+A''*(B:0x1a2).
DSP Report: register data_158_V_read_1_reg_38696366_reg is absorbed into DSP add_ln703_2328_fu_38678094_p2.
DSP Report: register data_158_V_read_1_reg_38696366_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2328_fu_38678094_p2.
DSP Report: operator add_ln703_2328_fu_38678094_p2 is absorbed into DSP add_ln703_2328_fu_38678094_p2.
DSP Report: operator mul_ln1118_2401_fu_5608_p2 is absorbed into DSP add_ln703_2328_fu_38678094_p2.
DSP Report: Generating DSP add_ln703_2328_fu_38678094_p2, operation Mode is: PCIN+A''*(B:0x19a).
DSP Report: register data_151_V_read_1_reg_38696474_reg is absorbed into DSP add_ln703_2328_fu_38678094_p2.
DSP Report: register data_151_V_read_1_reg_38696474_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2328_fu_38678094_p2.
DSP Report: operator add_ln703_2328_fu_38678094_p2 is absorbed into DSP add_ln703_2328_fu_38678094_p2.
DSP Report: operator mul_ln1118_2293_fu_3829_p2 is absorbed into DSP add_ln703_2328_fu_38678094_p2.
DSP Report: Generating DSP add_ln703_2328_reg_38702438_reg, operation Mode is: PCIN+A''*(B:0x191).
DSP Report: register data_159_V_read_1_reg_38696350_reg is absorbed into DSP add_ln703_2328_reg_38702438_reg.
DSP Report: register data_159_V_read_1_reg_38696350_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2328_reg_38702438_reg.
DSP Report: register add_ln703_2328_reg_38702438_reg is absorbed into DSP add_ln703_2328_reg_38702438_reg.
DSP Report: operator add_ln703_2328_fu_38678094_p2 is absorbed into DSP add_ln703_2328_reg_38702438_reg.
DSP Report: operator mul_ln1118_2417_fu_7179_p2 is absorbed into DSP add_ln703_2328_reg_38702438_reg.
DSP Report: Generating DSP mul_ln1118_2502_fu_6576_p2, operation Mode is: A''*(B:0x25a).
DSP Report: register data_165_V_read_1_reg_38696258_reg is absorbed into DSP mul_ln1118_2502_fu_6576_p2.
DSP Report: register data_165_V_read_1_reg_38696258_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2502_fu_6576_p2.
DSP Report: operator mul_ln1118_2502_fu_6576_p2 is absorbed into DSP mul_ln1118_2502_fu_6576_p2.
DSP Report: Generating DSP add_ln703_2478_fu_38679036_p2, operation Mode is: PCIN+A''*(B:0x49a).
DSP Report: register data_180_V_read_1_reg_38696046_reg is absorbed into DSP add_ln703_2478_fu_38679036_p2.
DSP Report: register data_180_V_read_1_reg_38696046_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2478_fu_38679036_p2.
DSP Report: operator add_ln703_2478_fu_38679036_p2 is absorbed into DSP add_ln703_2478_fu_38679036_p2.
DSP Report: operator mul_ln1118_2751_fu_5356_p2 is absorbed into DSP add_ln703_2478_fu_38679036_p2.
DSP Report: Generating DSP add_ln703_2479_reg_38702618_reg, operation Mode is: C+A''*(B:0x470).
DSP Report: register data_179_V_read_1_reg_38696059_reg is absorbed into DSP add_ln703_2479_reg_38702618_reg.
DSP Report: register data_179_V_read_1_reg_38696059_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2479_reg_38702618_reg.
DSP Report: register add_ln703_2479_reg_38702618_reg is absorbed into DSP add_ln703_2479_reg_38702618_reg.
DSP Report: operator add_ln703_2479_fu_38679046_p2 is absorbed into DSP add_ln703_2479_reg_38702618_reg.
DSP Report: operator mul_ln1118_2733_fu_4604_p2 is absorbed into DSP add_ln703_2479_reg_38702618_reg.
DSP Report: Generating DSP mul_ln1118_2963_fu_6344_p2, operation Mode is: A''*(B:0x3fe98).
DSP Report: register mul_ln1118_2963_fu_6344_p2 is absorbed into DSP mul_ln1118_2963_fu_6344_p2.
DSP Report: register mul_ln1118_2963_fu_6344_p2 is absorbed into DSP mul_ln1118_2963_fu_6344_p2.
DSP Report: operator mul_ln1118_2963_fu_6344_p2 is absorbed into DSP mul_ln1118_2963_fu_6344_p2.
DSP Report: Generating DSP add_ln703_2851_reg_38703063_reg, operation Mode is: C+A''*(B:0x3fdea).
DSP Report: register add_ln703_2851_reg_38703063_reg is absorbed into DSP add_ln703_2851_reg_38703063_reg.
DSP Report: register add_ln703_2851_reg_38703063_reg is absorbed into DSP add_ln703_2851_reg_38703063_reg.
DSP Report: register add_ln703_2851_reg_38703063_reg is absorbed into DSP add_ln703_2851_reg_38703063_reg.
DSP Report: operator add_ln703_2851_fu_38681384_p2 is absorbed into DSP add_ln703_2851_reg_38703063_reg.
DSP Report: operator mul_ln1118_2979_fu_4973_p2 is absorbed into DSP add_ln703_2851_reg_38703063_reg.
DSP Report: Generating DSP mul_ln1118_1904_fu_4660_p2, operation Mode is: A''*(B:0x3fee6).
DSP Report: register mul_ln1118_1904_fu_4660_p2 is absorbed into DSP mul_ln1118_1904_fu_4660_p2.
DSP Report: register mul_ln1118_1904_fu_4660_p2 is absorbed into DSP mul_ln1118_1904_fu_4660_p2.
DSP Report: operator mul_ln1118_1904_fu_4660_p2 is absorbed into DSP mul_ln1118_1904_fu_4660_p2.
DSP Report: Generating DSP add_ln703_2312_fu_38677990_p2, operation Mode is: C+A''*(B:0x23f).
DSP Report: register data_176_V_read_1_reg_38696100_reg is absorbed into DSP add_ln703_2312_fu_38677990_p2.
DSP Report: register data_176_V_read_1_reg_38696100_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2312_fu_38677990_p2.
DSP Report: operator add_ln703_2312_fu_38677990_p2 is absorbed into DSP add_ln703_2312_fu_38677990_p2.
DSP Report: operator mul_ln1118_2687_fu_7282_p2 is absorbed into DSP add_ln703_2312_fu_38677990_p2.
DSP Report: Generating DSP add_ln703_2313_reg_38702428_reg, operation Mode is: PCIN+A''*(B:0x25f).
DSP Report: register data_175_V_read_1_reg_38696114_reg is absorbed into DSP add_ln703_2313_reg_38702428_reg.
DSP Report: register data_175_V_read_1_reg_38696114_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2313_reg_38702428_reg.
DSP Report: register add_ln703_2313_reg_38702428_reg is absorbed into DSP add_ln703_2313_reg_38702428_reg.
DSP Report: operator add_ln703_2313_fu_38678000_p2 is absorbed into DSP add_ln703_2313_reg_38702428_reg.
DSP Report: operator mul_ln1118_2670_fu_5693_p2 is absorbed into DSP add_ln703_2313_reg_38702428_reg.
DSP Report: Generating DSP mul_ln1118_2654_fu_5838_p2, operation Mode is: A''*(B:0x22b).
DSP Report: register data_174_V_read_1_reg_38696126_reg is absorbed into DSP mul_ln1118_2654_fu_5838_p2.
DSP Report: register data_174_V_read_1_reg_38696126_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2654_fu_5838_p2.
DSP Report: operator mul_ln1118_2654_fu_5838_p2 is absorbed into DSP mul_ln1118_2654_fu_5838_p2.
DSP Report: Generating DSP add_ln703_2311_reg_38702423_reg, operation Mode is: PCIN+A''*(B:0x236).
DSP Report: register data_173_V_read_1_reg_38696142_reg is absorbed into DSP add_ln703_2311_reg_38702423_reg.
DSP Report: register data_173_V_read_1_reg_38696142_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2311_reg_38702423_reg.
DSP Report: register add_ln703_2311_reg_38702423_reg is absorbed into DSP add_ln703_2311_reg_38702423_reg.
DSP Report: operator add_ln703_2311_fu_38677984_p2 is absorbed into DSP add_ln703_2311_reg_38702423_reg.
DSP Report: operator mul_ln1118_2639_fu_6230_p2 is absorbed into DSP add_ln703_2311_reg_38702423_reg.
DSP Report: Generating DSP sub_ln703_4_fu_38675067_p2, operation Mode is: -C'+A''*(B:0x29)+1-1.
DSP Report: register data_76_V_read_1_reg_38697555_reg is absorbed into DSP sub_ln703_4_fu_38675067_p2.
DSP Report: register data_76_V_read_1_reg_38697555_pp0_iter1_reg_reg is absorbed into DSP sub_ln703_4_fu_38675067_p2.
DSP Report: register sub_ln703_4_fu_38675067_p2 is absorbed into DSP sub_ln703_4_fu_38675067_p2.
DSP Report: operator sub_ln703_4_fu_38675067_p2 is absorbed into DSP sub_ln703_4_fu_38675067_p2.
DSP Report: operator mul_ln1118_1156_fu_6702_p2 is absorbed into DSP sub_ln703_4_fu_38675067_p2.
DSP Report: Generating DSP mul_ln1118_1918_fu_4689_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_1918_fu_4689_p2 is absorbed into DSP mul_ln1118_1918_fu_4689_p2.
DSP Report: register mul_ln1118_1918_fu_4689_p2 is absorbed into DSP mul_ln1118_1918_fu_4689_p2.
DSP Report: operator mul_ln1118_1918_fu_4689_p2 is absorbed into DSP mul_ln1118_1918_fu_4689_p2.
DSP Report: Generating DSP mul_ln1118_1840_fu_4222_p2, operation Mode is: A''*(B:0x3ffc7).
DSP Report: register mul_ln1118_1840_fu_4222_p2 is absorbed into DSP mul_ln1118_1840_fu_4222_p2.
DSP Report: register mul_ln1118_1840_fu_4222_p2 is absorbed into DSP mul_ln1118_1840_fu_4222_p2.
DSP Report: operator mul_ln1118_1840_fu_4222_p2 is absorbed into DSP mul_ln1118_1840_fu_4222_p2.
DSP Report: Generating DSP mul_ln1118_1162_fu_7227_p2, operation Mode is: A''*(B:0x13).
DSP Report: register data_76_V_read_1_reg_38697555_reg is absorbed into DSP mul_ln1118_1162_fu_7227_p2.
DSP Report: register data_76_V_read_1_reg_38697555_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1162_fu_7227_p2.
DSP Report: operator mul_ln1118_1162_fu_7227_p2 is absorbed into DSP mul_ln1118_1162_fu_7227_p2.
DSP Report: Generating DSP add_ln703_2273_fu_38677759_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2273_fu_38677759_p2 is absorbed into DSP add_ln703_2273_fu_38677759_p2.
DSP Report: register add_ln703_2273_fu_38677759_p2 is absorbed into DSP add_ln703_2273_fu_38677759_p2.
DSP Report: register add_ln703_2273_fu_38677759_p2 is absorbed into DSP add_ln703_2273_fu_38677759_p2.
DSP Report: register add_ln703_2273_fu_38677759_p2 is absorbed into DSP add_ln703_2273_fu_38677759_p2.
DSP Report: register add_ln703_2273_fu_38677759_p2 is absorbed into DSP add_ln703_2273_fu_38677759_p2.
DSP Report: operator add_ln703_2273_fu_38677759_p2 is absorbed into DSP add_ln703_2273_fu_38677759_p2.
DSP Report: Generating DSP mul_ln1118_1811_fu_4538_p2, operation Mode is: A''*(B:0x9e).
DSP Report: register data_120_V_read_1_reg_38696918_reg is absorbed into DSP mul_ln1118_1811_fu_4538_p2.
DSP Report: register data_120_V_read_1_reg_38696918_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1811_fu_4538_p2.
DSP Report: operator mul_ln1118_1811_fu_4538_p2 is absorbed into DSP mul_ln1118_1811_fu_4538_p2.
DSP Report: Generating DSP add_ln703_2908_fu_38681742_p2, operation Mode is: PCIN+A''*(B:0xcd).
DSP Report: register data_107_V_read_1_reg_38697108_reg is absorbed into DSP add_ln703_2908_fu_38681742_p2.
DSP Report: register data_107_V_read_1_reg_38697108_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2908_fu_38681742_p2.
DSP Report: operator add_ln703_2908_fu_38681742_p2 is absorbed into DSP add_ln703_2908_fu_38681742_p2.
DSP Report: operator mul_ln1118_1616_fu_4713_p2 is absorbed into DSP add_ln703_2908_fu_38681742_p2.
DSP Report: Generating DSP add_ln703_2908_fu_38681742_p2, operation Mode is: PCIN+A''*(B:0x85).
DSP Report: register data_105_V_read_1_reg_38697136_reg is absorbed into DSP add_ln703_2908_fu_38681742_p2.
DSP Report: register data_105_V_read_1_reg_38697136_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2908_fu_38681742_p2.
DSP Report: operator add_ln703_2908_fu_38681742_p2 is absorbed into DSP add_ln703_2908_fu_38681742_p2.
DSP Report: operator mul_ln1118_1587_fu_5393_p2 is absorbed into DSP add_ln703_2908_fu_38681742_p2.
DSP Report: Generating DSP mul_ln1118_2923_fu_5152_p2, operation Mode is: A''*(B:0x3ff7d).
DSP Report: register mul_ln1118_2923_fu_5152_p2 is absorbed into DSP mul_ln1118_2923_fu_5152_p2.
DSP Report: register mul_ln1118_2923_fu_5152_p2 is absorbed into DSP mul_ln1118_2923_fu_5152_p2.
DSP Report: operator mul_ln1118_2923_fu_5152_p2 is absorbed into DSP mul_ln1118_2923_fu_5152_p2.
DSP Report: Generating DSP mul_ln1118_2952_fu_6793_p2, operation Mode is: A''*(B:0x3ff0e).
DSP Report: register mul_ln1118_2952_fu_6793_p2 is absorbed into DSP mul_ln1118_2952_fu_6793_p2.
DSP Report: register mul_ln1118_2952_fu_6793_p2 is absorbed into DSP mul_ln1118_2952_fu_6793_p2.
DSP Report: operator mul_ln1118_2952_fu_6793_p2 is absorbed into DSP mul_ln1118_2952_fu_6793_p2.
DSP Report: Generating DSP mul_ln1118_2725_fu_5213_p2, operation Mode is: A''*(B:0x3ff51).
DSP Report: register mul_ln1118_2725_fu_5213_p2 is absorbed into DSP mul_ln1118_2725_fu_5213_p2.
DSP Report: register mul_ln1118_2725_fu_5213_p2 is absorbed into DSP mul_ln1118_2725_fu_5213_p2.
DSP Report: operator mul_ln1118_2725_fu_5213_p2 is absorbed into DSP mul_ln1118_2725_fu_5213_p2.
DSP Report: Generating DSP mul_ln1118_2877_fu_3749_p2, operation Mode is: A''*(B:0x3ff6b).
DSP Report: register mul_ln1118_2877_fu_3749_p2 is absorbed into DSP mul_ln1118_2877_fu_3749_p2.
DSP Report: register mul_ln1118_2877_fu_3749_p2 is absorbed into DSP mul_ln1118_2877_fu_3749_p2.
DSP Report: operator mul_ln1118_2877_fu_3749_p2 is absorbed into DSP mul_ln1118_2877_fu_3749_p2.
DSP Report: Generating DSP mul_ln1118_2311_fu_4075_p2, operation Mode is: A''*(B:0x3ff50).
DSP Report: register mul_ln1118_2311_fu_4075_p2 is absorbed into DSP mul_ln1118_2311_fu_4075_p2.
DSP Report: register mul_ln1118_2311_fu_4075_p2 is absorbed into DSP mul_ln1118_2311_fu_4075_p2.
DSP Report: operator mul_ln1118_2311_fu_4075_p2 is absorbed into DSP mul_ln1118_2311_fu_4075_p2.
DSP Report: Generating DSP mul_ln1118_2776_fu_4938_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_2776_fu_4938_p2 is absorbed into DSP mul_ln1118_2776_fu_4938_p2.
DSP Report: register mul_ln1118_2776_fu_4938_p2 is absorbed into DSP mul_ln1118_2776_fu_4938_p2.
DSP Report: operator mul_ln1118_2776_fu_4938_p2 is absorbed into DSP mul_ln1118_2776_fu_4938_p2.
DSP Report: Generating DSP add_ln703_3184_fu_38683469_p2, operation Mode is: C+A''*(B:0xd9).
DSP Report: register data_175_V_read_1_reg_38696114_reg is absorbed into DSP add_ln703_3184_fu_38683469_p2.
DSP Report: register data_175_V_read_1_reg_38696114_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3184_fu_38683469_p2.
DSP Report: operator add_ln703_3184_fu_38683469_p2 is absorbed into DSP add_ln703_3184_fu_38683469_p2.
DSP Report: operator mul_ln1118_2676_fu_4881_p2 is absorbed into DSP add_ln703_3184_fu_38683469_p2.
DSP Report: Generating DSP add_ln703_3185_reg_38703453_reg, operation Mode is: PCIN+A''*(B:0xdd).
DSP Report: register data_174_V_read_1_reg_38696126_reg is absorbed into DSP add_ln703_3185_reg_38703453_reg.
DSP Report: register data_174_V_read_1_reg_38696126_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3185_reg_38703453_reg.
DSP Report: register add_ln703_3185_reg_38703453_reg is absorbed into DSP add_ln703_3185_reg_38703453_reg.
DSP Report: operator add_ln703_3185_fu_38683479_p2 is absorbed into DSP add_ln703_3185_reg_38703453_reg.
DSP Report: operator mul_ln1118_2659_fu_5846_p2 is absorbed into DSP add_ln703_3185_reg_38703453_reg.
DSP Report: Generating DSP mul_ln1118_2542_fu_5610_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_2542_fu_5610_p2 is absorbed into DSP mul_ln1118_2542_fu_5610_p2.
DSP Report: register mul_ln1118_2542_fu_5610_p2 is absorbed into DSP mul_ln1118_2542_fu_5610_p2.
DSP Report: operator mul_ln1118_2542_fu_5610_p2 is absorbed into DSP mul_ln1118_2542_fu_5610_p2.
DSP Report: Generating DSP add_ln703_3187_fu_38683485_p2, operation Mode is: C+A''*(B:0x6a).
DSP Report: register data_195_V_read_1_reg_38695830_reg is absorbed into DSP add_ln703_3187_fu_38683485_p2.
DSP Report: register data_195_V_read_1_reg_38695830_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3187_fu_38683485_p2.
DSP Report: operator add_ln703_3187_fu_38683485_p2 is absorbed into DSP add_ln703_3187_fu_38683485_p2.
DSP Report: operator mul_ln1118_2999_fu_4040_p2 is absorbed into DSP add_ln703_3187_fu_38683485_p2.
DSP Report: Generating DSP mul_ln1118_2231_fu_7313_p2, operation Mode is: A''*(B:0x5f).
DSP Report: register data_147_V_read_1_reg_38696535_reg is absorbed into DSP mul_ln1118_2231_fu_7313_p2.
DSP Report: register data_147_V_read_1_reg_38696535_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2231_fu_7313_p2.
DSP Report: operator mul_ln1118_2231_fu_7313_p2 is absorbed into DSP mul_ln1118_2231_fu_7313_p2.
DSP Report: Generating DSP add_ln703_3190_fu_38683511_p2, operation Mode is: -C'+A''*(B:0x3ffe9)+1-1.
DSP Report: register data_173_V_read_1_reg_38696142_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3190_fu_38683511_p2.
DSP Report: register add_ln703_3190_fu_38683511_p2 is absorbed into DSP add_ln703_3190_fu_38683511_p2.
DSP Report: register add_ln703_3190_fu_38683511_p2 is absorbed into DSP add_ln703_3190_fu_38683511_p2.
DSP Report: operator add_ln703_3190_fu_38683511_p2 is absorbed into DSP add_ln703_3190_fu_38683511_p2.
DSP Report: operator mul_ln1118_2323_fu_5200_p2 is absorbed into DSP add_ln703_3190_fu_38683511_p2.
DSP Report: Generating DSP mul_ln1118_2512_fu_6586_p2, operation Mode is: A''*(B:0x25).
DSP Report: register data_165_V_read_1_reg_38696258_reg is absorbed into DSP mul_ln1118_2512_fu_6586_p2.
DSP Report: register data_165_V_read_1_reg_38696258_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2512_fu_6586_p2.
DSP Report: operator mul_ln1118_2512_fu_6586_p2 is absorbed into DSP mul_ln1118_2512_fu_6586_p2.
DSP Report: Generating DSP add_ln703_3189_fu_38683501_p2, operation Mode is: C+A''*(B:0x3ffd5).
DSP Report: register add_ln703_3189_fu_38683501_p2 is absorbed into DSP add_ln703_3189_fu_38683501_p2.
DSP Report: register add_ln703_3189_fu_38683501_p2 is absorbed into DSP add_ln703_3189_fu_38683501_p2.
DSP Report: operator add_ln703_3189_fu_38683501_p2 is absorbed into DSP add_ln703_3189_fu_38683501_p2.
DSP Report: operator mul_ln1118_2939_fu_6220_p2 is absorbed into DSP add_ln703_3189_fu_38683501_p2.
DSP Report: Generating DSP mul_ln1118_2264_fu_4886_p2, operation Mode is: A''*(B:0x96).
DSP Report: register data_149_V_read_1_reg_38696506_reg is absorbed into DSP mul_ln1118_2264_fu_4886_p2.
DSP Report: register data_149_V_read_1_reg_38696506_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2264_fu_4886_p2.
DSP Report: operator mul_ln1118_2264_fu_4886_p2 is absorbed into DSP mul_ln1118_2264_fu_4886_p2.
DSP Report: Generating DSP add_ln703_3182_fu_38683453_p2, operation Mode is: PCIN+A''*(B:0x98).
DSP Report: register data_148_V_read_1_reg_38696520_reg is absorbed into DSP add_ln703_3182_fu_38683453_p2.
DSP Report: register data_148_V_read_1_reg_38696520_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3182_fu_38683453_p2.
DSP Report: operator add_ln703_3182_fu_38683453_p2 is absorbed into DSP add_ln703_3182_fu_38683453_p2.
DSP Report: operator mul_ln1118_2247_fu_4651_p2 is absorbed into DSP add_ln703_3182_fu_38683453_p2.
DSP Report: Generating DSP mul_ln1118_2984_fu_6200_p2, operation Mode is: A''*(B:0x3ff2c).
DSP Report: register mul_ln1118_2984_fu_6200_p2 is absorbed into DSP mul_ln1118_2984_fu_6200_p2.
DSP Report: register mul_ln1118_2984_fu_6200_p2 is absorbed into DSP mul_ln1118_2984_fu_6200_p2.
DSP Report: operator mul_ln1118_2984_fu_6200_p2 is absorbed into DSP mul_ln1118_2984_fu_6200_p2.
DSP Report: Generating DSP mul_ln1118_2709_fu_6582_p2, operation Mode is: A''*(B:0x1fa).
DSP Report: register data_177_V_read_1_reg_38696085_reg is absorbed into DSP mul_ln1118_2709_fu_6582_p2.
DSP Report: register data_177_V_read_1_reg_38696085_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2709_fu_6582_p2.
DSP Report: operator mul_ln1118_2709_fu_6582_p2 is absorbed into DSP mul_ln1118_2709_fu_6582_p2.
DSP Report: Generating DSP add_ln703_3173_fu_38683409_p2, operation Mode is: PCIN+A''*(B:0x170).
DSP Report: register data_172_V_read_1_reg_38696155_reg is absorbed into DSP add_ln703_3173_fu_38683409_p2.
DSP Report: register data_172_V_read_1_reg_38696155_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3173_fu_38683409_p2.
DSP Report: operator add_ln703_3173_fu_38683409_p2 is absorbed into DSP add_ln703_3173_fu_38683409_p2.
DSP Report: operator mul_ln1118_2626_fu_4083_p2 is absorbed into DSP add_ln703_3173_fu_38683409_p2.
DSP Report: Generating DSP add_ln703_3173_reg_38703433_reg, operation Mode is: PCIN+A''*(B:0x173).
DSP Report: register data_176_V_read_1_reg_38696100_reg is absorbed into DSP add_ln703_3173_reg_38703433_reg.
DSP Report: register data_176_V_read_1_reg_38696100_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3173_reg_38703433_reg.
DSP Report: register add_ln703_3173_reg_38703433_reg is absorbed into DSP add_ln703_3173_reg_38703433_reg.
DSP Report: operator add_ln703_3173_fu_38683409_p2 is absorbed into DSP add_ln703_3173_reg_38703433_reg.
DSP Report: operator mul_ln1118_2692_fu_6356_p2 is absorbed into DSP add_ln703_3173_reg_38703433_reg.
DSP Report: Generating DSP mul_ln1118_2496_fu_5111_p2, operation Mode is: A''*(B:0x168).
DSP Report: register data_164_V_read_1_reg_38696274_reg is absorbed into DSP mul_ln1118_2496_fu_5111_p2.
DSP Report: register data_164_V_read_1_reg_38696274_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2496_fu_5111_p2.
DSP Report: operator mul_ln1118_2496_fu_5111_p2 is absorbed into DSP mul_ln1118_2496_fu_5111_p2.
DSP Report: Generating DSP add_ln703_3171_fu_38683393_p2, operation Mode is: PCIN+A''*(B:0x168).
DSP Report: register data_162_V_read_1_reg_38696304_reg is absorbed into DSP add_ln703_3171_fu_38683393_p2.
DSP Report: register data_162_V_read_1_reg_38696304_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3171_fu_38683393_p2.
DSP Report: operator add_ln703_3171_fu_38683393_p2 is absorbed into DSP add_ln703_3171_fu_38683393_p2.
DSP Report: operator mul_ln1118_2464_fu_5099_p2 is absorbed into DSP add_ln703_3171_fu_38683393_p2.
DSP Report: Generating DSP add_ln703_3171_reg_38703428_reg, operation Mode is: PCIN+A''*(B:0x1db).
DSP Report: register data_163_V_read_1_reg_38696287_reg is absorbed into DSP add_ln703_3171_reg_38703428_reg.
DSP Report: register data_163_V_read_1_reg_38696287_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3171_reg_38703428_reg.
DSP Report: register add_ln703_3171_reg_38703428_reg is absorbed into DSP add_ln703_3171_reg_38703428_reg.
DSP Report: operator add_ln703_3171_fu_38683393_p2 is absorbed into DSP add_ln703_3171_reg_38703428_reg.
DSP Report: operator mul_ln1118_2478_fu_6934_p2 is absorbed into DSP add_ln703_3171_reg_38703428_reg.
DSP Report: Generating DSP mul_ln1118_1551_fu_6557_p2, operation Mode is: A''*(B:0x10e).
DSP Report: register data_102_V_read_1_reg_38697181_reg is absorbed into DSP mul_ln1118_1551_fu_6557_p2.
DSP Report: register data_102_V_read_1_reg_38697181_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1551_fu_6557_p2.
DSP Report: operator mul_ln1118_1551_fu_6557_p2 is absorbed into DSP mul_ln1118_1551_fu_6557_p2.
DSP Report: Generating DSP add_ln703_3304_fu_38684129_p2, operation Mode is: PCIN+A''*(B:0x11c).
DSP Report: register data_88_V_read_1_reg_38697392_reg is absorbed into DSP add_ln703_3304_fu_38684129_p2.
DSP Report: register data_88_V_read_1_reg_38697392_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3304_fu_38684129_p2.
DSP Report: operator add_ln703_3304_fu_38684129_p2 is absorbed into DSP add_ln703_3304_fu_38684129_p2.
DSP Report: operator mul_ln1118_1349_fu_5669_p2 is absorbed into DSP add_ln703_3304_fu_38684129_p2.
DSP Report: Generating DSP mul_ln1118_1230_fu_6421_p2, operation Mode is: A''*(B:0x3ff6f).
DSP Report: register mul_ln1118_1230_fu_6421_p2 is absorbed into DSP mul_ln1118_1230_fu_6421_p2.
DSP Report: register mul_ln1118_1230_fu_6421_p2 is absorbed into DSP mul_ln1118_1230_fu_6421_p2.
DSP Report: operator mul_ln1118_1230_fu_6421_p2 is absorbed into DSP mul_ln1118_1230_fu_6421_p2.
DSP Report: Generating DSP add_ln703_3307_fu_38684155_p2, operation Mode is: C+A''*(B:0x11b).
DSP Report: register data_120_V_read_1_reg_38696918_reg is absorbed into DSP add_ln703_3307_fu_38684155_p2.
DSP Report: register data_120_V_read_1_reg_38696918_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3307_fu_38684155_p2.
DSP Report: operator add_ln703_3307_fu_38684155_p2 is absorbed into DSP add_ln703_3307_fu_38684155_p2.
DSP Report: operator mul_ln1118_1816_fu_4015_p2 is absorbed into DSP add_ln703_3307_fu_38684155_p2.
DSP Report: Generating DSP mul_ln1118_1789_fu_7302_p2, operation Mode is: A''*(B:0x143).
DSP Report: register data_118_V_read_1_reg_38696948_reg is absorbed into DSP mul_ln1118_1789_fu_7302_p2.
DSP Report: register data_118_V_read_1_reg_38696948_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1789_fu_7302_p2.
DSP Report: operator mul_ln1118_1789_fu_7302_p2 is absorbed into DSP mul_ln1118_1789_fu_7302_p2.
DSP Report: Generating DSP add_ln703_3306_fu_38684145_p2, operation Mode is: PCIN+A''*(B:0x10c).
DSP Report: register data_117_V_read_1_reg_38696963_reg is absorbed into DSP add_ln703_3306_fu_38684145_p2.
DSP Report: register data_117_V_read_1_reg_38696963_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3306_fu_38684145_p2.
DSP Report: operator add_ln703_3306_fu_38684145_p2 is absorbed into DSP add_ln703_3306_fu_38684145_p2.
DSP Report: operator mul_ln1118_1776_fu_4874_p2 is absorbed into DSP add_ln703_3306_fu_38684145_p2.
DSP Report: Generating DSP mul_ln1118_2099_fu_5110_p2, operation Mode is: A''*(B:0x3ff18).
DSP Report: register mul_ln1118_2099_fu_5110_p2 is absorbed into DSP mul_ln1118_2099_fu_5110_p2.
DSP Report: register mul_ln1118_2099_fu_5110_p2 is absorbed into DSP mul_ln1118_2099_fu_5110_p2.
DSP Report: operator mul_ln1118_2099_fu_5110_p2 is absorbed into DSP mul_ln1118_2099_fu_5110_p2.
DSP Report: Generating DSP mul_ln1118_2203_fu_4891_p2, operation Mode is: A''*(B:0x3ff4a).
DSP Report: register mul_ln1118_2203_fu_4891_p2 is absorbed into DSP mul_ln1118_2203_fu_4891_p2.
DSP Report: register mul_ln1118_2203_fu_4891_p2 is absorbed into DSP mul_ln1118_2203_fu_4891_p2.
DSP Report: operator mul_ln1118_2203_fu_4891_p2 is absorbed into DSP mul_ln1118_2203_fu_4891_p2.
DSP Report: Generating DSP mul_ln1118_3001_fu_7144_p2, operation Mode is: A''*(B:0xb1).
DSP Report: register data_195_V_read_1_reg_38695830_reg is absorbed into DSP mul_ln1118_3001_fu_7144_p2.
DSP Report: register data_195_V_read_1_reg_38695830_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_3001_fu_7144_p2.
DSP Report: operator mul_ln1118_3001_fu_7144_p2 is absorbed into DSP mul_ln1118_3001_fu_7144_p2.
DSP Report: Generating DSP add_ln703_3336_fu_38684339_p2, operation Mode is: PCIN+A''*(B:0xc1).
DSP Report: register data_157_V_read_1_reg_38696382_reg is absorbed into DSP add_ln703_3336_fu_38684339_p2.
DSP Report: register data_157_V_read_1_reg_38696382_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3336_fu_38684339_p2.
DSP Report: operator add_ln703_3336_fu_38684339_p2 is absorbed into DSP add_ln703_3336_fu_38684339_p2.
DSP Report: operator mul_ln1118_2391_fu_4914_p2 is absorbed into DSP add_ln703_3336_fu_38684339_p2.
DSP Report: Generating DSP add_ln703_3336_fu_38684339_p2, operation Mode is: PCIN+A''*(B:0xe7).
DSP Report: register data_156_V_read_1_reg_38696396_reg is absorbed into DSP add_ln703_3336_fu_38684339_p2.
DSP Report: register data_156_V_read_1_reg_38696396_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3336_fu_38684339_p2.
DSP Report: operator add_ln703_3336_fu_38684339_p2 is absorbed into DSP add_ln703_3336_fu_38684339_p2.
DSP Report: operator mul_ln1118_2376_fu_4869_p2 is absorbed into DSP add_ln703_3336_fu_38684339_p2.
DSP Report: Generating DSP add_ln703_3336_reg_38703658_reg, operation Mode is: PCIN+A''*(B:0xe6).
DSP Report: register data_174_V_read_1_reg_38696126_reg is absorbed into DSP add_ln703_3336_reg_38703658_reg.
DSP Report: register data_174_V_read_1_reg_38696126_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3336_reg_38703658_reg.
DSP Report: register add_ln703_3336_reg_38703658_reg is absorbed into DSP add_ln703_3336_reg_38703658_reg.
DSP Report: operator add_ln703_3336_fu_38684339_p2 is absorbed into DSP add_ln703_3336_reg_38703658_reg.
DSP Report: operator mul_ln1118_2661_fu_4620_p2 is absorbed into DSP add_ln703_3336_reg_38703658_reg.
DSP Report: Generating DSP mul_ln1118_2135_fu_4016_p2, operation Mode is: A''*(B:0xd2).
DSP Report: register data_141_V_read_1_reg_38696617_reg is absorbed into DSP mul_ln1118_2135_fu_4016_p2.
DSP Report: register data_141_V_read_1_reg_38696617_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2135_fu_4016_p2.
DSP Report: operator mul_ln1118_2135_fu_4016_p2 is absorbed into DSP mul_ln1118_2135_fu_4016_p2.
DSP Report: Generating DSP add_ln703_3333_fu_38684313_p2, operation Mode is: PCIN+A''*(B:0xf7).
DSP Report: register data_127_V_read_1_reg_38696812_reg is absorbed into DSP add_ln703_3333_fu_38684313_p2.
DSP Report: register data_127_V_read_1_reg_38696812_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3333_fu_38684313_p2.
DSP Report: operator add_ln703_3333_fu_38684313_p2 is absorbed into DSP add_ln703_3333_fu_38684313_p2.
DSP Report: operator mul_ln1118_1927_fu_5444_p2 is absorbed into DSP add_ln703_3333_fu_38684313_p2.
DSP Report: Generating DSP add_ln703_3333_reg_38703653_reg, operation Mode is: PCIN+A''*(B:0xb1).
DSP Report: register data_133_V_read_1_reg_38696724_reg is absorbed into DSP add_ln703_3333_reg_38703653_reg.
DSP Report: register data_133_V_read_1_reg_38696724_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3333_reg_38703653_reg.
DSP Report: register add_ln703_3333_reg_38703653_reg is absorbed into DSP add_ln703_3333_reg_38703653_reg.
DSP Report: operator add_ln703_3333_fu_38684313_p2 is absorbed into DSP add_ln703_3333_reg_38703653_reg.
DSP Report: operator mul_ln1118_2008_fu_3715_p2 is absorbed into DSP add_ln703_3333_reg_38703653_reg.
DSP Report: Generating DSP mul_ln1118_2040_fu_7304_p2, operation Mode is: A''*(B:0x3ffe6).
DSP Report: register mul_ln1118_2040_fu_7304_p2 is absorbed into DSP mul_ln1118_2040_fu_7304_p2.
DSP Report: register mul_ln1118_2040_fu_7304_p2 is absorbed into DSP mul_ln1118_2040_fu_7304_p2.
DSP Report: operator mul_ln1118_2040_fu_7304_p2 is absorbed into DSP mul_ln1118_2040_fu_7304_p2.
DSP Report: Generating DSP mul_ln1118_2929_fu_5689_p2, operation Mode is: A''*(B:0x23).
DSP Report: register data_190_V_read_1_reg_38695905_reg is absorbed into DSP mul_ln1118_2929_fu_5689_p2.
DSP Report: register data_190_V_read_1_reg_38695905_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2929_fu_5689_p2.
DSP Report: operator mul_ln1118_2929_fu_5689_p2 is absorbed into DSP mul_ln1118_2929_fu_5689_p2.
DSP Report: Generating DSP add_ln703_3755_fu_38686966_p2, operation Mode is: PCIN+A''*(B:0x37).
DSP Report: register data_181_V_read_1_reg_38696030_reg is absorbed into DSP add_ln703_3755_fu_38686966_p2.
DSP Report: register data_181_V_read_1_reg_38696030_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3755_fu_38686966_p2.
DSP Report: operator add_ln703_3755_fu_38686966_p2 is absorbed into DSP add_ln703_3755_fu_38686966_p2.
DSP Report: operator mul_ln1118_2782_fu_4976_p2 is absorbed into DSP add_ln703_3755_fu_38686966_p2.
DSP Report: Generating DSP mul_ln1118_2699_fu_4246_p2, operation Mode is: A''*(B:0x35).
DSP Report: register data_176_V_read_1_reg_38696100_reg is absorbed into DSP mul_ln1118_2699_fu_4246_p2.
DSP Report: register data_176_V_read_1_reg_38696100_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2699_fu_4246_p2.
DSP Report: operator mul_ln1118_2699_fu_4246_p2 is absorbed into DSP mul_ln1118_2699_fu_4246_p2.
DSP Report: Generating DSP add_ln703_3753_fu_38686960_p2, operation Mode is: PCIN+A''*(B:0x3a).
DSP Report: register data_167_V_read_1_reg_38696226_reg is absorbed into DSP add_ln703_3753_fu_38686960_p2.
DSP Report: register data_167_V_read_1_reg_38696226_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3753_fu_38686960_p2.
DSP Report: operator add_ln703_3753_fu_38686960_p2 is absorbed into DSP add_ln703_3753_fu_38686960_p2.
DSP Report: operator mul_ln1118_2547_fu_6055_p2 is absorbed into DSP add_ln703_3753_fu_38686960_p2.
DSP Report: Generating DSP add_ln703_3753_fu_38686960_p2, operation Mode is: PCIN+A''*(B:0x35).
DSP Report: register data_161_V_read_1_reg_38696319_reg is absorbed into DSP add_ln703_3753_fu_38686960_p2.
DSP Report: register data_161_V_read_1_reg_38696319_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3753_fu_38686960_p2.
DSP Report: operator add_ln703_3753_fu_38686960_p2 is absorbed into DSP add_ln703_3753_fu_38686960_p2.
DSP Report: operator mul_ln1118_2454_fu_6884_p2 is absorbed into DSP add_ln703_3753_fu_38686960_p2.
DSP Report: Generating DSP add_ln703_3753_reg_38704108_reg, operation Mode is: PCIN+A''*(B:0x34).
DSP Report: register data_172_V_read_1_reg_38696155_reg is absorbed into DSP add_ln703_3753_reg_38704108_reg.
DSP Report: register data_172_V_read_1_reg_38696155_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3753_reg_38704108_reg.
DSP Report: register add_ln703_3753_reg_38704108_reg is absorbed into DSP add_ln703_3753_reg_38704108_reg.
DSP Report: operator add_ln703_3753_fu_38686960_p2 is absorbed into DSP add_ln703_3753_reg_38704108_reg.
DSP Report: operator mul_ln1118_2633_fu_7190_p2 is absorbed into DSP add_ln703_3753_reg_38704108_reg.
DSP Report: Generating DSP mul_ln1118_2439_fu_4168_p2, operation Mode is: A''*(B:0x3b).
DSP Report: register data_160_V_read_1_reg_38696333_reg is absorbed into DSP mul_ln1118_2439_fu_4168_p2.
DSP Report: register data_160_V_read_1_reg_38696333_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2439_fu_4168_p2.
DSP Report: operator mul_ln1118_2439_fu_4168_p2 is absorbed into DSP mul_ln1118_2439_fu_4168_p2.
DSP Report: Generating DSP add_ln703_3749_fu_38686924_p2, operation Mode is: PCIN+A''*(B:0x2e).
DSP Report: register data_152_V_read_1_reg_38696457_reg is absorbed into DSP add_ln703_3749_fu_38686924_p2.
DSP Report: register data_152_V_read_1_reg_38696457_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3749_fu_38686924_p2.
DSP Report: operator add_ln703_3749_fu_38686924_p2 is absorbed into DSP add_ln703_3749_fu_38686924_p2.
DSP Report: operator mul_ln1118_2316_fu_5927_p2 is absorbed into DSP add_ln703_3749_fu_38686924_p2.
DSP Report: Generating DSP mul_ln1118_2056_fu_4653_p2, operation Mode is: A''*(B:0x29).
DSP Report: register data_136_V_read_1_reg_38696686_reg is absorbed into DSP mul_ln1118_2056_fu_4653_p2.
DSP Report: register data_136_V_read_1_reg_38696686_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2056_fu_4653_p2.
DSP Report: operator mul_ln1118_2056_fu_4653_p2 is absorbed into DSP mul_ln1118_2056_fu_4653_p2.
DSP Report: Generating DSP add_ln703_3748_fu_38686914_p2, operation Mode is: C+A''*(B:0x3ffc9).
DSP Report: register add_ln703_3748_fu_38686914_p2 is absorbed into DSP add_ln703_3748_fu_38686914_p2.
DSP Report: register add_ln703_3748_fu_38686914_p2 is absorbed into DSP add_ln703_3748_fu_38686914_p2.
DSP Report: operator add_ln703_3748_fu_38686914_p2 is absorbed into DSP add_ln703_3748_fu_38686914_p2.
DSP Report: operator mul_ln1118_2990_fu_4575_p2 is absorbed into DSP add_ln703_3748_fu_38686914_p2.
DSP Report: Generating DSP mul_ln1118_2693_fu_5041_p2, operation Mode is: A''*(B:0x3ff27).
DSP Report: register mul_ln1118_2693_fu_5041_p2 is absorbed into DSP mul_ln1118_2693_fu_5041_p2.
DSP Report: register mul_ln1118_2693_fu_5041_p2 is absorbed into DSP mul_ln1118_2693_fu_5041_p2.
DSP Report: operator mul_ln1118_2693_fu_5041_p2 is absorbed into DSP mul_ln1118_2693_fu_5041_p2.
DSP Report: Generating DSP mul_ln1118_2710_fu_5107_p2, operation Mode is: A''*(B:0x3ff12).
DSP Report: register mul_ln1118_2710_fu_5107_p2 is absorbed into DSP mul_ln1118_2710_fu_5107_p2.
DSP Report: register mul_ln1118_2710_fu_5107_p2 is absorbed into DSP mul_ln1118_2710_fu_5107_p2.
DSP Report: operator mul_ln1118_2710_fu_5107_p2 is absorbed into DSP mul_ln1118_2710_fu_5107_p2.
DSP Report: Generating DSP mul_ln1118_2559_fu_6830_p2, operation Mode is: A''*(B:0x3ff11).
DSP Report: register mul_ln1118_2559_fu_6830_p2 is absorbed into DSP mul_ln1118_2559_fu_6830_p2.
DSP Report: register mul_ln1118_2559_fu_6830_p2 is absorbed into DSP mul_ln1118_2559_fu_6830_p2.
DSP Report: operator mul_ln1118_2559_fu_6830_p2 is absorbed into DSP mul_ln1118_2559_fu_6830_p2.
DSP Report: Generating DSP mul_ln1118_2479_fu_6935_p2, operation Mode is: A''*(B:0x3ff39).
DSP Report: register mul_ln1118_2479_fu_6935_p2 is absorbed into DSP mul_ln1118_2479_fu_6935_p2.
DSP Report: register mul_ln1118_2479_fu_6935_p2 is absorbed into DSP mul_ln1118_2479_fu_6935_p2.
DSP Report: operator mul_ln1118_2479_fu_6935_p2 is absorbed into DSP mul_ln1118_2479_fu_6935_p2.
DSP Report: Generating DSP mul_ln1118_2543_fu_4406_p2, operation Mode is: A''*(B:0x3ff18).
DSP Report: register mul_ln1118_2543_fu_4406_p2 is absorbed into DSP mul_ln1118_2543_fu_4406_p2.
DSP Report: register mul_ln1118_2543_fu_4406_p2 is absorbed into DSP mul_ln1118_2543_fu_4406_p2.
DSP Report: operator mul_ln1118_2543_fu_4406_p2 is absorbed into DSP mul_ln1118_2543_fu_4406_p2.
DSP Report: Generating DSP mul_ln1118_2435_fu_5251_p2, operation Mode is: A''*(B:0x3ff72).
DSP Report: register mul_ln1118_2435_fu_5251_p2 is absorbed into DSP mul_ln1118_2435_fu_5251_p2.
DSP Report: register mul_ln1118_2435_fu_5251_p2 is absorbed into DSP mul_ln1118_2435_fu_5251_p2.
DSP Report: operator mul_ln1118_2435_fu_5251_p2 is absorbed into DSP mul_ln1118_2435_fu_5251_p2.
DSP Report: Generating DSP mul_ln1118_2909_fu_6581_p2, operation Mode is: A''*(B:0xb1).
DSP Report: register data_189_V_read_1_reg_38695917_reg is absorbed into DSP mul_ln1118_2909_fu_6581_p2.
DSP Report: register data_189_V_read_1_reg_38695917_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2909_fu_6581_p2.
DSP Report: operator mul_ln1118_2909_fu_6581_p2 is absorbed into DSP mul_ln1118_2909_fu_6581_p2.
DSP Report: Generating DSP add_ln703_3238_fu_38683783_p2, operation Mode is: PCIN+A''*(B:0x95).
DSP Report: register data_178_V_read_1_reg_38696072_reg is absorbed into DSP add_ln703_3238_fu_38683783_p2.
DSP Report: register data_178_V_read_1_reg_38696072_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3238_fu_38683783_p2.
DSP Report: operator add_ln703_3238_fu_38683783_p2 is absorbed into DSP add_ln703_3238_fu_38683783_p2.
DSP Report: operator mul_ln1118_2726_fu_4494_p2 is absorbed into DSP add_ln703_3238_fu_38683783_p2.
DSP Report: Generating DSP add_ln703_3238_reg_38703523_reg, operation Mode is: PCIN+A''*(B:0xef).
DSP Report: register data_180_V_read_1_reg_38696046_reg is absorbed into DSP add_ln703_3238_reg_38703523_reg.
DSP Report: register data_180_V_read_1_reg_38696046_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3238_reg_38703523_reg.
DSP Report: register add_ln703_3238_reg_38703523_reg is absorbed into DSP add_ln703_3238_reg_38703523_reg.
DSP Report: operator add_ln703_3238_fu_38683783_p2 is absorbed into DSP add_ln703_3238_reg_38703523_reg.
DSP Report: operator mul_ln1118_2762_fu_6284_p2 is absorbed into DSP add_ln703_3238_reg_38703523_reg.
DSP Report: Generating DSP mul_ln1118_1952_fu_4875_p2, operation Mode is: A''*(B:0xd6).
DSP Report: register data_129_V_read_1_reg_38696782_reg is absorbed into DSP mul_ln1118_1952_fu_4875_p2.
DSP Report: register data_129_V_read_1_reg_38696782_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1952_fu_4875_p2.
DSP Report: operator mul_ln1118_1952_fu_4875_p2 is absorbed into DSP mul_ln1118_1952_fu_4875_p2.
DSP Report: Generating DSP add_ln703_3233_fu_38683751_p2, operation Mode is: PCIN+A''*(B:0xb0).
DSP Report: register data_118_V_read_1_reg_38696948_reg is absorbed into DSP add_ln703_3233_fu_38683751_p2.
DSP Report: register data_118_V_read_1_reg_38696948_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3233_fu_38683751_p2.
DSP Report: operator add_ln703_3233_fu_38683751_p2 is absorbed into DSP add_ln703_3233_fu_38683751_p2.
DSP Report: operator mul_ln1118_1788_fu_5896_p2 is absorbed into DSP add_ln703_3233_fu_38683751_p2.
DSP Report: Generating DSP add_ln703_3233_reg_38703513_reg, operation Mode is: PCIN+A''*(B:0xd0).
DSP Report: register data_122_V_read_1_reg_38696886_reg is absorbed into DSP add_ln703_3233_reg_38703513_reg.
DSP Report: register data_122_V_read_1_reg_38696886_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3233_reg_38703513_reg.
DSP Report: register add_ln703_3233_reg_38703513_reg is absorbed into DSP add_ln703_3233_reg_38703513_reg.
DSP Report: operator add_ln703_3233_fu_38683751_p2 is absorbed into DSP add_ln703_3233_reg_38703513_reg.
DSP Report: operator mul_ln1118_1847_fu_4796_p2 is absorbed into DSP add_ln703_3233_reg_38703513_reg.
DSP Report: Generating DSP mul_ln1118_2375_fu_4778_p2, operation Mode is: A''*(B:0xca).
DSP Report: register data_156_V_read_1_reg_38696396_reg is absorbed into DSP mul_ln1118_2375_fu_4778_p2.
DSP Report: register data_156_V_read_1_reg_38696396_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2375_fu_4778_p2.
DSP Report: operator mul_ln1118_2375_fu_4778_p2 is absorbed into DSP mul_ln1118_2375_fu_4778_p2.
DSP Report: Generating DSP add_ln703_3236_fu_38683767_p2, operation Mode is: PCIN+A''*(B:0xcf).
DSP Report: register data_141_V_read_1_reg_38696617_reg is absorbed into DSP add_ln703_3236_fu_38683767_p2.
DSP Report: register data_141_V_read_1_reg_38696617_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3236_fu_38683767_p2.
DSP Report: operator add_ln703_3236_fu_38683767_p2 is absorbed into DSP add_ln703_3236_fu_38683767_p2.
DSP Report: operator mul_ln1118_2134_fu_5271_p2 is absorbed into DSP add_ln703_3236_fu_38683767_p2.
DSP Report: Generating DSP add_ln703_3236_reg_38703518_reg, operation Mode is: PCIN+A''*(B:0x8d).
DSP Report: register data_145_V_read_1_reg_38696560_reg is absorbed into DSP add_ln703_3236_reg_38703518_reg.
DSP Report: register data_145_V_read_1_reg_38696560_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3236_reg_38703518_reg.
DSP Report: register add_ln703_3236_reg_38703518_reg is absorbed into DSP add_ln703_3236_reg_38703518_reg.
DSP Report: operator add_ln703_3236_fu_38683767_p2 is absorbed into DSP add_ln703_3236_reg_38703518_reg.
DSP Report: operator mul_ln1118_2202_fu_6594_p2 is absorbed into DSP add_ln703_3236_reg_38703518_reg.
DSP Report: Generating DSP mul_ln1118_2846_fu_5987_p2, operation Mode is: A''*(B:0x3ff5b).
DSP Report: register mul_ln1118_2846_fu_5987_p2 is absorbed into DSP mul_ln1118_2846_fu_5987_p2.
DSP Report: register mul_ln1118_2846_fu_5987_p2 is absorbed into DSP mul_ln1118_2846_fu_5987_p2.
DSP Report: operator mul_ln1118_2846_fu_5987_p2 is absorbed into DSP mul_ln1118_2846_fu_5987_p2.
DSP Report: Generating DSP mul_ln1118_2895_fu_4504_p2, operation Mode is: A''*(B:0x3ff09).
DSP Report: register mul_ln1118_2895_fu_4504_p2 is absorbed into DSP mul_ln1118_2895_fu_4504_p2.
DSP Report: register mul_ln1118_2895_fu_4504_p2 is absorbed into DSP mul_ln1118_2895_fu_4504_p2.
DSP Report: operator mul_ln1118_2895_fu_4504_p2 is absorbed into DSP mul_ln1118_2895_fu_4504_p2.
DSP Report: Generating DSP mul_ln1118_1578_fu_5001_p2, operation Mode is: A''*(B:0x9c).
DSP Report: register data_104_V_read_1_reg_38697151_reg is absorbed into DSP mul_ln1118_1578_fu_5001_p2.
DSP Report: register data_104_V_read_1_reg_38697151_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1578_fu_5001_p2.
DSP Report: operator mul_ln1118_1578_fu_5001_p2 is absorbed into DSP mul_ln1118_1578_fu_5001_p2.
DSP Report: Generating DSP add_ln703_3226_fu_38683699_p2, operation Mode is: PCIN+A''*(B:0x9b).
DSP Report: register data_103_V_read_1_reg_38697166_reg is absorbed into DSP add_ln703_3226_fu_38683699_p2.
DSP Report: register data_103_V_read_1_reg_38697166_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3226_fu_38683699_p2.
DSP Report: operator add_ln703_3226_fu_38683699_p2 is absorbed into DSP add_ln703_3226_fu_38683699_p2.
DSP Report: operator mul_ln1118_1565_fu_5773_p2 is absorbed into DSP add_ln703_3226_fu_38683699_p2.
DSP Report: Generating DSP mul_ln1118_2969_fu_7386_p2, operation Mode is: A''*(B:0x3ff0d).
DSP Report: register mul_ln1118_2969_fu_7386_p2 is absorbed into DSP mul_ln1118_2969_fu_7386_p2.
DSP Report: register mul_ln1118_2969_fu_7386_p2 is absorbed into DSP mul_ln1118_2969_fu_7386_p2.
DSP Report: operator mul_ln1118_2969_fu_7386_p2 is absorbed into DSP mul_ln1118_2969_fu_7386_p2.
DSP Report: Generating DSP mul_ln1118_2830_fu_6078_p2, operation Mode is: A''*(B:0x3ff26).
DSP Report: register mul_ln1118_2830_fu_6078_p2 is absorbed into DSP mul_ln1118_2830_fu_6078_p2.
DSP Report: register mul_ln1118_2830_fu_6078_p2 is absorbed into DSP mul_ln1118_2830_fu_6078_p2.
DSP Report: operator mul_ln1118_2830_fu_6078_p2 is absorbed into DSP mul_ln1118_2830_fu_6078_p2.
DSP Report: Generating DSP mul_ln1118_1634_fu_4967_p2, operation Mode is: A''*(B:0xb6).
DSP Report: register data_108_V_read_1_reg_38697092_reg is absorbed into DSP mul_ln1118_1634_fu_4967_p2.
DSP Report: register data_108_V_read_1_reg_38697092_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1634_fu_4967_p2.
DSP Report: operator mul_ln1118_1634_fu_4967_p2 is absorbed into DSP mul_ln1118_1634_fu_4967_p2.
DSP Report: Generating DSP add_ln703_3231_fu_38683735_p2, operation Mode is: PCIN+A''*(B:0xae).
DSP Report: register data_105_V_read_1_reg_38697136_reg is absorbed into DSP add_ln703_3231_fu_38683735_p2.
DSP Report: register data_105_V_read_1_reg_38697136_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3231_fu_38683735_p2.
DSP Report: operator add_ln703_3231_fu_38683735_p2 is absorbed into DSP add_ln703_3231_fu_38683735_p2.
DSP Report: operator mul_ln1118_1591_fu_5397_p2 is absorbed into DSP add_ln703_3231_fu_38683735_p2.
DSP Report: Generating DSP add_ln703_3231_reg_38703508_reg, operation Mode is: PCIN+A''*(B:0xdc).
DSP Report: register data_106_V_read_1_reg_38697122_reg is absorbed into DSP add_ln703_3231_reg_38703508_reg.
DSP Report: register data_106_V_read_1_reg_38697122_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3231_reg_38703508_reg.
DSP Report: register add_ln703_3231_reg_38703508_reg is absorbed into DSP add_ln703_3231_reg_38703508_reg.
DSP Report: operator add_ln703_3231_fu_38683735_p2 is absorbed into DSP add_ln703_3231_reg_38703508_reg.
DSP Report: operator mul_ln1118_1604_fu_4890_p2 is absorbed into DSP add_ln703_3231_reg_38703508_reg.
DSP Report: Generating DSP mul_ln1118_2863_fu_5364_p2, operation Mode is: A''*(B:0x75).
DSP Report: register data_186_V_read_1_reg_38695959_reg is absorbed into DSP mul_ln1118_2863_fu_5364_p2.
DSP Report: register data_186_V_read_1_reg_38695959_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2863_fu_5364_p2.
DSP Report: operator mul_ln1118_2863_fu_5364_p2 is absorbed into DSP mul_ln1118_2863_fu_5364_p2.
DSP Report: Generating DSP add_ln703_3262_fu_38683923_p2, operation Mode is: PCIN+A''*(B:0x51).
DSP Report: register data_169_V_read_1_reg_38696195_reg is absorbed into DSP add_ln703_3262_fu_38683923_p2.
DSP Report: register data_169_V_read_1_reg_38696195_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3262_fu_38683923_p2.
DSP Report: operator add_ln703_3262_fu_38683923_p2 is absorbed into DSP add_ln703_3262_fu_38683923_p2.
DSP Report: operator mul_ln1118_2577_fu_3973_p2 is absorbed into DSP add_ln703_3262_fu_38683923_p2.
DSP Report: Generating DSP add_ln703_3262_reg_38703553_reg, operation Mode is: PCIN+A''*(B:0x49).
DSP Report: register data_174_V_read_1_reg_38696126_reg is absorbed into DSP add_ln703_3262_reg_38703553_reg.
DSP Report: register data_174_V_read_1_reg_38696126_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3262_reg_38703553_reg.
DSP Report: register add_ln703_3262_reg_38703553_reg is absorbed into DSP add_ln703_3262_reg_38703553_reg.
DSP Report: operator add_ln703_3262_fu_38683923_p2 is absorbed into DSP add_ln703_3262_reg_38703553_reg.
DSP Report: operator mul_ln1118_2660_fu_4395_p2 is absorbed into DSP add_ln703_3262_reg_38703553_reg.
DSP Report: Generating DSP mul_ln1118_2513_fu_7085_p2, operation Mode is: A''*(B:0x6d).
DSP Report: register data_165_V_read_1_reg_38696258_reg is absorbed into DSP mul_ln1118_2513_fu_7085_p2.
DSP Report: register data_165_V_read_1_reg_38696258_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2513_fu_7085_p2.
DSP Report: operator mul_ln1118_2513_fu_7085_p2 is absorbed into DSP mul_ln1118_2513_fu_7085_p2.
DSP Report: Generating DSP add_ln703_3260_fu_38683907_p2, operation Mode is: PCIN+A''*(B:0x67).
DSP Report: register data_149_V_read_1_reg_38696506_reg is absorbed into DSP add_ln703_3260_fu_38683907_p2.
DSP Report: register data_149_V_read_1_reg_38696506_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3260_fu_38683907_p2.
DSP Report: operator add_ln703_3260_fu_38683907_p2 is absorbed into DSP add_ln703_3260_fu_38683907_p2.
DSP Report: operator mul_ln1118_2265_fu_6960_p2 is absorbed into DSP add_ln703_3260_fu_38683907_p2.
DSP Report: Generating DSP add_ln703_3260_reg_38703548_reg, operation Mode is: PCIN+A''*(B:0x4d).
DSP Report: register data_150_V_read_1_reg_38696490_reg is absorbed into DSP add_ln703_3260_reg_38703548_reg.
DSP Report: register data_150_V_read_1_reg_38696490_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3260_reg_38703548_reg.
DSP Report: register add_ln703_3260_reg_38703548_reg is absorbed into DSP add_ln703_3260_reg_38703548_reg.
DSP Report: operator add_ln703_3260_fu_38683907_p2 is absorbed into DSP add_ln703_3260_reg_38703548_reg.
DSP Report: operator mul_ln1118_2281_fu_7203_p2 is absorbed into DSP add_ln703_3260_reg_38703548_reg.
DSP Report: Generating DSP mul_ln1118_1940_fu_5258_p2, operation Mode is: A''*(B:0x74).
DSP Report: register data_128_V_read_1_reg_38696799_reg is absorbed into DSP mul_ln1118_1940_fu_5258_p2.
DSP Report: register data_128_V_read_1_reg_38696799_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1940_fu_5258_p2.
DSP Report: operator mul_ln1118_1940_fu_5258_p2 is absorbed into DSP mul_ln1118_1940_fu_5258_p2.
DSP Report: Generating DSP add_ln703_3258_fu_38683891_p2, operation Mode is: PCIN+A''*(B:0x43).
DSP Report: register data_119_V_read_1_reg_38696932_reg is absorbed into DSP add_ln703_3258_fu_38683891_p2.
DSP Report: register data_119_V_read_1_reg_38696932_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3258_fu_38683891_p2.
DSP Report: operator add_ln703_3258_fu_38683891_p2 is absorbed into DSP add_ln703_3258_fu_38683891_p2.
DSP Report: operator mul_ln1118_1802_fu_4427_p2 is absorbed into DSP add_ln703_3258_fu_38683891_p2.
DSP Report: Generating DSP add_ln703_3258_fu_38683891_p2, operation Mode is: PCIN+A''*(B:0x4b).
DSP Report: register data_124_V_read_1_reg_38696854_reg is absorbed into DSP add_ln703_3258_fu_38683891_p2.
DSP Report: register data_124_V_read_1_reg_38696854_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3258_fu_38683891_p2.
DSP Report: operator add_ln703_3258_fu_38683891_p2 is absorbed into DSP add_ln703_3258_fu_38683891_p2.
DSP Report: operator mul_ln1118_1878_fu_5502_p2 is absorbed into DSP add_ln703_3258_fu_38683891_p2.
DSP Report: Generating DSP mul_ln1118_2217_fu_6134_p2, operation Mode is: A''*(B:0x49).
DSP Report: register data_146_V_read_1_reg_38696548_reg is absorbed into DSP mul_ln1118_2217_fu_6134_p2.
DSP Report: register data_146_V_read_1_reg_38696548_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2217_fu_6134_p2.
DSP Report: operator mul_ln1118_2217_fu_6134_p2 is absorbed into DSP mul_ln1118_2217_fu_6134_p2.
DSP Report: Generating DSP add_ln703_3257_fu_38683881_p2, operation Mode is: PCIN+A''*(B:0x4c).
DSP Report: register data_136_V_read_1_reg_38696686_reg is absorbed into DSP add_ln703_3257_fu_38683881_p2.
DSP Report: register data_136_V_read_1_reg_38696686_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3257_fu_38683881_p2.
DSP Report: operator add_ln703_3257_fu_38683881_p2 is absorbed into DSP add_ln703_3257_fu_38683881_p2.
DSP Report: operator mul_ln1118_2051_fu_5378_p2 is absorbed into DSP add_ln703_3257_fu_38683881_p2.
DSP Report: Generating DSP add_ln703_3257_fu_38683881_p2, operation Mode is: PCIN+A''*(B:0x5d).
DSP Report: register data_144_V_read_1_reg_38696575_reg is absorbed into DSP add_ln703_3257_fu_38683881_p2.
DSP Report: register data_144_V_read_1_reg_38696575_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3257_fu_38683881_p2.
DSP Report: operator add_ln703_3257_fu_38683881_p2 is absorbed into DSP add_ln703_3257_fu_38683881_p2.
DSP Report: operator mul_ln1118_2184_fu_7449_p2 is absorbed into DSP add_ln703_3257_fu_38683881_p2.
DSP Report: Generating DSP add_ln703_3258_reg_38703543_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_3258_reg_38703543_reg is absorbed into DSP add_ln703_3258_reg_38703543_reg.
DSP Report: operator add_ln703_3258_fu_38683891_p2 is absorbed into DSP add_ln703_3258_reg_38703543_reg.
DSP Report: Generating DSP mul_ln1118_2408_fu_4125_p2, operation Mode is: A''*(B:0x3ff92).
DSP Report: register mul_ln1118_2408_fu_4125_p2 is absorbed into DSP mul_ln1118_2408_fu_4125_p2.
DSP Report: register mul_ln1118_2408_fu_4125_p2 is absorbed into DSP mul_ln1118_2408_fu_4125_p2.
DSP Report: operator mul_ln1118_2408_fu_4125_p2 is absorbed into DSP mul_ln1118_2408_fu_4125_p2.
DSP Report: Generating DSP mul_ln1118_2643_fu_3779_p2, operation Mode is: A''*(B:0x3ffa4).
DSP Report: register mul_ln1118_2643_fu_3779_p2 is absorbed into DSP mul_ln1118_2643_fu_3779_p2.
DSP Report: register mul_ln1118_2643_fu_3779_p2 is absorbed into DSP mul_ln1118_2643_fu_3779_p2.
DSP Report: operator mul_ln1118_2643_fu_3779_p2 is absorbed into DSP mul_ln1118_2643_fu_3779_p2.
DSP Report: Generating DSP mul_ln1118_1712_fu_6803_p2, operation Mode is: A''*(B:0x4c).
DSP Report: register data_113_V_read_1_reg_38697020_reg is absorbed into DSP mul_ln1118_1712_fu_6803_p2.
DSP Report: register data_113_V_read_1_reg_38697020_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1712_fu_6803_p2.
DSP Report: operator mul_ln1118_1712_fu_6803_p2 is absorbed into DSP mul_ln1118_1712_fu_6803_p2.
DSP Report: Generating DSP add_ln703_3250_fu_38683833_p2, operation Mode is: PCIN+A''*(B:0x5d).
DSP Report: register data_110_V_read_1_reg_38697067_reg is absorbed into DSP add_ln703_3250_fu_38683833_p2.
DSP Report: register data_110_V_read_1_reg_38697067_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3250_fu_38683833_p2.
DSP Report: operator add_ln703_3250_fu_38683833_p2 is absorbed into DSP add_ln703_3250_fu_38683833_p2.
DSP Report: operator mul_ln1118_1668_fu_6729_p2 is absorbed into DSP add_ln703_3250_fu_38683833_p2.
DSP Report: Generating DSP mul_ln1118_2924_fu_5343_p2, operation Mode is: A''*(B:0x3ffb1).
DSP Report: register mul_ln1118_2924_fu_5343_p2 is absorbed into DSP mul_ln1118_2924_fu_5343_p2.
DSP Report: register mul_ln1118_2924_fu_5343_p2 is absorbed into DSP mul_ln1118_2924_fu_5343_p2.
DSP Report: operator mul_ln1118_2924_fu_5343_p2 is absorbed into DSP mul_ln1118_2924_fu_5343_p2.
DSP Report: Generating DSP mul_ln1118_2168_fu_5305_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_2168_fu_5305_p2 is absorbed into DSP mul_ln1118_2168_fu_5305_p2.
DSP Report: register mul_ln1118_2168_fu_5305_p2 is absorbed into DSP mul_ln1118_2168_fu_5305_p2.
DSP Report: operator mul_ln1118_2168_fu_5305_p2 is absorbed into DSP mul_ln1118_2168_fu_5305_p2.
DSP Report: Generating DSP mul_ln1118_2528_fu_7072_p2, operation Mode is: A''*(B:0x216).
DSP Report: register data_166_V_read_1_reg_38696242_reg is absorbed into DSP mul_ln1118_2528_fu_7072_p2.
DSP Report: register data_166_V_read_1_reg_38696242_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2528_fu_7072_p2.
DSP Report: operator mul_ln1118_2528_fu_7072_p2 is absorbed into DSP mul_ln1118_2528_fu_7072_p2.
DSP Report: Generating DSP add_ln703_3199_reg_38703463_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_3199_reg_38703463_reg is absorbed into DSP add_ln703_3199_reg_38703463_reg.
DSP Report: operator add_ln703_3199_fu_38683547_p2 is absorbed into DSP add_ln703_3199_reg_38703463_reg.
DSP Report: Generating DSP mul_ln1118_2098_fu_6583_p2, operation Mode is: A''*(B:0x3febb).
DSP Report: register mul_ln1118_2098_fu_6583_p2 is absorbed into DSP mul_ln1118_2098_fu_6583_p2.
DSP Report: register mul_ln1118_2098_fu_6583_p2 is absorbed into DSP mul_ln1118_2098_fu_6583_p2.
DSP Report: operator mul_ln1118_2098_fu_6583_p2 is absorbed into DSP mul_ln1118_2098_fu_6583_p2.
DSP Report: Generating DSP add_ln703_3201_fu_38683553_p2, operation Mode is: C+A''*(B:0x246).
DSP Report: register data_172_V_read_1_reg_38696155_reg is absorbed into DSP add_ln703_3201_fu_38683553_p2.
DSP Report: register data_172_V_read_1_reg_38696155_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3201_fu_38683553_p2.
DSP Report: operator add_ln703_3201_fu_38683553_p2 is absorbed into DSP add_ln703_3201_fu_38683553_p2.
DSP Report: operator mul_ln1118_2627_fu_4226_p2 is absorbed into DSP add_ln703_3201_fu_38683553_p2.
DSP Report: Generating DSP mul_ln1118_2610_fu_3994_p2, operation Mode is: A''*(B:0x236).
DSP Report: register data_171_V_read_1_reg_38696167_reg is absorbed into DSP mul_ln1118_2610_fu_3994_p2.
DSP Report: register data_171_V_read_1_reg_38696167_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2610_fu_3994_p2.
DSP Report: operator mul_ln1118_2610_fu_3994_p2 is absorbed into DSP mul_ln1118_2610_fu_3994_p2.
DSP Report: Generating DSP mul_ln1118_2084_fu_4068_p2, operation Mode is: A''*(B:0x3ff6d).
DSP Report: register mul_ln1118_2084_fu_4068_p2 is absorbed into DSP mul_ln1118_2084_fu_4068_p2.
DSP Report: register mul_ln1118_2084_fu_4068_p2 is absorbed into DSP mul_ln1118_2084_fu_4068_p2.
DSP Report: operator mul_ln1118_2084_fu_4068_p2 is absorbed into DSP mul_ln1118_2084_fu_4068_p2.
DSP Report: Generating DSP mul_ln1118_1892_fu_5154_p2, operation Mode is: A''*(B:0x3ff4c).
DSP Report: register mul_ln1118_1892_fu_5154_p2 is absorbed into DSP mul_ln1118_1892_fu_5154_p2.
DSP Report: register mul_ln1118_1892_fu_5154_p2 is absorbed into DSP mul_ln1118_1892_fu_5154_p2.
DSP Report: operator mul_ln1118_1892_fu_5154_p2 is absorbed into DSP mul_ln1118_1892_fu_5154_p2.
DSP Report: Generating DSP mul_ln1118_1619_fu_7594_p2, operation Mode is: A''*(B:0x3ff67).
DSP Report: register mul_ln1118_1619_fu_7594_p2 is absorbed into DSP mul_ln1118_1619_fu_7594_p2.
DSP Report: register mul_ln1118_1619_fu_7594_p2 is absorbed into DSP mul_ln1118_1619_fu_7594_p2.
DSP Report: operator mul_ln1118_1619_fu_7594_p2 is absorbed into DSP mul_ln1118_1619_fu_7594_p2.
DSP Report: Generating DSP add_ln703_3209_fu_38683607_p2, operation Mode is: C+A''*(B:0x1e6).
DSP Report: register data_175_V_read_1_reg_38696114_reg is absorbed into DSP add_ln703_3209_fu_38683607_p2.
DSP Report: register data_175_V_read_1_reg_38696114_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3209_fu_38683607_p2.
DSP Report: operator add_ln703_3209_fu_38683607_p2 is absorbed into DSP add_ln703_3209_fu_38683607_p2.
DSP Report: operator mul_ln1118_2677_fu_6362_p2 is absorbed into DSP add_ln703_3209_fu_38683607_p2.
DSP Report: Generating DSP add_ln703_3210_reg_38703478_reg, operation Mode is: PCIN+A''*(B:0x12f).
DSP Report: register data_170_V_read_1_reg_38696181_reg is absorbed into DSP add_ln703_3210_reg_38703478_reg.
DSP Report: register data_170_V_read_1_reg_38696181_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3210_reg_38703478_reg.
DSP Report: register add_ln703_3210_reg_38703478_reg is absorbed into DSP add_ln703_3210_reg_38703478_reg.
DSP Report: operator add_ln703_3210_fu_38683617_p2 is absorbed into DSP add_ln703_3210_reg_38703478_reg.
DSP Report: operator mul_ln1118_2591_fu_6342_p2 is absorbed into DSP add_ln703_3210_reg_38703478_reg.
DSP Report: Generating DSP mul_ln1118_2359_fu_3898_p2, operation Mode is: A''*(B:0x166).
DSP Report: register data_155_V_read_1_reg_38696410_reg is absorbed into DSP mul_ln1118_2359_fu_3898_p2.
DSP Report: register data_155_V_read_1_reg_38696410_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2359_fu_3898_p2.
DSP Report: operator mul_ln1118_2359_fu_3898_p2 is absorbed into DSP mul_ln1118_2359_fu_3898_p2.
DSP Report: Generating DSP add_ln703_3207_fu_38683591_p2, operation Mode is: PCIN+A''*(B:0x11e).
DSP Report: register data_127_V_read_1_reg_38696812_reg is absorbed into DSP add_ln703_3207_fu_38683591_p2.
DSP Report: register data_127_V_read_1_reg_38696812_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3207_fu_38683591_p2.
DSP Report: operator add_ln703_3207_fu_38683591_p2 is absorbed into DSP add_ln703_3207_fu_38683591_p2.
DSP Report: operator mul_ln1118_1926_fu_5402_p2 is absorbed into DSP add_ln703_3207_fu_38683591_p2.
DSP Report: Generating DSP mul_ln1118_3000_fu_5826_p2, operation Mode is: A''*(B:0x3fec5).
DSP Report: register mul_ln1118_3000_fu_5826_p2 is absorbed into DSP mul_ln1118_3000_fu_5826_p2.
DSP Report: register mul_ln1118_3000_fu_5826_p2 is absorbed into DSP mul_ln1118_3000_fu_5826_p2.
DSP Report: operator mul_ln1118_3000_fu_5826_p2 is absorbed into DSP mul_ln1118_3000_fu_5826_p2.
DSP Report: Generating DSP mul_ln1118_1403_fu_7407_p2, operation Mode is: A''*(B:0x5e).
DSP Report: register data_93_V_read_1_reg_38697319_reg is absorbed into DSP mul_ln1118_1403_fu_7407_p2.
DSP Report: register data_93_V_read_1_reg_38697319_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1403_fu_7407_p2.
DSP Report: operator mul_ln1118_1403_fu_7407_p2 is absorbed into DSP mul_ln1118_1403_fu_7407_p2.
DSP Report: Generating DSP add_ln703_1843_fu_38675055_p2, operation Mode is: PCIN+A''*(B:0x7d).
DSP Report: register data_137_V_read_1_reg_38696673_reg is absorbed into DSP add_ln703_1843_fu_38675055_p2.
DSP Report: register data_137_V_read_1_reg_38696673_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1843_fu_38675055_p2.
DSP Report: operator add_ln703_1843_fu_38675055_p2 is absorbed into DSP add_ln703_1843_fu_38675055_p2.
DSP Report: operator mul_ln1118_2058_fu_6609_p2 is absorbed into DSP add_ln703_1843_fu_38675055_p2.
DSP Report: Generating DSP mul_ln1118_1325_fu_4240_p2, operation Mode is: A''*(B:0x3ffcd).
DSP Report: register mul_ln1118_1325_fu_4240_p2 is absorbed into DSP mul_ln1118_1325_fu_4240_p2.
DSP Report: register mul_ln1118_1325_fu_4240_p2 is absorbed into DSP mul_ln1118_1325_fu_4240_p2.
DSP Report: operator mul_ln1118_1325_fu_4240_p2 is absorbed into DSP mul_ln1118_1325_fu_4240_p2.
DSP Report: Generating DSP mul_ln1118_2507_fu_3889_p2, operation Mode is: A''*(B:0x3ff33).
DSP Report: register mul_ln1118_2507_fu_3889_p2 is absorbed into DSP mul_ln1118_2507_fu_3889_p2.
DSP Report: register mul_ln1118_2507_fu_3889_p2 is absorbed into DSP mul_ln1118_2507_fu_3889_p2.
DSP Report: operator mul_ln1118_2507_fu_3889_p2 is absorbed into DSP mul_ln1118_2507_fu_3889_p2.
DSP Report: Generating DSP mul_ln1118_2622_fu_3742_p2, operation Mode is: A''*(B:0x3ff4e).
DSP Report: register mul_ln1118_2622_fu_3742_p2 is absorbed into DSP mul_ln1118_2622_fu_3742_p2.
DSP Report: register mul_ln1118_2622_fu_3742_p2 is absorbed into DSP mul_ln1118_2622_fu_3742_p2.
DSP Report: operator mul_ln1118_2622_fu_3742_p2 is absorbed into DSP mul_ln1118_2622_fu_3742_p2.
DSP Report: Generating DSP add_ln703_2961_fu_38682066_p2, operation Mode is: -C'+A''*(B:0x1d)+1-1.
DSP Report: register data_163_V_read_1_reg_38696287_reg is absorbed into DSP add_ln703_2961_fu_38682066_p2.
DSP Report: register add_ln703_2961_fu_38682066_p2 is absorbed into DSP add_ln703_2961_fu_38682066_p2.
DSP Report: register data_163_V_read_1_reg_38696287_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2961_fu_38682066_p2.
DSP Report: operator add_ln703_2961_fu_38682066_p2 is absorbed into DSP add_ln703_2961_fu_38682066_p2.
DSP Report: operator mul_ln1118_2475_fu_4695_p2 is absorbed into DSP add_ln703_2961_fu_38682066_p2.
DSP Report: Generating DSP mul_ln1118_1829_fu_5970_p2, operation Mode is: A''*(B:0x15).
DSP Report: register data_121_V_read_1_reg_38696902_reg is absorbed into DSP mul_ln1118_1829_fu_5970_p2.
DSP Report: register data_121_V_read_1_reg_38696902_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1829_fu_5970_p2.
DSP Report: operator mul_ln1118_1829_fu_5970_p2 is absorbed into DSP mul_ln1118_1829_fu_5970_p2.
DSP Report: Generating DSP add_ln703_2960_fu_38682056_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2960_fu_38682056_p2 is absorbed into DSP add_ln703_2960_fu_38682056_p2.
DSP Report: register add_ln703_2960_fu_38682056_p2 is absorbed into DSP add_ln703_2960_fu_38682056_p2.
DSP Report: register add_ln703_2960_fu_38682056_p2 is absorbed into DSP add_ln703_2960_fu_38682056_p2.
DSP Report: register add_ln703_2960_fu_38682056_p2 is absorbed into DSP add_ln703_2960_fu_38682056_p2.
DSP Report: register data_113_V_read_1_reg_38697020_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2960_fu_38682056_p2.
DSP Report: operator add_ln703_2960_fu_38682056_p2 is absorbed into DSP add_ln703_2960_fu_38682056_p2.
DSP Report: Generating DSP mul_ln1118_2063_fu_4894_p2, operation Mode is: A''*(B:0x3ffea).
DSP Report: register mul_ln1118_2063_fu_4894_p2 is absorbed into DSP mul_ln1118_2063_fu_4894_p2.
DSP Report: register mul_ln1118_2063_fu_4894_p2 is absorbed into DSP mul_ln1118_2063_fu_4894_p2.
DSP Report: operator mul_ln1118_2063_fu_4894_p2 is absorbed into DSP mul_ln1118_2063_fu_4894_p2.
DSP Report: Generating DSP mul_ln1118_2857_fu_4335_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_2857_fu_4335_p2 is absorbed into DSP mul_ln1118_2857_fu_4335_p2.
DSP Report: register mul_ln1118_2857_fu_4335_p2 is absorbed into DSP mul_ln1118_2857_fu_4335_p2.
DSP Report: operator mul_ln1118_2857_fu_4335_p2 is absorbed into DSP mul_ln1118_2857_fu_4335_p2.
DSP Report: Generating DSP mul_ln1118_2074_fu_5875_p2, operation Mode is: A''*(B:0xc2).
DSP Report: register data_138_V_read_1_reg_38696656_reg is absorbed into DSP mul_ln1118_2074_fu_5875_p2.
DSP Report: register data_138_V_read_1_reg_38696656_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_2074_fu_5875_p2.
DSP Report: operator mul_ln1118_2074_fu_5875_p2 is absorbed into DSP mul_ln1118_2074_fu_5875_p2.
DSP Report: Generating DSP add_ln703_1824_fu_38674937_p2, operation Mode is: PCIN+A''*(B:0xbd).
DSP Report: register data_81_V_read_1_reg_38697480_reg is absorbed into DSP add_ln703_1824_fu_38674937_p2.
DSP Report: register data_81_V_read_1_reg_38697480_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1824_fu_38674937_p2.
DSP Report: operator add_ln703_1824_fu_38674937_p2 is absorbed into DSP add_ln703_1824_fu_38674937_p2.
DSP Report: operator mul_ln1118_1220_fu_6904_p2 is absorbed into DSP add_ln703_1824_fu_38674937_p2.
DSP Report: Generating DSP mul_ln1118_1935_fu_7522_p2, operation Mode is: A''*(B:0x3ffca).
DSP Report: register mul_ln1118_1935_fu_7522_p2 is absorbed into DSP mul_ln1118_1935_fu_7522_p2.
DSP Report: register mul_ln1118_1935_fu_7522_p2 is absorbed into DSP mul_ln1118_1935_fu_7522_p2.
DSP Report: operator mul_ln1118_1935_fu_7522_p2 is absorbed into DSP mul_ln1118_1935_fu_7522_p2.
DSP Report: Generating DSP add_ln703_2941_fu_38681914_p2, operation Mode is: C+A''*(B:0x4f).
DSP Report: register data_158_V_read_1_reg_38696366_reg is absorbed into DSP add_ln703_2941_fu_38681914_p2.
DSP Report: register data_158_V_read_1_reg_38696366_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2941_fu_38681914_p2.
DSP Report: operator add_ln703_2941_fu_38681914_p2 is absorbed into DSP add_ln703_2941_fu_38681914_p2.
DSP Report: operator mul_ln1118_2402_fu_4119_p2 is absorbed into DSP add_ln703_2941_fu_38681914_p2.
DSP Report: Generating DSP mul_ln1118_1193_fu_6022_p2, operation Mode is: A''*(B:0x158).
DSP Report: register data_79_V_read_1_reg_38697508_reg is absorbed into DSP mul_ln1118_1193_fu_6022_p2.
DSP Report: register data_79_V_read_1_reg_38697508_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1193_fu_6022_p2.
DSP Report: operator mul_ln1118_1193_fu_6022_p2 is absorbed into DSP mul_ln1118_1193_fu_6022_p2.
DSP Report: Generating DSP add_ln703_1798_fu_38674761_p2, operation Mode is: C+A''*(B:0x3fe3e).
DSP Report: register add_ln703_1798_fu_38674761_p2 is absorbed into DSP add_ln703_1798_fu_38674761_p2.
DSP Report: register add_ln703_1798_fu_38674761_p2 is absorbed into DSP add_ln703_1798_fu_38674761_p2.
DSP Report: operator add_ln703_1798_fu_38674761_p2 is absorbed into DSP add_ln703_1798_fu_38674761_p2.
DSP Report: operator mul_ln1118_2239_fu_5468_p2 is absorbed into DSP add_ln703_1798_fu_38674761_p2.
DSP Report: Generating DSP mul_ln1118_2224_fu_5473_p2, operation Mode is: A''*(B:0x3fe61).
DSP Report: register mul_ln1118_2224_fu_5473_p2 is absorbed into DSP mul_ln1118_2224_fu_5473_p2.
DSP Report: register mul_ln1118_2224_fu_5473_p2 is absorbed into DSP mul_ln1118_2224_fu_5473_p2.
DSP Report: operator mul_ln1118_2224_fu_5473_p2 is absorbed into DSP mul_ln1118_2224_fu_5473_p2.
DSP Report: Generating DSP mul_ln1118_1999_fu_6913_p2, operation Mode is: A''*(B:0x3fea2).
DSP Report: register mul_ln1118_1999_fu_6913_p2 is absorbed into DSP mul_ln1118_1999_fu_6913_p2.
DSP Report: register mul_ln1118_1999_fu_6913_p2 is absorbed into DSP mul_ln1118_1999_fu_6913_p2.
DSP Report: operator mul_ln1118_1999_fu_6913_p2 is absorbed into DSP mul_ln1118_1999_fu_6913_p2.
DSP Report: Generating DSP mul_ln1118_2013_fu_5451_p2, operation Mode is: A''*(B:0x3febe).
DSP Report: register mul_ln1118_2013_fu_5451_p2 is absorbed into DSP mul_ln1118_2013_fu_5451_p2.
DSP Report: register mul_ln1118_2013_fu_5451_p2 is absorbed into DSP mul_ln1118_2013_fu_5451_p2.
DSP Report: operator mul_ln1118_2013_fu_5451_p2 is absorbed into DSP mul_ln1118_2013_fu_5451_p2.
DSP Report: Generating DSP mul_ln1118_1765_fu_3846_p2, operation Mode is: A''*(B:0x3fed6).
DSP Report: register mul_ln1118_1765_fu_3846_p2 is absorbed into DSP mul_ln1118_1765_fu_3846_p2.
DSP Report: register mul_ln1118_1765_fu_3846_p2 is absorbed into DSP mul_ln1118_1765_fu_3846_p2.
DSP Report: operator mul_ln1118_1765_fu_3846_p2 is absorbed into DSP mul_ln1118_1765_fu_3846_p2.
DSP Report: Generating DSP mul_ln1118_1972_fu_5265_p2, operation Mode is: A''*(B:0x3fed3).
DSP Report: register mul_ln1118_1972_fu_5265_p2 is absorbed into DSP mul_ln1118_1972_fu_5265_p2.
DSP Report: register mul_ln1118_1972_fu_5265_p2 is absorbed into DSP mul_ln1118_1972_fu_5265_p2.
DSP Report: operator mul_ln1118_1972_fu_5265_p2 is absorbed into DSP mul_ln1118_1972_fu_5265_p2.
DSP Report: Generating DSP mul_ln1118_1985_fu_4302_p2, operation Mode is: A''*(B:0x3fe7b).
DSP Report: register mul_ln1118_1985_fu_4302_p2 is absorbed into DSP mul_ln1118_1985_fu_4302_p2.
DSP Report: register mul_ln1118_1985_fu_4302_p2 is absorbed into DSP mul_ln1118_1985_fu_4302_p2.
DSP Report: operator mul_ln1118_1985_fu_4302_p2 is absorbed into DSP mul_ln1118_1985_fu_4302_p2.
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 has port O163[25] driven by constant 0
DSP Report: Generating DSP mul_ln1118_1339_fu_4175_p2, operation Mode is: A''*(B:0x3ffa5).
DSP Report: register mul_ln1118_1339_fu_4175_p2 is absorbed into DSP mul_ln1118_1339_fu_4175_p2.
DSP Report: register mul_ln1118_1339_fu_4175_p2 is absorbed into DSP mul_ln1118_1339_fu_4175_p2.
DSP Report: operator mul_ln1118_1339_fu_4175_p2 is absorbed into DSP mul_ln1118_1339_fu_4175_p2.
DSP Report: Generating DSP mul_ln1118_1467_fu_6802_p2, operation Mode is: A''*(B:0x3ffa3).
DSP Report: register mul_ln1118_1467_fu_6802_p2 is absorbed into DSP mul_ln1118_1467_fu_6802_p2.
DSP Report: register mul_ln1118_1467_fu_6802_p2 is absorbed into DSP mul_ln1118_1467_fu_6802_p2.
DSP Report: operator mul_ln1118_1467_fu_6802_p2 is absorbed into DSP mul_ln1118_1467_fu_6802_p2.
DSP Report: Generating DSP mul_ln1118_1326_fu_5628_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_1326_fu_5628_p2 is absorbed into DSP mul_ln1118_1326_fu_5628_p2.
DSP Report: register mul_ln1118_1326_fu_5628_p2 is absorbed into DSP mul_ln1118_1326_fu_5628_p2.
DSP Report: operator mul_ln1118_1326_fu_5628_p2 is absorbed into DSP mul_ln1118_1326_fu_5628_p2.
DSP Report: Generating DSP mul_ln1118_1171_reg_2324458_reg, operation Mode is: (A''*(B:0x3ffe7))'.
DSP Report: register mul_ln1118_1171_reg_2324458_reg is absorbed into DSP mul_ln1118_1171_reg_2324458_reg.
DSP Report: register mul_ln1118_1171_reg_2324458_reg is absorbed into DSP mul_ln1118_1171_reg_2324458_reg.
DSP Report: register mul_ln1118_1171_reg_2324458_reg is absorbed into DSP mul_ln1118_1171_reg_2324458_reg.
DSP Report: operator mul_ln1118_1171_fu_7434_p2 is absorbed into DSP mul_ln1118_1171_reg_2324458_reg.
DSP Report: Generating DSP mul_ln1118_1454_fu_5658_p2, operation Mode is: A''*(B:0x3ff5f).
DSP Report: register mul_ln1118_1454_fu_5658_p2 is absorbed into DSP mul_ln1118_1454_fu_5658_p2.
DSP Report: register mul_ln1118_1454_fu_5658_p2 is absorbed into DSP mul_ln1118_1454_fu_5658_p2.
DSP Report: operator mul_ln1118_1454_fu_5658_p2 is absorbed into DSP mul_ln1118_1454_fu_5658_p2.
DSP Report: Generating DSP mul_ln1118_1482_fu_6796_p2, operation Mode is: A''*(B:0x3ff2e).
DSP Report: register mul_ln1118_1482_fu_6796_p2 is absorbed into DSP mul_ln1118_1482_fu_6796_p2.
DSP Report: register mul_ln1118_1482_fu_6796_p2 is absorbed into DSP mul_ln1118_1482_fu_6796_p2.
DSP Report: operator mul_ln1118_1482_fu_6796_p2 is absorbed into DSP mul_ln1118_1482_fu_6796_p2.
DSP Report: Generating DSP mul_ln1118_1240_fu_4681_p2, operation Mode is: A''*(B:0x3ff36).
DSP Report: register mul_ln1118_1240_fu_4681_p2 is absorbed into DSP mul_ln1118_1240_fu_4681_p2.
DSP Report: register mul_ln1118_1240_fu_4681_p2 is absorbed into DSP mul_ln1118_1240_fu_4681_p2.
DSP Report: operator mul_ln1118_1240_fu_4681_p2 is absorbed into DSP mul_ln1118_1240_fu_4681_p2.
DSP Report: Generating DSP add_ln703_2886_fu_38681586_p2, operation Mode is: C+A''*(B:0x160).
DSP Report: register data_194_V_read_1_reg_38695847_reg is absorbed into DSP add_ln703_2886_fu_38681586_p2.
DSP Report: register data_194_V_read_1_reg_38695847_pp0_iter1_reg_reg is absorbed into DSP add_ln703_2886_fu_38681586_p2.
DSP Report: operator add_ln703_2886_fu_38681586_p2 is absorbed into DSP add_ln703_2886_fu_38681586_p2.
DSP Report: operator mul_ln1118_2980_fu_6509_p2 is absorbed into DSP add_ln703_2886_fu_38681586_p2.
DSP Report: Generating DSP mul_ln1118_1588_fu_6116_p2, operation Mode is: A''*(B:0x3ffcd).
DSP Report: register mul_ln1118_1588_fu_6116_p2 is absorbed into DSP mul_ln1118_1588_fu_6116_p2.
DSP Report: register mul_ln1118_1588_fu_6116_p2 is absorbed into DSP mul_ln1118_1588_fu_6116_p2.
DSP Report: operator mul_ln1118_1588_fu_6116_p2 is absorbed into DSP mul_ln1118_1588_fu_6116_p2.
DSP Report: Generating DSP mul_ln1118_1402_fu_7311_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_1402_fu_7311_p2 is absorbed into DSP mul_ln1118_1402_fu_7311_p2.
DSP Report: register mul_ln1118_1402_fu_7311_p2 is absorbed into DSP mul_ln1118_1402_fu_7311_p2.
DSP Report: operator mul_ln1118_1402_fu_7311_p2 is absorbed into DSP mul_ln1118_1402_fu_7311_p2.
DSP Report: Generating DSP mul_ln1118_1355_fu_7460_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_1355_fu_7460_p2 is absorbed into DSP mul_ln1118_1355_fu_7460_p2.
DSP Report: register mul_ln1118_1355_fu_7460_p2 is absorbed into DSP mul_ln1118_1355_fu_7460_p2.
DSP Report: operator mul_ln1118_1355_fu_7460_p2 is absorbed into DSP mul_ln1118_1355_fu_7460_p2.
DSP Report: Generating DSP mul_ln1118_1401_fu_7275_p2, operation Mode is: A''*(B:0x3ffb1).
DSP Report: register mul_ln1118_1401_fu_7275_p2 is absorbed into DSP mul_ln1118_1401_fu_7275_p2.
DSP Report: register mul_ln1118_1401_fu_7275_p2 is absorbed into DSP mul_ln1118_1401_fu_7275_p2.
DSP Report: operator mul_ln1118_1401_fu_7275_p2 is absorbed into DSP mul_ln1118_1401_fu_7275_p2.
DSP Report: Generating DSP mul_ln1118_1431_fu_4883_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_1431_fu_4883_p2 is absorbed into DSP mul_ln1118_1431_fu_4883_p2.
DSP Report: register mul_ln1118_1431_fu_4883_p2 is absorbed into DSP mul_ln1118_1431_fu_4883_p2.
DSP Report: operator mul_ln1118_1431_fu_4883_p2 is absorbed into DSP mul_ln1118_1431_fu_4883_p2.
DSP Report: Generating DSP mul_ln1118_1286_fu_5926_p2, operation Mode is: A''*(B:0x3ff9b).
DSP Report: register mul_ln1118_1286_fu_5926_p2 is absorbed into DSP mul_ln1118_1286_fu_5926_p2.
DSP Report: register mul_ln1118_1286_fu_5926_p2 is absorbed into DSP mul_ln1118_1286_fu_5926_p2.
DSP Report: operator mul_ln1118_1286_fu_5926_p2 is absorbed into DSP mul_ln1118_1286_fu_5926_p2.
DSP Report: Generating DSP mul_ln1118_1376_fu_6411_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_1376_fu_6411_p2 is absorbed into DSP mul_ln1118_1376_fu_6411_p2.
DSP Report: register mul_ln1118_1376_fu_6411_p2 is absorbed into DSP mul_ln1118_1376_fu_6411_p2.
DSP Report: operator mul_ln1118_1376_fu_6411_p2 is absorbed into DSP mul_ln1118_1376_fu_6411_p2.
DSP Report: Generating DSP mul_ln1118_1250_fu_6667_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_1250_fu_6667_p2 is absorbed into DSP mul_ln1118_1250_fu_6667_p2.
DSP Report: register mul_ln1118_1250_fu_6667_p2 is absorbed into DSP mul_ln1118_1250_fu_6667_p2.
DSP Report: operator mul_ln1118_1250_fu_6667_p2 is absorbed into DSP mul_ln1118_1250_fu_6667_p2.
DSP Report: Generating DSP mul_ln1118_1491_fu_7077_p2, operation Mode is: A''*(B:0x3ffcb).
DSP Report: register mul_ln1118_1491_fu_7077_p2 is absorbed into DSP mul_ln1118_1491_fu_7077_p2.
DSP Report: register mul_ln1118_1491_fu_7077_p2 is absorbed into DSP mul_ln1118_1491_fu_7077_p2.
DSP Report: operator mul_ln1118_1491_fu_7077_p2 is absorbed into DSP mul_ln1118_1491_fu_7077_p2.
DSP Report: Generating DSP mul_ln1118_1656_fu_4757_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_1656_fu_4757_p2 is absorbed into DSP mul_ln1118_1656_fu_4757_p2.
DSP Report: register mul_ln1118_1656_fu_4757_p2 is absorbed into DSP mul_ln1118_1656_fu_4757_p2.
DSP Report: operator mul_ln1118_1656_fu_4757_p2 is absorbed into DSP mul_ln1118_1656_fu_4757_p2.
DSP Report: Generating DSP add_ln703_1691_fu_38674068_p2, operation Mode is: C+A''*(B:0x19).
DSP Report: register data_100_V_read_1_reg_38697213_reg is absorbed into DSP add_ln703_1691_fu_38674068_p2.
DSP Report: register data_100_V_read_1_reg_38697213_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1691_fu_38674068_p2.
DSP Report: operator add_ln703_1691_fu_38674068_p2 is absorbed into DSP add_ln703_1691_fu_38674068_p2.
DSP Report: operator mul_ln1118_1525_fu_6914_p2 is absorbed into DSP add_ln703_1691_fu_38674068_p2.
DSP Report: Generating DSP mul_ln1118_1417_fu_5257_p2, operation Mode is: A''*(B:0x17).
DSP Report: register data_93_V_read_1_reg_38697319_reg is absorbed into DSP mul_ln1118_1417_fu_5257_p2.
DSP Report: register data_93_V_read_1_reg_38697319_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1417_fu_5257_p2.
DSP Report: operator mul_ln1118_1417_fu_5257_p2 is absorbed into DSP mul_ln1118_1417_fu_5257_p2.
DSP Report: Generating DSP add_ln703_1689_fu_38674048_p2, operation Mode is: C+A''*(B:0x3ffed).
DSP Report: register add_ln703_1689_fu_38674048_p2 is absorbed into DSP add_ln703_1689_fu_38674048_p2.
DSP Report: register add_ln703_1689_fu_38674048_p2 is absorbed into DSP add_ln703_1689_fu_38674048_p2.
DSP Report: operator add_ln703_1689_fu_38674048_p2 is absorbed into DSP add_ln703_1689_fu_38674048_p2.
DSP Report: operator mul_ln1118_1982_fu_4553_p2 is absorbed into DSP add_ln703_1689_fu_38674048_p2.
DSP Report: Generating DSP mul_ln1118_1755_fu_5644_p2, operation Mode is: A''*(B:0x3ff86).
DSP Report: register mul_ln1118_1755_fu_5644_p2 is absorbed into DSP mul_ln1118_1755_fu_5644_p2.
DSP Report: register mul_ln1118_1755_fu_5644_p2 is absorbed into DSP mul_ln1118_1755_fu_5644_p2.
DSP Report: operator mul_ln1118_1755_fu_5644_p2 is absorbed into DSP mul_ln1118_1755_fu_5644_p2.
DSP Report: Generating DSP mul_ln1118_1771_fu_5819_p2, operation Mode is: A''*(B:0x3ffaa).
DSP Report: register mul_ln1118_1771_fu_5819_p2 is absorbed into DSP mul_ln1118_1771_fu_5819_p2.
DSP Report: register mul_ln1118_1771_fu_5819_p2 is absorbed into DSP mul_ln1118_1771_fu_5819_p2.
DSP Report: operator mul_ln1118_1771_fu_5819_p2 is absorbed into DSP mul_ln1118_1771_fu_5819_p2.
DSP Report: Generating DSP mul_ln1118_1738_fu_4654_p2, operation Mode is: A''*(B:0x3ffa6).
DSP Report: register mul_ln1118_1738_fu_4654_p2 is absorbed into DSP mul_ln1118_1738_fu_4654_p2.
DSP Report: register mul_ln1118_1738_fu_4654_p2 is absorbed into DSP mul_ln1118_1738_fu_4654_p2.
DSP Report: operator mul_ln1118_1738_fu_4654_p2 is absorbed into DSP mul_ln1118_1738_fu_4654_p2.
DSP Report: Generating DSP mul_ln1118_1548_fu_6245_p2, operation Mode is: A''*(B:0x3ff95).
DSP Report: register mul_ln1118_1548_fu_6245_p2 is absorbed into DSP mul_ln1118_1548_fu_6245_p2.
DSP Report: register mul_ln1118_1548_fu_6245_p2 is absorbed into DSP mul_ln1118_1548_fu_6245_p2.
DSP Report: operator mul_ln1118_1548_fu_6245_p2 is absorbed into DSP mul_ln1118_1548_fu_6245_p2.
DSP Report: Generating DSP mul_ln1118_2106_fu_4130_p2, operation Mode is: A''*(B:0x3ff3f).
DSP Report: register mul_ln1118_2106_fu_4130_p2 is absorbed into DSP mul_ln1118_2106_fu_4130_p2.
DSP Report: register mul_ln1118_2106_fu_4130_p2 is absorbed into DSP mul_ln1118_2106_fu_4130_p2.
DSP Report: operator mul_ln1118_2106_fu_4130_p2 is absorbed into DSP mul_ln1118_2106_fu_4130_p2.
DSP Report: Generating DSP mul_ln1118_1252_fu_6846_p2, operation Mode is: A''*(B:0x3ff28).
DSP Report: register mul_ln1118_1252_fu_6846_p2 is absorbed into DSP mul_ln1118_1252_fu_6846_p2.
DSP Report: register mul_ln1118_1252_fu_6846_p2 is absorbed into DSP mul_ln1118_1252_fu_6846_p2.
DSP Report: operator mul_ln1118_1252_fu_6846_p2 is absorbed into DSP mul_ln1118_1252_fu_6846_p2.
DSP Report: Generating DSP mul_ln1118_1478_fu_3822_p2, operation Mode is: A''*(B:0x3ff66).
DSP Report: register mul_ln1118_1478_fu_3822_p2 is absorbed into DSP mul_ln1118_1478_fu_3822_p2.
DSP Report: register mul_ln1118_1478_fu_3822_p2 is absorbed into DSP mul_ln1118_1478_fu_3822_p2.
DSP Report: operator mul_ln1118_1478_fu_3822_p2 is absorbed into DSP mul_ln1118_1478_fu_3822_p2.
DSP Report: Generating DSP mul_ln1118_1775_fu_7405_p2, operation Mode is: A''*(B:0x25).
DSP Report: register data_117_V_read_1_reg_38696963_reg is absorbed into DSP mul_ln1118_1775_fu_7405_p2.
DSP Report: register data_117_V_read_1_reg_38696963_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1775_fu_7405_p2.
DSP Report: operator mul_ln1118_1775_fu_7405_p2 is absorbed into DSP mul_ln1118_1775_fu_7405_p2.
DSP Report: Generating DSP mul_ln1118_2423_fu_7187_p2, operation Mode is: A''*(B:0x3ffe7).
DSP Report: register mul_ln1118_2423_fu_7187_p2 is absorbed into DSP mul_ln1118_2423_fu_7187_p2.
DSP Report: register mul_ln1118_2423_fu_7187_p2 is absorbed into DSP mul_ln1118_2423_fu_7187_p2.
DSP Report: operator mul_ln1118_2423_fu_7187_p2 is absorbed into DSP mul_ln1118_2423_fu_7187_p2.
DSP Report: Generating DSP add_ln703_3274_reg_38703573_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_3274_reg_38703573_reg is absorbed into DSP add_ln703_3274_reg_38703573_reg.
DSP Report: operator add_ln703_3274_fu_38683983_p2 is absorbed into DSP add_ln703_3274_reg_38703573_reg.
DSP Report: Generating DSP mul_ln1118_1758_fu_4572_p2, operation Mode is: A''*(B:0x33).
DSP Report: register data_116_V_read_1_reg_38696977_reg is absorbed into DSP mul_ln1118_1758_fu_4572_p2.
DSP Report: register zext_ln1118_1634_reg_38699693_reg is absorbed into DSP mul_ln1118_1758_fu_4572_p2.
DSP Report: operator mul_ln1118_1758_fu_4572_p2 is absorbed into DSP mul_ln1118_1758_fu_4572_p2.
DSP Report: Generating DSP add_ln703_3271_fu_38683961_p2, operation Mode is: PCIN+A''*(B:0x29).
DSP Report: register data_102_V_read_1_reg_38697181_reg is absorbed into DSP add_ln703_3271_fu_38683961_p2.
DSP Report: register data_102_V_read_1_reg_38697181_pp0_iter1_reg_reg is absorbed into DSP add_ln703_3271_fu_38683961_p2.
DSP Report: operator add_ln703_3271_fu_38683961_p2 is absorbed into DSP add_ln703_3271_fu_38683961_p2.
DSP Report: operator mul_ln1118_1550_fu_5079_p2 is absorbed into DSP add_ln703_3271_fu_38683961_p2.
DSP Report: Generating DSP mul_ln1118_1743_fu_5900_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_1743_fu_5900_p2 is absorbed into DSP mul_ln1118_1743_fu_5900_p2.
DSP Report: register mul_ln1118_1743_fu_5900_p2 is absorbed into DSP mul_ln1118_1743_fu_5900_p2.
DSP Report: operator mul_ln1118_1743_fu_5900_p2 is absorbed into DSP mul_ln1118_1743_fu_5900_p2.
DSP Report: Generating DSP mul_ln1118_1863_fu_7370_p2, operation Mode is: A''*(B:0x3ff9c).
DSP Report: register mul_ln1118_1863_fu_7370_p2 is absorbed into DSP mul_ln1118_1863_fu_7370_p2.
DSP Report: register mul_ln1118_1863_fu_7370_p2 is absorbed into DSP mul_ln1118_1863_fu_7370_p2.
DSP Report: operator mul_ln1118_1863_fu_7370_p2 is absorbed into DSP mul_ln1118_1863_fu_7370_p2.
DSP Report: Generating DSP mul_ln1118_1386_fu_5915_p2, operation Mode is: A''*(B:0x3ffbb).
DSP Report: register mul_ln1118_1386_fu_5915_p2 is absorbed into DSP mul_ln1118_1386_fu_5915_p2.
DSP Report: register mul_ln1118_1386_fu_5915_p2 is absorbed into DSP mul_ln1118_1386_fu_5915_p2.
DSP Report: operator mul_ln1118_1386_fu_5915_p2 is absorbed into DSP mul_ln1118_1386_fu_5915_p2.
DSP Report: Generating DSP add_ln703_1849_fu_38675093_p2, operation Mode is: C'+A''*(B:0x1b).
DSP Report: register data_124_V_read_1_reg_38696854_reg is absorbed into DSP add_ln703_1849_fu_38675093_p2.
DSP Report: register data_124_V_read_1_reg_38696854_pp0_iter1_reg_reg is absorbed into DSP add_ln703_1849_fu_38675093_p2.
DSP Report: register add_ln703_1849_fu_38675093_p2 is absorbed into DSP add_ln703_1849_fu_38675093_p2.
DSP Report: operator add_ln703_1849_fu_38675093_p2 is absorbed into DSP add_ln703_1849_fu_38675093_p2.
DSP Report: operator mul_ln1118_1867_fu_3725_p2 is absorbed into DSP add_ln703_1849_fu_38675093_p2.
DSP Report: Generating DSP mul_ln1118_1597_fu_5405_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_1597_fu_5405_p2 is absorbed into DSP mul_ln1118_1597_fu_5405_p2.
DSP Report: register mul_ln1118_1597_fu_5405_p2 is absorbed into DSP mul_ln1118_1597_fu_5405_p2.
DSP Report: operator mul_ln1118_1597_fu_5405_p2 is absorbed into DSP mul_ln1118_1597_fu_5405_p2.
DSP Report: Generating DSP mul_ln1118_1557_fu_7028_p2, operation Mode is: A''*(B:0x3ffb2).
DSP Report: register mul_ln1118_1557_fu_7028_p2 is absorbed into DSP mul_ln1118_1557_fu_7028_p2.
DSP Report: register mul_ln1118_1557_fu_7028_p2 is absorbed into DSP mul_ln1118_1557_fu_7028_p2.
DSP Report: operator mul_ln1118_1557_fu_7028_p2 is absorbed into DSP mul_ln1118_1557_fu_7028_p2.
DSP Report: Generating DSP mul_ln1118_2910_fu_6662_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_2910_fu_6662_p2 is absorbed into DSP mul_ln1118_2910_fu_6662_p2.
DSP Report: register mul_ln1118_2910_fu_6662_p2 is absorbed into DSP mul_ln1118_2910_fu_6662_p2.
DSP Report: operator mul_ln1118_2910_fu_6662_p2 is absorbed into DSP mul_ln1118_2910_fu_6662_p2.
DSP Report: Generating DSP mul_ln1118_1777_fu_6254_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_1777_fu_6254_p2 is absorbed into DSP mul_ln1118_1777_fu_6254_p2.
DSP Report: register mul_ln1118_1777_fu_6254_p2 is absorbed into DSP mul_ln1118_1777_fu_6254_p2.
DSP Report: operator mul_ln1118_1777_fu_6254_p2 is absorbed into DSP mul_ln1118_1777_fu_6254_p2.
DSP Report: Generating DSP mul_ln1118_1606_fu_5061_p2, operation Mode is: A''*(B:0x3ffcc).
DSP Report: register mul_ln1118_1606_fu_5061_p2 is absorbed into DSP mul_ln1118_1606_fu_5061_p2.
DSP Report: register mul_ln1118_1606_fu_5061_p2 is absorbed into DSP mul_ln1118_1606_fu_5061_p2.
DSP Report: operator mul_ln1118_1606_fu_5061_p2 is absorbed into DSP mul_ln1118_1606_fu_5061_p2.
DSP Report: Generating DSP mul_ln1118_1372_fu_4667_p2, operation Mode is: A''*(B:0x3ffc5).
DSP Report: register mul_ln1118_1372_fu_4667_p2 is absorbed into DSP mul_ln1118_1372_fu_4667_p2.
DSP Report: register mul_ln1118_1372_fu_4667_p2 is absorbed into DSP mul_ln1118_1372_fu_4667_p2.
DSP Report: operator mul_ln1118_1372_fu_4667_p2 is absorbed into DSP mul_ln1118_1372_fu_4667_p2.
DSP Report: Generating DSP mul_ln1118_1334_fu_7598_p2, operation Mode is: A''*(B:0x3ffdb).
DSP Report: register mul_ln1118_1334_fu_7598_p2 is absorbed into DSP mul_ln1118_1334_fu_7598_p2.
DSP Report: register mul_ln1118_1334_fu_7598_p2 is absorbed into DSP mul_ln1118_1334_fu_7598_p2.
DSP Report: operator mul_ln1118_1334_fu_7598_p2 is absorbed into DSP mul_ln1118_1334_fu_7598_p2.
DSP Report: Generating DSP mul_ln1118_1350_fu_4557_p2, operation Mode is: A''*(B:0x47).
DSP Report: register data_88_V_read_1_reg_38697392_reg is absorbed into DSP mul_ln1118_1350_fu_4557_p2.
DSP Report: register data_88_V_read_1_reg_38697392_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1350_fu_4557_p2.
DSP Report: operator mul_ln1118_1350_fu_4557_p2 is absorbed into DSP mul_ln1118_1350_fu_4557_p2.
DSP Report: Generating DSP add_ln703_2403_fu_38678544_p2, operation Mode is: C+A''*(B:0x3ffa8).
DSP Report: register add_ln703_2403_fu_38678544_p2 is absorbed into DSP add_ln703_2403_fu_38678544_p2.
DSP Report: register add_ln703_2403_fu_38678544_p2 is absorbed into DSP add_ln703_2403_fu_38678544_p2.
DSP Report: operator add_ln703_2403_fu_38678544_p2 is absorbed into DSP add_ln703_2403_fu_38678544_p2.
DSP Report: operator mul_ln1118_2942_fu_5733_p2 is absorbed into DSP add_ln703_2403_fu_38678544_p2.
DSP Report: Generating DSP mul_ln1118_1594_fu_7341_p2, operation Mode is: A''*(B:0x3ffa5).
DSP Report: register mul_ln1118_1594_fu_7341_p2 is absorbed into DSP mul_ln1118_1594_fu_7341_p2.
DSP Report: register mul_ln1118_1594_fu_7341_p2 is absorbed into DSP mul_ln1118_1594_fu_7341_p2.
DSP Report: operator mul_ln1118_1594_fu_7341_p2 is absorbed into DSP mul_ln1118_1594_fu_7341_p2.
DSP Report: Generating DSP mul_ln1118_1623_fu_5341_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_1623_fu_5341_p2 is absorbed into DSP mul_ln1118_1623_fu_5341_p2.
DSP Report: register mul_ln1118_1623_fu_5341_p2 is absorbed into DSP mul_ln1118_1623_fu_5341_p2.
DSP Report: operator mul_ln1118_1623_fu_5341_p2 is absorbed into DSP mul_ln1118_1623_fu_5341_p2.
DSP Report: Generating DSP mul_ln1118_1249_fu_3904_p2, operation Mode is: A''*(B:0x3ffa1).
DSP Report: register mul_ln1118_1249_fu_3904_p2 is absorbed into DSP mul_ln1118_1249_fu_3904_p2.
DSP Report: register mul_ln1118_1249_fu_3904_p2 is absorbed into DSP mul_ln1118_1249_fu_3904_p2.
DSP Report: operator mul_ln1118_1249_fu_3904_p2 is absorbed into DSP mul_ln1118_1249_fu_3904_p2.
DSP Report: Generating DSP mul_ln1118_1375_fu_4972_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_1375_fu_4972_p2 is absorbed into DSP mul_ln1118_1375_fu_4972_p2.
DSP Report: register mul_ln1118_1375_fu_4972_p2 is absorbed into DSP mul_ln1118_1375_fu_4972_p2.
DSP Report: operator mul_ln1118_1375_fu_4972_p2 is absorbed into DSP mul_ln1118_1375_fu_4972_p2.
DSP Report: Generating DSP mul_ln1118_1430_fu_5396_p2, operation Mode is: A''*(B:0x3ff5d).
DSP Report: register mul_ln1118_1430_fu_5396_p2 is absorbed into DSP mul_ln1118_1430_fu_5396_p2.
DSP Report: register mul_ln1118_1430_fu_5396_p2 is absorbed into DSP mul_ln1118_1430_fu_5396_p2.
DSP Report: operator mul_ln1118_1430_fu_5396_p2 is absorbed into DSP mul_ln1118_1430_fu_5396_p2.
DSP Report: Generating DSP mul_ln1118_1462_fu_6418_p2, operation Mode is: A''*(B:0x3ff09).
DSP Report: register mul_ln1118_1462_fu_6418_p2 is absorbed into DSP mul_ln1118_1462_fu_6418_p2.
DSP Report: register mul_ln1118_1462_fu_6418_p2 is absorbed into DSP mul_ln1118_1462_fu_6418_p2.
DSP Report: operator mul_ln1118_1462_fu_6418_p2 is absorbed into DSP mul_ln1118_1462_fu_6418_p2.
DSP Report: Generating DSP mul_ln1118_1248_fu_5162_p2, operation Mode is: A''*(B:0x3ff1f).
DSP Report: register mul_ln1118_1248_fu_5162_p2 is absorbed into DSP mul_ln1118_1248_fu_5162_p2.
DSP Report: register mul_ln1118_1248_fu_5162_p2 is absorbed into DSP mul_ln1118_1248_fu_5162_p2.
DSP Report: operator mul_ln1118_1248_fu_5162_p2 is absorbed into DSP mul_ln1118_1248_fu_5162_p2.
DSP Report: Generating DSP mul_ln1118_1179_fu_7355_p2, operation Mode is: A''*(B:0x3ff6b).
DSP Report: register mul_ln1118_1179_fu_7355_p2 is absorbed into DSP mul_ln1118_1179_fu_7355_p2.
DSP Report: register mul_ln1118_1179_fu_7355_p2 is absorbed into DSP mul_ln1118_1179_fu_7355_p2.
DSP Report: operator mul_ln1118_1179_fu_7355_p2 is absorbed into DSP mul_ln1118_1179_fu_7355_p2.
DSP Report: Generating DSP mul_ln1118_1745_fu_4664_p2, operation Mode is: A''*(B:0x3ff9d).
DSP Report: register mul_ln1118_1745_fu_4664_p2 is absorbed into DSP mul_ln1118_1745_fu_4664_p2.
DSP Report: register mul_ln1118_1745_fu_4664_p2 is absorbed into DSP mul_ln1118_1745_fu_4664_p2.
DSP Report: operator mul_ln1118_1745_fu_4664_p2 is absorbed into DSP mul_ln1118_1745_fu_4664_p2.
DSP Report: Generating DSP mul_ln1118_1762_fu_6263_p2, operation Mode is: A''*(B:0x3ff9a).
DSP Report: register mul_ln1118_1762_fu_6263_p2 is absorbed into DSP mul_ln1118_1762_fu_6263_p2.
DSP Report: register mul_ln1118_1762_fu_6263_p2 is absorbed into DSP mul_ln1118_1762_fu_6263_p2.
DSP Report: operator mul_ln1118_1762_fu_6263_p2 is absorbed into DSP mul_ln1118_1762_fu_6263_p2.
DSP Report: Generating DSP mul_ln1118_1608_fu_3942_p2, operation Mode is: A''*(B:0x3ff92).
DSP Report: register mul_ln1118_1608_fu_3942_p2 is absorbed into DSP mul_ln1118_1608_fu_3942_p2.
DSP Report: register mul_ln1118_1608_fu_3942_p2 is absorbed into DSP mul_ln1118_1608_fu_3942_p2.
DSP Report: operator mul_ln1118_1608_fu_3942_p2 is absorbed into DSP mul_ln1118_1608_fu_3942_p2.
DSP Report: Generating DSP mul_ln1118_1654_fu_4404_p2, operation Mode is: A''*(B:0x3ff8d).
DSP Report: register mul_ln1118_1654_fu_4404_p2 is absorbed into DSP mul_ln1118_1654_fu_4404_p2.
DSP Report: register mul_ln1118_1654_fu_4404_p2 is absorbed into DSP mul_ln1118_1654_fu_4404_p2.
DSP Report: operator mul_ln1118_1654_fu_4404_p2 is absorbed into DSP mul_ln1118_1654_fu_4404_p2.
DSP Report: Generating DSP mul_ln1118_1593_fu_6122_p2, operation Mode is: A''*(B:0x3ff8d).
DSP Report: register mul_ln1118_1593_fu_6122_p2 is absorbed into DSP mul_ln1118_1593_fu_6122_p2.
DSP Report: register mul_ln1118_1593_fu_6122_p2 is absorbed into DSP mul_ln1118_1593_fu_6122_p2.
DSP Report: operator mul_ln1118_1593_fu_6122_p2 is absorbed into DSP mul_ln1118_1593_fu_6122_p2.
DSP Report: Generating DSP mul_ln1118_1553_fu_4046_p2, operation Mode is: A''*(B:0x3ff86).
DSP Report: register mul_ln1118_1553_fu_4046_p2 is absorbed into DSP mul_ln1118_1553_fu_4046_p2.
DSP Report: register mul_ln1118_1553_fu_4046_p2 is absorbed into DSP mul_ln1118_1553_fu_4046_p2.
DSP Report: operator mul_ln1118_1553_fu_4046_p2 is absorbed into DSP mul_ln1118_1553_fu_4046_p2.
DSP Report: Generating DSP mul_ln1118_1569_fu_4006_p2, operation Mode is: A''*(B:0x3ff8a).
DSP Report: register mul_ln1118_1569_fu_4006_p2 is absorbed into DSP mul_ln1118_1569_fu_4006_p2.
DSP Report: register mul_ln1118_1569_fu_4006_p2 is absorbed into DSP mul_ln1118_1569_fu_4006_p2.
DSP Report: operator mul_ln1118_1569_fu_4006_p2 is absorbed into DSP mul_ln1118_1569_fu_4006_p2.
DSP Report: Generating DSP mul_ln1118_1415_fu_4271_p2, operation Mode is: A''*(B:0x3ffb2).
DSP Report: register mul_ln1118_1415_fu_4271_p2 is absorbed into DSP mul_ln1118_1415_fu_4271_p2.
DSP Report: register mul_ln1118_1415_fu_4271_p2 is absorbed into DSP mul_ln1118_1415_fu_4271_p2.
DSP Report: operator mul_ln1118_1415_fu_4271_p2 is absorbed into DSP mul_ln1118_1415_fu_4271_p2.
DSP Report: Generating DSP mul_ln1118_1538_fu_4003_p2, operation Mode is: A''*(B:0x3ff87).
DSP Report: register mul_ln1118_1538_fu_4003_p2 is absorbed into DSP mul_ln1118_1538_fu_4003_p2.
DSP Report: register mul_ln1118_1538_fu_4003_p2 is absorbed into DSP mul_ln1118_1538_fu_4003_p2.
DSP Report: operator mul_ln1118_1538_fu_4003_p2 is absorbed into DSP mul_ln1118_1538_fu_4003_p2.
DSP Report: Generating DSP mul_ln1118_1400_fu_5812_p2, operation Mode is: A''*(B:0x3ff83).
DSP Report: register mul_ln1118_1400_fu_5812_p2 is absorbed into DSP mul_ln1118_1400_fu_5812_p2.
DSP Report: register mul_ln1118_1400_fu_5812_p2 is absorbed into DSP mul_ln1118_1400_fu_5812_p2.
DSP Report: operator mul_ln1118_1400_fu_5812_p2 is absorbed into DSP mul_ln1118_1400_fu_5812_p2.
DSP Report: Generating DSP mul_ln1118_1389_fu_6227_p2, operation Mode is: A''*(B:0x3ff8a).
DSP Report: register mul_ln1118_1389_fu_6227_p2 is absorbed into DSP mul_ln1118_1389_fu_6227_p2.
DSP Report: register mul_ln1118_1389_fu_6227_p2 is absorbed into DSP mul_ln1118_1389_fu_6227_p2.
DSP Report: operator mul_ln1118_1389_fu_6227_p2 is absorbed into DSP mul_ln1118_1389_fu_6227_p2.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln703_4322_reg_215325_reg' and it is trimmed from '26' to '17' bits. [/home/coder/sparse-pixels/hls_proj/jet/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0.v:1657]
DSP Report: Generating DSP mul_ln1118_3266_fu_1362_p2, operation Mode is: A2*(B:0x344).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3266_fu_1362_p2.
DSP Report: operator mul_ln1118_3266_fu_1362_p2 is absorbed into DSP mul_ln1118_3266_fu_1362_p2.
DSP Report: Generating DSP add_ln703_4324_fu_213354_p2, operation Mode is: PCIN+A2*(B:0x317).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP add_ln703_4324_fu_213354_p2.
DSP Report: operator add_ln703_4324_fu_213354_p2 is absorbed into DSP add_ln703_4324_fu_213354_p2.
DSP Report: operator mul_ln1118_3263_fu_1302_p2 is absorbed into DSP add_ln703_4324_fu_213354_p2.
DSP Report: Generating DSP add_ln703_4325_reg_215330_reg, operation Mode is: C+A2*(B:0x3d8).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_4325_reg_215330_reg.
DSP Report: register add_ln703_4325_reg_215330_reg is absorbed into DSP add_ln703_4325_reg_215330_reg.
DSP Report: operator add_ln703_4325_fu_213364_p2 is absorbed into DSP add_ln703_4325_reg_215330_reg.
DSP Report: operator mul_ln1118_3260_fu_1135_p2 is absorbed into DSP add_ln703_4325_reg_215330_reg.
DSP Report: Generating DSP mul_ln1118_3220_fu_1269_p2, operation Mode is: A2*(B:0x184).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3220_fu_1269_p2.
DSP Report: operator mul_ln1118_3220_fu_1269_p2 is absorbed into DSP mul_ln1118_3220_fu_1269_p2.
DSP Report: Generating DSP add_ln703_4270_fu_213080_p2, operation Mode is: PCIN+A2*(B:0x1cc).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP add_ln703_4270_fu_213080_p2.
DSP Report: operator add_ln703_4270_fu_213080_p2 is absorbed into DSP add_ln703_4270_fu_213080_p2.
DSP Report: operator mul_ln1118_3217_fu_1192_p2 is absorbed into DSP add_ln703_4270_fu_213080_p2.
DSP Report: Generating DSP mul_ln1118_3228_fu_1303_p2, operation Mode is: A2*(B:0xf1).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3228_fu_1303_p2.
DSP Report: operator mul_ln1118_3228_fu_1303_p2 is absorbed into DSP mul_ln1118_3228_fu_1303_p2.
DSP Report: Generating DSP add_ln703_4273_fu_213096_p2, operation Mode is: PCIN+A2*(B:0xde).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP add_ln703_4273_fu_213096_p2.
DSP Report: operator add_ln703_4273_fu_213096_p2 is absorbed into DSP add_ln703_4273_fu_213096_p2.
DSP Report: operator mul_ln1118_3225_fu_1209_p2 is absorbed into DSP add_ln703_4273_fu_213096_p2.
DSP Report: Generating DSP mul_ln1118_3222_fu_1328_p2, operation Mode is: A2*(B:0xd3).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3222_fu_1328_p2.
DSP Report: operator mul_ln1118_3222_fu_1328_p2 is absorbed into DSP mul_ln1118_3222_fu_1328_p2.
DSP Report: Generating DSP add_ln703_4272_fu_213086_p2, operation Mode is: PCIN+A2*(B:0x19b).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP add_ln703_4272_fu_213086_p2.
DSP Report: operator add_ln703_4272_fu_213086_p2 is absorbed into DSP add_ln703_4272_fu_213086_p2.
DSP Report: operator mul_ln1118_3230_fu_1149_p2 is absorbed into DSP add_ln703_4272_fu_213086_p2.
DSP Report: Generating DSP mul_ln1118_3214_fu_1348_p2, operation Mode is: A2*(B:0x20f).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3214_fu_1348_p2.
DSP Report: operator mul_ln1118_3214_fu_1348_p2 is absorbed into DSP mul_ln1118_3214_fu_1348_p2.
DSP Report: Generating DSP add_ln703_4258_fu_212994_p2, operation Mode is: PCIN+A2*(B:0x270).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP add_ln703_4258_fu_212994_p2.
DSP Report: operator add_ln703_4258_fu_212994_p2 is absorbed into DSP add_ln703_4258_fu_212994_p2.
DSP Report: operator mul_ln1118_3212_fu_1299_p2 is absorbed into DSP add_ln703_4258_fu_212994_p2.
DSP Report: Generating DSP add_ln703_fu_212936_p2, operation Mode is: (C:0x1000)+A2*(B:0x1ec).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_fu_212936_p2.
DSP Report: operator add_ln703_fu_212936_p2 is absorbed into DSP add_ln703_fu_212936_p2.
DSP Report: operator mul_ln203_fu_1218_p2 is absorbed into DSP add_ln703_fu_212936_p2.
DSP Report: Generating DSP add_ln703_4254_fu_212962_p2, operation Mode is: C+A2*(B:0x16e).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_4254_fu_212962_p2.
DSP Report: operator add_ln703_4254_fu_212962_p2 is absorbed into DSP add_ln703_4254_fu_212962_p2.
DSP Report: operator mul_ln1118_fu_1168_p2 is absorbed into DSP add_ln703_4254_fu_212962_p2.
DSP Report: Generating DSP add_ln703_4258_reg_215230_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_4258_reg_215230_reg is absorbed into DSP add_ln703_4258_reg_215230_reg.
DSP Report: operator add_ln703_4258_fu_212994_p2 is absorbed into DSP add_ln703_4258_reg_215230_reg.
DSP Report: Generating DSP mul_ln1118_3238_fu_1203_p2, operation Mode is: A2*(B:0x27c).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3238_fu_1203_p2.
DSP Report: operator mul_ln1118_3238_fu_1203_p2 is absorbed into DSP mul_ln1118_3238_fu_1203_p2.
DSP Report: Generating DSP add_ln703_4283_reg_215265_reg, operation Mode is: PCIN+A2*(B:0x349).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP add_ln703_4283_reg_215265_reg.
DSP Report: register add_ln703_4283_reg_215265_reg is absorbed into DSP add_ln703_4283_reg_215265_reg.
DSP Report: operator add_ln703_4283_fu_213144_p2 is absorbed into DSP add_ln703_4283_reg_215265_reg.
DSP Report: operator mul_ln1118_3235_fu_1306_p2 is absorbed into DSP add_ln703_4283_reg_215265_reg.
DSP Report: Generating DSP mul_ln1118_3250_fu_1252_p2, operation Mode is: A2*(B:0x145).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3250_fu_1252_p2.
DSP Report: operator mul_ln1118_3250_fu_1252_p2 is absorbed into DSP mul_ln1118_3250_fu_1252_p2.
DSP Report: Generating DSP add_ln703_4286_fu_213160_p2, operation Mode is: PCIN+A2*(B:0x229).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP add_ln703_4286_fu_213160_p2.
DSP Report: operator add_ln703_4286_fu_213160_p2 is absorbed into DSP add_ln703_4286_fu_213160_p2.
DSP Report: operator mul_ln1118_3247_fu_1298_p2 is absorbed into DSP add_ln703_4286_fu_213160_p2.
DSP Report: Generating DSP mul_ln1118_3244_fu_1320_p2, operation Mode is: A2*(B:0x269).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3244_fu_1320_p2.
DSP Report: operator mul_ln1118_3244_fu_1320_p2 is absorbed into DSP mul_ln1118_3244_fu_1320_p2.
DSP Report: Generating DSP add_ln703_4285_fu_213150_p2, operation Mode is: PCIN+A2*(B:0x2db).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP add_ln703_4285_fu_213150_p2.
DSP Report: operator add_ln703_4285_fu_213150_p2 is absorbed into DSP add_ln703_4285_fu_213150_p2.
DSP Report: operator mul_ln1118_3241_fu_1365_p2 is absorbed into DSP add_ln703_4285_fu_213150_p2.
DSP Report: Generating DSP mul_ln1118_3283_fu_1236_p2, operation Mode is: A2*(B:0x23b).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3283_fu_1236_p2.
DSP Report: operator mul_ln1118_3283_fu_1236_p2 is absorbed into DSP mul_ln1118_3283_fu_1236_p2.
DSP Report: Generating DSP add_ln703_4331_fu_213402_p2, operation Mode is: PCIN+A2*(B:0x1cc).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP add_ln703_4331_fu_213402_p2.
DSP Report: operator add_ln703_4331_fu_213402_p2 is absorbed into DSP add_ln703_4331_fu_213402_p2.
DSP Report: operator mul_ln1118_3252_fu_1254_p2 is absorbed into DSP add_ln703_4331_fu_213402_p2.
DSP Report: Generating DSP mul_ln1118_3280_fu_1169_p2, operation Mode is: A2*(B:0x1a3).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3280_fu_1169_p2.
DSP Report: operator mul_ln1118_3280_fu_1169_p2 is absorbed into DSP mul_ln1118_3280_fu_1169_p2.
DSP Report: Generating DSP add_ln703_4330_fu_213392_p2, operation Mode is: PCIN+A2*(B:0x1dc).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_4330_fu_213392_p2.
DSP Report: operator add_ln703_4330_fu_213392_p2 is absorbed into DSP add_ln703_4330_fu_213392_p2.
DSP Report: operator mul_ln1118_3254_fu_1134_p2 is absorbed into DSP add_ln703_4330_fu_213392_p2.
DSP Report: Generating DSP add_ln703_4331_fu_213402_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_4331_fu_213402_p2 is absorbed into DSP add_ln703_4331_fu_213402_p2.
DSP Report: Generating DSP mul_ln1118_3277_fu_1231_p2, operation Mode is: A2*(B:0x237).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3277_fu_1231_p2.
DSP Report: operator mul_ln1118_3277_fu_1231_p2 is absorbed into DSP mul_ln1118_3277_fu_1231_p2.
DSP Report: Generating DSP add_ln703_4328_fu_213376_p2, operation Mode is: PCIN+A2*(B:0x324).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_4328_fu_213376_p2.
DSP Report: operator add_ln703_4328_fu_213376_p2 is absorbed into DSP add_ln703_4328_fu_213376_p2.
DSP Report: operator mul_ln1118_3269_fu_1275_p2 is absorbed into DSP add_ln703_4328_fu_213376_p2.
DSP Report: Generating DSP add_ln703_4328_fu_213376_p2, operation Mode is: PCIN+A2*(B:0x212).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP add_ln703_4328_fu_213376_p2.
DSP Report: operator add_ln703_4328_fu_213376_p2 is absorbed into DSP add_ln703_4328_fu_213376_p2.
DSP Report: operator mul_ln1118_3275_fu_1170_p2 is absorbed into DSP add_ln703_4328_fu_213376_p2.
DSP Report: Generating DSP add_ln703_4333_fu_214606_p2, operation Mode is: PCIN+A2:B2+C.
DSP Report: register add_ln703_4333_fu_214606_p2 is absorbed into DSP add_ln703_4333_fu_214606_p2.
DSP Report: register add_ln703_4333_fu_214606_p2 is absorbed into DSP add_ln703_4333_fu_214606_p2.
DSP Report: operator add_ln703_4333_fu_214606_p2 is absorbed into DSP add_ln703_4333_fu_214606_p2.
DSP Report: Generating DSP mul_ln1118_3257_fu_1255_p2, operation Mode is: A2*(B:0x298).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3257_fu_1255_p2.
DSP Report: operator mul_ln1118_3257_fu_1255_p2 is absorbed into DSP mul_ln1118_3257_fu_1255_p2.
DSP Report: Generating DSP add_ln703_4322_fu_213348_p2, operation Mode is: PCIN+A2*(B:0x44a).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP add_ln703_4322_fu_213348_p2.
DSP Report: operator add_ln703_4322_fu_213348_p2 is absorbed into DSP add_ln703_4322_fu_213348_p2.
DSP Report: operator mul_ln1118_3272_fu_1257_p2 is absorbed into DSP add_ln703_4322_fu_213348_p2.
DSP Report: Generating DSP mul_ln1118_3294_fu_1283_p2, operation Mode is: A2*(B:0x2d9).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3294_fu_1283_p2.
DSP Report: operator mul_ln1118_3294_fu_1283_p2 is absorbed into DSP mul_ln1118_3294_fu_1283_p2.
DSP Report: Generating DSP add_ln703_4344_fu_213466_p2, operation Mode is: PCIN+A2*(B:0x28e).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_4344_fu_213466_p2.
DSP Report: operator add_ln703_4344_fu_213466_p2 is absorbed into DSP add_ln703_4344_fu_213466_p2.
DSP Report: operator mul_ln1118_3291_fu_1280_p2 is absorbed into DSP add_ln703_4344_fu_213466_p2.
DSP Report: Generating DSP add_ln703_4345_reg_215350_reg, operation Mode is: C+A2*(B:0x305).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP add_ln703_4345_reg_215350_reg.
DSP Report: register add_ln703_4345_reg_215350_reg is absorbed into DSP add_ln703_4345_reg_215350_reg.
DSP Report: operator add_ln703_4345_fu_213476_p2 is absorbed into DSP add_ln703_4345_reg_215350_reg.
DSP Report: operator mul_ln1118_3288_fu_1344_p2 is absorbed into DSP add_ln703_4345_reg_215350_reg.
DSP Report: Generating DSP mul_ln1118_3311_fu_1336_p2, operation Mode is: A2*(B:0x3b7).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3311_fu_1336_p2.
DSP Report: operator mul_ln1118_3311_fu_1336_p2 is absorbed into DSP mul_ln1118_3311_fu_1336_p2.
DSP Report: Generating DSP add_ln703_4349_fu_213498_p2, operation Mode is: PCIN+A2*(B:0x350).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_4349_fu_213498_p2.
DSP Report: operator add_ln703_4349_fu_213498_p2 is absorbed into DSP add_ln703_4349_fu_213498_p2.
DSP Report: operator mul_ln1118_3309_fu_1212_p2 is absorbed into DSP add_ln703_4349_fu_213498_p2.
DSP Report: Generating DSP add_ln703_4350_reg_215360_reg, operation Mode is: C+A2*(B:0x261).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_4350_reg_215360_reg.
DSP Report: register add_ln703_4350_reg_215360_reg is absorbed into DSP add_ln703_4350_reg_215360_reg.
DSP Report: operator add_ln703_4350_fu_213508_p2 is absorbed into DSP add_ln703_4350_reg_215360_reg.
DSP Report: operator mul_ln1118_3306_fu_1292_p2 is absorbed into DSP add_ln703_4350_reg_215360_reg.
DSP Report: Generating DSP mul_ln1118_3303_fu_1272_p2, operation Mode is: A2*(B:0x27a).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3303_fu_1272_p2.
DSP Report: operator mul_ln1118_3303_fu_1272_p2 is absorbed into DSP mul_ln1118_3303_fu_1272_p2.
DSP Report: Generating DSP add_ln703_4347_fu_213482_p2, operation Mode is: PCIN+A2*(B:0x26f).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_4347_fu_213482_p2.
DSP Report: operator add_ln703_4347_fu_213482_p2 is absorbed into DSP add_ln703_4347_fu_213482_p2.
DSP Report: operator mul_ln1118_3300_fu_1263_p2 is absorbed into DSP add_ln703_4347_fu_213482_p2.
DSP Report: Generating DSP add_ln703_4348_reg_215355_reg, operation Mode is: C+A2*(B:0x340).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP add_ln703_4348_reg_215355_reg.
DSP Report: register add_ln703_4348_reg_215355_reg is absorbed into DSP add_ln703_4348_reg_215355_reg.
DSP Report: operator add_ln703_4348_fu_213492_p2 is absorbed into DSP add_ln703_4348_reg_215355_reg.
DSP Report: operator mul_ln1118_3297_fu_1327_p2 is absorbed into DSP add_ln703_4348_reg_215355_reg.
DSP Report: Generating DSP add_ln703_4351_reg_215555_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_4351_reg_215555_reg is absorbed into DSP add_ln703_4351_reg_215555_reg.
DSP Report: operator add_ln703_4351_fu_214642_p2 is absorbed into DSP add_ln703_4351_reg_215555_reg.
DSP Report: Generating DSP mul_ln1118_3344_fu_1312_p2, operation Mode is: A2*(B:0x2fb).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3344_fu_1312_p2.
DSP Report: operator mul_ln1118_3344_fu_1312_p2 is absorbed into DSP mul_ln1118_3344_fu_1312_p2.
DSP Report: Generating DSP add_ln703_4360_fu_213562_p2, operation Mode is: PCIN+A2*(B:0x33d).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP add_ln703_4360_fu_213562_p2.
DSP Report: operator add_ln703_4360_fu_213562_p2 is absorbed into DSP add_ln703_4360_fu_213562_p2.
DSP Report: operator mul_ln1118_3341_fu_1187_p2 is absorbed into DSP add_ln703_4360_fu_213562_p2.
DSP Report: Generating DSP add_ln703_4361_reg_215380_reg, operation Mode is: C+A2*(B:0x25b).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP add_ln703_4361_reg_215380_reg.
DSP Report: register add_ln703_4361_reg_215380_reg is absorbed into DSP add_ln703_4361_reg_215380_reg.
DSP Report: operator add_ln703_4361_fu_213572_p2 is absorbed into DSP add_ln703_4361_reg_215380_reg.
DSP Report: operator mul_ln1118_3338_fu_1314_p2 is absorbed into DSP add_ln703_4361_reg_215380_reg.
DSP Report: Generating DSP mul_ln1118_3335_fu_1151_p2, operation Mode is: A2*(B:0x299).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3335_fu_1151_p2.
DSP Report: operator mul_ln1118_3335_fu_1151_p2 is absorbed into DSP mul_ln1118_3335_fu_1151_p2.
DSP Report: Generating DSP add_ln703_4358_fu_213546_p2, operation Mode is: PCIN+A2*(B:0x2bd).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP add_ln703_4358_fu_213546_p2.
DSP Report: operator add_ln703_4358_fu_213546_p2 is absorbed into DSP add_ln703_4358_fu_213546_p2.
DSP Report: operator mul_ln1118_3333_fu_1243_p2 is absorbed into DSP add_ln703_4358_fu_213546_p2.
DSP Report: Generating DSP add_ln703_4359_reg_215375_reg, operation Mode is: C+A2*(B:0x2d8).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_4359_reg_215375_reg.
DSP Report: register add_ln703_4359_reg_215375_reg is absorbed into DSP add_ln703_4359_reg_215375_reg.
DSP Report: operator add_ln703_4359_fu_213556_p2 is absorbed into DSP add_ln703_4359_reg_215375_reg.
DSP Report: operator mul_ln1118_3330_fu_1204_p2 is absorbed into DSP add_ln703_4359_reg_215375_reg.
DSP Report: Generating DSP add_ln703_4362_fu_214670_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_4362_fu_214670_p2 is absorbed into DSP add_ln703_4362_fu_214670_p2.
DSP Report: Generating DSP mul_ln1118_3328_fu_1267_p2, operation Mode is: A2*(B:0x2aa).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3328_fu_1267_p2.
DSP Report: operator mul_ln1118_3328_fu_1267_p2 is absorbed into DSP mul_ln1118_3328_fu_1267_p2.
DSP Report: Generating DSP add_ln703_4355_fu_213530_p2, operation Mode is: PCIN+A2*(B:0x2b3).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP add_ln703_4355_fu_213530_p2.
DSP Report: operator add_ln703_4355_fu_213530_p2 is absorbed into DSP add_ln703_4355_fu_213530_p2.
DSP Report: operator mul_ln1118_3325_fu_1142_p2 is absorbed into DSP add_ln703_4355_fu_213530_p2.
DSP Report: Generating DSP add_ln703_4356_reg_215370_reg, operation Mode is: C+A2*(B:0x35f).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP add_ln703_4356_reg_215370_reg.
DSP Report: register add_ln703_4356_reg_215370_reg is absorbed into DSP add_ln703_4356_reg_215370_reg.
DSP Report: operator add_ln703_4356_fu_213540_p2 is absorbed into DSP add_ln703_4356_reg_215370_reg.
DSP Report: operator mul_ln1118_3322_fu_1295_p2 is absorbed into DSP add_ln703_4356_reg_215370_reg.
DSP Report: Generating DSP mul_ln1118_3319_fu_1174_p2, operation Mode is: A2*(B:0x30b).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3319_fu_1174_p2.
DSP Report: operator mul_ln1118_3319_fu_1174_p2 is absorbed into DSP mul_ln1118_3319_fu_1174_p2.
DSP Report: Generating DSP add_ln703_4353_fu_213514_p2, operation Mode is: PCIN+A2*(B:0x348).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP add_ln703_4353_fu_213514_p2.
DSP Report: operator add_ln703_4353_fu_213514_p2 is absorbed into DSP add_ln703_4353_fu_213514_p2.
DSP Report: operator mul_ln1118_3317_fu_1296_p2 is absorbed into DSP add_ln703_4353_fu_213514_p2.
DSP Report: Generating DSP add_ln703_4354_reg_215365_reg, operation Mode is: C+A2*(B:0x296).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_4354_reg_215365_reg.
DSP Report: register add_ln703_4354_reg_215365_reg is absorbed into DSP add_ln703_4354_reg_215365_reg.
DSP Report: operator add_ln703_4354_fu_213524_p2 is absorbed into DSP add_ln703_4354_reg_215365_reg.
DSP Report: operator mul_ln1118_3314_fu_1217_p2 is absorbed into DSP add_ln703_4354_reg_215365_reg.
DSP Report: Generating DSP add_ln703_4357_fu_214654_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_4357_fu_214654_p2 is absorbed into DSP add_ln703_4357_fu_214654_p2.
DSP Report: Generating DSP mul_ln1118_3286_reg_209703_reg, operation Mode is: (A''*(B:0x342))'.
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3286_reg_209703_reg.
DSP Report: register data_29_V_read_3_reg_215208_reg is absorbed into DSP mul_ln1118_3286_reg_209703_reg.
DSP Report: register mul_ln1118_3286_reg_209703_reg is absorbed into DSP mul_ln1118_3286_reg_209703_reg.
DSP Report: operator mul_ln1118_3286_fu_1366_p2 is absorbed into DSP mul_ln1118_3286_reg_209703_reg.
DSP Report: Generating DSP mul_ln1118_3350_fu_1239_p2, operation Mode is: A''*(B:0x230).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3350_fu_1239_p2.
DSP Report: register data_52_V_read_3_reg_215187_reg is absorbed into DSP mul_ln1118_3350_fu_1239_p2.
DSP Report: operator mul_ln1118_3350_fu_1239_p2 is absorbed into DSP mul_ln1118_3350_fu_1239_p2.
DSP Report: Generating DSP add_ln703_4394_reg_215570_reg, operation Mode is: PCIN+A''*(B:0x399).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP add_ln703_4394_reg_215570_reg.
DSP Report: register data_51_V_read52_reg_215193_reg is absorbed into DSP add_ln703_4394_reg_215570_reg.
DSP Report: register add_ln703_4394_reg_215570_reg is absorbed into DSP add_ln703_4394_reg_215570_reg.
DSP Report: operator add_ln703_4394_fu_214783_p2 is absorbed into DSP add_ln703_4394_reg_215570_reg.
DSP Report: operator mul_ln1118_3347_fu_1340_p2 is absorbed into DSP add_ln703_4394_reg_215570_reg.
DSP Report: Generating DSP mul_ln1118_3361_fu_1245_p2, operation Mode is: A2*(B:0x2af).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3361_fu_1245_p2.
DSP Report: operator mul_ln1118_3361_fu_1245_p2 is absorbed into DSP mul_ln1118_3361_fu_1245_p2.
DSP Report: Generating DSP add_ln703_4397_fu_213750_p2, operation Mode is: PCIN+A2*(B:0x2be).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP add_ln703_4397_fu_213750_p2.
DSP Report: operator add_ln703_4397_fu_213750_p2 is absorbed into DSP add_ln703_4397_fu_213750_p2.
DSP Report: operator mul_ln1118_3358_fu_1310_p2 is absorbed into DSP add_ln703_4397_fu_213750_p2.
DSP Report: Generating DSP add_ln703_4396_fu_213740_p2, operation Mode is: C+A2*(B:0x335).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_4396_fu_213740_p2.
DSP Report: operator add_ln703_4396_fu_213740_p2 is absorbed into DSP add_ln703_4396_fu_213740_p2.
DSP Report: operator mul_ln1118_3355_fu_1333_p2 is absorbed into DSP add_ln703_4396_fu_213740_p2.
DSP Report: Generating DSP mul_ln1118_3383_fu_1350_p2, operation Mode is: A2*(B:0x39d).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3383_fu_1350_p2.
DSP Report: operator mul_ln1118_3383_fu_1350_p2 is absorbed into DSP mul_ln1118_3383_fu_1350_p2.
DSP Report: Generating DSP add_ln703_4404_fu_213802_p2, operation Mode is: PCIN+A2*(B:0x353).
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP add_ln703_4404_fu_213802_p2.
DSP Report: operator add_ln703_4404_fu_213802_p2 is absorbed into DSP add_ln703_4404_fu_213802_p2.
DSP Report: operator mul_ln1118_3380_fu_1179_p2 is absorbed into DSP add_ln703_4404_fu_213802_p2.
DSP Report: Generating DSP add_ln703_4403_fu_213792_p2, operation Mode is: C+A2*(B:0x20d).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP add_ln703_4403_fu_213792_p2.
DSP Report: operator add_ln703_4403_fu_213792_p2 is absorbed into DSP add_ln703_4403_fu_213792_p2.
DSP Report: operator mul_ln1118_3377_fu_1176_p2 is absorbed into DSP add_ln703_4403_fu_213792_p2.
DSP Report: Generating DSP mul_ln1118_3372_fu_1137_p2, operation Mode is: A2*(B:0x35f).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3372_fu_1137_p2.
DSP Report: operator mul_ln1118_3372_fu_1137_p2 is absorbed into DSP mul_ln1118_3372_fu_1137_p2.
DSP Report: Generating DSP add_ln703_4401_fu_213776_p2, operation Mode is: PCIN+A2*(B:0x2e8).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP add_ln703_4401_fu_213776_p2.
DSP Report: operator add_ln703_4401_fu_213776_p2 is absorbed into DSP add_ln703_4401_fu_213776_p2.
DSP Report: operator mul_ln1118_3369_fu_1369_p2 is absorbed into DSP add_ln703_4401_fu_213776_p2.
DSP Report: Generating DSP mul_ln1118_3367_fu_1289_p2, operation Mode is: A2*(B:0x2f9).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3367_fu_1289_p2.
DSP Report: operator mul_ln1118_3367_fu_1289_p2 is absorbed into DSP mul_ln1118_3367_fu_1289_p2.
DSP Report: Generating DSP add_ln703_4400_fu_213766_p2, operation Mode is: PCIN+A2*(B:0x26e).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP add_ln703_4400_fu_213766_p2.
DSP Report: operator add_ln703_4400_fu_213766_p2 is absorbed into DSP add_ln703_4400_fu_213766_p2.
DSP Report: operator mul_ln1118_3364_fu_1370_p2 is absorbed into DSP add_ln703_4400_fu_213766_p2.
DSP Report: Generating DSP mul_ln1118_3422_fu_1332_p2, operation Mode is: A2*(B:0x189).
DSP Report: register data_78_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3422_fu_1332_p2.
DSP Report: operator mul_ln1118_3422_fu_1332_p2 is absorbed into DSP mul_ln1118_3422_fu_1332_p2.
DSP Report: Generating DSP add_ln703_4419_fu_213906_p2, operation Mode is: PCIN+A2*(B:0x159).
DSP Report: register data_77_V_read_int_reg_reg is absorbed into DSP add_ln703_4419_fu_213906_p2.
DSP Report: operator add_ln703_4419_fu_213906_p2 is absorbed into DSP add_ln703_4419_fu_213906_p2.
DSP Report: operator mul_ln1118_3419_fu_1329_p2 is absorbed into DSP add_ln703_4419_fu_213906_p2.
DSP Report: Generating DSP mul_ln1118_3416_fu_1317_p2, operation Mode is: A2*(B:0x1da).
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3416_fu_1317_p2.
DSP Report: operator mul_ln1118_3416_fu_1317_p2 is absorbed into DSP mul_ln1118_3416_fu_1317_p2.
DSP Report: Generating DSP add_ln703_4418_fu_213896_p2, operation Mode is: PCIN+A2*(B:0x1f1).
DSP Report: register data_71_V_read_int_reg_reg is absorbed into DSP add_ln703_4418_fu_213896_p2.
DSP Report: operator add_ln703_4418_fu_213896_p2 is absorbed into DSP add_ln703_4418_fu_213896_p2.
DSP Report: operator mul_ln1118_3403_fu_1309_p2 is absorbed into DSP add_ln703_4418_fu_213896_p2.
DSP Report: Generating DSP add_ln703_4416_fu_213880_p2, operation Mode is: C+A2*(B:0x25d).
DSP Report: register data_79_V_read_int_reg_reg is absorbed into DSP add_ln703_4416_fu_213880_p2.
DSP Report: operator add_ln703_4416_fu_213880_p2 is absorbed into DSP add_ln703_4416_fu_213880_p2.
DSP Report: operator mul_ln1118_3424_fu_1147_p2 is absorbed into DSP add_ln703_4416_fu_213880_p2.
DSP Report: Generating DSP mul_ln1118_3413_fu_1202_p2, operation Mode is: A2*(B:0x260).
DSP Report: register data_75_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3413_fu_1202_p2.
DSP Report: operator mul_ln1118_3413_fu_1202_p2 is absorbed into DSP mul_ln1118_3413_fu_1202_p2.
DSP Report: Generating DSP add_ln703_4415_fu_213870_p2, operation Mode is: PCIN+A2*(B:0x29c).
DSP Report: register data_74_V_read_int_reg_reg is absorbed into DSP add_ln703_4415_fu_213870_p2.
DSP Report: operator add_ln703_4415_fu_213870_p2 is absorbed into DSP add_ln703_4415_fu_213870_p2.
DSP Report: operator mul_ln1118_3411_fu_1153_p2 is absorbed into DSP add_ln703_4415_fu_213870_p2.
DSP Report: Generating DSP mul_ln1118_3408_fu_1281_p2, operation Mode is: A2*(B:0x2b3).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3408_fu_1281_p2.
DSP Report: operator mul_ln1118_3408_fu_1281_p2 is absorbed into DSP mul_ln1118_3408_fu_1281_p2.
DSP Report: Generating DSP add_ln703_4412_fu_213854_p2, operation Mode is: PCIN+A2*(B:0x2d0).
DSP Report: register data_72_V_read_int_reg_reg is absorbed into DSP add_ln703_4412_fu_213854_p2.
DSP Report: operator add_ln703_4412_fu_213854_p2 is absorbed into DSP add_ln703_4412_fu_213854_p2.
DSP Report: operator mul_ln1118_3406_fu_1157_p2 is absorbed into DSP add_ln703_4412_fu_213854_p2.
DSP Report: Generating DSP mul_ln1118_3400_fu_1181_p2, operation Mode is: A2*(B:0x25b).
DSP Report: register data_70_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3400_fu_1181_p2.
DSP Report: operator mul_ln1118_3400_fu_1181_p2 is absorbed into DSP mul_ln1118_3400_fu_1181_p2.
DSP Report: Generating DSP add_ln703_4411_fu_213844_p2, operation Mode is: PCIN+A2*(B:0x2bf).
DSP Report: register data_69_V_read_int_reg_reg is absorbed into DSP add_ln703_4411_fu_213844_p2.
DSP Report: operator add_ln703_4411_fu_213844_p2 is absorbed into DSP add_ln703_4411_fu_213844_p2.
DSP Report: operator mul_ln1118_3397_fu_1305_p2 is absorbed into DSP add_ln703_4411_fu_213844_p2.
DSP Report: Generating DSP mul_ln1118_3394_fu_1352_p2, operation Mode is: A2*(B:0x25f).
DSP Report: register data_68_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3394_fu_1352_p2.
DSP Report: operator mul_ln1118_3394_fu_1352_p2 is absorbed into DSP mul_ln1118_3394_fu_1352_p2.
DSP Report: Generating DSP add_ln703_4409_fu_213828_p2, operation Mode is: PCIN+A2*(B:0x323).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP add_ln703_4409_fu_213828_p2.
DSP Report: operator add_ln703_4409_fu_213828_p2 is absorbed into DSP add_ln703_4409_fu_213828_p2.
DSP Report: operator mul_ln1118_3391_fu_1290_p2 is absorbed into DSP add_ln703_4409_fu_213828_p2.
DSP Report: Generating DSP mul_ln1118_3388_fu_1166_p2, operation Mode is: A2*(B:0x295).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3388_fu_1166_p2.
DSP Report: operator mul_ln1118_3388_fu_1166_p2 is absorbed into DSP mul_ln1118_3388_fu_1166_p2.
DSP Report: Generating DSP add_ln703_4408_fu_213818_p2, operation Mode is: PCIN+A2*(B:0x360).
DSP Report: register data_65_V_read_int_reg_reg is absorbed into DSP add_ln703_4408_fu_213818_p2.
DSP Report: operator add_ln703_4408_fu_213818_p2 is absorbed into DSP add_ln703_4408_fu_213818_p2.
DSP Report: operator mul_ln1118_3385_fu_1261_p2 is absorbed into DSP add_ln703_4408_fu_213818_p2.
DSP Report: Generating DSP mul_ln1118_3307_fu_1207_p2, operation Mode is: A''*(B:0x3d7e6).
DSP Report: register data_36_V_read_2_reg_215203_reg is absorbed into DSP mul_ln1118_3307_fu_1207_p2.
DSP Report: register data_36_V_read_2_reg_215203_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_3307_fu_1207_p2.
DSP Report: operator mul_ln1118_3307_fu_1207_p2 is absorbed into DSP mul_ln1118_3307_fu_1207_p2.
DSP Report: Generating DSP add_ln703_4335_fu_213418_p2, operation Mode is: C'+A2*(B:0x194).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP add_ln703_4335_fu_213418_p2.
DSP Report: register add_ln703_4335_fu_213418_p2 is absorbed into DSP add_ln703_4335_fu_213418_p2.
DSP Report: operator add_ln703_4335_fu_213418_p2 is absorbed into DSP add_ln703_4335_fu_213418_p2.
DSP Report: operator mul_ln1118_3289_fu_1315_p2 is absorbed into DSP add_ln703_4335_fu_213418_p2.
DSP Report: Generating DSP add_ln703_4336_reg_215340_reg, operation Mode is: C+A2*(B:0x3fe45).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP add_ln703_4336_reg_215340_reg.
DSP Report: register add_ln703_4336_reg_215340_reg is absorbed into DSP add_ln703_4336_reg_215340_reg.
DSP Report: operator add_ln703_4336_fu_213428_p2 is absorbed into DSP add_ln703_4336_reg_215340_reg.
DSP Report: operator mul_ln1118_3284_fu_1172_p2 is absorbed into DSP add_ln703_4336_reg_215340_reg.
DSP Report: Generating DSP add_ln703_4342_fu_214630_p2, operation Mode is: PCIN+A''*(B:0x3cba2).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP add_ln703_4342_fu_214630_p2.
DSP Report: register data_27_V_read_3_reg_215213_reg is absorbed into DSP add_ln703_4342_fu_214630_p2.
DSP Report: operator add_ln703_4342_fu_214630_p2 is absorbed into DSP add_ln703_4342_fu_214630_p2.
DSP Report: operator mul_ln1118_3281_fu_1180_p2 is absorbed into DSP add_ln703_4342_fu_214630_p2.
DSP Report: Generating DSP mul_ln1118_3236_fu_1193_p2, operation Mode is: A2*(B:0x9c).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3236_fu_1193_p2.
DSP Report: operator mul_ln1118_3236_fu_1193_p2 is absorbed into DSP mul_ln1118_3236_fu_1193_p2.
DSP Report: Generating DSP add_ln703_4308_fu_213278_p2, operation Mode is: PCIN+A2*(B:0x3ff7a).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP add_ln703_4308_fu_213278_p2.
DSP Report: operator add_ln703_4308_fu_213278_p2 is absorbed into DSP add_ln703_4308_fu_213278_p2.
DSP Report: operator mul_ln1118_3233_fu_1198_p2 is absorbed into DSP add_ln703_4308_fu_213278_p2.
DSP Report: Generating DSP add_ln703_4309_reg_215305_reg, operation Mode is: C+A2*(B:0x1df).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP add_ln703_4309_reg_215305_reg.
DSP Report: register add_ln703_4309_reg_215305_reg is absorbed into DSP add_ln703_4309_reg_215305_reg.
DSP Report: operator add_ln703_4309_fu_213288_p2 is absorbed into DSP add_ln703_4309_reg_215305_reg.
DSP Report: operator mul_ln1118_3276_fu_1230_p2 is absorbed into DSP add_ln703_4309_reg_215305_reg.
DSP Report: Generating DSP mul_ln1118_3270_fu_1246_p2, operation Mode is: A2*(B:0x1fd).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3270_fu_1246_p2.
DSP Report: operator mul_ln1118_3270_fu_1246_p2 is absorbed into DSP mul_ln1118_3270_fu_1246_p2.
DSP Report: Generating DSP add_ln703_4307_reg_215300_reg, operation Mode is: PCIN+A2*(B:0x1ac).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP add_ln703_4307_reg_215300_reg.
DSP Report: register add_ln703_4307_reg_215300_reg is absorbed into DSP add_ln703_4307_reg_215300_reg.
DSP Report: operator add_ln703_4307_fu_213272_p2 is absorbed into DSP add_ln703_4307_reg_215300_reg.
DSP Report: operator mul_ln1118_3264_fu_1274_p2 is absorbed into DSP add_ln703_4307_reg_215300_reg.
DSP Report: Generating DSP mul_ln1118_3267_fu_1241_p2, operation Mode is: A2*(B:0x29).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3267_fu_1241_p2.
DSP Report: operator mul_ln1118_3267_fu_1241_p2 is absorbed into DSP mul_ln1118_3267_fu_1241_p2.
DSP Report: Generating DSP add_ln703_4317_fu_213332_p2, operation Mode is: PCIN+A2*(B:0x3a).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_4317_fu_213332_p2.
DSP Report: operator add_ln703_4317_fu_213332_p2 is absorbed into DSP add_ln703_4317_fu_213332_p2.
DSP Report: operator mul_ln1118_3255_fu_1213_p2 is absorbed into DSP add_ln703_4317_fu_213332_p2.
DSP Report: Generating DSP add_ln703_4318_reg_215320_reg, operation Mode is: C+A2*(B:0x56).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_4318_reg_215320_reg.
DSP Report: register add_ln703_4318_reg_215320_reg is absorbed into DSP add_ln703_4318_reg_215320_reg.
DSP Report: operator add_ln703_4318_fu_213342_p2 is absorbed into DSP add_ln703_4318_reg_215320_reg.
DSP Report: operator mul_ln1118_3261_fu_1349_p2 is absorbed into DSP add_ln703_4318_reg_215320_reg.
DSP Report: Generating DSP mul_ln1118_3251_fu_1188_p2, operation Mode is: A2*(B:0x3ffa1).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3251_fu_1188_p2.
DSP Report: operator mul_ln1118_3251_fu_1188_p2 is absorbed into DSP mul_ln1118_3251_fu_1188_p2.
DSP Report: Generating DSP add_ln703_4316_reg_215315_reg, operation Mode is: PCIN+A2*(B:0x7b).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP add_ln703_4316_reg_215315_reg.
DSP Report: register add_ln703_4316_reg_215315_reg is absorbed into DSP add_ln703_4316_reg_215315_reg.
DSP Report: operator add_ln703_4316_fu_213326_p2 is absorbed into DSP add_ln703_4316_reg_215315_reg.
DSP Report: operator mul_ln1118_3248_fu_1364_p2 is absorbed into DSP add_ln703_4316_reg_215315_reg.
DSP Report: Generating DSP mul_ln1118_3242_fu_1351_p2, operation Mode is: A2*(B:0x45).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3242_fu_1351_p2.
DSP Report: operator mul_ln1118_3242_fu_1351_p2 is absorbed into DSP mul_ln1118_3242_fu_1351_p2.
DSP Report: Generating DSP add_ln703_4314_fu_213310_p2, operation Mode is: C+A2*(B:0x8b).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP add_ln703_4314_fu_213310_p2.
DSP Report: operator add_ln703_4314_fu_213310_p2 is absorbed into DSP add_ln703_4314_fu_213310_p2.
DSP Report: operator mul_ln1118_3273_fu_1144_p2 is absorbed into DSP add_ln703_4314_fu_213310_p2.
DSP Report: Generating DSP add_ln703_4314_fu_213310_p2, operation Mode is: PCIN+A2*(B:0xe7).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_4314_fu_213310_p2.
DSP Report: operator add_ln703_4314_fu_213310_p2 is absorbed into DSP add_ln703_4314_fu_213310_p2.
DSP Report: operator mul_ln1118_3278_fu_1167_p2 is absorbed into DSP add_ln703_4314_fu_213310_p2.
DSP Report: Generating DSP mul_ln1118_3245_fu_1291_p2, operation Mode is: A2*(B:0xec).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3245_fu_1291_p2.
DSP Report: operator mul_ln1118_3245_fu_1291_p2 is absorbed into DSP mul_ln1118_3245_fu_1291_p2.
DSP Report: Generating DSP add_ln703_4312_fu_213294_p2, operation Mode is: PCIN+A2*(B:0xe3).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_4312_fu_213294_p2.
DSP Report: operator add_ln703_4312_fu_213294_p2 is absorbed into DSP add_ln703_4312_fu_213294_p2.
DSP Report: operator mul_ln1118_3239_fu_1316_p2 is absorbed into DSP add_ln703_4312_fu_213294_p2.
DSP Report: Generating DSP mul_ln203_11_reg_209333_reg, operation Mode is: (A2*(B:0x3d6dc))'.
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln203_11_reg_209333_reg.
DSP Report: register mul_ln203_11_reg_209333_reg is absorbed into DSP mul_ln203_11_reg_209333_reg.
DSP Report: operator mul_ln203_11_fu_1360_p2 is absorbed into DSP mul_ln203_11_reg_209333_reg.
DSP Report: Generating DSP mul_ln1118_3258_fu_1300_p2, operation Mode is: A2*(B:0x3feca).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3258_fu_1300_p2.
DSP Report: operator mul_ln1118_3258_fu_1300_p2 is absorbed into DSP mul_ln1118_3258_fu_1300_p2.
DSP Report: Generating DSP add_ln703_4305_fu_213266_p2, operation Mode is: PCIN+A2*(B:0x1b3).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP add_ln703_4305_fu_213266_p2.
DSP Report: operator add_ln703_4305_fu_213266_p2 is absorbed into DSP add_ln703_4305_fu_213266_p2.
DSP Report: operator mul_ln1118_3231_fu_1143_p2 is absorbed into DSP add_ln703_4305_fu_213266_p2.
DSP Report: Generating DSP mul_ln1118_3226_reg_209323_reg, operation Mode is: (A2*(B:0x3fca2))'.
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3226_reg_209323_reg.
DSP Report: register mul_ln1118_3226_reg_209323_reg is absorbed into DSP mul_ln1118_3226_reg_209323_reg.
DSP Report: operator mul_ln1118_3226_fu_1361_p2 is absorbed into DSP mul_ln1118_3226_reg_209323_reg.
DSP Report: Generating DSP mul_ln1118_3218_fu_1140_p2, operation Mode is: A2*(B:0x32).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3218_fu_1140_p2.
DSP Report: operator mul_ln1118_3218_fu_1140_p2 is absorbed into DSP mul_ln1118_3218_fu_1140_p2.
DSP Report: Generating DSP add_ln703_4266_fu_213058_p2, operation Mode is: PCIN+A2*(B:0x5c).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP add_ln703_4266_fu_213058_p2.
DSP Report: operator add_ln703_4266_fu_213058_p2 is absorbed into DSP add_ln703_4266_fu_213058_p2.
DSP Report: operator mul_ln1118_3223_fu_1150_p2 is absorbed into DSP add_ln703_4266_fu_213058_p2.
DSP Report: Generating DSP mul_ln203_10_fu_1222_p2, operation Mode is: A2*(B:0x3fee7).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln203_10_fu_1222_p2.
DSP Report: operator mul_ln203_10_fu_1222_p2 is absorbed into DSP mul_ln203_10_fu_1222_p2.
DSP Report: Generating DSP add_ln703_4261_fu_213016_p2, operation Mode is: C+A2*(B:0x73).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_4261_fu_213016_p2.
DSP Report: operator add_ln703_4261_fu_213016_p2 is absorbed into DSP add_ln703_4261_fu_213016_p2.
DSP Report: operator mul_ln1118_3215_fu_1227_p2 is absorbed into DSP add_ln703_4261_fu_213016_p2.
DSP Report: Generating DSP mul_ln203_8_fu_1341_p2, operation Mode is: A2*(B:0x5c).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln203_8_fu_1341_p2.
DSP Report: operator mul_ln203_8_fu_1341_p2 is absorbed into DSP mul_ln203_8_fu_1341_p2.
DSP Report: Generating DSP add_ln703_4260_fu_213006_p2, operation Mode is: PCIN+A2:B2+(C:0xd000).
DSP Report: register add_ln703_4260_fu_213006_p2 is absorbed into DSP add_ln703_4260_fu_213006_p2.
DSP Report: register add_ln703_4260_fu_213006_p2 is absorbed into DSP add_ln703_4260_fu_213006_p2.
DSP Report: operator add_ln703_4260_fu_213006_p2 is absorbed into DSP add_ln703_4260_fu_213006_p2.
DSP Report: Generating DSP add_ln703_4261_fu_213016_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_4261_fu_213016_p2 is absorbed into DSP add_ln703_4261_fu_213016_p2.
DSP Report: Generating DSP mul_ln1118_3292_fu_1228_p2, operation Mode is: A2*(B:0x2d).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3292_fu_1228_p2.
DSP Report: operator mul_ln1118_3292_fu_1228_p2 is absorbed into DSP mul_ln1118_3292_fu_1228_p2.
DSP Report: Generating DSP add_ln703_4340_fu_213450_p2, operation Mode is: C+A2*(B:0x8c).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP add_ln703_4340_fu_213450_p2.
DSP Report: operator add_ln703_4340_fu_213450_p2 is absorbed into DSP add_ln703_4340_fu_213450_p2.
DSP Report: operator mul_ln1118_3298_fu_1165_p2 is absorbed into DSP add_ln703_4340_fu_213450_p2.
DSP Report: Generating DSP add_ln703_4340_fu_213450_p2, operation Mode is: PCIN+A2*(B:0xf6).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_4340_fu_213450_p2.
DSP Report: operator add_ln703_4340_fu_213450_p2 is absorbed into DSP add_ln703_4340_fu_213450_p2.
DSP Report: operator mul_ln1118_3304_fu_1373_p2 is absorbed into DSP add_ln703_4340_fu_213450_p2.
DSP Report: Generating DSP mul_ln1118_3301_fu_1234_p2, operation Mode is: A2*(B:0x14c).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3301_fu_1234_p2.
DSP Report: operator mul_ln1118_3301_fu_1234_p2 is absorbed into DSP mul_ln1118_3301_fu_1234_p2.
DSP Report: Generating DSP add_ln703_4338_fu_213434_p2, operation Mode is: PCIN+A2*(B:0x185).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_4338_fu_213434_p2.
DSP Report: operator add_ln703_4338_fu_213434_p2 is absorbed into DSP add_ln703_4338_fu_213434_p2.
DSP Report: operator mul_ln1118_3295_fu_1284_p2 is absorbed into DSP add_ln703_4338_fu_213434_p2.
DSP Report: Generating DSP add_ln703_4342_reg_215550_reg, operation Mode is: (PCIN+A2:B2+C)'.
DSP Report: register add_ln703_4342_reg_215550_reg is absorbed into DSP add_ln703_4342_reg_215550_reg.
DSP Report: register add_ln703_4342_reg_215550_reg is absorbed into DSP add_ln703_4342_reg_215550_reg.
DSP Report: register add_ln703_4342_reg_215550_reg is absorbed into DSP add_ln703_4342_reg_215550_reg.
DSP Report: operator add_ln703_4342_fu_214630_p2 is absorbed into DSP add_ln703_4342_reg_215550_reg.
DSP Report: Generating DSP mul_ln1118_3423_fu_1211_p2, operation Mode is: A2*(B:0xda).
DSP Report: register data_78_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3423_fu_1211_p2.
DSP Report: operator mul_ln1118_3423_fu_1211_p2 is absorbed into DSP mul_ln1118_3423_fu_1211_p2.
DSP Report: Generating DSP add_ln703_4452_fu_214072_p2, operation Mode is: PCIN+A2*(B:0xa3).
DSP Report: register data_75_V_read_int_reg_reg is absorbed into DSP add_ln703_4452_fu_214072_p2.
DSP Report: operator add_ln703_4452_fu_214072_p2 is absorbed into DSP add_ln703_4452_fu_214072_p2.
DSP Report: operator mul_ln1118_3414_fu_1216_p2 is absorbed into DSP add_ln703_4452_fu_214072_p2.
DSP Report: Generating DSP add_ln703_4453_reg_215490_reg, operation Mode is: C+A2*(B:0xf7).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP add_ln703_4453_reg_215490_reg.
DSP Report: register add_ln703_4453_reg_215490_reg is absorbed into DSP add_ln703_4453_reg_215490_reg.
DSP Report: operator add_ln703_4453_fu_214082_p2 is absorbed into DSP add_ln703_4453_reg_215490_reg.
DSP Report: operator mul_ln1118_3409_fu_1160_p2 is absorbed into DSP add_ln703_4453_reg_215490_reg.
DSP Report: Generating DSP mul_ln1118_3401_fu_1259_p2, operation Mode is: A2*(B:0xc2).
DSP Report: register data_70_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3401_fu_1259_p2.
DSP Report: operator mul_ln1118_3401_fu_1259_p2 is absorbed into DSP mul_ln1118_3401_fu_1259_p2.
DSP Report: Generating DSP add_ln703_4450_fu_214056_p2, operation Mode is: PCIN+A2*(B:0xe6).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP add_ln703_4450_fu_214056_p2.
DSP Report: operator add_ln703_4450_fu_214056_p2 is absorbed into DSP add_ln703_4450_fu_214056_p2.
DSP Report: operator mul_ln1118_3389_fu_1347_p2 is absorbed into DSP add_ln703_4450_fu_214056_p2.
DSP Report: Generating DSP add_ln703_4451_fu_214066_p2, operation Mode is: C+A2*(B:0xb6).
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP add_ln703_4451_fu_214066_p2.
DSP Report: operator add_ln703_4451_fu_214066_p2 is absorbed into DSP add_ln703_4451_fu_214066_p2.
DSP Report: operator mul_ln1118_3381_fu_1301_p2 is absorbed into DSP add_ln703_4451_fu_214066_p2.
DSP Report: Generating DSP mul_ln1118_3392_fu_1342_p2, operation Mode is: A2*(B:0x1b).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3392_fu_1342_p2.
DSP Report: operator mul_ln1118_3392_fu_1342_p2 is absorbed into DSP mul_ln1118_3392_fu_1342_p2.
DSP Report: Generating DSP add_ln703_4462_fu_214136_p2, operation Mode is: C+A2*(B:0x3ffcf).
DSP Report: register data_65_V_read_int_reg_reg is absorbed into DSP add_ln703_4462_fu_214136_p2.
DSP Report: operator add_ln703_4462_fu_214136_p2 is absorbed into DSP add_ln703_4462_fu_214136_p2.
DSP Report: operator mul_ln1118_3386_fu_1354_p2 is absorbed into DSP add_ln703_4462_fu_214136_p2.
DSP Report: Generating DSP add_ln703_4462_fu_214136_p2, operation Mode is: PCIN+A2*(B:0x2d).
DSP Report: register data_79_V_read_int_reg_reg is absorbed into DSP add_ln703_4462_fu_214136_p2.
DSP Report: operator add_ln703_4462_fu_214136_p2 is absorbed into DSP add_ln703_4462_fu_214136_p2.
DSP Report: operator mul_ln1118_3425_fu_1322_p2 is absorbed into DSP add_ln703_4462_fu_214136_p2.
DSP Report: Generating DSP add_ln703_4458_fu_214104_p2, operation Mode is: C+A2*(B:0x3ffc5).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP add_ln703_4458_fu_214104_p2.
DSP Report: operator add_ln703_4458_fu_214104_p2 is absorbed into DSP add_ln703_4458_fu_214104_p2.
DSP Report: operator mul_ln1118_3362_fu_1173_p2 is absorbed into DSP add_ln703_4458_fu_214104_p2.
DSP Report: Generating DSP add_ln703_4459_fu_214114_p2, operation Mode is: C+A2*(B:0x3ffc7).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP add_ln703_4459_fu_214114_p2.
DSP Report: operator add_ln703_4459_fu_214114_p2 is absorbed into DSP add_ln703_4459_fu_214114_p2.
DSP Report: operator mul_ln1118_3323_fu_1136_p2 is absorbed into DSP add_ln703_4459_fu_214114_p2.
DSP Report: Generating DSP add_ln703_4456_fu_214088_p2, operation Mode is: -C'+A2*(B:0x3ffac)+1-1.
DSP Report: register data_80_V_read_int_reg_reg is absorbed into DSP add_ln703_4456_fu_214088_p2.
DSP Report: register add_ln703_4456_fu_214088_p2 is absorbed into DSP add_ln703_4456_fu_214088_p2.
DSP Report: operator add_ln703_4456_fu_214088_p2 is absorbed into DSP add_ln703_4456_fu_214088_p2.
DSP Report: operator mul_ln1118_3427_fu_1264_p2 is absorbed into DSP add_ln703_4456_fu_214088_p2.
DSP Report: Generating DSP add_ln703_4460_reg_215495_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_4460_reg_215495_reg is absorbed into DSP add_ln703_4460_reg_215495_reg.
DSP Report: operator add_ln703_4460_fu_214124_p2 is absorbed into DSP add_ln703_4460_reg_215495_reg.
DSP Report: Generating DSP mul_ln1118_3342_fu_1318_p2, operation Mode is: A2*(B:0x9d).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3342_fu_1318_p2.
DSP Report: operator mul_ln1118_3342_fu_1318_p2 is absorbed into DSP mul_ln1118_3342_fu_1318_p2.
DSP Report: Generating DSP mul_ln1118_3336_fu_1229_p2, operation Mode is: A2*(B:0xba).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3336_fu_1229_p2.
DSP Report: operator mul_ln1118_3336_fu_1229_p2 is absorbed into DSP mul_ln1118_3336_fu_1229_p2.
DSP Report: Generating DSP add_ln703_4446_fu_214024_p2, operation Mode is: PCIN+A2*(B:0xbc).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_4446_fu_214024_p2.
DSP Report: operator add_ln703_4446_fu_214024_p2 is absorbed into DSP add_ln703_4446_fu_214024_p2.
DSP Report: operator mul_ln1118_3331_fu_1358_p2 is absorbed into DSP add_ln703_4446_fu_214024_p2.
DSP Report: Generating DSP mul_ln1118_3365_fu_1371_p2, operation Mode is: A2*(B:0xd6).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3365_fu_1371_p2.
DSP Report: operator mul_ln1118_3365_fu_1371_p2 is absorbed into DSP mul_ln1118_3365_fu_1371_p2.
DSP Report: Generating DSP add_ln703_4447_fu_214034_p2, operation Mode is: PCIN+A2*(B:0xc7).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP add_ln703_4447_fu_214034_p2.
DSP Report: operator add_ln703_4447_fu_214034_p2 is absorbed into DSP add_ln703_4447_fu_214034_p2.
DSP Report: operator mul_ln1118_3359_fu_1258_p2 is absorbed into DSP add_ln703_4447_fu_214034_p2.
DSP Report: Generating DSP add_ln703_4449_reg_215480_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_4449_reg_215480_reg is absorbed into DSP add_ln703_4449_reg_215480_reg.
DSP Report: operator add_ln703_4449_fu_214050_p2 is absorbed into DSP add_ln703_4449_reg_215480_reg.
DSP Report: Generating DSP acc_1_V_fu_215119_p2, operation Mode is: PCIN+A:B+C'.
DSP Report: register acc_1_V_fu_215119_p2 is absorbed into DSP acc_1_V_fu_215119_p2.
DSP Report: operator acc_1_V_fu_215119_p2 is absorbed into DSP acc_1_V_fu_215119_p2.
DSP Report: Generating DSP mul_ln1118_3353_fu_1334_p2, operation Mode is: A2*(B:0x126).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3353_fu_1334_p2.
DSP Report: operator mul_ln1118_3353_fu_1334_p2 is absorbed into DSP mul_ln1118_3353_fu_1334_p2.
DSP Report: Generating DSP add_ln703_4430_fu_213938_p2, operation Mode is: PCIN+A2*(B:0x1cc).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP add_ln703_4430_fu_213938_p2.
DSP Report: operator add_ln703_4430_fu_213938_p2 is absorbed into DSP add_ln703_4430_fu_213938_p2.
DSP Report: operator mul_ln1118_3348_fu_1363_p2 is absorbed into DSP add_ln703_4430_fu_213938_p2.
DSP Report: Generating DSP add_ln703_4431_fu_213948_p2, operation Mode is: C+A2*(B:0x1b8).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP add_ln703_4431_fu_213948_p2.
DSP Report: operator add_ln703_4431_fu_213948_p2 is absorbed into DSP add_ln703_4431_fu_213948_p2.
DSP Report: operator mul_ln1118_3339_fu_1372_p2 is absorbed into DSP add_ln703_4431_fu_213948_p2.
DSP Report: Generating DSP add_ln703_4428_fu_213922_p2, operation Mode is: C+A2*(B:0x17e).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP add_ln703_4428_fu_213922_p2.
DSP Report: operator add_ln703_4428_fu_213922_p2 is absorbed into DSP add_ln703_4428_fu_213922_p2.
DSP Report: operator mul_ln1118_3326_fu_1265_p2 is absorbed into DSP add_ln703_4428_fu_213922_p2.
DSP Report: Generating DSP add_ln703_4429_reg_215455_reg, operation Mode is: C+A2*(B:0x1b7).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP add_ln703_4429_reg_215455_reg.
DSP Report: register add_ln703_4429_reg_215455_reg is absorbed into DSP add_ln703_4429_reg_215455_reg.
DSP Report: operator add_ln703_4429_fu_213932_p2 is absorbed into DSP add_ln703_4429_reg_215455_reg.
DSP Report: operator mul_ln1118_3320_fu_1223_p2 is absorbed into DSP add_ln703_4429_reg_215455_reg.
DSP Report: Generating DSP mul_ln1118_3395_fu_1345_p2, operation Mode is: A2*(B:0x17c).
DSP Report: register data_68_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3395_fu_1345_p2.
DSP Report: operator mul_ln1118_3395_fu_1345_p2 is absorbed into DSP mul_ln1118_3395_fu_1345_p2.
DSP Report: Generating DSP mul_ln1118_3312_fu_1215_p2, operation Mode is: A2*(B:0xb9).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3312_fu_1215_p2.
DSP Report: operator mul_ln1118_3312_fu_1215_p2 is absorbed into DSP mul_ln1118_3312_fu_1215_p2.
DSP Report: Generating DSP add_ln703_4442_fu_214008_p2, operation Mode is: C+A2*(B:0x116).
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP add_ln703_4442_fu_214008_p2.
DSP Report: operator add_ln703_4442_fu_214008_p2 is absorbed into DSP add_ln703_4442_fu_214008_p2.
DSP Report: operator mul_ln1118_3417_fu_1311_p2 is absorbed into DSP add_ln703_4442_fu_214008_p2.
DSP Report: Generating DSP add_ln703_4442_fu_214008_p2, operation Mode is: PCIN+A2*(B:0x1c5).
DSP Report: register data_77_V_read_int_reg_reg is absorbed into DSP add_ln703_4442_fu_214008_p2.
DSP Report: operator add_ln703_4442_fu_214008_p2 is absorbed into DSP add_ln703_4442_fu_214008_p2.
DSP Report: operator mul_ln1118_3420_fu_1208_p2 is absorbed into DSP add_ln703_4442_fu_214008_p2.
DSP Report: Generating DSP mul_ln1118_3404_fu_1326_p2, operation Mode is: A2*(B:0x15a).
DSP Report: register data_71_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3404_fu_1326_p2.
DSP Report: operator mul_ln1118_3404_fu_1326_p2 is absorbed into DSP mul_ln1118_3404_fu_1326_p2.
DSP Report: Generating DSP add_ln703_4439_fu_213986_p2, operation Mode is: PCIN+A2*(B:0x147).
DSP Report: register data_69_V_read_int_reg_reg is absorbed into DSP add_ln703_4439_fu_213986_p2.
DSP Report: operator add_ln703_4439_fu_213986_p2 is absorbed into DSP add_ln703_4439_fu_213986_p2.
DSP Report: operator mul_ln1118_3398_fu_1276_p2 is absorbed into DSP add_ln703_4439_fu_213986_p2.
DSP Report: Generating DSP add_ln703_4443_reg_215475_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_4443_reg_215475_reg is absorbed into DSP add_ln703_4443_reg_215475_reg.
DSP Report: operator add_ln703_4443_fu_214018_p2 is absorbed into DSP add_ln703_4443_reg_215475_reg.
DSP Report: Generating DSP mul_ln1118_3384_fu_1214_p2, operation Mode is: A2*(B:0x144).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3384_fu_1214_p2.
DSP Report: operator mul_ln1118_3384_fu_1214_p2 is absorbed into DSP mul_ln1118_3384_fu_1214_p2.
DSP Report: Generating DSP add_ln703_4436_fu_213970_p2, operation Mode is: PCIN+A2*(B:0x11b).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP add_ln703_4436_fu_213970_p2.
DSP Report: operator add_ln703_4436_fu_213970_p2 is absorbed into DSP add_ln703_4436_fu_213970_p2.
DSP Report: operator mul_ln1118_3378_fu_1177_p2 is absorbed into DSP add_ln703_4436_fu_213970_p2.
DSP Report: Generating DSP add_ln703_4437_reg_215470_reg, operation Mode is: C+A2*(B:0x1e5).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP add_ln703_4437_reg_215470_reg.
DSP Report: register add_ln703_4437_reg_215470_reg is absorbed into DSP add_ln703_4437_reg_215470_reg.
DSP Report: operator add_ln703_4437_fu_213980_p2 is absorbed into DSP add_ln703_4437_reg_215470_reg.
DSP Report: operator mul_ln1118_3375_fu_1353_p2 is absorbed into DSP add_ln703_4437_reg_215470_reg.
DSP Report: Generating DSP mul_ln1118_3373_fu_1154_p2, operation Mode is: A2*(B:0x1cb).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3373_fu_1154_p2.
DSP Report: operator mul_ln1118_3373_fu_1154_p2 is absorbed into DSP mul_ln1118_3373_fu_1154_p2.
DSP Report: Generating DSP add_ln703_4434_fu_213954_p2, operation Mode is: PCIN+A2*(B:0x15c).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP add_ln703_4434_fu_213954_p2.
DSP Report: operator add_ln703_4434_fu_213954_p2 is absorbed into DSP add_ln703_4434_fu_213954_p2.
DSP Report: operator mul_ln1118_3370_fu_1152_p2 is absorbed into DSP add_ln703_4434_fu_213954_p2.
DSP Report: Generating DSP add_ln703_4435_reg_215465_reg, operation Mode is: C+A2*(B:0x137).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_4435_reg_215465_reg.
DSP Report: register add_ln703_4435_reg_215465_reg is absorbed into DSP add_ln703_4435_reg_215465_reg.
DSP Report: operator add_ln703_4435_fu_213964_p2 is absorbed into DSP add_ln703_4435_reg_215465_reg.
DSP Report: operator mul_ln1118_3356_fu_1238_p2 is absorbed into DSP add_ln703_4435_reg_215465_reg.
DSP Report: Generating DSP add_ln703_4438_fu_214873_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_4438_fu_214873_p2 is absorbed into DSP add_ln703_4438_fu_214873_p2.
DSP Report: Generating DSP acc_1_V_fu_215119_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_4444_reg_215595_reg is absorbed into DSP acc_1_V_fu_215119_p2.
DSP Report: register acc_1_V_fu_215119_p2 is absorbed into DSP acc_1_V_fu_215119_p2.
DSP Report: register acc_1_V_fu_215119_p2 is absorbed into DSP acc_1_V_fu_215119_p2.
DSP Report: operator acc_1_V_fu_215119_p2 is absorbed into DSP acc_1_V_fu_215119_p2.
DSP Report: Generating DSP mul_ln1118_3315_fu_1293_p2, operation Mode is: A''*(B:0x1c3).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3315_fu_1293_p2.
DSP Report: register data_39_V_read_3_reg_215198_reg is absorbed into DSP mul_ln1118_3315_fu_1293_p2.
DSP Report: operator mul_ln1118_3315_fu_1293_p2 is absorbed into DSP mul_ln1118_3315_fu_1293_p2.
DSP Report: Generating DSP add_ln703_4425_fu_214839_p2, operation Mode is: PCIN+A''*(B:0x215).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP add_ln703_4425_fu_214839_p2.
DSP Report: register data_52_V_read_3_reg_215187_reg is absorbed into DSP add_ln703_4425_fu_214839_p2.
DSP Report: operator add_ln703_4425_fu_214839_p2 is absorbed into DSP add_ln703_4425_fu_214839_p2.
DSP Report: operator mul_ln1118_3351_fu_1368_p2 is absorbed into DSP add_ln703_4425_fu_214839_p2.
DSP Report: Generating DSP add_ln703_4426_reg_215585_reg, operation Mode is: C+A''*(B:0x236).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP add_ln703_4426_reg_215585_reg.
DSP Report: register sext_ln1116_54_cast_reg_215224_reg is absorbed into DSP add_ln703_4426_reg_215585_reg.
DSP Report: register add_ln703_4426_reg_215585_reg is absorbed into DSP add_ln703_4426_reg_215585_reg.
DSP Report: operator add_ln703_4426_fu_214849_p2 is absorbed into DSP add_ln703_4426_reg_215585_reg.
DSP Report: operator mul_ln1118_3345_fu_1146_p2 is absorbed into DSP add_ln703_4426_reg_215585_reg.
DSP Report: Generating DSP acc_1_V_fu_215119_p2, operation Mode is: PCIN+A:B.
DSP Report: operator acc_1_V_fu_215119_p2 is absorbed into DSP acc_1_V_fu_215119_p2.
DSP Report: Generating DSP mul_ln1118_3407_fu_1158_p2, operation Mode is: A2*(B:0x463).
DSP Report: register data_72_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3407_fu_1158_p2.
DSP Report: operator mul_ln1118_3407_fu_1158_p2 is absorbed into DSP mul_ln1118_3407_fu_1158_p2.
DSP Report: Generating DSP add_ln703_4469_reg_215505_reg, operation Mode is: PCIN+A2*(B:0x443).
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP add_ln703_4469_reg_215505_reg.
DSP Report: register add_ln703_4469_reg_215505_reg is absorbed into DSP add_ln703_4469_reg_215505_reg.
DSP Report: operator add_ln703_4469_fu_214172_p2 is absorbed into DSP add_ln703_4469_reg_215505_reg.
DSP Report: operator mul_ln1118_3382_fu_1251_p2 is absorbed into DSP add_ln703_4469_reg_215505_reg.
DSP Report: Generating DSP mul_ln1118_3366_fu_1307_p2, operation Mode is: A2*(B:0x285).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3366_fu_1307_p2.
DSP Report: operator mul_ln1118_3366_fu_1307_p2 is absorbed into DSP mul_ln1118_3366_fu_1307_p2.
DSP Report: Generating DSP add_ln703_4471_fu_214178_p2, operation Mode is: PCIN+A2*(B:0x2b0).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP add_ln703_4471_fu_214178_p2.
DSP Report: operator add_ln703_4471_fu_214178_p2 is absorbed into DSP add_ln703_4471_fu_214178_p2.
DSP Report: operator mul_ln1118_3363_fu_1247_p2 is absorbed into DSP add_ln703_4471_fu_214178_p2.
DSP Report: Generating DSP add_ln703_4472_reg_215510_reg, operation Mode is: C+A2*(B:0x33a).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP add_ln703_4472_reg_215510_reg.
DSP Report: register add_ln703_4472_reg_215510_reg is absorbed into DSP add_ln703_4472_reg_215510_reg.
DSP Report: operator add_ln703_4472_fu_214188_p2 is absorbed into DSP add_ln703_4472_reg_215510_reg.
DSP Report: operator mul_ln1118_3360_fu_1244_p2 is absorbed into DSP add_ln703_4472_reg_215510_reg.
DSP Report: Generating DSP add_ln703_4477_fu_214220_p2, operation Mode is: C'+A2*(B:0x2ac).
DSP Report: register data_65_V_read_int_reg_reg is absorbed into DSP add_ln703_4477_fu_214220_p2.
DSP Report: register add_ln703_4477_fu_214220_p2 is absorbed into DSP add_ln703_4477_fu_214220_p2.
DSP Report: operator add_ln703_4477_fu_214220_p2 is absorbed into DSP add_ln703_4477_fu_214220_p2.
DSP Report: operator mul_ln1118_3387_fu_1195_p2 is absorbed into DSP add_ln703_4477_fu_214220_p2.
DSP Report: Generating DSP mul_ln1118_3379_fu_1178_p2, operation Mode is: A2*(B:0x34d).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3379_fu_1178_p2.
DSP Report: operator mul_ln1118_3379_fu_1178_p2 is absorbed into DSP mul_ln1118_3379_fu_1178_p2.
DSP Report: Generating DSP add_ln703_4476_fu_214210_p2, operation Mode is: PCIN+A2*(B:0x2a8).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP add_ln703_4476_fu_214210_p2.
DSP Report: operator add_ln703_4476_fu_214210_p2 is absorbed into DSP add_ln703_4476_fu_214210_p2.
DSP Report: operator mul_ln1118_3376_fu_1224_p2 is absorbed into DSP add_ln703_4476_fu_214210_p2.
DSP Report: Generating DSP mul_ln1118_3374_fu_1186_p2, operation Mode is: A2*(B:0x2e4).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3374_fu_1186_p2.
DSP Report: operator mul_ln1118_3374_fu_1186_p2 is absorbed into DSP mul_ln1118_3374_fu_1186_p2.
DSP Report: Generating DSP add_ln703_4474_fu_214194_p2, operation Mode is: PCIN+A2*(B:0x2c7).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP add_ln703_4474_fu_214194_p2.
DSP Report: operator add_ln703_4474_fu_214194_p2 is absorbed into DSP add_ln703_4474_fu_214194_p2.
DSP Report: operator mul_ln1118_3371_fu_1189_p2 is absorbed into DSP add_ln703_4474_fu_214194_p2.
DSP Report: Generating DSP add_ln703_4475_reg_215515_reg, operation Mode is: C+A2*(B:0x287).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP add_ln703_4475_reg_215515_reg.
DSP Report: register add_ln703_4475_reg_215515_reg is absorbed into DSP add_ln703_4475_reg_215515_reg.
DSP Report: operator add_ln703_4475_fu_214204_p2 is absorbed into DSP add_ln703_4475_reg_215515_reg.
DSP Report: operator mul_ln1118_3368_fu_1260_p2 is absorbed into DSP add_ln703_4475_reg_215515_reg.
DSP Report: Generating DSP add_ln703_4490_fu_214300_p2, operation Mode is: C'+A2*(B:0x1b9).
DSP Report: register data_79_V_read_int_reg_reg is absorbed into DSP add_ln703_4490_fu_214300_p2.
DSP Report: register add_ln703_4490_fu_214300_p2 is absorbed into DSP add_ln703_4490_fu_214300_p2.
DSP Report: operator add_ln703_4490_fu_214300_p2 is absorbed into DSP add_ln703_4490_fu_214300_p2.
DSP Report: operator mul_ln1118_3426_fu_1294_p2 is absorbed into DSP add_ln703_4490_fu_214300_p2.
DSP Report: Generating DSP mul_ln1118_3421_fu_1331_p2, operation Mode is: A2*(B:0x178).
DSP Report: register data_77_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3421_fu_1331_p2.
DSP Report: operator mul_ln1118_3421_fu_1331_p2 is absorbed into DSP mul_ln1118_3421_fu_1331_p2.
DSP Report: Generating DSP add_ln703_4489_fu_214290_p2, operation Mode is: PCIN+A2*(B:0x1d1).
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP add_ln703_4489_fu_214290_p2.
DSP Report: operator add_ln703_4489_fu_214290_p2 is absorbed into DSP add_ln703_4489_fu_214290_p2.
DSP Report: operator mul_ln1118_3418_fu_1175_p2 is absorbed into DSP add_ln703_4489_fu_214290_p2.
DSP Report: Generating DSP mul_ln1118_3415_fu_1346_p2, operation Mode is: A2*(B:0x1bf).
DSP Report: register data_75_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3415_fu_1346_p2.
DSP Report: operator mul_ln1118_3415_fu_1346_p2 is absorbed into DSP mul_ln1118_3415_fu_1346_p2.
DSP Report: Generating DSP add_ln703_4487_fu_214274_p2, operation Mode is: PCIN+A2*(B:0x16d).
DSP Report: register data_68_V_read_int_reg_reg is absorbed into DSP add_ln703_4487_fu_214274_p2.
DSP Report: operator add_ln703_4487_fu_214274_p2 is absorbed into DSP add_ln703_4487_fu_214274_p2.
DSP Report: operator mul_ln1118_3396_fu_1277_p2 is absorbed into DSP add_ln703_4487_fu_214274_p2.
DSP Report: Generating DSP add_ln703_4488_reg_215535_reg, operation Mode is: C+A2*(B:0x205).
DSP Report: register data_80_V_read_int_reg_reg is absorbed into DSP add_ln703_4488_reg_215535_reg.
DSP Report: register add_ln703_4488_reg_215535_reg is absorbed into DSP add_ln703_4488_reg_215535_reg.
DSP Report: operator add_ln703_4488_fu_214284_p2 is absorbed into DSP add_ln703_4488_reg_215535_reg.
DSP Report: operator mul_ln1118_3428_fu_1235_p2 is absorbed into DSP add_ln703_4488_reg_215535_reg.
DSP Report: Generating DSP mul_ln1118_3412_fu_1338_p2, operation Mode is: A2*(B:0x292).
DSP Report: register data_74_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3412_fu_1338_p2.
DSP Report: operator mul_ln1118_3412_fu_1338_p2 is absorbed into DSP mul_ln1118_3412_fu_1338_p2.
DSP Report: Generating DSP add_ln703_4484_fu_214258_p2, operation Mode is: PCIN+A2*(B:0x3ac).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP add_ln703_4484_fu_214258_p2.
DSP Report: operator add_ln703_4484_fu_214258_p2 is absorbed into DSP add_ln703_4484_fu_214258_p2.
DSP Report: operator mul_ln1118_3410_fu_1339_p2 is absorbed into DSP add_ln703_4484_fu_214258_p2.
DSP Report: Generating DSP mul_ln1118_3405_fu_1278_p2, operation Mode is: A2*(B:0x214).
DSP Report: register data_71_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3405_fu_1278_p2.
DSP Report: operator mul_ln1118_3405_fu_1278_p2 is absorbed into DSP mul_ln1118_3405_fu_1278_p2.
DSP Report: Generating DSP add_ln703_4483_fu_214248_p2, operation Mode is: PCIN+A2*(B:0x2b6).
DSP Report: register data_70_V_read_int_reg_reg is absorbed into DSP add_ln703_4483_fu_214248_p2.
DSP Report: operator add_ln703_4483_fu_214248_p2 is absorbed into DSP add_ln703_4483_fu_214248_p2.
DSP Report: operator mul_ln1118_3402_fu_1337_p2 is absorbed into DSP add_ln703_4483_fu_214248_p2.
DSP Report: Generating DSP mul_ln1118_3399_fu_1297_p2, operation Mode is: A2*(B:0x213).
DSP Report: register data_69_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3399_fu_1297_p2.
DSP Report: operator mul_ln1118_3399_fu_1297_p2 is absorbed into DSP mul_ln1118_3399_fu_1297_p2.
DSP Report: Generating DSP add_ln703_4482_fu_214242_p2, operation Mode is: PCIN+A2*(B:0x26b).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP add_ln703_4482_fu_214242_p2.
DSP Report: operator add_ln703_4482_fu_214242_p2 is absorbed into DSP add_ln703_4482_fu_214242_p2.
DSP Report: operator mul_ln1118_3390_fu_1226_p2 is absorbed into DSP add_ln703_4482_fu_214242_p2.
DSP Report: Generating DSP add_ln703_4482_reg_215525_reg, operation Mode is: PCIN+A2*(B:0x2a0).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP add_ln703_4482_reg_215525_reg.
DSP Report: register add_ln703_4482_reg_215525_reg is absorbed into DSP add_ln703_4482_reg_215525_reg.
DSP Report: operator add_ln703_4482_fu_214242_p2 is absorbed into DSP add_ln703_4482_reg_215525_reg.
DSP Report: operator mul_ln1118_3393_fu_1343_p2 is absorbed into DSP add_ln703_4482_reg_215525_reg.
DSP Report: Generating DSP mul_ln1118_3343_fu_1132_p2, operation Mode is: A2*(B:0x217).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3343_fu_1132_p2.
DSP Report: operator mul_ln1118_3343_fu_1132_p2 is absorbed into DSP mul_ln1118_3343_fu_1132_p2.
DSP Report: Generating DSP add_ln703_4375_fu_213646_p2, operation Mode is: PCIN+A2*(B:0x231).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP add_ln703_4375_fu_213646_p2.
DSP Report: operator add_ln703_4375_fu_213646_p2 is absorbed into DSP add_ln703_4375_fu_213646_p2.
DSP Report: operator mul_ln1118_3340_fu_1194_p2 is absorbed into DSP add_ln703_4375_fu_213646_p2.
DSP Report: Generating DSP mul_ln1118_3337_fu_1200_p2, operation Mode is: A2*(B:0x2c1).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3337_fu_1200_p2.
DSP Report: operator mul_ln1118_3337_fu_1200_p2 is absorbed into DSP mul_ln1118_3337_fu_1200_p2.
DSP Report: Generating DSP add_ln703_4374_fu_213636_p2, operation Mode is: PCIN+A2*(B:0x20e).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_4374_fu_213636_p2.
DSP Report: operator add_ln703_4374_fu_213636_p2 is absorbed into DSP add_ln703_4374_fu_213636_p2.
DSP Report: operator mul_ln1118_3332_fu_1219_p2 is absorbed into DSP add_ln703_4374_fu_213636_p2.
DSP Report: Generating DSP mul_ln1118_3329_fu_1325_p2, operation Mode is: A2*(B:0x321).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3329_fu_1325_p2.
DSP Report: operator mul_ln1118_3329_fu_1325_p2 is absorbed into DSP mul_ln1118_3329_fu_1325_p2.
DSP Report: Generating DSP add_ln703_4372_fu_213620_p2, operation Mode is: PCIN+A2*(B:0x309).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP add_ln703_4372_fu_213620_p2.
DSP Report: operator add_ln703_4372_fu_213620_p2 is absorbed into DSP add_ln703_4372_fu_213620_p2.
DSP Report: operator mul_ln1118_3327_fu_1266_p2 is absorbed into DSP add_ln703_4372_fu_213620_p2.
DSP Report: Generating DSP mul_ln1118_3324_fu_1190_p2, operation Mode is: A2*(B:0x2ac).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3324_fu_1190_p2.
DSP Report: operator mul_ln1118_3324_fu_1190_p2 is absorbed into DSP mul_ln1118_3324_fu_1190_p2.
DSP Report: Generating DSP add_ln703_4371_fu_213610_p2, operation Mode is: PCIN+A2*(B:0x230).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP add_ln703_4371_fu_213610_p2.
DSP Report: operator add_ln703_4371_fu_213610_p2 is absorbed into DSP add_ln703_4371_fu_213610_p2.
DSP Report: operator mul_ln1118_3318_fu_1210_p2 is absorbed into DSP add_ln703_4371_fu_213610_p2.
DSP Report: Generating DSP mul_ln1118_3296_fu_1220_p2, operation Mode is: A2*(B:0xfa).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3296_fu_1220_p2.
DSP Report: operator mul_ln1118_3296_fu_1220_p2 is absorbed into DSP mul_ln1118_3296_fu_1220_p2.
DSP Report: Generating DSP add_ln703_4389_fu_213724_p2, operation Mode is: PCIN+A2*(B:0x1cc).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP add_ln703_4389_fu_213724_p2.
DSP Report: operator add_ln703_4389_fu_213724_p2 is absorbed into DSP add_ln703_4389_fu_213724_p2.
DSP Report: operator mul_ln1118_3334_fu_1164_p2 is absorbed into DSP add_ln703_4389_fu_213724_p2.
DSP Report: Generating DSP mul_ln1118_3321_fu_1133_p2, operation Mode is: A2*(B:0x18e).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3321_fu_1133_p2.
DSP Report: operator mul_ln1118_3321_fu_1133_p2 is absorbed into DSP mul_ln1118_3321_fu_1133_p2.
DSP Report: Generating DSP add_ln703_4388_fu_213714_p2, operation Mode is: PCIN+A2*(B:0x186).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_4388_fu_213714_p2.
DSP Report: operator add_ln703_4388_fu_213714_p2 is absorbed into DSP add_ln703_4388_fu_213714_p2.
DSP Report: operator mul_ln1118_3310_fu_1335_p2 is absorbed into DSP add_ln703_4388_fu_213714_p2.
DSP Report: Generating DSP mul_ln1118_3299_fu_1288_p2, operation Mode is: A2*(B:0x193).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3299_fu_1288_p2.
DSP Report: operator mul_ln1118_3299_fu_1288_p2 is absorbed into DSP mul_ln1118_3299_fu_1288_p2.
DSP Report: Generating DSP add_ln703_4386_fu_213698_p2, operation Mode is: PCIN+A2*(B:0x167).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_4386_fu_213698_p2.
DSP Report: operator add_ln703_4386_fu_213698_p2 is absorbed into DSP add_ln703_4386_fu_213698_p2.
DSP Report: operator mul_ln1118_3293_fu_1282_p2 is absorbed into DSP add_ln703_4386_fu_213698_p2.
DSP Report: Generating DSP mul_ln1118_3290_fu_1286_p2, operation Mode is: A2*(B:0x16c).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3290_fu_1286_p2.
DSP Report: operator mul_ln1118_3290_fu_1286_p2 is absorbed into DSP mul_ln1118_3290_fu_1286_p2.
DSP Report: Generating DSP add_ln703_4385_fu_213688_p2, operation Mode is: PCIN+A2*(B:0x1d7).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP add_ln703_4385_fu_213688_p2.
DSP Report: operator add_ln703_4385_fu_213688_p2 is absorbed into DSP add_ln703_4385_fu_213688_p2.
DSP Report: operator mul_ln1118_3287_fu_1279_p2 is absorbed into DSP add_ln703_4385_fu_213688_p2.
DSP Report: Generating DSP mul_ln1118_3285_fu_1201_p2, operation Mode is: A2*(B:0x15f).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3285_fu_1201_p2.
DSP Report: operator mul_ln1118_3285_fu_1201_p2 is absorbed into DSP mul_ln1118_3285_fu_1201_p2.
DSP Report: Generating DSP add_ln703_4382_fu_213672_p2, operation Mode is: PCIN+A2*(B:0x193).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP add_ln703_4382_fu_213672_p2.
DSP Report: operator add_ln703_4382_fu_213672_p2 is absorbed into DSP add_ln703_4382_fu_213672_p2.
DSP Report: operator mul_ln1118_3282_fu_1357_p2 is absorbed into DSP add_ln703_4382_fu_213672_p2.
DSP Report: Generating DSP mul_ln1118_3357_fu_1232_p2, operation Mode is: A2*(B:0x31d).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3357_fu_1232_p2.
DSP Report: operator mul_ln1118_3357_fu_1232_p2 is absorbed into DSP mul_ln1118_3357_fu_1232_p2.
DSP Report: Generating DSP add_ln703_4381_fu_213662_p2, operation Mode is: PCIN+A2*(B:0x2de).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP add_ln703_4381_fu_213662_p2.
DSP Report: operator add_ln703_4381_fu_213662_p2 is absorbed into DSP add_ln703_4381_fu_213662_p2.
DSP Report: operator mul_ln1118_3354_fu_1148_p2 is absorbed into DSP add_ln703_4381_fu_213662_p2.
DSP Report: Generating DSP mul_ln1118_3352_fu_1141_p2, operation Mode is: A''*(B:0x364).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3352_fu_1141_p2.
DSP Report: register data_52_V_read_3_reg_215187_reg is absorbed into DSP mul_ln1118_3352_fu_1141_p2.
DSP Report: operator mul_ln1118_3352_fu_1141_p2 is absorbed into DSP mul_ln1118_3352_fu_1141_p2.
DSP Report: Generating DSP add_ln703_4380_fu_214732_p2, operation Mode is: PCIN+A''*(B:0x224).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP add_ln703_4380_fu_214732_p2.
DSP Report: register sext_ln1116_54_cast_reg_215224_reg is absorbed into DSP add_ln703_4380_fu_214732_p2.
DSP Report: operator add_ln703_4380_fu_214732_p2 is absorbed into DSP add_ln703_4380_fu_214732_p2.
DSP Report: operator mul_ln1118_3346_fu_1161_p2 is absorbed into DSP add_ln703_4380_fu_214732_p2.
DSP Report: Generating DSP add_ln703_4380_fu_214732_p2, operation Mode is: PCIN+A''*(B:0x257).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP add_ln703_4380_fu_214732_p2.
DSP Report: register data_51_V_read52_reg_215193_reg is absorbed into DSP add_ln703_4380_fu_214732_p2.
DSP Report: operator add_ln703_4380_fu_214732_p2 is absorbed into DSP add_ln703_4380_fu_214732_p2.
DSP Report: operator mul_ln1118_3349_fu_1367_p2 is absorbed into DSP add_ln703_4380_fu_214732_p2.
DSP Report: Generating DSP mul_ln1118_3271_fu_1324_p2, operation Mode is: A2*(B:0x1e8).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3271_fu_1324_p2.
DSP Report: operator mul_ln1118_3271_fu_1324_p2 is absorbed into DSP mul_ln1118_3271_fu_1324_p2.
DSP Report: Generating DSP add_ln703_4299_fu_213244_p2, operation Mode is: PCIN+A2*(B:0x16f).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP add_ln703_4299_fu_213244_p2.
DSP Report: operator add_ln703_4299_fu_213244_p2 is absorbed into DSP add_ln703_4299_fu_213244_p2.
DSP Report: operator mul_ln1118_3259_fu_1271_p2 is absorbed into DSP add_ln703_4299_fu_213244_p2.
DSP Report: Generating DSP mul_ln1118_3256_fu_1184_p2, operation Mode is: A2*(B:0x14d).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3256_fu_1184_p2.
DSP Report: operator mul_ln1118_3256_fu_1184_p2 is absorbed into DSP mul_ln1118_3256_fu_1184_p2.
DSP Report: Generating DSP add_ln703_4298_fu_213234_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_4298_fu_213234_p2 is absorbed into DSP add_ln703_4298_fu_213234_p2.
DSP Report: register add_ln703_4298_fu_213234_p2 is absorbed into DSP add_ln703_4298_fu_213234_p2.
DSP Report: register add_ln703_4298_fu_213234_p2 is absorbed into DSP add_ln703_4298_fu_213234_p2.
DSP Report: operator add_ln703_4298_fu_213234_p2 is absorbed into DSP add_ln703_4298_fu_213234_p2.
DSP Report: Generating DSP mul_ln1118_3274_fu_1199_p2, operation Mode is: A2*(B:0x211).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3274_fu_1199_p2.
DSP Report: operator mul_ln1118_3274_fu_1199_p2 is absorbed into DSP mul_ln1118_3274_fu_1199_p2.
DSP Report: Generating DSP add_ln703_4296_fu_213218_p2, operation Mode is: PCIN+A2*(B:0x207).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_4296_fu_213218_p2.
DSP Report: operator add_ln703_4296_fu_213218_p2 is absorbed into DSP add_ln703_4296_fu_213218_p2.
DSP Report: operator mul_ln1118_3268_fu_1185_p2 is absorbed into DSP add_ln703_4296_fu_213218_p2.
DSP Report: Generating DSP mul_ln1118_3265_fu_1182_p2, operation Mode is: A2*(B:0x2f0).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3265_fu_1182_p2.
DSP Report: operator mul_ln1118_3265_fu_1182_p2 is absorbed into DSP mul_ln1118_3265_fu_1182_p2.
DSP Report: Generating DSP add_ln703_4295_fu_213208_p2, operation Mode is: PCIN+A2*(B:0x2be).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_4295_fu_213208_p2.
DSP Report: operator add_ln703_4295_fu_213208_p2 is absorbed into DSP add_ln703_4295_fu_213208_p2.
DSP Report: operator mul_ln1118_3262_fu_1171_p2 is absorbed into DSP add_ln703_4295_fu_213208_p2.
DSP Report: Generating DSP mul_ln1118_3227_fu_1225_p2, operation Mode is: A2*(B:0x285).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3227_fu_1225_p2.
DSP Report: operator mul_ln1118_3227_fu_1225_p2 is absorbed into DSP mul_ln1118_3227_fu_1225_p2.
DSP Report: Generating DSP add_ln703_4276_reg_215255_reg, operation Mode is: PCIN+A2*(B:0x278).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP add_ln703_4276_reg_215255_reg.
DSP Report: register add_ln703_4276_reg_215255_reg is absorbed into DSP add_ln703_4276_reg_215255_reg.
DSP Report: operator add_ln703_4276_fu_213112_p2 is absorbed into DSP add_ln703_4276_reg_215255_reg.
DSP Report: operator mul_ln1118_3224_fu_1330_p2 is absorbed into DSP add_ln703_4276_reg_215255_reg.
DSP Report: Generating DSP mul_ln1118_3237_fu_1308_p2, operation Mode is: A2*(B:0x2f9).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3237_fu_1308_p2.
DSP Report: operator mul_ln1118_3237_fu_1308_p2 is absorbed into DSP mul_ln1118_3237_fu_1308_p2.
DSP Report: Generating DSP add_ln703_4279_fu_213128_p2, operation Mode is: PCIN+A2*(B:0x288).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP add_ln703_4279_fu_213128_p2.
DSP Report: operator add_ln703_4279_fu_213128_p2 is absorbed into DSP add_ln703_4279_fu_213128_p2.
DSP Report: operator mul_ln1118_3234_fu_1256_p2 is absorbed into DSP add_ln703_4279_fu_213128_p2.
DSP Report: Generating DSP mul_ln1118_3232_fu_1319_p2, operation Mode is: A2*(B:0x250).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3232_fu_1319_p2.
DSP Report: operator mul_ln1118_3232_fu_1319_p2 is absorbed into DSP mul_ln1118_3232_fu_1319_p2.
DSP Report: Generating DSP add_ln703_4278_fu_213118_p2, operation Mode is: PCIN+A2*(B:0x253).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_4278_fu_213118_p2.
DSP Report: operator add_ln703_4278_fu_213118_p2 is absorbed into DSP add_ln703_4278_fu_213118_p2.
DSP Report: operator mul_ln1118_3229_fu_1285_p2 is absorbed into DSP add_ln703_4278_fu_213118_p2.
DSP Report: Generating DSP mul_ln1118_3216_fu_1374_p2, operation Mode is: A2*(B:0x228).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3216_fu_1374_p2.
DSP Report: operator mul_ln1118_3216_fu_1374_p2 is absorbed into DSP mul_ln1118_3216_fu_1374_p2.
DSP Report: Generating DSP mul_ln1118_3213_fu_1163_p2, operation Mode is: A2*(B:0x24a).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3213_fu_1163_p2.
DSP Report: operator mul_ln1118_3213_fu_1163_p2 is absorbed into DSP mul_ln1118_3213_fu_1163_p2.
DSP Report: Generating DSP add_ln703_4256_fu_212978_p2, operation Mode is: PCIN+A2*(B:0x218).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_4256_fu_212978_p2.
DSP Report: operator add_ln703_4256_fu_212978_p2 is absorbed into DSP add_ln703_4256_fu_212978_p2.
DSP Report: operator mul_ln1118_3211_fu_1221_p2 is absorbed into DSP add_ln703_4256_fu_212978_p2.
DSP Report: Generating DSP add_ln703_4253_fu_212952_p2, operation Mode is: (C:0x1000)+A2*(B:0x2c9).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_4253_fu_212952_p2.
DSP Report: operator add_ln703_4253_fu_212952_p2 is absorbed into DSP add_ln703_4253_fu_212952_p2.
DSP Report: operator mul_ln203_9_fu_1155_p2 is absorbed into DSP add_ln703_4253_fu_212952_p2.
DSP Report: Generating DSP add_ln703_4256_fu_212978_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_4256_fu_212978_p2 is absorbed into DSP add_ln703_4256_fu_212978_p2.
DSP Report: Generating DSP mul_ln1118_3221_fu_1270_p2, operation Mode is: A2*(B:0x228).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3221_fu_1270_p2.
DSP Report: operator mul_ln1118_3221_fu_1270_p2 is absorbed into DSP mul_ln1118_3221_fu_1270_p2.
DSP Report: Generating DSP add_ln703_4263_fu_213032_p2, operation Mode is: PCIN+A2*(B:0x31f).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP add_ln703_4263_fu_213032_p2.
DSP Report: operator add_ln703_4263_fu_213032_p2 is absorbed into DSP add_ln703_4263_fu_213032_p2.
DSP Report: operator mul_ln1118_3219_fu_1268_p2 is absorbed into DSP add_ln703_4263_fu_213032_p2.
DSP Report: Generating DSP add_ln703_4264_reg_215235_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_4264_reg_215235_reg is absorbed into DSP add_ln703_4264_reg_215235_reg.
DSP Report: operator add_ln703_4264_fu_213042_p2 is absorbed into DSP add_ln703_4264_reg_215235_reg.
DSP Report: Generating DSP mul_ln1118_3243_fu_1242_p2, operation Mode is: A2*(B:0x32f).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3243_fu_1242_p2.
DSP Report: operator mul_ln1118_3243_fu_1242_p2 is absorbed into DSP mul_ln1118_3243_fu_1242_p2.
DSP Report: Generating DSP add_ln703_4289_reg_215275_reg, operation Mode is: PCIN+A2*(B:0x2a7).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_4289_reg_215275_reg.
DSP Report: register add_ln703_4289_reg_215275_reg is absorbed into DSP add_ln703_4289_reg_215275_reg.
DSP Report: operator add_ln703_4289_fu_213176_p2 is absorbed into DSP add_ln703_4289_reg_215275_reg.
DSP Report: operator mul_ln1118_3240_fu_1287_p2 is absorbed into DSP add_ln703_4289_reg_215275_reg.
DSP Report: Generating DSP add_ln703_4292_fu_213192_p2, operation Mode is: C+A2*(B:0x238).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP add_ln703_4292_fu_213192_p2.
DSP Report: operator add_ln703_4292_fu_213192_p2 is absorbed into DSP add_ln703_4292_fu_213192_p2.
DSP Report: operator mul_ln1118_3253_fu_1323_p2 is absorbed into DSP add_ln703_4292_fu_213192_p2.
DSP Report: Generating DSP mul_ln1118_3249_fu_1162_p2, operation Mode is: A2*(B:0x282).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3249_fu_1162_p2.
DSP Report: operator mul_ln1118_3249_fu_1162_p2 is absorbed into DSP mul_ln1118_3249_fu_1162_p2.
DSP Report: Generating DSP add_ln703_4291_fu_213182_p2, operation Mode is: PCIN+A2*(B:0x277).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_4291_fu_213182_p2.
DSP Report: operator add_ln703_4291_fu_213182_p2 is absorbed into DSP add_ln703_4291_fu_213182_p2.
DSP Report: operator mul_ln1118_3246_fu_1262_p2 is absorbed into DSP add_ln703_4291_fu_213182_p2.
DSP Report: Generating DSP mul_ln1118_3302_fu_1205_p2, operation Mode is: A2*(B:0x2b9).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3302_fu_1205_p2.
DSP Report: operator mul_ln1118_3302_fu_1205_p2 is absorbed into DSP mul_ln1118_3302_fu_1205_p2.
DSP Report: Generating DSP add_ln703_4365_reg_215385_reg, operation Mode is: PCIN+A2*(B:0x2ec).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_4365_reg_215385_reg.
DSP Report: register add_ln703_4365_reg_215385_reg is absorbed into DSP add_ln703_4365_reg_215385_reg.
DSP Report: operator add_ln703_4365_fu_213578_p2 is absorbed into DSP add_ln703_4365_reg_215385_reg.
DSP Report: operator mul_ln1118_3279_fu_1355_p2 is absorbed into DSP add_ln703_4365_reg_215385_reg.
DSP Report: Generating DSP mul_ln1118_3316_fu_1145_p2, operation Mode is: A2*(B:0x2c6).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3316_fu_1145_p2.
DSP Report: operator mul_ln1118_3316_fu_1145_p2 is absorbed into DSP mul_ln1118_3316_fu_1145_p2.
DSP Report: Generating DSP add_ln703_4368_fu_213594_p2, operation Mode is: PCIN+A2*(B:0x253).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_4368_fu_213594_p2.
DSP Report: operator add_ln703_4368_fu_213594_p2 is absorbed into DSP add_ln703_4368_fu_213594_p2.
DSP Report: operator mul_ln1118_3313_fu_1273_p2 is absorbed into DSP add_ln703_4368_fu_213594_p2.
DSP Report: Generating DSP mul_ln1118_3308_fu_1156_p2, operation Mode is: A2*(B:0x20e).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3308_fu_1156_p2.
DSP Report: operator mul_ln1118_3308_fu_1156_p2 is absorbed into DSP mul_ln1118_3308_fu_1156_p2.
DSP Report: Generating DSP add_ln703_4367_fu_213584_p2, operation Mode is: PCIN+A2*(B:0x308).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_4367_fu_213584_p2.
DSP Report: operator add_ln703_4367_fu_213584_p2 is absorbed into DSP add_ln703_4367_fu_213584_p2.
DSP Report: operator mul_ln1118_3305_fu_1321_p2 is absorbed into DSP add_ln703_4367_fu_213584_p2.
WARNING: [Synth 8-7129] Port ap_rst in module dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0 is either unconnected or has no load
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer17_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "layer17_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "layer17_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "layer4_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "layer4_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "layer4_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "layer4_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "layer4_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "layer4_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"layer2_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM "layer2_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "layer2_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"layer2_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM "layer2_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "layer2_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"layer2_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM "layer2_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "layer2_out_V_data_1_V_U/mem_reg"
DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_fu_270_p2, operation Mode is: A*B''.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_fu_270_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_fu_270_p2.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_fu_270_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_fu_270_p2.
DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_fu_270_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_fu_270_p2.
DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_1_fu_273_p2, operation Mode is: A*B''.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_1_fu_273_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_1_fu_273_p2.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_1_fu_273_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_1_fu_273_p2.
DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_1_fu_273_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_1_fu_273_p2.
DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_2_fu_272_p2, operation Mode is: A*B''.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_2_fu_272_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_2_fu_272_p2.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_2_fu_272_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_2_fu_272_p2.
DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_2_fu_272_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_2_fu_272_p2.
DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_3_fu_271_p2, operation Mode is: A*B''.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_3_fu_271_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_3_fu_271_p2.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_3_fu_271_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_3_fu_271_p2.
DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_3_fu_271_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_3_fu_271_p2.
DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_4_fu_269_p2, operation Mode is: A*B2.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_4_fu_269_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_4_fu_269_p2.
DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_4_fu_269_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_4_fu_269_p2.
DSP Report: Generating DSP mul_ln1118_3010_fu_492_p2, operation Mode is: A*(B:0x3ff26).
DSP Report: operator mul_ln1118_3010_fu_492_p2 is absorbed into DSP mul_ln1118_3010_fu_492_p2.
DSP Report: Generating DSP mul_ln1118_3046_fu_453_p2, operation Mode is: A*(B:0x3ff5b).
DSP Report: operator mul_ln1118_3046_fu_453_p2 is absorbed into DSP mul_ln1118_3046_fu_453_p2.
DSP Report: Generating DSP mul_ln708_33_fu_462_p2, operation Mode is: A*(B:0x117).
DSP Report: operator mul_ln708_33_fu_462_p2 is absorbed into DSP mul_ln708_33_fu_462_p2.
DSP Report: Generating DSP mul_ln708_7_fu_455_p2, operation Mode is: A*(B:0x124).
DSP Report: operator mul_ln708_7_fu_455_p2 is absorbed into DSP mul_ln708_7_fu_455_p2.
DSP Report: Generating DSP mul_ln708_27_fu_513_p2, operation Mode is: A*(B:0x1b1).
DSP Report: operator mul_ln708_27_fu_513_p2 is absorbed into DSP mul_ln708_27_fu_513_p2.
DSP Report: Generating DSP mul_ln1118_3035_fu_518_p2, operation Mode is: A*(B:0x3fe98).
DSP Report: operator mul_ln1118_3035_fu_518_p2 is absorbed into DSP mul_ln1118_3035_fu_518_p2.
DSP Report: Generating DSP mul_ln1118_3025_fu_434_p2, operation Mode is: A*(B:0x3fed5).
DSP Report: operator mul_ln1118_3025_fu_434_p2 is absorbed into DSP mul_ln1118_3025_fu_434_p2.
DSP Report: Generating DSP mul_ln1118_3023_fu_489_p2, operation Mode is: A*(B:0x3ff96).
DSP Report: operator mul_ln1118_3023_fu_489_p2 is absorbed into DSP mul_ln1118_3023_fu_489_p2.
DSP Report: Generating DSP mul_ln1118_3052_fu_505_p2, operation Mode is: A*(B:0x3ff8c).
DSP Report: operator mul_ln1118_3052_fu_505_p2 is absorbed into DSP mul_ln1118_3052_fu_505_p2.
DSP Report: Generating DSP mul_ln708_25_fu_440_p2, operation Mode is: A*(B:0x8d).
DSP Report: operator mul_ln708_25_fu_440_p2 is absorbed into DSP mul_ln708_25_fu_440_p2.
DSP Report: Generating DSP mul_ln1118_3028_fu_439_p2, operation Mode is: A*(B:0x3ffcb).
DSP Report: operator mul_ln1118_3028_fu_439_p2 is absorbed into DSP mul_ln1118_3028_fu_439_p2.
DSP Report: Generating DSP mul_ln1118_3030_fu_524_p2, operation Mode is: A*(B:0x3ffca).
DSP Report: operator mul_ln1118_3030_fu_524_p2 is absorbed into DSP mul_ln1118_3030_fu_524_p2.
DSP Report: Generating DSP mul_ln708_4_fu_500_p2, operation Mode is: A*(B:0xd0).
DSP Report: operator mul_ln708_4_fu_500_p2 is absorbed into DSP mul_ln708_4_fu_500_p2.
DSP Report: Generating DSP mul_ln708_10_fu_443_p2, operation Mode is: A*(B:0xf1).
DSP Report: operator mul_ln708_10_fu_443_p2 is absorbed into DSP mul_ln708_10_fu_443_p2.
DSP Report: Generating DSP mul_ln1118_3013_fu_452_p2, operation Mode is: A*(B:0x3fddc).
DSP Report: operator mul_ln1118_3013_fu_452_p2 is absorbed into DSP mul_ln1118_3013_fu_452_p2.
DSP Report: Generating DSP mul_ln708_fu_448_p2, operation Mode is: A*(B:0x116).
DSP Report: operator mul_ln708_fu_448_p2 is absorbed into DSP mul_ln708_fu_448_p2.
DSP Report: Generating DSP mul_ln708_1_fu_441_p2, operation Mode is: A*(B:0x148).
DSP Report: operator mul_ln708_1_fu_441_p2 is absorbed into DSP mul_ln708_1_fu_441_p2.
DSP Report: Generating DSP mul_ln708_11_fu_515_p2, operation Mode is: A*(B:0x85).
DSP Report: operator mul_ln708_11_fu_515_p2 is absorbed into DSP mul_ln708_11_fu_515_p2.
DSP Report: Generating DSP mul_ln708_19_fu_469_p2, operation Mode is: A*(B:0xa1).
DSP Report: operator mul_ln708_19_fu_469_p2 is absorbed into DSP mul_ln708_19_fu_469_p2.
DSP Report: Generating DSP mul_ln1118_3043_fu_473_p2, operation Mode is: A*(B:0x3ffa7).
DSP Report: operator mul_ln1118_3043_fu_473_p2 is absorbed into DSP mul_ln1118_3043_fu_473_p2.
DSP Report: Generating DSP mul_ln1118_3047_fu_527_p2, operation Mode is: A*(B:0x3ff8d).
DSP Report: operator mul_ln1118_3047_fu_527_p2 is absorbed into DSP mul_ln1118_3047_fu_527_p2.
DSP Report: Generating DSP mul_ln1118_3049_fu_479_p2, operation Mode is: A*(B:0x3ff85).
DSP Report: operator mul_ln1118_3049_fu_479_p2 is absorbed into DSP mul_ln1118_3049_fu_479_p2.
DSP Report: Generating DSP mul_ln1118_3038_fu_483_p2, operation Mode is: A*(B:0x3ffd7).
DSP Report: operator mul_ln1118_3038_fu_483_p2 is absorbed into DSP mul_ln1118_3038_fu_483_p2.
DSP Report: Generating DSP mul_ln708_21_fu_458_p2, operation Mode is: A*(B:0x91).
DSP Report: operator mul_ln708_21_fu_458_p2 is absorbed into DSP mul_ln708_21_fu_458_p2.
DSP Report: Generating DSP mul_ln708_31_fu_517_p2, operation Mode is: A*(B:0xb7).
DSP Report: operator mul_ln708_31_fu_517_p2 is absorbed into DSP mul_ln708_31_fu_517_p2.
DSP Report: Generating DSP mul_ln1118_3026_fu_456_p2, operation Mode is: A*(B:0x3fed9).
DSP Report: operator mul_ln1118_3026_fu_456_p2 is absorbed into DSP mul_ln1118_3026_fu_456_p2.
DSP Report: Generating DSP mul_ln1118_3040_fu_428_p2, operation Mode is: A*(B:0x3fe8f).
DSP Report: operator mul_ln1118_3040_fu_428_p2 is absorbed into DSP mul_ln1118_3040_fu_428_p2.
DSP Report: Generating DSP mul_ln708_34_fu_487_p2, operation Mode is: A*(B:0x10c).
DSP Report: operator mul_ln708_34_fu_487_p2 is absorbed into DSP mul_ln708_34_fu_487_p2.
DSP Report: Generating DSP mul_ln1118_3014_fu_514_p2, operation Mode is: A*(B:0x3ff31).
DSP Report: operator mul_ln1118_3014_fu_514_p2 is absorbed into DSP mul_ln1118_3014_fu_514_p2.
DSP Report: Generating DSP mul_ln708_8_fu_522_p2, operation Mode is: A*(B:0x166).
DSP Report: operator mul_ln708_8_fu_522_p2 is absorbed into DSP mul_ln708_8_fu_522_p2.
DSP Report: Generating DSP mul_ln1118_3020_fu_430_p2, operation Mode is: A*(B:0x3fdf4).
DSP Report: operator mul_ln1118_3020_fu_430_p2 is absorbed into DSP mul_ln1118_3020_fu_430_p2.
DSP Report: Generating DSP mul_ln1118_3029_fu_497_p2, operation Mode is: A*(B:0x3fccc).
DSP Report: operator mul_ln1118_3029_fu_497_p2 is absorbed into DSP mul_ln1118_3029_fu_497_p2.
DSP Report: Generating DSP mul_ln708_29_fu_502_p2, operation Mode is: A*(B:0x272).
DSP Report: operator mul_ln708_29_fu_502_p2 is absorbed into DSP mul_ln708_29_fu_502_p2.
DSP Report: Generating DSP mul_ln1118_fu_481_p2, operation Mode is: A*(B:0x3feca).
DSP Report: operator mul_ln1118_fu_481_p2 is absorbed into DSP mul_ln1118_fu_481_p2.
DSP Report: Generating DSP mul_ln708_15_fu_485_p2, operation Mode is: A*(B:0x232).
DSP Report: operator mul_ln708_15_fu_485_p2 is absorbed into DSP mul_ln708_15_fu_485_p2.
DSP Report: Generating DSP mul_ln708_13_fu_459_p2, operation Mode is: A2*(B:0x194).
DSP Report: register data_7_V_read_2_reg_36174_reg is absorbed into DSP mul_ln708_13_fu_459_p2.
DSP Report: operator mul_ln708_13_fu_459_p2 is absorbed into DSP mul_ln708_13_fu_459_p2.
DSP Report: Generating DSP mul_ln708_23_fu_498_p2, operation Mode is: A2*(B:0x12c).
DSP Report: register data_13_V_read_2_reg_36164_reg is absorbed into DSP mul_ln708_23_fu_498_p2.
DSP Report: operator mul_ln708_23_fu_498_p2 is absorbed into DSP mul_ln708_23_fu_498_p2.
DSP Report: Generating DSP mul_ln708_12_fu_495_p2, operation Mode is: A*(B:0xd4).
DSP Report: operator mul_ln708_12_fu_495_p2 is absorbed into DSP mul_ln708_12_fu_495_p2.
DSP Report: Generating DSP mul_ln708_30_fu_432_p2, operation Mode is: A*(B:0xe8).
DSP Report: operator mul_ln708_30_fu_432_p2 is absorbed into DSP mul_ln708_30_fu_432_p2.
DSP Report: Generating DSP mul_ln1118_3041_fu_508_p2, operation Mode is: A*(B:0x3ff24).
DSP Report: operator mul_ln1118_3041_fu_508_p2 is absorbed into DSP mul_ln1118_3041_fu_508_p2.
DSP Report: Generating DSP mul_ln1118_3053_fu_477_p2, operation Mode is: A*(B:0x3ffcd).
DSP Report: operator mul_ln1118_3053_fu_477_p2 is absorbed into DSP mul_ln1118_3053_fu_477_p2.
DSP Report: Generating DSP mul_ln1118_3015_fu_476_p2, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_ln1118_3015_fu_476_p2 is absorbed into DSP mul_ln1118_3015_fu_476_p2.
DSP Report: Generating DSP mul_ln708_22_fu_460_p2, operation Mode is: A*(B:0x26).
DSP Report: operator mul_ln708_22_fu_460_p2 is absorbed into DSP mul_ln708_22_fu_460_p2.
DSP Report: Generating DSP mul_ln1118_3032_fu_444_p2, operation Mode is: A*(B:0x3ffcb).
DSP Report: operator mul_ln1118_3032_fu_444_p2 is absorbed into DSP mul_ln1118_3032_fu_444_p2.
DSP Report: Generating DSP mul_ln1118_3054_fu_442_p2, operation Mode is: A*(B:0x3fad3).
DSP Report: operator mul_ln1118_3054_fu_442_p2 is absorbed into DSP mul_ln1118_3054_fu_442_p2.
DSP Report: Generating DSP mul_ln708_5_fu_491_p2, operation Mode is: A*(B:0x907).
DSP Report: operator mul_ln708_5_fu_491_p2 is absorbed into DSP mul_ln708_5_fu_491_p2.
DSP Report: Generating DSP mul_ln1118_3044_fu_451_p2, operation Mode is: A*(B:0x3faab).
DSP Report: operator mul_ln1118_3044_fu_451_p2 is absorbed into DSP mul_ln1118_3044_fu_451_p2.
DSP Report: Generating DSP mul_ln1118_3017_fu_510_p2, operation Mode is: A*(B:0x3f831).
DSP Report: operator mul_ln1118_3017_fu_510_p2 is absorbed into DSP mul_ln1118_3017_fu_510_p2.
DSP Report: Generating DSP mul_ln708_14_fu_449_p2, operation Mode is: A2*(B:0x173).
DSP Report: register data_7_V_read_2_reg_36174_reg is absorbed into DSP mul_ln708_14_fu_449_p2.
DSP Report: operator mul_ln708_14_fu_449_p2 is absorbed into DSP mul_ln708_14_fu_449_p2.
DSP Report: Generating DSP mul_ln708_20_fu_467_p2, operation Mode is: A2*(B:0x1c9).
DSP Report: register data_10_V_read_2_reg_36169_reg is absorbed into DSP mul_ln708_20_fu_467_p2.
DSP Report: operator mul_ln708_20_fu_467_p2 is absorbed into DSP mul_ln708_20_fu_467_p2.
DSP Report: Generating DSP mul_ln1118_3009_fu_503_p2, operation Mode is: A*(B:0x3ff7a).
DSP Report: operator mul_ln1118_3009_fu_503_p2 is absorbed into DSP mul_ln1118_3009_fu_503_p2.
DSP Report: Generating DSP mul_ln1118_3050_fu_472_p2, operation Mode is: A*(B:0x3ff42).
DSP Report: operator mul_ln1118_3050_fu_472_p2 is absorbed into DSP mul_ln1118_3050_fu_472_p2.
DSP Report: Generating DSP mul_ln708_32_fu_446_p2, operation Mode is: A*(B:0x115).
DSP Report: operator mul_ln708_32_fu_446_p2 is absorbed into DSP mul_ln708_32_fu_446_p2.
DSP Report: Generating DSP mul_ln1118_3033_fu_465_p2, operation Mode is: A*(B:0x3ffba).
DSP Report: operator mul_ln1118_3033_fu_465_p2 is absorbed into DSP mul_ln1118_3033_fu_465_p2.
DSP Report: Generating DSP mul_ln1118_3042_fu_468_p2, operation Mode is: A*(B:0x3ffaa).
DSP Report: operator mul_ln1118_3042_fu_468_p2 is absorbed into DSP mul_ln1118_3042_fu_468_p2.
DSP Report: Generating DSP mul_ln1118_3016_fu_516_p2, operation Mode is: A*(B:0x3ffb3).
DSP Report: operator mul_ln1118_3016_fu_516_p2 is absorbed into DSP mul_ln1118_3016_fu_516_p2.
DSP Report: Generating DSP mul_ln1118_3055_fu_525_p2, operation Mode is: A*(B:0x3ff7d).
DSP Report: operator mul_ln1118_3055_fu_525_p2 is absorbed into DSP mul_ln1118_3055_fu_525_p2.
DSP Report: Generating DSP mul_ln708_16_fu_521_p2, operation Mode is: A*(B:0xbe).
DSP Report: operator mul_ln708_16_fu_521_p2 is absorbed into DSP mul_ln708_16_fu_521_p2.
DSP Report: Generating DSP mul_ln1118_3036_fu_435_p2, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_ln1118_3036_fu_435_p2 is absorbed into DSP mul_ln1118_3036_fu_435_p2.
DSP Report: Generating DSP mul_ln708_17_fu_454_p2, operation Mode is: A*(B:0x79).
DSP Report: operator mul_ln708_17_fu_454_p2 is absorbed into DSP mul_ln708_17_fu_454_p2.
DSP Report: Generating DSP mul_ln708_24_fu_463_p2, operation Mode is: A*(B:0x6e).
DSP Report: operator mul_ln708_24_fu_463_p2 is absorbed into DSP mul_ln708_24_fu_463_p2.
DSP Report: Generating DSP mul_ln708_3_fu_526_p2, operation Mode is: A*(B:0x66).
DSP Report: operator mul_ln708_3_fu_526_p2 is absorbed into DSP mul_ln708_3_fu_526_p2.
DSP Report: Generating DSP mul_ln708_9_fu_490_p2, operation Mode is: A*(B:0x2b5).
DSP Report: operator mul_ln708_9_fu_490_p2 is absorbed into DSP mul_ln708_9_fu_490_p2.
DSP Report: Generating DSP mul_ln1118_3021_fu_474_p2, operation Mode is: A*(B:0x3fed3).
DSP Report: operator mul_ln1118_3021_fu_474_p2 is absorbed into DSP mul_ln1118_3021_fu_474_p2.
DSP Report: Generating DSP mul_ln1118_3012_fu_511_p2, operation Mode is: A*(B:0x3fa28).
DSP Report: operator mul_ln1118_3012_fu_511_p2 is absorbed into DSP mul_ln1118_3012_fu_511_p2.
DSP Report: Generating DSP mul_ln1118_3045_fu_499_p2, operation Mode is: A*(B:0x3fbbb).
DSP Report: operator mul_ln1118_3045_fu_499_p2 is absorbed into DSP mul_ln1118_3045_fu_499_p2.
DSP Report: Generating DSP mul_ln1118_3039_fu_457_p2, operation Mode is: A2*(B:0x3ff0c).
DSP Report: register mul_ln1118_3039_fu_457_p2 is absorbed into DSP mul_ln1118_3039_fu_457_p2.
DSP Report: operator mul_ln1118_3039_fu_457_p2 is absorbed into DSP mul_ln1118_3039_fu_457_p2.
DSP Report: Generating DSP mul_ln1118_3011_fu_464_p2, operation Mode is: A*(B:0x3ff6a).
DSP Report: operator mul_ln1118_3011_fu_464_p2 is absorbed into DSP mul_ln1118_3011_fu_464_p2.
DSP Report: Generating DSP mul_ln708_28_fu_480_p2, operation Mode is: A*(B:0xfb).
DSP Report: operator mul_ln708_28_fu_480_p2 is absorbed into DSP mul_ln708_28_fu_480_p2.
DSP Report: Generating DSP mul_ln708_6_fu_471_p2, operation Mode is: A*(B:0xfb).
DSP Report: operator mul_ln708_6_fu_471_p2 is absorbed into DSP mul_ln708_6_fu_471_p2.
DSP Report: Generating DSP mul_ln1118_3051_fu_466_p2, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_ln1118_3051_fu_466_p2 is absorbed into DSP mul_ln1118_3051_fu_466_p2.
DSP Report: Generating DSP mul_ln708_18_fu_519_p2, operation Mode is: A*(B:0x2d).
DSP Report: operator mul_ln708_18_fu_519_p2 is absorbed into DSP mul_ln708_18_fu_519_p2.
DSP Report: Generating DSP mul_ln1118_3018_fu_450_p2, operation Mode is: A*(B:0x3ffd6).
DSP Report: operator mul_ln1118_3018_fu_450_p2 is absorbed into DSP mul_ln1118_3018_fu_450_p2.
DSP Report: Generating DSP mul_ln1118_3024_fu_494_p2, operation Mode is: A*(B:0x3ffcb).
DSP Report: operator mul_ln1118_3024_fu_494_p2 is absorbed into DSP mul_ln1118_3024_fu_494_p2.
DSP Report: Generating DSP mul_ln708_26_fu_504_p2, operation Mode is: A*(B:0x4c).
DSP Report: operator mul_ln708_26_fu_504_p2 is absorbed into DSP mul_ln708_26_fu_504_p2.
DSP Report: Generating DSP mul_ln708_35_fu_433_p2, operation Mode is: A*(B:0x6f).
DSP Report: operator mul_ln708_35_fu_433_p2 is absorbed into DSP mul_ln708_35_fu_433_p2.
DSP Report: Generating DSP mul_ln708_2_fu_488_p2, operation Mode is: A*(B:0xe9).
DSP Report: operator mul_ln708_2_fu_488_p2 is absorbed into DSP mul_ln708_2_fu_488_p2.
DSP Report: Generating DSP mul_ln1118_3037_fu_523_p2, operation Mode is: A*(B:0x3ffa7).
DSP Report: operator mul_ln1118_3037_fu_523_p2 is absorbed into DSP mul_ln1118_3037_fu_523_p2.
DSP Report: Generating DSP mul_ln1118_3048_fu_520_p2, operation Mode is: A*(B:0x3ff9c).
DSP Report: operator mul_ln1118_3048_fu_520_p2 is absorbed into DSP mul_ln1118_3048_fu_520_p2.
DSP Report: Generating DSP mul_ln1118_3022_fu_509_p2, operation Mode is: A*(B:0x3ff7a).
DSP Report: operator mul_ln1118_3022_fu_509_p2 is absorbed into DSP mul_ln1118_3022_fu_509_p2.
DSP Report: Generating DSP mul_ln1118_3027_fu_482_p2, operation Mode is: A*(B:0x3ff65).
DSP Report: operator mul_ln1118_3027_fu_482_p2 is absorbed into DSP mul_ln1118_3027_fu_482_p2.
DSP Report: Generating DSP mul_ln1118_3019_fu_506_p2, operation Mode is: A*(B:0x3ff58).
DSP Report: operator mul_ln1118_3019_fu_506_p2 is absorbed into DSP mul_ln1118_3019_fu_506_p2.
DSP Report: Generating DSP mul_ln1118_3034_fu_493_p2, operation Mode is: A*(B:0x3fee3).
DSP Report: operator mul_ln1118_3034_fu_493_p2 is absorbed into DSP mul_ln1118_3034_fu_493_p2.
WARNING: [Synth 8-7129] Port ap_rst in module dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:27 . Memory (MB): peak = 4557.410 ; gain = 2418.641 ; free physical = 712204 ; free virtual = 815303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name              | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|layer17_out_V_data_2_V_U | mem_reg                          | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|layer4_out_V_data_2_V_U  | mem_reg                          | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|layer4_out_V_data_1_V_U  | mem_reg                          | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|layer4_out_V_data_0_V_U  | mem_reg                          | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|layer2_out_V_data_2_V_U  | mem_reg                          | 3 K x 40(READ_FIRST)   | W |   | 3 K x 40(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 4,1             | 
|layer2_out_V_data_0_V_U  | mem_reg                          | 3 K x 40(READ_FIRST)   | W |   | 3 K x 40(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 4,1             | 
|layer2_out_V_data_1_V_U  | mem_reg                          | 3 K x 40(READ_FIRST)   | W |   | 3 K x 40(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 4,1             | 
|myhls                    | layer16_out_V_data_0_V_U/mem_reg | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|myhls                    | layer17_out_V_data_0_V_U/mem_reg | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|myhls                    | layer17_out_V_data_1_V_U/mem_reg | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|myhls                    | layer5_out_V_data_0_V_U/mem_reg  | 3 K x 41(READ_FIRST)   | W |   | 3 K x 41(WRITE_FIRST)  |   | R | Port A and B     | 0      | 5      | 4,1             | 
|myhls                    | layer7_out_V_data_0_V_U/mem_reg  | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|myhls                    | layer8_out_V_data_0_V_U/mem_reg  | 196 x 16(READ_FIRST)   | W |   | 196 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+-------------------------------------------------------------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                              | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------------------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2d)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe0f)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fee5)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fed4)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x2a7)                   | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x112)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x179)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x142)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x176)                | 16     | 9      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x171)                | 16     | 9      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1a5)                | 16     | 9      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x19c)                | 16     | 9      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x111)                | 16     | 9      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x119)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x103)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x114)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B)'                       | 8      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff19)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff41)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x284)                   | 16     | 10     | 32     | -      | 33     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x12f)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x272)                | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe6d)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe3d)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fef3)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3fd78)                 | 17     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3d)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x39)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ffda)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x138)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x52)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x19)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A:B''+C'                     | 1      | 18     | 16     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x2e)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x13)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 2      | 18     | 17     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x68)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x137)                   | 16     | 9      | 27     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3feea)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff65)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff19)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x12b)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x123)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff33)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x13c)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3fe2a)                 | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xfd)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x79)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x4a)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x43)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ff8f)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x168)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffe6)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff0c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x2c)                    | 16     | 6      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x27)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x9c)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ff32)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff15)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xb7)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fec9)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x19)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x13)                 | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff95)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x145)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3a)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2b)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3a)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x25)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x19f)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x172)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1b6)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1f6)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x124)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x18e)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x126)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fda2)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff59)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff55)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff68)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff5d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x5f)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5c)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x54)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x9e)                 | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x14d)                   | 16     | 9      | 24     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x65)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x52)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x7a)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5c)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x45)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xae)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xec)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff76)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x15d)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x13e)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x156)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x13d)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (A''*(B:0xeb))'                   | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myhls                                                                    | C+A''*(B:0x3fe6d)                 | 17     | 10     | 24     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff43)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe77)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe6a)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe39)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feb4)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3febc)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fec5)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feb2)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdcb)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdd7)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd09)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd97)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe99)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feaa)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feed)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fed3)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feb0)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x52)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x19c)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A''*(B:0x10f)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x157)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x17c)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1c7)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x135)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fdea)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fda6)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffe5)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2f2)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe94)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe0c)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                     | 9      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fec6)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3fbd5)                 | 17     | 12     | 26     | -      | 28     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feaa)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x151)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x139)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x11c)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x12b)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 7      | 18     | 21     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B                          | 8      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x165)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1c6)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x176)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1c2)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x172)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xb9)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff94)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffaf)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x73)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 5      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xc4)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9f)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x121)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x175)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3feef)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff37)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ff96)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x36)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x3d)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x29)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x23)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe91)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe28)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe61)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x216)                   | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x166)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x133)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1c1)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1ce)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1a2)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff69)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff0a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff66)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff36)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff0e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xf6)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa8)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xfd)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff66)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xa6)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x99)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff8e)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa1)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff85)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff0a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffed)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffe3)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffe9)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | -C'+A''*(B:0x39)+1-1              | 16     | 6      | 21     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x29)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 4      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x177)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x188)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x158)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A''*(B:0x195)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x122)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x105)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1d9)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x12c)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x194)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x161)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x11d)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x13c)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ffa9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8d)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8f)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc7)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x4c)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x45)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x4c)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x73)                    | 16     | 7      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3a)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                        | 5      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6b)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x74)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6d)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+A''*(B:0x33)                   | 16     | 6      | 17     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa5)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8d)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feb6)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fec8)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe1c)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x228)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x252)                | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x249)                | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x21b)                | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x28c)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3fd77)                 | 17     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fc3c)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fc70)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd13)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fc3e)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdc8)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x116)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x10f)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fee3)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe15)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1b0)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x122)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe70)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feeb)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fc9c)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd48)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdb1)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff33)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | ACIN''*(B:0x5c)                   | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffed)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x103)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x55)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x73)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xde)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa4)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x51)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x186)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1c4)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffe9)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x3d)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x3d)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe8a)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fefd)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+(D'+A2)*(B:0xd)                 | 16     | 4      | 21     | 16     | 22     | 1    | 0    | 0    | 1    | 1     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff0e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff1b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x5d)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff66)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffaa)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ff72)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x32)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xc4)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xc8)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 6      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+A''*(B:0x19)                   | 16     | 5      | 16     | -      | 22     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd5f)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fc16)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3f9eb)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fbe9)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x15)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x17)                 | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fda9)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd1d)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fda2)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3fb38)                 | 17     | 12     | 27     | -      | 28     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffe5)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x61)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe4e)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe9a)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe03)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe6e)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe23)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe18)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe4e)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fec5)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe31)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fee5)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feeb)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff72)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fcc7)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd5a)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fea0)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe6a)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd0e)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd4c)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd9f)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3f8a1)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe31)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe65)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feb2)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x15)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 3      | 18     | 19     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+A''*(B:0x2c)                   | 16     | 6      | 20     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe95)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe1f)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x292)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x22f)                | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x29a)                | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2d1)                | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x24e)                   | 16     | 10     | 27     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x1c8)                   | 16     | 9      | 27     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A'':B''+C')'                | 7      | 18     | 23     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fda5)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd8a)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fc2f)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x99)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x95)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x9e)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x91)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 6      | 18     | 22     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B                          | 7      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | (A''*(B:0x3feea))'                | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | -C'+A''*(B:0x1b)+1-1              | 16     | 5      | 21     | -      | 22     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffe9)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1d)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x19)                 | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x15)                 | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fe3b)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe7f)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe74)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xe5)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x91)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffe5)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fecc)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fedc)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe97)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x4e)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x55)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x52)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 5      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd9b)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fcb1)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdee)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fb72)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff76)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x56)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x57)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff95)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffbd)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xc5)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xac)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x235)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x271)                | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x259)                | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fed8)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe48)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fea2)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fee7)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fead)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3f56a)                   | 17     | 13     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3f410)                   | 17     | 13     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff69)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe85)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fed8)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feb0)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3febb)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fea8)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fed6)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fef3)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe8d)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x28d)                   | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x219)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2ab)                | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x17c)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x13e)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd69)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdf1)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x11c)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x130)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff50)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fde4)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fde5)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd09)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3fba1)                 | 17     | 12     | 27     | -      | 28     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fb47)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x368)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x239)                | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2d9)                | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x24f)                | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fe92)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x23b)                   | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fcd0)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdc2)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3f7e9)                   | 17     | 13     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fee2)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feb6)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff07)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x165)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3f4ec)                   | 17     | 13     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3f5ec)                   | 17     | 13     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8b)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe39)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe4c)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe5e)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe9c)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe4a)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe35)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fde3)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9b)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xea)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffaa)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff50)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x122)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x119)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x165)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3fea4)                 | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe64)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feb7)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fec6)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fea3)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe97)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fb47)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fbce)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd24)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd2a)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fc53)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdb9)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x278)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x224)                | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x241)                | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x24f)                | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fc12)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fde3)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fc7d)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x15d)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3fe41)                 | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x32d)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x227)                | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x33e)                | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fdd2)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdb3)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd10)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fca3)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fc7a)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdb4)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd7d)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff7b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff3a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fb45)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3f526)                   | 17     | 13     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3f8e9)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fccb)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x7d)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3f852)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd78)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fb2d)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fde8)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd7c)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fc5e)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xbe)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xcc)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fe5a)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fec6)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe46)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe89)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fee9)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feb6)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feba)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fb2a)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fc12)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x37)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3fee5)                 | 17     | 10     | 22     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe70)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff93)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3fee4)                 | 17     | 10     | 24     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x21c)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fec5)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdda)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdd0)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3febf)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x212)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff2e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff49)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x12a)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1a8)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd49)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd92)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x265)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x29e)                | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdbb)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x1a)                    | 16     | 5      | 22     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+A''*(B:0x16)                   | 16     | 5      | 18     | -      | 22     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffea)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1a2)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1af)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+A''*(B:0x14f)                  | 16     | 9      | 21     | -      | 26     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3f96d)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd27)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1f2)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x13b)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x133)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1c7)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x105)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe13)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | (A''*(B:0x3fe5e))'                | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myhls                                                                    | A''*(B:0x3fd9a)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd08)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd2b)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffcc)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3ffd9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff91)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb1)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff63)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+(A2*(B:0x9c))'                  | 16     | 8      | 21     | -      | 25     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|myhls                                                                    | A''*(B:0x3ff0d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff26)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x13c)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3fe50)                 | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe32)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff0e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb1)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff24)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x35)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x2e)                  | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | C+A''*(B:0x3ff96)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff7a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff52)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3ff4c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe6e)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x32)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ff1d)                 | 17     | 9      | 22     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3fec9)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x34)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A2*(B:0x43)                  | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8e)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff95)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb5)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb5)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3ff57)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff2d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x4f)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ffb7)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xa5)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ff1b)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3ff8a)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8a)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff5a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff39)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff76)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff76)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feeb)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fedb)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x46)                    | 16     | 7      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fef7)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe8d)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fee5)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff7b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff25)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff0c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feba)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff75)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff54)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff2e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff56)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff67)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff52)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff0e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff79)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fece)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe3b)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe35)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fed7)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x68)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6c)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff64)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff79)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffdd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffda)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd4)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffcf)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffca)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb4)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffbd)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa4)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffab)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff98)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffba)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffab)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff96)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xc6)                    | 16     | 8      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff1e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff30)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff0e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+(A''*(B:0x9e))'                | 16     | 8      | 20     | -      | 25     | 2    | 0    | 1    | -    | -     | 1    | 0    | 
|myhls                                                                    | A''*(B:0x3ff68)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff1a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff5f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff74)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff0a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff93)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb4)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffac)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8f)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xb)                       | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3ffe9)                 | 17     | 6      | 20     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ffe7)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffcd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fcca)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd14)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fed4)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fee6)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feb0)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdef)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x9d)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff85)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff83)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                     | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x19)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1b)                 | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1d)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 3      | 18     | 17     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd0f)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3f7cf)                   | 17     | 13     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd32)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x252)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x246)                | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdbe)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xbd)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb4)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff11)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff2a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff19)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff3f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff2b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff56)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff72)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe75)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fed2)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feae)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe89)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x153)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1c6)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1ae)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff0a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                     | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff05)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff63)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff5e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff24)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff61)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff5e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff65)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff3d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff50)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff37)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff77)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff44)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff7d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff59)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x194)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x137)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x107)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xda)                    | 16     | 8      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xcc)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x216)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x21d)                | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x268)                | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x33b)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x3f3)                | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x258)                | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3feef)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe37)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x146)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x121)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1b3)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3febc)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x163)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1c7)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x160)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1b8)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x164)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x179)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff67)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x132)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x136)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1a3)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1cc)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1cf)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ffb3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa1)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffe9)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffeb)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffea)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff95)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd0)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x86)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff68)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff5f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffce)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa4)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9f)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff1a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff41)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff63)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x69)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x64)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffac)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff99)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb5)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff93)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffe3)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8b)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff16)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9b)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffaa)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x73)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A'':B''+C')'                | 5      | 18     | 17     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ffe6)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa8)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff85)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa5)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffcd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd2)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x3a)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x46)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x68)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x45)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd2)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x71)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x64)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa2)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8c)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffcb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffe5)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x33)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9d)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9a)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffaa)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8f)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9c)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8d)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff93)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa1)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9e)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8d)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffdd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa4)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff58)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff26)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff7d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff41)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | (A2*(B:0x3fec7))'                 | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3fee4)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3fed5)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | C+A2*(B:0x34)                     | 16     | 6      | 26     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x35)                  | 16     | 6      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | (C:0x45400)+A2*(B:0x94)           | 16     | 8      | 19     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A:B                          | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ffdb)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2:B2+C'                     | 3      | 18     | 18     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | -C'+A2*(B:0x1a)+1-1               | 16     | 5      | 20     | -      | 22     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | (PCIN+A:B)'                       | 4      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff7d)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ffaa)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff37)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x36)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x59)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x2c)                  | 16     | 6      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ffed)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ffe6)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A''*(B:0x3ff69)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff16)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff3b)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff33)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff5d)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff6e)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff87)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff95)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | C+A2*(B:0x53)                     | 16     | 7      | 24     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | C+A2*(B:0x58)                     | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff6b)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | C+A2*(B:0x86)                     | 16     | 8      | 25     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ffd4)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ffda)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ffcf)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | C+A2*(B:0x25)                     | 16     | 6      | 23     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x2b)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x33)                  | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ffe9)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x2c)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x35)                  | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x2a)                  | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x12d)                      | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x10b)                 | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff50)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff73)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff22)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff61)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff5e)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff0f)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff50)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff0d)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff3b)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x96)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0xb8)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2:B2+C'                     | 5      | 18     | 19     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x92)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0xcd)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x8d)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0xf9)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x99)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x8f)                  | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0xa7)                  | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0xa6)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x99)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x9e)                  | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | (PCIN+(A:0x0):B2+C')'             | 30     | 16     | 23     | -      | -1     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x68)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x57)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x68)                  | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x67)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x4c)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x6f)                  | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x5d)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x5d)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x79)                  | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | (PCIN+A2:B2+C')'                  | 4      | 18     | 20     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x56)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x6e)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x62)                  | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x4b)                  | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x8f)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0xd4)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | (PCIN+A2:B2+C')'                  | 5      | 18     | 20     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff8c)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ffb1)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff97)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff83)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | C+A2*(B:0x8c)                     | 16     | 8      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ffba)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ffb9)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff92)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff9c)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x6a)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x7d)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ffd9)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | C+(D'+A2)*(B:0x5c)                | 16     | 7      | 24     | 16     | 25     | 1    | 0    | 0    | 1    | 0     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x45)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x6e)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x4c)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x6c)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x71)                  | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ffcc)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ffdb)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ffd3)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x26)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x31)                  | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x31)                  | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x2a)                  | 16     | 6      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2:B2+C                      | 1      | 18     | 23     | -      | -1     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | (PCIN+A2:B2+C)'                   | 3      | 18     | 23     | -      | -1     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x34)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A:B+C                        | 5      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ffe7)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ffe6)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ffea)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ffe7)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x19)                       | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A:B+C                        | 4      | 18     | 22     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3fff5)                    | 17     | 5      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | C+A2*(B:0x16)                     | 16     | 5      | 21     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x1a)                  | 16     | 5      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff6f)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff64)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0xb1)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0xca)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0xd0)                  | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0xa9)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x89)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x93)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0xd4)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0xac)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0xda)                  | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0xaa)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0xa3)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2:B2+C'                     | 5      | 18     | 17     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ffa4)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff9f)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | C+A2*(B:0xa7)                     | 16     | 8      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff97)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ffb1)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ffae)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff9b)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ff94)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x7a)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x5b)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x47)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x72)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x47)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x51)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x75)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x65)                  | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x54)                  | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x57)                  | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ffd1)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ffcb)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | C+A2*(B:0x64)                     | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ffd6)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x26)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x3b)                  | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x35)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x37)                  | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ffe7)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x3ffe9)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x1d)                       | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A:B+C                        | 4      | 18     | 22     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | A2*(B:0x1d)                       | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | PCIN+A2*(B:0x1b)                  | 16     | 5      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0            | C+A2*(B:0x16)                     | 16     | 5      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xac)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | C+A''*(B:0x3ff6a)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff76)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff53)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff52)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffa6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xac)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc1)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd0)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xe3)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x9b)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb2)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xdb)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x94)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xf4)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x93)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb4)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb0)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc6)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xfa)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd5)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xe8)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x152)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff3c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | PCIN+A:B+C                        | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x16b)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x13d)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x11b)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffa8)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff95)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffb2)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff99)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff89)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffb7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fe50)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3feaf)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3febc)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x64)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x54)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x4f)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x45)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x47)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x46)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | (A''*(B:0x3ffda))'                | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xad)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A'':B''+C')'                | 6      | 18     | 20     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3f150)                   | 17     | 13     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3f77f)                   | 17     | 13     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3f674)                   | 17     | 13     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffe9)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffe3)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x5a)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x7d)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x61)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x75)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x43)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x4b)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x46)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 5      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffab)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff8d)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xcd)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xf2)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffb2)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff8b)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1ac)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x10d)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x12b)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1a)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A:B+C'                       | 5      | 18     | 20     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x29)                    | 16     | 6      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff92)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffb3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff83)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffba)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x1b5)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x174)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x15c)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x14b)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x189)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x165)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x158)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x129)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x146)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1d6)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x154)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | C+A''*(B:0x3fe7c)                 | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xad)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | PCIN+A''*(B:0xf3)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff46)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff8f)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffa6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fedf)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fe8d)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fd66)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fdb1)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fdfb)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fde9)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fdde)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffe9)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffed)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffce)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffd9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffc7)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x77)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x47)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x51)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x61)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x5c)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6b)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffb7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x7a)                    | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffc5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffd1)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffd3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | C+A''*(B:0x3ffae)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffb4)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fef7)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x76)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5e)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x65)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6f)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x52)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x61)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffb6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | C+A''*(B:0x3ff6c)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff79)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x34)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | C+A''*(B:0x3ffdd)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffd5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffcc)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff7b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff67)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x98)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | PCIN+A''*(B:0xa8)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff6b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x13d)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1d5)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x15a)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x106)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x163)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1b7)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffa3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffb5)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff99)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff85)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffa7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff96)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffb5)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffa6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x4d)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x49)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x75)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | C+A''*(B:0x3ffbd)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | (A''*(B:0x3ff7b))'                | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fe79)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fe9d)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fece)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fe6e)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fed4)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3b)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x35)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2b)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xf6)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 6      | 18     | 20     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x94)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc7)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8e)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B)'                       | 7      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x10c)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x103)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x137)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | PCIN+A''*(B:0x141)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x119)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x11f)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x198)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x107)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x13d)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffc3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6d)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x77)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | -C'+A''*(B:0x4f)+1-1              | 16     | 7      | 23     | -      | 24     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x96)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x5a)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x68)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6b)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x52)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff85)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fed9)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fec4)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x243)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2e1)                | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x160)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x149)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x19e)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x16b)                | 16     | 9      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3ff19)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x11c)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1b7)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x170)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x14d)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | PCIN+A''*(B:0x178)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff75)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff4e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff31)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x113)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x10f)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x117)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x10f)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+(A''*(B:0x2d))'                 | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2a)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x23)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | PCIN+A''*(B:0x3a)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffd6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffd4)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffc7)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x5c)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 5      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff9a)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff97)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x58)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x74)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff8c)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff9f)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffa6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff94)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffb3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffba)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff95)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x98)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xaa)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff59)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff61)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3feba)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x111)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1b7)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fea4)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fe83)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fe1c)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffe9)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffed)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xbd)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd4)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd4)                 | 16     | 8      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3ff99)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffba)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff9c)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                     | 9      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff9d)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffa5)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff9e)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff94)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffdb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffd9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffc6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffdd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x5b)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | C+A''*(B:0xc6)                    | 16     | 8      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x8a)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | C+A''*(B:0x3ff4d)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x1ae)                   | 16     | 9      | 25     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x15b)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x154)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff8b)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xe7)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd2)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd4)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xf9)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 6      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff77)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0xca)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x62)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6a)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x71)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x53)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffcd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffc5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffda)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffce)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x52)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffa2)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x3b)                    | 16     | 6      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffa9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xde)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb4)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1ce)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x194)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1dc)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x159)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x154)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | C+A''*(B:0x3feb9)                 | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fe82)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fece)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fee6)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3feb4)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x127)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x10e)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x192)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | PCIN+A''*(B:0x14f)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x5a)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | PCIN+A''*(B:0x5b)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | PCIN+A''*(B:0x7d)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff51)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff15)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff77)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff89)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffae)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xb5)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xfd)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xeb)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8e)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xea)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x119)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x12e)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3feab)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fece)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fed5)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xba)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd8)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd0)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc3)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xe3)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xaf)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x8f)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 6      | 18     | 21     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xc1)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x85)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x94)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8c)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xbb)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8f)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff39)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fce9)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3febd)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fd2d)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff14)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff3c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xb1)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xbe)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x49)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x95)                 | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | C+A''*(B:0xa3)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xbd)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x89)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2a)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A'':B''+C')'                | 4      | 18     | 23     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffd7)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xd7)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xae)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 6      | 18     | 19     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x8a)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc6)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xca)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xba)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB4  | A''*(B:0x3fec5)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x10e)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1f5)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB4  | A''*(B:0x3feea)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x292)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x29c)                | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB4  | A''*(B:0x3ffe5)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+A''*(B:0x27)                   | 16     | 6      | 22     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x94)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd6)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x94)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xfd)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xc9)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB4  | A''*(B:0x3ffa8)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB4  | PCIN+A:B+C                        | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x55)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6c)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB4  | C+A''*(B:0x3ffab)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1d)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1b)                 | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x15)                 | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB4  | A''*(B:0x3ff68)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB4  | A''*(B:0x3ff5f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | -C'+(A''*(B:0x35))'+1-1           | 16     | 6      | 21     | -      | 23     | 2    | 0    | 1    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x3d)                    | 16     | 6      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x77)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x53)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x27)                 | 16     | 6      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB4  | A''*(B:0x3ffe9)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB4  | A''*(B:0x3ffe3)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x4c)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB4  | C+A''*(B:0x3ffb4)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xb8)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB4  | C+A''*(B:0x3ff5c)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x150)                   | 16     | 9      | 25     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB4  | A''*(B:0x3ff37)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB4  | A''*(B:0x3ff2e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x47)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x1a)                    | 16     | 5      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB4  | A''*(B:0x3ffe9)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x37)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 4      | 18     | 17     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x36)                    | 16     | 6      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x23)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB4  | C+A''*(B:0x3ffcb)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB4  | A''*(B:0x3ff58)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB4  | A''*(B:0x3ff45)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB4  | A''*(B:0x3ff1d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB4  | A''*(B:0x3ffe5)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB4  | A''*(B:0x3fe9b)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB4  | A''*(B:0x3fef7)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6f)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB4  | PCIN+A:B+C                        | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xad)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 6      | 18     | 22     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB4  | A''*(B:0x3ff39)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB4  | A''*(B:0x3ff5d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB4  | C+A''*(B:0x5f)                    | 16     | 7      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x25)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x59)                 | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x69)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xcb)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb1)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xe6)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x93)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb1)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xda)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | C+A''*(B:0xc6)                    | 16     | 8      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x143)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff23)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | PCIN+A:B+C                        | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x45)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x7d)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x47)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffed)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd4)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xfd)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xac)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xf1)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x92)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc3)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffe6)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1d)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 3      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2e)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x35)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xbc)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa7)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb5)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc3)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffda)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffca)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff94)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | (A''*(B:0x3ff75))'                | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffac)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffb1)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffe7)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2d)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | PCIN+A2:B2+C                      | 5      | 18     | 23     | -      | -1     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff4b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff79)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff61)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffeb)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x7b)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x61)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff92)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffb2)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x54)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffd6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | PCIN+A:B+C                        | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff9d)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffb6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffaf)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff98)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffe3)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffa5)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff9c)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x37)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 4      | 18     | 19     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x29)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | C+A''*(B:0x3ffd7)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x16)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A:B''+C'                     | 1      | 18     | 16     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x19)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | C+A''*(B:0x3ffe3)                 | 17     | 6      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fe8b)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fe46)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3feab)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fea1)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fed9)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fee9)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fee5)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3febe)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3febe)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fe8a)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x33)                    | 16     | 6      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A'':B''+C')'                | 4      | 18     | 20     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x16)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | PCIN+A''*(B:0x37)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x46)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x43)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x4b)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6d)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x4a)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x64)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xd1)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xfb)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | PCIN+A''*(B:0x85)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb9)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffe6)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffd2)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x15)                    | 16     | 5      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffa8)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffaf)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffbd)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd5)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff83)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | PCIN+A:B+C                        | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+A''*(B:0x31)                   | 16     | 6      | 17     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x57)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x7b)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | PCIN+A''*(B:0x4a)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xa2)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0xe4)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | PCIN+A''*(B:0xc2)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | PCIN+A''*(B:0xb7)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x57)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x57)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | PCIN+A''*(B:0xf4)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x16)                 | 16     | 5      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fe58)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fec5)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xa5)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 6      | 18     | 21     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff8c)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffa2)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffa2)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff9f)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff8f)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff99)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffb3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff9e)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffb5)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff95)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd4)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | C+A''*(B:0x3ff54)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x111)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x11d)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x243)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | PCIN-(A:0x0):B''-C'               | 30     | 16     | 25     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffdd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x98)                    | 16     | 8      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xc9)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | C+A''*(B:0x3ff77)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fd0d)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fee6)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fef4)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fe3a)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fe97)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | C+A''*(B:0x3fdf1)                 | 17     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff2c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff06)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff68)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x39)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x233)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | C+A''*(B:0x3fdca)                 | 17     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xab)                    | 16     | 8      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff83)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff32)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | C+A''*(B:0x12b)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x112)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x10f)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x124)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff99)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x35)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x3b)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff76)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff79)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x6f)                    | 16     | 7      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffd3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x15)                    | 16     | 5      | 22     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffea)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffe5)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffed)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | C+A''*(B:0x3ffd6)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffba)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fec7)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fee1)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3b)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x26)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffc7)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffe5)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x2c)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffc5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffc9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffc5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff8b)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff89)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffcd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x76)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6e)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x67)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x8a)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8e)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc9)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xae)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8c)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xc8)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 6      | 18     | 21     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xf5)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xcd)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb9)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3fc73)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3fdd4)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3feba)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x314)                   | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x273)                | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xbb)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8a)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff15)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x166)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x193)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x184)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1b6)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd1)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | C+A''*(B:0x3ff5a)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x124)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x12c)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x159)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | C+A''*(B:0x3fe92)                 | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3fe9e)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffd2)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffcf)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffb4)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffd3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x76)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffa1)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3fef3)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x2b0)                   | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1eb)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x167)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1c3)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x142)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1ce)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x15b)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x183)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x118)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x69)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | C+A''*(B:0x3ff93)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xf9)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | C+A''*(B:0x3ff5a)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff75)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x15b)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffad)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x86)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xa4)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8f)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x16b)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1eb)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | -C'+A''*(B:0x4f)+1-1              | 16     | 7      | 18     | -      | 24     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | C+A''*(B:0x3ff3e)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x127)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff34)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2a)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x34)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffc9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x6b)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffeb)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2e)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x5b)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x49)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x47)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x73)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (A''*(B:0x162))'                  | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff5c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x96)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | C+A''*(B:0x3ff4f)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff75)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff89)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff8a)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x51)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | C+A''*(B:0x3ffb2)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xb9)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xbc)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x89)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xcc)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffa8)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffdb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x69)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x32)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x26)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A2*(B:0x3ffc9)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A2*(B:0x3ffc6)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x3d)                    | 16     | 6      | 23     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffca)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (A''*(B:0x1b5))'                  | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | ACIN''*(B:0x2b)                   | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6a)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x72)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x64)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xc4)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb7)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xf7)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x85)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xf5)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb3)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff91)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x56)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | PCIN+A''*(B:0x5d)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff8f)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xbf)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffb9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffb7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | PCIN+A:B+C                        | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x119)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x130)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x87)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc8)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x94)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | C+A''*(B:0x3ff2f)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x5d)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x58)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xb0)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xed)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa6)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xba)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff85)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x93)                    | 16     | 8      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffad)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x195)                   | 16     | 9      | 24     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x66)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffd7)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffd4)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                     | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x69)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6a)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff8b)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x27)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | C+A''*(B:0x3ffcb)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffcc)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffcb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffb6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x86)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xe4)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xaa)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff34)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff77)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff28)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff93)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffa9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffa8)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xc9)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | PCIN+A''*(B:0xb8)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xda)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffe3)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffaa)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff8e)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xdf)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc7)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff6b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff1b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff03)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xce)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | C+A''*(B:0x3ff3a)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff74)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x12d)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | C+A''*(B:0x3feab)                 | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x18f)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x12c)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x13c)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 7      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffd7)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffcf)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2e)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | C+A''*(B:0x3ffc7)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffd9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x61)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5b)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6b)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x7a)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x62)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x5a)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A'':B''+C')'                | 5      | 18     | 21     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x2e)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x39)                  | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x63)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6f)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xa6)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffa8)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff86)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | PCIN+A:B+C                        | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xf4)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x93)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff4e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff5d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | C+A''*(B:0x19f)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff3b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x9c)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xaa)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff71)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x138)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1fb)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1f9)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffed)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x15)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | PCIN+A:B+C                        | 3      | 18     | 20     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffc9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffcf)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x98)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa6)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xae)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x9d)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | C+A''*(B:0x3ff31)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff74)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff9f)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xd3)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xa7)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x7a)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | C+A''*(B:0x3ffb6)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff8a)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff8e)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff8c)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3fead)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3fe6d)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3fece)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3fe31)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1d)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x15)                 | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffed)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x39)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffea)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3d)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | PCIN+A''*(B:0x2b)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffd7)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffc7)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x79)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x54)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x46)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5c)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x4b)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x75)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x51)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3fd06)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3fddb)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x54)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x49)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x45)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x74)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffe7)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x37)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | C+A''*(B:0x3ffce)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffce)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x26)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x23)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 4      | 18     | 19     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x13)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                     | 4      | 18     | 22     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x13)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2c)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x35)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1d)                 | 16     | 5      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x17)                 | 16     | 5      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x17)                 | 16     | 5      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x13)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 3      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B)'                       | 4      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x16)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffeb)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | PCIN+A:B+C                        | 4      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | PCIN+A:B                          | 5      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffcf)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x25)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2d)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x23)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffc3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1a)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x13)                 | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x17)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 3      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x31)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x3b)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x26)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x76)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5e)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x51)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5b)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x7b)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x69)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x74)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 5      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x4a)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x56)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x76)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x51)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xec)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb5)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x93)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x98)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x86)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb5)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xb1)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xea)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x13c)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xe1)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xda)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8d)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x97)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x17c)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x12e)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1cf)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x34)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x3b)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffcb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x57)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | -C'+A''*(B:0x2f)+1-1              | 16     | 6      | 21     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x32)                    | 16     | 6      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x33)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 4      | 18     | 17     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x4e)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x7b)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x63)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x68)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5e)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x4a)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x71)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x4a)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x74)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x75)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xa3)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                     | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xda)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc2)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb3)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xdd)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x89)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xe9)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff4a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x179)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x103)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x151)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x195)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x129)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x148)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x113)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1ec)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1d9)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x32)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x1d)                    | 16     | 5      | 22     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x39)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2b)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2c)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x36)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2a)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x79)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x43)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffba)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffaf)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffd5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffd9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffda)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x47)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5c)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x55)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x49)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3fda8)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x214)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x275)                | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x21a)                | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3fc1e)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x216)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | C+A''*(B:0x3fdc7)                 | 17     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3fd4f)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3ffe5)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffe3)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffe5)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffe5)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff94)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x34)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x23)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x3d)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(D'+A'')*(B:0x39)            | 16     | 6      | -      | 16     | 25     | 2    | 0    | -    | 1    | 1     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x56)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff73)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff69)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff4f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff16)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff39)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff1b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff2a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff38)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1a)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | PCIN+A:B+C                        | 4      | 18     | 22     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff85)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff8b)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3fe92)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3fe06)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3fe6f)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3fece)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3fec5)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3feda)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3feda)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3fe7f)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3fed9)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x23c)                   | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x3cb)                | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3faaf)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | C+A''*(B:0x3f5d8)                 | 17     | 13     | 28     | -      | 29     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x25c)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x271)                | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x226)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | C+A''*(B:0x3fd5c)                 | 17     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | -C'+A''*(B:0x15)+1-1              | 16     | 5      | 20     | -      | 22     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xc9)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xdb)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xbe)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x8d)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd4)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x9c)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x93)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x92)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd4)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd8)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb8)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8e)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x9c)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb3)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x97)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x99)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x85)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8e)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff49)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff19)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff47)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff1d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1e8)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x121)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x112)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x122)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x13b)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1cf)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x148)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x11d)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1b3)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x198)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1b4)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x12c)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1ac)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x160)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1e1)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x25)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 4      | 18     | 20     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x29)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 4      | 18     | 19     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffe3)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffe5)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | -C'+A''*(B:0x16)+1-1              | 16     | 5      | 18     | -      | 22     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x13)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 3      | 18     | 17     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2f)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 4      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffd9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (D'+A2)*(B:0x25)                  | 16     | 6      | -      | 16     | 23     | 1    | 0    | -    | 1    | 0     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffcd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffcc)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | PCIN+A:B+C                        | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffda)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffda)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffcf)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x171)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x18f)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x13f)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x15d)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1b8)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x147)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x129)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff2d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff7a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff64)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff6e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff3a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff44)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffbb)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffb5)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff96)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffb1)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff65)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff42)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff51)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff7d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1a)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 3      | 18     | 17     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff21)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff47)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff5a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff74)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff72)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff75)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3ffb4)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff7b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff7d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff4f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff64)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffd9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffd6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffd9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3fdc8)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3fda2)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3fe5d)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3fef2)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2b)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 4      | 18     | 17     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2e)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 4      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x72)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x62)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff64)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xae)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | C+A''*(B:0x3ff59)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff51)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1de)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1c6)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x25a)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2ec)                | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x59)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 5      | 18     | 21     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x7d)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | C+A''*(B:0x3ff98)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff77)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x124)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x135)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x16a)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x15c)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x146)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1bb)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x10e)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x141)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x19d)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x133)                | 16     | 9      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fe21)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fe49)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3feaa)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                     | 10     | 18     | 28     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x33)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffa3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffe6)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffcf)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffce)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x23)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x3d)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffcd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffdd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffd7)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffd9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x35)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x33)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x32)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x3a)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2f)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x26)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2b)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x2b)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x23)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x31)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fe26)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fe47)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff43)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xab)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc9)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff43)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fac1)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fa76)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3f9a5)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fdd8)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fc85)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fdc3)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff95)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffbd)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xbc)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb3)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd3)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x99)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xcb)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x9e)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc5)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff93)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff9f)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xcb)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffb7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffa4)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                     | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xf1)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x97)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x83)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | PCIN+A''*(B:0x8f)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x9b)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffb9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff83)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffb3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffd1)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x4e)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x53)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x74)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 5      | 18     | 19     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x7a)                    | 16     | 7      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+A''*(B:0x34)                   | 16     | 6      | 18     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffd2)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x5e)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6f)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6a)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x7a)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x73)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffeb)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3d)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x35)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2d)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x25)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | PCIN+A''*(B:0x3d)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x62)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5b)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x52)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 5      | 18     | 21     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fd77)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fcea)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fe3e)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x29)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | C+A''*(B:0x3ffab)                 | 17     | 8      | 22     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff71)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff28)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff71)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fff3)                   | 17     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x17)                    | 16     | 5      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffe6)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x13)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1b)                 | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffe3)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x7d)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 5      | 18     | 20     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x65)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x59)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x74)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x7b)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x43)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5a)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x53)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | C+A''*(B:0x3ff91)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff8a)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff8e)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffaf)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff83)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffbb)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff8d)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffad)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffa5)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffac)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffb6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffa2)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff6f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff06)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x11b)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x176)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x97)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x93)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x92)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xdf)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xdd)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2b)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x33)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffdb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffc9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2e)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | C+A''*(B:0x3ffc3)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffd3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffd5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffc3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffe7)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffeb)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x2e)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x27)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1b)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x17)                 | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x13)                 | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3a)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2b)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x37)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fe0c)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fec7)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fc07)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fd31)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fc9d)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fc8b)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fcce)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fdb0)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffed)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffcf)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffb9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff9c)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffa4)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff47)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff63)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff74)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff0a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x11f)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1b7)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x126)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x171)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x111)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x148)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x10f)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x153)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0xcd)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xad)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xf7)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa3)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x11f)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x114)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x91)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x103)                | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B)'                       | 7      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x5d)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5e)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x47)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x49)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xdf)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xda)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xe8)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 6      | 18     | 17     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff39)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff5b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff7a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff5f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff7b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff09)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffda)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffca)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffcd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffc3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffdd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffd5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x71)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x69)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5a)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x71)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff9f)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff89)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | C+A''*(B:0x3ff9c)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffac)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffea)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x4e)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | C+A''*(B:0x3ffaa)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xa1)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fdab)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fd40)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fc68)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x77)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | C+A''*(B:0x3ffad)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffaa)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffb5)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x16)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 4      | 18     | 18     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x2b)                    | 16     | 6      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffc7)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6a)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6f)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0xab)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xe7)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3faaa)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fb71)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xf6)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xae)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc9)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8e)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0xc9)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | C+A''*(B:0x3ff5b)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff2e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x260)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x212)                | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x107)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x114)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x18b)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x114)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x148)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x192)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x19d)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xb3)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | PCIN+A''*(B:0xb3)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x86)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb7)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xeb)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x17b)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x152)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x2a)                    | 16     | 6      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xc3)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc7)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xa4)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd1)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x95)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff15)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xd2)                    | 16     | 8      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xb5)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | PCIN+A''*(B:0xb4)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xce)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xe8)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa2)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd6)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | C+A''*(B:0x3ff09)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff26)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff23)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff57)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff05)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff2c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff22)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff7d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff77)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff67)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff17)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff26)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff15)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff65)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fe91)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fe8e)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffbb)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffdb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x13)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | PCIN+A''*(B:0x31)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff8e)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffa2)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xa2)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | C+A''*(B:0x3ff79)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3f7f2)                   | 17     | 13     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x55)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x57)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x43)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffd4)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x53)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffe9)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff5b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff75)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff4b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1b7)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x19a)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x85)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb5)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x12b)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | C+A''*(B:0x3fef9)                 | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | C+A''*(B:0x3fdab)                 | 17     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fde3)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | C+A''*(B:0x3fa69)                 | 17     | 12     | 27     | -      | 28     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fed7)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fed5)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fe93)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fe64)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fec8)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fedd)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fe5e)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fe32)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x9b)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 6      | 18     | 20     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffa7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff97)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+(A''*(B:0x13))'                 | 16     | 5      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x23a)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | C+A''*(B:0x3fdc5)                 | 17     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fe8e)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffaf)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffae)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff8d)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fe38)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fe1b)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fea8)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fd5c)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x23b)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | C+A''*(B:0x3fd68)                 | 17     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fd74)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fdef)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fda9)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fdcc)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fdad)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+A''*(B:0x67)                   | 16     | 7      | 17     | -      | 24     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffa3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff9e)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xe5)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xae)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd0)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xf2)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xf2)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xbf)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | PCIN+A''*(B:0xc3)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd7)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x89)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc4)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xcf)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xe1)                    | 16     | 8      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffd4)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x4c)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x46)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | C+A''*(B:0x3ffb7)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffb7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff94)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffb1)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffac)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffbb)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffac)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffad)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffa3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3fe57)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3fe4a)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3fdb7)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3fdef)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3fde3)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3feec)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3fea4)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x37)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | C+A''*(B:0x3ffcb)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3ffdb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | C'+A''*(B:0x3ff7a)                | 17     | 9      | 24     | -      | 25     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xdc)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xf5)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (C:0x76400)+(A2*(B:0xd8))'        | 16     | 8      | 19     | -      | 24     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x16c)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1c9)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3fe0e)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x258)                   | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3ffae)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x141)                   | 16     | 9      | 24     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x156)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3ffce)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x37)                     | 16     | 6      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x9b)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3ff98)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3ffe3)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x2a)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3ff8f)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3ff4e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | PCIN+A:B+C                        | 9      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (C:0x97400)+A2*(B:0x2a)           | 16     | 6      | 20     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x55)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | C+A2*(B:0x3ff8b)                  | 17     | 8      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3ff8c)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3ff9b)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xe4)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                     | 9      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3ff97)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x54)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                     | 5      | 18     | 22     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0xb6)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (C:0x30400)+A2*(B:0xdb)           | 16     | 8      | 18     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | PCIN+A:B+C                        | 6      | 18     | 32     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x15)                       | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x47)                  | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B)'                       | 5      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x1b2)                      | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x146)                 | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3fe52)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x142)                    | 16     | 9      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x1a1)                      | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x9e)                     | 16     | 8      | 23     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3fd32)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | (C:0xfffffff84c00)+A2*(B:0x3fda4) | 17     | 11     | 20     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3feb2)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | C+A''*(B:0x3fd6b)                 | 17     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3fd6f)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3fdb6)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3fe3d)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3fecb)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3fea5)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0xec)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3ff66)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | PCIN+A:B+C                        | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x74)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | PCIN+A2:B2+C'                     | 5      | 18     | 16     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B)'                       | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3fdad)                    | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | (C:0xfffffffa0c00)+A2*(B:0x3fe17) | 17     | 10     | 20     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3ffad)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3ff99)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1b)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x16)                 | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | -C'+A''*(B:0x32)+1-1              | 16     | 6      | 21     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x25)                    | 16     | 6      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3ff98)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3ffa5)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3ffcd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3ffc3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3ffc9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x4a)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | (A2*(B:0x3ffb9))'                 | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x2f)                     | 16     | 6      | 23     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3ffc9)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3ffa1)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3ff9a)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x4e)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | PCIN+A:B+C                        | 5      | 18     | 22     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3ffdb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3ffdd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3fede)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3fec8)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x16e)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | C+A''*(B:0x3fe4a)                 | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | -C'+(A2*(B:0x3ffd2))'+1-1         | 17     | 7      | 17     | -      | 23     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x52)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xfb)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x17a)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (C:0x28c00)+A2*(B:0x2e)           | 16     | 6      | 18     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | C+A2*(B:0x6e)                     | 16     | 7      | 22     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | (A2*(B:0x3ffea))'                 | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | C+(A2*(B:0x3fede))'               | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x13e)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x6f)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3ffe7)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0xcf)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x99)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3feb9)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3fdce)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3ffe6)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1a)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3fd84)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3fcfc)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x185)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x149)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x13a)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x46)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x9f)                 | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | PCIN+A:B                          | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | PCIN+A:B+C                        | 14     | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x214)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x121)                      | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x1ed)                 | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x15d)                 | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | PCIN+A:B+C                        | 9      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B)'                       | 10     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3ffcb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xa8)                    | 16     | 8      | 23     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1ca)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x19a)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3ff19)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3ff72)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3ff35)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | (C:0xfffffffaac00)+A2*(B:0x3ff0d) | 17     | 9      | 20     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3feca)                    | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3fec3)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3fe8e)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3feb2)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3fe93)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3fc59)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | (A''*(B:0x3fcca))'                | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | (A2*(B:0x3ff6d))'                 | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x61)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | PCIN+(A:0x0):B2+(C:0x7a000)       | 30     | 16     | 19     | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | C+A2*(B:0x3ff69)                  | 17     | 9      | 23     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3ffad)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x3ffab)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3ff4e)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3ffc6)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3ffd4)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | -C'+A2*(B:0x19)+1-1               | 16     | 5      | 20     | -      | 22     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3ffe3)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | (A2*(B:0x3ff17))'                 | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x22b)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | C+A''*(B:0x3fd0e)                 | 17     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x18b)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x11d)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2ba)                | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb8)                 | 16     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1e6)                | 16     | 9      | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0xa2)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | PCIN+A2*(B:0x138)                 | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0xf4)                  | 16     | 8      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0xc4)                  | 16     | 8      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (C:0x11d800)+A2*(B:0x2ca)         | 16     | 10     | 21     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x31)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0xa1)                  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                     | 6      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x72)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x79)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | (C:0xffffffff6400)+A2*(B:0xd)     | 16     | 4      | 17     | -      | 21     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x33)                  | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | PCIN+(A2*(B:0x3ffaa))'            | 17     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | (A2*(B:0x3ffb6))'                 | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3ffa2)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3ffb4)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x35)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x3ffd4)                  | 17     | 7      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x19b)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x134)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x122)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x10c)                | 16     | 9      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1ba)                | 16     | 9      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x162)                | 16     | 9      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+A''*(B:0xd6)                   | 16     | 8      | 28     | -      | 29     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x8b)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x8a)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x89)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x85)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd5)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x69)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x83)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x151)                | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x125)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x127)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3ffa3)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0xed)                     | 16     | 8      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0xaf)                  | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x23)                     | 16     | 6      | 24     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0xbb)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3ffc9)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | (C:0xf400)+A2*(B:0x3ffe3)         | 17     | 6      | 16     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3ff96)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                     | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (A2*(B:0x13d))'                   | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x46)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x126)                 | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x4c)                  | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x12d)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3feeb)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | (A''*(B:0x3fe59))'                | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3ff14)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3ff41)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3ff30)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xeb)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3ff67)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3ff1e)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3ffa9)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3ffe9)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x6a)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                     | 5      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x2d)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | C+A2*(B:0x3ff8a)                  | 17     | 8      | 22     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (C:0xfffffff30400)+A2*(B:0x17)    | 16     | 5      | 21     | -      | 21     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A2*(B:0x3ff9f)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd2)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x9a)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xac)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | C+A''*(B:0x3ff6f)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | PCIN+A:B+C                        | 10     | 18     | 28     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x132)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | C+A''*(B:0x3fe98)                 | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6a)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+(A2*(B:0x2e))'                 | 16     | 6      | 19     | -      | 22     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A:B+C'                       | 4      | 18     | 24     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | PCIN+A:B+C                        | 10     | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x4a)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x57)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B)'                       | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x20f)                   | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x237)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | C+A''*(B:0x3fddc)                 | 17     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3ffb7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3ff8c)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | A''*(B:0x3ffa5)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB18 | C+A''*(B:0x3ff75)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3f8d2)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fce4)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fec6)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fe25)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x14b)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | C+A''*(B:0x3fece)                 | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3ff6b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fa8f)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A2*(B:0x3ffcc)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | C+A2*(B:0x3ff36)                  | 17     | 9      | 23     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A2*(B:0x3ffa6)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A2*(B:0x3ffe6)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | PCIN+A:B+C                        | 4      | 18     | 21     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x51)                  | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A2*(B:0x3ff99)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3feeb)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x9a)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | C+A''*(B:0x3ff5d)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fde9)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fd62)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fe9b)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x26)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x1d)                       | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | C+A2*(B:0x3ffe9)                  | 17     | 6      | 21     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A:B                          | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A2*(B:0x3ffdb)                    | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | (PCIN+A:B+C)'                     | 5      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3ffd1)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3ff99)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3ff85)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3ffd1)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3ffc6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+A''*(B:0x15a)                  | 16     | 9      | 23     | -      | 26     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3feeb)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0xd9)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0xe4)                  | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd5)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xdb)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A2*(B:0xdc)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x182)                 | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0xad)                  | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (C:0x6a800)+A2*(B:0xea)           | 16     | 8      | 19     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B)'                       | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fedb)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fe9d)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fd30)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3f81e)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fd1b)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fadd)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3f8b7)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | (A''*(B:0x3faa5))'                | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A2*(B:0xd3)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x18a)                 | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (C:0x45800)+A2*(B:0x10f)          | 16     | 9      | 19     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | PCIN+A:B                          | 7      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x1bd)                      | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x113)                 | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fefb)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fec1)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fef5)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2ae)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x1c9)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1b1)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x193)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1c5)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fca1)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x20e)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x25c)                | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fdc7)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fa97)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fcea)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3ff22)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x10a)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x182)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2ff)                | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | PCIN+A2:B2+C                      | 13     | 18     | 31     | -      | -1     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fd8b)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fc86)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+A2*(B:0x3d)                    | 16     | 6      | 17     | -      | 23     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3feca)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fecd)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fea5)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fe19)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fe11)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x216)                   | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fdd1)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fab5)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fa3e)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3f5d6)                   | 17     | 13     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x270)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2e2)                | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x263)                | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x14e)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x21d)                | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fe91)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fe7c)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fe6e)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3feb0)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fed3)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fec5)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xe9)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | PCIN+A''*(B:0xed)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xec)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x99)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3ff32)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3ff28)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x16d)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 7      | 18     | 21     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x13)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | C+A''*(B:0x3ffe6)                 | 17     | 6      | 22     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x67)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3ffed)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xe6)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x87)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x52)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 5      | 18     | 20     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | (C:0xfffffff76400)+A2*(B:0x3ffd9) | 17     | 7      | 21     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x54)                     | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | PCIN+A''*(B:0xc4)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x3b7)                   | 16     | 10     | 32     | -      | 33     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fed5)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fea3)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x21e)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x228)                | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3febb)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fed3)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3fe8d)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3ff1b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3ff25)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A''*(B:0x3ff26)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A2*(B:0x3ff21)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | C+A2*(B:0x3fef4)                  | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | (C:0xfffffff66000)+A2*(B:0x3ff9b) | 17     | 8      | 21     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | C+A2*(B:0x3fea6)                  | 17     | 10     | 24     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A2*(B:0x3ff9f)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB21 | A2*(B:0x3ff30)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3ff56)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3ff21)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3ff5b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3ff1d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3ff6c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A2*(B:0x3ffeb)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x79)                     | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3fe2b)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A2*(B:0x3ff52)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A2*(B:0x3ff8a)                    | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3ff3a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3ffe6)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3ffe3)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3ffe7)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3ff9c)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+(A2*(B:0x25))'                  | 16     | 6      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | PCIN+A''*(B:0x29)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3ff98)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3ffaa)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3ffad)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3ffcb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x27)                    | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3ffd9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3ffa5)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3ffab)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3ffc5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A2*(B:0x3ffe5)                    | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3feda)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3ff14)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3fec6)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3fcfa)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3fdc1)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3fa63)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3fda2)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3fea5)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3fe7c)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3fbf2)                   | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3fdf9)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3fd27)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3ff3e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3ff2f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3ffa1)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3ffc6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB22 | A''*(B:0x3ffd9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffd3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffca)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffcf)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffa7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffb7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffd3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x5e)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x43)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x4c)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffad)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff93)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffa7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff8a)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffb4)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffb4)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff8d)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xe5)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa8)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xed)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xe7)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xc4)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x96)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8a)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8d)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xa6)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xda)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa6)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd4)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xbc)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xac)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8f)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | PCIN+A''*(B:0x9c)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x10d)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x124)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x124)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd4)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa9)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x85)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x97)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xcf)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xcc)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8d)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xab)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x29)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2f)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3a)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | C+A''*(B:0x3ffc5)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x213)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x366)                | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2a0)                | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2b3)                | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff5e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x12f)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x165)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1db)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1c8)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1ba)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff56)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff75)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff37)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x167)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1b2)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x141)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x128)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1b0)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x165)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6e)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x66)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5b)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x51)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffb1)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x5a)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x52)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff83)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffeb)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x17)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1a)                 | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffd1)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffd7)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x63)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff9f)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x8e)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xef)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xeb)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | PCIN+A''*(B:0xf2)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xad)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb5)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd6)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x86)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xca)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xdd)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xf4)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x92)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb1)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd4)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x98)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff19)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff14)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff67)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff5a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xb3)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x89)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xea)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | C+A''*(B:0x3ff41)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff9c)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffc5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x5b)                    | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff92)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffb9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffa4)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffb4)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffab)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2f)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x39)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffc6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffcf)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffd2)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffce)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xa6)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | C+A''*(B:0x3ff3d)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff6b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff50)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff44)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x138)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fd6e)                   | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+A''*(B:0x3ffd3)                | 17     | 7      | 16     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x5b)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xf4)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x69)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xfd)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xef)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xeb)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xf6)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | C+A''*(B:0x3ff2f)                 | 17     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff7a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffa3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffb2)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffb3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffd9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffc9)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x93)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa2)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa4)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | PCIN+A'':B''+C'                   | 6      | 18     | 17     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff5d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff47)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff34)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x139)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6f)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x65)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x49)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x64)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffb6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xbd)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd4)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xa2)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xaf)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x8d)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa3)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xcf)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x94)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x129)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1e6)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x150)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1e8)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x178)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x106)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1a2)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x19a)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x191)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x25a)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x49a)                | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x470)                   | 16     | 11     | 27     | -      | 28     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fe98)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | C+A''*(B:0x3fdea)                 | 17     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fee6)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x23f)                   | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | PCIN+A''*(B:0x25f)                | 16     | 10     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x22b)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x236)                | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | -C'+A''*(B:0x29)+1-1              | 16     | 6      | 22     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffce)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffc7)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x13)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 4      | 18     | 17     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x9e)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xcd)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x85)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff7d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff0e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff51)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff6b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff50)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffb7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | C+A''*(B:0xd9)                    | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xdd)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffcf)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x6a)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x5f)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | -C'+A''*(B:0x3ffe9)+1-1           | 17     | 6      | 16     | -      | 22     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x25)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | C+A''*(B:0x3ffd5)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x96)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x98)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff2c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1fa)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x170)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x173)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x168)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x168)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1db)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x10e)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x11c)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff6f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x11b)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x143)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x10c)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff18)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff4a)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xb1)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc1)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xe7)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xe6)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd2)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xf7)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb1)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffe6)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x23)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x37)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x35)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x3a)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x35)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x34)                 | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3b)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2e)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x29)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | C+A''*(B:0x3ffc9)                 | 17     | 7      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff27)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff12)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff11)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff39)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff18)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff72)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xb1)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x95)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xef)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd6)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb0)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd0)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xca)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xcf)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8d)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff5b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff09)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x9c)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x9b)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff0d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff26)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xb6)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xae)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xdc)                 | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x75)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x51)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x49)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6d)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x67)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x4d)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x74)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x43)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x4b)                 | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x49)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x4c)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5d)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B)'                       | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff92)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffa4)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x4c)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5d)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffb1)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffb9)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x216)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                     | 14     | 18     | 32     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3febb)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x246)                   | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x236)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff6d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff4c)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff67)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | C+A''*(B:0x1e6)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x12f)                | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x166)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x11e)                | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fec5)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x5e)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x7d)                 | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffcd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff33)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff4e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | -C'+A''*(B:0x1d)+1-1              | 16     | 5      | 20     | -      | 22     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x15)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                   | 3      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffea)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffe9)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xc2)                      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xbd)                 | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffca)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x4f)                    | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x158)                     | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | C+A''*(B:0x3fe3e)                 | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fe61)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fea2)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3febe)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fed6)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fed3)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fe7b)                   | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffa5)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffa3)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffba)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | (A''*(B:0x3ffe7))'                | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff5f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff2e)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff36)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x160)                   | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffcd)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffd6)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffd3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffb1)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffba)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff9b)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffb6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffac)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffcb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffce)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x19)                    | 16     | 5      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x17)                      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | C+A''*(B:0x3ffed)                 | 17     | 6      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff86)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffaa)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffa6)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff95)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff3f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff28)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff66)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x25)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffe7)                   | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                     | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x33)                      | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x29)                 | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffbd)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff9c)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffbb)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+A''*(B:0x1b)                   | 16     | 5      | 22     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffac)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffb2)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffa7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffd3)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffcc)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffc5)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffdb)                   | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x47)                      | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | C+A''*(B:0x3ffa8)                 | 17     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffa5)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffa8)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffa1)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffb7)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff5d)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff09)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff1f)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff6b)                   | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff9d)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff9a)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff92)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff8d)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff8d)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff86)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff8a)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffb2)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff87)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff83)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff8a)                   | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x344)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x317)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x3d8)                    | 16     | 11     | 27     | -      | 28     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x184)                      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x1cc)                 | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0xf1)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0xde)                  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0xd3)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x19b)                 | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x20f)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x270)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | (C:0x1000)+A2*(B:0x1ec)           | 16     | 10     | 13     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x16e)                    | 16     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | (PCIN+A:B)'                       | 8      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x27c)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x349)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x145)                      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x229)                 | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x269)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x2db)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x23b)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x1cc)                 | 16     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x1a3)                      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x1dc)                 | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A:B                          | 8      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x237)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x324)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x212)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2:B2+C                      | 10     | 18     | 29     | -      | -1     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x298)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x44a)                 | 16     | 12     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x2d9)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x28e)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x305)                    | 16     | 11     | 27     | -      | 28     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x3b7)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x350)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x261)                    | 16     | 11     | 27     | -      | 28     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x27a)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x26f)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x340)                    | 16     | 11     | 27     | -      | 28     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | (PCIN+A:B)'                       | 10     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x2fb)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x33d)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x25b)                    | 16     | 11     | 27     | -      | 28     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x299)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x2bd)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x2d8)                    | 16     | 11     | 27     | -      | 28     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A:B                          | 10     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x2aa)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x2b3)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x35f)                    | 16     | 11     | 27     | -      | 28     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x30b)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x348)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x296)                    | 16     | 11     | 27     | -      | 28     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A:B                          | 10     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | (A''*(B:0x342))'                  | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A''*(B:0x230)                     | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A''*(B:0x399)                | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x2af)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x2be)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x335)                    | 16     | 11     | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x39d)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x353)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x20d)                    | 16     | 11     | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x35f)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x2e8)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x2f9)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x26e)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x189)                      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x159)                 | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x1da)                      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x1f1)                 | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x25d)                    | 16     | 11     | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x260)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x29c)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x2b3)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x2d0)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x25b)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x2bf)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x25f)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x323)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x295)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x360)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A''*(B:0x3d7e6)                   | 16     | 15     | -      | -      | 31     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C'+A2*(B:0x194)                   | 16     | 10     | 26     | -      | 26     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x3fe45)                  | 16     | 10     | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A''*(B:0x3cba2)              | 16     | 15     | -      | -      | 31     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x9c)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x3ff7a)               | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x1df)                    | 16     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x1fd)                      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x1ac)                 | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x29)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x3a)                  | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x56)                     | 16     | 8      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x3ffa1)                    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x7b)                  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x45)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x8b)                     | 16     | 9      | 25     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0xe7)                  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0xec)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0xe3)                  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | (A2*(B:0x3d6dc))'                 | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x3feca)                    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x1b3)                 | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | (A2*(B:0x3fca2))'                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x32)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x5c)                  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x3fee7)                    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x73)                     | 16     | 8      | 25     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x5c)                       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2:B2+(C:0xd000)             | 30     | 18     | 16     | -      | -1     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A:B                          | 5      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x2d)                       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x8c)                     | 16     | 9      | 25     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0xf6)                  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x14c)                      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x185)                 | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | (PCIN+A2:B2+C)'                   | 9      | 18     | 30     | -      | -1     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0xda)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0xa3)                  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0xf7)                     | 16     | 9      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0xc2)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0xe6)                  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0xb6)                     | 16     | 9      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x1b)                       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x3ffcf)                  | 16     | 7      | 23     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x2d)                  | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x3ffc5)                  | 16     | 7      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x3ffc7)                  | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | -C'+A2*(B:0x3ffac)+1-1            | 16     | 8      | 22     | -      | 24     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | (PCIN+A:B+C)'                     | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x9d)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0xba)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0xbc)                  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0xd6)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0xc7)                  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | (PCIN+A:B+C)'                     | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A:B+C'                       | 13     | 18     | 28     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x126)                      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x1cc)                 | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x1b8)                    | 16     | 10     | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x17e)                    | 16     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x1b7)                    | 16     | 10     | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x17c)                      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0xb9)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x116)                    | 16     | 10     | 26     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x1c5)                 | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x15a)                      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x147)                 | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | (PCIN+A:B+C)'                     | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x144)                      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x11b)                 | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x1e5)                    | 16     | 10     | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x1cb)                      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x15c)                 | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x137)                    | 16     | 10     | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A:B                          | 9      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2:B2+C'                     | 11     | 18     | 28     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A''*(B:0x1c3)                     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A''*(B:0x215)                | 16     | 11     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A''*(B:0x236)                   | 16     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A:B                          | 9      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x463)                      | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x443)                 | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x285)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x2b0)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x33a)                    | 16     | 11     | 27     | -      | 28     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C'+A2*(B:0x2ac)                   | 16     | 11     | 27     | -      | 27     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x34d)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x2a8)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x2e4)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x2c7)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x287)                    | 16     | 11     | 27     | -      | 28     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C'+A2*(B:0x1b9)                   | 16     | 10     | 26     | -      | 26     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x178)                      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x1d1)                 | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x1bf)                      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x16d)                 | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x205)                    | 16     | 11     | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x292)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x3ac)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x214)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x2b6)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x213)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x26b)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x2a0)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x217)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x231)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x2c1)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x20e)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x321)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x309)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x2ac)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x230)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0xfa)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x1cc)                 | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x18e)                      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x186)                 | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x193)                      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x167)                 | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x16c)                      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x1d7)                 | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x15f)                      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x193)                 | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x31d)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x2de)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A''*(B:0x364)                     | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A''*(B:0x224)                | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A''*(B:0x257)                | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x1e8)                      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x16f)                 | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x14d)                      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2:B2+C'                     | 8      | 18     | 26     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x211)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x207)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x2f0)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x2be)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x285)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x278)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x2f9)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x288)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x250)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x253)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x228)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x24a)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x218)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | (C:0x1000)+A2*(B:0x2c9)           | 16     | 11     | 13     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A:B                          | 8      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x228)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x31f)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | (PCIN+A:B+C)'                     | 9      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x32f)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x2a7)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | C+A2*(B:0x238)                    | 16     | 11     | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x282)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x277)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x2b9)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x2ec)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x2c6)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x253)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | A2*(B:0x20e)                      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0         | PCIN+A2*(B:0x308)                 | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s     | A*B''                             | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s     | A*B''                             | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s     | A*B''                             | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s     | A*B''                             | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s     | A*B2                              | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ff26)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ff5b)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x117)                       | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x124)                       | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x1b1)                       | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3fe98)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3fed5)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ff96)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ff8c)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x8d)                        | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ffcb)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ffca)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0xd0)                        | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0xf1)                        | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3fddc)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x116)                       | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x148)                       | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x85)                        | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0xa1)                        | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ffa7)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ff8d)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ff85)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ffd7)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x91)                        | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0xb7)                        | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3fed9)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3fe8f)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x10c)                       | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ff31)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x166)                       | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3fdf4)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3fccc)                     | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x272)                       | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3feca)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x232)                       | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A2*(B:0x194)                      | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A2*(B:0x12c)                      | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0xd4)                        | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0xe8)                        | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ff24)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ffcd)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ffeb)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x26)                        | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ffcb)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3fad3)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x907)                       | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3faab)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3f831)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A2*(B:0x173)                      | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A2*(B:0x1c9)                      | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ff7a)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ff42)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x115)                       | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ffba)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ffaa)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ffb3)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ff7d)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0xbe)                        | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ffe5)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x79)                        | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x6e)                        | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x66)                        | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x2b5)                       | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3fed3)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3fa28)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3fbbb)                     | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A2*(B:0x3ff0c)                    | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ff6a)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0xfb)                        | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0xfb)                        | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ffea)                     | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x2d)                        | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ffd6)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ffcb)                     | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x4c)                        | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x6f)                        | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0xe9)                        | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ffa7)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ff9c)                     | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ff7a)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ff65)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3ff58)                     | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s       | A*(B:0x3fee3)                     | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------------------------------------------------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:31 ; elapsed = 00:02:40 . Memory (MB): peak = 4557.410 ; gain = 2418.641 ; free physical = 709054 ; free virtual = 812281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name              | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|layer17_out_V_data_2_V_U | mem_reg                          | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|layer4_out_V_data_2_V_U  | mem_reg                          | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|layer4_out_V_data_1_V_U  | mem_reg                          | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|layer4_out_V_data_0_V_U  | mem_reg                          | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|layer2_out_V_data_2_V_U  | mem_reg                          | 3 K x 40(READ_FIRST)   | W |   | 3 K x 40(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 4,1             | 
|layer2_out_V_data_0_V_U  | mem_reg                          | 3 K x 40(READ_FIRST)   | W |   | 3 K x 40(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 4,1             | 
|layer2_out_V_data_1_V_U  | mem_reg                          | 3 K x 40(READ_FIRST)   | W |   | 3 K x 40(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 4,1             | 
|myhls                    | layer16_out_V_data_0_V_U/mem_reg | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|myhls                    | layer17_out_V_data_0_V_U/mem_reg | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|myhls                    | layer17_out_V_data_1_V_U/mem_reg | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|myhls                    | layer5_out_V_data_0_V_U/mem_reg  | 3 K x 41(READ_FIRST)   | W |   | 3 K x 41(WRITE_FIRST)  |   | R | Port A and B     | 0      | 5      | 4,1             | 
|myhls                    | layer7_out_V_data_0_V_U/mem_reg  | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|myhls                    | layer8_out_V_data_0_V_U/mem_reg  | 196 x 16(READ_FIRST)   | W |   | 196 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_5_1/layer16_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_1/layer16_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_1/layer17_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_1/layer17_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_1/layer17_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_1/layer17_out_V_data_1_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_1/layer5_out_V_data_0_V_U/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_1/layer5_out_V_data_0_V_U/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_1/layer7_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_1/layer7_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_1/layer8_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer17_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer17_out_V_data_2_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer4_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer4_out_V_data_2_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer4_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer4_out_V_data_1_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer4_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer4_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer2_out_V_data_2_V_U/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer2_out_V_data_2_V_U/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer2_out_V_data_0_V_U/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer2_out_V_data_0_V_U/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer2_out_V_data_1_V_U/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer2_out_V_data_1_V_U/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/invert_table4_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_invert_tKfY_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:47 ; elapsed = 00:02:57 . Memory (MB): peak = 4565.414 ; gain = 2426.645 ; free physical = 701590 ; free virtual = 804844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance layer17_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer17_out_V_data_2_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer4_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer4_out_V_data_2_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer4_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer4_out_V_data_1_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer4_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer4_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_2_V_U/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_2_V_U/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_0_V_U/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_0_V_U/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_1_V_U/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_1_V_U/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer16_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer16_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer17_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer17_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer17_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer17_out_V_data_1_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_0_V_U/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_0_V_U/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer7_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer7_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer8_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/invert_table4_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_invert_tKfY_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:29 ; elapsed = 00:03:46 . Memory (MB): peak = 4734.031 ; gain = 2595.262 ; free physical = 667304 ; free virtual = 770766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:29 ; elapsed = 00:03:46 . Memory (MB): peak = 4734.031 ; gain = 2595.262 ; free physical = 665687 ; free virtual = 769149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:43 ; elapsed = 00:04:01 . Memory (MB): peak = 4734.031 ; gain = 2595.262 ; free physical = 670209 ; free virtual = 773671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:44 ; elapsed = 00:04:01 . Memory (MB): peak = 4734.031 ; gain = 2595.262 ; free physical = 669781 ; free virtual = 773243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:45 ; elapsed = 00:04:03 . Memory (MB): peak = 4734.031 ; gain = 2595.262 ; free physical = 669032 ; free virtual = 772494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:47 ; elapsed = 00:04:04 . Memory (MB): peak = 4734.031 ; gain = 2595.262 ; free physical = 668170 ; free virtual = 771633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                                                                                                                                                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0_fu_576/data_110_V_read_int_reg_reg[15]                                                                                                         | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0_fu_576/data_136_V_read_int_reg_reg[15]                                                                                                         | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0_fu_576/data_137_V_read_int_reg_reg[15]                                                                                                         | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0_fu_576/data_217_V_read_int_reg_reg[15]                                                                                                         | 3      | 16    | NO           | NO                 | NO                | 16     | 0       | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0_fu_576/data_216_V_read_int_reg_reg[15]                                                                                                         | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0_fu_576/add_ln703_4190_reg_162648_pp0_iter2_reg_reg[3]                                                                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0_fu_576/data_189_V_read_int_reg_reg[15]                                                                                                         | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0_fu_576/add_ln703_4045_fu_160417_p2[-1111111105]                                                                                                | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/and_ln284_2_reg_5837_pp0_iter5_reg_reg[0]                                                                                                                                                                        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_823/line_buffer_Array_V_1_0_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15] | 64     | 16    | NO           | NO                 | NO                | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_823/line_buffer_Array_V_1_1_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15] | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_823/line_buffer_Array_V_1_2_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15] | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_823/line_buffer_Array_V_1_3_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15] | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_823/line_buffer_Array_V_1_4_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15] | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_823/line_buffer_Array_V_1_5_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15] | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_823/line_buffer_Array_V_1_6_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15] | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_823/line_buffer_Array_V_1_7_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15] | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_823/line_buffer_Array_V_1_0_1_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15] | 64     | 16    | NO           | NO                 | NO                | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_823/line_buffer_Array_V_1_1_1_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15] | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_823/line_buffer_Array_V_1_2_1_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15] | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_823/line_buffer_Array_V_1_3_1_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15] | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_823/line_buffer_Array_V_1_4_1_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15] | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_823/line_buffer_Array_V_1_5_1_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15] | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_823/line_buffer_Array_V_1_6_1_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15] | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_823/line_buffer_Array_V_1_7_1_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15] | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_823/line_buffer_Array_V_1_0_2_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15] | 64     | 16    | NO           | NO                 | NO                | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_823/line_buffer_Array_V_1_1_2_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15] | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_823/line_buffer_Array_V_1_2_2_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15] | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_823/line_buffer_Array_V_1_3_2_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15] | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_823/line_buffer_Array_V_1_4_2_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15] | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_823/line_buffer_Array_V_1_5_2_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15] | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_823/line_buffer_Array_V_1_6_2_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15] | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_823/line_buffer_Array_V_1_7_2_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15] | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/icmp_ln84_reg_1131_pp0_iter6_reg_reg[0]                                                                                                                                                                                                                                                            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/and_ln284_4_reg_2158_pp0_iter4_reg_reg[0]                                                                                                                                                                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_359/line_buffer_Array_V_0_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15]     | 64     | 16    | NO           | NO                 | NO                | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_359/line_buffer_Array_V_1325_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15]  | 64     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_359/line_buffer_Array_V_2326_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15]  | 64     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_359/line_buffer_Array_V_3_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15]     | 64     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_359/line_buffer_Array_V_4_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15]     | 64     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_359/line_buffer_Array_V_5_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15]     | 64     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_359/line_buffer_Array_V_6_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15]     | 64     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_359/line_buffer_Array_V_7_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[63][15]     | 64     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/icmp_ln84_reg_475_pp0_iter6_reg_reg[0]                                                                                                                                                                                                                                                              | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_U0/line_buffer_Array_V_2_0_0_U/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s_line_buffer_Array_Hfu_core_U/ShiftRegMem_reg[55][15]                                                                                                                                                                   | 53     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_U0/line_buffer_Array_V_2_1_0_U/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s_line_buffer_Array_Hfu_core_U/ShiftRegMem_reg[55][15]                                                                                                                                                                   | 53     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_U0/line_buffer_Array_V_2_2_0_U/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s_line_buffer_Array_Hfu_core_U/ShiftRegMem_reg[55][15]                                                                                                                                                                   | 53     | 16    | NO           | NO                 | YES               | 0      | 32      | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name            | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | ShiftRegMem_reg[63] | 16     | 16         | 0      | 32      | 16     | 0      | 0      | 
|dsrl__1     | ShiftRegMem_reg[55] | 16     | 16         | 0      | 32      | 16     | 0      | 0      | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          | 11536|
|3     |DSP48E2         |  2080|
|4     |DSP_ALU         |  1517|
|5     |DSP_A_B_DATA    |  1517|
|6     |DSP_C_DATA      |  1517|
|7     |DSP_MULTIPLIER  |  1517|
|8     |DSP_M_DATA      |  1517|
|9     |DSP_OUTPUT      |  1517|
|10    |DSP_PREADD      |  1517|
|11    |DSP_PREADD_DATA |  1517|
|12    |LUT1            |  4912|
|13    |LUT2            | 53375|
|14    |LUT3            | 23327|
|15    |LUT4            | 18149|
|16    |LUT5            |  4129|
|17    |LUT6            |  5555|
|18    |RAMB18E2        |     8|
|19    |RAMB36E2        |    33|
|20    |SRL16E          |   117|
|21    |SRLC32E         |  1120|
|22    |FDRE            | 54668|
|23    |FDSE            |   530|
|24    |IBUF            |    25|
|25    |OBUF            |    89|
+------+----------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|      |Instance                                                                                          |Module                                                                                                                                                                                                                                                                         |Cells  |
+------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|1     |top                                                                                               |                                                                                                                                                                                                                                                                               | 191790|
|2     |  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0                           |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_s                                                                                                                                                                                                           |  11300|
|3     |    grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283             |compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s                                                                                                                                                                                                         |  11258|
|4     |      grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274                 |dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0                                                                                                                                                                                                               |   6406|
|5     |        mul_ln1118_3266_fu_1362_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__143   |      8|
|6     |        add_ln703_4324_fu_213354_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__14    |      8|
|7     |        add_ln703_4325_reg_215330_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4350_reg_215360_reg_funnel__3   |      8|
|8     |        mul_ln1118_3220_fu_1269_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__164   |      8|
|9     |        add_ln703_4270_fu_213080_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4365_reg_215385_reg_funnel__4   |      8|
|10    |        mul_ln1118_3228_fu_1303_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__44    |      8|
|11    |        add_ln703_4273_fu_213096_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__103   |      8|
|12    |        mul_ln1118_3222_fu_1328_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__168   |      8|
|13    |        add_ln703_4272_fu_213086_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__127   |      8|
|14    |        mul_ln1118_3214_fu_1348_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__137   |      8|
|15    |        add_ln703_4258_fu_212994_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4350_reg_215360_reg_funnel__1   |      8|
|16    |        add_ln703_fu_212936_p2                                                                    |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4428_fu_213922_p2_funnel__6     |      8|
|17    |        add_ln703_4254_fu_212962_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4428_fu_213922_p2_funnel__3     |      8|
|18    |        mul_ln1118_3238_fu_1203_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__21    |      8|
|19    |        add_ln703_4283_reg_215265_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4365_reg_215385_reg_funnel__6   |      8|
|20    |        mul_ln1118_3250_fu_1252_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__142   |      8|
|21    |        add_ln703_4286_fu_213160_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__32    |      8|
|22    |        mul_ln1118_3244_fu_1320_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__108   |      8|
|23    |        add_ln703_4285_fu_213150_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__52    |      8|
|24    |        mul_ln1118_3283_fu_1236_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__169   |      8|
|25    |        add_ln703_4331_fu_213402_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__84    |      8|
|26    |        mul_ln1118_3280_fu_1169_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__56    |      8|
|27    |        add_ln703_4330_fu_213392_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__98    |      8|
|28    |        mul_ln1118_3277_fu_1231_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__102   |      8|
|29    |        add_ln703_4328_fu_213376_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__85    |      8|
|30    |        add_ln703_4328_fu_213376_p2__0                                                            |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__107   |      8|
|31    |        mul_ln1118_3257_fu_1255_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__115   |      8|
|32    |        add_ln703_4322_fu_213348_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4365_reg_215385_reg_funnel__9   |      8|
|33    |        mul_ln1118_3294_fu_1283_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__37    |      8|
|34    |        add_ln703_4344_fu_213466_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__106   |      8|
|35    |        add_ln703_4345_reg_215350_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4350_reg_215360_reg_funnel__6   |      8|
|36    |        mul_ln1118_3311_fu_1336_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__110   |      8|
|37    |        add_ln703_4349_fu_213498_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__152   |      8|
|38    |        add_ln703_4350_reg_215360_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4350_reg_215360_reg_funnel      |      8|
|39    |        mul_ln1118_3303_fu_1272_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__10    |      8|
|40    |        add_ln703_4347_fu_213482_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__64    |      8|
|41    |        add_ln703_4348_reg_215355_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4350_reg_215360_reg_funnel__16  |      8|
|42    |        mul_ln1118_3344_fu_1312_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__63    |      8|
|43    |        add_ln703_4360_fu_213562_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__101   |      8|
|44    |        add_ln703_4361_reg_215380_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4350_reg_215360_reg_funnel__15  |      8|
|45    |        mul_ln1118_3335_fu_1151_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__139   |      8|
|46    |        add_ln703_4358_fu_213546_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__105   |      8|
|47    |        add_ln703_4359_reg_215375_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4350_reg_215360_reg_funnel__11  |      8|
|48    |        mul_ln1118_3328_fu_1267_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__4     |      8|
|49    |        add_ln703_4355_fu_213530_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__39    |      8|
|50    |        add_ln703_4356_reg_215370_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4350_reg_215360_reg_funnel__14  |      8|
|51    |        mul_ln1118_3319_fu_1174_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__70    |      8|
|52    |        add_ln703_4353_fu_213514_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__93    |      8|
|53    |        add_ln703_4354_reg_215365_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4350_reg_215360_reg_funnel__2   |      8|
|54    |        mul_ln1118_3286_reg_209703_reg                                                            |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4350_reg_215360_reg_funnel__24  |      8|
|55    |        mul_ln1118_3350_fu_1239_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__87    |      8|
|56    |        add_ln703_4394_reg_215570_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4365_reg_215385_reg_funnel__2   |      8|
|57    |        mul_ln1118_3361_fu_1245_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__48    |      8|
|58    |        add_ln703_4397_fu_213750_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__92    |      8|
|59    |        add_ln703_4396_fu_213740_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4428_fu_213922_p2_funnel__8     |      8|
|60    |        mul_ln1118_3383_fu_1350_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__112   |      8|
|61    |        add_ln703_4404_fu_213802_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__157   |      8|
|62    |        add_ln703_4403_fu_213792_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4428_fu_213922_p2_funnel__10    |      8|
|63    |        mul_ln1118_3372_fu_1137_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__6     |      8|
|64    |        add_ln703_4401_fu_213776_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__25    |      8|
|65    |        mul_ln1118_3367_fu_1289_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__3     |      8|
|66    |        add_ln703_4400_fu_213766_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__59    |      8|
|67    |        mul_ln1118_3422_fu_1332_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__122   |      8|
|68    |        add_ln703_4419_fu_213906_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__43    |      8|
|69    |        mul_ln1118_3416_fu_1317_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__116   |      8|
|70    |        add_ln703_4418_fu_213896_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__132   |      8|
|71    |        add_ln703_4416_fu_213880_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4428_fu_213922_p2_funnel__1     |      8|
|72    |        mul_ln1118_3413_fu_1202_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__74    |      8|
|73    |        add_ln703_4415_fu_213870_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__160   |      8|
|74    |        mul_ln1118_3408_fu_1281_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__100   |      8|
|75    |        add_ln703_4412_fu_213854_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__171   |      8|
|76    |        mul_ln1118_3400_fu_1181_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__162   |      8|
|77    |        add_ln703_4411_fu_213844_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__71    |      8|
|78    |        mul_ln1118_3394_fu_1352_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__27    |      8|
|79    |        add_ln703_4409_fu_213828_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__62    |      8|
|80    |        mul_ln1118_3388_fu_1166_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__150   |      8|
|81    |        add_ln703_4408_fu_213818_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__68    |      8|
|82    |        mul_ln1118_3307_fu_1207_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__78    |      8|
|83    |        add_ln703_4335_fu_213418_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__149   |      8|
|84    |        add_ln703_4336_reg_215340_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4350_reg_215360_reg_funnel__12  |      8|
|85    |        add_ln703_4342_fu_214630_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__145   |      8|
|86    |        mul_ln1118_3236_fu_1193_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__153   |      8|
|87    |        add_ln703_4308_fu_213278_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__24    |      8|
|88    |        add_ln703_4309_reg_215305_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4350_reg_215360_reg_funnel__18  |      8|
|89    |        mul_ln1118_3270_fu_1246_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__163   |      8|
|90    |        add_ln703_4307_reg_215300_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4365_reg_215385_reg_funnel__8   |      8|
|91    |        mul_ln1118_3267_fu_1241_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__114   |      8|
|92    |        add_ln703_4317_fu_213332_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel        |      8|
|93    |        add_ln703_4318_reg_215320_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4350_reg_215360_reg_funnel__19  |      8|
|94    |        mul_ln1118_3251_fu_1188_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__165   |      8|
|95    |        add_ln703_4316_reg_215315_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4365_reg_215385_reg_funnel__3   |      8|
|96    |        mul_ln1118_3242_fu_1351_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__18    |      8|
|97    |        add_ln703_4314_fu_213310_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4428_fu_213922_p2_funnel__5     |      8|
|98    |        add_ln703_4314_fu_213310_p2__0                                                            |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__35    |      8|
|99    |        mul_ln1118_3245_fu_1291_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__119   |      8|
|100   |        add_ln703_4312_fu_213294_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__91    |      8|
|101   |        mul_ln203_11_reg_209333_reg                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4350_reg_215360_reg_funnel__10  |      8|
|102   |        mul_ln1118_3258_fu_1300_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__86    |      8|
|103   |        add_ln703_4305_fu_213266_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__155   |      8|
|104   |        mul_ln1118_3226_reg_209323_reg                                                            |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4350_reg_215360_reg_funnel__7   |      8|
|105   |        mul_ln1118_3218_fu_1140_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__36    |      8|
|106   |        add_ln703_4266_fu_213058_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__148   |      8|
|107   |        mul_ln203_10_fu_1222_p2                                                                   |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__1     |      8|
|108   |        add_ln703_4261_fu_213016_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4428_fu_213922_p2_funnel__11    |      8|
|109   |        mul_ln203_8_fu_1341_p2                                                                    |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/mul_ln203_8_fu_1341_p2_funnel             |      8|
|110   |        add_ln703_4261_fu_213016_p2__0                                                            |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/acc_1_V_fu_215119_p2_funnel__2            |      8|
|111   |        mul_ln1118_3292_fu_1228_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__47    |      8|
|112   |        add_ln703_4340_fu_213450_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4428_fu_213922_p2_funnel__2     |      8|
|113   |        add_ln703_4340_fu_213450_p2__0                                                            |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__156   |      8|
|114   |        mul_ln1118_3301_fu_1234_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__159   |      8|
|115   |        add_ln703_4338_fu_213434_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__54    |      8|
|116   |        add_ln703_4342_reg_215550_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4342_reg_215550_reg_funnel      |      8|
|117   |        mul_ln1118_3423_fu_1211_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__41    |      8|
|118   |        add_ln703_4452_fu_214072_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__130   |      8|
|119   |        add_ln703_4453_reg_215490_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4350_reg_215360_reg_funnel__17  |      8|
|120   |        mul_ln1118_3401_fu_1259_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__16    |      8|
|121   |        add_ln703_4450_fu_214056_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__138   |      8|
|122   |        add_ln703_4451_fu_214066_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4350_reg_215360_reg_funnel__8   |      8|
|123   |        mul_ln1118_3392_fu_1342_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__29    |      8|
|124   |        add_ln703_4462_fu_214136_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4428_fu_213922_p2_funnel__9     |      8|
|125   |        add_ln703_4462_fu_214136_p2__0                                                            |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__83    |      8|
|126   |        add_ln703_4458_fu_214104_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4428_fu_213922_p2_funnel__4     |      8|
|127   |        add_ln703_4459_fu_214114_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4428_fu_213922_p2_funnel__13    |      8|
|128   |        add_ln703_4456_fu_214088_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__12    |      8|
|129   |        add_ln703_4460_reg_215495_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4460_reg_215495_reg_funnel      |      8|
|130   |        mul_ln1118_3342_fu_1318_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__22    |      8|
|131   |        mul_ln1118_3336_fu_1229_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__2     |      8|
|132   |        add_ln703_4446_fu_214024_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__80    |      8|
|133   |        mul_ln1118_3365_fu_1371_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__94    |      8|
|134   |        add_ln703_4447_fu_214034_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__123   |      8|
|135   |        add_ln703_4449_reg_215480_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4460_reg_215495_reg_funnel__2   |      8|
|136   |        acc_1_V_fu_215119_p2                                                                      |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/acc_1_V_fu_215119_p2_funnel               |      8|
|137   |        mul_ln1118_3353_fu_1334_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__158   |      8|
|138   |        add_ln703_4430_fu_213938_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__73    |      8|
|139   |        add_ln703_4431_fu_213948_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4350_reg_215360_reg_funnel__9   |      8|
|140   |        add_ln703_4428_fu_213922_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4428_fu_213922_p2_funnel        |      8|
|141   |        add_ln703_4429_reg_215455_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4350_reg_215360_reg_funnel__4   |      8|
|142   |        mul_ln1118_3395_fu_1345_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__109   |      8|
|143   |        mul_ln1118_3312_fu_1215_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__11    |      8|
|144   |        add_ln703_4442_fu_214008_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4428_fu_213922_p2_funnel__12    |      8|
|145   |        add_ln703_4442_fu_214008_p2__0                                                            |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__28    |      8|
|146   |        mul_ln1118_3404_fu_1326_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__61    |      8|
|147   |        add_ln703_4439_fu_213986_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__147   |      8|
|148   |        add_ln703_4443_reg_215475_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4460_reg_215495_reg_funnel__3   |      8|
|149   |        mul_ln1118_3384_fu_1214_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__126   |      8|
|150   |        add_ln703_4436_fu_213970_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__40    |      8|
|151   |        add_ln703_4437_reg_215470_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4350_reg_215360_reg_funnel__13  |      8|
|152   |        mul_ln1118_3373_fu_1154_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__117   |      8|
|153   |        add_ln703_4434_fu_213954_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__77    |      8|
|154   |        add_ln703_4435_reg_215465_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4350_reg_215360_reg_funnel__21  |      8|
|155   |        add_ln703_4438_fu_214873_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/acc_1_V_fu_215119_p2_funnel__3            |      8|
|156   |        acc_1_V_fu_215119_p2__0                                                                   |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4298_fu_213234_p2_funnel__1     |      8|
|157   |        mul_ln1118_3315_fu_1293_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__146   |      8|
|158   |        add_ln703_4425_fu_214839_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__76    |      8|
|159   |        add_ln703_4426_reg_215585_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4350_reg_215360_reg_funnel__23  |      8|
|160   |        acc_1_V_fu_215119_p2__1                                                                   |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/acc_1_V_fu_215119_p2_funnel__4            |      8|
|161   |        mul_ln1118_3407_fu_1158_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__99    |      8|
|162   |        add_ln703_4469_reg_215505_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4365_reg_215385_reg_funnel__7   |      8|
|163   |        mul_ln1118_3366_fu_1307_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__154   |      8|
|164   |        add_ln703_4471_fu_214178_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__125   |      8|
|165   |        add_ln703_4472_reg_215510_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4350_reg_215360_reg_funnel__20  |      8|
|166   |        add_ln703_4477_fu_214220_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__23    |      8|
|167   |        mul_ln1118_3379_fu_1178_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__131   |      8|
|168   |        add_ln703_4476_fu_214210_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__79    |      8|
|169   |        mul_ln1118_3374_fu_1186_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__89    |      8|
|170   |        add_ln703_4474_fu_214194_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__81    |      8|
|171   |        add_ln703_4475_reg_215515_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4350_reg_215360_reg_funnel__22  |      8|
|172   |        add_ln703_4490_fu_214300_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__57    |      8|
|173   |        mul_ln1118_3421_fu_1331_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__88    |      8|
|174   |        add_ln703_4489_fu_214290_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__46    |      8|
|175   |        mul_ln1118_3415_fu_1346_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__134   |      8|
|176   |        add_ln703_4487_fu_214274_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__30    |      8|
|177   |        add_ln703_4488_reg_215535_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4350_reg_215360_reg_funnel__5   |      8|
|178   |        mul_ln1118_3412_fu_1338_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__136   |      8|
|179   |        add_ln703_4484_fu_214258_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__166   |      8|
|180   |        mul_ln1118_3405_fu_1278_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__82    |      8|
|181   |        add_ln703_4483_fu_214248_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__69    |      8|
|182   |        mul_ln1118_3399_fu_1297_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__135   |      8|
|183   |        add_ln703_4482_fu_214242_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__17    |      8|
|184   |        add_ln703_4482_reg_215525_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4365_reg_215385_reg_funnel__5   |      8|
|185   |        mul_ln1118_3343_fu_1132_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__34    |      8|
|186   |        add_ln703_4375_fu_213646_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__96    |      8|
|187   |        mul_ln1118_3337_fu_1200_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__50    |      8|
|188   |        add_ln703_4374_fu_213636_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__5     |      8|
|189   |        mul_ln1118_3329_fu_1325_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__26    |      8|
|190   |        add_ln703_4372_fu_213620_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__151   |      8|
|191   |        mul_ln1118_3324_fu_1190_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__7     |      8|
|192   |        add_ln703_4371_fu_213610_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__33    |      8|
|193   |        mul_ln1118_3296_fu_1220_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__118   |      8|
|194   |        add_ln703_4389_fu_213724_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__13    |      8|
|195   |        mul_ln1118_3321_fu_1133_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__45    |      8|
|196   |        add_ln703_4388_fu_213714_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__65    |      8|
|197   |        mul_ln1118_3299_fu_1288_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__124   |      8|
|198   |        add_ln703_4386_fu_213698_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__38    |      8|
|199   |        mul_ln1118_3290_fu_1286_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__97    |      8|
|200   |        add_ln703_4385_fu_213688_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__104   |      8|
|201   |        mul_ln1118_3285_fu_1201_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__120   |      8|
|202   |        add_ln703_4382_fu_213672_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__67    |      8|
|203   |        mul_ln1118_3357_fu_1232_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__90    |      8|
|204   |        add_ln703_4381_fu_213662_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__170   |      8|
|205   |        mul_ln1118_3352_fu_1141_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__9     |      8|
|206   |        add_ln703_4380_fu_214732_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__111   |      8|
|207   |        add_ln703_4380_fu_214732_p2__0                                                            |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__140   |      8|
|208   |        mul_ln1118_3271_fu_1324_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__113   |      8|
|209   |        add_ln703_4299_fu_213244_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__144   |      8|
|210   |        mul_ln1118_3256_fu_1184_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__15    |      8|
|211   |        add_ln703_4298_fu_213234_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4298_fu_213234_p2_funnel        |      8|
|212   |        mul_ln1118_3274_fu_1199_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__53    |      8|
|213   |        add_ln703_4296_fu_213218_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__60    |      8|
|214   |        mul_ln1118_3265_fu_1182_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__49    |      8|
|215   |        add_ln703_4295_fu_213208_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__133   |      8|
|216   |        mul_ln1118_3227_fu_1225_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__51    |      8|
|217   |        add_ln703_4276_reg_215255_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4365_reg_215385_reg_funnel__1   |      8|
|218   |        mul_ln1118_3237_fu_1308_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__19    |      8|
|219   |        add_ln703_4279_fu_213128_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__121   |      8|
|220   |        mul_ln1118_3232_fu_1319_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__58    |      8|
|221   |        add_ln703_4278_fu_213118_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__8     |      8|
|222   |        mul_ln1118_3216_fu_1374_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__72    |      8|
|223   |        mul_ln1118_3213_fu_1163_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__66    |      8|
|224   |        add_ln703_4256_fu_212978_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__95    |      8|
|225   |        add_ln703_4253_fu_212952_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4428_fu_213922_p2_funnel__14    |      8|
|226   |        add_ln703_4256_fu_212978_p2__0                                                            |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/acc_1_V_fu_215119_p2_funnel__1            |      8|
|227   |        mul_ln1118_3221_fu_1270_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__75    |      8|
|228   |        add_ln703_4263_fu_213032_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__55    |      8|
|229   |        add_ln703_4264_reg_215235_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4460_reg_215495_reg_funnel__1   |      8|
|230   |        mul_ln1118_3243_fu_1242_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__129   |      8|
|231   |        add_ln703_4289_reg_215275_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4365_reg_215385_reg_funnel__10  |      8|
|232   |        add_ln703_4292_fu_213192_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4428_fu_213922_p2_funnel__7     |      8|
|233   |        mul_ln1118_3249_fu_1162_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__141   |      8|
|234   |        add_ln703_4291_fu_213182_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__128   |      8|
|235   |        mul_ln1118_3302_fu_1205_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__42    |      8|
|236   |        add_ln703_4365_reg_215385_reg                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4365_reg_215385_reg_funnel      |      8|
|237   |        mul_ln1118_3316_fu_1145_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__31    |      8|
|238   |        add_ln703_4368_fu_213594_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__20    |      8|
|239   |        mul_ln1118_3308_fu_1156_p2                                                                |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__167   |      8|
|240   |        add_ln703_4367_fu_213584_p2                                                               |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4317_fu_213332_p2_funnel__161   |      8|
|241   |      grp_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_359                         |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s                                                                                                                                                                                                                       |   2708|
|242   |        line_buffer_Array_V_0_0_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_150                                                                                                                                                                                           |     33|
|243   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_165                                                                                                                                                                                      |     33|
|244   |        line_buffer_Array_V_1325_0_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_151                                                                                                                                                                                           |     64|
|245   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_164                                                                                                                                                                                      |     64|
|246   |        line_buffer_Array_V_2326_0_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_152                                                                                                                                                                                           |     64|
|247   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_163                                                                                                                                                                                      |     64|
|248   |        line_buffer_Array_V_3_0_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_153                                                                                                                                                                                           |     64|
|249   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_162                                                                                                                                                                                      |     64|
|250   |        line_buffer_Array_V_4_0_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_154                                                                                                                                                                                           |     64|
|251   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_161                                                                                                                                                                                      |     64|
|252   |        line_buffer_Array_V_5_0_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_155                                                                                                                                                                                           |     64|
|253   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_160                                                                                                                                                                                      |     64|
|254   |        line_buffer_Array_V_6_0_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_156                                                                                                                                                                                           |     64|
|255   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_159                                                                                                                                                                                      |     64|
|256   |        line_buffer_Array_V_7_0_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_157                                                                                                                                                                                           |     67|
|257   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_158                                                                                                                                                                                      |     67|
|258   |  conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0                          |conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_s                                                                                                                                                                                                          |  23609|
|259   |    grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607             |compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s                                                                                                                                                                                                         |  23566|
|260   |      grp_dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0_fu_576                    |dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0                                                                                                                                                                                                                  |  10257|
|261   |        mul_ln1118_3058_reg_155759_reg                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_28_reg_38698814_reg_funnel__13                                                                                   |      8|
|262   |        mul_ln1118_3061_fu_2321_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__105                                                                                      |      8|
|263   |        mul_ln1118_fu_2346_p2                                                                     |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__158                                                                                      |      8|
|264   |        add_ln703_4014_fu_160245_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__33                                                                                    |      8|
|265   |        add_ln703_4014_fu_160245_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__45                                                                                       |      8|
|266   |        add_ln703_fu_160219_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__12                                                                                    |      8|
|267   |        add_ln703_4014_fu_160245_p2__1                                                            |add_ln703_4014_fu_160245_p2__1_funnel                                                                                                                                                                                                                                          |      8|
|268   |        mul_ln1118_3059_fu_2336_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__59                                                                                       |      8|
|269   |        add_ln703_4019_fu_160277_p2                                                               |add_ln703_4188_fu_161348_p2__0_funnel__1                                                                                                                                                                                                                                       |      8|
|270   |        add_ln703_4018_fu_160267_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__168                                                                                      |      8|
|271   |        add_ln703_4019_reg_162448_reg                                                             |add_ln703_4019_reg_162448_reg_funnel                                                                                                                                                                                                                                           |      8|
|272   |        mul_ln1118_3064_fu_2461_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__55                                                                                       |      8|
|273   |        mul_ln1118_3067_fu_2468_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__119                                                                                      |      8|
|274   |        mul_ln1118_3068_fu_2419_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__177                                                                                      |      8|
|275   |        mul_ln1118_3069_fu_2298_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__76                                                                                       |      8|
|276   |        add_ln703_4029_fu_160335_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__126                                                                                      |      8|
|277   |        add_ln703_4029_fu_160335_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__188                                                                                      |      8|
|278   |        mul_ln1118_3066_fu_2331_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__86                                                                                       |      8|
|279   |        mul_ln1118_3062_fu_2339_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__65                                                                                       |      8|
|280   |        mul_ln1118_3070_fu_2280_p2                                                                |mul_ln1118_3070_fu_2280_p2_funnel                                                                                                                                                                                                                                              |      8|
|281   |        mul_ln1118_3074_fu_2326_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__31                                                                                       |      8|
|282   |        mul_ln1118_3071_fu_2360_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__79                                                                                       |      8|
|283   |        mul_ln1118_3076_fu_2345_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__140                                                                                      |      8|
|284   |        mul_ln1118_3088_fu_2301_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__205                                                                                      |      8|
|285   |        mul_ln1118_3082_fu_2315_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__36                                                                                       |      8|
|286   |        mul_ln1118_3087_fu_2364_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__150                                                                                      |      8|
|287   |        mul_ln1118_3086_fu_2388_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__211                                                                                      |      8|
|288   |        add_ln703_4045_fu_160417_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__4                                                                                     |      8|
|289   |        add_ln703_4046_fu_160427_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__9                                                                                     |      8|
|290   |        mul_ln1118_3091_fu_2481_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__131                                                                                      |      8|
|291   |        add_ln703_4042_fu_160391_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__30                                                                                    |      8|
|292   |        mul_ln1118_3085_fu_2434_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__152                                                                                      |      8|
|293   |        mul_ln1118_3080_fu_2441_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__212                                                                                      |      8|
|294   |        mul_ln1118_3090_fu_2480_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__42                                                                                       |      8|
|295   |        add_ln703_4051_fu_160463_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__10                                                                                    |      8|
|296   |        mul_ln1118_3089_fu_2389_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__138                                                                                      |      8|
|297   |        add_ln703_4057_fu_160519_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__201                                                                                      |      8|
|298   |        mul_ln1118_3081_fu_2464_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__30                                                                                       |      8|
|299   |        mul_ln1118_3077_fu_2407_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__200                                                                                      |      8|
|300   |        add_ln703_4055_fu_160503_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__34                                                                                       |      8|
|301   |        add_ln703_4055_fu_160503_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__83                                                                                       |      8|
|302   |        mul_ln1118_3118_fu_2427_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__112                                                                                      |      8|
|303   |        add_ln703_4065_reg_162493_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1816_fu_38674881_p2_funnel__13                                                                                   |      8|
|304   |        mul_ln1118_3096_fu_2369_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__190                                                                                      |      8|
|305   |        mul_ln1118_3095_fu_2375_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__26                                                                                       |      8|
|306   |        mul_ln1118_3093_fu_2390_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__70                                                                                       |      8|
|307   |        mul_ln1118_3112_fu_2370_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__106                                                                                      |      8|
|308   |        mul_ln1118_3110_fu_2374_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__160                                                                                      |      8|
|309   |        mul_ln1118_3107_fu_2507_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__220                                                                                      |      8|
|310   |        mul_ln1118_3133_fu_2347_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__165                                                                                      |      8|
|311   |        mul_ln1118_3130_fu_2485_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__5                                                                                        |      8|
|312   |        mul_ln1118_3148_fu_2323_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__47                                                                                       |      8|
|313   |        mul_ln1118_3120_fu_2469_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__6                                                                                        |      8|
|314   |        add_ln703_4078_fu_160657_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__51                                                                                       |      8|
|315   |        add_ln703_4078_fu_160657_p2__0                                                            |add_ln703_4078_fu_160657_p2__0_funnel                                                                                                                                                                                                                                          |      8|
|316   |        mul_ln1118_3138_fu_2420_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__159                                                                                      |      8|
|317   |        add_ln703_4084_fu_160695_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__219                                                                                      |      8|
|318   |        add_ln703_4084_reg_162523_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1816_fu_38674881_p2_funnel__4                                                                                    |      8|
|319   |        mul_ln1118_3121_fu_2337_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__99                                                                                       |      8|
|320   |        add_ln703_4081_fu_160683_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__146                                                                                      |      8|
|321   |        add_ln703_4081_fu_160683_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__209                                                                                      |      8|
|322   |        add_ln703_4081_reg_162518_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1816_fu_38674881_p2_funnel__2                                                                                    |      8|
|323   |        mul_ln1118_3141_fu_2325_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__90                                                                                       |      8|
|324   |        add_ln703_4087_fu_160721_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__134                                                                                      |      8|
|325   |        add_ln703_4087_fu_160721_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__198                                                                                      |      8|
|326   |        add_ln703_4087_reg_162528_reg                                                             |add_ln703_4087_reg_162528_reg_funnel                                                                                                                                                                                                                                           |      8|
|327   |        mul_ln1118_3094_fu_2402_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__18                                                                                       |      8|
|328   |        add_ln703_4105_fu_160817_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__63                                                                                       |      8|
|329   |        add_ln703_4105_reg_162553_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1816_fu_38674881_p2_funnel__8                                                                                    |      8|
|330   |        mul_ln1118_3116_fu_2384_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__174                                                                                      |      8|
|331   |        add_ln703_4111_fu_160859_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__13                                                                                       |      8|
|332   |        add_ln703_4111_reg_162563_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1816_fu_38674881_p2_funnel__6                                                                                    |      8|
|333   |        mul_ln1118_3113_fu_2371_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__108                                                                                      |      8|
|334   |        add_ln703_4108_fu_160843_p2                                                               |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0_fu_576/add_ln703_4108_fu_160843_p2_funnel          |      8|
|335   |        add_ln703_4108_fu_160843_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__3                                                                                        |      8|
|336   |        add_ln703_4108_reg_162558_reg                                                             |add_ln703_4078_fu_160657_p2__0_funnel__1                                                                                                                                                                                                                                       |      8|
|337   |        mul_ln1118_3124_fu_2398_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__104                                                                                      |      8|
|338   |        add_ln703_4114_fu_160885_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__156                                                                                      |      8|
|339   |        add_ln703_4114_fu_160885_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__217                                                                                      |      8|
|340   |        add_ln703_4114_reg_162568_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1816_fu_38674881_p2_funnel__3                                                                                    |      8|
|341   |        mul_ln1118_3159_fu_2505_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__97                                                                                       |      8|
|342   |        add_ln703_4092_fu_160733_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__144                                                                                      |      8|
|343   |        add_ln703_4092_reg_162533_reg                                                             |add_ln703_4078_fu_160657_p2__0_funnel__2                                                                                                                                                                                                                                       |      8|
|344   |        mul_ln1118_3132_fu_2432_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__33                                                                                       |      8|
|345   |        mul_ln1118_3115_fu_2312_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__14                                                                                       |      8|
|346   |        mul_ln1118_3114_fu_2433_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__56                                                                                       |      8|
|347   |        mul_ln1118_3106_fu_2495_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__109                                                                                      |      8|
|348   |        add_ln703_4093_fu_160739_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__24                                                                                    |      8|
|349   |        mul_ln1118_3156_fu_2361_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__124                                                                                      |      8|
|350   |        mul_ln1118_3153_fu_2496_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__182                                                                                      |      8|
|351   |        mul_ln1118_3165_fu_2472_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__22                                                                                       |      8|
|352   |        mul_ln1118_3162_fu_2400_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__69                                                                                       |      8|
|353   |        mul_ln1118_3157_fu_2373_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__139                                                                                      |      8|
|354   |        add_ln703_4125_fu_160929_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__204                                                                                      |      8|
|355   |        mul_ln1118_3097_fu_2334_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__43                                                                                       |      8|
|356   |        add_ln703_4128_reg_162588_reg                                                             |add_ln703_4128_reg_162588_reg_funnel                                                                                                                                                                                                                                           |      8|
|357   |        mul_ln1118_3143_fu_2471_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__142                                                                                      |      8|
|358   |        add_ln703_4120_fu_160897_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__203                                                                                      |      8|
|359   |        mul_ln1118_3144_fu_2410_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__19                                                                                       |      8|
|360   |        add_ln703_4122_fu_160913_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__66                                                                                       |      8|
|361   |        add_ln703_4122_reg_162578_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1816_fu_38674881_p2_funnel__9                                                                                    |      8|
|362   |        mul_ln1118_3126_fu_2273_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__169                                                                                      |      8|
|363   |        mul_ln1118_3111_fu_2491_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__9                                                                                        |      8|
|364   |        mul_ln1118_3151_fu_2387_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__171                                                                                      |      8|
|365   |        mul_ln1118_3135_fu_2494_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__71                                                                                       |      8|
|366   |        add_ln703_4142_fu_161054_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__117                                                                                      |      8|
|367   |        add_ln703_4142_fu_161054_p2__0                                                            |\conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_41_22_5_3_0_1u_config5_s_fu_607/grp_dense_latency_ap_ufixed_ap_fixed_41_22_5_3_0_config5_mult_0_0_fu_576/add_ln703_4108_fu_160843_p2_funnel__1       |      8|
|368   |        add_ln703_4142_fu_161054_p2__1                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__17                                                                                       |      8|
|369   |        add_ln703_4142_fu_161054_p2__2                                                            |add_ln703_4142_fu_161054_p2__2_funnel                                                                                                                                                                                                                                          |      8|
|370   |        add_ln703_4142_reg_162603_reg                                                             |add_ln703_4142_reg_162603_reg_funnel                                                                                                                                                                                                                                           |      8|
|371   |        mul_ln1118_3145_fu_2483_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__82                                                                                       |      8|
|372   |        add_ln703_4146_fu_161070_p2                                                               |add_ln703_4146_fu_161070_p2_funnel                                                                                                                                                                                                                                             |      8|
|373   |        mul_ln1118_3100_fu_2287_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__179                                                                                      |      8|
|374   |        mul_ln1118_3150_fu_2508_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__16                                                                                       |      8|
|375   |        mul_ln1118_3131_fu_2418_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__61                                                                                       |      8|
|376   |        mul_ln1118_3158_fu_2302_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__196                                                                                      |      8|
|377   |        mul_ln1118_3109_fu_2479_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__218                                                                                      |      8|
|378   |        add_ln703_4155_fu_161138_p2                                                               |add_ln703_4155_fu_161138_p2_funnel                                                                                                                                                                                                                                             |      8|
|379   |        mul_ln1118_3119_fu_2274_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__74                                                                                       |      8|
|380   |        add_ln703_4158_fu_161144_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__17                                                                                    |      8|
|381   |        add_ln703_4159_fu_161154_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__187                                                                                      |      8|
|382   |        mul_ln1118_3182_fu_2359_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__148                                                                                      |      8|
|383   |        mul_ln1118_3176_fu_2311_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__136                                                                                      |      8|
|384   |        mul_ln1118_3168_fu_2401_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__170                                                                                      |      8|
|385   |        add_ln703_4179_fu_161290_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__8                                                                                        |      8|
|386   |        add_ln703_4179_reg_162643_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1816_fu_38674881_p2_funnel__5                                                                                    |      8|
|387   |        mul_ln1118_3175_fu_2475_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__58                                                                                       |      8|
|388   |        add_ln703_4184_fu_161312_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__111                                                                                      |      8|
|389   |        add_ln703_4184_fu_161312_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__167                                                                                      |      8|
|390   |        mul_ln1118_3172_fu_2509_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__7                                                                                        |      8|
|391   |        add_ln703_4190_fu_161364_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__54                                                                                       |      8|
|392   |        add_ln703_4190_fu_161364_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__107                                                                                      |      8|
|393   |        mul_ln1118_3189_fu_2300_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__163                                                                                      |      8|
|394   |        add_ln703_4188_fu_161348_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__221                                                                                      |      8|
|395   |        add_ln703_4188_fu_161348_p2__0                                                            |add_ln703_4188_fu_161348_p2__0_funnel                                                                                                                                                                                                                                          |      8|
|396   |        mul_ln1118_3177_fu_2372_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__20                                                                                       |      8|
|397   |        mul_ln1118_3181_fu_2304_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__67                                                                                       |      8|
|398   |        add_ln703_4192_fu_161370_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__15                                                                                    |      8|
|399   |        mul_ln1118_3194_fu_2338_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__120                                                                                      |      8|
|400   |        mul_ln1118_3193_fu_2276_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__181                                                                                      |      8|
|401   |        mul_ln1118_3209_fu_2413_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__21                                                                                       |      8|
|402   |        mul_ln1118_3205_fu_2319_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__68                                                                                       |      8|
|403   |        mul_ln1118_3197_fu_2357_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__114                                                                                      |      8|
|404   |        mul_ln1118_3171_fu_2275_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__95                                                                                       |      8|
|405   |        add_ln703_4204_fu_161460_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__141                                                                                      |      8|
|406   |        mul_ln1118_3173_fu_2399_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__202                                                                                      |      8|
|407   |        add_ln703_4203_fu_161450_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__37                                                                                       |      8|
|408   |        add_ln703_4203_fu_161450_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__85                                                                                       |      8|
|409   |        mul_ln1118_3185_fu_2277_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__1                                                                                        |      8|
|410   |        add_ln703_4208_fu_161492_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__49                                                                                       |      8|
|411   |        add_ln703_4208_fu_161492_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__103                                                                                      |      8|
|412   |        add_ln703_4208_fu_161492_p2__1                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__155                                                                                      |      8|
|413   |        add_ln703_4208_reg_162668_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1816_fu_38674881_p2_funnel__17                                                                                   |      8|
|414   |        mul_ln1118_3202_fu_2376_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__192                                                                                      |      8|
|415   |        mul_ln1118_3192_fu_2458_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__28                                                                                       |      8|
|416   |        add_ln703_4212_fu_161498_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__7                                                                                     |      8|
|417   |        mul_ln1118_3204_fu_2377_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__194                                                                                      |      8|
|418   |        mul_ln1118_3179_fu_2294_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__132                                                                                      |      8|
|419   |        add_ln703_4218_fu_161546_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__197                                                                                      |      8|
|420   |        mul_ln1118_3190_fu_2459_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__147                                                                                      |      8|
|421   |        add_ln703_4221_fu_161562_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__210                                                                                      |      8|
|422   |        mul_ln1118_3188_fu_2367_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__29                                                                                       |      8|
|423   |        mul_ln1118_3203_fu_2444_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__113                                                                                      |      8|
|424   |        mul_ln1118_3191_fu_2453_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__175                                                                                      |      8|
|425   |        add_ln703_4227_fu_161614_p2                                                               |add_ln703_4155_fu_161138_p2_funnel__1                                                                                                                                                                                                                                          |      8|
|426   |        mul_ln1118_3201_fu_2314_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__172                                                                                      |      8|
|427   |        add_ln703_4234_fu_161656_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__12                                                                                       |      8|
|428   |        add_ln703_4235_fu_161666_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__5                                                                                     |      8|
|429   |      grp_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s_fu_823                        |shift_line_buffer_array_ap_ufixed_16_6_4_0_0_3u_config5_s                                                                                                                                                                                                                      |   8004|
|430   |        line_buffer_Array_V_1_0_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb                                                                                                                                                                                               |     32|
|431   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_149                                                                                                                                                                                      |     32|
|432   |        line_buffer_Array_V_1_0_1_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_104                                                                                                                                                                                           |     32|
|433   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_148                                                                                                                                                                                      |     32|
|434   |        line_buffer_Array_V_1_0_2_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_105                                                                                                                                                                                           |     34|
|435   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_147                                                                                                                                                                                      |     34|
|436   |        line_buffer_Array_V_1_1_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_106                                                                                                                                                                                           |     64|
|437   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_146                                                                                                                                                                                      |     64|
|438   |        line_buffer_Array_V_1_1_1_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_107                                                                                                                                                                                           |     64|
|439   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_145                                                                                                                                                                                      |     64|
|440   |        line_buffer_Array_V_1_1_2_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_108                                                                                                                                                                                           |     64|
|441   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_144                                                                                                                                                                                      |     64|
|442   |        line_buffer_Array_V_1_2_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_109                                                                                                                                                                                           |     64|
|443   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_143                                                                                                                                                                                      |     64|
|444   |        line_buffer_Array_V_1_2_1_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_110                                                                                                                                                                                           |     64|
|445   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_142                                                                                                                                                                                      |     64|
|446   |        line_buffer_Array_V_1_2_2_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_111                                                                                                                                                                                           |     64|
|447   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_141                                                                                                                                                                                      |     64|
|448   |        line_buffer_Array_V_1_3_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_112                                                                                                                                                                                           |     64|
|449   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_140                                                                                                                                                                                      |     64|
|450   |        line_buffer_Array_V_1_3_1_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_113                                                                                                                                                                                           |     64|
|451   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_139                                                                                                                                                                                      |     64|
|452   |        line_buffer_Array_V_1_3_2_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_114                                                                                                                                                                                           |     64|
|453   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_138                                                                                                                                                                                      |     64|
|454   |        line_buffer_Array_V_1_4_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_115                                                                                                                                                                                           |     64|
|455   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_137                                                                                                                                                                                      |     64|
|456   |        line_buffer_Array_V_1_4_1_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_116                                                                                                                                                                                           |     64|
|457   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_136                                                                                                                                                                                      |     64|
|458   |        line_buffer_Array_V_1_4_2_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_117                                                                                                                                                                                           |     64|
|459   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_135                                                                                                                                                                                      |     64|
|460   |        line_buffer_Array_V_1_5_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_118                                                                                                                                                                                           |     64|
|461   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_134                                                                                                                                                                                      |     64|
|462   |        line_buffer_Array_V_1_5_1_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_119                                                                                                                                                                                           |     64|
|463   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_133                                                                                                                                                                                      |     64|
|464   |        line_buffer_Array_V_1_5_2_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_120                                                                                                                                                                                           |     64|
|465   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_132                                                                                                                                                                                      |     64|
|466   |        line_buffer_Array_V_1_6_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_121                                                                                                                                                                                           |     64|
|467   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_131                                                                                                                                                                                      |     64|
|468   |        line_buffer_Array_V_1_6_1_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_122                                                                                                                                                                                           |     64|
|469   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_130                                                                                                                                                                                      |     64|
|470   |        line_buffer_Array_V_1_6_2_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_123                                                                                                                                                                                           |     64|
|471   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_129                                                                                                                                                                                      |     64|
|472   |        line_buffer_Array_V_1_7_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_124                                                                                                                                                                                           |     64|
|473   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_128                                                                                                                                                                                      |     64|
|474   |        line_buffer_Array_V_1_7_1_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_125                                                                                                                                                                                           |     64|
|475   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_127                                                                                                                                                                                      |     64|
|476   |        line_buffer_Array_V_1_7_2_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_126                                                                                                                                                                                           |     65|
|477   |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core                                                                                                                                                                                          |     65|
|478   |  dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0                             |dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_s                                                                                                                                                                                                             | 139481|
|479   |    grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592                |dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s                                                                                                                                                                                                             | 135346|
|480   |      mul_ln1118_1074_reg_2324401_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1099_reg_38701248_reg_funnel__4                                                                                  |      8|
|481   |      mul_ln1118_929_fu_6873_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__231                                                                                     |      8|
|482   |      add_ln703_1987_reg_38702153_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1239_reg_38701388_reg_funnel__1                                                                                  |      8|
|483   |      mul_ln1118_2576_fu_7180_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__132                                                                                     |      8|
|484   |      mul_ln1118_2590_fu_6253_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__29                                                                                      |      8|
|485   |      mul_ln1118_2358_fu_5143_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__104                                                                                     |      8|
|486   |      mul_ln1118_1464_fu_3863_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__169                                                                                     |      8|
|487   |      mul_ln1118_1477_fu_3733_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__18                                                                                      |      8|
|488   |      add_ln703_3874_fu_38687796_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1387_fu_38672196_p2_funnel__17                                                                                   |      8|
|489   |      add_ln703_3874_fu_38687796_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__94                                                                                      |      8|
|490   |      add_ln703_3874_fu_38687796_p2__1                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__237                                                                                     |      8|
|491   |      add_ln703_3874_reg_38704233_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1096_reg_38701243_reg_funnel__13                                                                                 |      8|
|492   |      mul_ln1118_1192_fu_3832_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__154                                                                                     |      8|
|493   |      add_ln703_3870_fu_38687764_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__124                                                                                     |      8|
|494   |      mul_ln1118_1099_fu_5032_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__199                                                                                     |      8|
|495   |      add_ln703_3868_fu_38687744_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_3841_fu_38687582_p2_funnel__1                                                                                    |      8|
|496   |      mul_ln1118_1673_fu_4776_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__95                                                                                      |      8|
|497   |      mul_ln1118_1899_fu_5386_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__235                                                                                     |      8|
|498   |      mul_ln1118_2598_fu_6943_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__155                                                                                     |      8|
|499   |      add_ln703_3861_fu_38687692_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__44                                                                                      |      8|
|500   |      mul_ln1118_1419_fu_6238_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__184                                                                                     |      8|
|501   |      mul_ln1118_1527_fu_7041_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__9                                                                                       |      8|
|502   |      mul_ln1118_2545_fu_5873_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__28                                                                                      |      8|
|503   |      add_ln703_3495_fu_38685331_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__22                                                                                      |      8|
|504   |      add_ln703_3495_fu_38685331_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__56                                                                                      |      8|
|505   |      mul_ln1118_1063_fu_4599_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__170                                                                                     |      8|
|506   |      add_ln703_1104_fu_38670587_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1104_fu_38670587_p2_funnel                                                                                       |      8|
|507   |      add_ln703_1105_reg_38701258_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1099_reg_38701248_reg_funnel__7                                                                                  |      8|
|508   |      mul_ln1118_1352_fu_5284_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__65                                                                                      |      8|
|509   |      mul_ln1118_1233_fu_3990_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__13                                                                                      |      8|
|510   |      mul_ln1118_1302_fu_7540_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__135                                                                                     |      8|
|511   |      mul_ln1118_1320_fu_6429_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__227                                                                                     |      8|
|512   |      add_ln703_2063_fu_38676421_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1387_fu_38672196_p2_funnel__3                                                                                    |      8|
|513   |      add_ln703_2063_fu_38676421_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__23                                                                                      |      8|
|514   |      add_ln703_2063_fu_38676421_p2__1                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__150                                                                                     |      8|
|515   |      add_ln703_2063_reg_38702213_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1096_reg_38701243_reg_funnel__9                                                                                  |      8|
|516   |      mul_ln1118_2296_fu_6767_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__27                                                                                      |      8|
|517   |      add_ln703_2059_fu_38676389_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__211                                                                                     |      8|
|518   |      add_ln703_2059_fu_38676389_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__32                                                                                      |      8|
|519   |      add_ln703_2059_reg_38702208_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1096_reg_38701243_reg_funnel__16                                                                                 |      8|
|520   |      mul_ln1118_1658_fu_7215_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__159                                                                                     |      8|
|521   |      add_ln703_3813_fu_38687386_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__76                                                                                      |      8|
|522   |      mul_ln1118_1449_fu_5264_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__219                                                                                     |      8|
|523   |      add_ln703_3812_fu_38687376_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1387_fu_38672196_p2_funnel__2                                                                                    |      8|
|524   |      mul_ln1118_1004_fu_4677_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__214                                                                                     |      8|
|525   |      add_ln703_3837_fu_38687554_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__72                                                                                      |      8|
|526   |      mul_ln1118_2768_fu_5477_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__164                                                                                     |      8|
|527   |      mul_ln1118_1033_fu_5545_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__220                                                                                     |      8|
|528   |      mul_ln1118_1130_fu_6157_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__81                                                                                      |      8|
|529   |      mul_ln1118_1797_fu_4637_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__38                                                                                      |      8|
|530   |      mul_ln1118_1903_fu_5390_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__82                                                                                      |      8|
|531   |      mul_ln1118_1505_fu_7451_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__58                                                                                      |      8|
|532   |      mul_ln1118_1524_fu_6036_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__96                                                                                      |      8|
|533   |      mul_ln1118_1851_fu_5204_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__151                                                                                     |      8|
|534   |      mul_ln1118_2269_fu_7191_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__190                                                                                     |      8|
|535   |      mul_ln1118_1730_fu_4278_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__120                                                                                     |      8|
|536   |      mul_ln1118_2104_fu_7561_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__110                                                                                     |      8|
|537   |      mul_ln1118_2140_fu_5500_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__197                                                                                     |      8|
|538   |      mul_ln1118_1435_fu_4673_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__89                                                                                      |      8|
|539   |      mul_ln1118_1572_fu_4310_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__11                                                                                      |      8|
|540   |      mul_ln1118_1254_fu_7069_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__41                                                                                      |      8|
|541   |      add_ln703_1360_fu_38672038_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1387_fu_38672196_p2_funnel__16                                                                                   |      8|
|542   |      mul_ln1118_1392_fu_5096_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__50                                                                                      |      8|
|543   |      add_ln703_1359_fu_38672032_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__100                                                                                     |      8|
|544   |      add_ln703_1359_reg_38701478_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1096_reg_38701243_reg_funnel__15                                                                                 |      8|
|545   |      mul_ln1118_950_fu_4171_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__160                                                                                     |      8|
|546   |      add_ln703_1034_fu_38642804_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__7                                                                                       |      8|
|547   |      mul_ln1118_1043_fu_3712_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__42                                                                                      |      8|
|548   |      add_ln703_3592_fu_38685906_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1387_fu_38672196_p2_funnel__5                                                                                    |      8|
|549   |      mul_ln1118_1204_fu_5309_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__20                                                                                      |      8|
|550   |      mul_ln1118_1034_fu_5916_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__118                                                                                     |      8|
|551   |      mul_ln1118_959_fu_4542_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__204                                                                                     |      8|
|552   |      add_ln703_1116_fu_38670645_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1387_fu_38672196_p2_funnel__1                                                                                    |      8|
|553   |      mul_ln1118_1067_fu_7525_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__149                                                                                     |      8|
|554   |      mul_ln1118_964_fu_5968_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__1                                                                                       |      8|
|555   |      mul_ln1118_1773_fu_7272_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__57                                                                                      |      8|
|556   |      add_ln703_2237_fu_38677544_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__134                                                                                     |      8|
|557   |      add_ln703_2237_reg_38702338_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1096_reg_38701243_reg_funnel__10                                                                                 |      8|
|558   |      mul_ln1118_1330_fu_5978_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__194                                                                                     |      8|
|559   |      add_ln703_2235_fu_38677528_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__116                                                                                     |      8|
|560   |      add_ln703_2235_reg_38702333_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1096_reg_38701243_reg_funnel__8                                                                                  |      8|
|561   |      mul_ln1118_658_fu_4135_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__206                                                                                     |      8|
|562   |      add_ln703_1155_reg_38700683_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1099_reg_38701248_reg_funnel__6                                                                                  |      8|
|563   |      mul_ln1118_1144_fu_4359_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__142                                                                                     |      8|
|564   |      mul_ln1118_914_fu_5270_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__16                                                                                      |      8|
|565   |      add_ln703_1173_fu_38642850_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1387_fu_38672196_p2_funnel__15                                                                                   |      8|
|566   |      mul_ln1118_1081_fu_7487_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__69                                                                                      |      8|
|567   |      mul_ln1118_988_fu_6456_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__121                                                                                     |      8|
|568   |      mul_ln1118_1582_fu_4132_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__174                                                                                     |      8|
|569   |      mul_ln1118_1609_fu_5336_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__105                                                                                     |      8|
|570   |      mul_ln1118_911_fu_5269_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__148                                                                                     |      8|
|571   |      add_ln703_1536_reg_38700798_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1096_reg_38701243_reg_funnel__6                                                                                  |      8|
|572   |      mul_ln1118_1373_fu_6095_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__98                                                                                      |      8|
|573   |      add_ln703_1535_fu_38673079_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1387_fu_38672196_p2_funnel__6                                                                                    |      8|
|574   |      mul_ln1118_1778_fu_4992_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__91                                                                                      |      8|
|575   |      add_ln703_1534_fu_38673073_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__166                                                                                     |      8|
|576   |      add_ln703_1534_fu_38673073_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__228                                                                                     |      8|
|577   |      add_ln703_1534_fu_38673073_p2__1                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__6                                                                                       |      8|
|578   |      add_ln703_1534_reg_38701668_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1096_reg_38701243_reg_funnel__17                                                                                 |      8|
|579   |      mul_ln1118_1398_fu_6953_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__209                                                                                     |      8|
|580   |      mul_ln1118_1577_fu_6957_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__111                                                                                     |      8|
|581   |      mul_ln1118_1163_fu_5998_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__139                                                                                     |      8|
|582   |      mul_ln1118_1175_fu_6697_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__131                                                                                     |      8|
|583   |      mul_ln1118_1384_fu_5736_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__117                                                                                     |      8|
|584   |      mul_ln1118_1489_fu_5623_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__133                                                                                     |      8|
|585   |      mul_ln1118_1217_fu_6682_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__101                                                                                     |      8|
|586   |      mul_ln1118_1266_fu_5292_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__77                                                                                      |      8|
|587   |      mul_ln1118_1097_fu_7486_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__189                                                                                     |      8|
|588   |      add_ln703_1565_fu_38673266_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__221                                                                                     |      8|
|589   |      mul_ln1118_887_fu_4804_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__70                                                                                      |      8|
|590   |      add_ln703_1563_fu_38673250_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1387_fu_38672196_p2_funnel__7                                                                                    |      8|
|591   |      mul_ln1118_671_reg_2324367_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1099_reg_38701248_reg_funnel__1                                                                                  |      8|
|592   |      mul_ln1118_1236_fu_4276_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__215                                                                                     |      8|
|593   |      mul_ln1118_1306_fu_5181_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__193                                                                                     |      8|
|594   |      mul_ln1118_1659_fu_6002_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__127                                                                                     |      8|
|595   |      mul_ln1118_1749_fu_4668_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__83                                                                                      |      8|
|596   |      mul_ln1118_1509_fu_6730_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__238                                                                                     |      8|
|597   |      mul_ln1118_2463_fu_6309_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__144                                                                                     |      8|
|598   |      add_ln703_2262_fu_38677695_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__115                                                                                     |      8|
|599   |      add_ln703_2262_reg_38702363_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1096_reg_38701243_reg_funnel__20                                                                                 |      8|
|600   |      mul_ln1118_1235_fu_5583_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__179                                                                                     |      8|
|601   |      add_ln703_3841_fu_38687582_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_3841_fu_38687582_p2_funnel                                                                                       |      8|
|602   |      mul_ln1118_1508_fu_4771_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__236                                                                                     |      8|
|603   |      add_ln703_3840_fu_38687572_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__71                                                                                      |      8|
|604   |      add_ln703_3840_fu_38687572_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__46                                                                                      |      8|
|605   |      add_ln703_3841_reg_38704193_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_3841_reg_38704193_reg_funnel                                                                                     |      8|
|606   |      mul_ln1118_1490_fu_5124_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__102                                                                                     |      8|
|607   |      add_ln703_1955_fu_38675708_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__192                                                                                     |      8|
|608   |      mul_ln1118_2103_fu_7560_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__175                                                                                     |      8|
|609   |      add_ln703_1954_fu_38675698_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__8                                                                                       |      8|
|610   |      add_ln703_1954_fu_38675698_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__223                                                                                     |      8|
|611   |      mul_ln1118_1476_fu_4928_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__172                                                                                     |      8|
|612   |      add_ln703_1951_fu_38675676_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__136                                                                                     |      8|
|613   |      add_ln703_1951_fu_38675676_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__183                                                                                     |      8|
|614   |      add_ln703_1951_reg_38702108_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1096_reg_38701243_reg_funnel__22                                                                                 |      8|
|615   |      mul_ln1118_1014_fu_5672_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__103                                                                                     |      8|
|616   |      mul_ln1118_1110_fu_7352_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__176                                                                                     |      8|
|617   |      add_ln703_1100_fu_38670561_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__225                                                                                     |      8|
|618   |      sub_ln703_2_fu_38670545_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__224                                                                                     |      8|
|619   |      add_ln703_1099_reg_38701248_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1099_reg_38701248_reg_funnel                                                                                     |      8|
|620   |      mul_ln1118_1600_fu_4161_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__162                                                                                     |      8|
|621   |      add_ln703_2934_fu_38681886_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__54                                                                                      |      8|
|622   |      add_ln703_2934_fu_38681886_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__181                                                                                     |      8|
|623   |      add_ln703_2934_reg_38703173_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1096_reg_38701243_reg_funnel__14                                                                                 |      8|
|624   |      mul_ln1118_2094_fu_4963_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__234                                                                                     |      8|
|625   |      mul_ln1118_1071_fu_3876_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__145                                                                                     |      8|
|626   |      mul_ln1118_1274_fu_7340_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__39                                                                                      |      8|
|627   |      mul_ln1118_1453_fu_4279_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__19                                                                                      |      8|
|628   |      add_ln703_1383_fu_38672170_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__171                                                                                     |      8|
|629   |      mul_ln1118_971_fu_3785_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__84                                                                                      |      8|
|630   |      add_ln703_1529_fu_38673041_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__147                                                                                     |      8|
|631   |      add_ln703_1529_fu_38673041_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__86                                                                                      |      8|
|632   |      add_ln703_1529_fu_38673041_p2__1                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__168                                                                                     |      8|
|633   |      mul_ln1118_737_fu_5642_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__165                                                                                     |      8|
|634   |      add_ln703_1463_fu_38672645_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1387_fu_38672196_p2_funnel__11                                                                                   |      8|
|635   |      add_ln703_1464_reg_38701608_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1096_reg_38701243_reg_funnel__12                                                                                 |      8|
|636   |      mul_ln1118_1058_fu_7143_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__43                                                                                      |      8|
|637   |      add_ln703_1462_fu_38672639_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__138                                                                                     |      8|
|638   |      add_ln703_1462_reg_38701603_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1096_reg_38701243_reg_funnel__2                                                                                  |      8|
|639   |      mul_ln1118_1225_fu_5976_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__107                                                                                     |      8|
|640   |      mul_ln1118_1276_fu_4150_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__130                                                                                     |      8|
|641   |      mul_ln1118_1210_fu_6760_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__79                                                                                      |      8|
|642   |      mul_ln1118_2257_fu_5373_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__24                                                                                      |      8|
|643   |      add_ln703_2752_fu_38680716_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__157                                                                                     |      8|
|644   |      add_ln703_2752_fu_38680716_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__205                                                                                     |      8|
|645   |      add_ln703_2752_reg_38702963_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1096_reg_38701243_reg_funnel__3                                                                                  |      8|
|646   |      add_ln703_1506_fu_38672899_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1506_fu_38672899_p2_funnel                                                                                       |      8|
|647   |      add_ln703_1507_fu_38672909_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__202                                                                                     |      8|
|648   |      mul_ln1118_1241_fu_7438_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__26                                                                                      |      8|
|649   |      add_ln703_1504_reg_38700793_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1096_reg_38701243_reg_funnel__4                                                                                  |      8|
|650   |      mul_ln1118_1812_fu_5996_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__140                                                                                     |      8|
|651   |      mul_ln1118_1357_fu_4777_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__161                                                                                     |      8|
|652   |      mul_ln1118_810_fu_6310_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__17                                                                                      |      8|
|653   |      mul_ln1118_1678_fu_6554_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__68                                                                                      |      8|
|654   |      add_ln703_1500_fu_38672854_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_3841_fu_38687582_p2_funnel__4                                                                                    |      8|
|655   |      mul_ln1118_1631_fu_5952_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__212                                                                                     |      8|
|656   |      mul_ln1118_1830_fu_6063_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__14                                                                                      |      8|
|657   |      add_ln703_1497_fu_38672848_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1387_fu_38672196_p2_funnel__13                                                                                   |      8|
|658   |      add_ln703_1497_fu_38672848_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__195                                                                                     |      8|
|659   |      mul_ln1118_1312_fu_7037_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__178                                                                                     |      8|
|660   |      mul_ln1118_1440_fu_6130_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__35                                                                                      |      8|
|661   |      mul_ln1118_1026_fu_7483_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__232                                                                                     |      8|
|662   |      mul_ln1118_1136_fu_5103_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__218                                                                                     |      8|
|663   |      mul_ln1118_1159_fu_6956_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__198                                                                                     |      8|
|664   |      mul_ln1118_865_fu_5409_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__53                                                                                      |      8|
|665   |      mul_ln1118_1009_fu_7122_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__180                                                                                     |      8|
|666   |      mul_ln1118_1770_fu_6951_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__128                                                                                     |      8|
|667   |      add_ln703_1484_fu_38672758_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__47                                                                                      |      8|
|668   |      mul_ln1118_1844_fu_5877_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__119                                                                                     |      8|
|669   |      mul_ln1118_1692_fu_5121_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__106                                                                                     |      8|
|670   |      mul_ln1118_1689_fu_7521_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__33                                                                                      |      8|
|671   |      mul_ln1118_1255_fu_4500_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__156                                                                                     |      8|
|672   |      add_ln703_2637_fu_38680010_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__45                                                                                      |      8|
|673   |      mul_ln1118_2535_fu_5021_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__78                                                                                      |      8|
|674   |      mul_ln1118_2449_fu_3726_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__185                                                                                     |      8|
|675   |      mul_ln1118_2575_fu_4502_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__51                                                                                      |      8|
|676   |      mul_ln1118_984_fu_7374_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__208                                                                                     |      8|
|677   |      mul_ln1118_998_fu_6137_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__222                                                                                     |      8|
|678   |      add_ln703_1999_fu_38675985_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1387_fu_38672196_p2_funnel__9                                                                                    |      8|
|679   |      add_ln703_1999_fu_38675985_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__59                                                                                      |      8|
|680   |      add_ln703_1999_fu_38675985_p2__1                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1999_fu_38675985_p2__1_funnel                                                                                    |      8|
|681   |      mul_ln1118_743_fu_5777_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__36                                                                                      |      8|
|682   |      mul_ln1118_973_fu_5303_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__217                                                                                     |      8|
|683   |      mul_ln1118_1050_fu_5035_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__108                                                                                     |      8|
|684   |      add_ln703_1999_reg_38702163_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1999_reg_38702163_reg_funnel                                                                                     |      8|
|685   |      mul_ln1118_1370_fu_4793_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__201                                                                                     |      8|
|686   |      mul_ln1118_1029_fu_5540_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__114                                                                                     |      8|
|687   |      mul_ln1118_923_fu_4181_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__66                                                                                      |      8|
|688   |      mul_ln1118_967_fu_7470_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__25                                                                                      |      8|
|689   |      mul_ln1118_1218_fu_7437_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__4                                                                                       |      8|
|690   |      mul_ln1118_1523_fu_4338_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__137                                                                                     |      8|
|691   |      mul_ln1118_1000_fu_6626_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__167                                                                                     |      8|
|692   |      mul_ln1118_1077_fu_5895_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__187                                                                                     |      8|
|693   |      add_ln703_3600_fu_38685973_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1387_fu_38672196_p2_funnel__8                                                                                    |      8|
|694   |      add_ln703_1030_reg_38700658_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1099_reg_38701248_reg_funnel__3                                                                                  |      8|
|695   |      mul_ln1118_1160_fu_5729_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__62                                                                                      |      8|
|696   |      add_ln703_1229_fu_38671388_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1387_fu_38672196_p2_funnel__10                                                                                   |      8|
|697   |      add_ln703_1230_reg_38701368_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1099_reg_38701248_reg_funnel__5                                                                                  |      8|
|698   |      mul_ln1118_1277_fu_4151_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__90                                                                                      |      8|
|699   |      add_ln703_1228_reg_38701363_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1096_reg_38701243_reg_funnel__21                                                                                 |      8|
|700   |      mul_ln1118_1126_fu_5426_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__97                                                                                      |      8|
|701   |      mul_ln1118_1412_fu_5742_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__125                                                                                     |      8|
|702   |      add_ln703_1274_fu_38671591_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__40                                                                                      |      8|
|703   |      add_ln703_1274_fu_38671591_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__49                                                                                      |      8|
|704   |      mul_ln1118_1427_fu_4876_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__233                                                                                     |      8|
|705   |      add_ln703_1272_fu_38671571_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_3841_fu_38687582_p2_funnel__2                                                                                    |      8|
|706   |      mul_ln1118_1017_fu_5524_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__12                                                                                      |      8|
|707   |      mul_ln1118_1007_fu_7120_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__191                                                                                     |      8|
|708   |      mul_ln1118_1359_fu_7464_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__5                                                                                       |      8|
|709   |      add_ln703_1295_fu_38671673_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__64                                                                                      |      8|
|710   |      add_ln703_1295_fu_38671673_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__126                                                                                     |      8|
|711   |      add_ln703_1295_fu_38671673_p2__1                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__186                                                                                     |      8|
|712   |      mul_ln1118_1111_fu_5408_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__216                                                                                     |      8|
|713   |      mul_ln1118_897_fu_6855_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__158                                                                                     |      8|
|714   |      mul_ln1118_942_fu_4191_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__85                                                                                      |      8|
|715   |      mul_ln1118_886_fu_6286_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__60                                                                                      |      8|
|716   |      add_ln703_1065_fu_38670301_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1387_fu_38672196_p2_funnel__12                                                                                   |      8|
|717   |      mul_ln1118_1141_fu_4023_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__123                                                                                     |      8|
|718   |      add_ln703_1145_fu_38670839_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1387_fu_38672196_p2_funnel__18                                                                                   |      8|
|719   |      mul_ln1118_1057_fu_6948_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__177                                                                                     |      8|
|720   |      mul_ln1118_1147_fu_5918_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__113                                                                                     |      8|
|721   |      add_ln703_1142_fu_38670813_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__31                                                                                      |      8|
|722   |      mul_ln1118_1470_fu_7111_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__93                                                                                      |      8|
|723   |      add_ln703_1391_fu_38672232_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__188                                                                                     |      8|
|724   |      add_ln703_1391_fu_38672232_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__240                                                                                     |      8|
|725   |      add_ln703_1391_reg_38701518_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1096_reg_38701243_reg_funnel__7                                                                                  |      8|
|726   |      mul_ln1118_1103_fu_4560_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__207                                                                                     |      8|
|727   |      add_ln703_1387_fu_38672196_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1387_fu_38672196_p2_funnel                                                                                       |      8|
|728   |      mul_ln1118_2235_fu_3722_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__92                                                                                      |      8|
|729   |      mul_ln1118_2252_fu_6829_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__80                                                                                      |      8|
|730   |      mul_ln1118_2188_fu_5125_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__122                                                                                     |      8|
|731   |      mul_ln1118_2221_fu_5098_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel                                                                                          |      8|
|732   |      add_ln703_1946_fu_38675640_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1387_fu_38672196_p2_funnel__4                                                                                    |      8|
|733   |      add_ln703_1946_fu_38675640_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__203                                                                                     |      8|
|734   |      add_ln703_1946_fu_38675640_p2__1                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__74                                                                                      |      8|
|735   |      add_ln703_1946_fu_38675640_p2__2                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__241                                                                                     |      8|
|736   |      mul_ln1118_1246_fu_4307_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__109                                                                                     |      8|
|737   |      add_ln703_1289_fu_38643082_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__143                                                                                     |      8|
|738   |      add_ln703_1289_reg_38700743_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1096_reg_38701243_reg_funnel__1                                                                                  |      8|
|739   |      mul_ln1118_957_fu_4365_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__75                                                                                      |      8|
|740   |      mul_ln1118_601_fu_4300_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__63                                                                                      |      8|
|741   |      mul_ln1118_816_fu_5092_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__73                                                                                      |      8|
|742   |      mul_ln1118_980_fu_7197_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__163                                                                                     |      8|
|743   |      mul_ln1118_1148_fu_7424_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__200                                                                                     |      8|
|744   |      mul_ln1118_1313_fu_4471_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__173                                                                                     |      8|
|745   |      add_ln703_1208_fu_38671252_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__146                                                                                     |      8|
|746   |      mul_ln1118_953_fu_4145_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__99                                                                                      |      8|
|747   |      add_ln703_1093_fu_38670513_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__10                                                                                      |      8|
|748   |      add_ln703_1093_reg_38701238_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1096_reg_38701243_reg_funnel__19                                                                                 |      8|
|749   |      mul_ln1118_997_fu_5778_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__182                                                                                     |      8|
|750   |      add_ln703_1248_fu_38671469_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__239                                                                                     |      8|
|751   |      mul_ln1118_653_fu_6278_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__21                                                                                      |      8|
|752   |      mul_ln1118_1475_fu_6234_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__88                                                                                      |      8|
|753   |      mul_ln1118_1263_fu_3817_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__226                                                                                     |      8|
|754   |      mul_ln1118_1151_fu_4968_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__67                                                                                      |      8|
|755   |      add_ln703_1096_fu_38670539_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__213                                                                                     |      8|
|756   |      add_ln703_1096_fu_38670539_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__229                                                                                     |      8|
|757   |      add_ln703_1096_reg_38701243_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1096_reg_38701243_reg_funnel                                                                                     |      8|
|758   |      mul_ln1118_2307_fu_3736_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__129                                                                                     |      8|
|759   |      add_ln703_2774_fu_38680868_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__2                                                                                       |      8|
|760   |      mul_ln1118_1598_fu_4157_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__230                                                                                     |      8|
|761   |      add_ln703_2772_fu_38680848_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_3841_fu_38687582_p2_funnel__3                                                                                    |      8|
|762   |      mul_ln1118_1586_fu_6114_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__112                                                                                     |      8|
|763   |      add_ln703_2770_fu_38680842_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__37                                                                                      |      8|
|764   |      add_ln703_2770_fu_38680842_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__3                                                                                       |      8|
|765   |      add_ln703_2770_reg_38702988_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1096_reg_38701243_reg_funnel__5                                                                                  |      8|
|766   |      mul_ln1118_992_fu_4121_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__210                                                                                     |      8|
|767   |      add_ln703_2767_fu_38680816_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__34                                                                                      |      8|
|768   |      mul_ln1118_2902_fu_7286_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__87                                                                                      |      8|
|769   |      mul_ln1118_2763_fu_5019_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__196                                                                                     |      8|
|770   |      mul_ln1118_1371_fu_7259_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__61                                                                                      |      8|
|771   |      mul_ln1118_2578_fu_5958_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__30                                                                                      |      8|
|772   |      mul_ln1118_2366_fu_3967_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__55                                                                                      |      8|
|773   |      mul_ln1118_2382_fu_4049_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__152                                                                                     |      8|
|774   |      add_ln703_3096_fu_38682893_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1387_fu_38672196_p2_funnel__14                                                                                   |      8|
|775   |      add_ln703_3096_reg_38703358_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1096_reg_38701243_reg_funnel__18                                                                                 |      8|
|776   |      mul_ln1118_1345_fu_5666_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__48                                                                                      |      8|
|777   |      add_ln703_1234_fu_38671410_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__141                                                                                     |      8|
|778   |      add_ln703_1235_reg_38701378_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1099_reg_38701248_reg_funnel__2                                                                                  |      8|
|779   |      mul_ln1118_1185_fu_4432_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__153                                                                                     |      8|
|780   |      add_ln703_1233_reg_38701373_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1096_reg_38701243_reg_funnel__11                                                                                 |      8|
|781   |      mul_ln1118_1396_fu_4108_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__15                                                                                      |      8|
|782   |      add_ln703_1239_reg_38701388_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1239_reg_38701388_reg_funnel                                                                                     |      8|
|783   |      mul_ln1118_1381_fu_6795_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2221_fu_5098_p2_funnel__52                                                                                      |      8|
|784   |      mul_ln1118_892_reg_2324281_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_892_reg_2324281_reg_funnel                                                                                      |      8|
|785   |      add_ln703_825_reg_38701108_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_892_reg_2324281_reg_funnel__1                                                                                   |      8|
|786   |      mul_ln1118_607_fu_6266_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1196_fu_4781_p2_funnel__21                                                                                      |      8|
|787   |      mul_ln1118_1424_fu_3792_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1196_fu_4781_p2_funnel__18                                                                                      |      8|
|788   |      mul_ln1118_1294_fu_6872_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1196_fu_4781_p2_funnel__13                                                                                      |      8|
|789   |      mul_ln1118_994_fu_5652_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1196_fu_4781_p2_funnel__9                                                                                       |      8|
|790   |      mul_ln1118_1196_fu_4781_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1196_fu_4781_p2_funnel                                                                                          |      8|
|791   |      mul_ln1118_978_fu_4407_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1196_fu_4781_p2_funnel__17                                                                                      |      8|
|792   |      mul_ln1118_893_fu_5795_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1196_fu_4781_p2_funnel__4                                                                                       |      8|
|793   |      mul_ln1118_779_fu_7223_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1196_fu_4781_p2_funnel__11                                                                                      |      8|
|794   |      mul_ln1118_1303_fu_4916_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1196_fu_4781_p2_funnel__15                                                                                      |      8|
|795   |      mul_ln1118_1447_fu_4904_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1196_fu_4781_p2_funnel__10                                                                                      |      8|
|796   |      mul_ln1118_717_fu_6800_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1196_fu_4781_p2_funnel__19                                                                                      |      8|
|797   |      mul_ln1118_899_fu_4169_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1196_fu_4781_p2_funnel__3                                                                                       |      8|
|798   |      mul_ln1118_2263_fu_4393_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1196_fu_4781_p2_funnel__6                                                                                       |      8|
|799   |      mul_ln1118_2020_fu_4723_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1196_fu_4781_p2_funnel__1                                                                                       |      8|
|800   |      mul_ln1118_1061_fu_7172_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1196_fu_4781_p2_funnel__16                                                                                      |      8|
|801   |      mul_ln1118_1107_fu_4569_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1196_fu_4781_p2_funnel__12                                                                                      |      8|
|802   |      mul_ln1118_1198_fu_4044_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1196_fu_4781_p2_funnel__2                                                                                       |      8|
|803   |      mul_ln1118_1948_fu_4871_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1196_fu_4781_p2_funnel__7                                                                                       |      8|
|804   |      mul_ln1118_907_fu_6042_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1196_fu_4781_p2_funnel__5                                                                                       |      8|
|805   |      add_ln703_1010_fu_38642728_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1196_fu_4781_p2_funnel__8                                                                                       |      8|
|806   |      add_ln703_1010_reg_38700633_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1008_reg_38700628_reg_funnel__1                                                                                  |      8|
|807   |      mul_ln1118_770_fu_4831_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1196_fu_4781_p2_funnel__14                                                                                      |      8|
|808   |      add_ln703_1008_fu_38642712_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1196_fu_4781_p2_funnel__20                                                                                      |      8|
|809   |      add_ln703_1008_reg_38700628_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1008_reg_38700628_reg_funnel                                                                                     |      8|
|810   |      mul_ln1118_733_reg_2324386_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_733_reg_2324386_reg_funnel                                                                                      |      8|
|811   |      mul_ln1118_915_fu_4177_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__42                                                                                      |      8|
|812   |      mul_ln1118_1051_fu_6572_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__47                                                                                      |      8|
|813   |      mul_ln1118_1167_fu_7498_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__55                                                                                      |      8|
|814   |      mul_ln1118_1003_fu_5659_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel                                                                                          |      8|
|815   |      add_ln703_1123_fu_38670682_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1123_fu_38670682_p2_funnel                                                                                       |      8|
|816   |      mul_ln1118_716_fu_6744_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__28                                                                                      |      8|
|817   |      mul_ln1118_742_fu_6880_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__26                                                                                      |      8|
|818   |      mul_ln1118_799_fu_4232_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__23                                                                                      |      8|
|819   |      mul_ln1118_946_fu_5233_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__4                                                                                       |      8|
|820   |      mul_ln1118_447_fu_5988_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__38                                                                                      |      8|
|821   |      add_ln703_809_fu_38641772_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__1                                                                                       |      8|
|822   |      mul_ln1118_1191_fu_4438_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__7                                                                                       |      8|
|823   |      mul_ln1118_1203_fu_6750_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__14                                                                                      |      8|
|824   |      mul_ln1118_858_fu_6392_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__39                                                                                      |      8|
|825   |      mul_ln1118_718_fu_4109_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__70                                                                                      |      8|
|826   |      add_ln703_1168_fu_38671007_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1168_fu_38671007_p2_funnel                                                                                       |      8|
|827   |      mul_ln1118_1154_fu_5190_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__32                                                                                      |      8|
|828   |      mul_ln1118_801_fu_4877_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__64                                                                                      |      8|
|829   |      mul_ln1118_944_fu_5166_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__35                                                                                      |      8|
|830   |      mul_ln1118_958_fu_7163_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__67                                                                                      |      8|
|831   |      mul_ln1118_1002_fu_3957_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__69                                                                                      |      8|
|832   |      mul_ln1118_760_fu_5203_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__43                                                                                      |      8|
|833   |      mul_ln1118_786_fu_5218_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__44                                                                                      |      8|
|834   |      mul_ln1118_754_fu_4641_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__24                                                                                      |      8|
|835   |      add_ln703_958_fu_38642584_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_958_fu_38642584_p2_funnel                                                                                        |      8|
|836   |      mul_ln1118_728_fu_5415_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__41                                                                                      |      8|
|837   |      add_ln703_957_fu_38642574_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_985_fu_38669887_p2_funnel__1                                                                                     |      8|
|838   |      mul_ln1118_796_fu_3882_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__40                                                                                      |      8|
|839   |      add_ln703_963_fu_38642616_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_963_fu_38642616_p2_funnel                                                                                        |      8|
|840   |      mul_ln1118_739_fu_5315_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__60                                                                                      |      8|
|841   |      add_ln703_961_fu_38642600_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_985_fu_38669887_p2_funnel__5                                                                                     |      8|
|842   |      mul_ln1118_1129_fu_6654_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__13                                                                                      |      8|
|843   |      mul_ln1118_1219_fu_4090_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__36                                                                                      |      8|
|844   |      mul_ln1118_1234_fu_5442_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__53                                                                                      |      8|
|845   |      mul_ln1118_913_fu_4911_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__49                                                                                      |      8|
|846   |      mul_ln1118_1001_fu_4674_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__8                                                                                       |      8|
|847   |      mul_ln1118_732_fu_5948_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__46                                                                                      |      8|
|848   |      mul_ln1118_759_fu_6352_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__65                                                                                      |      8|
|849   |      mul_ln1118_800_fu_4233_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__5                                                                                       |      8|
|850   |      mul_ln1118_888_fu_6543_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__10                                                                                      |      8|
|851   |      mul_ln1118_785_fu_5972_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__59                                                                                      |      8|
|852   |      add_ln703_1422_fu_38672400_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_985_fu_38669887_p2_funnel__3                                                                                     |      8|
|853   |      add_ln703_1422_reg_38701563_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1422_reg_38701563_reg_funnel                                                                                     |      8|
|854   |      mul_ln1118_960_fu_4547_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__34                                                                                      |      8|
|855   |      add_ln703_854_fu_38642028_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__30                                                                                      |      8|
|856   |      mul_ln1118_930_fu_5435_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__33                                                                                      |      8|
|857   |      add_ln703_853_fu_38642022_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__61                                                                                      |      8|
|858   |      add_ln703_853_fu_38642022_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__62                                                                                      |      8|
|859   |      add_ln703_853_reg_38700458_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_846_reg_38700448_reg_funnel__2                                                                                   |      8|
|860   |      mul_ln1118_734_fu_6326_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__3                                                                                       |      8|
|861   |      add_ln703_848_fu_38641986_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__6                                                                                       |      8|
|862   |      add_ln703_847_fu_38641976_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_985_fu_38669887_p2_funnel__4                                                                                     |      8|
|863   |      mul_ln1118_803_fu_5678_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__50                                                                                      |      8|
|864   |      add_ln703_846_fu_38641970_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__57                                                                                      |      8|
|865   |      add_ln703_846_reg_38700448_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_846_reg_38700448_reg_funnel                                                                                      |      8|
|866   |      mul_ln1118_954_fu_5490_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__20                                                                                      |      8|
|867   |      mul_ln1118_1152_fu_5002_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__52                                                                                      |      8|
|868   |      add_ln703_1079_fu_38670402_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_985_fu_38669887_p2_funnel__2                                                                                     |      8|
|869   |      mul_ln1118_812_fu_4907_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__68                                                                                      |      8|
|870   |      mul_ln1118_826_fu_6732_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__27                                                                                      |      8|
|871   |      mul_ln1118_753_fu_5012_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__9                                                                                       |      8|
|872   |      mul_ln1118_2495_fu_7572_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__25                                                                                      |      8|
|873   |      mul_ln1118_353_fu_6878_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__22                                                                                      |      8|
|874   |      add_ln703_2205_fu_38677362_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1168_fu_38671007_p2_funnel__1                                                                                    |      8|
|875   |      add_ln703_989_fu_38669913_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__17                                                                                      |      8|
|876   |      mul_ln1118_1005_fu_4679_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__48                                                                                      |      8|
|877   |      mul_ln1118_917_fu_6152_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__31                                                                                      |      8|
|878   |      add_ln703_986_fu_38669897_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__29                                                                                      |      8|
|879   |      add_ln703_985_fu_38669887_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_985_fu_38669887_p2_funnel                                                                                        |      8|
|880   |      mul_ln1118_974_fu_6717_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__15                                                                                      |      8|
|881   |      add_ln703_984_fu_38669881_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__72                                                                                      |      8|
|882   |      add_ln703_984_reg_38701148_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_846_reg_38700448_reg_funnel__1                                                                                   |      8|
|883   |      mul_ln1118_934_fu_4188_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__12                                                                                      |      8|
|884   |      add_ln703_830_fu_38669337_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_830_fu_38669337_p2_funnel                                                                                        |      8|
|885   |      add_ln703_830_fu_38669337_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__45                                                                                      |      8|
|886   |      add_ln703_830_fu_38669337_p2__1                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__37                                                                                      |      8|
|887   |      mul_ln1118_750_fu_4141_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__63                                                                                      |      8|
|888   |      mul_ln1118_769_fu_5613_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__16                                                                                      |      8|
|889   |      mul_ln1118_927_fu_7377_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__18                                                                                      |      8|
|890   |      add_ln703_1541_fu_38673108_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_958_fu_38642584_p2_funnel__1                                                                                     |      8|
|891   |      mul_ln1118_1143_fu_4270_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__51                                                                                      |      8|
|892   |      mul_ln1118_1189_fu_3935_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__66                                                                                      |      8|
|893   |      mul_ln1118_1128_fu_6155_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__19                                                                                      |      8|
|894   |      mul_ln1118_986_fu_4933_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__2                                                                                       |      8|
|895   |      mul_ln1118_1016_fu_5523_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__21                                                                                      |      8|
|896   |      mul_ln1118_956_fu_5619_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__71                                                                                      |      8|
|897   |      mul_ln1118_972_fu_6501_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__11                                                                                      |      8|
|898   |      mul_ln1118_912_fu_4910_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__54                                                                                      |      8|
|899   |      mul_ln1118_928_fu_4918_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__56                                                                                      |      8|
|900   |      mul_ln1118_943_fu_4925_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1003_fu_5659_p2_funnel__58                                                                                      |      8|
|901   |      mul_ln1118_624_reg_2324204_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_624_reg_2324204_reg_funnel                                                                                      |      8|
|902   |      mul_ln1118_371_fu_5975_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__103                                                                                  |      8|
|903   |      mul_ln1118_534_fu_4367_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__44                                                                                   |      8|
|904   |      add_ln703_639_fu_38640856_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_890_fu_38642186_p2_funnel__14                                                                                    |      8|
|905   |      mul_ln1118_407_fu_7474_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__38                                                                                   |      8|
|906   |      mul_ln1118_388_fu_6722_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__26                                                                                   |      8|
|907   |      mul_ln1118_457_fu_4397_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__83                                                                                   |      8|
|908   |      mul_ln1118_439_fu_3834_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__24                                                                                   |      8|
|909   |      add_ln703_646_fu_38640908_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_890_fu_38642186_p2_funnel__10                                                                                    |      8|
|910   |      mul_ln1118_730_fu_4818_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__64                                                                                   |      8|
|911   |      add_ln703_644_fu_38640892_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__124                                                                                  |      8|
|912   |      add_ln703_644_fu_38640892_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__60                                                                                   |      8|
|913   |      add_ln703_644_reg_38700228_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_533_reg_38700123_reg_funnel__12                                                                                  |      8|
|914   |      mul_ln1118_543_fu_6942_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__57                                                                                   |      8|
|915   |      mul_ln1118_526_fu_5549_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__114                                                                                  |      8|
|916   |      add_ln703_613_fu_38640713_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_890_fu_38642186_p2_funnel__2                                                                                     |      8|
|917   |      mul_ln1118_777_fu_5620_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__109                                                                                  |      8|
|918   |      add_ln703_619_fu_38640758_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__50                                                                                   |      8|
|919   |      mul_ln1118_631_fu_6176_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__41                                                                                       |      8|
|920   |      mul_ln1118_643_fu_6177_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__149                                                                                      |      8|
|921   |      add_ln703_618_fu_38640748_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_890_fu_38642186_p2_funnel__9                                                                                     |      8|
|922   |      mul_ln1118_606_fu_5726_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__12                                                                                   |      8|
|923   |      mul_ln1118_640_reg_2324226_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_640_reg_2324226_reg_funnel                                                                                      |      8|
|924   |      mul_ln1118_642_fu_7495_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_642_fu_7495_p2_funnel                                                                                           |      8|
|925   |      mul_ln1118_924_fu_4589_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__46                                                                                   |      8|
|926   |      add_ln703_956_fu_38642568_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__98                                                                                   |      8|
|927   |      add_ln703_956_reg_38700588_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_533_reg_38700123_reg_funnel__7                                                                                   |      8|
|928   |      mul_ln1118_813_fu_6467_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__59                                                                                   |      8|
|929   |      add_ln703_946_fu_38642504_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__118                                                                                  |      8|
|930   |      add_ln703_946_reg_38700578_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_533_reg_38700123_reg_funnel__2                                                                                   |      8|
|931   |      mul_ln1118_549_fu_4565_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__101                                                                                  |      8|
|932   |      add_ln703_944_fu_38642488_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__42                                                                                   |      8|
|933   |      add_ln703_944_reg_38700573_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_533_reg_38700123_reg_funnel__9                                                                                   |      8|
|934   |      mul_ln1118_652_fu_3757_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__27                                                                                   |      8|
|935   |      mul_ln1118_322_fu_4155_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__84                                                                                   |      8|
|936   |      add_ln703_952_fu_38642542_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__25                                                                                   |      8|
|937   |      mul_ln1118_869_fu_5180_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__82                                                                                   |      8|
|938   |      mul_ln1118_840_fu_4413_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__33                                                                                   |      8|
|939   |      mul_ln1118_231_fu_5122_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__89                                                                                   |      8|
|940   |      mul_ln1118_455_fu_6740_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__29                                                                                   |      8|
|941   |      add_ln703_949_fu_38642516_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_592_fu_38640608_p2_funnel__2                                                                                     |      8|
|942   |      mul_ln1118_535_fu_3999_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__20                                                                                   |      8|
|943   |      add_ln703_525_reg_38700113_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_533_reg_38700123_reg_funnel__6                                                                                   |      8|
|944   |      mul_ln1118_552_fu_4195_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__17                                                                                   |      8|
|945   |      add_ln703_528_fu_38640262_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__78                                                                                   |      8|
|946   |      mul_ln1118_469_fu_5144_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__14                                                                                   |      8|
|947   |      add_ln703_527_fu_38640252_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_890_fu_38642186_p2_funnel__7                                                                                     |      8|
|948   |      mul_ln1118_568_fu_6590_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__62                                                                                   |      8|
|949   |      add_ln703_534_fu_38640304_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__122                                                                                  |      8|
|950   |      mul_ln1118_625_fu_6210_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__56                                                                                   |      8|
|951   |      add_ln703_533_fu_38640298_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__21                                                                                   |      8|
|952   |      add_ln703_533_fu_38640298_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__68                                                                                   |      8|
|953   |      add_ln703_533_reg_38700123_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_533_reg_38700123_reg_funnel                                                                                      |      8|
|954   |      mul_ln1118_655_fu_5557_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__36                                                                                   |      8|
|955   |      add_ln703_555_fu_38668532_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_890_fu_38642186_p2_funnel__11                                                                                    |      8|
|956   |      mul_ln1118_783_fu_3951_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__120                                                                                  |      8|
|957   |      add_ln703_703_fu_38641224_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_890_fu_38642186_p2_funnel__4                                                                                     |      8|
|958   |      mul_ln1118_828_fu_4034_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__70                                                                                   |      8|
|959   |      mul_ln1118_757_fu_5123_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__2                                                                                    |      8|
|960   |      mul_ln1118_773_fu_7182_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__66                                                                                   |      8|
|961   |      add_ln703_709_reg_38700313_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_709_reg_38700313_reg_funnel                                                                                      |      8|
|962   |      mul_ln1118_815_fu_5285_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__63                                                                                   |      8|
|963   |      add_ln703_706_reg_38700308_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_533_reg_38700123_reg_funnel__13                                                                                  |      8|
|964   |      mul_ln1118_855_fu_6076_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__22                                                                                   |      8|
|965   |      mul_ln1118_521_fu_3978_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__4                                                                                    |      8|
|966   |      add_ln703_566_fu_38640454_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_890_fu_38642186_p2_funnel__6                                                                                     |      8|
|967   |      mul_ln1118_444_fu_5910_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__107                                                                                  |      8|
|968   |      mul_ln1118_473_fu_5223_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__49                                                                                   |      8|
|969   |      mul_ln1118_672_fu_4958_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__100                                                                                  |      8|
|970   |      mul_ln1118_722_fu_6826_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__23                                                                                   |      8|
|971   |      add_ln703_762_fu_38641514_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__81                                                                                   |      8|
|972   |      add_ln703_762_fu_38641514_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__19                                                                                   |      8|
|973   |      mul_ln1118_580_fu_6228_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__58                                                                                   |      8|
|974   |      mul_ln1118_651_fu_5306_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__116                                                                                  |      8|
|975   |      mul_ln1118_385_fu_7101_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__54                                                                                   |      8|
|976   |      mul_ln1118_669_fu_5734_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__72                                                                                   |      8|
|977   |      mul_ln1118_700_fu_5014_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__6                                                                                    |      8|
|978   |      mul_ln1118_406_fu_5476_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__69                                                                                   |      8|
|979   |      mul_ln1118_516_fu_4036_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__65                                                                                   |      8|
|980   |      add_ln703_1264_fu_38643006_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel                                                                                       |      8|
|981   |      add_ln703_1264_reg_38700713_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_533_reg_38700123_reg_funnel__3                                                                                   |      8|
|982   |      mul_ln1118_729_fu_4200_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__7                                                                                    |      8|
|983   |      mul_ln1118_557_fu_4284_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__71                                                                                   |      8|
|984   |      mul_ln1118_764_fu_4074_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__3                                                                                    |      8|
|985   |      mul_ln1118_690_fu_6755_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__67                                                                                   |      8|
|986   |      add_ln703_804_fu_38641746_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__1                                                                                    |      8|
|987   |      mul_ln1118_604_fu_5279_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__125                                                                                  |      8|
|988   |      mul_ln1118_721_fu_6010_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__61                                                                                   |      8|
|989   |      mul_ln1118_542_fu_5737_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__121                                                                                  |      8|
|990   |      mul_ln1118_506_fu_4661_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__115                                                                                  |      8|
|991   |      add_ln703_586_fu_38640576_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_890_fu_38642186_p2_funnel__3                                                                                     |      8|
|992   |      mul_ln1118_475_fu_4885_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__110                                                                                  |      8|
|993   |      mul_ln1118_589_fu_6693_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__112                                                                                  |      8|
|994   |      add_ln703_585_reg_38700178_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_624_reg_2324204_reg_funnel__1                                                                                   |      8|
|995   |      mul_ln1118_462_fu_5964_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__47                                                                                   |      8|
|996   |      add_ln703_793_fu_38641696_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__99                                                                                   |      8|
|997   |      mul_ln1118_662_fu_7294_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__40                                                                                   |      8|
|998   |      add_ln703_792_fu_38641686_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_792_fu_38641686_p2_funnel                                                                                        |      8|
|999   |      mul_ln1118_870_fu_7567_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__94                                                                                   |      8|
|1000  |      mul_ln1118_909_fu_4480_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__34                                                                                   |      8|
|1001  |      mul_ln1118_533_fu_5521_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__90                                                                                   |      8|
|1002  |      add_ln703_1298_fu_38643104_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_890_fu_38642186_p2_funnel__1                                                                                     |      8|
|1003  |      mul_ln1118_638_fu_4248_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__87                                                                                   |      8|
|1004  |      mul_ln1118_740_fu_5316_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__76                                                                                   |      8|
|1005  |      add_ln703_1285_fu_38643060_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__10                                                                                   |      8|
|1006  |      add_ln703_1285_reg_38700733_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_533_reg_38700123_reg_funnel__5                                                                                   |      8|
|1007  |      mul_ln1118_1094_fu_4329_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__8                                                                                    |      8|
|1008  |      add_ln703_1287_reg_38700738_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_533_reg_38700123_reg_funnel__4                                                                                   |      8|
|1009  |      mul_ln1118_308_fu_4834_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__5                                                                                    |      8|
|1010  |      add_ln703_1283_reg_38700728_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1283_reg_38700728_reg_funnel                                                                                     |      8|
|1011  |      mul_ln1118_720_fu_6737_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__52                                                                                       |      8|
|1012  |      add_ln703_595_fu_38629947_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__4                                                                                        |      8|
|1013  |      mul_ln1118_603_fu_6035_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__80                                                                                   |      8|
|1014  |      add_ln703_594_fu_38640624_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__18                                                                                   |      8|
|1015  |      mul_ln1118_615_fu_3918_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__79                                                                                   |      8|
|1016  |      mul_ln1118_556_fu_4283_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__39                                                                                   |      8|
|1017  |      mul_ln1118_707_fu_7367_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__96                                                                                   |      8|
|1018  |      add_ln703_592_fu_38640608_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_592_fu_38640608_p2_funnel                                                                                        |      8|
|1019  |      mul_ln1118_573_fu_6726_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__93                                                                                   |      8|
|1020  |      add_ln703_590_fu_38640592_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__73                                                                                   |      8|
|1021  |      mul_ln1118_485_fu_6288_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__102                                                                                  |      8|
|1022  |      mul_ln1118_456_fu_7528_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__43                                                                                   |      8|
|1023  |      add_ln703_1252_fu_38642918_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_890_fu_38642186_p2_funnel__13                                                                                    |      8|
|1024  |      mul_ln1118_437_fu_7325_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__95                                                                                   |      8|
|1025  |      mul_ln1118_405_fu_5842_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__35                                                                                   |      8|
|1026  |      add_ln703_939_fu_38642472_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__91                                                                                   |      8|
|1027  |      mul_ln1118_668_fu_4954_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__30                                                                                   |      8|
|1028  |      mul_ln1118_883_fu_3737_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__92                                                                                   |      8|
|1029  |      add_ln703_936_fu_38642450_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__31                                                                                   |      8|
|1030  |      add_ln703_936_reg_38700563_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_533_reg_38700123_reg_funnel__8                                                                                   |      8|
|1031  |      mul_ln1118_772_fu_5615_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__86                                                                                   |      8|
|1032  |      mul_ln1118_715_fu_4358_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__119                                                                                  |      8|
|1033  |      add_ln703_632_fu_38640834_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_592_fu_38640608_p2_funnel__1                                                                                     |      8|
|1034  |      mul_ln1118_731_fu_5201_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__113                                                                                  |      8|
|1035  |      mul_ln1118_683_fu_6619_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__52                                                                                   |      8|
|1036  |      mul_ln1118_593_fu_5917_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__106                                                                                  |      8|
|1037  |      add_ln703_886_fu_38642164_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__48                                                                                   |      8|
|1038  |      add_ln703_886_reg_38700503_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_533_reg_38700123_reg_funnel__10                                                                                  |      8|
|1039  |      mul_ln1118_433_fu_3700_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__41                                                                                   |      8|
|1040  |      add_ln703_883_fu_38642142_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_890_fu_38642186_p2_funnel__12                                                                                    |      8|
|1041  |      mul_ln1118_665_fu_4167_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__37                                                                                   |      8|
|1042  |      mul_ln1118_647_fu_6008_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__15                                                                                   |      8|
|1043  |      add_ln703_888_fu_38642170_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_890_fu_38642186_p2_funnel__8                                                                                     |      8|
|1044  |      mul_ln1118_935_fu_3913_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__11                                                                                   |      8|
|1045  |      mul_ln1118_451_fu_5380_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__74                                                                                   |      8|
|1046  |      add_ln703_890_fu_38642186_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_890_fu_38642186_p2_funnel                                                                                        |      8|
|1047  |      mul_ln1118_596_fu_5142_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__104                                                                                  |      8|
|1048  |      mul_ln1118_622_fu_6386_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__45                                                                                   |      8|
|1049  |      mul_ln1118_483_fu_4031_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__97                                                                                   |      8|
|1050  |      mul_ln1118_586_fu_6690_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__85                                                                                   |      8|
|1051  |      mul_ln1118_686_fu_5861_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__75                                                                                   |      8|
|1052  |      mul_ln1118_520_fu_7110_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__9                                                                                    |      8|
|1053  |      mul_ln1118_570_fu_5859_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__117                                                                                  |      8|
|1054  |      mul_ln1118_768_fu_7178_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__108                                                                                  |      8|
|1055  |      add_ln703_911_fu_38642324_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__53                                                                                   |      8|
|1056  |      mul_ln1118_318_fu_4318_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__28                                                                                   |      8|
|1057  |      mul_ln1118_694_fu_4663_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__88                                                                                   |      8|
|1058  |      mul_ln1118_349_fu_7224_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__32                                                                                   |      8|
|1059  |      mul_ln1118_561_fu_7419_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__16                                                                                   |      8|
|1060  |      add_ln703_901_fu_38642260_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__77                                                                                   |      8|
|1061  |      mul_ln1118_792_fu_5770_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__13                                                                                   |      8|
|1062  |      mul_ln1118_577_fu_7230_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__123                                                                                  |      8|
|1063  |      add_ln703_899_fu_38642244_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_890_fu_38642186_p2_funnel__5                                                                                     |      8|
|1064  |      add_ln703_900_reg_38700518_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_533_reg_38700123_reg_funnel__11                                                                                  |      8|
|1065  |      mul_ln1118_528_fu_7118_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__55                                                                                   |      8|
|1066  |      add_ln703_898_fu_38642238_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__111                                                                                  |      8|
|1067  |      add_ln703_898_fu_38642238_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__51                                                                                   |      8|
|1068  |      add_ln703_898_fu_38642238_p2__1                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1264_fu_38643006_p2_funnel__105                                                                                  |      8|
|1069  |      add_ln703_898_reg_38700513_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_533_reg_38700123_reg_funnel__1                                                                                   |      8|
|1070  |      add_ln703_1519_fu_38673003_p2__0                                                            |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1519_fu_38673003_p2__0_funnel                                                                                    |      8|
|1071  |      mul_ln1118_1855_reg_2324129_reg                                                             |mul_ln1118_1855_reg_2324129_reg_funnel                                                                                                                                                                                                                                         |      8|
|1072  |      sub_ln703_6_fu_38680462_p2                                                                  |mul_ln1118_1975_fu_6713_p2_funnel__6                                                                                                                                                                                                                                           |      8|
|1073  |      mul_ln1118_2748_fu_6375_p2                                                                  |mul_ln1118_1975_fu_6713_p2_funnel__5                                                                                                                                                                                                                                           |      8|
|1074  |      mul_ln1118_2390_fu_7443_p2                                                                  |mul_ln1118_1975_fu_6713_p2_funnel__4                                                                                                                                                                                                                                           |      8|
|1075  |      add_ln703_3278_fu_38683999_p2                                                               |mul_ln1118_1975_fu_6713_p2_funnel__3                                                                                                                                                                                                                                           |      8|
|1076  |      add_ln703_3278_reg_38703578_reg                                                             |add_ln703_3278_reg_38703578_reg_funnel                                                                                                                                                                                                                                         |      8|
|1077  |      mul_ln1118_2750_fu_5211_p2                                                                  |mul_ln1118_1975_fu_6713_p2_funnel__2                                                                                                                                                                                                                                           |      8|
|1078  |      mul_ln1118_2783_fu_5485_p2                                                                  |mul_ln1118_1975_fu_6713_p2_funnel__1                                                                                                                                                                                                                                           |      8|
|1079  |      mul_ln1118_1975_fu_6713_p2                                                                  |mul_ln1118_1975_fu_6713_p2_funnel                                                                                                                                                                                                                                              |      8|
|1080  |      add_ln703_12_fu_38637455_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_28_reg_38698814_reg_funnel__14                                                                                   |      8|
|1081  |      mul_ln1118_288_fu_7537_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__14                                                                                    |      8|
|1082  |      add_ln703_368_fu_38639322_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__89                                                                                    |      8|
|1083  |      mul_ln1118_257_fu_5129_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__90                                                                                    |      8|
|1084  |      add_ln703_367_fu_38639312_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_218_fu_38638321_p2_funnel__4                                                                                     |      8|
|1085  |      mul_ln1118_200_fu_4113_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__7                                                                                     |      8|
|1086  |      add_ln703_178_fu_38638104_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_218_fu_38638321_p2_funnel__6                                                                                     |      8|
|1087  |      mul_ln1118_149_fu_5528_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__19                                                                                    |      8|
|1088  |      mul_ln1118_22_fu_6217_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__116                                                                                      |      8|
|1089  |      add_ln703_181_fu_38629777_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__27                                                                                    |      8|
|1090  |      mul_ln1118_309_fu_4465_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__46                                                                                    |      8|
|1091  |      mul_ln1118_133_fu_7062_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__42                                                                                    |      8|
|1092  |      mul_ln1118_185_fu_7216_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__71                                                                                    |      8|
|1093  |      add_ln703_221_fu_38638343_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_218_fu_38638321_p2_funnel__13                                                                                    |      8|
|1094  |      mul_ln1118_169_fu_4760_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__50                                                                                    |      8|
|1095  |      mul_ln1118_151_fu_7098_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__25                                                                                    |      8|
|1096  |      add_ln703_298_fu_38638860_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_251_fu_38638579_p2_funnel__6                                                                                     |      8|
|1097  |      add_ln703_20_fu_38629041_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__25                                                                                    |      8|
|1098  |      mul_ln1118_40_fu_5368_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__101                                                                                      |      8|
|1099  |      add_ln703_71_reg_38698869_reg                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_28_reg_38698814_reg_funnel__24                                                                                   |      8|
|1100  |      mul_ln1118_100_fu_6784_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__34                                                                                    |      8|
|1101  |      mul_ln1118_118_fu_4582_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__81                                                                                    |      8|
|1102  |      add_ln703_218_fu_38638321_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_218_fu_38638321_p2_funnel                                                                                        |      8|
|1103  |      add_ln703_298_reg_38699838_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_302_reg_38699843_reg_funnel__3                                                                                   |      8|
|1104  |      mul_ln1118_249_fu_6975_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__64                                                                                    |      8|
|1105  |      mul_ln1118_281_fu_6394_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__12                                                                                    |      8|
|1106  |      add_ln703_302_reg_38699843_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_302_reg_38699843_reg_funnel                                                                                      |      8|
|1107  |      mul_ln1118_21_fu_4467_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__173                                                                                      |      8|
|1108  |      add_ln703_18_fu_38629031_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__19                                                                                    |      8|
|1109  |      add_ln703_70_fu_38629341_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_251_fu_38638579_p2_funnel__4                                                                                     |      8|
|1110  |      mul_ln1118_65_fu_5068_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__60                                                                                       |      8|
|1111  |      add_ln703_69_fu_38629331_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__184                                                                                      |      8|
|1112  |      add_ln703_70_reg_38698864_reg                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_118_reg_38698934_reg_funnel__1                                                                                   |      8|
|1113  |      mul_ln1118_91_fu_5398_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__88                                                                                       |      8|
|1114  |      add_ln703_150_fu_38629649_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__133                                                                                      |      8|
|1115  |      mul_ln1118_33_fu_4319_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__207                                                                                      |      8|
|1116  |      add_ln703_153_fu_38629665_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__18                                                                                    |      8|
|1117  |      mul_ln1118_109_fu_4700_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__77                                                                                       |      8|
|1118  |      add_ln703_156_fu_38629691_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__3                                                                                     |      8|
|1119  |      mul_ln1118_14_fu_5802_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__39                                                                                       |      8|
|1120  |      add_ln703_fu_38628971_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__28                                                                                    |      8|
|1121  |      mul_ln1118_177_fu_5293_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__58                                                                                    |      8|
|1122  |      add_ln703_202_fu_38638185_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_218_fu_38638321_p2_funnel__2                                                                                     |      8|
|1123  |      mul_ln1118_194_fu_4267_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__32                                                                                    |      8|
|1124  |      mul_ln1118_227_fu_5119_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__26                                                                                    |      8|
|1125  |      mul_ln1118_195_fu_4268_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__62                                                                                    |      8|
|1126  |      mul_ln1118_35_fu_4321_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__110                                                                                      |      8|
|1127  |      mul_ln1118_48_fu_7534_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__166                                                                                      |      8|
|1128  |      mul_ln1118_111_fu_5820_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__23                                                                                       |      8|
|1129  |      mul_ln1118_78_fu_7238_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__185                                                                                      |      8|
|1130  |      add_ln703_118_fu_38629573_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_251_fu_38638579_p2_funnel__5                                                                                     |      8|
|1131  |      mul_ln1118_93_fu_5050_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__125                                                                                      |      8|
|1132  |      add_ln703_116_fu_38629553_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_116_fu_38629553_p2_funnel                                                                                        |      8|
|1133  |      add_ln703_118_reg_38698934_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_118_reg_38698934_reg_funnel                                                                                      |      8|
|1134  |      mul_ln1118_16_fu_4940_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__38                                                                                       |      8|
|1135  |      add_ln703_14_fu_38628991_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__14                                                                                    |      8|
|1136  |      mul_ln1118_539_fu_4081_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__73                                                                                    |      8|
|1137  |      mul_ln1118_659_fu_3761_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__86                                                                                    |      8|
|1138  |      mul_ln1118_687_fu_5106_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__51                                                                                    |      8|
|1139  |      add_ln703_573_fu_38640496_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__65                                                                                    |      8|
|1140  |      add_ln703_570_fu_38640470_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__9                                                                                     |      8|
|1141  |      add_ln703_571_fu_38640480_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_218_fu_38638321_p2_funnel__8                                                                                     |      8|
|1142  |      mul_ln1118_236_fu_5945_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__38                                                                                    |      8|
|1143  |      mul_ln1118_360_fu_6859_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__45                                                                                    |      8|
|1144  |      mul_ln1118_221_fu_5345_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__27                                                                                    |      8|
|1145  |      mul_ln1118_269_fu_6093_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__37                                                                                    |      8|
|1146  |      mul_ln1118_174_fu_4448_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__52                                                                                    |      8|
|1147  |      add_ln703_329_fu_38639012_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_218_fu_38638321_p2_funnel__3                                                                                     |      8|
|1148  |      mul_ln1118_106_reg_2324379_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_28_reg_38698814_reg_funnel__25                                                                                   |      8|
|1149  |      add_ln703_130_fu_38629595_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__2                                                                                     |      8|
|1150  |      mul_ln1118_73_fu_7019_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__100                                                                                      |      8|
|1151  |      mul_ln1118_58_fu_4021_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__215                                                                                      |      8|
|1152  |      mul_ln1118_29_fu_4625_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__75                                                                                       |      8|
|1153  |      mul_ln1118_12_fu_6390_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__50                                                                                       |      8|
|1154  |      add_ln703_48_fu_38629257_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_251_fu_38638579_p2_funnel__7                                                                                     |      8|
|1155  |      mul_ln1118_502_fu_4162_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__76                                                                                    |      8|
|1156  |      mul_ln1118_551_fu_4567_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__11                                                                                    |      8|
|1157  |      mul_ln1118_368_fu_5304_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__44                                                                                    |      8|
|1158  |      mul_ln1118_166_fu_6256_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__69                                                                                    |      8|
|1159  |      mul_ln1118_198_fu_5834_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__35                                                                                    |      8|
|1160  |      add_ln703_291_reg_38699828_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_291_reg_38699828_reg_funnel                                                                                      |      8|
|1161  |      add_ln703_294_fu_38638834_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_294_fu_38638834_p2_funnel                                                                                        |      8|
|1162  |      add_ln703_295_fu_38638844_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_218_fu_38638321_p2_funnel__15                                                                                    |      8|
|1163  |      mul_ln1118_213_fu_6405_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__56                                                                                    |      8|
|1164  |      add_ln703_293_fu_38638824_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__16                                                                                    |      8|
|1165  |      add_ln703_17_fu_38629021_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__16                                                                                    |      8|
|1166  |      add_ln703_28_reg_38698814_reg                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_28_reg_38698814_reg_funnel__11                                                                                   |      8|
|1167  |      mul_ln1118_38_reg_2324222_reg                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_28_reg_38698814_reg_funnel__23                                                                                   |      8|
|1168  |      add_ln703_59_fu_38637548_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_261_fu_38638659_p2_funnel__2                                                                                     |      8|
|1169  |      add_ln703_166_fu_38638033_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_218_fu_38638321_p2_funnel__5                                                                                     |      8|
|1170  |      mul_ln1118_147_fu_4014_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__121                                                                                      |      8|
|1171  |      mul_ln1118_115_fu_3847_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__46                                                                                       |      8|
|1172  |      mul_ln1118_165_fu_6334_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__157                                                                                      |      8|
|1173  |      add_ln703_168_fu_38629739_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__44                                                                                       |      8|
|1174  |      mul_ln1118_81_fu_6009_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__87                                                                                    |      8|
|1175  |      mul_ln1118_278_fu_5138_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__3                                                                                     |      8|
|1176  |      mul_ln1118_408_fu_4350_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__77                                                                                    |      8|
|1177  |      mul_ln1118_389_fu_4573_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__68                                                                                    |      8|
|1178  |      mul_ln1118_554_fu_5844_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__4                                                                                     |      8|
|1179  |      mul_ln1118_704_fu_5796_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__41                                                                                    |      8|
|1180  |      mul_ln1118_189_fu_4060_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__84                                                                                    |      8|
|1181  |      mul_ln1118_206_fu_7003_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__36                                                                                    |      8|
|1182  |      add_ln703_250_fu_38638569_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel                                                                                        |      8|
|1183  |      mul_ln1118_253_fu_5496_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__70                                                                                    |      8|
|1184  |      add_ln703_249_fu_38638559_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__67                                                                                    |      8|
|1185  |      add_ln703_250_fu_38638569_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_351_fu_38639196_p2_funnel__1                                                                                     |      8|
|1186  |      add_ln703_251_fu_38638579_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_251_fu_38638579_p2_funnel                                                                                        |      8|
|1187  |      mul_ln1118_120_fu_7399_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__63                                                                                    |      8|
|1188  |      mul_ln1118_155_fu_6546_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__64                                                                                       |      8|
|1189  |      add_ln703_141_fu_38629637_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__57                                                                                       |      8|
|1190  |      add_ln703_141_reg_38698954_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1816_fu_38674881_p2_funnel__15                                                                                   |      8|
|1191  |      add_ln703_142_fu_38637922_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_142_fu_38637922_p2_funnel                                                                                        |      8|
|1192  |      add_ln703_251_reg_38699793_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_118_reg_38698934_reg_funnel__2                                                                                   |      8|
|1193  |      mul_ln1118_275_fu_7444_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__22                                                                                    |      8|
|1194  |      add_ln703_404_fu_38639540_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_218_fu_38638321_p2_funnel__10                                                                                    |      8|
|1195  |      mul_ln1118_380_fu_4253_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__48                                                                                    |      8|
|1196  |      add_ln703_403_fu_38639530_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__28                                                                                    |      8|
|1197  |      mul_ln1118_37_fu_6907_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__72                                                                                       |      8|
|1198  |      mul_ln1118_51_fu_6419_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__87                                                                                       |      8|
|1199  |      mul_ln1118_19_fu_4551_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__11                                                                                       |      8|
|1200  |      add_ln703_16_fu_38629011_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__13                                                                                    |      8|
|1201  |      mul_ln1118_96_fu_4609_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__53                                                                                       |      8|
|1202  |      mul_ln1118_64_fu_5228_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__55                                                                                    |      8|
|1203  |      mul_ln1118_128_fu_4745_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__78                                                                                    |      8|
|1204  |      mul_ln1118_146_fu_4741_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__21                                                                                    |      8|
|1205  |      mul_ln1118_114_fu_6472_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__23                                                                                    |      8|
|1206  |      mul_ln1118_261_fu_5412_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__20                                                                                    |      8|
|1207  |      mul_ln1118_245_reg_2324473_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_291_reg_38699828_reg_funnel__2                                                                                   |      8|
|1208  |      mul_ln1118_46_reg_2324245_reg                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_28_reg_38698814_reg_funnel__20                                                                                   |      8|
|1209  |      mul_ln203_fu_4290_p2                                                                        |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__15                                                                                       |      8|
|1210  |      add_ln703_25_fu_38629091_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_25_fu_38629091_p2_funnel                                                                                         |      8|
|1211  |      add_ln703_38_reg_38698839_reg                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_28_reg_38698814_reg_funnel__21                                                                                   |      8|
|1212  |      mul_ln1118_89_fu_3720_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__78                                                                                       |      8|
|1213  |      mul_ln1118_123_fu_6215_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__94                                                                                       |      8|
|1214  |      mul_ln1118_74_fu_6676_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__195                                                                                      |      8|
|1215  |      mul_ln1118_140_fu_6149_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__191                                                                                      |      8|
|1216  |      mul_ln1118_176_fu_4799_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__92                                                                                       |      8|
|1217  |      add_ln703_197_fu_38629853_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__161                                                                                      |      8|
|1218  |      mul_ln1118_158_fu_4870_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__206                                                                                      |      8|
|1219  |      mul_ln1118_59_reg_2324284_reg                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_28_reg_38698814_reg_funnel__19                                                                                   |      8|
|1220  |      mul_ln1118_563_fu_7371_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__83                                                                                    |      8|
|1221  |      add_ln703_1001_reg_38700623_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_291_reg_38699828_reg_funnel__3                                                                                   |      8|
|1222  |      mul_ln1118_188_fu_7218_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__8                                                                                     |      8|
|1223  |      add_ln703_245_fu_38638531_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__40                                                                                    |      8|
|1224  |      add_ln703_245_fu_38638531_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__75                                                                                    |      8|
|1225  |      add_ln703_245_fu_38638531_p2__1                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__43                                                                                    |      8|
|1226  |      add_ln703_245_fu_38638531_p2__2                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__39                                                                                    |      8|
|1227  |      mul_ln1118_71_fu_6201_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__115                                                                                      |      8|
|1228  |      add_ln703_105_fu_38629517_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__183                                                                                      |      8|
|1229  |      add_ln703_105_fu_38629517_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__123                                                                                      |      8|
|1230  |      add_ln703_105_fu_38629517_p2__1                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__27                                                                                       |      8|
|1231  |      add_ln703_21_fu_38629051_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__29                                                                                    |      8|
|1232  |      mul_ln1118_103_fu_7007_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__81                                                                                       |      8|
|1233  |      add_ln703_103_fu_38629497_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__32                                                                                       |      8|
|1234  |      add_ln703_105_reg_38698909_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_302_reg_38699843_reg_funnel__1                                                                                   |      8|
|1235  |      mul_ln1118_154_fu_4868_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__91                                                                                       |      8|
|1236  |      add_ln703_242_reg_38699019_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1816_fu_38674881_p2_funnel__12                                                                                   |      8|
|1237  |      add_ln703_35_fu_38629171_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__11                                                                                    |      8|
|1238  |      add_ln703_36_reg_38698829_reg                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1816_fu_38674881_p2_funnel__16                                                                                   |      8|
|1239  |      add_ln703_45_fu_38637502_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_294_fu_38638834_p2_funnel__1                                                                                     |      8|
|1240  |      mul_ln1118_57_reg_2324277_reg                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_28_reg_38698814_reg_funnel__15                                                                                   |      8|
|1241  |      mul_ln1118_105_fu_3740_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__180                                                                                      |      8|
|1242  |      mul_ln1118_173_fu_4798_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__122                                                                                      |      8|
|1243  |      mul_ln1118_121_fu_7385_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__189                                                                                      |      8|
|1244  |      add_ln703_161_fu_38629713_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel                                                                                        |      8|
|1245  |      mul_ln1118_145_fu_5525_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__17                                                                                    |      8|
|1246  |      add_ln703_209_fu_38638251_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__61                                                                                    |      8|
|1247  |      add_ln703_209_fu_38638251_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__54                                                                                    |      8|
|1248  |      add_ln703_209_fu_38638251_p2__1                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__31                                                                                    |      8|
|1249  |      add_ln703_209_fu_38638251_p2__2                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__80                                                                                    |      8|
|1250  |      add_ln703_209_fu_38638251_p2__3                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__18                                                                                    |      8|
|1251  |      add_ln703_231_fu_38667757_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__60                                                                                    |      8|
|1252  |      add_ln703_607_fu_38640681_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_218_fu_38638321_p2_funnel__1                                                                                     |      8|
|1253  |      mul_ln1118_575_fu_5212_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__66                                                                                    |      8|
|1254  |      add_ln703_606_fu_38640675_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__49                                                                                    |      8|
|1255  |      add_ln703_606_reg_38700198_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_606_reg_38700198_reg_funnel                                                                                      |      8|
|1256  |      mul_ln1118_398_fu_6145_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__79                                                                                    |      8|
|1257  |      add_ln703_359_fu_38639268_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__2                                                                                     |      8|
|1258  |      mul_ln1118_347_fu_4805_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__33                                                                                    |      8|
|1259  |      add_ln703_357_fu_38639248_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__29                                                                                    |      8|
|1260  |      mul_ln1118_331_fu_7347_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__24                                                                                    |      8|
|1261  |      add_ln703_355_fu_38639232_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__6                                                                                     |      8|
|1262  |      mul_ln1118_289_fu_5645_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__93                                                                                       |      8|
|1263  |      add_ln703_281_fu_38629891_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__31                                                                                    |      8|
|1264  |      add_ln703_282_reg_38699024_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1816_fu_38674881_p2_funnel__7                                                                                    |      8|
|1265  |      add_ln703_79_fu_38629371_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__21                                                                                    |      8|
|1266  |      mul_ln1118_77_fu_6119_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__73                                                                                       |      8|
|1267  |      mul_ln1118_34_fu_4879_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__193                                                                                      |      8|
|1268  |      add_ln703_13_fu_38628981_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__8                                                                                     |      8|
|1269  |      mul_ln1118_15_fu_4680_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__40                                                                                       |      8|
|1270  |      add_ln703_78_reg_38698879_reg                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_302_reg_38699843_reg_funnel__4                                                                                   |      8|
|1271  |      mul_ln1118_92_reg_2324348_reg                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_28_reg_38698814_reg_funnel__22                                                                                   |      8|
|1272  |      mul_ln1118_143_fu_6772_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__96                                                                                       |      8|
|1273  |      add_ln703_135_fu_38629621_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__216                                                                                      |      8|
|1274  |      add_ln703_135_reg_38698949_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1816_fu_38674881_p2_funnel__10                                                                                   |      8|
|1275  |      mul_ln1118_274_fu_5445_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__88                                                                                    |      8|
|1276  |      mul_ln1118_415_fu_7267_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__10                                                                                    |      8|
|1277  |      mul_ln1118_675_reg_2324162_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_291_reg_38699828_reg_funnel__1                                                                                   |      8|
|1278  |      mul_ln1118_618_fu_6757_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__47                                                                                    |      8|
|1279  |      mul_ln1118_692_fu_5044_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__57                                                                                    |      8|
|1280  |      mul_ln1118_509_fu_5532_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__1                                                                                     |      8|
|1281  |      mul_ln1118_390_fu_5360_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__5                                                                                     |      8|
|1282  |      mul_ln1118_171_fu_3763_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__89                                                                                       |      8|
|1283  |      mul_ln1118_204_fu_5747_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__129                                                                                      |      8|
|1284  |      mul_ln1118_187_fu_6828_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__143                                                                                      |      8|
|1285  |      mul_ln1118_153_fu_4867_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel                                                                                           |      8|
|1286  |      mul_ln1118_134_fu_7321_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__102                                                                                      |      8|
|1287  |      add_ln703_189_reg_38698999_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_302_reg_38699843_reg_funnel__2                                                                                   |      8|
|1288  |      mul_ln1118_102_fu_5888_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__128                                                                                      |      8|
|1289  |      add_ln703_94_fu_38629427_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__20                                                                                    |      8|
|1290  |      add_ln703_96_fu_38629443_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__23                                                                                    |      8|
|1291  |      mul_ln1118_25_fu_5599_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__137                                                                                      |      8|
|1292  |      mul_ln1118_310_fu_3709_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__74                                                                                    |      8|
|1293  |      add_ln703_344_fu_38639142_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__30                                                                                    |      8|
|1294  |      mul_ln1118_265_fu_6978_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__72                                                                                    |      8|
|1295  |      add_ln703_343_fu_38639132_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_218_fu_38638321_p2_funnel__9                                                                                     |      8|
|1296  |      add_ln703_353_fu_38639216_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_251_fu_38638579_p2_funnel__3                                                                                     |      8|
|1297  |      mul_ln1118_251_fu_5456_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__82                                                                                    |      8|
|1298  |      add_ln703_341_fu_38639116_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_218_fu_38638321_p2_funnel__14                                                                                    |      8|
|1299  |      mul_ln1118_340_fu_7009_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__85                                                                                    |      8|
|1300  |      add_ln703_350_fu_38639187_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1816_fu_38674881_p2_funnel__14                                                                                   |      8|
|1301  |      add_ln703_351_fu_38639196_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_351_fu_38639196_p2_funnel                                                                                        |      8|
|1302  |      add_ln703_353_fu_38639216_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_251_fu_38638579_p2_funnel__2                                                                                     |      8|
|1303  |      mul_ln1118_324_fu_7364_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__213                                                                                      |      8|
|1304  |      add_ln703_347_reg_38699039_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1816_fu_38674881_p2_funnel__11                                                                                   |      8|
|1305  |      add_ln703_353_reg_38699888_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_118_reg_38698934_reg_funnel__3                                                                                   |      8|
|1306  |      add_ln703_397_fu_38639488_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_218_fu_38638321_p2_funnel__11                                                                                    |      8|
|1307  |      mul_ln1118_317_fu_7048_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__59                                                                                    |      8|
|1308  |      add_ln703_396_fu_38639478_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_218_fu_38638321_p2_funnel__12                                                                                    |      8|
|1309  |      mul_ln1118_756_fu_5484_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__13                                                                                    |      8|
|1310  |      mul_ln1118_702_fu_7362_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__53                                                                                    |      8|
|1311  |      mul_ln1118_312_fu_5337_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_250_fu_38638569_p2_funnel__15                                                                                    |      8|
|1312  |      add_ln703_462_fu_38639844_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_218_fu_38638321_p2_funnel__7                                                                                     |      8|
|1313  |      mul_ln1118_267_reg_2324358_reg                                                              |mul_ln1118_267_reg_2324358_reg_funnel                                                                                                                                                                                                                                          |      8|
|1314  |      mul_ln1118_471_fu_4054_p2                                                                   |mul_ln1118_503_fu_6549_p2_funnel__2                                                                                                                                                                                                                                            |      8|
|1315  |      mul_ln1118_489_fu_4459_p2                                                                   |mul_ln1118_503_fu_6549_p2_funnel__1                                                                                                                                                                                                                                            |      8|
|1316  |      mul_ln1118_503_fu_6549_p2                                                                   |mul_ln1118_503_fu_6549_p2_funnel                                                                                                                                                                                                                                               |      8|
|1317  |      add_ln703_316_fu_38638938_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_261_fu_38638659_p2_funnel__1                                                                                     |      8|
|1318  |      mul_ln1118_594_fu_4678_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__135                                                                                      |      8|
|1319  |      add_ln703_497_reg_38699044_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1816_fu_38674881_p2_funnel__1                                                                                    |      8|
|1320  |      mul_ln1118_226_fu_3962_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__130                                                                                      |      8|
|1321  |      add_ln703_284_fu_38629907_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__48                                                                                       |      8|
|1322  |      mul_ln1118_94_fu_5430_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__208                                                                                      |      8|
|1323  |      add_ln703_106_reg_38698914_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_28_reg_38698814_reg_funnel__16                                                                                   |      8|
|1324  |      mul_ln1118_49_fu_6417_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__145                                                                                      |      8|
|1325  |      mul_ln1118_79_fu_5499_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__118                                                                                      |      8|
|1326  |      add_ln703_81_fu_38629377_p2__0                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__164                                                                                      |      8|
|1327  |      mul_ln1118_62_fu_7270_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__153                                                                                      |      8|
|1328  |      mul_ln1118_55_fu_4839_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__214                                                                                      |      8|
|1329  |      mul_ln1118_10_fu_5676_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__162                                                                                      |      8|
|1330  |      add_ln703_34_fu_38629161_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__6                                                                                     |      8|
|1331  |      mul_ln1118_69_fu_5629_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__151                                                                                      |      8|
|1332  |      mul_ln1118_113_fu_6269_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__80                                                                                       |      8|
|1333  |      add_ln703_109_reg_38698919_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1816_fu_38674881_p2_funnel__18                                                                                   |      8|
|1334  |      mul_ln1118_36_fu_5008_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__154                                                                                      |      8|
|1335  |      add_ln703_56_fu_38629301_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__24                                                                                       |      8|
|1336  |      add_ln703_56_fu_38629301_p2__0                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_28_reg_38698814_reg_funnel__18                                                                                   |      8|
|1337  |      add_ln703_15_fu_38629001_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__26                                                                                    |      8|
|1338  |      mul_ln1118_366_reg_2324114_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_431_reg_38700008_reg_funnel__1                                                                                   |      8|
|1339  |      mul_ln1118_43_fu_6992_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__127                                                                                      |      8|
|1340  |      add_ln703_44_fu_38629231_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__25                                                                                       |      8|
|1341  |      add_ln703_22_fu_38629061_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__22                                                                                    |      8|
|1342  |      add_ln703_44_fu_38629231_p2__0                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_44_fu_38629231_p2__0_funnel                                                                                      |      8|
|1343  |      mul_ln1118_87_fu_4115_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__10                                                                                       |      8|
|1344  |      add_ln703_87_fu_38629409_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__62                                                                                       |      8|
|1345  |      mul_ln1118_130_fu_5929_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__4                                                                                        |      8|
|1346  |      mul_ln1118_148_fu_5527_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__29                                                                                       |      8|
|1347  |      mul_ln1118_116_fu_5714_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__59                                                                                       |      8|
|1348  |      mul_ln1118_617_fu_6272_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__54                                                                                       |      8|
|1349  |      mul_ln1118_346_fu_6355_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__8                                                                                        |      8|
|1350  |      add_ln703_372_fu_38639358_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__40                                                                                       |      8|
|1351  |      add_ln703_372_fu_38639358_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__32                                                                                       |      8|
|1352  |      add_ln703_372_reg_38699918_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_450_reg_38700033_reg_funnel__1                                                                                   |      8|
|1353  |      mul_ln1118_414_fu_6452_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__17                                                                                       |      8|
|1354  |      mul_ln1118_362_fu_3734_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__48                                                                                       |      8|
|1355  |      add_ln703_365_fu_38639306_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__49                                                                                       |      8|
|1356  |      mul_ln1118_432_fu_5640_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__42                                                                                       |      8|
|1357  |      mul_ln1118_240_fu_4878_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__58                                                                                       |      8|
|1358  |      mul_ln1118_225_fu_5118_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__15                                                                                       |      8|
|1359  |      mul_ln1118_477_fu_6110_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__1                                                                                        |      8|
|1360  |      add_ln703_427_fu_38639638_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_427_fu_38639638_p2_funnel                                                                                        |      8|
|1361  |      mul_ln1118_508_fu_3930_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel                                                                                           |      8|
|1362  |      add_ln703_426_fu_38639628_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__21                                                                                       |      8|
|1363  |      add_ln703_745_fu_38669059_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_745_fu_38669059_p2_funnel                                                                                        |      8|
|1364  |      mul_ln1118_448_fu_5624_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__57                                                                                       |      8|
|1365  |      mul_ln1118_463_fu_4402_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__19                                                                                       |      8|
|1366  |      add_ln703_155_fu_38629681_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__199                                                                                      |      8|
|1367  |      mul_ln1118_524_fu_5547_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__33                                                                                       |      8|
|1368  |      mul_ln1118_590_fu_6694_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__55                                                                                       |      8|
|1369  |      mul_ln1118_345_fu_5153_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__46                                                                                       |      8|
|1370  |      mul_ln1118_377_fu_6925_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__36                                                                                       |      8|
|1371  |      mul_ln1118_329_fu_7345_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__31                                                                                       |      8|
|1372  |      add_ln703_777_fu_38641580_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_427_fu_38639638_p2_funnel__1                                                                                     |      8|
|1373  |      mul_ln1118_832_fu_5887_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__44                                                                                       |      8|
|1374  |      mul_ln1118_422_fu_4882_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__10                                                                                       |      8|
|1375  |      mul_ln1118_467_fu_7450_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__6                                                                                        |      8|
|1376  |      mul_ln1118_248_fu_3931_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__30                                                                                       |      8|
|1377  |      mul_ln1118_98_fu_4396_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__7                                                                                        |      8|
|1378  |      add_ln703_177_fu_38638098_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__14                                                                                       |      8|
|1379  |      add_ln703_177_fu_38638098_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__56                                                                                       |      8|
|1380  |      mul_ln1118_66_fu_4441_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__24                                                                                       |      8|
|1381  |      add_ln703_175_fu_38638078_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__20                                                                                       |      8|
|1382  |      mul_ln1118_394_fu_5363_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__43                                                                                       |      8|
|1383  |      mul_ln1118_445_fu_5544_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__37                                                                                       |      8|
|1384  |      mul_ln1118_222_fu_7459_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__27                                                                                       |      8|
|1385  |      mul_ln1118_375_fu_4509_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__3                                                                                        |      8|
|1386  |      mul_ln1118_157_fu_4748_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__47                                                                                       |      8|
|1387  |      mul_ln1118_175_fu_6446_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__60                                                                                       |      8|
|1388  |      mul_ln1118_474_fu_4456_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__45                                                                                       |      8|
|1389  |      add_ln703_450_fu_38639784_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__16                                                                                       |      8|
|1390  |      add_ln703_450_fu_38639784_p2__0                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__23                                                                                       |      8|
|1391  |      add_ln703_450_reg_38700033_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_450_reg_38700033_reg_funnel                                                                                      |      8|
|1392  |      mul_ln1118_107_fu_4084_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__41                                                                                       |      8|
|1393  |      mul_ln1118_429_fu_6448_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__53                                                                                       |      8|
|1394  |      mul_ln1118_313_fu_6147_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__34                                                                                       |      8|
|1395  |      add_ln703_445_fu_38639738_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_453_fu_38639800_p2_funnel__1                                                                                     |      8|
|1396  |      mul_ln1118_555_fu_5069_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__25                                                                                       |      8|
|1397  |      add_ln703_456_fu_38639822_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_427_fu_38639638_p2_funnel__2                                                                                     |      8|
|1398  |      mul_ln1118_522_fu_4759_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__12                                                                                       |      8|
|1399  |      mul_ln1118_88_fu_5237_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__28                                                                                       |      8|
|1400  |      mul_ln1118_490_fu_6025_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__22                                                                                       |      8|
|1401  |      add_ln703_454_fu_38639810_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__18                                                                                       |      8|
|1402  |      mul_ln1118_505_fu_6601_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__13                                                                                       |      8|
|1403  |      add_ln703_453_fu_38639800_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_453_fu_38639800_p2_funnel                                                                                        |      8|
|1404  |      add_ln703_23_fu_38629071_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__1                                                                                     |      8|
|1405  |      add_ln703_37_reg_38698834_reg                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_28_reg_38698814_reg_funnel__27                                                                                   |      8|
|1406  |      add_ln703_49_fu_38637512_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__2                                                                                        |      8|
|1407  |      add_ln703_431_reg_38700008_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_431_reg_38700008_reg_funnel                                                                                      |      8|
|1408  |      mul_ln1118_122_fu_7030_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__35                                                                                       |      8|
|1409  |      mul_ln1118_139_fu_7063_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__5                                                                                        |      8|
|1410  |      mul_ln1118_460_fu_5963_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__52                                                                                       |      8|
|1411  |      add_ln703_433_fu_38639660_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__50                                                                                       |      8|
|1412  |      mul_ln1118_150_fu_7097_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__51                                                                                       |      8|
|1413  |      mul_ln1118_168_fu_4734_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__11                                                                                       |      8|
|1414  |      mul_ln1118_215_fu_5254_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__26                                                                                       |      8|
|1415  |      mul_ln1118_232_fu_6680_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__39                                                                                       |      8|
|1416  |      mul_ln1118_67_fu_4442_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__38                                                                                       |      8|
|1417  |      mul_ln1118_83_fu_6794_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_508_fu_3930_p2_funnel__9                                                                                        |      8|
|1418  |      mul_ln1118_39_fu_7044_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__186                                                                                      |      8|
|1419  |      add_ln703_60_reg_38698854_reg                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_28_reg_38698814_reg_funnel__26                                                                                   |      8|
|1420  |      add_ln703_30_fu_38629133_p2                                                                 |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_161_fu_38629713_p2_funnel__32                                                                                    |      8|
|1421  |      add_ln703_31_reg_38698819_reg                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_28_reg_38698814_reg_funnel__12                                                                                   |      8|
|1422  |      mul_ln1118_99_fu_7005_p2                                                                    |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__178                                                                                      |      8|
|1423  |      mul_ln1118_132_fu_5869_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__35                                                                                       |      8|
|1424  |      mul_ln1118_241_fu_4078_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__84                                                                                       |      8|
|1425  |      add_ln703_285_reg_38699029_reg                                                              |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_28_reg_38698814_reg_funnel__17                                                                                   |      8|
|1426  |      mul_ln1118_179_fu_4242_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__2                                                                                        |      8|
|1427  |      mul_ln1118_144_fu_6287_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__176                                                                                      |      8|
|1428  |      add_ln703_261_fu_38638659_p2                                                                |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_261_fu_38638659_p2_funnel                                                                                        |      8|
|1429  |      mul_ln1118_244_fu_7433_p2                                                                   |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_153_fu_4867_p2_funnel__98                                                                                       |      8|
|1430  |      add_ln703_1816_fu_38674881_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1816_fu_38674881_p2_funnel                                                                                       |      8|
|1431  |      mul_ln1118_2192_fu_6371_p2                                                                  |mul_ln1118_2158_fu_7221_p2_funnel__1                                                                                                                                                                                                                                           |      8|
|1432  |      mul_ln1118_2158_fu_7221_p2                                                                  |mul_ln1118_2158_fu_7221_p2_funnel                                                                                                                                                                                                                                              |      8|
|1433  |      mul_ln1118_2174_fu_6936_p2                                                                  |mul_ln1118_2158_fu_7221_p2_funnel__2                                                                                                                                                                                                                                           |      8|
|1434  |      mul_ln1118_1796_fu_5621_p2                                                                  |mul_ln1118_2158_fu_7221_p2_funnel__5                                                                                                                                                                                                                                           |      8|
|1435  |      mul_ln1118_1807_fu_5768_p2                                                                  |mul_ln1118_2158_fu_7221_p2_funnel__9                                                                                                                                                                                                                                           |      8|
|1436  |      mul_ln1118_2187_fu_6952_p2                                                                  |mul_ln1118_2158_fu_7221_p2_funnel__6                                                                                                                                                                                                                                           |      8|
|1437  |      mul_ln1118_2220_fu_6357_p2                                                                  |mul_ln1118_2158_fu_7221_p2_funnel__3                                                                                                                                                                                                                                           |      8|
|1438  |      mul_ln1118_2054_fu_3910_p2                                                                  |mul_ln1118_2158_fu_7221_p2_funnel__7                                                                                                                                                                                                                                           |      8|
|1439  |      mul_ln1118_2170_fu_4128_p2                                                                  |mul_ln1118_2158_fu_7221_p2_funnel__11                                                                                                                                                                                                                                          |      8|
|1440  |      mul_ln1118_2355_fu_5761_p2                                                                  |mul_ln1118_2158_fu_7221_p2_funnel__8                                                                                                                                                                                                                                           |      8|
|1441  |      add_ln703_2104_reg_38700828_reg                                                             |add_ln703_2104_reg_38700828_reg_funnel                                                                                                                                                                                                                                         |      8|
|1442  |      mul_ln1118_2033_fu_5748_p2                                                                  |mul_ln1118_2158_fu_7221_p2_funnel__4                                                                                                                                                                                                                                           |      8|
|1443  |      mul_ln1118_2419_fu_3777_p2                                                                  |mul_ln1118_2158_fu_7221_p2_funnel__10                                                                                                                                                                                                                                          |      8|
|1444  |      mul_ln1118_1171_reg_2324458_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_1171_reg_2324458_reg_funnel                                                                                     |      8|
|1445  |      mul_ln1118_1454_fu_5658_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__1                                                                                       |      8|
|1446  |      mul_ln1118_1482_fu_6796_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__4                                                                                       |      8|
|1447  |      mul_ln1118_1240_fu_4681_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__7                                                                                       |      8|
|1448  |      add_ln703_2886_fu_38681586_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_2886_fu_38681586_p2_funnel                                                                                       |      8|
|1449  |      mul_ln1118_1588_fu_6116_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__51                                                                                      |      8|
|1450  |      mul_ln1118_1402_fu_7311_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__19                                                                                      |      8|
|1451  |      mul_ln1118_1355_fu_7460_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__24                                                                                      |      8|
|1452  |      mul_ln1118_1401_fu_7275_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__50                                                                                      |      8|
|1453  |      mul_ln1118_1431_fu_4883_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__52                                                                                      |      8|
|1454  |      mul_ln1118_1286_fu_5926_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__21                                                                                      |      8|
|1455  |      mul_ln1118_1376_fu_6411_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__25                                                                                      |      8|
|1456  |      mul_ln1118_1250_fu_6667_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__27                                                                                      |      8|
|1457  |      mul_ln1118_1491_fu_7077_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__26                                                                                      |      8|
|1458  |      mul_ln1118_1656_fu_4757_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__30                                                                                      |      8|
|1459  |      add_ln703_1691_fu_38674068_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_2886_fu_38681586_p2_funnel__1                                                                                    |      8|
|1460  |      mul_ln1118_1417_fu_5257_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__9                                                                                       |      8|
|1461  |      add_ln703_1689_fu_38674048_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_2886_fu_38681586_p2_funnel__2                                                                                    |      8|
|1462  |      mul_ln1118_1755_fu_5644_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__29                                                                                      |      8|
|1463  |      mul_ln1118_1771_fu_5819_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__31                                                                                      |      8|
|1464  |      mul_ln1118_1738_fu_4654_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__22                                                                                      |      8|
|1465  |      mul_ln1118_1548_fu_6245_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__18                                                                                      |      8|
|1466  |      mul_ln1118_2106_fu_4130_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__42                                                                                      |      8|
|1467  |      mul_ln1118_1252_fu_6846_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__49                                                                                      |      8|
|1468  |      mul_ln1118_1478_fu_3822_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__45                                                                                      |      8|
|1469  |      mul_ln1118_1775_fu_7405_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__53                                                                                      |      8|
|1470  |      mul_ln1118_2423_fu_7187_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel                                                                                          |      8|
|1471  |      add_ln703_3274_reg_38703573_reg                                                             |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_3274_reg_38703573_reg_funnel                                                                                     |      8|
|1472  |      mul_ln1118_1758_fu_4572_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__5                                                                                       |      8|
|1473  |      add_ln703_3271_fu_38683961_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__3                                                                                       |      8|
|1474  |      mul_ln1118_1743_fu_5900_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__32                                                                                      |      8|
|1475  |      mul_ln1118_1863_fu_7370_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__36                                                                                      |      8|
|1476  |      mul_ln1118_1386_fu_5915_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__38                                                                                      |      8|
|1477  |      add_ln703_1849_fu_38675093_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__39                                                                                      |      8|
|1478  |      mul_ln1118_1597_fu_5405_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__6                                                                                       |      8|
|1479  |      mul_ln1118_1557_fu_7028_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__12                                                                                      |      8|
|1480  |      mul_ln1118_2910_fu_6662_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__14                                                                                      |      8|
|1481  |      mul_ln1118_1777_fu_6254_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__17                                                                                      |      8|
|1482  |      mul_ln1118_1606_fu_5061_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__23                                                                                      |      8|
|1483  |      mul_ln1118_1372_fu_4667_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__55                                                                                      |      8|
|1484  |      mul_ln1118_1334_fu_7598_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__15                                                                                      |      8|
|1485  |      mul_ln1118_1350_fu_4557_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__54                                                                                      |      8|
|1486  |      add_ln703_2403_fu_38678544_p2                                                               |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_2886_fu_38681586_p2_funnel__3                                                                                    |      8|
|1487  |      mul_ln1118_1594_fu_7341_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__2                                                                                       |      8|
|1488  |      mul_ln1118_1623_fu_5341_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__13                                                                                      |      8|
|1489  |      mul_ln1118_1249_fu_3904_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__8                                                                                       |      8|
|1490  |      mul_ln1118_1375_fu_4972_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__16                                                                                      |      8|
|1491  |      mul_ln1118_1430_fu_5396_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__20                                                                                      |      8|
|1492  |      mul_ln1118_1462_fu_6418_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__35                                                                                      |      8|
|1493  |      mul_ln1118_1248_fu_5162_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__34                                                                                      |      8|
|1494  |      mul_ln1118_1179_fu_7355_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__48                                                                                      |      8|
|1495  |      mul_ln1118_1745_fu_4664_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__44                                                                                      |      8|
|1496  |      mul_ln1118_1762_fu_6263_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__33                                                                                      |      8|
|1497  |      mul_ln1118_1608_fu_3942_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__11                                                                                      |      8|
|1498  |      mul_ln1118_1654_fu_4404_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__47                                                                                      |      8|
|1499  |      mul_ln1118_1593_fu_6122_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__41                                                                                      |      8|
|1500  |      mul_ln1118_1553_fu_4046_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__10                                                                                      |      8|
|1501  |      mul_ln1118_1569_fu_4006_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__37                                                                                      |      8|
|1502  |      mul_ln1118_1415_fu_4271_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__28                                                                                      |      8|
|1503  |      mul_ln1118_1538_fu_4003_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__43                                                                                      |      8|
|1504  |      mul_ln1118_1400_fu_5812_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__40                                                                                      |      8|
|1505  |      mul_ln1118_1389_fu_6227_p2                                                                  |\dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/mul_ln1118_2423_fu_7187_p2_funnel__46                                                                                      |      8|
|1506  |  dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0                             |dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_s                                                                                                                                                                                                             |   4631|
|1507  |    grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435                 |dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s                                                                                                                                                                                                             |   3846|
|1508  |      mul_ln1118_3010_fu_492_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__80                                                                                           |      8|
|1509  |      mul_ln1118_3046_fu_453_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__1                                                                                            |      8|
|1510  |      mul_ln708_33_fu_462_p2                                                                      |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__6                                                                                            |      8|
|1511  |      mul_ln708_7_fu_455_p2                                                                       |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__43                                                                                           |      8|
|1512  |      mul_ln708_27_fu_513_p2                                                                      |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__47                                                                                           |      8|
|1513  |      mul_ln1118_3035_fu_518_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__79                                                                                           |      8|
|1514  |      mul_ln1118_3025_fu_434_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__78                                                                                           |      8|
|1515  |      mul_ln1118_3023_fu_489_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__56                                                                                           |      8|
|1516  |      mul_ln1118_3052_fu_505_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__63                                                                                           |      8|
|1517  |      mul_ln708_25_fu_440_p2                                                                      |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__58                                                                                           |      8|
|1518  |      mul_ln1118_3028_fu_439_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__68                                                                                           |      8|
|1519  |      mul_ln1118_3030_fu_524_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__64                                                                                           |      8|
|1520  |      mul_ln708_4_fu_500_p2                                                                       |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__75                                                                                           |      8|
|1521  |      mul_ln708_10_fu_443_p2                                                                      |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__71                                                                                           |      8|
|1522  |      mul_ln1118_3013_fu_452_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__42                                                                                           |      8|
|1523  |      mul_ln708_fu_448_p2                                                                         |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__7                                                                                            |      8|
|1524  |      mul_ln708_1_fu_441_p2                                                                       |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln1118_3011_fu_464_p2_funnel__1                                                                                         |      8|
|1525  |      mul_ln708_11_fu_515_p2                                                                      |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__52                                                                                           |      8|
|1526  |      mul_ln708_19_fu_469_p2                                                                      |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__55                                                                                           |      8|
|1527  |      mul_ln1118_3043_fu_473_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__17                                                                                           |      8|
|1528  |      mul_ln1118_3047_fu_527_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__18                                                                                           |      8|
|1529  |      mul_ln1118_3049_fu_479_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__14                                                                                           |      8|
|1530  |      mul_ln1118_3038_fu_483_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__15                                                                                           |      8|
|1531  |      mul_ln708_21_fu_458_p2                                                                      |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__13                                                                                           |      8|
|1532  |      mul_ln708_31_fu_517_p2                                                                      |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__12                                                                                           |      8|
|1533  |      mul_ln1118_3026_fu_456_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__20                                                                                           |      8|
|1534  |      mul_ln1118_3040_fu_428_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__21                                                                                           |      8|
|1535  |      mul_ln708_34_fu_487_p2                                                                      |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__48                                                                                           |      8|
|1536  |      mul_ln1118_3014_fu_514_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__34                                                                                           |      8|
|1537  |      mul_ln708_8_fu_522_p2                                                                       |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__65                                                                                           |      8|
|1538  |      mul_ln1118_3020_fu_430_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__44                                                                                           |      8|
|1539  |      mul_ln1118_3029_fu_497_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__67                                                                                           |      8|
|1540  |      mul_ln708_29_fu_502_p2                                                                      |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__62                                                                                           |      8|
|1541  |      mul_ln1118_fu_481_p2                                                                        |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__35                                                                                           |      8|
|1542  |      mul_ln708_15_fu_485_p2                                                                      |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__23                                                                                           |      8|
|1543  |      mul_ln708_13_fu_459_p2                                                                      |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__38                                                                                           |      8|
|1544  |      mul_ln708_23_fu_498_p2                                                                      |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__50                                                                                           |      8|
|1545  |      mul_ln708_12_fu_495_p2                                                                      |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel                                                                                               |      8|
|1546  |      mul_ln708_30_fu_432_p2                                                                      |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__49                                                                                           |      8|
|1547  |      mul_ln1118_3041_fu_508_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__54                                                                                           |      8|
|1548  |      mul_ln1118_3053_fu_477_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__61                                                                                           |      8|
|1549  |      mul_ln1118_3015_fu_476_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__60                                                                                           |      8|
|1550  |      mul_ln708_22_fu_460_p2                                                                      |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__59                                                                                           |      8|
|1551  |      mul_ln1118_3032_fu_444_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__57                                                                                           |      8|
|1552  |      mul_ln1118_3054_fu_442_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__28                                                                                           |      8|
|1553  |      mul_ln708_5_fu_491_p2                                                                       |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__26                                                                                           |      8|
|1554  |      mul_ln1118_3044_fu_451_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__24                                                                                           |      8|
|1555  |      mul_ln1118_3017_fu_510_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__22                                                                                           |      8|
|1556  |      mul_ln708_14_fu_449_p2                                                                      |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__31                                                                                           |      8|
|1557  |      mul_ln708_20_fu_467_p2                                                                      |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__30                                                                                           |      8|
|1558  |      mul_ln1118_3009_fu_503_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__29                                                                                           |      8|
|1559  |      mul_ln1118_3050_fu_472_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__27                                                                                           |      8|
|1560  |      mul_ln708_32_fu_446_p2                                                                      |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__25                                                                                           |      8|
|1561  |      mul_ln1118_3033_fu_465_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__40                                                                                           |      8|
|1562  |      mul_ln1118_3042_fu_468_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__41                                                                                           |      8|
|1563  |      mul_ln1118_3016_fu_516_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__32                                                                                           |      8|
|1564  |      mul_ln1118_3055_fu_525_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__72                                                                                           |      8|
|1565  |      mul_ln708_16_fu_521_p2                                                                      |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__33                                                                                           |      8|
|1566  |      mul_ln1118_3036_fu_435_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__51                                                                                           |      8|
|1567  |      mul_ln708_17_fu_454_p2                                                                      |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__10                                                                                           |      8|
|1568  |      mul_ln708_24_fu_463_p2                                                                      |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__11                                                                                           |      8|
|1569  |      mul_ln708_3_fu_526_p2                                                                       |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__8                                                                                            |      8|
|1570  |      mul_ln708_9_fu_490_p2                                                                       |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__46                                                                                           |      8|
|1571  |      mul_ln1118_3021_fu_474_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__45                                                                                           |      8|
|1572  |      mul_ln1118_3012_fu_511_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__77                                                                                           |      8|
|1573  |      mul_ln1118_3045_fu_499_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__76                                                                                           |      8|
|1574  |      mul_ln1118_3039_fu_457_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__19                                                                                           |      8|
|1575  |      mul_ln1118_3011_fu_464_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln1118_3011_fu_464_p2_funnel                                                                                            |      8|
|1576  |      mul_ln708_28_fu_480_p2                                                                      |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__16                                                                                           |      8|
|1577  |      mul_ln708_6_fu_471_p2                                                                       |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__9                                                                                            |      8|
|1578  |      mul_ln1118_3051_fu_466_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__5                                                                                            |      8|
|1579  |      mul_ln708_18_fu_519_p2                                                                      |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__2                                                                                            |      8|
|1580  |      mul_ln1118_3018_fu_450_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__3                                                                                            |      8|
|1581  |      mul_ln1118_3024_fu_494_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__4                                                                                            |      8|
|1582  |      mul_ln708_26_fu_504_p2                                                                      |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__36                                                                                           |      8|
|1583  |      mul_ln708_35_fu_433_p2                                                                      |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__37                                                                                           |      8|
|1584  |      mul_ln708_2_fu_488_p2                                                                       |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__39                                                                                           |      8|
|1585  |      mul_ln1118_3037_fu_523_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__66                                                                                           |      8|
|1586  |      mul_ln1118_3048_fu_520_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__53                                                                                           |      8|
|1587  |      mul_ln1118_3022_fu_509_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__74                                                                                           |      8|
|1588  |      mul_ln1118_3027_fu_482_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__73                                                                                           |      8|
|1589  |      mul_ln1118_3019_fu_506_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__70                                                                                           |      8|
|1590  |      mul_ln1118_3034_fu_493_p2                                                                   |\dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_28_10_5_3_0_config13_s_fu_435/mul_ln708_12_fu_495_p2_funnel__69                                                                                           |      8|
|1591  |  layer10_out_V_data_0_V_U                                                                        |fifo_w41_d1_A                                                                                                                                                                                                                                                                  |    100|
|1592  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_103                                                                                                                                                                                                                                                     |     90|
|1593  |  layer10_out_V_data_10_V_U                                                                       |fifo_w41_d1_A_0                                                                                                                                                                                                                                                                |    103|
|1594  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_102                                                                                                                                                                                                                                                     |     92|
|1595  |  layer10_out_V_data_11_V_U                                                                       |fifo_w41_d1_A_1                                                                                                                                                                                                                                                                |    103|
|1596  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_101                                                                                                                                                                                                                                                     |     90|
|1597  |  layer10_out_V_data_12_V_U                                                                       |fifo_w41_d1_A_2                                                                                                                                                                                                                                                                |    102|
|1598  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_100                                                                                                                                                                                                                                                     |     92|
|1599  |  layer10_out_V_data_13_V_U                                                                       |fifo_w41_d1_A_3                                                                                                                                                                                                                                                                |    105|
|1600  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_99                                                                                                                                                                                                                                                      |     95|
|1601  |  layer10_out_V_data_14_V_U                                                                       |fifo_w41_d1_A_4                                                                                                                                                                                                                                                                |    103|
|1602  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_98                                                                                                                                                                                                                                                      |     93|
|1603  |  layer10_out_V_data_15_V_U                                                                       |fifo_w41_d1_A_5                                                                                                                                                                                                                                                                |    100|
|1604  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_97                                                                                                                                                                                                                                                      |     90|
|1605  |  layer10_out_V_data_16_V_U                                                                       |fifo_w41_d1_A_6                                                                                                                                                                                                                                                                |    100|
|1606  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_96                                                                                                                                                                                                                                                      |     90|
|1607  |  layer10_out_V_data_17_V_U                                                                       |fifo_w41_d1_A_7                                                                                                                                                                                                                                                                |    102|
|1608  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_95                                                                                                                                                                                                                                                      |     92|
|1609  |  layer10_out_V_data_18_V_U                                                                       |fifo_w41_d1_A_8                                                                                                                                                                                                                                                                |    103|
|1610  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_94                                                                                                                                                                                                                                                      |     93|
|1611  |  layer10_out_V_data_19_V_U                                                                       |fifo_w41_d1_A_9                                                                                                                                                                                                                                                                |    102|
|1612  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_93                                                                                                                                                                                                                                                      |     92|
|1613  |  layer10_out_V_data_1_V_U                                                                        |fifo_w41_d1_A_10                                                                                                                                                                                                                                                               |    102|
|1614  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_92                                                                                                                                                                                                                                                      |     92|
|1615  |  layer10_out_V_data_2_V_U                                                                        |fifo_w41_d1_A_11                                                                                                                                                                                                                                                               |    101|
|1616  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_91                                                                                                                                                                                                                                                      |     91|
|1617  |  layer10_out_V_data_3_V_U                                                                        |fifo_w41_d1_A_12                                                                                                                                                                                                                                                               |    102|
|1618  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_90                                                                                                                                                                                                                                                      |     91|
|1619  |  layer10_out_V_data_4_V_U                                                                        |fifo_w41_d1_A_13                                                                                                                                                                                                                                                               |    102|
|1620  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_89                                                                                                                                                                                                                                                      |     92|
|1621  |  layer10_out_V_data_5_V_U                                                                        |fifo_w41_d1_A_14                                                                                                                                                                                                                                                               |    103|
|1622  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_88                                                                                                                                                                                                                                                      |     92|
|1623  |  layer10_out_V_data_6_V_U                                                                        |fifo_w41_d1_A_15                                                                                                                                                                                                                                                               |    101|
|1624  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_87                                                                                                                                                                                                                                                      |     91|
|1625  |  layer10_out_V_data_7_V_U                                                                        |fifo_w41_d1_A_16                                                                                                                                                                                                                                                               |    102|
|1626  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_86                                                                                                                                                                                                                                                      |     92|
|1627  |  layer10_out_V_data_8_V_U                                                                        |fifo_w41_d1_A_17                                                                                                                                                                                                                                                               |    125|
|1628  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_85                                                                                                                                                                                                                                                      |     94|
|1629  |  layer10_out_V_data_9_V_U                                                                        |fifo_w41_d1_A_18                                                                                                                                                                                                                                                               |    101|
|1630  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg                                                                                                                                                                                                                                                         |     91|
|1631  |  layer12_out_V_data_0_V_U                                                                        |fifo_w16_d1_A                                                                                                                                                                                                                                                                  |     13|
|1632  |  layer12_out_V_data_10_V_U                                                                       |fifo_w16_d1_A_19                                                                                                                                                                                                                                                               |     28|
|1633  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_84                                                                                                                                                                                                                                                      |     17|
|1634  |  layer12_out_V_data_11_V_U                                                                       |fifo_w16_d1_A_20                                                                                                                                                                                                                                                               |     29|
|1635  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_83                                                                                                                                                                                                                                                      |     17|
|1636  |  layer12_out_V_data_12_V_U                                                                       |fifo_w16_d1_A_21                                                                                                                                                                                                                                                               |     16|
|1637  |  layer12_out_V_data_13_V_U                                                                       |fifo_w16_d1_A_22                                                                                                                                                                                                                                                               |     28|
|1638  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_82                                                                                                                                                                                                                                                      |     17|
|1639  |  layer12_out_V_data_14_V_U                                                                       |fifo_w16_d1_A_23                                                                                                                                                                                                                                                               |     12|
|1640  |  layer12_out_V_data_15_V_U                                                                       |fifo_w16_d1_A_24                                                                                                                                                                                                                                                               |     12|
|1641  |  layer12_out_V_data_16_V_U                                                                       |fifo_w16_d1_A_25                                                                                                                                                                                                                                                               |     28|
|1642  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_81                                                                                                                                                                                                                                                      |     17|
|1643  |  layer12_out_V_data_17_V_U                                                                       |fifo_w16_d1_A_26                                                                                                                                                                                                                                                               |     28|
|1644  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_80                                                                                                                                                                                                                                                      |     17|
|1645  |  layer12_out_V_data_18_V_U                                                                       |fifo_w16_d1_A_27                                                                                                                                                                                                                                                               |     28|
|1646  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_79                                                                                                                                                                                                                                                      |     17|
|1647  |  layer12_out_V_data_19_V_U                                                                       |fifo_w16_d1_A_28                                                                                                                                                                                                                                                               |     12|
|1648  |  layer12_out_V_data_1_V_U                                                                        |fifo_w16_d1_A_29                                                                                                                                                                                                                                                               |     28|
|1649  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_78                                                                                                                                                                                                                                                      |     17|
|1650  |  layer12_out_V_data_2_V_U                                                                        |fifo_w16_d1_A_30                                                                                                                                                                                                                                                               |     28|
|1651  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_77                                                                                                                                                                                                                                                      |     17|
|1652  |  layer12_out_V_data_3_V_U                                                                        |fifo_w16_d1_A_31                                                                                                                                                                                                                                                               |     29|
|1653  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_76                                                                                                                                                                                                                                                      |     17|
|1654  |  layer12_out_V_data_4_V_U                                                                        |fifo_w16_d1_A_32                                                                                                                                                                                                                                                               |     16|
|1655  |  layer12_out_V_data_5_V_U                                                                        |fifo_w16_d1_A_33                                                                                                                                                                                                                                                               |     28|
|1656  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_75                                                                                                                                                                                                                                                      |     17|
|1657  |  layer12_out_V_data_6_V_U                                                                        |fifo_w16_d1_A_34                                                                                                                                                                                                                                                               |     29|
|1658  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_74                                                                                                                                                                                                                                                      |     17|
|1659  |  layer12_out_V_data_7_V_U                                                                        |fifo_w16_d1_A_35                                                                                                                                                                                                                                                               |     28|
|1660  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_73                                                                                                                                                                                                                                                      |     17|
|1661  |  layer12_out_V_data_8_V_U                                                                        |fifo_w16_d1_A_36                                                                                                                                                                                                                                                               |     12|
|1662  |  layer12_out_V_data_9_V_U                                                                        |fifo_w16_d1_A_37                                                                                                                                                                                                                                                               |     28|
|1663  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg                                                                                                                                                                                                                                                         |     17|
|1664  |  layer13_out_V_data_0_V_U                                                                        |fifo_w28_d1_A                                                                                                                                                                                                                                                                  |     53|
|1665  |    U_fifo_w28_d1_A_ram                                                                           |fifo_w28_d1_A_shiftReg_72                                                                                                                                                                                                                                                      |     43|
|1666  |  layer13_out_V_data_1_V_U                                                                        |fifo_w28_d1_A_38                                                                                                                                                                                                                                                               |     83|
|1667  |    U_fifo_w28_d1_A_ram                                                                           |fifo_w28_d1_A_shiftReg_71                                                                                                                                                                                                                                                      |     72|
|1668  |  layer13_out_V_data_2_V_U                                                                        |fifo_w28_d1_A_39                                                                                                                                                                                                                                                               |     54|
|1669  |    U_fifo_w28_d1_A_ram                                                                           |fifo_w28_d1_A_shiftReg_70                                                                                                                                                                                                                                                      |     43|
|1670  |  layer13_out_V_data_3_V_U                                                                        |fifo_w28_d1_A_40                                                                                                                                                                                                                                                               |     85|
|1671  |    U_fifo_w28_d1_A_ram                                                                           |fifo_w28_d1_A_shiftReg_69                                                                                                                                                                                                                                                      |     70|
|1672  |  layer13_out_V_data_4_V_U                                                                        |fifo_w28_d1_A_41                                                                                                                                                                                                                                                               |     39|
|1673  |    U_fifo_w28_d1_A_ram                                                                           |fifo_w28_d1_A_shiftReg                                                                                                                                                                                                                                                         |     29|
|1674  |  layer16_out_V_data_0_V_U                                                                        |fifo_w16_d4096_A                                                                                                                                                                                                                                                               |    147|
|1675  |  layer17_out_V_data_0_V_U                                                                        |fifo_w16_d4096_A_42                                                                                                                                                                                                                                                            |    148|
|1676  |  layer17_out_V_data_1_V_U                                                                        |fifo_w16_d4096_A_43                                                                                                                                                                                                                                                            |    148|
|1677  |  layer17_out_V_data_2_V_U                                                                        |fifo_w16_d4096_A_44                                                                                                                                                                                                                                                            |    147|
|1678  |  layer2_out_V_data_0_V_U                                                                         |fifo_w40_d3136_A                                                                                                                                                                                                                                                               |    308|
|1679  |  layer2_out_V_data_1_V_U                                                                         |fifo_w40_d3136_A_45                                                                                                                                                                                                                                                            |    307|
|1680  |  layer2_out_V_data_2_V_U                                                                         |fifo_w40_d3136_A_46                                                                                                                                                                                                                                                            |    307|
|1681  |  layer4_out_V_data_0_V_U                                                                         |fifo_w16_d3136_A                                                                                                                                                                                                                                                               |    155|
|1682  |  layer4_out_V_data_1_V_U                                                                         |fifo_w16_d3136_A_47                                                                                                                                                                                                                                                            |    155|
|1683  |  layer4_out_V_data_2_V_U                                                                         |fifo_w16_d3136_A_48                                                                                                                                                                                                                                                            |    155|
|1684  |  layer5_out_V_data_0_V_U                                                                         |fifo_w41_d3136_A                                                                                                                                                                                                                                                               |    295|
|1685  |  layer7_out_V_data_0_V_U                                                                         |fifo_w16_d3136_A_49                                                                                                                                                                                                                                                            |    156|
|1686  |  layer8_out_V_data_0_V_U                                                                         |fifo_w16_d196_A                                                                                                                                                                                                                                                                |    312|
|1687  |  pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_U0                                     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s                                                                                                                                                                                                                     |   1144|
|1688  |    line_buffer_Array_V_2_0_0_U                                                                   |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s_line_buffer_Array_Hfu                                                                                                                                                                                               |     49|
|1689  |      pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s_line_buffer_Array_Hfu_core_U     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s_line_buffer_Array_Hfu_core_68                                                                                                                                                                                       |     49|
|1690  |    line_buffer_Array_V_2_1_0_U                                                                   |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s_line_buffer_Array_Hfu_65                                                                                                                                                                                            |     78|
|1691  |      pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s_line_buffer_Array_Hfu_core_U     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s_line_buffer_Array_Hfu_core_67                                                                                                                                                                                       |     78|
|1692  |    line_buffer_Array_V_2_2_0_U                                                                   |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s_line_buffer_Array_Hfu_66                                                                                                                                                                                            |     51|
|1693  |      pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s_line_buffer_Array_Hfu_core_U     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_s_line_buffer_Array_Hfu_core                                                                                                                                                                                          |     51|
|1694  |  relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_U0                            |relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_s                                                                                                                                                                                                            |     84|
|1695  |  relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_U0                         |relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config12_s                                                                                                                                                                                                         |    644|
|1696  |  relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_U0                            |relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_s                                                                                                                                                                                                            |    101|
|1697  |  softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0                                  |softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s                                                                                                                                                                                                                  |    993|
|1698  |    grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104               |softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s                                                                                                                                                                                                           |    679|
|1699  |      mul_ln1118_fu_270_p2                                                                        |\softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_3_fu_271_p2_funnel__7                                                                                               |      8|
|1700  |      mul_ln1118_1_fu_273_p2                                                                      |\softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_3_fu_271_p2_funnel__6                                                                                               |      8|
|1701  |      mul_ln1118_2_fu_272_p2                                                                      |\softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_3_fu_271_p2_funnel__5                                                                                               |      8|
|1702  |      mul_ln1118_3_fu_271_p2                                                                      |\softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_fu_104/mul_ln1118_3_fu_271_p2_funnel__4                                                                                               |      8|
|1703  |      invert_table4_U                                                                             |softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_invert_tKfY                                                                                                                                                                                               |      6|
|1704  |        softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_invert_tKfY_rom_U    |softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_s_invert_tKfY_rom                                                                                                                                                                                           |      6|
|1705  |    regslice_both_res_V_data_0_V_U                                                                |regslice_both_50                                                                                                                                                                                                                                                               |     60|
|1706  |      ibuf_inst                                                                                   |ibuf_63                                                                                                                                                                                                                                                                        |     35|
|1707  |      obuf_inst                                                                                   |obuf_64                                                                                                                                                                                                                                                                        |     20|
|1708  |    regslice_both_res_V_data_1_V_U                                                                |regslice_both_51                                                                                                                                                                                                                                                               |     58|
|1709  |      ibuf_inst                                                                                   |ibuf_61                                                                                                                                                                                                                                                                        |     34|
|1710  |      obuf_inst                                                                                   |obuf_62                                                                                                                                                                                                                                                                        |     20|
|1711  |    regslice_both_res_V_data_2_V_U                                                                |regslice_both_52                                                                                                                                                                                                                                                               |     61|
|1712  |      ibuf_inst                                                                                   |ibuf_59                                                                                                                                                                                                                                                                        |     36|
|1713  |      obuf_inst                                                                                   |obuf_60                                                                                                                                                                                                                                                                        |     20|
|1714  |    regslice_both_res_V_data_3_V_U                                                                |regslice_both_53                                                                                                                                                                                                                                                               |     66|
|1715  |      ibuf_inst                                                                                   |ibuf_57                                                                                                                                                                                                                                                                        |     39|
|1716  |      obuf_inst                                                                                   |obuf_58                                                                                                                                                                                                                                                                        |     20|
|1717  |    regslice_both_res_V_data_4_V_U                                                                |regslice_both_54                                                                                                                                                                                                                                                               |     58|
|1718  |      ibuf_inst                                                                                   |ibuf_55                                                                                                                                                                                                                                                                        |     34|
|1719  |      obuf_inst                                                                                   |obuf_56                                                                                                                                                                                                                                                                        |     20|
|1720  |  start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0_U               |start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0                                                                                                                                                                                                |     12|
|1721  |  start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5Lf8_U              |start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_1u_config5Lf8                                                                                                                                                                                               |     12|
|1722  |  start_for_dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0_U                 |start_for_dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0                                                                                                                                                                                                  |     13|
|1723  |  start_for_dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0_U                 |start_for_dense_array_ap_ufixed_20u_array_ap_fixed_28_10_5_3_0_5u_config13_U0                                                                                                                                                                                                  |     12|
|1724  |  start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_U0_U                         |start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config8_U0                                                                                                                                                                                                          |     12|
|1725  |  start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_U0_U                |start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config7_U0                                                                                                                                                                                                 |     11|
|1726  |  start_for_relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config1Mgi_U              |start_for_relu_array_ap_fixed_20u_array_ap_ufixed_16_6_4_0_0_20u_relu_config1Mgi                                                                                                                                                                                               |     11|
|1727  |  start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_U0_U                |start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config4_U0                                                                                                                                                                                                 |     11|
|1728  |  start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0_U                      |start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0                                                                                                                                                                                                       |     10|
|1729  |  start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config17_U0_U                        |start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config17_U0                                                                                                                                                                                                         |     11|
|1730  |  zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config16_U0                         |zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config16_s                                                                                                                                                                                                         |    207|
|1731  |    regslice_both_data_V_data_V_U                                                                 |regslice_both                                                                                                                                                                                                                                                                  |     75|
|1732  |      ibuf_inst                                                                                   |ibuf                                                                                                                                                                                                                                                                           |     36|
|1733  |      obuf_inst                                                                                   |obuf                                                                                                                                                                                                                                                                           |     39|
|1734  |  zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config17_U0                                    |zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config17_s                                                                                                                                                                                                                    |    193|
+------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:47 ; elapsed = 00:04:05 . Memory (MB): peak = 4734.031 ; gain = 2595.262 ; free physical = 668150 ; free virtual = 771613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 143 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:51 ; elapsed = 00:04:10 . Memory (MB): peak = 4737.941 ; gain = 2599.172 ; free physical = 672541 ; free virtual = 776005
Synthesis Optimization Complete : Time (s): cpu = 00:03:51 ; elapsed = 00:04:10 . Memory (MB): peak = 4737.941 ; gain = 2599.172 ; free physical = 672557 ; free virtual = 775985
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4737.941 ; gain = 0.000 ; free physical = 656686 ; free virtual = 760114
INFO: [Netlist 29-17] Analyzing 15159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 23 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config15_U0/q2_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5123.656 ; gain = 0.000 ; free physical = 667915 ; free virtual = 771360
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3623 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3597 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 25 instances

INFO: [Common 17-83] Releasing license: Synthesis
585 Infos, 137 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:09 ; elapsed = 00:05:34 . Memory (MB): peak = 5123.656 ; gain = 2984.949 ; free physical = 663000 ; free virtual = 766444
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 5187.688 ; gain = 64.031 ; free physical = 656449 ; free virtual = 759893

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 166bc4ead

Time (s): cpu = 00:03:16 ; elapsed = 00:00:54 . Memory (MB): peak = 6795.086 ; gain = 1607.398 ; free physical = 663151 ; free virtual = 766595

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1513 load pin(s).
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4254_fu_212962_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4309_reg_215305_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4314_fu_213310_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4318_reg_215320_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4325_reg_215330_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4340_fu_213450_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4345_reg_215350_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4348_reg_215355_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4350_reg_215360_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4354_reg_215365_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4356_reg_215370_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4359_reg_215375_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4361_reg_215380_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4426_reg_215585_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4429_reg_215455_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4431_fu_213948_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4435_reg_215465_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4437_reg_215470_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4442_fu_214008_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4451_fu_214066_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4453_reg_215490_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4459_fu_214114_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4462_fu_214136_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4472_reg_215510_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4475_reg_215515_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_40_21_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_40_21_5_3_0_3u_config2_s_fu_283/grp_dense_latency_ap_fixed_ap_fixed_40_21_5_3_0_config2_mult_0_0_0_0_fu_274/add_ln703_4488_reg_215535_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1099_reg_38701248_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1139_fu_38670797_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1177_fu_38671065_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1230_reg_38701368_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1588_fu_38673434_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_1865_reg_38702023_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_2942_reg_38703183_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_295_fu_38638844_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_3140_reg_38703398_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_31_reg_38698819_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_3545_reg_38703898_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_37_reg_38698834_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_421_fu_38639606_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_1u_array_ap_fixed_41_22_5_3_0_20u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1592/add_ln703_571_fu_38640480_p2
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fc198c0a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:22 . Memory (MB): peak = 6795.086 ; gain = 0.000 ; free physical = 668664 ; free virtual = 772297
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 17 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b0898e49

Time (s): cpu = 00:01:00 ; elapsed = 00:00:26 . Memory (MB): peak = 6795.086 ; gain = 0.000 ; free physical = 668568 ; free virtual = 772201
INFO: [Opt 31-389] Phase Constant propagation created 15 cells and removed 18 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1dfb71cf2

Time (s): cpu = 00:01:18 ; elapsed = 00:00:45 . Memory (MB): peak = 6795.086 ; gain = 0.000 ; free physical = 644784 ; free virtual = 748417
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1dfb71cf2

Time (s): cpu = 00:01:20 ; elapsed = 00:00:47 . Memory (MB): peak = 6795.086 ; gain = 0.000 ; free physical = 639196 ; free virtual = 742829
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1dfb71cf2

Time (s): cpu = 00:01:24 ; elapsed = 00:00:51 . Memory (MB): peak = 6795.086 ; gain = 0.000 ; free physical = 655254 ; free virtual = 758941
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              17  |                                              0  |
|  Constant propagation         |              15  |              18  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 96fceadd

Time (s): cpu = 00:01:49 ; elapsed = 00:01:15 . Memory (MB): peak = 6795.086 ; gain = 0.000 ; free physical = 668300 ; free virtual = 772121

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
CRITICAL WARNING: [Power 33-333] The Vccint supply current exceeds the maximum limit of the selected package.  See the packaging and pinout user guide for limit values.


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 41 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 37 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 37 Total Ports: 82
Ending PowerOpt Patch Enables Task | Checksum: 155c6b74d

Time (s): cpu = 00:02:53 ; elapsed = 00:00:41 . Memory (MB): peak = 10387.418 ; gain = 0.000 ; free physical = 667229 ; free virtual = 771993
Ending Power Optimization Task | Checksum: 155c6b74d

Time (s): cpu = 00:07:43 ; elapsed = 00:03:17 . Memory (MB): peak = 10387.418 ; gain = 3592.332 ; free physical = 667387 ; free virtual = 772150

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 155c6b74d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10387.418 ; gain = 0.000 ; free physical = 667387 ; free virtual = 772150

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 10387.418 ; gain = 0.000 ; free physical = 667387 ; free virtual = 772151
Ending Netlist Obfuscation Task | Checksum: 174638d17

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 10387.418 ; gain = 0.000 ; free physical = 667387 ; free virtual = 772151
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:13:01 ; elapsed = 00:05:37 . Memory (MB): peak = 10387.418 ; gain = 5263.762 ; free physical = 667387 ; free virtual = 772151
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Aug 30 22:17:35 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h11m24s *****
INFO: [HLS 200-112] Total elapsed time: 1668.34 seconds; peak allocated memory: 1.741 GB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Aug 30 22:17:37 2025...
