# DSED_FinalProject Complete Vivado Project
Project developed in collaboration with mgarridor
The purpose was to develop a recorder  in NEXYS7 FPGA 
