# UDMA I2S explicit filelist (submodule)
${HYPER_TITAN}/submodule/udma_i2s/rtl/i2s_pkg.sv

# DSP / CIC / PDM / clock & WS generators
${HYPER_TITAN}/submodule/udma_i2s/rtl/cic_integrator.sv
${HYPER_TITAN}/submodule/udma_i2s/rtl/cic_comb.sv
${HYPER_TITAN}/submodule/udma_i2s/rtl/cic_top.sv
${HYPER_TITAN}/submodule/udma_i2s/rtl/pdm_top.sv
${HYPER_TITAN}/submodule/udma_i2s/rtl/i2s_ws_gen.sv
${HYPER_TITAN}/submodule/udma_i2s/rtl/i2s_dsp_ws_gen.sv
${HYPER_TITAN}/submodule/udma_i2s/rtl/i2s_clk_gen.sv
${HYPER_TITAN}/submodule/udma_i2s/rtl/i2s_clkws_gen.sv

# channels and top-level datapath
${HYPER_TITAN}/submodule/udma_i2s/rtl/i2s_tx_channel.sv
${HYPER_TITAN}/submodule/udma_i2s/rtl/i2s_tx_dsp_channel.sv
${HYPER_TITAN}/submodule/udma_i2s/rtl/i2s_rx_channel.sv
${HYPER_TITAN}/submodule/udma_i2s/rtl/i2s_rx_dsp_channel.sv
${HYPER_TITAN}/submodule/udma_i2s/rtl/i2s_txrx.sv

${HYPER_TITAN}/submodule/udma_i2s/rtl/udma_i2s_reg_if.sv
${HYPER_TITAN}/submodule/udma_i2s/rtl/udma_i2s_top.sv
${HYPER_TITAN}/submodule/udma_i2s/rtl/udma_i2s_wrap.sv