#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec 29 19:14:02 2023
# Process ID: 25516
# Current directory: G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17252 G:\vi_project\keshe\HelinCPU\CH9-5_Final_CPU\CH9-5_CPU.xpr
# Log file: G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/vivado.log
# Journal file: G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.xpr
INFO: [Project 1-313] Project file moved from 'G:/vi_project/keshe/HelinCPU/CH9-5_CPU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 741.281 ; gain = 105.945
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.sim/sim_1/behav/xsim'
"xelab -wto f220553fc2734004915e2e50c9d44938 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f220553fc2734004915e2e50c9d44938 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ram_ce_o' [G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/openmips_min_sopc.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'mem_ce_o' [G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/openmips.v:406]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/openmips_min_sopc.v" Line 40. Module openmips_min_sopc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/openmips.v" Line 35. Module openmips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/pc_reg.v" Line 35. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/if_id.v" Line 35. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/id.v" Line 35. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/regfile.v" Line 35. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/id_ex.v" Line 35. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/ex.v" Line 35. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/ex_mem.v" Line 35. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/mem.v" Line 35. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/mem_wb.v" Line 35. Module mem_wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/hilo_reg.v" Line 35. Module hilo_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/ctrl.v" Line 35. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/div.v" Line 35. Module div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/inst_rom.v" Line 35. Module inst_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/data_ram.v" Line 35. Module data_ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 747.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "openmips_min_sopc_tb_behav -key {Behavioral:sim_1:Functional:openmips_min_sopc_tb} -tclbatch {openmips_min_sopc_tb.tcl} -view {G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/openmips_min_sopc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/openmips_min_sopc_tb_behav1.wcfg
source openmips_min_sopc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File G:/vi_project/keshe/HelinCPU/CH9-5_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/inst_rom.data referenced on G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/inst_rom.v at line 46 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'openmips_min_sopc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 755.578 ; gain = 8.523
run 1 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
WARNING: File G:/vi_project/keshe/HelinCPU/CH9-5_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/inst_rom.data referenced on G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/inst_rom.v at line 46 cannot be opened for reading. Please ensure that this file is available in the current working directory.
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 783.664 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.sim/sim_1/behav/xsim'
"xelab -wto f220553fc2734004915e2e50c9d44938 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f220553fc2734004915e2e50c9d44938 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ram_ce_o' [G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/openmips_min_sopc.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'mem_ce_o' [G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/openmips.v:406]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "openmips_min_sopc_tb_behav -key {Behavioral:sim_1:Functional:openmips_min_sopc_tb} -tclbatch {openmips_min_sopc_tb.tcl} -view {G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/openmips_min_sopc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/openmips_min_sopc_tb_behav1.wcfg
source openmips_min_sopc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File G:/vi_project/keshe/HelinCPU/CH9-5_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/inst_rom.data referenced on G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/inst_rom.v at line 46 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'openmips_min_sopc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 783.664 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.sim/sim_1/behav/xsim'
"xelab -wto f220553fc2734004915e2e50c9d44938 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f220553fc2734004915e2e50c9d44938 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ram_ce_o' [G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/openmips_min_sopc.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'mem_ce_o' [G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/openmips.v:406]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/openmips_min_sopc.v" Line 40. Module openmips_min_sopc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/openmips.v" Line 35. Module openmips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/pc_reg.v" Line 35. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/if_id.v" Line 35. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/id.v" Line 35. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/regfile.v" Line 35. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/id_ex.v" Line 35. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/ex.v" Line 35. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/ex_mem.v" Line 35. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/mem.v" Line 35. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/mem_wb.v" Line 35. Module mem_wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/hilo_reg.v" Line 35. Module hilo_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/ctrl.v" Line 35. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/div.v" Line 35. Module div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/inst_rom.v" Line 35. Module inst_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.srcs/sources_1/imports/Chapter9_1/data_ram.v" Line 35. Module data_ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/CH9-5_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "openmips_min_sopc_tb_behav -key {Behavioral:sim_1:Functional:openmips_min_sopc_tb} -tclbatch {openmips_min_sopc_tb.tcl} -view {G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/openmips_min_sopc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config G:/vi_project/keshe/HelinCPU/CH9-5_Final_CPU/openmips_min_sopc_tb_behav1.wcfg
source openmips_min_sopc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'openmips_min_sopc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 797.391 ; gain = 0.000
