
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3803 (git sha1 ce7f06f7, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Parsing `tx_fsm.sv' using frontend `verilog -sv' --

1. Executing Verilog-2005 frontend: tx_fsm.sv
Parsing SystemVerilog input from `tx_fsm.sv' to AST representation.
Generating RTLIL representation for module `\tx_fsm'.
Successfully finished Verilog frontend.

-- Parsing `top.sv' using frontend `verilog -sv' --

2. Executing Verilog-2005 frontend: top.sv
Parsing SystemVerilog input from `top.sv' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top top -json top.json' --

3. Executing SYNTH_ICE40 pass.

3.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

3.2. Executing HIERARCHY pass (managing design hierarchy).

3.2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \tx_fsm
Parameter \DATA_W = 8
Parameter \BURST_SIZE = 2048
Parameter \SLLEP_TICKS = 65536

3.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\tx_fsm'.
Parameter \DATA_W = 8
Parameter \BURST_SIZE = 2048
Parameter \SLLEP_TICKS = 65536
Generating RTLIL representation for module `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536'.

3.2.3. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536

3.2.4. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536
Removing unused module `\tx_fsm'.
Removed 1 unused modules.

3.3. Executing PROC pass (convert processes to netlists).

3.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1330$261 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1274$254 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199$250 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1143$243 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1074$240 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1026$237 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:957$234 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:909$231 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:753$223 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:697$216 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:622$212 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:566$205 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:497$202 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:449$199 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:380$196 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:332$193 in module SB_DFFSR.
Marked 1 switch rules as full_case in process $proc$top.sv:50$15 in module top.
Marked 1 switch rules as full_case in process $proc$top.sv:24$11 in module top.
Marked 1 switch rules as full_case in process $proc$tx_fsm.sv:71$410 in module $paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.
Marked 4 switch rules as full_case in process $proc$tx_fsm.sv:0$401 in module $paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.
Removed a total of 0 dead cases.

3.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 16 redundant assignments.
Promoted 30 assignments to connections.

3.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$264'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$260'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$253'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$249'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$242'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$239'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$236'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$233'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$230'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$228'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$226'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$222'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$215'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$211'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$204'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$201'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$198'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$195'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$192'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$190'.
  Set init value: \Q = 1'0
Found init rule in `\top.$proc$top.sv:23$20'.
  Set init value: \rst = 1'1
Found init rule in `\top.$proc$top.sv:22$19'.
  Set init value: \reset_cnt = 6'000000

3.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1330$261'.
Found async reset \R in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199$250'.
Found async reset \S in `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1074$240'.
Found async reset \R in `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:957$234'.
Found async reset \S in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:753$223'.
Found async reset \R in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:622$212'.
Found async reset \S in `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:497$202'.
Found async reset \R in `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:380$196'.

3.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$264'.
Creating decoders for process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1330$261'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$260'.
Creating decoders for process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1274$254'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$253'.
Creating decoders for process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199$250'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$249'.
Creating decoders for process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1143$243'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$242'.
Creating decoders for process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1074$240'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$239'.
Creating decoders for process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1026$237'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$236'.
Creating decoders for process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:957$234'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$233'.
Creating decoders for process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:909$231'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$230'.
Creating decoders for process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:866$229'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$228'.
Creating decoders for process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:830$227'.
Creating decoders for process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$226'.
Creating decoders for process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:753$223'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$222'.
Creating decoders for process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:697$216'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$215'.
Creating decoders for process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:622$212'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$211'.
Creating decoders for process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:566$205'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$204'.
Creating decoders for process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:497$202'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$201'.
Creating decoders for process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:449$199'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$198'.
Creating decoders for process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:380$196'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$195'.
Creating decoders for process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:332$193'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$192'.
Creating decoders for process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:289$191'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$190'.
Creating decoders for process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:253$189'.
Creating decoders for process `\top.$proc$top.sv:23$20'.
Creating decoders for process `\top.$proc$top.sv:22$19'.
Creating decoders for process `\top.$proc$top.sv:50$15'.
     1/1: $0\led1_cnt[25:0]
Creating decoders for process `\top.$proc$top.sv:24$11'.
     1/2: $0\rst[0:0]
     2/2: $0\reset_cnt[5:0]
Creating decoders for process `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.$proc$tx_fsm.sv:71$410'.
     1/6: $0\wrn[0:0]
     2/6: $0\data[7:0]
     3/6: $0\sleep_cnt[15:0]
     4/6: $0\burst_word_cnt[10:0]
     5/6: $0\burst_cycle_cnt[7:0]
     6/6: $0\fsm_state[31:0]
Creating decoders for process `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.$proc$tx_fsm.sv:0$401'.
     1/11: $4\fsm_next[31:0]
     2/11: $2\sleep_cnt_next[15:0]
     3/11: $3\fsm_next[31:0]
     4/11: $2\burst_word_cnt_next[10:0]
     5/11: $2\fsm_next[31:0]
     6/11: $1\fsm_next[31:0]
     7/11: $1\sleep_cnt_next[15:0]
     8/11: $1\burst_cycle_cnt_next[7:0]
     9/11: $1\burst_word_cnt_next[10:0]
    10/11: $1\data_next[7:0]
    11/11: $1\wrn_next[0:0]

3.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.\fsm_next' from process `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.$proc$tx_fsm.sv:0$401'.
No latch inferred for signal `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.\wrn_next' from process `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.$proc$tx_fsm.sv:0$401'.
No latch inferred for signal `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.\data_next' from process `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.$proc$tx_fsm.sv:0$401'.
No latch inferred for signal `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.\burst_word_cnt_next' from process `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.$proc$tx_fsm.sv:0$401'.
No latch inferred for signal `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.\burst_cycle_cnt_next' from process `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.$proc$tx_fsm.sv:0$401'.
No latch inferred for signal `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.\sleep_cnt_next' from process `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.$proc$tx_fsm.sv:0$401'.

3.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1330$261'.
  created $adff cell `$procdff$545' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1274$254'.
  created $dff cell `$procdff$546' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199$250'.
  created $adff cell `$procdff$547' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1143$243'.
  created $dff cell `$procdff$548' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1074$240'.
  created $adff cell `$procdff$549' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1026$237'.
  created $dff cell `$procdff$550' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:957$234'.
  created $adff cell `$procdff$551' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:909$231'.
  created $dff cell `$procdff$552' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:866$229'.
  created $dff cell `$procdff$553' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:830$227'.
  created $dff cell `$procdff$554' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:753$223'.
  created $adff cell `$procdff$555' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:697$216'.
  created $dff cell `$procdff$556' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:622$212'.
  created $adff cell `$procdff$557' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:566$205'.
  created $dff cell `$procdff$558' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:497$202'.
  created $adff cell `$procdff$559' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:449$199'.
  created $dff cell `$procdff$560' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:380$196'.
  created $adff cell `$procdff$561' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:332$193'.
  created $dff cell `$procdff$562' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:289$191'.
  created $dff cell `$procdff$563' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:253$189'.
  created $dff cell `$procdff$564' with positive edge clock.
Creating register for signal `\top.\led1_cnt' using process `\top.$proc$top.sv:50$15'.
  created $dff cell `$procdff$565' with positive edge clock.
Creating register for signal `\top.\rst' using process `\top.$proc$top.sv:24$11'.
  created $dff cell `$procdff$566' with positive edge clock.
Creating register for signal `\top.\reset_cnt' using process `\top.$proc$top.sv:24$11'.
  created $dff cell `$procdff$567' with positive edge clock.
Creating register for signal `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.\wrn' using process `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.$proc$tx_fsm.sv:71$410'.
  created $dff cell `$procdff$568' with positive edge clock.
Creating register for signal `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.\data' using process `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.$proc$tx_fsm.sv:71$410'.
  created $dff cell `$procdff$569' with positive edge clock.
Creating register for signal `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.\fsm_state' using process `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.$proc$tx_fsm.sv:71$410'.
  created $dff cell `$procdff$570' with positive edge clock.
Creating register for signal `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.\burst_word_cnt' using process `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.$proc$tx_fsm.sv:71$410'.
  created $dff cell `$procdff$571' with positive edge clock.
Creating register for signal `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.\burst_cycle_cnt' using process `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.$proc$tx_fsm.sv:71$410'.
  created $dff cell `$procdff$572' with positive edge clock.
Creating register for signal `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.\sleep_cnt' using process `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.$proc$tx_fsm.sv:71$410'.
  created $dff cell `$procdff$573' with positive edge clock.

3.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$264'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1330$261'.
Removing empty process `SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1330$261'.
Removing empty process `SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$260'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1274$254'.
Removing empty process `SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1274$254'.
Removing empty process `SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$253'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199$250'.
Removing empty process `SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199$250'.
Removing empty process `SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$249'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1143$243'.
Removing empty process `SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1143$243'.
Removing empty process `SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$242'.
Removing empty process `SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1074$240'.
Removing empty process `SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$239'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1026$237'.
Removing empty process `SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1026$237'.
Removing empty process `SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$236'.
Removing empty process `SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:957$234'.
Removing empty process `SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$233'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:909$231'.
Removing empty process `SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:909$231'.
Removing empty process `SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$230'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:866$229'.
Removing empty process `SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:866$229'.
Removing empty process `SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$228'.
Removing empty process `SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:830$227'.
Removing empty process `SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$226'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:753$223'.
Removing empty process `SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:753$223'.
Removing empty process `SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$222'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:697$216'.
Removing empty process `SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:697$216'.
Removing empty process `SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$215'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:622$212'.
Removing empty process `SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:622$212'.
Removing empty process `SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$211'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:566$205'.
Removing empty process `SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:566$205'.
Removing empty process `SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$204'.
Removing empty process `SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:497$202'.
Removing empty process `SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$201'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:449$199'.
Removing empty process `SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:449$199'.
Removing empty process `SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$198'.
Removing empty process `SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:380$196'.
Removing empty process `SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$195'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:332$193'.
Removing empty process `SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:332$193'.
Removing empty process `SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$192'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:289$191'.
Removing empty process `SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:289$191'.
Removing empty process `SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$190'.
Removing empty process `SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:253$189'.
Removing empty process `top.$proc$top.sv:23$20'.
Removing empty process `top.$proc$top.sv:22$19'.
Found and cleaned up 1 empty switch in `\top.$proc$top.sv:50$15'.
Removing empty process `top.$proc$top.sv:50$15'.
Found and cleaned up 1 empty switch in `\top.$proc$top.sv:24$11'.
Removing empty process `top.$proc$top.sv:24$11'.
Found and cleaned up 1 empty switch in `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.$proc$tx_fsm.sv:71$410'.
Removing empty process `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.$proc$tx_fsm.sv:71$410'.
Found and cleaned up 4 empty switches in `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.$proc$tx_fsm.sv:0$401'.
Removing empty process `$paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.$proc$tx_fsm.sv:0$401'.
Cleaned up 25 empty switches.

3.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\tx_fsm\DATA_W=8\BURST_SIZE=2048\SLLEP_TICKS=65536.
<suppressed ~1 debug messages>

3.5. Executing TRIBUF pass.

3.6. Executing DEMINOUT pass (demote inout ports to input or output).
Demoting inout port top.data to output.

3.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~3 debug messages>

3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 52 unused wires.
<suppressed ~2 debug messages>

3.9. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

3.10. Executing OPT pass (performing simple optimizations).

3.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~42 debug messages>
Removed a total of 14 cells.

3.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\fsm.$procmux$486.
    dead port 2/2 on $mux $flatten\fsm.$procmux$492.
    dead port 2/2 on $mux $flatten\fsm.$procmux$499.
    dead port 2/2 on $mux $flatten\fsm.$procmux$506.
    dead port 2/2 on $mux $flatten\fsm.$procmux$515.
Removed 5 multiplexer ports.
<suppressed ~9 debug messages>

3.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\fsm.$procmux$541: { $auto$opt_reduce.cc:134:opt_mux$575 $flatten\fsm.$procmux$487_CMP }
  Optimizing cells in module \top.
Performed a total of 1 changes.

3.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.10.6. Executing OPT_DFF pass (perform DFF optimizations).

3.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

3.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.10.9. Rerunning OPT passes. (Maybe there is more to do..)

3.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

3.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.10.13. Executing OPT_DFF pass (perform DFF optimizations).

3.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.10.16. Finished OPT passes. (There is nothing left to do.)

3.11. Executing FSM pass (extract and optimize FSM).

3.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register top.fsm.fsm_state.

3.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\fsm.fsm_state' from module `\top'.
  found $dff cell for state register: $flatten\fsm.$procdff$570
  root of input selection tree: $flatten\fsm.$0\fsm_state[31:0]
  found reset state: 0 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\fsm.$procmux$487_CMP
  found ctrl input: $flatten\fsm.$procmux$500_CMP
  found ctrl input: $flatten\fsm.$procmux$521_CMP
  found ctrl input: $flatten\fsm.$procmux$516_CMP
  found ctrl input: $flatten\fsm.$eq$tx_fsm.sv:61$408_Y
  found state code: 0
  found ctrl input: $flatten\fsm.$eq$tx_fsm.sv:51$406_Y
  found state code: 3
  found state code: 2
  found ctrl input: \txe_n
  found state code: 1
  found ctrl output: $flatten\fsm.$procmux$521_CMP
  found ctrl output: $flatten\fsm.$procmux$516_CMP
  found ctrl output: $flatten\fsm.$procmux$500_CMP
  found ctrl output: $flatten\fsm.$procmux$487_CMP
  ctrl inputs: { $flatten\fsm.$eq$tx_fsm.sv:51$406_Y $flatten\fsm.$eq$tx_fsm.sv:61$408_Y \txe_n \rst }
  ctrl outputs: { $flatten\fsm.$0\fsm_state[31:0] $flatten\fsm.$procmux$487_CMP $flatten\fsm.$procmux$500_CMP $flatten\fsm.$procmux$516_CMP $flatten\fsm.$procmux$521_CMP }
  transition:          0 4'--00 ->          1 36'000000000000000000000000000000010010
  transition:          0 4'--10 ->          0 36'000000000000000000000000000000000010
  transition:          0 4'---1 ->          0 36'000000000000000000000000000000000010
  transition:          2 4'0--0 ->          2 36'000000000000000000000000000000100100
  transition:          2 4'1--0 ->          3 36'000000000000000000000000000000110100
  transition:          2 4'---1 ->          0 36'000000000000000000000000000000000100
  transition:          1 4'---0 ->          2 36'000000000000000000000000000000100001
  transition:          1 4'---1 ->          0 36'000000000000000000000000000000000001
  transition:          3 4'-0-0 ->          3 36'000000000000000000000000000000111000
  transition:          3 4'-1-0 ->          0 36'000000000000000000000000000000001000
  transition:          3 4'---1 ->          0 36'000000000000000000000000000000001000

3.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\fsm.fsm_state$576' from module `\top'.

3.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 10 unused cells and 10 unused wires.
<suppressed ~12 debug messages>

3.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\fsm.fsm_state$576' from module `\top'.
  Removing unused output signal $flatten\fsm.$procmux$516_CMP.
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [0].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [1].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [2].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [3].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [4].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [5].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [6].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [7].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [8].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [9].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [10].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [11].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [12].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [13].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [14].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [15].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [16].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [17].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [18].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [19].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [20].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [21].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [22].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [23].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [24].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [25].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [26].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [27].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [28].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [29].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [30].
  Removing unused output signal $flatten\fsm.$0\fsm_state[31:0] [31].

3.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\fsm.fsm_state$576' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000000000000000000000000000000 -> ---1
  00000000000000000000000000000010 -> --1-
  00000000000000000000000000000001 -> -1--
  00000000000000000000000000000011 -> 1---

3.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\fsm.fsm_state$576' from module `top':
-------------------------------------

  Information on FSM $fsm$\fsm.fsm_state$576 (\fsm.fsm_state):

  Number of input signals:    4
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: \rst
    1: \txe_n
    2: $flatten\fsm.$eq$tx_fsm.sv:61$408_Y
    3: $flatten\fsm.$eq$tx_fsm.sv:51$406_Y

  Output signals:
    0: $flatten\fsm.$procmux$521_CMP
    1: $flatten\fsm.$procmux$500_CMP
    2: $flatten\fsm.$procmux$487_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'--10   ->     0 3'000
      1:     0 4'---1   ->     0 3'000
      2:     0 4'--00   ->     2 3'000
      3:     1 4'---1   ->     0 3'010
      4:     1 4'0--0   ->     1 3'010
      5:     1 4'1--0   ->     3 3'010
      6:     2 4'---1   ->     0 3'001
      7:     2 4'---0   ->     1 3'001
      8:     3 4'-1-0   ->     0 3'100
      9:     3 4'---1   ->     0 3'100
     10:     3 4'-0-0   ->     3 3'100

-------------------------------------

3.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\fsm.fsm_state$576' from module `\top'.

3.12. Executing OPT pass (performing simple optimizations).

3.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~5 debug messages>

3.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

3.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$567 ($dff) from module top (D = $add$top.sv:27$13_Y [5:0], Q = \reset_cnt).
Adding SRST signal on $procdff$565 ($dff) from module top (D = $add$top.sv:54$16_Y, Q = \led1_cnt, rval = 26'00000000000000000000000000).
Adding SRST signal on $flatten\fsm.$procdff$573 ($dff) from module top (D = \fsm.sleep_cnt_next, Q = \fsm.sleep_cnt, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$621 ($sdff) from module top (D = $flatten\fsm.$2\sleep_cnt_next[15:0], Q = \fsm.sleep_cnt).
Adding SRST signal on $flatten\fsm.$procdff$572 ($dff) from module top (D = \fsm.burst_cycle_cnt_next, Q = \fsm.burst_cycle_cnt, rval = 8'00000001).
Adding EN signal on $auto$opt_dff.cc:702:run$623 ($sdff) from module top (D = $flatten\fsm.$ternary$tx_fsm.sv:44$405_Y [7:0], Q = \fsm.burst_cycle_cnt).
Adding SRST signal on $flatten\fsm.$procdff$571 ($dff) from module top (D = \fsm.burst_word_cnt_next, Q = \fsm.burst_word_cnt, rval = 11'00000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$625 ($sdff) from module top (D = $flatten\fsm.$2\burst_word_cnt_next[10:0], Q = \fsm.burst_word_cnt).
Adding SRST signal on $flatten\fsm.$procdff$569 ($dff) from module top (D = \fsm.data_next, Q = \fsm.data, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$627 ($sdff) from module top (D = \fsm.data_next, Q = \fsm.data).
Adding SRST signal on $flatten\fsm.$procdff$568 ($dff) from module top (D = \fsm.wrn_next, Q = \fsm.wrn, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$631 ($sdff) from module top (D = \fsm.wrn_next, Q = \fsm.wrn).

3.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 10 unused cells and 18 unused wires.
<suppressed ~14 debug messages>

3.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

3.12.9. Rerunning OPT passes. (Maybe there is more to do..)

3.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

3.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.12.13. Executing OPT_DFF pass (perform DFF optimizations).

3.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.12.16. Finished OPT passes. (There is nothing left to do.)

3.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell top.$add$top.sv:27$13 ($add).
Removed top 26 bits (of 32) from port Y of cell top.$add$top.sv:27$13 ($add).
Removed top 24 bits (of 32) from mux cell top.$flatten\fsm.$ternary$tx_fsm.sv:44$405 ($mux).
Removed top 24 bits (of 32) from port Y of cell top.$flatten\fsm.$add$tx_fsm.sv:44$404 ($add).
Removed top 26 bits (of 32) from wire top.$add$top.sv:27$13_Y.
Removed top 24 bits (of 32) from wire top.$flatten\fsm.$add$tx_fsm.sv:44$404_Y.
Removed top 24 bits (of 32) from wire top.$flatten\fsm.$ternary$tx_fsm.sv:44$405_Y.

3.14. Executing PEEPOPT pass (run peephole optimizers).

3.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

3.16. Executing SHARE pass (SAT-based resource sharing).

3.17. Executing TECHMAP pass (map to technology primitives).

3.17.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

3.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~36 debug messages>

3.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$top.sv:27$13 ($add).
  creating $macc model for $add$top.sv:54$16 ($add).
  creating $macc model for $flatten\fsm.$add$tx_fsm.sv:44$404 ($add).
  creating $macc model for $flatten\fsm.$add$tx_fsm.sv:55$407 ($add).
  creating $macc model for $flatten\fsm.$add$tx_fsm.sv:65$409 ($add).
  creating $alu model for $macc $flatten\fsm.$add$tx_fsm.sv:65$409.
  creating $alu model for $macc $flatten\fsm.$add$tx_fsm.sv:55$407.
  creating $alu model for $macc $flatten\fsm.$add$tx_fsm.sv:44$404.
  creating $alu model for $macc $add$top.sv:54$16.
  creating $alu model for $macc $add$top.sv:27$13.
  creating $alu model for $lt$top.sv:25$12 ($lt): new $alu
  creating $alu cell for $lt$top.sv:25$12: $auto$alumacc.cc:485:replace_alu$639
  creating $alu cell for $add$top.sv:27$13: $auto$alumacc.cc:485:replace_alu$650
  creating $alu cell for $add$top.sv:54$16: $auto$alumacc.cc:485:replace_alu$653
  creating $alu cell for $flatten\fsm.$add$tx_fsm.sv:44$404: $auto$alumacc.cc:485:replace_alu$656
  creating $alu cell for $flatten\fsm.$add$tx_fsm.sv:55$407: $auto$alumacc.cc:485:replace_alu$659
  creating $alu cell for $flatten\fsm.$add$tx_fsm.sv:65$409: $auto$alumacc.cc:485:replace_alu$662
  created 6 $alu and 0 $macc cells.

3.21. Executing OPT pass (performing simple optimizations).

3.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

3.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

3.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.21.6. Executing OPT_DFF pass (perform DFF optimizations).

3.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

3.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.21.9. Rerunning OPT passes. (Maybe there is more to do..)

3.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

3.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.21.13. Executing OPT_DFF pass (perform DFF optimizations).

3.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.21.16. Finished OPT passes. (There is nothing left to do.)

3.22. Executing MEMORY pass.

3.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

3.22.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

3.22.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.22.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.22.6. Executing MEMORY_COLLECT pass (generating $mem cells).

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

3.25.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

3.26. Executing ICE40_BRAMINIT pass.

3.27. Executing OPT pass (performing simple optimizations).

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~8 debug messages>

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.27.3. Executing OPT_DFF pass (perform DFF optimizations).

3.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 6 unused cells and 12 unused wires.
<suppressed ~7 debug messages>

3.27.5. Finished fast OPT passes.

3.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

3.29. Executing OPT pass (performing simple optimizations).

3.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

3.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.29.6. Executing OPT_DFF pass (perform DFF optimizations).

3.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.29.9. Finished OPT passes. (There is nothing left to do.)

3.30. Executing ICE40_WRAPCARRY pass (wrap carries).

3.31. Executing TECHMAP pass (map to technology primitives).

3.31.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.31.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

3.31.3. Continuing TECHMAP pass.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=6\Y_WIDTH=6 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=26\Y_WIDTH=26 for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=11\Y_WIDTH=11 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~232 debug messages>

3.32. Executing OPT pass (performing simple optimizations).

3.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~212 debug messages>

3.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~126 debug messages>
Removed a total of 42 cells.

3.32.3. Executing OPT_DFF pass (perform DFF optimizations).

3.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 33 unused cells and 109 unused wires.
<suppressed ~34 debug messages>

3.32.5. Finished fast OPT passes.

3.33. Executing ICE40_OPT pass (performing simple optimizations).

3.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$650.slice[0].carry: CO=\reset_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$653.slice[0].carry: CO=\led1_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$656.slice[0].carry: CO=\fsm.burst_cycle_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$659.slice[0].carry: CO=\fsm.burst_word_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$662.slice[0].carry: CO=\fsm.sleep_cnt [0]

3.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.33.4. Executing OPT_DFF pass (perform DFF optimizations).

3.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.33.6. Rerunning OPT passes. (Removed registers in this run.)

3.33.7. Running ICE40 specific optimizations.

3.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.33.10. Executing OPT_DFF pass (perform DFF optimizations).

3.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.33.12. Finished OPT passes. (There is nothing left to do.)

3.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

3.35. Executing TECHMAP pass (map to technology primitives).

3.35.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

3.35.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~103 debug messages>

3.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

3.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$650.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$653.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$656.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$659.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$662.slice[0].carry ($lut).

3.38. Executing ICE40_OPT pass (performing simple optimizations).

3.38.1. Running ICE40 specific optimizations.

3.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~105 debug messages>

3.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~144 debug messages>
Removed a total of 48 cells.

3.38.4. Executing OPT_DFF pass (perform DFF optimizations).

3.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 511 unused wires.
<suppressed ~1 debug messages>

3.38.6. Rerunning OPT passes. (Removed registers in this run.)

3.38.7. Running ICE40 specific optimizations.

3.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.38.10. Executing OPT_DFF pass (perform DFF optimizations).

3.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.38.12. Finished OPT passes. (There is nothing left to do.)

3.39. Executing TECHMAP pass (map to technology primitives).

3.39.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

3.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

3.40. Executing ABC pass (technology mapping using ABC).

3.40.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 153 gates and 235 wires to a netlist network with 81 inputs and 59 outputs.

3.40.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      60.
ABC: Participating nodes from both networks       =     123.
ABC: Participating nodes from the first network   =      60. (  80.00 % of nodes)
ABC: Participating nodes from the second network  =      63. (  84.00 % of nodes)
ABC: Node pairs (any polarity)                    =      60. (  80.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =      59. (  78.67 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       74
ABC RESULTS:        internal signals:       95
ABC RESULTS:           input signals:       81
ABC RESULTS:          output signals:       59
Removing temp directory.

3.41. Executing ICE40_WRAPCARRY pass (wrap carries).

3.42. Executing TECHMAP pass (map to technology primitives).

3.42.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

3.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 5 unused cells and 182 unused wires.

3.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:      136
  1-LUT                8
  2-LUT              103
  3-LUT               11
  4-LUT               14

Eliminating LUTs.
Number of LUTs:      136
  1-LUT                8
  2-LUT              103
  3-LUT               11
  4-LUT               14

Combining LUTs.
Number of LUTs:      104
  1-LUT                8
  2-LUT               39
  3-LUT               43
  4-LUT               14

Eliminated 0 LUTs.
Combined 32 LUTs.
<suppressed ~791 debug messages>

3.44. Executing TECHMAP pass (map to technology primitives).

3.44.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

3.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
No more expansions possible.
<suppressed ~289 debug messages>
Removed 0 unused cells and 219 unused wires.

3.45. Executing AUTONAME pass.
Renamed 1857 objects in module top (19 iterations).
<suppressed ~303 debug messages>

3.46. Executing HIERARCHY pass (managing design hierarchy).

3.46.1. Analyzing design hierarchy..
Top module:  \top

3.46.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

3.47. Printing statistics.

=== top ===

   Number of wires:                 86
   Number of wire bits:            288
   Number of public wires:          86
   Number of public wire bits:     288
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                242
     SB_CARRY                       57
     SB_DFF                          5
     SB_DFFE                         6
     SB_DFFESR                      42
     SB_DFFESS                       2
     SB_DFFSR                       26
     SB_LUT4                       104

3.48. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

3.49. Executing JSON backend.

End of script. Logfile hash: 658906d680, CPU: user 0.47s system 0.02s, MEM: 56.68 MB peak
Yosys 0.9+3803 (git sha1 ce7f06f7, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 22% 12x read_verilog (0 sec), 17% 1x abc (0 sec), ...
