`timescale 1ns/1ps
module processor_8085_multi_tb4;
reg clk;
reg reset;
wire z,cy;
wire [7:0] aluout1;
integer i,j;
processor_8085_multi p1(clk,reset,z,cy,aluout1);

initial clk=1'b0;
always #5 clk=~clk;
initial reset=1'b0;



initial
begin
for(i=1;i<=6;i=i+1)
p1.rf1_1.reg_file[i-1]=i;
end


initial
begin
p1.mem1.mem_reg[0]=16'h6004; 
p1.mem1.mem_reg[1]=16'h6401; 
p1.mem1.mem_reg[2]=16'h1400; 
p1.mem1.mem_reg[3]=16'h6402; 
p1.mem1.mem_reg[4]=16'hB800;
p1.mem1.mem_reg[5]=16'h0080; 
p1.mem1.mem_reg[6]=16'h1500;
p1.mem1.mem_reg[7]=16'h57FD;
p1.mem1.mem_reg[8]=16'hA880;
p1.mem1.mem_reg[9]=16'h1400;
p1.mem1.mem_reg[10]=16'h57F8;
p1.mem1.mem_reg[11]=16'hFC00;
p1.pc=0;
#2;
for(j=0;j<1000;j=j+1) begin
$display($time," %d %d %d %d",p1.rf1_1.reg_file[0],p1.rf1_1.reg_file[1],p1.Accout,p1.pc);
#10;
end
end
initial
begin
#10000 $stop;
end
endmodule