/*
	SIC LABORATORY, LG ELECTRONICS INC., SEOUL, KOREA
	Copyright(c) 2013 by LG Electronics Inc.

	This program is free software; you can redistribute it and/or 
	modify it under the terms of the GNU General Public License
	version 2 as published by the Free Software Foundation.

	This program is distributed in the hope that it will be useful,
	but WITHOUT ANY WARRANTY; without even the implied warranty of 
	MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 
	GNU General Public License for more details.
*/ 



/* RESETB_PDB_ALL_M14  */
#define resetb_pdb_all_M14A0_SLAVE_ADDR	0x38
#define resetb_pdb_all_M14A0_REG_ADDR	0x01

/* RESET_PDB_SEL_M14  */
#define reset_pdb_sel_M14A0_SLAVE_ADDR	0x38
#define reset_pdb_sel_M14A0_REG_ADDR	0x02

/* CR_PLL_RESETB_PDB_M14  */
#define cr_pll_resetb_pdb_M14A0_SLAVE_ADDR	0x38
#define cr_pll_resetb_pdb_M14A0_REG_ADDR	0x03

/* CR_LDO_PDB_M14  */
#define cr_ldo_pdb_M14A0_SLAVE_ADDR	0x38
#define cr_ldo_pdb_M14A0_REG_ADDR	0x04

/* CR_MODE_SEL_RESETB_M14  */
#define cr_mode_sel_resetb_M14A0_SLAVE_ADDR	0x38
#define cr_mode_sel_resetb_M14A0_REG_ADDR	0x05

/* EQ_RESETB_PDB_M14  */
#define eq_resetb_pdb_M14A0_SLAVE_ADDR	0x38
#define eq_resetb_pdb_M14A0_REG_ADDR	0x06

/* DR_RESETB_PDB_M14  */
#define dr_resetb_pdb_M14A0_SLAVE_ADDR	0x38
#define dr_resetb_pdb_M14A0_REG_ADDR	0x07

/* BERT_DTB_RESETB_M14  */
#define bert_dtb_resetb_M14A0_SLAVE_ADDR	0x38
#define bert_dtb_resetb_M14A0_REG_ADDR	0x08

/* CBUS_HPD_PDB_M14  */
#define cbus_hpd_pdb_M14A0_SLAVE_ADDR	0x38
#define cbus_hpd_pdb_M14A0_REG_ADDR	0x09

/* PIX_RESETB_PDB_M14  */
#define pix_resetb_pdb_M14A0_SLAVE_ADDR	0x38
#define pix_resetb_pdb_M14A0_REG_ADDR	0x0A

/* CR_REF_CLK_MODE_1_M14  */
#define cr_ref_clk_mode_1_M14A0_SLAVE_ADDR	0x38
#define cr_ref_clk_mode_1_M14A0_REG_ADDR	0x10

/* CR_REF_CLK_MODE_2_M14  */
#define cr_ref_clk_mode_2_M14A0_SLAVE_ADDR	0x38
#define cr_ref_clk_mode_2_M14A0_REG_ADDR	0x11

/* CR_MAN_RUN_TEST_M14  */
#define cr_man_run_test_M14A0_SLAVE_ADDR	0x38
#define cr_man_run_test_M14A0_REG_ADDR	0x12

/* CR_TMR_SCALE_M14  */
#define cr_tmr_scale_M14A0_SLAVE_ADDR	0x38
#define cr_tmr_scale_M14A0_REG_ADDR	0x13

/* CR_ICP_ADJ_M14  */
#define cr_icp_adj_M14A0_SLAVE_ADDR	0x38
#define cr_icp_adj_M14A0_REG_ADDR	0x14

/* CR_KVCO_OFFSET_M14  */
#define cr_kvco_offset_M14A0_SLAVE_ADDR	0x38
#define cr_kvco_offset_M14A0_REG_ADDR	0x15

/* CR_I2C_PLL_MAN_MODE_M14  */
#define cr_i2c_pll_man_mode_M14A0_SLAVE_ADDR	0x38
#define cr_i2c_pll_man_mode_M14A0_REG_ADDR	0x16

/* CR_I2C_MODE_OFFSET_M14  */
#define cr_i2c_mode_offset_M14A0_SLAVE_ADDR	0x38
#define cr_i2c_mode_offset_M14A0_REG_ADDR	0x17

/* CR_VBGR_CTRL_M14  */
#define cr_vbgr_ctrl_M14A0_SLAVE_ADDR	0x38
#define cr_vbgr_ctrl_M14A0_REG_ADDR	0x18

/* CR_DIG_VBGR_CTRL_M14  */
#define cr_dig_vbgr_ctrl_M14A0_SLAVE_ADDR	0x38
#define cr_dig_vbgr_ctrl_M14A0_REG_ADDR	0x19

/* CR_REF_CLK_SEL_M14  */
#define cr_ref_clk_sel_M14A0_SLAVE_ADDR	0x38
#define cr_ref_clk_sel_M14A0_REG_ADDR	0x1A

/* CR_MHL_MAN_SEL_M14  */
#define cr_mhl_man_sel_M14A0_SLAVE_ADDR	0x38
#define cr_mhl_man_sel_M14A0_REG_ADDR	0x1B

/* CR_MHL_MAN_MODE_M14  */
#define cr_mhl_man_mode_M14A0_SLAVE_ADDR	0x38
#define cr_mhl_man_mode_M14A0_REG_ADDR	0x1C

/* IDR_ADJ_M14  */
#define idr_adj_M14A0_SLAVE_ADDR	0x38
#define idr_adj_M14A0_REG_ADDR	0x1D

/* CR_PLL_MODE_OFFSET_M14  */
#define cr_pll_mode_offset_M14A0_SLAVE_ADDR	0x38
#define cr_pll_mode_offset_M14A0_REG_ADDR	0x1E

/* CR_HT_LT_M14  */
#define cr_ht_lt_M14A0_SLAVE_ADDR	0x38
#define cr_ht_lt_M14A0_REG_ADDR	0x1F

/* CR_LOCK_DONE_M14  */
#define cr_lock_done_M14A0_SLAVE_ADDR	0x38
#define cr_lock_done_M14A0_REG_ADDR	0x20

/* TMR_MEASURE_S4_DONE_M14  */
#define tmr_measure_s4_done_M14A0_SLAVE_ADDR	0x38
#define tmr_measure_s4_done_M14A0_REG_ADDR	0x21

/* MODE_SEL_ST_M14  */
#define mode_sel_st_M14A0_SLAVE_ADDR	0x38
#define mode_sel_st_M14A0_REG_ADDR	0x22

/* TMDS_FREQ_1_M14  */
#define tmds_freq_1_M14A0_SLAVE_ADDR	0x38
#define tmds_freq_1_M14A0_REG_ADDR	0x23

/* TMDS_FREQ_2_M14  */
#define tmds_freq_2_M14A0_SLAVE_ADDR	0x38
#define tmds_freq_2_M14A0_REG_ADDR	0x24

/* CR_OFFSET_MAX_MIN_M14  */
#define cr_offset_max_min_M14A0_SLAVE_ADDR	0x38
#define cr_offset_max_min_M14A0_REG_ADDR	0x25

/* CR_MHL_MODE_M14  */
#define cr_mhl_mode_M14A0_SLAVE_ADDR	0x38
#define cr_mhl_mode_M14A0_REG_ADDR	0x26

/* PLL_MODE_DR_M14  */
#define pll_mode_dr_M14A0_SLAVE_ADDR	0x38
#define pll_mode_dr_M14A0_REG_ADDR	0x27

/* PIX_CP_I_M14  */
#define pix_cp_i_M14A0_SLAVE_ADDR	0x38
#define pix_cp_i_M14A0_REG_ADDR	0x30

/* PIX_VCO_OFFSET_M14  */
#define pix_vco_offset_M14A0_SLAVE_ADDR	0x38
#define pix_vco_offset_M14A0_REG_ADDR	0x31

/* PIX_PCLK_M14  */
#define pix_pclk_M14A0_SLAVE_ADDR	0x38
#define pix_pclk_M14A0_REG_ADDR	0x32

/* PIX_MAN_DEPTH_M14  */
#define pix_man_depth_M14A0_SLAVE_ADDR	0x38
#define pix_man_depth_M14A0_REG_ADDR	0x33

/* PIX_TEST_EN_M14  */
#define pix_test_en_M14A0_SLAVE_ADDR	0x38
#define pix_test_en_M14A0_REG_ADDR	0x34

/* PIX_LINK_DEPTH_M14  */
#define pix_link_depth_M14A0_SLAVE_ADDR	0x38
#define pix_link_depth_M14A0_REG_ADDR	0x35

/* PIX_CLK_MODE_SEL_M14  */
#define pix_clk_mode_sel_M14A0_SLAVE_ADDR	0x38
#define pix_clk_mode_sel_M14A0_REG_ADDR	0x36

/* EQ_CAL_MODE_M14  */
#define eq_cal_mode_M14A0_SLAVE_ADDR	0x38
#define eq_cal_mode_M14A0_REG_ADDR	0x37

/* EQ_CAL_DONE_MAN_MODE_M14  */
#define eq_cal_done_man_mode_M14A0_SLAVE_ADDR	0x38
#define eq_cal_done_man_mode_M14A0_REG_ADDR	0x38

/* EQ_CAL_DONE_M14  */
#define eq_cal_done_M14A0_SLAVE_ADDR	0x38
#define eq_cal_done_M14A0_REG_ADDR	0x39

/* EQ_TESTEN_I2C_M14  */
#define eq_testen_i2c_M14A0_SLAVE_ADDR	0x38
#define eq_testen_i2c_M14A0_REG_ADDR	0x40

/* EQ_CS_RS_SEL_M14  */
#define eq_cs_rs_sel_M14A0_SLAVE_ADDR	0x38
#define eq_cs_rs_sel_M14A0_REG_ADDR	0x41

/* EQ_CS_MAN_M14  */
#define eq_cs_man_M14A0_SLAVE_ADDR	0x38
#define eq_cs_man_M14A0_REG_ADDR	0x42

/* EQ_RS_MAN_M14  */
#define eq_rs_man_M14A0_SLAVE_ADDR	0x38
#define eq_rs_man_M14A0_REG_ADDR	0x43

/* CK_MODE_MAN_SEL_M14  */
#define ck_mode_man_sel_M14A0_SLAVE_ADDR	0x38
#define ck_mode_man_sel_M14A0_REG_ADDR	0x44

/* CK_MODE_CS_MAN_00_M14  */
#define ck_mode_cs_man_00_M14A0_SLAVE_ADDR	0x38
#define ck_mode_cs_man_00_M14A0_REG_ADDR	0x45

/* CK_MODE_CS_MAN_01_M14  */
#define ck_mode_cs_man_01_M14A0_SLAVE_ADDR	0x38
#define ck_mode_cs_man_01_M14A0_REG_ADDR	0x46

/* CK_MODE_CS_MAN_10_M14  */
#define ck_mode_cs_man_10_M14A0_SLAVE_ADDR	0x38
#define ck_mode_cs_man_10_M14A0_REG_ADDR	0x47

/* CK_MODE_CS_MAN_11_M14  */
#define ck_mode_cs_man_11_M14A0_SLAVE_ADDR	0x38
#define ck_mode_cs_man_11_M14A0_REG_ADDR	0x48

/* CK_MODE_RS_MAN_00_M14  */
#define ck_mode_rs_man_00_M14A0_SLAVE_ADDR	0x38
#define ck_mode_rs_man_00_M14A0_REG_ADDR	0x49

/* CK_MODE_RS_MAN_01_M14  */
#define ck_mode_rs_man_01_M14A0_SLAVE_ADDR	0x38
#define ck_mode_rs_man_01_M14A0_REG_ADDR	0x4A

/* CK_MODE_RS_MAN_10_M14  */
#define ck_mode_rs_man_10_M14A0_SLAVE_ADDR	0x38
#define ck_mode_rs_man_10_M14A0_REG_ADDR	0x4B

/* CK_MODE_RS_MAN_11_M14  */
#define ck_mode_rs_man_11_M14A0_SLAVE_ADDR	0x38
#define ck_mode_rs_man_11_M14A0_REG_ADDR	0x4C

/* DCS_MAN_SEL_M14  */
#define dcs_man_sel_M14A0_SLAVE_ADDR	0x38
#define dcs_man_sel_M14A0_REG_ADDR	0x4D

/* DCS_MAN_M14  */
#define dcs_man_M14A0_SLAVE_ADDR	0x38
#define dcs_man_M14A0_REG_ADDR	0x4E

/* ODT_CTRL_M14  */
#define odt_ctrl_M14A0_SLAVE_ADDR	0x38
#define odt_ctrl_M14A0_REG_ADDR	0x4F

/* EQ_ICTL_M14  */
#define eq_ictl_M14A0_SLAVE_ADDR	0x38
#define eq_ictl_M14A0_REG_ADDR	0x50

/* EQ_MHL_MAN_SEL_M14  */
#define eq_mhl_man_sel_M14A0_SLAVE_ADDR	0x38
#define eq_mhl_man_sel_M14A0_REG_ADDR	0x51

/* PDB_D0_MAN_SEL_M14  */
#define pdb_d0_man_sel_M14A0_SLAVE_ADDR	0x38
#define pdb_d0_man_sel_M14A0_REG_ADDR	0x52

/* PDB_DCK_MAN_SEL_M14  */
#define pdb_dck_man_sel_M14A0_SLAVE_ADDR	0x38
#define pdb_dck_man_sel_M14A0_REG_ADDR	0x53

/* EQ_M_CS_M14  */
#define eq_m_cs_M14A0_SLAVE_ADDR	0x38
#define eq_m_cs_M14A0_REG_ADDR	0x54

/* EQ_M_RS_M14  */
#define eq_m_rs_M14A0_SLAVE_ADDR	0x38
#define eq_m_rs_M14A0_REG_ADDR	0x55

/* EQ_M_MHL_MODE_M14  */
#define eq_m_mhl_mode_M14A0_SLAVE_ADDR	0x38
#define eq_m_mhl_mode_M14A0_REG_ADDR	0x56

/* EQ_M_PDB_D0_DCK_M14  */
#define eq_m_pdb_d0_dck_M14A0_SLAVE_ADDR	0x38
#define eq_m_pdb_d0_dck_M14A0_REG_ADDR	0x57

/* MHL_INPUT_ODT_PDB_M14  */
#define mhl_input_odt_pdb_M14A0_SLAVE_ADDR	0x38
#define mhl_input_odt_pdb_M14A0_REG_ADDR	0x58

/* EQ_CONT_TRACK_M14  */
#define eq_cont_track_M14A0_SLAVE_ADDR	0x38
#define eq_cont_track_M14A0_REG_ADDR	0x70

/* EQ_FILTER_M14  */
#define eq_filter_M14A0_SLAVE_ADDR	0x38
#define eq_filter_M14A0_REG_ADDR	0x71

/* EQ_AVG_START_H_M14  */
#define eq_avg_start_h_M14A0_SLAVE_ADDR	0x38
#define eq_avg_start_h_M14A0_REG_ADDR	0x72

/* EQ_AVG_START_L_M14  */
#define eq_avg_start_l_M14A0_SLAVE_ADDR	0x38
#define eq_avg_start_l_M14A0_REG_ADDR	0x73

/* EQ_EVAL_TIME_H_M14  */
#define eq_eval_time_h_M14A0_SLAVE_ADDR	0x38
#define eq_eval_time_h_M14A0_REG_ADDR	0x74

/* EQ_EVAL_TIME_L_M14  */
#define eq_eval_time_l_M14A0_SLAVE_ADDR	0x38
#define eq_eval_time_l_M14A0_REG_ADDR	0x75

/* EQ_CS_LIMIT_M0_M14  */
#define eq_cs_limit_m0_M14A0_SLAVE_ADDR	0x38
#define eq_cs_limit_m0_M14A0_REG_ADDR	0x76

/* EQ_CS_LIMIT_M1_M14  */
#define eq_cs_limit_m1_M14A0_SLAVE_ADDR	0x38
#define eq_cs_limit_m1_M14A0_REG_ADDR	0x77

/* EQ_CS_LIMIT_M2_M14  */
#define eq_cs_limit_m2_M14A0_SLAVE_ADDR	0x38
#define eq_cs_limit_m2_M14A0_REG_ADDR	0x78

/* EQ_CS_LIMIT_M3_M14  */
#define eq_cs_limit_m3_M14A0_SLAVE_ADDR	0x38
#define eq_cs_limit_m3_M14A0_REG_ADDR	0x79

/* EQ_CNT_DIFF_M14  */
#define eq_cnt_diff_M14A0_SLAVE_ADDR	0x38
#define eq_cnt_diff_M14A0_REG_ADDR	0x7A

/* EQ_FRZ_M14  */
#define eq_frz_M14A0_SLAVE_ADDR	0x38
#define eq_frz_M14A0_REG_ADDR	0x7B

/* EQ_FRZ_SEL_MAN_M14  */
#define eq_frz_sel_man_M14A0_SLAVE_ADDR	0x38
#define eq_frz_sel_man_M14A0_REG_ADDR	0x7C

/* EQ_CS_CAL_M14  */
#define eq_cs_cal_M14A0_SLAVE_ADDR	0x38
#define eq_cs_cal_M14A0_REG_ADDR	0x7D

/* EQ_CS_OUT_M14  */
#define eq_cs_out_M14A0_SLAVE_ADDR	0x38
#define eq_cs_out_M14A0_REG_ADDR	0x7E

/* EQ_CS_MIN_M14  */
#define eq_cs_min_M14A0_SLAVE_ADDR	0x38
#define eq_cs_min_M14A0_REG_ADDR	0x7F

/* EQ_CS_MAX_M14  */
#define eq_cs_max_M14A0_SLAVE_ADDR	0x38
#define eq_cs_max_M14A0_REG_ADDR	0x80

/* EQ_CS_START_SEL_M14  */
#define eq_cs_start_sel_M14A0_SLAVE_ADDR	0x38
#define eq_cs_start_sel_M14A0_REG_ADDR	0x81

/* EQ_CS_START_VAL_M14  */
#define eq_cs_start_val_M14A0_SLAVE_ADDR	0x38
#define eq_cs_start_val_M14A0_REG_ADDR	0x82

/* EQ_CS_SEL_MAN_M14  */
#define eq_cs_sel_man_M14A0_SLAVE_ADDR	0x38
#define eq_cs_sel_man_M14A0_REG_ADDR	0x83

/* EQ_CS_PATTERN_SEL_M14  */
#define eq_cs_pattern_sel_M14A0_SLAVE_ADDR	0x38
#define eq_cs_pattern_sel_M14A0_REG_ADDR	0x84

/* EQ_CS_CAP_M14  */
#define eq_cs_cap_M14A0_SLAVE_ADDR	0x38
#define eq_cs_cap_M14A0_REG_ADDR	0x85

/* EQ_CS_CAP_DLY1_M14  */
#define eq_cs_cap_dly1_M14A0_SLAVE_ADDR	0x38
#define eq_cs_cap_dly1_M14A0_REG_ADDR	0x86

/* EQ_CS_CAP_DLY2_M14  */
#define eq_cs_cap_dly2_M14A0_SLAVE_ADDR	0x38
#define eq_cs_cap_dly2_M14A0_REG_ADDR	0x87

/* EQ_CS_CAP_DLY3_M14  */
#define eq_cs_cap_dly3_M14A0_SLAVE_ADDR	0x38
#define eq_cs_cap_dly3_M14A0_REG_ADDR	0x88

/* EQ_CS_CAP_DLY4_M14  */
#define eq_cs_cap_dly4_M14A0_SLAVE_ADDR	0x38
#define eq_cs_cap_dly4_M14A0_REG_ADDR	0x89

/* EQ_CS_CAP_DLY5_M14  */
#define eq_cs_cap_dly5_M14A0_SLAVE_ADDR	0x38
#define eq_cs_cap_dly5_M14A0_REG_ADDR	0x8A

/* EQ_CS_CAP_DLY6_M14  */
#define eq_cs_cap_dly6_M14A0_SLAVE_ADDR	0x38
#define eq_cs_cap_dly6_M14A0_REG_ADDR	0x8B

/* EQ_CS_CAP_DLY7_M14  */
#define eq_cs_cap_dly7_M14A0_SLAVE_ADDR	0x38
#define eq_cs_cap_dly7_M14A0_REG_ADDR	0x8C

/* EQ_CS_CAP_DLY8_M14  */
#define eq_cs_cap_dly8_M14A0_SLAVE_ADDR	0x38
#define eq_cs_cap_dly8_M14A0_REG_ADDR	0x8D

/* DR_CLK_INV_CH_M14  */
#define dr_clk_inv_ch_M14A0_SLAVE_ADDR	0x38
#define dr_clk_inv_ch_M14A0_REG_ADDR	0x90

/* DR_MAN_MOD_SEL_M14  */
#define dr_man_mod_sel_M14A0_SLAVE_ADDR	0x38
#define dr_man_mod_sel_M14A0_REG_ADDR	0x91

/* DR_MODE_M14  */
#define dr_mode_M14A0_SLAVE_ADDR	0x38
#define dr_mode_M14A0_REG_ADDR	0x92

/* DR_N1_M14  */
#define dr_n1_M14A0_SLAVE_ADDR	0x38
#define dr_n1_M14A0_REG_ADDR	0x93

/* DR_FILTER_CH0_M14  */
#define dr_filter_ch0_M14A0_SLAVE_ADDR	0x38
#define dr_filter_ch0_M14A0_REG_ADDR	0x94

/* DR_FILTER_CH1_M14  */
#define dr_filter_ch1_M14A0_SLAVE_ADDR	0x38
#define dr_filter_ch1_M14A0_REG_ADDR	0x95

/* DR_FILTER_CH2_M14  */
#define dr_filter_ch2_M14A0_SLAVE_ADDR	0x38
#define dr_filter_ch2_M14A0_REG_ADDR	0x96

/* DR_PHSEL_C_F_CH0_M14  */
#define dr_phsel_c_f_ch0_M14A0_SLAVE_ADDR	0x38
#define dr_phsel_c_f_ch0_M14A0_REG_ADDR	0x97

/* DR_PHSEL_C_F_CH1_M14  */
#define dr_phsel_c_f_ch1_M14A0_SLAVE_ADDR	0x38
#define dr_phsel_c_f_ch1_M14A0_REG_ADDR	0x98

/* DR_PHSEL_C_F_CH2_M14  */
#define dr_phsel_c_f_ch2_M14A0_SLAVE_ADDR	0x38
#define dr_phsel_c_f_ch2_M14A0_REG_ADDR	0x99

/* DR_PHSEL_EN_CH0_M14  */
#define dr_phsel_en_ch0_M14A0_SLAVE_ADDR	0x38
#define dr_phsel_en_ch0_M14A0_REG_ADDR	0x9A

/* DR_PHSEL_EN_CH1_M14  */
#define dr_phsel_en_ch1_M14A0_SLAVE_ADDR	0x38
#define dr_phsel_en_ch1_M14A0_REG_ADDR	0x9B

/* DR_PHSEL_EN_CH2_M14  */
#define dr_phsel_en_ch2_M14A0_SLAVE_ADDR	0x38
#define dr_phsel_en_ch2_M14A0_REG_ADDR	0x9C

/* DR_MONITOR_UI_EN_CH_M14  */
#define dr_monitor_ui_en_ch_M14A0_SLAVE_ADDR	0x38
#define dr_monitor_ui_en_ch_M14A0_REG_ADDR	0x9D

/* DR_PH_C_F_CH0_M14  */
#define dr_ph_c_f_ch0_M14A0_SLAVE_ADDR	0x38
#define dr_ph_c_f_ch0_M14A0_REG_ADDR	0x9E

/* DR_PH_C_F_CH1_M14  */
#define dr_ph_c_f_ch1_M14A0_SLAVE_ADDR	0x38
#define dr_ph_c_f_ch1_M14A0_REG_ADDR	0x9F

/* DR_PH_C_F_CH2_M14  */
#define dr_ph_c_f_ch2_M14A0_SLAVE_ADDR	0x38
#define dr_ph_c_f_ch2_M14A0_REG_ADDR	0xA0

/* DR_MONITOR_UI_CH2_M14  */
#define dr_monitor_ui_ch2_M14A0_SLAVE_ADDR	0x38
#define dr_monitor_ui_ch2_M14A0_REG_ADDR	0xA1

/* DR_MONITOR_UI_CH1_M14  */
#define dr_monitor_ui_ch1_M14A0_SLAVE_ADDR	0x38
#define dr_monitor_ui_ch1_M14A0_REG_ADDR	0xA2

/* DR_MONITOR_UI_CH0_M14  */
#define dr_monitor_ui_ch0_M14A0_SLAVE_ADDR	0x38
#define dr_monitor_ui_ch0_M14A0_REG_ADDR	0xA3

/* ADD_DIFF_CH0_M14  */
#define add_diff_ch0_M14A0_SLAVE_ADDR	0x38
#define add_diff_ch0_M14A0_REG_ADDR	0xA4

/* ADD_DIFF_CH1_M14  */
#define add_diff_ch1_M14A0_SLAVE_ADDR	0x38
#define add_diff_ch1_M14A0_REG_ADDR	0xA5

/* ADD_DIFF_CH2_M14  */
#define add_diff_ch2_M14A0_SLAVE_ADDR	0x38
#define add_diff_ch2_M14A0_REG_ADDR	0xA6

/* TOT_SYNC_RECOVER_M14  */
#define tot_sync_recover_M14A0_SLAVE_ADDR	0x38
#define tot_sync_recover_M14A0_REG_ADDR	0xA7

/* TOT_TMDS_ERROR_M14  */
#define tot_tmds_error_M14A0_SLAVE_ADDR	0x38
#define tot_tmds_error_M14A0_REG_ADDR	0xA8

/* DR_MHL_HDMI_SEL_M14  */
#define dr_mhl_hdmi_sel_M14A0_SLAVE_ADDR	0x38
#define dr_mhl_hdmi_sel_M14A0_REG_ADDR	0xA9

/* DR_HDMI_MHL_MODE_M14  */
#define dr_hdmi_mhl_mode_M14A0_SLAVE_ADDR	0x38
#define dr_hdmi_mhl_mode_M14A0_REG_ADDR	0xAA

/* BERT_RUN_CH_M14  */
#define bert_run_ch_M14A0_SLAVE_ADDR	0x38
#define bert_run_ch_M14A0_REG_ADDR	0xB0

/* BERT_CH_SEL_M14  */
#define bert_ch_sel_M14A0_SLAVE_ADDR	0x38
#define bert_ch_sel_M14A0_REG_ADDR	0xB1

/* BERT_EX_RUN_M14  */
#define bert_ex_run_M14A0_SLAVE_ADDR	0x38
#define bert_ex_run_M14A0_REG_ADDR	0xB2

/* TMDS_SYNC_RECOVER_M14  */
#define tmds_sync_recover_M14A0_SLAVE_ADDR	0x38
#define tmds_sync_recover_M14A0_REG_ADDR	0xB3

/* TMDS_CLK_INV_M14  */
#define tmds_clk_inv_M14A0_SLAVE_ADDR	0x38
#define tmds_clk_inv_M14A0_REG_ADDR	0xB4

/* TMDS_BYPASS_M14  */
#define tmds_bypass_M14A0_SLAVE_ADDR	0x38
#define tmds_bypass_M14A0_REG_ADDR	0xB5

/* BIT_ERR_THRES_M14  */
#define bit_err_thres_M14A0_SLAVE_ADDR	0x38
#define bit_err_thres_M14A0_REG_ADDR	0xB6

/* BERT_SYNC_DONE_M14  */
#define bert_sync_done_M14A0_SLAVE_ADDR	0x38
#define bert_sync_done_M14A0_REG_ADDR	0xB7

/* BERT_INDICATOR_TEST_RES_CH0_M14  */
#define bert_indicator_test_res_ch0_M14A0_SLAVE_ADDR	0x38
#define bert_indicator_test_res_ch0_M14A0_REG_ADDR	0xB8

/* BERT_INDICATOR_TEST_RES_CH1_M14  */
#define bert_indicator_test_res_ch1_M14A0_SLAVE_ADDR	0x38
#define bert_indicator_test_res_ch1_M14A0_REG_ADDR	0xB9

/* BERT_INDICATOR_TEST_RES_CH2_M14  */
#define bert_indicator_test_res_ch2_M14A0_SLAVE_ADDR	0x38
#define bert_indicator_test_res_ch2_M14A0_REG_ADDR	0xBA

/* BERT_NUM_ERR_1_M14  */
#define bert_num_err_1_M14A0_SLAVE_ADDR	0x38
#define bert_num_err_1_M14A0_REG_ADDR	0xBB

/* BERT_NUM_ERR_0_M14  */
#define bert_num_err_0_M14A0_SLAVE_ADDR	0x38
#define bert_num_err_0_M14A0_REG_ADDR	0xBC

/* TMDS_SYNC_SEL_M14  */
#define tmds_sync_sel_M14A0_SLAVE_ADDR	0x38
#define tmds_sync_sel_M14A0_REG_ADDR	0xBD

/* TMDS_CHG_CHNL_M14  */
#define tmds_chg_chnl_M14A0_SLAVE_ADDR	0x38
#define tmds_chg_chnl_M14A0_REG_ADDR	0xBE

/* TMDS_MAN_HDMI_MHL_SEL_M14  */
#define tmds_man_hdmi_mhl_sel_M14A0_SLAVE_ADDR	0x38
#define tmds_man_hdmi_mhl_sel_M14A0_REG_ADDR	0xBF

/* TMDS_MAN_PACKED_SEL_M14  */
#define tmds_man_packed_sel_M14A0_SLAVE_ADDR	0x38
#define tmds_man_packed_sel_M14A0_REG_ADDR	0xC0

/* TMDS_MHL_PACKED_MODE_M14  */
#define tmds_mhl_packed_mode_M14A0_SLAVE_ADDR	0x38
#define tmds_mhl_packed_mode_M14A0_REG_ADDR	0xC1

/* TMDS_ERREC_DETECT_M14  */
#define tmds_errec_detect_M14A0_SLAVE_ADDR	0x38
#define tmds_errec_detect_M14A0_REG_ADDR	0xC2

/* TCS_EN_M14  */
#define tcs_en_M14A0_SLAVE_ADDR	0x38
#define tcs_en_M14A0_REG_ADDR	0xC3

/* TCS_SCOPE_M14  */
#define tcs_scope_M14A0_SLAVE_ADDR	0x38
#define tcs_scope_M14A0_REG_ADDR	0xC4

/* TCS_SCDT_ERROR_SCOPE_M14  */
#define tcs_scdt_error_scope_M14A0_SLAVE_ADDR	0x38
#define tcs_scdt_error_scope_M14A0_REG_ADDR	0xC5

/* TCS_M14  */
#define tcs_M14A0_SLAVE_ADDR	0x38
#define tcs_M14A0_REG_ADDR	0xC6

/* TCS_DONE_M14  */
#define tcs_done_M14A0_SLAVE_ADDR	0x38
#define tcs_done_M14A0_REG_ADDR	0xC7

/* TCS_MIN_M14  */
#define tcs_min_M14A0_SLAVE_ADDR	0x38
#define tcs_min_M14A0_REG_ADDR	0xC8

/* TCS_MAX_M14  */
#define tcs_max_M14A0_SLAVE_ADDR	0x38
#define tcs_max_M14A0_REG_ADDR	0xC9

/* TCS_RESULT_3_M14  */
#define tcs_result_3_M14A0_SLAVE_ADDR	0x38
#define tcs_result_3_M14A0_REG_ADDR	0xCA

/* TCS_RESULT_2_M14  */
#define tcs_result_2_M14A0_SLAVE_ADDR	0x38
#define tcs_result_2_M14A0_REG_ADDR	0xCB

/* TCS_RESULT_1_M14  */
#define tcs_result_1_M14A0_SLAVE_ADDR	0x38
#define tcs_result_1_M14A0_REG_ADDR	0xCC

/* TCS_RESULT_0_M14  */
#define tcs_result_0_M14A0_SLAVE_ADDR	0x38
#define tcs_result_0_M14A0_REG_ADDR	0xCD

/* EQ_FREQ_DIV_CH0_M14  */
#define eq_freq_div_ch0_M14A0_SLAVE_ADDR	0x38
#define eq_freq_div_ch0_M14A0_REG_ADDR	0xCE

/* EQ_FREQ_DIV_CH1_M14  */
#define eq_freq_div_ch1_M14A0_SLAVE_ADDR	0x38
#define eq_freq_div_ch1_M14A0_REG_ADDR	0xCF

/* EQ_FREQ_DIV_CH2_M14  */
#define eq_freq_div_ch2_M14A0_SLAVE_ADDR	0x38
#define eq_freq_div_ch2_M14A0_REG_ADDR	0xD0

/* EQ_CAL_MAN_SEL_CH0_M14  */
#define eq_cal_man_sel_ch0_M14A0_SLAVE_ADDR	0x38
#define eq_cal_man_sel_ch0_M14A0_REG_ADDR	0xD1

/* EQ_CAL_MAN_VAL_CH0_M14  */
#define eq_cal_man_val_ch0_M14A0_SLAVE_ADDR	0x38
#define eq_cal_man_val_ch0_M14A0_REG_ADDR	0xD1

/* EQ_CAL_MAN_SEL_CH1_M14  */
#define eq_cal_man_sel_ch1_M14A0_SLAVE_ADDR	0x38
#define eq_cal_man_sel_ch1_M14A0_REG_ADDR	0xD2

/* EQ_CAL_MAN_VAL_CH1_M14  */
#define eq_cal_man_val_ch1_M14A0_SLAVE_ADDR	0x38
#define eq_cal_man_val_ch1_M14A0_REG_ADDR	0xD2

/* EQ_CAL_MAN_SEL_CH2_M14  */
#define eq_cal_man_sel_ch2_M14A0_SLAVE_ADDR	0x38
#define eq_cal_man_sel_ch2_M14A0_REG_ADDR	0xD3

/* EQ_CAL_MAN_VAL_CH2_M14  */
#define eq_cal_man_val_ch2_M14A0_SLAVE_ADDR	0x38
#define eq_cal_man_val_ch2_M14A0_REG_ADDR	0xD3

/* EQ_OS_MAN_SEL_CH0_M14  */
#define eq_os_man_sel_ch0_M14A0_SLAVE_ADDR	0x38
#define eq_os_man_sel_ch0_M14A0_REG_ADDR	0xD4

/* EQ_OS_MAN_VAL_CH0_M14  */
#define eq_os_man_val_ch0_M14A0_SLAVE_ADDR	0x38
#define eq_os_man_val_ch0_M14A0_REG_ADDR	0xD4

/* EQ_OS_MAN_SEL_CH1_M14  */
#define eq_os_man_sel_ch1_M14A0_SLAVE_ADDR	0x38
#define eq_os_man_sel_ch1_M14A0_REG_ADDR	0xD5

/* EQ_OS_MAN_VAL_CH1_M14  */
#define eq_os_man_val_ch1_M14A0_SLAVE_ADDR	0x38
#define eq_os_man_val_ch1_M14A0_REG_ADDR	0xD5

/* EQ_OS_MAN_SEL_CH2_M14  */
#define eq_os_man_sel_ch2_M14A0_SLAVE_ADDR	0x38
#define eq_os_man_sel_ch2_M14A0_REG_ADDR	0xD6

/* EQ_OS_MAN_VAL_CH2_M14  */
#define eq_os_man_val_ch2_M14A0_SLAVE_ADDR	0x38
#define eq_os_man_val_ch2_M14A0_REG_ADDR	0xD6

/* EQ_DT_RANGE_CH0_M14  */
#define eq_dt_range_ch0_M14A0_SLAVE_ADDR	0x38
#define eq_dt_range_ch0_M14A0_REG_ADDR	0xD7

/* EQ_DT_RANGE_CH1_M14  */
#define eq_dt_range_ch1_M14A0_SLAVE_ADDR	0x38
#define eq_dt_range_ch1_M14A0_REG_ADDR	0xD8

/* EQ_DT_RANGE_CH2_M14  */
#define eq_dt_range_ch2_M14A0_SLAVE_ADDR	0x38
#define eq_dt_range_ch2_M14A0_REG_ADDR	0xD9

/* PDB_IBCAL_M14  */
#define pdb_ibcal_M14A0_SLAVE_ADDR	0x38
#define pdb_ibcal_M14A0_REG_ADDR	0xDA

/* PDB_IBCAL_CH0_M14  */
#define pdb_ibcal_ch0_M14A0_SLAVE_ADDR	0x38
#define pdb_ibcal_ch0_M14A0_REG_ADDR	0xDA

/* EQ_OS_VALID_CH0_M14  */
#define eq_os_valid_ch0_M14A0_SLAVE_ADDR	0x38
#define eq_os_valid_ch0_M14A0_REG_ADDR	0xDB

/* EQ_OS_VALID_CH1_M14  */
#define eq_os_valid_ch1_M14A0_SLAVE_ADDR	0x38
#define eq_os_valid_ch1_M14A0_REG_ADDR	0xDC

/* EQ_OS_VALID_CH2_M14  */
#define eq_os_valid_ch2_M14A0_SLAVE_ADDR	0x38
#define eq_os_valid_ch2_M14A0_REG_ADDR	0xDD

/* EQ_OF_HALF_CH0_M14  */
#define eq_of_half_ch0_M14A0_SLAVE_ADDR	0x38
#define eq_of_half_ch0_M14A0_REG_ADDR	0xDE

/* EQ_OS_MAX_CH0_M14  */
#define eq_os_max_ch0_M14A0_SLAVE_ADDR	0x38
#define eq_os_max_ch0_M14A0_REG_ADDR	0xDF

/* EQ_OS_MIN_CH0_M14  */
#define eq_os_min_ch0_M14A0_SLAVE_ADDR	0x38
#define eq_os_min_ch0_M14A0_REG_ADDR	0xE0

/* EQ_OS_OUT_CH0_M14  */
#define eq_os_out_ch0_M14A0_SLAVE_ADDR	0x38
#define eq_os_out_ch0_M14A0_REG_ADDR	0xE1

/* EQ_OF_HALF_CH1_M14  */
#define eq_of_half_ch1_M14A0_SLAVE_ADDR	0x38
#define eq_of_half_ch1_M14A0_REG_ADDR	0xE2

/* EQ_OS_MAX_CH1_M14  */
#define eq_os_max_ch1_M14A0_SLAVE_ADDR	0x38
#define eq_os_max_ch1_M14A0_REG_ADDR	0xE3

/* EQ_OS_MIN_CH1_M14  */
#define eq_os_min_ch1_M14A0_SLAVE_ADDR	0x38
#define eq_os_min_ch1_M14A0_REG_ADDR	0xE4

/* EQ_OS_OUT_CH1_M14  */
#define eq_os_out_ch1_M14A0_SLAVE_ADDR	0x38
#define eq_os_out_ch1_M14A0_REG_ADDR	0xE5

/* EQ_OF_HALF_CH2_M14  */
#define eq_of_half_ch2_M14A0_SLAVE_ADDR	0x38
#define eq_of_half_ch2_M14A0_REG_ADDR	0xE6

/* EQ_OS_MAX_CH2_M14  */
#define eq_os_max_ch2_M14A0_SLAVE_ADDR	0x38
#define eq_os_max_ch2_M14A0_REG_ADDR	0xE7

/* EQ_OS_MIN_CH2_M14  */
#define eq_os_min_ch2_M14A0_SLAVE_ADDR	0x38
#define eq_os_min_ch2_M14A0_REG_ADDR	0xE8

/* EQ_OS_OUT_CH2_M14  */
#define eq_os_out_ch2_M14A0_SLAVE_ADDR	0x38
#define eq_os_out_ch2_M14A0_REG_ADDR	0xE9

/* EQ_OS_RESULT_CH0_3_M14  */
#define eq_os_result_ch0_3_M14A0_SLAVE_ADDR	0x38
#define eq_os_result_ch0_3_M14A0_REG_ADDR	0xEA

/* EQ_OS_RESULT_CH0_2_M14  */
#define eq_os_result_ch0_2_M14A0_SLAVE_ADDR	0x38
#define eq_os_result_ch0_2_M14A0_REG_ADDR	0xEB

/* EQ_OS_RESULT_CH0_1_M14  */
#define eq_os_result_ch0_1_M14A0_SLAVE_ADDR	0x38
#define eq_os_result_ch0_1_M14A0_REG_ADDR	0xEC

/* EQ_OS_RESULT_CH0_0_M14  */
#define eq_os_result_ch0_0_M14A0_SLAVE_ADDR	0x38
#define eq_os_result_ch0_0_M14A0_REG_ADDR	0xED

/* EQ_OS_RESULT_CH1_3_M14  */
#define eq_os_result_ch1_3_M14A0_SLAVE_ADDR	0x38
#define eq_os_result_ch1_3_M14A0_REG_ADDR	0xEE

/* EQ_OS_RESULT_CH1_2_M14  */
#define eq_os_result_ch1_2_M14A0_SLAVE_ADDR	0x38
#define eq_os_result_ch1_2_M14A0_REG_ADDR	0xEF

/* EQ_OS_RESULT_CH1_1_M14  */
#define eq_os_result_ch1_1_M14A0_SLAVE_ADDR	0x38
#define eq_os_result_ch1_1_M14A0_REG_ADDR	0xF0

/* EQ_OS_RESULT_CH1_0_M14  */
#define eq_os_result_ch1_0_M14A0_SLAVE_ADDR	0x38
#define eq_os_result_ch1_0_M14A0_REG_ADDR	0xF1

/* EQ_OS_RESULT_CH2_3_M14  */
#define eq_os_result_ch2_3_M14A0_SLAVE_ADDR	0x38
#define eq_os_result_ch2_3_M14A0_REG_ADDR	0xF2

/* EQ_OS_RESULT_CH2_2_M14  */
#define eq_os_result_ch2_2_M14A0_SLAVE_ADDR	0x38
#define eq_os_result_ch2_2_M14A0_REG_ADDR	0xF3

/* EQ_OS_RESULT_CH2_1_M14  */
#define eq_os_result_ch2_1_M14A0_SLAVE_ADDR	0x38
#define eq_os_result_ch2_1_M14A0_REG_ADDR	0xF4

/* EQ_OS_RESULT_CH2_0_M14  */
#define eq_os_result_ch2_0_M14A0_SLAVE_ADDR	0x38
#define eq_os_result_ch2_0_M14A0_REG_ADDR	0xF5

/* EQ_CAL_M14  */
#define eq_cal_M14A0_SLAVE_ADDR	0x38
#define eq_cal_M14A0_REG_ADDR	0xF6


/* END OF ADDR DEFINITION */

typedef struct
{
	UINT8
	pdb_all:1,		// 0,0
	bm_rsvd1:3,
	resetb_all:1,
	b_rsvd1:3;
	
} RESETB_PDB_ALL_M14A0_T;

typedef struct
{
	UINT8
	pdb_sel:1,		// 0,0
	bm_rsvd1:3,
	reset_sel:1,
	b_rsvd1:3;
	
} RESET_PDB_SEL_M14A0_T;

typedef struct
{
	UINT8
	cr_pll_pdb:1,		// 0,0
	bm_rsvd1:3,
	cr_pll_resetb:1,
	b_rsvd1:3;
	
} CR_PLL_RESETB_PDB_M14A0_T;

typedef struct
{
	UINT8
	cr_dig_ldo_pdb:1,		// 0,0
	bm_rsvd1:3,
	cr_ldo_pdb:1,
	b_rsvd1:3;
	
} CR_LDO_PDB_M14A0_T;

typedef struct
{
	UINT8
	cr_mode_sel_resetb:1,
	b_rsvd1:7;
	
} CR_MODE_SEL_RESETB_M14A0_T;

typedef struct
{
	UINT8
	eq_pdb:1,		// 0,0
	bm_rsvd1:3,
	eq_resetb:1,
	b_rsvd1:3;
	
} EQ_RESETB_PDB_M14A0_T;

typedef struct
{
	UINT8
	dr_pdb:1,		// 0,0
	bm_rsvd1:3,
	dr_resetb:1,
	b_rsvd1:3;
	
} DR_RESETB_PDB_M14A0_T;

typedef struct
{
	UINT8
	dtb_resetb:1,		// 0,0
	bm_rsvd1:3,
	bert_resetb:1,
	b_rsvd1:3;
	
} BERT_DTB_RESETB_M14A0_T;

typedef struct
{
	UINT8
	cbus_hpd_pdb:1,
	b_rsvd1:7;
	
} CBUS_HPD_PDB_M14A0_T;

typedef struct
{
	UINT8
	pix_pdb:1,		// 0,0
	bm_rsvd1:3,
	pix_resetb:1,
	b_rsvd1:3;
	
} PIX_RESETB_PDB_M14A0_T;

typedef struct
{
	UINT8
	cr_ref_clk_mode:6,
	b_rsvd1:2;
	
} CR_REF_CLK_MODE_1_M14A0_T;

typedef struct
{
	UINT8
	cr_ref_clk_mode:8;
	
} CR_REF_CLK_MODE_2_M14A0_T;

typedef struct
{
	UINT8
	cr_test:1,		// 0,0
	bm_rsvd1:3,
	cr_man_run:1,
	b_rsvd1:3;
	
} CR_MAN_RUN_TEST_M14A0_T;

typedef struct
{
	UINT8
	cr_tmr_scale:2,
	b_rsvd1:6;
	
} CR_TMR_SCALE_M14A0_T;

typedef struct
{
	UINT8
	cr_icp_adj:3,
	b_rsvd1:5;
	
} CR_ICP_ADJ_M14A0_T;

typedef struct
{
	UINT8
	cr_kvco_offset:3,
	b_rsvd1:5;
	
} CR_KVCO_OFFSET_M14A0_T;

typedef struct
{
	UINT8
	cr_pll_man_mode:2,		// 1,0
	bm_rsvd1:2,
	cr_i2c_pll_mode:1,
	b_rsvd1:3;
	
} CR_I2C_PLL_MAN_MODE_M14A0_T;

typedef struct
{
	UINT8
	cr_i2c_offset:3,		// 2,0
	bm_rsvd1:1,
	cr_i2c_offset_mode:1,
	b_rsvd1:3;
	
} CR_I2C_MODE_OFFSET_M14A0_T;

typedef struct
{
	UINT8
	cr_vbgr_ctrl:3,
	b_rsvd1:5;
	
} CR_VBGR_CTRL_M14A0_T;

typedef struct
{
	UINT8
	cr_dig_vbgr_ctrl:3,
	b_rsvd1:5;
	
} CR_DIG_VBGR_CTRL_M14A0_T;

typedef struct
{
	UINT8
	cr_test_clk_en:1,		// 0,0
	bm_rsvd1:3,
	cr_ref_clk_sel:1,
	b_rsvd1:3;
	
} CR_REF_CLK_SEL_M14A0_T;

typedef struct
{
	UINT8
	cr_mhl_man_sel:1,
	b_rsvd1:7;
	
} CR_MHL_MAN_SEL_M14A0_T;

typedef struct
{
	UINT8
	cr_mhl_man_pp:1,		// 0,0
	bm_rsvd1:3,
	cr_mhl_man_mode:1,
	b_rsvd1:3;
	
} CR_MHL_MAN_MODE_M14A0_T;

typedef struct
{
	UINT8
	idr_adj:2,
	b_rsvd1:6;
	
} IDR_ADJ_M14A0_T;

typedef struct
{
	UINT8
	cr_pll_offset:3,		// 2,0
	bm_rsvd1:1,
	cr_pll_mode:2,
	b_rsvd1:2;
	
} CR_PLL_MODE_OFFSET_M14A0_T;

typedef struct
{
	UINT8
	cr_lt:1,		// 0,0
	bm_rsvd1:3,
	cr_ht:1,
	b_rsvd1:3;
	
} CR_HT_LT_M14A0_T;

typedef struct
{
	UINT8
	cr_done:1,		// 0,0
	bm_rsvd1:3,
	cr_lock:1,
	b_rsvd1:3;
	
} CR_LOCK_DONE_M14A0_T;

typedef struct
{
	UINT8
	measure_done_s4:1,		// 0,0
	bm_rsvd1:3,
	tmr_done:1,
	b_rsvd1:3;
	
} TMR_MEASURE_S4_DONE_M14A0_T;

typedef struct
{
	UINT8
	mode_sel_st:3,
	b_rsvd1:5;
	
} MODE_SEL_ST_M14A0_T;

typedef struct
{
	UINT8
	tmds_freq:8;
	
} TMDS_FREQ_1_M14A0_T;

typedef struct
{
	UINT8
	tmds_freq:8;
	
} TMDS_FREQ_2_M14A0_T;

typedef struct
{
	UINT8
	cr_offset_min:3,		// 2,0
	bm_rsvd1:1,
	cr_offset_max:3,
	b_rsvd1:1;
	
} CR_OFFSET_MAX_MIN_M14A0_T;

typedef struct
{
	UINT8
	cr_mhl_24bit:1,		// 0,0
	bm_rsvd1:3,
	cr_mhl_pp:1,		// 4,4
	cr_mhl_mode:1,
	b_rsvd1:2;
	
} CR_MHL_MODE_M14A0_T;

typedef struct
{
	UINT8
	pll_mode_pix:2,		// 1,0
	pll_mode_eq:2,		// 3,2
	pll_mode_dr:2,
	b_rsvd1:2;
	
} PLL_MODE_DR_M14A0_T;

typedef struct
{
	UINT8
	pix_cp_i:2,
	b_rsvd1:6;
	
} PIX_CP_I_M14A0_T;

typedef struct
{
	UINT8
	pix_vco_offset:2,
	b_rsvd1:6;
	
} PIX_VCO_OFFSET_M14A0_T;

typedef struct
{
	UINT8
	pix_pclk_div2:1,		// 0,0
	pix_pclk_div4:1,		// 1,1
	bm_rsvd2:2,
	pix_pclk_2x:1,
	b_rsvd1:3;
	
} PIX_PCLK_M14A0_T;

typedef struct
{
	UINT8
	pix_man_depth:2,		// 1,0
	bm_rsvd1:2,
	pix_man_depth_sel:1,
	b_rsvd1:3;
	
} PIX_MAN_DEPTH_M14A0_T;

typedef struct
{
	UINT8
	pix_test_en:1,
	b_rsvd1:7;
	
} PIX_TEST_EN_M14A0_T;

typedef struct
{
	UINT8
	pix_selected_depth:2,		// 1,0
	bm_rsvd1:2,
	pix_link_depth:2,
	b_rsvd1:2;
	
} PIX_LINK_DEPTH_M14A0_T;

typedef struct
{
	UINT8
	pix_tmds_sel:1,		// 0,0
	bm_rsvd1:3,
	pix_clk_mode:1,
	b_rsvd1:3;
	
} PIX_CLK_MODE_SEL_M14A0_T;

typedef struct
{
	UINT8
	eq_cal_mode:1,
	b_rsvd1:7;
	
} EQ_CAL_MODE_M14A0_T;

typedef struct
{
	UINT8
	eq_cal_man_done:1,		// 0,0
	bm_rsvd1:3,
	eq_cal_done_man_mode:1,
	b_rsvd1:3;
	
} EQ_CAL_DONE_MAN_MODE_M14A0_T;

typedef struct
{
	UINT8
	eq_cal_done:1,
	b_rsvd1:7;
	
} EQ_CAL_DONE_M14A0_T;

typedef struct
{
	UINT8
	eq_testen_i2c:1,
	b_rsvd1:7;
	
} EQ_TESTEN_I2C_M14A0_T;

typedef struct
{
	UINT8
	eq_rs_man_sel:1,		// 0,0
	bm_rsvd1:3,
	eq_cs_man_sel:2,
	b_rsvd1:2;
	
} EQ_CS_RS_SEL_M14A0_T;

typedef struct
{
	UINT8
	eq_cs_man:5,
	b_rsvd1:3;
	
} EQ_CS_MAN_M14A0_T;

typedef struct
{
	UINT8
	eq_rs_man:5,
	b_rsvd1:3;
	
} EQ_RS_MAN_M14A0_T;

typedef struct
{
	UINT8
	ck_mode_man:2,		// 1,0
	bm_rsvd1:2,
	ck_mode_man_sel:1,
	b_rsvd1:3;
	
} CK_MODE_MAN_SEL_M14A0_T;

typedef struct
{
	UINT8
	ck_mode_cs_man_00:5,
	b_rsvd1:3;
	
} CK_MODE_CS_MAN_00_M14A0_T;

typedef struct
{
	UINT8
	ck_mode_cs_man_01:5,
	b_rsvd1:3;
	
} CK_MODE_CS_MAN_01_M14A0_T;

typedef struct
{
	UINT8
	ck_mode_cs_man_10:5,
	b_rsvd1:3;
	
} CK_MODE_CS_MAN_10_M14A0_T;

typedef struct
{
	UINT8
	ck_mode_cs_man_11:5,
	b_rsvd1:3;
	
} CK_MODE_CS_MAN_11_M14A0_T;

typedef struct
{
	UINT8
	ck_mode_rs_man_00:5,
	b_rsvd1:3;
	
} CK_MODE_RS_MAN_00_M14A0_T;

typedef struct
{
	UINT8
	ck_mode_rs_man_01:5,
	b_rsvd1:3;
	
} CK_MODE_RS_MAN_01_M14A0_T;

typedef struct
{
	UINT8
	ck_mode_rs_man_10:5,
	b_rsvd1:3;
	
} CK_MODE_RS_MAN_10_M14A0_T;

typedef struct
{
	UINT8
	ck_mode_rs_man_11:5,
	b_rsvd1:3;
	
} CK_MODE_RS_MAN_11_M14A0_T;

typedef struct
{
	UINT8
	dcs_man_sel:1,
	b_rsvd1:7;
	
} DCS_MAN_SEL_M14A0_T;

typedef struct
{
	UINT8
	dcs_man:5,
	b_rsvd1:3;
	
} DCS_MAN_M14A0_T;

typedef struct
{
	UINT8
	odt_ctrl:2,
	b_rsvd1:6;
	
} ODT_CTRL_M14A0_T;

typedef struct
{
	UINT8
	eq_ictl:3,
	b_rsvd1:5;
	
} EQ_ICTL_M14A0_T;

typedef struct
{
	UINT8
	eq_mhl_man:1,		// 0,0
	bm_rsvd1:3,
	eq_mhl_man_sel:1,
	b_rsvd1:3;
	
} EQ_MHL_MAN_SEL_M14A0_T;

typedef struct
{
	UINT8
	pdb_d0_man:1,		// 0,0
	bm_rsvd1:3,
	pdb_d0_man_sel:1,
	b_rsvd1:3;
	
} PDB_D0_MAN_SEL_M14A0_T;

typedef struct
{
	UINT8
	pdb_dck_man:1,		// 0,0
	bm_rsvd1:3,
	pdb_dck_man_sel:1,
	b_rsvd1:3;
	
} PDB_DCK_MAN_SEL_M14A0_T;

typedef struct
{
	UINT8
	eq_m_cs:5,
	b_rsvd1:3;
	
} EQ_M_CS_M14A0_T;

typedef struct
{
	UINT8
	eq_m_rs:5,
	b_rsvd1:3;
	
} EQ_M_RS_M14A0_T;

typedef struct
{
	UINT8
	eq_m_mhl_mode:1,
	b_rsvd1:7;
	
} EQ_M_MHL_MODE_M14A0_T;

typedef struct
{
	UINT8
	eq_m_pdb_dck:1,		// 0,0
	bm_rsvd1:3,
	eq_m_pdb_d0:5;
	
} EQ_M_PDB_D0_DCK_M14A0_T;

typedef struct
{
	UINT8
	eq_odt_pdb:1,		// 0,0
	bm_rsvd1:3,
	mhl_input:1,
	b_rsvd1:3;
	
} MHL_INPUT_ODT_PDB_M14A0_T;

typedef struct
{
	UINT8
	eq_cont_track:1,
	b_rsvd1:7;
	
} EQ_CONT_TRACK_M14A0_T;

typedef struct
{
	UINT8
	eq_filter:6,
	b_rsvd1:2;
	
} EQ_FILTER_M14A0_T;

typedef struct
{
	UINT8
	eq_avg_start:8;
	
} EQ_AVG_START_H_M14A0_T;

typedef struct
{
	UINT8
	eq_avg_start:8;
	
} EQ_AVG_START_L_M14A0_T;

typedef struct
{
	UINT8
	eq_eval_time:8;
	
} EQ_EVAL_TIME_H_M14A0_T;

typedef struct
{
	UINT8
	eq_eval_time:8;
	
} EQ_EVAL_TIME_L_M14A0_T;

typedef struct
{
	UINT8
	eq_cs_limit_m0:5,
	b_rsvd1:3;
	
} EQ_CS_LIMIT_M0_M14A0_T;

typedef struct
{
	UINT8
	eq_cs_limit_m1:5,
	b_rsvd1:3;
	
} EQ_CS_LIMIT_M1_M14A0_T;

typedef struct
{
	UINT8
	eq_cs_limit_m2:5,
	b_rsvd1:3;
	
} EQ_CS_LIMIT_M2_M14A0_T;

typedef struct
{
	UINT8
	eq_cs_limit_m3:5,
	b_rsvd1:3;
	
} EQ_CS_LIMIT_M3_M14A0_T;

typedef struct
{
	UINT8
	eq_cnt_diff:5,
	b_rsvd1:3;
	
} EQ_CNT_DIFF_M14A0_T;

typedef struct
{
	UINT8
	eq_frz:1,
	b_rsvd1:7;
	
} EQ_FRZ_M14A0_T;

typedef struct
{
	UINT8
	eq_frz_sel_val:1,		// 0,0
	bm_rsvd1:3,
	eq_frz_sel_man:1,
	b_rsvd1:3;
	
} EQ_FRZ_SEL_MAN_M14A0_T;

typedef struct
{
	UINT8
	eq_cs_cal:5,
	b_rsvd1:3;
	
} EQ_CS_CAL_M14A0_T;

typedef struct
{
	UINT8
	eq_cs_out:5,
	b_rsvd1:3;
	
} EQ_CS_OUT_M14A0_T;

typedef struct
{
	UINT8
	eq_cs_min:5,
	b_rsvd1:3;
	
} EQ_CS_MIN_M14A0_T;

typedef struct
{
	UINT8
	eq_cs_max:5,
	b_rsvd1:3;
	
} EQ_CS_MAX_M14A0_T;

typedef struct
{
	UINT8
	eq_cs_start_sel:1,
	b_rsvd1:7;
	
} EQ_CS_START_SEL_M14A0_T;

typedef struct
{
	UINT8
	eq_cs_start_val:5,
	b_rsvd1:3;
	
} EQ_CS_START_VAL_M14A0_T;

typedef struct
{
	UINT8
	eq_cs_sel_val:1,		// 0,0
	bm_rsvd1:3,
	eq_cs_sel_man:1,
	b_rsvd1:3;
	
} EQ_CS_SEL_MAN_M14A0_T;

typedef struct
{
	UINT8
	eq_cs_pattern_sel:2,
	b_rsvd1:6;
	
} EQ_CS_PATTERN_SEL_M14A0_T;

typedef struct
{
	UINT8
	eq_cs_cap:1,
	b_rsvd1:7;
	
} EQ_CS_CAP_M14A0_T;

typedef struct
{
	UINT8
	eq_cs_cap_dly1:5,
	b_rsvd1:3;
	
} EQ_CS_CAP_DLY1_M14A0_T;

typedef struct
{
	UINT8
	eq_cs_cap_dly2:5,
	b_rsvd1:3;
	
} EQ_CS_CAP_DLY2_M14A0_T;

typedef struct
{
	UINT8
	eq_cs_cap_dly3:5,
	b_rsvd1:3;
	
} EQ_CS_CAP_DLY3_M14A0_T;

typedef struct
{
	UINT8
	eq_cs_cap_dly4:5,
	b_rsvd1:3;
	
} EQ_CS_CAP_DLY4_M14A0_T;

typedef struct
{
	UINT8
	eq_cs_cap_dly5:5,
	b_rsvd1:3;
	
} EQ_CS_CAP_DLY5_M14A0_T;

typedef struct
{
	UINT8
	eq_cs_cap_dly6:5,
	b_rsvd1:3;
	
} EQ_CS_CAP_DLY6_M14A0_T;

typedef struct
{
	UINT8
	eq_cs_cap_dly7:5,
	b_rsvd1:3;
	
} EQ_CS_CAP_DLY7_M14A0_T;

typedef struct
{
	UINT8
	eq_cs_cap_dly8:5,
	b_rsvd1:3;
	
} EQ_CS_CAP_DLY8_M14A0_T;

typedef struct
{
	UINT8
	dr_clk_inv_ch0:1,		// 0,0
	dr_clk_inv_ch1:1,		// 1,1
	dr_clk_inv_ch2:1,
	b_rsvd1:5;
	
} DR_CLK_INV_CH_M14A0_T;

typedef struct
{
	UINT8
	dr_man_mode:2,		// 1,0
	bm_rsvd1:2,
	dr_man_mod_sel:1,
	b_rsvd1:3;
	
} DR_MAN_MOD_SEL_M14A0_T;

typedef struct
{
	UINT8
	dr_mode:1,
	b_rsvd1:7;
	
} DR_MODE_M14A0_T;

typedef struct
{
	UINT8
	dr_n1:3,
	b_rsvd1:5;
	
} DR_N1_M14A0_T;

typedef struct
{
	UINT8
	dr_filter_ch0:6,
	b_rsvd1:2;
	
} DR_FILTER_CH0_M14A0_T;

typedef struct
{
	UINT8
	dr_filter_ch1:6,
	b_rsvd1:2;
	
} DR_FILTER_CH1_M14A0_T;

typedef struct
{
	UINT8
	dr_filter_ch2:6,
	b_rsvd1:2;
	
} DR_FILTER_CH2_M14A0_T;

typedef struct
{
	UINT8
	dr_phsel_f_ch0:4,		// 3,0
	dr_phsel_c_ch0:4;
	
} DR_PHSEL_C_F_CH0_M14A0_T;

typedef struct
{
	UINT8
	dr_phsel_f_ch1:4,		// 3,0
	dr_phsel_c_ch1:4;
	
} DR_PHSEL_C_F_CH1_M14A0_T;

typedef struct
{
	UINT8
	dr_phsel_f_ch2:4,		// 3,0
	dr_phsel_c_ch2:4;
	
} DR_PHSEL_C_F_CH2_M14A0_T;

typedef struct
{
	UINT8
	dr_phsel_en_ch0:2,
	b_rsvd1:6;
	
} DR_PHSEL_EN_CH0_M14A0_T;

typedef struct
{
	UINT8
	dr_phsel_en_ch1:2,
	b_rsvd1:6;
	
} DR_PHSEL_EN_CH1_M14A0_T;

typedef struct
{
	UINT8
	dr_phsel_en_ch2:2,
	b_rsvd1:6;
	
} DR_PHSEL_EN_CH2_M14A0_T;

typedef struct
{
	UINT8
	dr_monitor_ui_en_ch0:1,		// 0,0
	dr_monitor_ui_en_ch1:1,		// 1,1
	dr_monitor_ui_en_ch2:1,
	b_rsvd1:5;
	
} DR_MONITOR_UI_EN_CH_M14A0_T;

typedef struct
{
	UINT8
	dr_ph_f_ch0:4,		// 3,0
	dr_ph_c_ch0:4;
	
} DR_PH_C_F_CH0_M14A0_T;

typedef struct
{
	UINT8
	dr_ph_f_ch1:4,		// 3,0
	dr_ph_c_ch1:4;
	
} DR_PH_C_F_CH1_M14A0_T;

typedef struct
{
	UINT8
	dr_ph_f_ch2:4,		// 3,0
	dr_ph_c_ch2:4;
	
} DR_PH_C_F_CH2_M14A0_T;

typedef struct
{
	UINT8
	dr_monitor_ui_ch2:8;
	
} DR_MONITOR_UI_CH2_M14A0_T;

typedef struct
{
	UINT8
	dr_monitor_ui_ch1:8;
	
} DR_MONITOR_UI_CH1_M14A0_T;

typedef struct
{
	UINT8
	dr_monitor_ui_ch0:8;
	
} DR_MONITOR_UI_CH0_M14A0_T;

typedef struct
{
	UINT8
	add_diff_ch0:5,
	b_rsvd1:3;
	
} ADD_DIFF_CH0_M14A0_T;

typedef struct
{
	UINT8
	add_diff_ch1:5,
	b_rsvd1:3;
	
} ADD_DIFF_CH1_M14A0_T;

typedef struct
{
	UINT8
	add_diff_ch2:5,
	b_rsvd1:3;
	
} ADD_DIFF_CH2_M14A0_T;

typedef struct
{
	UINT8
	tot_sync_recover:8;
	
} TOT_SYNC_RECOVER_M14A0_T;

typedef struct
{
	UINT8
	tot_tmds_error:8;
	
} TOT_TMDS_ERROR_M14A0_T;

typedef struct
{
	UINT8
	dr_mhl_hdmi_mode:1,		// 0,0
	bm_rsvd1:3,
	dr_mhl_hdmi_sel:1,
	b_rsvd1:3;
	
} DR_MHL_HDMI_SEL_M14A0_T;

typedef struct
{
	UINT8
	dr_pdb_ch12:1,		// 0,0
	bm_rsvd1:3,
	dr_hdmi_mhl_mode:1,
	b_rsvd1:3;
	
} DR_HDMI_MHL_MODE_M14A0_T;

typedef struct
{
	UINT8
	bert_run_ch0:1,		// 0,0
	bert_run_ch1:1,		// 1,1
	bert_run_ch2:1,
	b_rsvd1:5;
	
} BERT_RUN_CH_M14A0_T;

typedef struct
{
	UINT8
	bert_ch_sel:2,
	b_rsvd1:6;
	
} BERT_CH_SEL_M14A0_T;

typedef struct
{
	UINT8
	bert_ex_run:1,
	b_rsvd1:7;
	
} BERT_EX_RUN_M14A0_T;

typedef struct
{
	UINT8
	tmds_sync_recover:1,
	b_rsvd1:7;
	
} TMDS_SYNC_RECOVER_M14A0_T;

typedef struct
{
	UINT8
	tmds_clk_inv:1,
	b_rsvd1:7;
	
} TMDS_CLK_INV_M14A0_T;

typedef struct
{
	UINT8
	tmds_bypass:1,
	b_rsvd1:7;
	
} TMDS_BYPASS_M14A0_T;

typedef struct
{
	UINT8
	err_thres:2,		// 1,0
	bm_rsvd1:2,
	bit_thres:2,
	b_rsvd1:2;
	
} BIT_ERR_THRES_M14A0_T;

typedef struct
{
	UINT8
	bert_sync_done:3,
	b_rsvd1:5;
	
} BERT_SYNC_DONE_M14A0_T;

typedef struct
{
	UINT8
	bert_test_res_ch0:2,		// 1,0
	bm_rsvd1:2,
	bert_indicator_ch0:2,
	b_rsvd1:2;
	
} BERT_INDICATOR_TEST_RES_CH0_M14A0_T;

typedef struct
{
	UINT8
	bert_test_res_ch1:2,		// 1,0
	bm_rsvd1:2,
	bert_indicator_ch1:2,
	b_rsvd1:2;
	
} BERT_INDICATOR_TEST_RES_CH1_M14A0_T;

typedef struct
{
	UINT8
	bert_test_res_ch2:2,		// 1,0
	bm_rsvd1:2,
	bert_indicator_ch2:2,
	b_rsvd1:2;
	
} BERT_INDICATOR_TEST_RES_CH2_M14A0_T;

typedef struct
{
	UINT8
	bert_num_err:8;
	
} BERT_NUM_ERR_1_M14A0_T;

typedef struct
{
	UINT8
	bert_num_err:8;
	
} BERT_NUM_ERR_0_M14A0_T;

typedef struct
{
	UINT8
	tmds_sync_sel:1,
	b_rsvd1:7;
	
} TMDS_SYNC_SEL_M14A0_T;

typedef struct
{
	UINT8
	tmds_chg_chnl:2,
	b_rsvd1:6;
	
} TMDS_CHG_CHNL_M14A0_T;

typedef struct
{
	UINT8
	tmds_man_hdmi_mhl_mode:1,		// 0,0
	bm_rsvd1:3,
	tmds_man_hdmi_mhl_sel:1,
	b_rsvd1:3;
	
} TMDS_MAN_HDMI_MHL_SEL_M14A0_T;

typedef struct
{
	UINT8
	tmds_man_packed_mode:1,		// 0,0
	bm_rsvd1:3,
	tmds_man_packed_sel:1,
	b_rsvd1:3;
	
} TMDS_MAN_PACKED_SEL_M14A0_T;

typedef struct
{
	UINT8
	tmds_hdmi_mhl_mode:1,		// 0,0
	bm_rsvd1:3,
	tmds_mhl_packed_mode:1,
	b_rsvd1:3;
	
} TMDS_MHL_PACKED_MODE_M14A0_T;

typedef struct
{
	UINT8
	tmds_errec_detect:1,
	b_rsvd1:7;
	
} TMDS_ERREC_DETECT_M14A0_T;

typedef struct
{
	UINT8
	tcs_en:1,
	b_rsvd1:7;
	
} TCS_EN_M14A0_T;

typedef struct
{
	UINT8
	tcs_scope:5,
	b_rsvd1:3;
	
} TCS_SCOPE_M14A0_T;

typedef struct
{
	UINT8
	tcs_error_scope:2,		// 1,0
	bm_rsvd1:2,
	tcs_scdt:1,
	b_rsvd1:3;
	
} TCS_SCDT_ERROR_SCOPE_M14A0_T;

typedef struct
{
	UINT8
	tcs:5,
	b_rsvd1:3;
	
} TCS_M14A0_T;

typedef struct
{
	UINT8
	tcs_done:1,
	b_rsvd1:7;
	
} TCS_DONE_M14A0_T;

typedef struct
{
	UINT8
	tcs_min:5,
	b_rsvd1:3;
	
} TCS_MIN_M14A0_T;

typedef struct
{
	UINT8
	tcs_max:5,
	b_rsvd1:3;
	
} TCS_MAX_M14A0_T;

typedef struct
{
	UINT8
	tcs_result:8;
	
} TCS_RESULT_3_M14A0_T;

typedef struct
{
	UINT8
	tcs_result:8;
	
} TCS_RESULT_2_M14A0_T;

typedef struct
{
	UINT8
	tcs_result:8;
	
} TCS_RESULT_1_M14A0_T;

typedef struct
{
	UINT8
	tcs_result:8;
	
} TCS_RESULT_0_M14A0_T;

typedef struct
{
	UINT8
	eq_freq_div_ch0:4,
	b_rsvd1:4;
	
} EQ_FREQ_DIV_CH0_M14A0_T;

typedef struct
{
	UINT8
	eq_freq_div_ch1:4,
	b_rsvd1:4;
	
} EQ_FREQ_DIV_CH1_M14A0_T;

typedef struct
{
	UINT8
	eq_freq_div_ch2:4,
	b_rsvd1:4;
	
} EQ_FREQ_DIV_CH2_M14A0_T;

typedef struct
{
	UINT8
	bf_rsvd0:4,
	eq_cal_man_sel_ch0:1,
	b_rsvd1:3;
	
} EQ_CAL_MAN_SEL_CH0_M14A0_T;

typedef struct
{
	UINT8
	eq_cal_man_val_ch0:1,
	b_rsvd1:7;
	
} EQ_CAL_MAN_VAL_CH0_M14A0_T;

typedef struct
{
	UINT8
	bf_rsvd0:4,
	eq_cal_man_sel_ch1:1,
	b_rsvd1:3;
	
} EQ_CAL_MAN_SEL_CH1_M14A0_T;

typedef struct
{
	UINT8
	eq_cal_man_val_ch1:1,
	b_rsvd1:7;
	
} EQ_CAL_MAN_VAL_CH1_M14A0_T;

typedef struct
{
	UINT8
	bf_rsvd0:4,
	eq_cal_man_sel_ch2:1,
	b_rsvd1:3;
	
} EQ_CAL_MAN_SEL_CH2_M14A0_T;

typedef struct
{
	UINT8
	eq_cal_man_val_ch2:1,
	b_rsvd1:7;
	
} EQ_CAL_MAN_VAL_CH2_M14A0_T;

typedef struct
{
	UINT8
	bf_rsvd0:4,
	eq_os_man_sel_ch0:1,
	b_rsvd1:3;
	
} EQ_OS_MAN_SEL_CH0_M14A0_T;

typedef struct
{
	UINT8
	eq_os_man_val_ch0:1,
	b_rsvd1:7;
	
} EQ_OS_MAN_VAL_CH0_M14A0_T;

typedef struct
{
	UINT8
	bf_rsvd0:4,
	eq_os_man_sel_ch1:1,
	b_rsvd1:3;
	
} EQ_OS_MAN_SEL_CH1_M14A0_T;

typedef struct
{
	UINT8
	eq_os_man_val_ch1:1,
	b_rsvd1:7;
	
} EQ_OS_MAN_VAL_CH1_M14A0_T;

typedef struct
{
	UINT8
	bf_rsvd0:4,
	eq_os_man_sel_ch2:1,
	b_rsvd1:3;
	
} EQ_OS_MAN_SEL_CH2_M14A0_T;

typedef struct
{
	UINT8
	eq_os_man_val_ch2:1,
	b_rsvd1:7;
	
} EQ_OS_MAN_VAL_CH2_M14A0_T;

typedef struct
{
	UINT8
	eq_dt_range_ch0:2,
	b_rsvd1:6;
	
} EQ_DT_RANGE_CH0_M14A0_T;

typedef struct
{
	UINT8
	eq_dt_range_ch1:2,
	b_rsvd1:6;
	
} EQ_DT_RANGE_CH1_M14A0_T;

typedef struct
{
	UINT8
	eq_dt_range_ch2:2,
	b_rsvd1:6;
	
} EQ_DT_RANGE_CH2_M14A0_T;

typedef struct
{
	UINT8
	bf_rsvd0:1,
	pdb_ibcal_ch1:1,		// 1,1
	pdb_ibcal_ch2:1,
	b_rsvd1:5;
	
} PDB_IBCAL_M14A0_T;

typedef struct
{
	UINT8
	pdb_ibcal_ch0:1,
	b_rsvd1:7;
	
} PDB_IBCAL_CH0_M14A0_T;

typedef struct
{
	UINT8
	eq_os_min_valid_ch0:1,		// 0,0
	eq_os_max_valid_ch0:1,		// 1,1
	eq_os_half_valid_ch0:1,
	b_rsvd1:5;
	
} EQ_OS_VALID_CH0_M14A0_T;

typedef struct
{
	UINT8
	eq_os_min_valid_ch1:1,		// 0,0
	eq_os_max_valid_ch1:1,		// 1,1
	eq_os_half_valid_ch1:1,
	b_rsvd1:5;
	
} EQ_OS_VALID_CH1_M14A0_T;

typedef struct
{
	UINT8
	eq_os_min_valid_ch2:1,		// 0,0
	eq_os_max_valid_ch2:1,		// 1,1
	eq_os_half_valid_ch2:1,
	b_rsvd1:5;
	
} EQ_OS_VALID_CH2_M14A0_T;

typedef struct
{
	UINT8
	eq_of_half_ch0:5,
	b_rsvd1:3;
	
} EQ_OF_HALF_CH0_M14A0_T;

typedef struct
{
	UINT8
	eq_os_max_ch0:5,
	b_rsvd1:3;
	
} EQ_OS_MAX_CH0_M14A0_T;

typedef struct
{
	UINT8
	eq_os_min_ch0:5,
	b_rsvd1:3;
	
} EQ_OS_MIN_CH0_M14A0_T;

typedef struct
{
	UINT8
	eq_os_out_ch0:5,
	b_rsvd1:3;
	
} EQ_OS_OUT_CH0_M14A0_T;

typedef struct
{
	UINT8
	eq_of_half_ch1:5,
	b_rsvd1:3;
	
} EQ_OF_HALF_CH1_M14A0_T;

typedef struct
{
	UINT8
	eq_os_max_ch1:5,
	b_rsvd1:3;
	
} EQ_OS_MAX_CH1_M14A0_T;

typedef struct
{
	UINT8
	eq_os_min_ch1:5,
	b_rsvd1:3;
	
} EQ_OS_MIN_CH1_M14A0_T;

typedef struct
{
	UINT8
	eq_os_out_ch1:5,
	b_rsvd1:3;
	
} EQ_OS_OUT_CH1_M14A0_T;

typedef struct
{
	UINT8
	eq_of_half_ch2:5,
	b_rsvd1:3;
	
} EQ_OF_HALF_CH2_M14A0_T;

typedef struct
{
	UINT8
	eq_os_max_ch2:5,
	b_rsvd1:3;
	
} EQ_OS_MAX_CH2_M14A0_T;

typedef struct
{
	UINT8
	eq_os_min_ch2:5,
	b_rsvd1:3;
	
} EQ_OS_MIN_CH2_M14A0_T;

typedef struct
{
	UINT8
	eq_os_out_ch2:5,
	b_rsvd1:3;
	
} EQ_OS_OUT_CH2_M14A0_T;

typedef struct
{
	UINT8
	eq_os_result_ch0:8;
	
} EQ_OS_RESULT_CH0_3_M14A0_T;

typedef struct
{
	UINT8
	eq_os_result_ch0:8;
	
} EQ_OS_RESULT_CH0_2_M14A0_T;

typedef struct
{
	UINT8
	eq_os_result_ch0:8;
	
} EQ_OS_RESULT_CH0_1_M14A0_T;

typedef struct
{
	UINT8
	eq_os_result_ch0:8;
	
} EQ_OS_RESULT_CH0_0_M14A0_T;

typedef struct
{
	UINT8
	eq_os_result_ch1:8;
	
} EQ_OS_RESULT_CH1_3_M14A0_T;

typedef struct
{
	UINT8
	eq_os_result_ch1:8;
	
} EQ_OS_RESULT_CH1_2_M14A0_T;

typedef struct
{
	UINT8
	eq_os_result_ch1:8;
	
} EQ_OS_RESULT_CH1_1_M14A0_T;

typedef struct
{
	UINT8
	eq_os_result_ch1:8;
	
} EQ_OS_RESULT_CH1_0_M14A0_T;

typedef struct
{
	UINT8
	eq_os_result_ch2:8;
	
} EQ_OS_RESULT_CH2_3_M14A0_T;

typedef struct
{
	UINT8
	eq_os_result_ch2:8;
	
} EQ_OS_RESULT_CH2_2_M14A0_T;

typedef struct
{
	UINT8
	eq_os_result_ch2:8;
	
} EQ_OS_RESULT_CH2_1_M14A0_T;

typedef struct
{
	UINT8
	eq_os_result_ch2:8;
	
} EQ_OS_RESULT_CH2_0_M14A0_T;

typedef struct
{
	UINT8
	eq_cal_done_ch0:1,		// 0,0
	eq_cal_done_ch1:1,		// 1,1
	eq_cal_done_ch2:1,		// 2,2
	eq_cal_done_cr:1,		// 3,3
	eq_cal_ch0:1,		// 4,4
	eq_cal_ch1:1,		// 5,5
	eq_cal_ch2:1,
	b_rsvd1:1;
	
} EQ_CAL_M14A0_T;


typedef struct {
	RESETB_PDB_ALL_M14A0_T			resetb_pdb_all;	 // slave/reg addr = 0x38/0x01
	RESET_PDB_SEL_M14A0_T			reset_pdb_sel;	 // slave/reg addr = 0x38/0x02
	CR_PLL_RESETB_PDB_M14A0_T			cr_pll_resetb_pdb;	 // slave/reg addr = 0x38/0x03
	CR_LDO_PDB_M14A0_T			cr_ldo_pdb;	 // slave/reg addr = 0x38/0x04
	CR_MODE_SEL_RESETB_M14A0_T			cr_mode_sel_resetb;	 // slave/reg addr = 0x38/0x05
	EQ_RESETB_PDB_M14A0_T			eq_resetb_pdb;	 // slave/reg addr = 0x38/0x06
	DR_RESETB_PDB_M14A0_T			dr_resetb_pdb;	 // slave/reg addr = 0x38/0x07
	BERT_DTB_RESETB_M14A0_T			bert_dtb_resetb;	 // slave/reg addr = 0x38/0x08
	CBUS_HPD_PDB_M14A0_T			cbus_hpd_pdb;	 // slave/reg addr = 0x38/0x09
	PIX_RESETB_PDB_M14A0_T			pix_resetb_pdb;	 // slave/reg addr = 0x38/0x0A
	CR_REF_CLK_MODE_1_M14A0_T			cr_ref_clk_mode_1;	 // slave/reg addr = 0x38/0x10
	CR_REF_CLK_MODE_2_M14A0_T			cr_ref_clk_mode_2;	 // slave/reg addr = 0x38/0x11
	CR_MAN_RUN_TEST_M14A0_T			cr_man_run_test;	 // slave/reg addr = 0x38/0x12
	CR_TMR_SCALE_M14A0_T			cr_tmr_scale;	 // slave/reg addr = 0x38/0x13
	CR_ICP_ADJ_M14A0_T			cr_icp_adj;	 // slave/reg addr = 0x38/0x14
	CR_KVCO_OFFSET_M14A0_T			cr_kvco_offset;	 // slave/reg addr = 0x38/0x15
	CR_I2C_PLL_MAN_MODE_M14A0_T			cr_i2c_pll_man_mode;	 // slave/reg addr = 0x38/0x16
	CR_I2C_MODE_OFFSET_M14A0_T			cr_i2c_mode_offset;	 // slave/reg addr = 0x38/0x17
	CR_VBGR_CTRL_M14A0_T			cr_vbgr_ctrl;	 // slave/reg addr = 0x38/0x18
	CR_DIG_VBGR_CTRL_M14A0_T			cr_dig_vbgr_ctrl;	 // slave/reg addr = 0x38/0x19
	CR_REF_CLK_SEL_M14A0_T			cr_ref_clk_sel;	 // slave/reg addr = 0x38/0x1A
	CR_MHL_MAN_SEL_M14A0_T			cr_mhl_man_sel;	 // slave/reg addr = 0x38/0x1B
	CR_MHL_MAN_MODE_M14A0_T			cr_mhl_man_mode;	 // slave/reg addr = 0x38/0x1C
	IDR_ADJ_M14A0_T			idr_adj;	 // slave/reg addr = 0x38/0x1D
	CR_PLL_MODE_OFFSET_M14A0_T			cr_pll_mode_offset;	 // slave/reg addr = 0x38/0x1E
	CR_HT_LT_M14A0_T			cr_ht_lt;	 // slave/reg addr = 0x38/0x1F
	CR_LOCK_DONE_M14A0_T			cr_lock_done;	 // slave/reg addr = 0x38/0x20
	TMR_MEASURE_S4_DONE_M14A0_T			tmr_measure_s4_done;	 // slave/reg addr = 0x38/0x21
	MODE_SEL_ST_M14A0_T			mode_sel_st;	 // slave/reg addr = 0x38/0x22
	TMDS_FREQ_1_M14A0_T			tmds_freq_1;	 // slave/reg addr = 0x38/0x23
	TMDS_FREQ_2_M14A0_T			tmds_freq_2;	 // slave/reg addr = 0x38/0x24
	CR_OFFSET_MAX_MIN_M14A0_T			cr_offset_max_min;	 // slave/reg addr = 0x38/0x25
	CR_MHL_MODE_M14A0_T			cr_mhl_mode;	 // slave/reg addr = 0x38/0x26
	PLL_MODE_DR_M14A0_T			pll_mode_dr;	 // slave/reg addr = 0x38/0x27
	PIX_CP_I_M14A0_T			pix_cp_i;	 // slave/reg addr = 0x38/0x30
	PIX_VCO_OFFSET_M14A0_T			pix_vco_offset;	 // slave/reg addr = 0x38/0x31
	PIX_PCLK_M14A0_T			pix_pclk;	 // slave/reg addr = 0x38/0x32
	PIX_MAN_DEPTH_M14A0_T			pix_man_depth;	 // slave/reg addr = 0x38/0x33
	PIX_TEST_EN_M14A0_T			pix_test_en;	 // slave/reg addr = 0x38/0x34
	PIX_LINK_DEPTH_M14A0_T			pix_link_depth;	 // slave/reg addr = 0x38/0x35
	PIX_CLK_MODE_SEL_M14A0_T			pix_clk_mode_sel;	 // slave/reg addr = 0x38/0x36
	EQ_CAL_MODE_M14A0_T			eq_cal_mode;	 // slave/reg addr = 0x38/0x37
	EQ_CAL_DONE_MAN_MODE_M14A0_T			eq_cal_done_man_mode;	 // slave/reg addr = 0x38/0x38
	EQ_CAL_DONE_M14A0_T			eq_cal_done;	 // slave/reg addr = 0x38/0x39
	EQ_TESTEN_I2C_M14A0_T			eq_testen_i2c;	 // slave/reg addr = 0x38/0x40
	EQ_CS_RS_SEL_M14A0_T			eq_cs_rs_sel;	 // slave/reg addr = 0x38/0x41
	EQ_CS_MAN_M14A0_T			eq_cs_man;	 // slave/reg addr = 0x38/0x42
	EQ_RS_MAN_M14A0_T			eq_rs_man;	 // slave/reg addr = 0x38/0x43
	CK_MODE_MAN_SEL_M14A0_T			ck_mode_man_sel;	 // slave/reg addr = 0x38/0x44
	CK_MODE_CS_MAN_00_M14A0_T			ck_mode_cs_man_00;	 // slave/reg addr = 0x38/0x45
	CK_MODE_CS_MAN_01_M14A0_T			ck_mode_cs_man_01;	 // slave/reg addr = 0x38/0x46
	CK_MODE_CS_MAN_10_M14A0_T			ck_mode_cs_man_10;	 // slave/reg addr = 0x38/0x47
	CK_MODE_CS_MAN_11_M14A0_T			ck_mode_cs_man_11;	 // slave/reg addr = 0x38/0x48
	CK_MODE_RS_MAN_00_M14A0_T			ck_mode_rs_man_00;	 // slave/reg addr = 0x38/0x49
	CK_MODE_RS_MAN_01_M14A0_T			ck_mode_rs_man_01;	 // slave/reg addr = 0x38/0x4A
	CK_MODE_RS_MAN_10_M14A0_T			ck_mode_rs_man_10;	 // slave/reg addr = 0x38/0x4B
	CK_MODE_RS_MAN_11_M14A0_T			ck_mode_rs_man_11;	 // slave/reg addr = 0x38/0x4C
	DCS_MAN_SEL_M14A0_T			dcs_man_sel;	 // slave/reg addr = 0x38/0x4D
	DCS_MAN_M14A0_T			dcs_man;	 // slave/reg addr = 0x38/0x4E
	ODT_CTRL_M14A0_T			odt_ctrl;	 // slave/reg addr = 0x38/0x4F
	EQ_ICTL_M14A0_T			eq_ictl;	 // slave/reg addr = 0x38/0x50
	EQ_MHL_MAN_SEL_M14A0_T			eq_mhl_man_sel;	 // slave/reg addr = 0x38/0x51
	PDB_D0_MAN_SEL_M14A0_T			pdb_d0_man_sel;	 // slave/reg addr = 0x38/0x52
	PDB_DCK_MAN_SEL_M14A0_T			pdb_dck_man_sel;	 // slave/reg addr = 0x38/0x53
	EQ_M_CS_M14A0_T			eq_m_cs;	 // slave/reg addr = 0x38/0x54
	EQ_M_RS_M14A0_T			eq_m_rs;	 // slave/reg addr = 0x38/0x55
	EQ_M_MHL_MODE_M14A0_T			eq_m_mhl_mode;	 // slave/reg addr = 0x38/0x56
	EQ_M_PDB_D0_DCK_M14A0_T			eq_m_pdb_d0_dck;	 // slave/reg addr = 0x38/0x57
	MHL_INPUT_ODT_PDB_M14A0_T			mhl_input_odt_pdb;	 // slave/reg addr = 0x38/0x58
	EQ_CONT_TRACK_M14A0_T			eq_cont_track;	 // slave/reg addr = 0x38/0x70
	EQ_FILTER_M14A0_T			eq_filter;	 // slave/reg addr = 0x38/0x71
	EQ_AVG_START_H_M14A0_T			eq_avg_start_h;	 // slave/reg addr = 0x38/0x72
	EQ_AVG_START_L_M14A0_T			eq_avg_start_l;	 // slave/reg addr = 0x38/0x73
	EQ_EVAL_TIME_H_M14A0_T			eq_eval_time_h;	 // slave/reg addr = 0x38/0x74
	EQ_EVAL_TIME_L_M14A0_T			eq_eval_time_l;	 // slave/reg addr = 0x38/0x75
	EQ_CS_LIMIT_M0_M14A0_T			eq_cs_limit_m0;	 // slave/reg addr = 0x38/0x76
	EQ_CS_LIMIT_M1_M14A0_T			eq_cs_limit_m1;	 // slave/reg addr = 0x38/0x77
	EQ_CS_LIMIT_M2_M14A0_T			eq_cs_limit_m2;	 // slave/reg addr = 0x38/0x78
	EQ_CS_LIMIT_M3_M14A0_T			eq_cs_limit_m3;	 // slave/reg addr = 0x38/0x79
	EQ_CNT_DIFF_M14A0_T			eq_cnt_diff;	 // slave/reg addr = 0x38/0x7A
	EQ_FRZ_M14A0_T			eq_frz;	 // slave/reg addr = 0x38/0x7B
	EQ_FRZ_SEL_MAN_M14A0_T			eq_frz_sel_man;	 // slave/reg addr = 0x38/0x7C
	EQ_CS_CAL_M14A0_T			eq_cs_cal;	 // slave/reg addr = 0x38/0x7D
	EQ_CS_OUT_M14A0_T			eq_cs_out;	 // slave/reg addr = 0x38/0x7E
	EQ_CS_MIN_M14A0_T			eq_cs_min;	 // slave/reg addr = 0x38/0x7F
	EQ_CS_MAX_M14A0_T			eq_cs_max;	 // slave/reg addr = 0x38/0x80
	EQ_CS_START_SEL_M14A0_T			eq_cs_start_sel;	 // slave/reg addr = 0x38/0x81
	EQ_CS_START_VAL_M14A0_T			eq_cs_start_val;	 // slave/reg addr = 0x38/0x82
	EQ_CS_SEL_MAN_M14A0_T			eq_cs_sel_man;	 // slave/reg addr = 0x38/0x83
	EQ_CS_PATTERN_SEL_M14A0_T			eq_cs_pattern_sel;	 // slave/reg addr = 0x38/0x84
	EQ_CS_CAP_M14A0_T			eq_cs_cap;	 // slave/reg addr = 0x38/0x85
	EQ_CS_CAP_DLY1_M14A0_T			eq_cs_cap_dly1;	 // slave/reg addr = 0x38/0x86
	EQ_CS_CAP_DLY2_M14A0_T			eq_cs_cap_dly2;	 // slave/reg addr = 0x38/0x87
	EQ_CS_CAP_DLY3_M14A0_T			eq_cs_cap_dly3;	 // slave/reg addr = 0x38/0x88
	EQ_CS_CAP_DLY4_M14A0_T			eq_cs_cap_dly4;	 // slave/reg addr = 0x38/0x89
	EQ_CS_CAP_DLY5_M14A0_T			eq_cs_cap_dly5;	 // slave/reg addr = 0x38/0x8A
	EQ_CS_CAP_DLY6_M14A0_T			eq_cs_cap_dly6;	 // slave/reg addr = 0x38/0x8B
	EQ_CS_CAP_DLY7_M14A0_T			eq_cs_cap_dly7;	 // slave/reg addr = 0x38/0x8C
	EQ_CS_CAP_DLY8_M14A0_T			eq_cs_cap_dly8;	 // slave/reg addr = 0x38/0x8D
	DR_CLK_INV_CH_M14A0_T			dr_clk_inv_ch;	 // slave/reg addr = 0x38/0x90
	DR_MAN_MOD_SEL_M14A0_T			dr_man_mod_sel;	 // slave/reg addr = 0x38/0x91
	DR_MODE_M14A0_T			dr_mode;	 // slave/reg addr = 0x38/0x92
	DR_N1_M14A0_T			dr_n1;	 // slave/reg addr = 0x38/0x93
	DR_FILTER_CH0_M14A0_T			dr_filter_ch0;	 // slave/reg addr = 0x38/0x94
	DR_FILTER_CH1_M14A0_T			dr_filter_ch1;	 // slave/reg addr = 0x38/0x95
	DR_FILTER_CH2_M14A0_T			dr_filter_ch2;	 // slave/reg addr = 0x38/0x96
	DR_PHSEL_C_F_CH0_M14A0_T			dr_phsel_c_f_ch0;	 // slave/reg addr = 0x38/0x97
	DR_PHSEL_C_F_CH1_M14A0_T			dr_phsel_c_f_ch1;	 // slave/reg addr = 0x38/0x98
	DR_PHSEL_C_F_CH2_M14A0_T			dr_phsel_c_f_ch2;	 // slave/reg addr = 0x38/0x99
	DR_PHSEL_EN_CH0_M14A0_T			dr_phsel_en_ch0;	 // slave/reg addr = 0x38/0x9A
	DR_PHSEL_EN_CH1_M14A0_T			dr_phsel_en_ch1;	 // slave/reg addr = 0x38/0x9B
	DR_PHSEL_EN_CH2_M14A0_T			dr_phsel_en_ch2;	 // slave/reg addr = 0x38/0x9C
	DR_MONITOR_UI_EN_CH_M14A0_T			dr_monitor_ui_en_ch;	 // slave/reg addr = 0x38/0x9D
	DR_PH_C_F_CH0_M14A0_T			dr_ph_c_f_ch0;	 // slave/reg addr = 0x38/0x9E
	DR_PH_C_F_CH1_M14A0_T			dr_ph_c_f_ch1;	 // slave/reg addr = 0x38/0x9F
	DR_PH_C_F_CH2_M14A0_T			dr_ph_c_f_ch2;	 // slave/reg addr = 0x38/0xA0
	DR_MONITOR_UI_CH2_M14A0_T			dr_monitor_ui_ch2;	 // slave/reg addr = 0x38/0xA1
	DR_MONITOR_UI_CH1_M14A0_T			dr_monitor_ui_ch1;	 // slave/reg addr = 0x38/0xA2
	DR_MONITOR_UI_CH0_M14A0_T			dr_monitor_ui_ch0;	 // slave/reg addr = 0x38/0xA3
	ADD_DIFF_CH0_M14A0_T			add_diff_ch0;	 // slave/reg addr = 0x38/0xA4
	ADD_DIFF_CH1_M14A0_T			add_diff_ch1;	 // slave/reg addr = 0x38/0xA5
	ADD_DIFF_CH2_M14A0_T			add_diff_ch2;	 // slave/reg addr = 0x38/0xA6
	TOT_SYNC_RECOVER_M14A0_T			tot_sync_recover;	 // slave/reg addr = 0x38/0xA7
	TOT_TMDS_ERROR_M14A0_T			tot_tmds_error;	 // slave/reg addr = 0x38/0xA8
	DR_MHL_HDMI_SEL_M14A0_T			dr_mhl_hdmi_sel;	 // slave/reg addr = 0x38/0xA9
	DR_HDMI_MHL_MODE_M14A0_T			dr_hdmi_mhl_mode;	 // slave/reg addr = 0x38/0xAA
	BERT_RUN_CH_M14A0_T			bert_run_ch;	 // slave/reg addr = 0x38/0xB0
	BERT_CH_SEL_M14A0_T			bert_ch_sel;	 // slave/reg addr = 0x38/0xB1
	BERT_EX_RUN_M14A0_T			bert_ex_run;	 // slave/reg addr = 0x38/0xB2
	TMDS_SYNC_RECOVER_M14A0_T			tmds_sync_recover;	 // slave/reg addr = 0x38/0xB3
	TMDS_CLK_INV_M14A0_T			tmds_clk_inv;	 // slave/reg addr = 0x38/0xB4
	TMDS_BYPASS_M14A0_T			tmds_bypass;	 // slave/reg addr = 0x38/0xB5
	BIT_ERR_THRES_M14A0_T			bit_err_thres;	 // slave/reg addr = 0x38/0xB6
	BERT_SYNC_DONE_M14A0_T			bert_sync_done;	 // slave/reg addr = 0x38/0xB7
	BERT_INDICATOR_TEST_RES_CH0_M14A0_T			bert_indicator_test_res_ch0;	 // slave/reg addr = 0x38/0xB8
	BERT_INDICATOR_TEST_RES_CH1_M14A0_T			bert_indicator_test_res_ch1;	 // slave/reg addr = 0x38/0xB9
	BERT_INDICATOR_TEST_RES_CH2_M14A0_T			bert_indicator_test_res_ch2;	 // slave/reg addr = 0x38/0xBA
	BERT_NUM_ERR_1_M14A0_T			bert_num_err_1;	 // slave/reg addr = 0x38/0xBB
	BERT_NUM_ERR_0_M14A0_T			bert_num_err_0;	 // slave/reg addr = 0x38/0xBC
	TMDS_SYNC_SEL_M14A0_T			tmds_sync_sel;	 // slave/reg addr = 0x38/0xBD
	TMDS_CHG_CHNL_M14A0_T			tmds_chg_chnl;	 // slave/reg addr = 0x38/0xBE
	TMDS_MAN_HDMI_MHL_SEL_M14A0_T			tmds_man_hdmi_mhl_sel;	 // slave/reg addr = 0x38/0xBF
	TMDS_MAN_PACKED_SEL_M14A0_T			tmds_man_packed_sel;	 // slave/reg addr = 0x38/0xC0
	TMDS_MHL_PACKED_MODE_M14A0_T			tmds_mhl_packed_mode;	 // slave/reg addr = 0x38/0xC1
	TMDS_ERREC_DETECT_M14A0_T			tmds_errec_detect;	 // slave/reg addr = 0x38/0xC2
	TCS_EN_M14A0_T			tcs_en;	 // slave/reg addr = 0x38/0xC3
	TCS_SCOPE_M14A0_T			tcs_scope;	 // slave/reg addr = 0x38/0xC4
	TCS_SCDT_ERROR_SCOPE_M14A0_T			tcs_scdt_error_scope;	 // slave/reg addr = 0x38/0xC5
	TCS_M14A0_T			tcs;	 // slave/reg addr = 0x38/0xC6
	TCS_DONE_M14A0_T			tcs_done;	 // slave/reg addr = 0x38/0xC7
	TCS_MIN_M14A0_T			tcs_min;	 // slave/reg addr = 0x38/0xC8
	TCS_MAX_M14A0_T			tcs_max;	 // slave/reg addr = 0x38/0xC9
	TCS_RESULT_3_M14A0_T			tcs_result_3;	 // slave/reg addr = 0x38/0xCA
	TCS_RESULT_2_M14A0_T			tcs_result_2;	 // slave/reg addr = 0x38/0xCB
	TCS_RESULT_1_M14A0_T			tcs_result_1;	 // slave/reg addr = 0x38/0xCC
	TCS_RESULT_0_M14A0_T			tcs_result_0;	 // slave/reg addr = 0x38/0xCD
	EQ_FREQ_DIV_CH0_M14A0_T			eq_freq_div_ch0;	 // slave/reg addr = 0x38/0xCE
	EQ_FREQ_DIV_CH1_M14A0_T			eq_freq_div_ch1;	 // slave/reg addr = 0x38/0xCF
	EQ_FREQ_DIV_CH2_M14A0_T			eq_freq_div_ch2;	 // slave/reg addr = 0x38/0xD0
	EQ_CAL_MAN_SEL_CH0_M14A0_T			eq_cal_man_sel_ch0;	 // slave/reg addr = 0x38/0xD1
	EQ_CAL_MAN_VAL_CH0_M14A0_T			eq_cal_man_val_ch0;	 // slave/reg addr = 0x38/0xD1
	EQ_CAL_MAN_SEL_CH1_M14A0_T			eq_cal_man_sel_ch1;	 // slave/reg addr = 0x38/0xD2
	EQ_CAL_MAN_VAL_CH1_M14A0_T			eq_cal_man_val_ch1;	 // slave/reg addr = 0x38/0xD2
	EQ_CAL_MAN_SEL_CH2_M14A0_T			eq_cal_man_sel_ch2;	 // slave/reg addr = 0x38/0xD3
	EQ_CAL_MAN_VAL_CH2_M14A0_T			eq_cal_man_val_ch2;	 // slave/reg addr = 0x38/0xD3
	EQ_OS_MAN_SEL_CH0_M14A0_T			eq_os_man_sel_ch0;	 // slave/reg addr = 0x38/0xD4
	EQ_OS_MAN_VAL_CH0_M14A0_T			eq_os_man_val_ch0;	 // slave/reg addr = 0x38/0xD4
	EQ_OS_MAN_SEL_CH1_M14A0_T			eq_os_man_sel_ch1;	 // slave/reg addr = 0x38/0xD5
	EQ_OS_MAN_VAL_CH1_M14A0_T			eq_os_man_val_ch1;	 // slave/reg addr = 0x38/0xD5
	EQ_OS_MAN_SEL_CH2_M14A0_T			eq_os_man_sel_ch2;	 // slave/reg addr = 0x38/0xD6
	EQ_OS_MAN_VAL_CH2_M14A0_T			eq_os_man_val_ch2;	 // slave/reg addr = 0x38/0xD6
	EQ_DT_RANGE_CH0_M14A0_T			eq_dt_range_ch0;	 // slave/reg addr = 0x38/0xD7
	EQ_DT_RANGE_CH1_M14A0_T			eq_dt_range_ch1;	 // slave/reg addr = 0x38/0xD8
	EQ_DT_RANGE_CH2_M14A0_T			eq_dt_range_ch2;	 // slave/reg addr = 0x38/0xD9
	PDB_IBCAL_M14A0_T			pdb_ibcal;	 // slave/reg addr = 0x38/0xDA
	PDB_IBCAL_CH0_M14A0_T			pdb_ibcal_ch0;	 // slave/reg addr = 0x38/0xDA
	EQ_OS_VALID_CH0_M14A0_T			eq_os_valid_ch0;	 // slave/reg addr = 0x38/0xDB
	EQ_OS_VALID_CH1_M14A0_T			eq_os_valid_ch1;	 // slave/reg addr = 0x38/0xDC
	EQ_OS_VALID_CH2_M14A0_T			eq_os_valid_ch2;	 // slave/reg addr = 0x38/0xDD
	EQ_OF_HALF_CH0_M14A0_T			eq_of_half_ch0;	 // slave/reg addr = 0x38/0xDE
	EQ_OS_MAX_CH0_M14A0_T			eq_os_max_ch0;	 // slave/reg addr = 0x38/0xDF
	EQ_OS_MIN_CH0_M14A0_T			eq_os_min_ch0;	 // slave/reg addr = 0x38/0xE0
	EQ_OS_OUT_CH0_M14A0_T			eq_os_out_ch0;	 // slave/reg addr = 0x38/0xE1
	EQ_OF_HALF_CH1_M14A0_T			eq_of_half_ch1;	 // slave/reg addr = 0x38/0xE2
	EQ_OS_MAX_CH1_M14A0_T			eq_os_max_ch1;	 // slave/reg addr = 0x38/0xE3
	EQ_OS_MIN_CH1_M14A0_T			eq_os_min_ch1;	 // slave/reg addr = 0x38/0xE4
	EQ_OS_OUT_CH1_M14A0_T			eq_os_out_ch1;	 // slave/reg addr = 0x38/0xE5
	EQ_OF_HALF_CH2_M14A0_T			eq_of_half_ch2;	 // slave/reg addr = 0x38/0xE6
	EQ_OS_MAX_CH2_M14A0_T			eq_os_max_ch2;	 // slave/reg addr = 0x38/0xE7
	EQ_OS_MIN_CH2_M14A0_T			eq_os_min_ch2;	 // slave/reg addr = 0x38/0xE8
	EQ_OS_OUT_CH2_M14A0_T			eq_os_out_ch2;	 // slave/reg addr = 0x38/0xE9
	EQ_OS_RESULT_CH0_3_M14A0_T			eq_os_result_ch0_3;	 // slave/reg addr = 0x38/0xEA
	EQ_OS_RESULT_CH0_2_M14A0_T			eq_os_result_ch0_2;	 // slave/reg addr = 0x38/0xEB
	EQ_OS_RESULT_CH0_1_M14A0_T			eq_os_result_ch0_1;	 // slave/reg addr = 0x38/0xEC
	EQ_OS_RESULT_CH0_0_M14A0_T			eq_os_result_ch0_0;	 // slave/reg addr = 0x38/0xED
	EQ_OS_RESULT_CH1_3_M14A0_T			eq_os_result_ch1_3;	 // slave/reg addr = 0x38/0xEE
	EQ_OS_RESULT_CH1_2_M14A0_T			eq_os_result_ch1_2;	 // slave/reg addr = 0x38/0xEF
	EQ_OS_RESULT_CH1_1_M14A0_T			eq_os_result_ch1_1;	 // slave/reg addr = 0x38/0xF0
	EQ_OS_RESULT_CH1_0_M14A0_T			eq_os_result_ch1_0;	 // slave/reg addr = 0x38/0xF1
	EQ_OS_RESULT_CH2_3_M14A0_T			eq_os_result_ch2_3;	 // slave/reg addr = 0x38/0xF2
	EQ_OS_RESULT_CH2_2_M14A0_T			eq_os_result_ch2_2;	 // slave/reg addr = 0x38/0xF3
	EQ_OS_RESULT_CH2_1_M14A0_T			eq_os_result_ch2_1;	 // slave/reg addr = 0x38/0xF4
	EQ_OS_RESULT_CH2_0_M14A0_T			eq_os_result_ch2_0;	 // slave/reg addr = 0x38/0xF5
	EQ_CAL_M14A0_T			eq_cal;	 // slave/reg addr = 0x38/0xF6
} PHY_REG_M14A0_T;
