# -------------------------------------------------------------------------- #
#
# Copyright (C) 2016  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
# Date created = 13:26:40  March 18, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Proyecto1_ProcesadorVectorial_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY Proyecto1_ProcesadorVectorial
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 16.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:26:40  MARCH 18, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION "16.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VERILOG_FILE files/Mux_Sel_Dat.v
set_global_assignment -name VERILOG_FILE files/RegPC.v
set_global_assignment -name VERILOG_FILE files/pcAdder.v
set_global_assignment -name VERILOG_FILE files/muxOperB.v
set_global_assignment -name VERILOG_FILE files/Mux_Sel_PC.v
set_global_assignment -name VERILOG_FILE files/mux_pixel4.v
set_global_assignment -name VERILOG_FILE files/mux_pixel3.v
set_global_assignment -name VERILOG_FILE files/mux_pixel2.v
set_global_assignment -name VERILOG_FILE files/mux_pixel1.v
set_global_assignment -name VERILOG_FILE files/mux_alu_concat.v
set_global_assignment -name VERILOG_FILE files/MEMWBreg.v
set_global_assignment -name VERILOG_FILE files/MemInst.v
set_global_assignment -name VERILOG_FILE files/IFIDreg.v
set_global_assignment -name VERILOG_FILE files/IDEXreg.v
set_global_assignment -name VERILOG_FILE files/EXMEMreg.v
set_global_assignment -name VERILOG_FILE files/concat_pixels.v
set_global_assignment -name VERILOG_FILE files/BancoRegistros.v
set_global_assignment -name VERILOG_FILE files/alu_pixel4.v
set_global_assignment -name VERILOG_FILE files/alu_pixel3.v
set_global_assignment -name VERILOG_FILE files/alu_pixel2.v
set_global_assignment -name VERILOG_FILE files/alu_pixel1.v
set_global_assignment -name VERILOG_FILE files/alu_operands.v
set_global_assignment -name VERILOG_FILE files/fetchStage.v
set_global_assignment -name VERILOG_FILE files/Proyecto1_ProcesadorVectorial.v
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform1.vwf
set_global_assignment -name VERILOG_FILE files/decoStage.v
set_global_assignment -name VERILOG_FILE files/exeStage.v
set_global_assignment -name VERILOG_FILE files/memStage.v
set_global_assignment -name VERILOG_FILE files/wbStage.v
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name QIP_FILE files/memInstruction.qip
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform2.vwf
set_location_assignment PIN_AF14 -to clk
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to clk
set_location_assignment PIN_AB12 -to rst
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to rst
set_location_assignment PIN_V16 -to prueba[0]
set_location_assignment PIN_W16 -to prueba[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to prueba[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to prueba[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to prueba[1]
set_location_assignment PIN_V17 -to prueba[2]
set_location_assignment PIN_V18 -to prueba[3]
set_location_assignment PIN_W17 -to prueba[4]
set_location_assignment PIN_W19 -to prueba[5]
set_location_assignment PIN_Y19 -to prueba[6]
set_location_assignment PIN_W20 -to prueba[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to prueba[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to prueba[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to prueba[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to prueba[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to prueba[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to prueba[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to prueba[8]
set_global_assignment -name VERILOG_FILE files/procesador.v
set_global_assignment -name QIP_FILE files/memory.qip
set_location_assignment PIN_AA16 -to clk_f
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to clk_f
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top