xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,
ram2_sim_netlist.v,verilog,xil_defaultlib,../../../../cpu_1.srcs/sources_1/ip/ram2/ram2_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
