$date
	Mon May 20 15:31:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mac_8_top_formal_verification_random_tb $end
$var wire 1 ! out_7__gfpga $end
$var wire 1 " out_7__bench $end
$var wire 1 # out_6__gfpga $end
$var wire 1 $ out_6__bench $end
$var wire 1 % out_5__gfpga $end
$var wire 1 & out_5__bench $end
$var wire 1 ' out_4__gfpga $end
$var wire 1 ( out_4__bench $end
$var wire 1 ) out_3__gfpga $end
$var wire 1 * out_3__bench $end
$var wire 1 + out_2__gfpga $end
$var wire 1 , out_2__bench $end
$var wire 1 - out_1__gfpga $end
$var wire 1 . out_1__bench $end
$var wire 1 / out_0__gfpga $end
$var wire 1 0 out_0__bench $end
$var reg 1 1 a_0_ $end
$var reg 1 2 a_1_ $end
$var reg 1 3 a_2_ $end
$var reg 1 4 a_3_ $end
$var reg 1 5 a_4_ $end
$var reg 1 6 a_5_ $end
$var reg 1 7 a_6_ $end
$var reg 1 8 a_7_ $end
$var reg 1 9 b_0_ $end
$var reg 1 : b_1_ $end
$var reg 1 ; b_2_ $end
$var reg 1 < b_3_ $end
$var reg 1 = b_4_ $end
$var reg 1 > b_5_ $end
$var reg 1 ? b_6_ $end
$var reg 1 @ b_7_ $end
$var reg 1 A c_0_ $end
$var reg 1 B c_1_ $end
$var reg 1 C c_2_ $end
$var reg 1 D c_3_ $end
$var reg 1 E c_4_ $end
$var reg 1 F c_5_ $end
$var reg 1 G c_6_ $end
$var reg 1 H c_7_ $end
$var reg 1 I clk $end
$var reg 1 J out_0__flag $end
$var reg 1 K out_1__flag $end
$var reg 1 L out_2__flag $end
$var reg 1 M out_3__flag $end
$var reg 1 N out_4__flag $end
$var reg 1 O out_5__flag $end
$var reg 1 P out_6__flag $end
$var reg 1 Q out_7__flag $end
$var reg 1 R sim_start $end
$var integer 32 S nb_error [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
1G
0F
1E
1D
0C
0B
1A
0@
1?
1>
1=
1<
0;
0:
19
08
07
06
15
04
13
02
01
10
1/
0.
0-
1,
1+
1*
1)
0(
0'
0&
0%
1$
1#
1"
1!
$end
#1000
1I
#2000
0/
1!
0%
1-
0#
0)
0'
0+
1"
0*
0$
0&
0(
0,
1.
00
1H
0E
1C
1B
1@
0?
0>
16
05
14
03
12
11
0I
#3000
1I
#4000
0-
1/
0%
1!
0'
1)
1#
0+
0(
0.
1$
1"
1*
10
0G
0D
0C
0=
1;
1:
09
17
06
04
13
02
0I
#5000
1I
#6000
0-
0/
0!
1%
1)
0'
1#
1+
0"
1&
1,
1*
00
1E
1D
1C
0A
1>
1=
0<
0;
0:
19
07
16
14
12
01
0I
#7000
1I
#8000
0-
0%
1!
0)
1'
0+
1#
0&
1(
0*
0,
1$
1"
0H
1G
0@
0>
1<
1;
1:
09
15
04
11
0I
#9000
1I
#10000
1/
1%
1!
1-
1'
0)
1#
1+
1"
1&
1,
1$
1.
10
0G
0C
0B
1A
1@
0=
0<
18
17
05
02
0I
#11000
1I
#12000
0/
1%
0!
1-
1)
1#
1'
0+
0,
1(
1$
0"
1*
00
1G
0D
1C
1B
0A
1>
1=
06
15
12
01
0I
#13000
1I
#14000
0-
1/
0%
0!
1'
1)
0#
0+
0$
0&
0"
0.
1(
10
1H
0E
1D
0C
0@
1?
0>
0=
1<
0:
19
08
07
05
14
03
11
0I
#15000
1I
#16000
1-
0/
0)
1%
0!
1'
1#
0+
1$
0"
0*
1&
1.
1(
0,
00
0H
1E
1C
1@
0?
0<
09
17
16
04
13
02
0I
#17000
1I
#18000
0-
1/
1%
1)
1!
0+
1'
1#
1"
1$
1*
0.
10
1A
0@
1?
1>
1=
0;
1:
07
15
0I
#19000
1I
#20000
0I
