Coverage Report by instance with details

=================================================================================
=== Instance: /Top_module/RAM_intf0
=== Design Unit: work.RAM_intf
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         44        44         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /Top_module/RAM_intf0 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                          din[9-0]           1           1      100.00 
                                         dout[7-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         22 
Toggled Node Count   =         22 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (44 of 44 bins)

=================================================================================
=== Instance: /Top_module/RAM_golden_intf
=== Design Unit: work.RAM_intf
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         44        44         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /Top_module/RAM_golden_intf --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                          din[9-0]           1           1      100.00 
                                         dout[7-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         22 
Toggled Node Count   =         22 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (44 of 44 bins)

=================================================================================
=== Instance: /Top_module/DUT/RAM_SVA
=== Design Unit: work.RAM_assertions
=================================================================================

Assertion Coverage:
    Assertions                       3         3         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/Top_module/DUT/RAM_SVA/reset_assertion
                     RAM_assertions.sv(13)              0          1
/Top_module/DUT/RAM_SVA/a_tx_check_high
                     RAM_assertions.sv(31)              0          1
/Top_module/DUT/RAM_SVA/a_tx_check_low
                     RAM_assertions.sv(34)              0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /Top_module/DUT/RAM_SVA

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_assertions.sv
------------------------------------IF Branch------------------------------------
    12                                      4454     Count coming in to IF
    12              1                       1911         if(!rst_n) begin
                                            2543     All False Count
Branch totals: 2 hits of 2 branches = 100.00%



Directive Coverage:
    Directives                       3         3         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/Top_module/DUT/RAM_SVA/cover_assertion  RAM_assertions Verilog  SVA  RAM_assertions.sv(14)
                                                                              1179 Covered   
/Top_module/DUT/RAM_SVA/c_tx_check_high  RAM_assertions Verilog  SVA  RAM_assertions.sv(32)
                                                                              1687 Covered   
/Top_module/DUT/RAM_SVA/c_tx_check_low   RAM_assertions Verilog  SVA  RAM_assertions.sv(35)
                                                                              5040 Covered   
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for instance /Top_module/DUT/RAM_SVA --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_assertions.sv
    1                                                module RAM_assertions(din,rx_valid,tx_valid,dout,clk,rst_n);
    2                                                    
    3                                                parameter ADDR_SIZE = 8, MEM_DEPTH =256;
    4                                                
    5                                                input logic rx_valid,tx_valid,clk,rst_n;
    6                                                input logic [9:0] din;
    7                                                input logic [7:0] dout;
    8                                                
    9                                                
    10              1                       4454     always @(*) begin

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         44        44         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /Top_module/DUT/RAM_SVA --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                          din[9-0]           1           1      100.00 
                                         dout[7-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         22 
Toggled Node Count   =         22 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (44 of 44 bins)

=================================================================================
=== Instance: /Top_module/DUT
=== Design Unit: work.spi_ram
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         7         1    87.50%

================================Branch Details================================

Branch Coverage for instance /Top_module/DUT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File project_ram.v
------------------------------------IF Branch------------------------------------
    17                                     26175     Count coming in to IF
    17              1                       2411     if(rst_n==0) begin
    24              1                       7104     else if(rx_valid==1) begin
                                           16660     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    25                                      7104     Count coming in to IF
    25              1                       1784      if(din[9:8]==2'b00) begin 
    29              1                       1758      else if(din[9:8]==2'b01) begin
    33              1                       1775      else if(din[9:8]==2'b10) begin
    37              1                       1787      else if(din[9:8]==2'b11) begin
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         3         1    75.00%

================================Condition Details================================

Condition Coverage for instance /Top_module/DUT --

  File project_ram.v
----------------Focused Condition View-------------------
Line       25 Item    1  (din[9:8] == 0)
Condition totals: 1 of 1 input term covered = 100.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (din[9:8] == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (din[9:8] == 0)_0     -                             
  Row   2:          1  (din[9:8] == 0)_1     -                             

----------------Focused Condition View-------------------
Line       29 Item    1  (din[9:8] == 1)
Condition totals: 1 of 1 input term covered = 100.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (din[9:8] == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (din[9:8] == 1)_0     -                             
  Row   2:          1  (din[9:8] == 1)_1     -                             

----------------Focused Condition View-------------------
Line       33 Item    1  (din[9:8] == 2)
Condition totals: 1 of 1 input term covered = 100.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (din[9:8] == 2)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (din[9:8] == 2)_0     -                             
  Row   2:          1  (din[9:8] == 2)_1     -                             

----------------Focused Condition View-------------------
Line       37 Item    1  (din[9:8] == 3)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (din[9:8] == 3)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (din[9:8] == 3)_0     -                             
  Row   2:          1  (din[9:8] == 3)_1     -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /Top_module/DUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File project_ram.v
    1                                                module spi_ram(din,rx_valid,tx_valid,dout,clk,rst_n);
    2                                                
    3                                                parameter MEM_DEPTH = 256,ADDR_SIZE=8;
    4                                                
    5                                                input [9:0] din;
    6                                                input rx_valid;
    7                                                input clk,rst_n;
    8                                                output reg tx_valid;
    9                                                output reg[7:0] dout;
    10                                               
    11                                               
    12                                               reg [ADDR_SIZE-1:0] WRITE_ADD,READ_ADD;
    13                                               reg[ADDR_SIZE-1:0] mem[MEM_DEPTH-1:0];
    14                                               
    15                                               
    16              1                      26175     always@(posedge clk or negedge rst_n) begin
    17                                               if(rst_n==0) begin
    18              1                       2411     dout<=0;
    19              1                       2411     tx_valid<=0;
    20              1                       2411     WRITE_ADD<=0;
    21              1                       2411     READ_ADD<=0;
    22                                               end
    23                                               
    24                                               else if(rx_valid==1) begin
    25                                                if(din[9:8]==2'b00) begin 
    26              1                       1784      WRITE_ADD<=din[7:0];
    27              1                       1784      tx_valid<=0;
    28                                                end
    29                                                else if(din[9:8]==2'b01) begin
    30              1                       1758           mem[WRITE_ADD]<=din[7:0];
    31              1                       1758           tx_valid<=0;
    32                                                     end 
    33                                                else if(din[9:8]==2'b10) begin
    34              1                       1775           READ_ADD<=din[7:0];
    35              1                       1775           tx_valid<=0;
    36                                                     end
    37                                                else if(din[9:8]==2'b11) begin
    38              1                       1787           dout<=mem[READ_ADD];
    39              1                       1787           tx_valid<=1;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         76        76         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /Top_module/DUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                     READ_ADD[7-0]           1           1      100.00 
                                    WRITE_ADD[7-0]           1           1      100.00 
                                               clk           1           1      100.00 
                                          din[0-9]           1           1      100.00 
                                         dout[7-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         38 
Toggled Node Count   =         38 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (76 of 76 bins)

=================================================================================
=== Instance: /Top_module/Golden_ref
=== Design Unit: work.RAM_golden
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         7         1    87.50%

================================Branch Details================================

Branch Coverage for instance /Top_module/Golden_ref

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_Golden.v
------------------------------------IF Branch------------------------------------
    21                                     26175     Count coming in to IF
    21              1                       2411             if (!rst_n) begin
    27              1                       7104             else if (rx_valid) begin
                                           16660     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    28                                      7104     Count coming in to CASE
    29              1                       1784                     WRITE_ADD: begin 
    33              1                       1758                     WRITE_DATA:begin
    37              1                       1775                     READ_ADD:begin
    41              1                       1787                     READ_DATA:begin
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /Top_module/Golden_ref --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_Golden.v
    2                                                module RAM_golden(
    3                                                    input [9:0] din,
    4                                                    input clk,
    5                                                    input rst_n,
    6                                                    input rx_valid,
    7                                                    output reg[7:0] dout,
    8                                                    output reg tx_valid
    9                                                );
    10                                               
    11                                                   parameter MEM_DEPTH = 256;
    12                                                   parameter ADDR_SIZE = 8;
    13                                               
    14                                                   localparam WRITE_ADD=2'b00,WRITE_DATA=2'b01,READ_ADD=2'b10,READ_DATA=2'b11; 
    15                                               
    16                                                   reg [7:0] memory [MEM_DEPTH-1:0];
    17                                                   reg [ADDR_SIZE-1:0] wr_addr;
    18                                                   reg [ADDR_SIZE-1:0] rd_addr;
    19                                               
    20              1                      26175         always @(posedge clk or negedge rst_n) begin
    21                                                       if (!rst_n) begin
    22              1                       2411                 wr_addr <= 0;
    23              1                       2411                 rd_addr <= 0;
    24              1                       2411                 dout<=0;
    25              1                       2411                 tx_valid<=0;
    26                                                       end 
    27                                                       else if (rx_valid) begin
    28                                                           case (din[9:8])
    29                                                               WRITE_ADD: begin 
    30              1                       1784                         wr_addr <= din[7:0];
    31              1                       1784                         tx_valid<=0;             
    32                                                                   end
    33                                                               WRITE_DATA:begin
    34              1                       1758                          memory[wr_addr] <= din[7:0];
    35              1                       1758                          tx_valid<=0;
    36                                                                    end
    37                                                               READ_ADD:begin
    38              1                       1775                         rd_addr <= din[7:0];
    39              1                       1775                         tx_valid<=0;
    40                                                                   end
    41                                                               READ_DATA:begin
    42              1                       1787                     dout<=memory[rd_addr];
    43              1                       1787                     tx_valid<=1;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         76        76         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /Top_module/Golden_ref --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                          din[0-9]           1           1      100.00 
                                         dout[7-0]           1           1      100.00 
                                      rd_addr[7-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                          tx_valid           1           1      100.00 
                                      wr_addr[7-0]           1           1      100.00 

Total Node Count     =         38 
Toggled Node Count   =         38 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (76 of 76 bins)

=================================================================================
=== Instance: /Top_module
=== Design Unit: work.Top_module
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       6         6         0   100.00%

================================Statement Details================================

Statement Coverage for instance /Top_module --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Top_module.sv
    4                                                module Top_module ();
    5                                                    
    6                                                      bit clk;
    7                                                
    8                                                      initial begin
    9                                                        
    10              1                          1              forever #1 clk=~clk;
    10              2                      50001     
    10              3                      50000     
    11                                               
    12                                                     end
    13                                               
    14                                                     RAM_intf RAM_intf0(clk);
    15                                                     RAM_intf RAM_golden_intf(clk);
    16                                                     spi_ram DUT(.din(RAM_intf0.din),.rx_valid(RAM_intf0.rx_valid),.tx_valid(RAM_intf0.tx_valid),.dout(RAM_intf0.dout),.clk(clk),.rst_n(RAM_intf0.rst_n));
    17                                                     RAM_golden Golden_ref(.din(RAM_golden_intf.din),.clk(clk),.rst_n(RAM_golden_intf.rst_n),.rx_valid(RAM_golden_intf.rx_valid),
    18                                                     .dout(RAM_golden_intf.dout),.tx_valid(RAM_golden_intf.tx_valid) );
    19                                               
    20                                                     bind spi_ram RAM_assertions #(.ADDR_SIZE(8),.MEM_DEPTH(256))RAM_SVA(.din(RAM_intf0.din),.rx_valid(RAM_intf0.rx_valid),.tx_valid(RAM_intf0.tx_valid),.dout(RAM_intf0.dout),
    21                                                     .clk(clk),.rst_n(RAM_intf0.rst_n));
    22                                               
    23                                                     initial begin
    24              1                          1             uvm_config_db#(virtual RAM_intf)::set(null,"uvm_test_top","RAM_INTF",RAM_intf0);
    25              1                          1             uvm_config_db#(virtual RAM_intf)::set(null,"*","RAM_GOLD_INTF",RAM_golden_intf);
    26              1                          1             run_test("RAM_test");

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /Top_module --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /RAM_seq_item_pkg
=== Design Unit: work.RAM_seq_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /RAM_seq_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_seq_item.sv
------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               1                    ***0***         `uvm_object_utils(RAM_seq_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                      25000     Count coming in to IF
    8               2                    ***0***         `uvm_object_utils(RAM_seq_item);
                                           25000     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               3                    ***0***         `uvm_object_utils(RAM_seq_item);
    8               4                    ***0***         `uvm_object_utils(RAM_seq_item);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                      25000     Count coming in to IF
    8               5                    ***0***         `uvm_object_utils(RAM_seq_item);
                                           25000     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               6                    ***0***         `uvm_object_utils(RAM_seq_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /RAM_seq_item_pkg --

  File RAM_seq_item.sv
----------------Focused Condition View-------------------
Line       8 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       8 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         3         8    27.27%

================================Statement Details================================

Statement Coverage for instance /RAM_seq_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_seq_item.sv
    1                                                package RAM_seq_item_pkg;
    2                                                
    3                                                   import uvm_pkg::*;
    4                                                   `include "uvm_macros.svh"
    5                                                
    6                                                   class RAM_seq_item  extends uvm_sequence_item ;
    7                                                    
    8               1                    ***0***         `uvm_object_utils(RAM_seq_item);
    8               2                    ***0***     
    8               3                    ***0***     
    8               4                    ***0***     
    8               5                    ***0***     
    8               6                      25000     
    8               7                    ***0***     
    8               8                    ***0***     
    8               9                      25000     
    8              10                    ***0***     
    9                                                
    10                                                       randc logic [9:0] din;
    11                                                       rand logic rx_valid,rst_n;
    12                                                       logic [7:0] dout,dout_golden;
    13                                                       logic tx_valid,tx_valid_golden;
    14                                               
    15                                               
    16                                                   function new(string name = "RAM_seq_item");
    17                                                       
    18              1                      75003              super.new(name);


=================================================================================
=== Instance: /RAM_coverage_pkg
=== Design Unit: work.RAM_coverage_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses          4        na        na        na
            Covergroup Bins        516       516         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /RAM_coverage_pkg/RAM_coverage/cvr_grp_ram      100.00%        100          -    Covered              
    covered/total bins:                                   516        516          -                      
    missing/total bins:                                     0        516          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint c_rx_valid                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     17525          1          -    Covered              
        bin auto[1]                                      7475          1          -    Covered              
    Coverpoint c_rst_n                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      1232          1          -    Covered              
        bin auto[1]                                     23768          1          -    Covered              
    Coverpoint c_din_write                            100.00%        100          -    Covered              
        covered/total bins:                               256        256          -                      
        missing/total bins:                                 0        256          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_addresses[0]                              6          1          -    Covered              
        bin write_addresses[1]                              6          1          -    Covered              
        bin write_addresses[2]                             11          1          -    Covered              
        bin write_addresses[3]                             10          1          -    Covered              
        bin write_addresses[4]                             12          1          -    Covered              
        bin write_addresses[5]                              8          1          -    Covered              
        bin write_addresses[6]                             15          1          -    Covered              
        bin write_addresses[7]                              4          1          -    Covered              
        bin write_addresses[8]                             14          1          -    Covered              
        bin write_addresses[9]                              5          1          -    Covered              
        bin write_addresses[10]                             9          1          -    Covered              
        bin write_addresses[11]                             7          1          -    Covered              
        bin write_addresses[12]                             4          1          -    Covered              
        bin write_addresses[13]                             9          1          -    Covered              
        bin write_addresses[14]                             7          1          -    Covered              
        bin write_addresses[15]                             5          1          -    Covered              
        bin write_addresses[16]                             6          1          -    Covered              
        bin write_addresses[17]                             6          1          -    Covered              
        bin write_addresses[18]                             5          1          -    Covered              
        bin write_addresses[19]                             3          1          -    Covered              
        bin write_addresses[20]                            10          1          -    Covered              
        bin write_addresses[21]                             5          1          -    Covered              
        bin write_addresses[22]                             5          1          -    Covered              
        bin write_addresses[23]                             9          1          -    Covered              
        bin write_addresses[24]                             4          1          -    Covered              
        bin write_addresses[25]                             7          1          -    Covered              
        bin write_addresses[26]                             4          1          -    Covered              
        bin write_addresses[27]                             4          1          -    Covered              
        bin write_addresses[28]                             8          1          -    Covered              
        bin write_addresses[29]                             7          1          -    Covered              
        bin write_addresses[30]                             9          1          -    Covered              
        bin write_addresses[31]                             5          1          -    Covered              
        bin write_addresses[32]                             4          1          -    Covered              
        bin write_addresses[33]                             7          1          -    Covered              
        bin write_addresses[34]                             9          1          -    Covered              
        bin write_addresses[35]                             6          1          -    Covered              
        bin write_addresses[36]                             8          1          -    Covered              
        bin write_addresses[37]                            12          1          -    Covered              
        bin write_addresses[38]                             3          1          -    Covered              
        bin write_addresses[39]                             5          1          -    Covered              
        bin write_addresses[40]                             9          1          -    Covered              
        bin write_addresses[41]                             5          1          -    Covered              
        bin write_addresses[42]                            13          1          -    Covered              
        bin write_addresses[43]                             5          1          -    Covered              
        bin write_addresses[44]                             7          1          -    Covered              
        bin write_addresses[45]                             8          1          -    Covered              
        bin write_addresses[46]                             5          1          -    Covered              
        bin write_addresses[47]                             3          1          -    Covered              
        bin write_addresses[48]                             7          1          -    Covered              
        bin write_addresses[49]                             4          1          -    Covered              
        bin write_addresses[50]                            10          1          -    Covered              
        bin write_addresses[51]                             7          1          -    Covered              
        bin write_addresses[52]                             9          1          -    Covered              
        bin write_addresses[53]                             8          1          -    Covered              
        bin write_addresses[54]                             5          1          -    Covered              
        bin write_addresses[55]                             8          1          -    Covered              
        bin write_addresses[56]                            10          1          -    Covered              
        bin write_addresses[57]                            10          1          -    Covered              
        bin write_addresses[58]                            14          1          -    Covered              
        bin write_addresses[59]                             6          1          -    Covered              
        bin write_addresses[60]                             8          1          -    Covered              
        bin write_addresses[61]                             4          1          -    Covered              
        bin write_addresses[62]                             8          1          -    Covered              
        bin write_addresses[63]                             7          1          -    Covered              
        bin write_addresses[64]                             9          1          -    Covered              
        bin write_addresses[65]                             7          1          -    Covered              
        bin write_addresses[66]                             4          1          -    Covered              
        bin write_addresses[67]                            10          1          -    Covered              
        bin write_addresses[68]                             6          1          -    Covered              
        bin write_addresses[69]                             6          1          -    Covered              
        bin write_addresses[70]                             7          1          -    Covered              
        bin write_addresses[71]                            10          1          -    Covered              
        bin write_addresses[72]                             4          1          -    Covered              
        bin write_addresses[73]                            10          1          -    Covered              
        bin write_addresses[74]                             5          1          -    Covered              
        bin write_addresses[75]                            14          1          -    Covered              
        bin write_addresses[76]                             5          1          -    Covered              
        bin write_addresses[77]                            14          1          -    Covered              
        bin write_addresses[78]                             7          1          -    Covered              
        bin write_addresses[79]                             9          1          -    Covered              
        bin write_addresses[80]                             7          1          -    Covered              
        bin write_addresses[81]                             7          1          -    Covered              
        bin write_addresses[82]                             6          1          -    Covered              
        bin write_addresses[83]                             5          1          -    Covered              
        bin write_addresses[84]                             7          1          -    Covered              
        bin write_addresses[85]                             2          1          -    Covered              
        bin write_addresses[86]                             8          1          -    Covered              
        bin write_addresses[87]                            12          1          -    Covered              
        bin write_addresses[88]                            12          1          -    Covered              
        bin write_addresses[89]                             6          1          -    Covered              
        bin write_addresses[90]                             5          1          -    Covered              
        bin write_addresses[91]                             9          1          -    Covered              
        bin write_addresses[92]                             8          1          -    Covered              
        bin write_addresses[93]                             6          1          -    Covered              
        bin write_addresses[94]                             3          1          -    Covered              
        bin write_addresses[95]                            13          1          -    Covered              
        bin write_addresses[96]                             3          1          -    Covered              
        bin write_addresses[97]                             8          1          -    Covered              
        bin write_addresses[98]                             8          1          -    Covered              
        bin write_addresses[99]                             3          1          -    Covered              
        bin write_addresses[100]                           10          1          -    Covered              
        bin write_addresses[101]                            4          1          -    Covered              
        bin write_addresses[102]                            5          1          -    Covered              
        bin write_addresses[103]                           10          1          -    Covered              
        bin write_addresses[104]                           10          1          -    Covered              
        bin write_addresses[105]                            7          1          -    Covered              
        bin write_addresses[106]                            5          1          -    Covered              
        bin write_addresses[107]                            1          1          -    Covered              
        bin write_addresses[108]                           10          1          -    Covered              
        bin write_addresses[109]                            8          1          -    Covered              
        bin write_addresses[110]                            7          1          -    Covered              
        bin write_addresses[111]                            4          1          -    Covered              
        bin write_addresses[112]                            3          1          -    Covered              
        bin write_addresses[113]                            7          1          -    Covered              
        bin write_addresses[114]                            5          1          -    Covered              
        bin write_addresses[115]                            6          1          -    Covered              
        bin write_addresses[116]                            9          1          -    Covered              
        bin write_addresses[117]                           10          1          -    Covered              
        bin write_addresses[118]                            8          1          -    Covered              
        bin write_addresses[119]                            7          1          -    Covered              
        bin write_addresses[120]                            6          1          -    Covered              
        bin write_addresses[121]                            5          1          -    Covered              
        bin write_addresses[122]                           10          1          -    Covered              
        bin write_addresses[123]                            7          1          -    Covered              
        bin write_addresses[124]                            8          1          -    Covered              
        bin write_addresses[125]                            8          1          -    Covered              
        bin write_addresses[126]                            8          1          -    Covered              
        bin write_addresses[127]                            7          1          -    Covered              
        bin write_addresses[128]                            7          1          -    Covered              
        bin write_addresses[129]                            7          1          -    Covered              
        bin write_addresses[130]                            4          1          -    Covered              
        bin write_addresses[131]                            4          1          -    Covered              
        bin write_addresses[132]                            9          1          -    Covered              
        bin write_addresses[133]                            7          1          -    Covered              
        bin write_addresses[134]                            7          1          -    Covered              
        bin write_addresses[135]                            7          1          -    Covered              
        bin write_addresses[136]                            3          1          -    Covered              
        bin write_addresses[137]                            6          1          -    Covered              
        bin write_addresses[138]                            8          1          -    Covered              
        bin write_addresses[139]                            5          1          -    Covered              
        bin write_addresses[140]                            7          1          -    Covered              
        bin write_addresses[141]                            8          1          -    Covered              
        bin write_addresses[142]                            6          1          -    Covered              
        bin write_addresses[143]                            8          1          -    Covered              
        bin write_addresses[144]                            8          1          -    Covered              
        bin write_addresses[145]                            8          1          -    Covered              
        bin write_addresses[146]                            4          1          -    Covered              
        bin write_addresses[147]                            8          1          -    Covered              
        bin write_addresses[148]                            5          1          -    Covered              
        bin write_addresses[149]                            8          1          -    Covered              
        bin write_addresses[150]                            4          1          -    Covered              
        bin write_addresses[151]                            6          1          -    Covered              
        bin write_addresses[152]                            8          1          -    Covered              
        bin write_addresses[153]                            5          1          -    Covered              
        bin write_addresses[154]                            7          1          -    Covered              
        bin write_addresses[155]                            6          1          -    Covered              
        bin write_addresses[156]                            8          1          -    Covered              
        bin write_addresses[157]                            4          1          -    Covered              
        bin write_addresses[158]                            8          1          -    Covered              
        bin write_addresses[159]                           12          1          -    Covered              
        bin write_addresses[160]                            5          1          -    Covered              
        bin write_addresses[161]                           10          1          -    Covered              
        bin write_addresses[162]                            5          1          -    Covered              
        bin write_addresses[163]                            2          1          -    Covered              
        bin write_addresses[164]                            9          1          -    Covered              
        bin write_addresses[165]                            7          1          -    Covered              
        bin write_addresses[166]                            4          1          -    Covered              
        bin write_addresses[167]                            7          1          -    Covered              
        bin write_addresses[168]                            6          1          -    Covered              
        bin write_addresses[169]                            7          1          -    Covered              
        bin write_addresses[170]                            4          1          -    Covered              
        bin write_addresses[171]                            5          1          -    Covered              
        bin write_addresses[172]                            5          1          -    Covered              
        bin write_addresses[173]                            7          1          -    Covered              
        bin write_addresses[174]                            7          1          -    Covered              
        bin write_addresses[175]                            5          1          -    Covered              
        bin write_addresses[176]                           10          1          -    Covered              
        bin write_addresses[177]                            6          1          -    Covered              
        bin write_addresses[178]                            6          1          -    Covered              
        bin write_addresses[179]                            6          1          -    Covered              
        bin write_addresses[180]                            9          1          -    Covered              
        bin write_addresses[181]                           10          1          -    Covered              
        bin write_addresses[182]                            6          1          -    Covered              
        bin write_addresses[183]                            9          1          -    Covered              
        bin write_addresses[184]                            9          1          -    Covered              
        bin write_addresses[185]                            5          1          -    Covered              
        bin write_addresses[186]                            8          1          -    Covered              
        bin write_addresses[187]                            7          1          -    Covered              
        bin write_addresses[188]                            8          1          -    Covered              
        bin write_addresses[189]                            6          1          -    Covered              
        bin write_addresses[190]                            2          1          -    Covered              
        bin write_addresses[191]                            5          1          -    Covered              
        bin write_addresses[192]                            6          1          -    Covered              
        bin write_addresses[193]                            4          1          -    Covered              
        bin write_addresses[194]                            7          1          -    Covered              
        bin write_addresses[195]                           10          1          -    Covered              
        bin write_addresses[196]                            5          1          -    Covered              
        bin write_addresses[197]                            8          1          -    Covered              
        bin write_addresses[198]                            5          1          -    Covered              
        bin write_addresses[199]                            3          1          -    Covered              
        bin write_addresses[200]                           10          1          -    Covered              
        bin write_addresses[201]                           12          1          -    Covered              
        bin write_addresses[202]                            5          1          -    Covered              
        bin write_addresses[203]                           10          1          -    Covered              
        bin write_addresses[204]                            3          1          -    Covered              
        bin write_addresses[205]                            8          1          -    Covered              
        bin write_addresses[206]                            9          1          -    Covered              
        bin write_addresses[207]                            7          1          -    Covered              
        bin write_addresses[208]                            9          1          -    Covered              
        bin write_addresses[209]                            5          1          -    Covered              
        bin write_addresses[210]                            9          1          -    Covered              
        bin write_addresses[211]                            8          1          -    Covered              
        bin write_addresses[212]                            4          1          -    Covered              
        bin write_addresses[213]                            9          1          -    Covered              
        bin write_addresses[214]                            6          1          -    Covered              
        bin write_addresses[215]                            7          1          -    Covered              
        bin write_addresses[216]                            8          1          -    Covered              
        bin write_addresses[217]                            6          1          -    Covered              
        bin write_addresses[218]                            6          1          -    Covered              
        bin write_addresses[219]                            7          1          -    Covered              
        bin write_addresses[220]                            5          1          -    Covered              
        bin write_addresses[221]                            7          1          -    Covered              
        bin write_addresses[222]                            6          1          -    Covered              
        bin write_addresses[223]                            8          1          -    Covered              
        bin write_addresses[224]                            6          1          -    Covered              
        bin write_addresses[225]                            9          1          -    Covered              
        bin write_addresses[226]                            7          1          -    Covered              
        bin write_addresses[227]                            5          1          -    Covered              
        bin write_addresses[228]                            5          1          -    Covered              
        bin write_addresses[229]                            6          1          -    Covered              
        bin write_addresses[230]                            5          1          -    Covered              
        bin write_addresses[231]                            6          1          -    Covered              
        bin write_addresses[232]                            8          1          -    Covered              
        bin write_addresses[233]                            6          1          -    Covered              
        bin write_addresses[234]                            9          1          -    Covered              
        bin write_addresses[235]                            9          1          -    Covered              
        bin write_addresses[236]                            7          1          -    Covered              
        bin write_addresses[237]                           10          1          -    Covered              
        bin write_addresses[238]                            5          1          -    Covered              
        bin write_addresses[239]                            4          1          -    Covered              
        bin write_addresses[240]                            5          1          -    Covered              
        bin write_addresses[241]                           10          1          -    Covered              
        bin write_addresses[242]                            6          1          -    Covered              
        bin write_addresses[243]                            8          1          -    Covered              
        bin write_addresses[244]                            4          1          -    Covered              
        bin write_addresses[245]                            7          1          -    Covered              
        bin write_addresses[246]                            9          1          -    Covered              
        bin write_addresses[247]                            5          1          -    Covered              
        bin write_addresses[248]                            9          1          -    Covered              
        bin write_addresses[249]                            3          1          -    Covered              
        bin write_addresses[250]                            6          1          -    Covered              
        bin write_addresses[251]                            5          1          -    Covered              
        bin write_addresses[252]                            9          1          -    Covered              
        bin write_addresses[253]                           14          1          -    Covered              
        bin write_addresses[254]                            5          1          -    Covered              
        bin write_addresses[255]                            8          1          -    Covered              
    Coverpoint c_din_read                             100.00%        100          -    Covered              
        covered/total bins:                               256        256          -                      
        missing/total bins:                                 0        256          -                      
        % Hit:                                        100.00%        100          -                      
        bin read_addresses[512]                             7          1          -    Covered              
        bin read_addresses[513]                             6          1          -    Covered              
        bin read_addresses[514]                             8          1          -    Covered              
        bin read_addresses[515]                            12          1          -    Covered              
        bin read_addresses[516]                            10          1          -    Covered              
        bin read_addresses[517]                             6          1          -    Covered              
        bin read_addresses[518]                            10          1          -    Covered              
        bin read_addresses[519]                             7          1          -    Covered              
        bin read_addresses[520]                             6          1          -    Covered              
        bin read_addresses[521]                            10          1          -    Covered              
        bin read_addresses[522]                            10          1          -    Covered              
        bin read_addresses[523]                             9          1          -    Covered              
        bin read_addresses[524]                             8          1          -    Covered              
        bin read_addresses[525]                             5          1          -    Covered              
        bin read_addresses[526]                             7          1          -    Covered              
        bin read_addresses[527]                             6          1          -    Covered              
        bin read_addresses[528]                             3          1          -    Covered              
        bin read_addresses[529]                             7          1          -    Covered              
        bin read_addresses[530]                             8          1          -    Covered              
        bin read_addresses[531]                             7          1          -    Covered              
        bin read_addresses[532]                             8          1          -    Covered              
        bin read_addresses[533]                             6          1          -    Covered              
        bin read_addresses[534]                             8          1          -    Covered              
        bin read_addresses[535]                            12          1          -    Covered              
        bin read_addresses[536]                             7          1          -    Covered              
        bin read_addresses[537]                             5          1          -    Covered              
        bin read_addresses[538]                             8          1          -    Covered              
        bin read_addresses[539]                            10          1          -    Covered              
        bin read_addresses[540]                             7          1          -    Covered              
        bin read_addresses[541]                             5          1          -    Covered              
        bin read_addresses[542]                             6          1          -    Covered              
        bin read_addresses[543]                             8          1          -    Covered              
        bin read_addresses[544]                             8          1          -    Covered              
        bin read_addresses[545]                             8          1          -    Covered              
        bin read_addresses[546]                             6          1          -    Covered              
        bin read_addresses[547]                             9          1          -    Covered              
        bin read_addresses[548]                             6          1          -    Covered              
        bin read_addresses[549]                            11          1          -    Covered              
        bin read_addresses[550]                             4          1          -    Covered              
        bin read_addresses[551]                             6          1          -    Covered              
        bin read_addresses[552]                             2          1          -    Covered              
        bin read_addresses[553]                             7          1          -    Covered              
        bin read_addresses[554]                             6          1          -    Covered              
        bin read_addresses[555]                            12          1          -    Covered              
        bin read_addresses[556]                            13          1          -    Covered              
        bin read_addresses[557]                             5          1          -    Covered              
        bin read_addresses[558]                             5          1          -    Covered              
        bin read_addresses[559]                             6          1          -    Covered              
        bin read_addresses[560]                             9          1          -    Covered              
        bin read_addresses[561]                             6          1          -    Covered              
        bin read_addresses[562]                             5          1          -    Covered              
        bin read_addresses[563]                             9          1          -    Covered              
        bin read_addresses[564]                            11          1          -    Covered              
        bin read_addresses[565]                             8          1          -    Covered              
        bin read_addresses[566]                             8          1          -    Covered              
        bin read_addresses[567]                             3          1          -    Covered              
        bin read_addresses[568]                             7          1          -    Covered              
        bin read_addresses[569]                             6          1          -    Covered              
        bin read_addresses[570]                            10          1          -    Covered              
        bin read_addresses[571]                             5          1          -    Covered              
        bin read_addresses[572]                             6          1          -    Covered              
        bin read_addresses[573]                             9          1          -    Covered              
        bin read_addresses[574]                            11          1          -    Covered              
        bin read_addresses[575]                            11          1          -    Covered              
        bin read_addresses[576]                             8          1          -    Covered              
        bin read_addresses[577]                             7          1          -    Covered              
        bin read_addresses[578]                             5          1          -    Covered              
        bin read_addresses[579]                             8          1          -    Covered              
        bin read_addresses[580]                             5          1          -    Covered              
        bin read_addresses[581]                             6          1          -    Covered              
        bin read_addresses[582]                             6          1          -    Covered              
        bin read_addresses[583]                             7          1          -    Covered              
        bin read_addresses[584]                             7          1          -    Covered              
        bin read_addresses[585]                             5          1          -    Covered              
        bin read_addresses[586]                             8          1          -    Covered              
        bin read_addresses[587]                             9          1          -    Covered              
        bin read_addresses[588]                             9          1          -    Covered              
        bin read_addresses[589]                             5          1          -    Covered              
        bin read_addresses[590]                            16          1          -    Covered              
        bin read_addresses[591]                             6          1          -    Covered              
        bin read_addresses[592]                             3          1          -    Covered              
        bin read_addresses[593]                             3          1          -    Covered              
        bin read_addresses[594]                            14          1          -    Covered              
        bin read_addresses[595]                             7          1          -    Covered              
        bin read_addresses[596]                             4          1          -    Covered              
        bin read_addresses[597]                             8          1          -    Covered              
        bin read_addresses[598]                             6          1          -    Covered              
        bin read_addresses[599]                             5          1          -    Covered              
        bin read_addresses[600]                             6          1          -    Covered              
        bin read_addresses[601]                             4          1          -    Covered              
        bin read_addresses[602]                             7          1          -    Covered              
        bin read_addresses[603]                             7          1          -    Covered              
        bin read_addresses[604]                             7          1          -    Covered              
        bin read_addresses[605]                             8          1          -    Covered              
        bin read_addresses[606]                             6          1          -    Covered              
        bin read_addresses[607]                             4          1          -    Covered              
        bin read_addresses[608]                             7          1          -    Covered              
        bin read_addresses[609]                             7          1          -    Covered              
        bin read_addresses[610]                            10          1          -    Covered              
        bin read_addresses[611]                             5          1          -    Covered              
        bin read_addresses[612]                             8          1          -    Covered              
        bin read_addresses[613]                             3          1          -    Covered              
        bin read_addresses[614]                             3          1          -    Covered              
        bin read_addresses[615]                             3          1          -    Covered              
        bin read_addresses[616]                             4          1          -    Covered              
        bin read_addresses[617]                             9          1          -    Covered              
        bin read_addresses[618]                             9          1          -    Covered              
        bin read_addresses[619]                             9          1          -    Covered              
        bin read_addresses[620]                             6          1          -    Covered              
        bin read_addresses[621]                            10          1          -    Covered              
        bin read_addresses[622]                             6          1          -    Covered              
        bin read_addresses[623]                             7          1          -    Covered              
        bin read_addresses[624]                            15          1          -    Covered              
        bin read_addresses[625]                             7          1          -    Covered              
        bin read_addresses[626]                             3          1          -    Covered              
        bin read_addresses[627]                             3          1          -    Covered              
        bin read_addresses[628]                             8          1          -    Covered              
        bin read_addresses[629]                             3          1          -    Covered              
        bin read_addresses[630]                             4          1          -    Covered              
        bin read_addresses[631]                             4          1          -    Covered              
        bin read_addresses[632]                             6          1          -    Covered              
        bin read_addresses[633]                             6          1          -    Covered              
        bin read_addresses[634]                             8          1          -    Covered              
        bin read_addresses[635]                            12          1          -    Covered              
        bin read_addresses[636]                             2          1          -    Covered              
        bin read_addresses[637]                             6          1          -    Covered              
        bin read_addresses[638]                             6          1          -    Covered              
        bin read_addresses[639]                             7          1          -    Covered              
        bin read_addresses[640]                             3          1          -    Covered              
        bin read_addresses[641]                             7          1          -    Covered              
        bin read_addresses[642]                             3          1          -    Covered              
        bin read_addresses[643]                             5          1          -    Covered              
        bin read_addresses[644]                            10          1          -    Covered              
        bin read_addresses[645]                             8          1          -    Covered              
        bin read_addresses[646]                             4          1          -    Covered              
        bin read_addresses[647]                             4          1          -    Covered              
        bin read_addresses[648]                             6          1          -    Covered              
        bin read_addresses[649]                            12          1          -    Covered              
        bin read_addresses[650]                             6          1          -    Covered              
        bin read_addresses[651]                             8          1          -    Covered              
        bin read_addresses[652]                             8          1          -    Covered              
        bin read_addresses[653]                             8          1          -    Covered              
        bin read_addresses[654]                             3          1          -    Covered              
        bin read_addresses[655]                             3          1          -    Covered              
        bin read_addresses[656]                             7          1          -    Covered              
        bin read_addresses[657]                             8          1          -    Covered              
        bin read_addresses[658]                             3          1          -    Covered              
        bin read_addresses[659]                             9          1          -    Covered              
        bin read_addresses[660]                             4          1          -    Covered              
        bin read_addresses[661]                             9          1          -    Covered              
        bin read_addresses[662]                             5          1          -    Covered              
        bin read_addresses[663]                             9          1          -    Covered              
        bin read_addresses[664]                             7          1          -    Covered              
        bin read_addresses[665]                             6          1          -    Covered              
        bin read_addresses[666]                             6          1          -    Covered              
        bin read_addresses[667]                             8          1          -    Covered              
        bin read_addresses[668]                             5          1          -    Covered              
        bin read_addresses[669]                            12          1          -    Covered              
        bin read_addresses[670]                             6          1          -    Covered              
        bin read_addresses[671]                            10          1          -    Covered              
        bin read_addresses[672]                             5          1          -    Covered              
        bin read_addresses[673]                            10          1          -    Covered              
        bin read_addresses[674]                             2          1          -    Covered              
        bin read_addresses[675]                             6          1          -    Covered              
        bin read_addresses[676]                             9          1          -    Covered              
        bin read_addresses[677]                             8          1          -    Covered              
        bin read_addresses[678]                             5          1          -    Covered              
        bin read_addresses[679]                             5          1          -    Covered              
        bin read_addresses[680]                             9          1          -    Covered              
        bin read_addresses[681]                             5          1          -    Covered              
        bin read_addresses[682]                             8          1          -    Covered              
        bin read_addresses[683]                            13          1          -    Covered              
        bin read_addresses[684]                             9          1          -    Covered              
        bin read_addresses[685]                            10          1          -    Covered              
        bin read_addresses[686]                             5          1          -    Covered              
        bin read_addresses[687]                             4          1          -    Covered              
        bin read_addresses[688]                             3          1          -    Covered              
        bin read_addresses[689]                            10          1          -    Covered              
        bin read_addresses[690]                             7          1          -    Covered              
        bin read_addresses[691]                             5          1          -    Covered              
        bin read_addresses[692]                             7          1          -    Covered              
        bin read_addresses[693]                             7          1          -    Covered              
        bin read_addresses[694]                             6          1          -    Covered              
        bin read_addresses[695]                             6          1          -    Covered              
        bin read_addresses[696]                             8          1          -    Covered              
        bin read_addresses[697]                             8          1          -    Covered              
        bin read_addresses[698]                             6          1          -    Covered              
        bin read_addresses[699]                             3          1          -    Covered              
        bin read_addresses[700]                             7          1          -    Covered              
        bin read_addresses[701]                             9          1          -    Covered              
        bin read_addresses[702]                             7          1          -    Covered              
        bin read_addresses[703]                             6          1          -    Covered              
        bin read_addresses[704]                            11          1          -    Covered              
        bin read_addresses[705]                             5          1          -    Covered              
        bin read_addresses[706]                             5          1          -    Covered              
        bin read_addresses[707]                             5          1          -    Covered              
        bin read_addresses[708]                             6          1          -    Covered              
        bin read_addresses[709]                             6          1          -    Covered              
        bin read_addresses[710]                             6          1          -    Covered              
        bin read_addresses[711]                             5          1          -    Covered              
        bin read_addresses[712]                             7          1          -    Covered              
        bin read_addresses[713]                             5          1          -    Covered              
        bin read_addresses[714]                             6          1          -    Covered              
        bin read_addresses[715]                             3          1          -    Covered              
        bin read_addresses[716]                             8          1          -    Covered              
        bin read_addresses[717]                             8          1          -    Covered              
        bin read_addresses[718]                             9          1          -    Covered              
        bin read_addresses[719]                             7          1          -    Covered              
        bin read_addresses[720]                             7          1          -    Covered              
        bin read_addresses[721]                             5          1          -    Covered              
        bin read_addresses[722]                            10          1          -    Covered              
        bin read_addresses[723]                             7          1          -    Covered              
        bin read_addresses[724]                            11          1          -    Covered              
        bin read_addresses[725]                             5          1          -    Covered              
        bin read_addresses[726]                             4          1          -    Covered              
        bin read_addresses[727]                             7          1          -    Covered              
        bin read_addresses[728]                             8          1          -    Covered              
        bin read_addresses[729]                            10          1          -    Covered              
        bin read_addresses[730]                             5          1          -    Covered              
        bin read_addresses[731]                             6          1          -    Covered              
        bin read_addresses[732]                             4          1          -    Covered              
        bin read_addresses[733]                             2          1          -    Covered              
        bin read_addresses[734]                             6          1          -    Covered              
        bin read_addresses[735]                            10          1          -    Covered              
        bin read_addresses[736]                             4          1          -    Covered              
        bin read_addresses[737]                             8          1          -    Covered              
        bin read_addresses[738]                             9          1          -    Covered              
        bin read_addresses[739]                             7          1          -    Covered              
        bin read_addresses[740]                             8          1          -    Covered              
        bin read_addresses[741]                             7          1          -    Covered              
        bin read_addresses[742]                             7          1          -    Covered              
        bin read_addresses[743]                             4          1          -    Covered              
        bin read_addresses[744]                             7          1          -    Covered              
        bin read_addresses[745]                            10          1          -    Covered              
        bin read_addresses[746]                             6          1          -    Covered              
        bin read_addresses[747]                             9          1          -    Covered              
        bin read_addresses[748]                             8          1          -    Covered              
        bin read_addresses[749]                            10          1          -    Covered              
        bin read_addresses[750]                            11          1          -    Covered              
        bin read_addresses[751]                             3          1          -    Covered              
        bin read_addresses[752]                             5          1          -    Covered              
        bin read_addresses[753]                             8          1          -    Covered              
        bin read_addresses[754]                             5          1          -    Covered              
        bin read_addresses[755]                             6          1          -    Covered              
        bin read_addresses[756]                             9          1          -    Covered              
        bin read_addresses[757]                             5          1          -    Covered              
        bin read_addresses[758]                             6          1          -    Covered              
        bin read_addresses[759]                             6          1          -    Covered              
        bin read_addresses[760]                             7          1          -    Covered              
        bin read_addresses[761]                             5          1          -    Covered              
        bin read_addresses[762]                            11          1          -    Covered              
        bin read_addresses[763]                             5          1          -    Covered              
        bin read_addresses[764]                             9          1          -    Covered              
        bin read_addresses[765]                            10          1          -    Covered              
        bin read_addresses[766]                            10          1          -    Covered              
        bin read_addresses[767]                             9          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        11         2    84.61%

================================Statement Details================================

Statement Coverage for instance /RAM_coverage_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_coverage.sv
    1                                                package RAM_coverage_pkg;
    2                                                
    3                                                    import uvm_pkg::*;
    4                                                    import RAM_seq_item_pkg::*;
    5                                                    `include "uvm_macros.svh"
    6                                                    
    7                                                    class RAM_coverage extends uvm_component;
    8               1                    ***0***               `uvm_component_utils(RAM_coverage)  
    8               2                    ***0***     
    8               3                          2     
    9                                                        
    10                                                       uvm_analysis_export #(RAM_seq_item) cov_export;
    11                                                       uvm_tlm_analysis_fifo #(RAM_seq_item) cov_fifo;
    12                                                       RAM_seq_item seq_item_cov;
    13                                                       
    14                                                       covergroup cvr_grp_ram;
    15                                               
    16                                                       c_rx_valid: coverpoint seq_item_cov.rx_valid;
    17                                                       c_rst_n: coverpoint seq_item_cov.rst_n;
    18                                                       
    19                                                       c_din_write: coverpoint seq_item_cov.din iff(seq_item_cov.rst_n && seq_item_cov.rx_valid){
    20                                                           option.auto_bin_max=8'b1111_1111;
    21                                                            bins write_addresses[]={[10'b00_0000_0000:10'b00_1111_1111]};
    22                                               
    23                                                       }
    24                                               
    25                                                       c_din_read: coverpoint seq_item_cov.din iff(seq_item_cov.rst_n && seq_item_cov.rx_valid){
    26                                                           option.auto_bin_max=8'b1111_1111;
    27                                                            bins read_addresses[]={[10'b10_0000_0000:10'b10_1111_1111]};
    28                                               
    29                                                       }
    30                                               
    31                                                       endgroup 
    32                                                       
    33                                               
    34                                                       function  new(string name="RAM_coverage",uvm_component parent=null);
    35                                               		
    36              1                          1                       super.new(name,parent);
    37              1                          1                       cvr_grp_ram=new();
    38                                               
    39                                                       endfunction 
    40                                                   
    41                                                       function void build_phase(uvm_phase phase);
    42                                                           
    43              1                          1                     super.build_phase(phase);
    44              1                          1                     cov_fifo=new("cov_fifo",this);
    45              1                          1     	            cov_export=new("cov_export",this);
    46                                               
    47                                                       endfunction
    48                                               
    49                                                       function void connect_phase(uvm_phase phase);
    50                                                           
    51              1                          1                     cov_export.connect(cov_fifo.analysis_export);
    52                                               
    53                                                       endfunction
    54                                                       
    55                                                       task run_phase(uvm_phase phase);
    56                                               	
    57              1                          1                 super.run_phase(phase);
    58                                               	        
    59              1                          1                 forever begin
    60              1                      25001     		            cov_fifo.get(seq_item_cov);
    61              1                      25000     		            cvr_grp_ram.sample();


=================================================================================
=== Instance: /RAM_scoreboard_pkg
=== Design Unit: work.RAM_scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /RAM_scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_scoreboard.sv
------------------------------------IF Branch------------------------------------
    47                                     25000     Count coming in to IF
    47              1                    ***0***                     if((seq_item_sb.dout_golden)!==(seq_item_sb.dout) || (seq_item_sb.tx_valid_golden) !== (seq_item_sb.tx_valid)) begin
    54              1                      25000                     else begin
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /RAM_scoreboard_pkg --

  File RAM_scoreboard.sv
----------------Focused Condition View-------------------
Line       47 Item    1  ((this.seq_item_sb.dout_golden !== this.seq_item_sb.dout) || (this.seq_item_sb.tx_valid_golden !== this.seq_item_sb.tx_valid))
Condition totals: 0 of 2 input terms covered = 0.00%

                                                        Input Term   Covered  Reason for no coverage   Hint
                                                       -----------  --------  -----------------------  --------------
          (this.seq_item_sb.dout_golden !== this.seq_item_sb.dout)         N  '_1' not hit             Hit '_1'
  (this.seq_item_sb.tx_valid_golden !== this.seq_item_sb.tx_valid)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                          Non-masking condition(s)      
 ---------  ---------  --------------------                                                -------------------------     
  Row   1:          1  (this.seq_item_sb.dout_golden !== this.seq_item_sb.dout)_0          ~(this.seq_item_sb.tx_valid_golden !== this.seq_item_sb.tx_valid)
  Row   2:    ***0***  (this.seq_item_sb.dout_golden !== this.seq_item_sb.dout)_1          -                             
  Row   3:          1  (this.seq_item_sb.tx_valid_golden !== this.seq_item_sb.tx_valid)_0  ~(this.seq_item_sb.dout_golden !== this.seq_item_sb.dout)
  Row   4:    ***0***  (this.seq_item_sb.tx_valid_golden !== this.seq_item_sb.tx_valid)_1  ~(this.seq_item_sb.dout_golden !== this.seq_item_sb.dout)


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        14         4    77.77%

================================Statement Details================================

Statement Coverage for instance /RAM_scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_scoreboard.sv
    1                                                package RAM_scoreboard_pkg;
    2                                                
    3                                                    import uvm_pkg::*;
    4                                                    import RAM_seq_item_pkg::*;
    5                                                    `include "uvm_macros.svh"
    6                                                
    7                                                    class RAM_scoreboard extends uvm_scoreboard;
    8               1                    ***0***             `uvm_component_utils(RAM_scoreboard)
    8               2                    ***0***     
    8               3                          2     
    9                                                        
    10                                                       uvm_analysis_export #(RAM_seq_item) sb_export;
    11                                                       uvm_tlm_analysis_fifo #(RAM_seq_item) sb_fifo;
    12                                                       RAM_seq_item seq_item_sb;
    13                                                       
    14                                               
    15              1                          1             int correct_counter=0,error_counter=0;
    15              2                          1     
    16                                               
    17                                                       function new(string name="RAM_scoreboard", uvm_component parent = null);
    18                                               
    19              1                          1                 super.new(name,parent);
    20                                                       
    21                                                       endfunction 
    22                                               
    23                                                       function void build_phase(uvm_phase phase);
    24                                               
    25              1                          1                 super.build_phase(phase);
    26              1                          1                 seq_item_sb=RAM_seq_item::type_id::create("seq_item_sb");
    27              1                          1                 sb_export=new("sb_export",this);
    28              1                          1                 sb_fifo=new("sb_fifo",this);
    29                                               
    30                                                       endfunction
    31                                               
    32                                                       function void connect_phase(uvm_phase phase);
    33              1                          1                     super.connect_phase(phase);
    34              1                          1                     sb_export.connect(sb_fifo.analysis_export);
    35                                               
    36                                                       endfunction
    37                                               
    38                                               
    39                                                       task run_phase(uvm_phase phase);
    40                                                           
    41              1                          1                 super.run_phase(phase);
    42                                               
    43              1                          1                 forever begin
    44                                                            
    45              1                      25001                  sb_fifo.get(seq_item_sb);
    46                                               
    47                                                               if((seq_item_sb.dout_golden)!==(seq_item_sb.dout) || (seq_item_sb.tx_valid_golden) !== (seq_item_sb.tx_valid)) begin
    48                                                                               
    49              1                    ***0***                         $display("At time %0t : din= %0b , rx valid = %0b , dout dut = %0b and dout golden = %0b , tx dut = %0b and tx golden = %0b ",
    50                                                                   $time,seq_item_sb.din,seq_item_sb.rx_valid,seq_item_sb.dout,seq_item_sb.dout_golden,seq_item_sb.tx_valid_golden,seq_item_sb.tx_valid_golden);
    51              1                    ***0***                         error_counter++;
    52                                                               end 
    53                                               
    54                                                               else begin
    55              1                      25000                         correct_counter++;


=================================================================================
=== Instance: /RAM_config_obj_pkg
=== Design Unit: work.RAM_config_obj_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /RAM_config_obj_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_config_obj.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***             `uvm_object_utils(RAM_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               2                    ***0***             `uvm_object_utils(RAM_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***             `uvm_object_utils(RAM_config_obj)
    7               4                    ***0***             `uvm_object_utils(RAM_config_obj)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               5                    ***0***             `uvm_object_utils(RAM_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***             `uvm_object_utils(RAM_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /RAM_config_obj_pkg --

  File RAM_config_obj.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /RAM_config_obj_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_config_obj.sv
    1                                                package RAM_config_obj_pkg;
    2                                                    
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class RAM_config_obj extends uvm_object;
    7               1                    ***0***             `uvm_object_utils(RAM_config_obj)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                    ***0***     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                    ***0***     
    7              10                    ***0***     
    8                                                
    9                                                        virtual RAM_intf RAM_config_vif;
    10                                                       virtual RAM_intf RAM_config_golden_vif;
    11                                               
    12                                                       function new(string name="RAM_config_obj");
    13                                                           
    14              1                          2                 super.new(name);


=================================================================================
=== Instance: /RAM_monitor_pkg
=== Design Unit: work.RAM_monitor_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      17        15         2    88.23%

================================Statement Details================================

Statement Coverage for instance /RAM_monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_monitor.sv
    1                                                package RAM_monitor_pkg;
    2                                                    
    3                                                    import uvm_pkg::*;
    4                                                    import RAM_seq_item_pkg::*;
    5                                                    `include "uvm_macros.svh"
    6                                                
    7                                                    class RAM_monitor extends uvm_monitor;
    8               1                    ***0***             `uvm_component_utils(RAM_monitor)
    8               2                    ***0***     
    8               3                          2     
    9                                                
    10                                                       virtual RAM_intf RAM_monitor_vif;
    11                                                       virtual RAM_intf RAM_monitor_golden_vif;
    12                                               
    13                                                       RAM_seq_item mon_seq_item;
    14                                                       uvm_analysis_port #(RAM_seq_item) mon_port;
    15                                               
    16                                                       function new(string name="RAM_monitor", uvm_component parent = null);
    17                                               
    18              1                          1                     super.new(name,parent);
    19                                               
    20                                                       endfunction 
    21                                               
    22                                                       function void build_phase(uvm_phase phase);
    23                                                           
    24              1                          1                     super.build_phase(phase);
    25              1                          1                     mon_port=new("mon_port",this);
    26                                               
    27                                                       endfunction
    28                                               
    29                                                       task run_phase(uvm_phase phase);
    30                                                           
    31              1                          1                     forever begin
    32                                                                   
    33              1                      25001                         mon_seq_item=RAM_seq_item::type_id::create("mon_seq_item");
    34              1                      25001                         @(negedge RAM_monitor_vif.clk);
    35                                                                   
    36              1                      25000                         mon_seq_item.din=RAM_monitor_vif.din;
    37              1                      25000                         mon_seq_item.rst_n=RAM_monitor_vif.rst_n;
    38              1                      25000                         mon_seq_item.rx_valid=RAM_monitor_vif.rx_valid;
    39              1                      25000                         mon_seq_item.dout=RAM_monitor_vif.dout;
    40              1                      25000                         mon_seq_item.tx_valid=RAM_monitor_vif.tx_valid;
    41                                               
    42              1                      25000                         mon_seq_item.dout_golden=RAM_monitor_golden_vif.dout;
    43              1                      25000                         mon_seq_item.tx_valid_golden=RAM_monitor_golden_vif.tx_valid;
    44                                               
    45              1                      25000                         mon_port.write(mon_seq_item);


=================================================================================
=== Instance: /RAM_driver_pkg
=== Design Unit: work.RAM_driver_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16        14         2    87.50%

================================Statement Details================================

Statement Coverage for instance /RAM_driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_driver.sv
    1                                                package RAM_driver_pkg;
    2                                                    
    3                                                   import uvm_pkg::*;
    4                                                   import RAM_seq_item_pkg::*;
    5                                                   `include "uvm_macros.svh"
    6                                                
    7                                                   class RAM_driver extends uvm_driver#(RAM_seq_item);
    8                                                    
    9               1                    ***0***         `uvm_component_utils(RAM_driver)
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                                   RAM_seq_item stim_seq_item;
    12                                                   virtual RAM_intf RAM_driver_vif;
    13                                                  virtual RAM_intf RAM_driver_golden_vif;
    14                                               
    15                                                   function new(string name="RAM_driver", uvm_component parent = null);
    16              1                          1             super.new(name,parent);
    17                                                   endfunction  
    18                                               
    19                                                  task run_phase(uvm_phase phase);
    20              1                          1         super.run_phase(phase);
    21                                               
    22              1                          1          forever begin
    23              1                      25001             stim_seq_item=RAM_seq_item::type_id::create("stim_seq_item");
    24              1                      25001             seq_item_port.get_next_item(stim_seq_item);
    25                                               
    26              1                      25000              RAM_driver_vif.din=stim_seq_item.din;
    27              1                      25000              RAM_driver_vif.rst_n=stim_seq_item.rst_n;
    28              1                      25000              RAM_driver_vif.rx_valid=stim_seq_item.rx_valid;
    29              1                      25000              RAM_driver_golden_vif.din=stim_seq_item.din;
    30              1                      25000              RAM_driver_golden_vif.rst_n=stim_seq_item.rst_n;
    31              1                      25000              RAM_driver_golden_vif.rx_valid=stim_seq_item.rx_valid;
    32                                               
    33              1                      25000             @(negedge RAM_driver_vif.clk);
    34              1                      25000             seq_item_port.item_done(stim_seq_item);


=================================================================================
=== Instance: /RAM_sequencer_pkg
=== Design Unit: work.RAM_sequencer_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         2         2    50.00%

================================Statement Details================================

Statement Coverage for instance /RAM_sequencer_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_sequencer.sv
    1                                                package RAM_sequencer_pkg;
    2                                                
    3                                                   import uvm_pkg::*;
    4                                                   import RAM_seq_item_pkg::*;
    5                                                   `include "uvm_macros.svh"
    6                                                
    7                                                
    8                                                   class RAM_sequencer extends uvm_sequencer #(RAM_seq_item);
    9               1                    ***0***                 `uvm_component_utils(RAM_sequencer)
    9               2                    ***0***     
    9               3                          2     
    10                                                        
    11                                               
    12                                                        function new(string name="RAM_sequencer", uvm_component parent = null);
    13                                                           
    14              1                          1                     super.new(name,parent);


=================================================================================
=== Instance: /RAM_agent_pkg
=== Design Unit: work.RAM_agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         1         3    25.00%

================================Branch Details================================

Branch Coverage for instance /RAM_agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_agent.sv
------------------------------------IF Branch------------------------------------
    38                                         1     Count coming in to IF
    38              1                    ***0***                    if(!uvm_config_db #(RAM_config_obj):: get(this,"","RAM_CFG",agent_config_obj))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    39                                   ***0***     Count coming in to IF
    39              1                    ***0***                    `uvm_fatal("build_phase","agent cannot get config obj")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        15         3    83.33%

================================Statement Details================================

Statement Coverage for instance /RAM_agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_agent.sv
    1                                                package RAM_agent_pkg;
    2                                                    
    3                                                    import uvm_pkg::*;
    4                                                    import RAM_sequencer_pkg::*;
    5                                                    import RAM_driver_pkg::*;
    6                                                    import RAM_monitor_pkg::*;
    7                                                    import RAM_config_obj_pkg::*;
    8                                                    import RAM_seq_item_pkg::*;
    9                                                    `include "uvm_macros.svh"
    10                                               
    11                                               
    12                                                   class RAM_agent extends uvm_agent;
    13              1                    ***0***             `uvm_component_utils(RAM_agent)
    13              2                    ***0***     
    13              3                          2     
    14                                                       
    15                                                       RAM_sequencer sqr;
    16                                                       RAM_config_obj agent_config_obj;
    17                                                       RAM_driver drv;
    18                                                       RAM_monitor mon;
    19                                                       uvm_analysis_port #(RAM_seq_item) agent_port;
    20                                                       
    21                                                       function new(string name="RAM_agent", uvm_component parent = null);
    22                                                           
    23              1                          1                 super.new(name,parent);
    24                                               
    25                                                       endfunction 
    26                                               
    27                                                       function void build_phase (uvm_phase phase);
    28                                                           
    29              1                          1                    super.build_phase(phase);
    30                                               
    31              1                          1                    sqr=RAM_sequencer::type_id::create("sqr",this); 
    32              1                          1                    drv=RAM_driver::type_id::create("drv",this);
    33              1                          1                    mon=RAM_monitor::type_id::create("mon",this);
    34              1                          1                    agent_port=new("agent_port",this);
    35                                               
    36              1                          1                    agent_config_obj=RAM_config_obj::type_id::create("agent_config",this);
    37                                               
    38                                                              if(!uvm_config_db #(RAM_config_obj):: get(this,"","RAM_CFG",agent_config_obj))
    39              1                    ***0***                    `uvm_fatal("build_phase","agent cannot get config obj")
    40                                               
    41                                                       endfunction
    42                                               
    43                                                      function void connect_phase(uvm_phase phase);
    44                                                             
    45              1                          1                    super.connect_phase(phase);
    46                                                              
    47              1                          1                    drv.RAM_driver_vif=agent_config_obj.RAM_config_vif;
    48              1                          1                    drv.RAM_driver_golden_vif=agent_config_obj.RAM_config_golden_vif;
    49                                               
    50              1                          1                    mon.RAM_monitor_vif=agent_config_obj.RAM_config_vif;
    51              1                          1                    mon.RAM_monitor_golden_vif=agent_config_obj.RAM_config_golden_vif;               
    52                                               
    53              1                          1                    drv.seq_item_port.connect(sqr.seq_item_export);
    54              1                          1                    mon.mon_port.connect(agent_port);


=================================================================================
=== Instance: /RAM_env_pkg
=== Design Unit: work.RAM_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /RAM_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_env.sv
    1                                                package RAM_env_pkg;
    2                                                    
    3                                                    import uvm_pkg::*;
    4                                                    import RAM_agent_pkg::*;
    5                                                    import RAM_scoreboard_pkg::*;
    6                                                    import RAM_coverage_pkg::*;
    7                                                    `include "uvm_macros.svh"
    8                                                
    9                                                    class RAM_env extends uvm_env;
    10                                                       
    11              1                    ***0***             `uvm_component_utils(RAM_env)
    11              2                    ***0***     
    11              3                          2     
    12                                                       
    13                                                       RAM_agent ag;
    14                                                       RAM_scoreboard sb;
    15                                                       RAM_coverage cov;
    16                                               
    17                                                       function new(string name="RAM_agent", uvm_component parent = null);
    18              1                          1                 super.new(name,parent);
    19                                                       endfunction 
    20                                                   
    21                                                       function void build_phase(uvm_phase phase);
    22                                                           
    23              1                          1                 super.build_phase(phase);
    24                                               
    25              1                          1                 ag=RAM_agent::type_id::create("ag",this);
    26              1                          1                 sb=RAM_scoreboard::type_id::create("sb",this);
    27              1                          1                 cov=RAM_coverage::type_id::create("cov",this);
    28                                               
    29                                                       endfunction
    30                                               
    31                                                       function void connect_phase(uvm_phase phase);
    32              1                          1                 super.connect_phase(phase);
    33              1                          1                 ag.agent_port.connect(sb.sb_export);
    34              1                          1                 ag.agent_port.connect(cov.cov_export);


=================================================================================
=== Instance: /RAM_seq_pkg
=== Design Unit: work.RAM_seq_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/RAM_seq_pkg/RAM_seq/body/#ublk#160499319#20/immed__24
                     RAM_sequence.sv(24)                0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /RAM_seq_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_sequence.sv
------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               1                    ***0***         `uvm_object_utils(RAM_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    9                                          1     Count coming in to IF
    9               2                    ***0***         `uvm_object_utils(RAM_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               3                    ***0***         `uvm_object_utils(RAM_seq)
    9               4                    ***0***         `uvm_object_utils(RAM_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    9                                          1     Count coming in to IF
    9               5                    ***0***         `uvm_object_utils(RAM_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               6                    ***0***         `uvm_object_utils(RAM_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /RAM_seq_pkg --

  File RAM_sequence.sv
----------------Focused Condition View-------------------
Line       9 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       9 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         7         8    46.66%

================================Statement Details================================

Statement Coverage for instance /RAM_seq_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_sequence.sv
    1                                                package RAM_seq_pkg;
    2                                                
    3                                                   import uvm_pkg::*;
    4                                                   import RAM_seq_item_pkg::*;
    5                                                   `include "uvm_macros.svh"
    6                                                
    7                                                   class RAM_seq extends uvm_sequence #(RAM_seq_item);
    8                                                    
    9               1                    ***0***         `uvm_object_utils(RAM_seq)
    9               2                    ***0***     
    9               3                    ***0***     
    9               4                    ***0***     
    9               5                    ***0***     
    9               6                          1     
    9               7                    ***0***     
    9               8                    ***0***     
    9               9                          1     
    9              10                    ***0***     
    10                                                   RAM_seq_item  seq_item;
    11                                               
    12                                                   function new(string name="RAM_seq");
    13                                                       
    14              1                          1             super.new(name);
    15                                               
    16                                                   endfunction 
    17                                                  
    18                                                  task body;
    19                                               
    20              1                      25000             repeat(25000) begin
    21                                                           
    22              1                      25000                 seq_item=RAM_seq_item::type_id::create("seq_item_mon");;
    23              1                      25000                 start_item(seq_item);
    24                                                           assert (seq_item.randomize()) else $stop;
    25              1                      25000                 finish_item(seq_item);


=================================================================================
=== Instance: /RAM_test_pkg
=== Design Unit: work.RAM_test_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         2         6    25.00%

================================Branch Details================================

Branch Coverage for instance /RAM_test_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_test.sv
------------------------------------IF Branch------------------------------------
    32                                         1     Count coming in to IF
    32              1                    ***0***                     if(!uvm_config_db #(virtual RAM_intf):: get(this,"","RAM_INTF",test_config_obj.RAM_config_vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    33                                   ***0***     Count coming in to IF
    33              1                    ***0***                    `uvm_fatal("build_phase","test cannot get virtual DUT interface")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    35                                         1     Count coming in to IF
    35              1                    ***0***                     if(!uvm_config_db #(virtual RAM_intf):: get(this,"","RAM_GOLD_INTF",test_config_obj.RAM_config_golden_vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    36                                   ***0***     Count coming in to IF
    36              1                    ***0***                    `uvm_fatal("build_phase","test cannot get virtual Golden interface")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        11         4    73.33%

================================Statement Details================================

Statement Coverage for instance /RAM_test_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_test.sv
    1                                                package RAM_test_pkg;
    2                                                    
    3                                                    import uvm_pkg::*;
    4                                                    import RAM_seq_pkg::*;
    5                                                    import RAM_env_pkg::*;
    6                                                    import RAM_config_obj_pkg::*;
    7                                                    `include "uvm_macros.svh"
    8                                                
    9                                                    class RAM_test extends uvm_test;
    10                                                       
    11              1                    ***0***             `uvm_component_utils(RAM_test)
    11              2                    ***0***     
    11              3                          4     
    12                                               
    13                                                       RAM_env env;
    14                                                       RAM_config_obj test_config_obj;
    15                                                       RAM_seq seq;
    16                                               
    17                                                       
    18                                                       function new(string name="RAM_test", uvm_component parent = null);
    19                                                           
    20              1                          1                     super.new(name,parent);
    21                                               
    22                                                       endfunction 
    23                                               
    24                                                       function void build_phase(uvm_phase phase);
    25                                                           
    26              1                          1                     super.build_phase(phase);
    27                                               
    28              1                          1                      env=RAM_env::type_id::create("env",this);
    29              1                          1                      seq=RAM_seq::type_id::create("seq",this);
    30              1                          1                      test_config_obj=RAM_config_obj::type_id::create("test_config",this);
    31                                               
    32                                                               if(!uvm_config_db #(virtual RAM_intf):: get(this,"","RAM_INTF",test_config_obj.RAM_config_vif))
    33              1                    ***0***                    `uvm_fatal("build_phase","test cannot get virtual DUT interface")
    34                                               
    35                                                               if(!uvm_config_db #(virtual RAM_intf):: get(this,"","RAM_GOLD_INTF",test_config_obj.RAM_config_golden_vif))
    36              1                    ***0***                    `uvm_fatal("build_phase","test cannot get virtual Golden interface")
    37                                               
    38              1                          1                     uvm_config_db #(RAM_config_obj):: set(this,"*","RAM_CFG",test_config_obj);
    39                                               
    40                                                       endfunction
    41                                               
    42                                                       task run_phase(uvm_phase phase);
    43                                                           
    44              1                          1                 super.run_phase(phase);
    45                                               
    46              1                          1                 phase.raise_objection(this);
    47              1                          1                 seq.start(env.ag.sqr);
    48              1                          1                 phase.drop_objection(this);


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /RAM_coverage_pkg/RAM_coverage/cvr_grp_ram      100.00%        100          -    Covered              
    covered/total bins:                                   516        516          -                      
    missing/total bins:                                     0        516          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint c_rx_valid                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     17525          1          -    Covered              
        bin auto[1]                                      7475          1          -    Covered              
    Coverpoint c_rst_n                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      1232          1          -    Covered              
        bin auto[1]                                     23768          1          -    Covered              
    Coverpoint c_din_write                            100.00%        100          -    Covered              
        covered/total bins:                               256        256          -                      
        missing/total bins:                                 0        256          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_addresses[0]                              6          1          -    Covered              
        bin write_addresses[1]                              6          1          -    Covered              
        bin write_addresses[2]                             11          1          -    Covered              
        bin write_addresses[3]                             10          1          -    Covered              
        bin write_addresses[4]                             12          1          -    Covered              
        bin write_addresses[5]                              8          1          -    Covered              
        bin write_addresses[6]                             15          1          -    Covered              
        bin write_addresses[7]                              4          1          -    Covered              
        bin write_addresses[8]                             14          1          -    Covered              
        bin write_addresses[9]                              5          1          -    Covered              
        bin write_addresses[10]                             9          1          -    Covered              
        bin write_addresses[11]                             7          1          -    Covered              
        bin write_addresses[12]                             4          1          -    Covered              
        bin write_addresses[13]                             9          1          -    Covered              
        bin write_addresses[14]                             7          1          -    Covered              
        bin write_addresses[15]                             5          1          -    Covered              
        bin write_addresses[16]                             6          1          -    Covered              
        bin write_addresses[17]                             6          1          -    Covered              
        bin write_addresses[18]                             5          1          -    Covered              
        bin write_addresses[19]                             3          1          -    Covered              
        bin write_addresses[20]                            10          1          -    Covered              
        bin write_addresses[21]                             5          1          -    Covered              
        bin write_addresses[22]                             5          1          -    Covered              
        bin write_addresses[23]                             9          1          -    Covered              
        bin write_addresses[24]                             4          1          -    Covered              
        bin write_addresses[25]                             7          1          -    Covered              
        bin write_addresses[26]                             4          1          -    Covered              
        bin write_addresses[27]                             4          1          -    Covered              
        bin write_addresses[28]                             8          1          -    Covered              
        bin write_addresses[29]                             7          1          -    Covered              
        bin write_addresses[30]                             9          1          -    Covered              
        bin write_addresses[31]                             5          1          -    Covered              
        bin write_addresses[32]                             4          1          -    Covered              
        bin write_addresses[33]                             7          1          -    Covered              
        bin write_addresses[34]                             9          1          -    Covered              
        bin write_addresses[35]                             6          1          -    Covered              
        bin write_addresses[36]                             8          1          -    Covered              
        bin write_addresses[37]                            12          1          -    Covered              
        bin write_addresses[38]                             3          1          -    Covered              
        bin write_addresses[39]                             5          1          -    Covered              
        bin write_addresses[40]                             9          1          -    Covered              
        bin write_addresses[41]                             5          1          -    Covered              
        bin write_addresses[42]                            13          1          -    Covered              
        bin write_addresses[43]                             5          1          -    Covered              
        bin write_addresses[44]                             7          1          -    Covered              
        bin write_addresses[45]                             8          1          -    Covered              
        bin write_addresses[46]                             5          1          -    Covered              
        bin write_addresses[47]                             3          1          -    Covered              
        bin write_addresses[48]                             7          1          -    Covered              
        bin write_addresses[49]                             4          1          -    Covered              
        bin write_addresses[50]                            10          1          -    Covered              
        bin write_addresses[51]                             7          1          -    Covered              
        bin write_addresses[52]                             9          1          -    Covered              
        bin write_addresses[53]                             8          1          -    Covered              
        bin write_addresses[54]                             5          1          -    Covered              
        bin write_addresses[55]                             8          1          -    Covered              
        bin write_addresses[56]                            10          1          -    Covered              
        bin write_addresses[57]                            10          1          -    Covered              
        bin write_addresses[58]                            14          1          -    Covered              
        bin write_addresses[59]                             6          1          -    Covered              
        bin write_addresses[60]                             8          1          -    Covered              
        bin write_addresses[61]                             4          1          -    Covered              
        bin write_addresses[62]                             8          1          -    Covered              
        bin write_addresses[63]                             7          1          -    Covered              
        bin write_addresses[64]                             9          1          -    Covered              
        bin write_addresses[65]                             7          1          -    Covered              
        bin write_addresses[66]                             4          1          -    Covered              
        bin write_addresses[67]                            10          1          -    Covered              
        bin write_addresses[68]                             6          1          -    Covered              
        bin write_addresses[69]                             6          1          -    Covered              
        bin write_addresses[70]                             7          1          -    Covered              
        bin write_addresses[71]                            10          1          -    Covered              
        bin write_addresses[72]                             4          1          -    Covered              
        bin write_addresses[73]                            10          1          -    Covered              
        bin write_addresses[74]                             5          1          -    Covered              
        bin write_addresses[75]                            14          1          -    Covered              
        bin write_addresses[76]                             5          1          -    Covered              
        bin write_addresses[77]                            14          1          -    Covered              
        bin write_addresses[78]                             7          1          -    Covered              
        bin write_addresses[79]                             9          1          -    Covered              
        bin write_addresses[80]                             7          1          -    Covered              
        bin write_addresses[81]                             7          1          -    Covered              
        bin write_addresses[82]                             6          1          -    Covered              
        bin write_addresses[83]                             5          1          -    Covered              
        bin write_addresses[84]                             7          1          -    Covered              
        bin write_addresses[85]                             2          1          -    Covered              
        bin write_addresses[86]                             8          1          -    Covered              
        bin write_addresses[87]                            12          1          -    Covered              
        bin write_addresses[88]                            12          1          -    Covered              
        bin write_addresses[89]                             6          1          -    Covered              
        bin write_addresses[90]                             5          1          -    Covered              
        bin write_addresses[91]                             9          1          -    Covered              
        bin write_addresses[92]                             8          1          -    Covered              
        bin write_addresses[93]                             6          1          -    Covered              
        bin write_addresses[94]                             3          1          -    Covered              
        bin write_addresses[95]                            13          1          -    Covered              
        bin write_addresses[96]                             3          1          -    Covered              
        bin write_addresses[97]                             8          1          -    Covered              
        bin write_addresses[98]                             8          1          -    Covered              
        bin write_addresses[99]                             3          1          -    Covered              
        bin write_addresses[100]                           10          1          -    Covered              
        bin write_addresses[101]                            4          1          -    Covered              
        bin write_addresses[102]                            5          1          -    Covered              
        bin write_addresses[103]                           10          1          -    Covered              
        bin write_addresses[104]                           10          1          -    Covered              
        bin write_addresses[105]                            7          1          -    Covered              
        bin write_addresses[106]                            5          1          -    Covered              
        bin write_addresses[107]                            1          1          -    Covered              
        bin write_addresses[108]                           10          1          -    Covered              
        bin write_addresses[109]                            8          1          -    Covered              
        bin write_addresses[110]                            7          1          -    Covered              
        bin write_addresses[111]                            4          1          -    Covered              
        bin write_addresses[112]                            3          1          -    Covered              
        bin write_addresses[113]                            7          1          -    Covered              
        bin write_addresses[114]                            5          1          -    Covered              
        bin write_addresses[115]                            6          1          -    Covered              
        bin write_addresses[116]                            9          1          -    Covered              
        bin write_addresses[117]                           10          1          -    Covered              
        bin write_addresses[118]                            8          1          -    Covered              
        bin write_addresses[119]                            7          1          -    Covered              
        bin write_addresses[120]                            6          1          -    Covered              
        bin write_addresses[121]                            5          1          -    Covered              
        bin write_addresses[122]                           10          1          -    Covered              
        bin write_addresses[123]                            7          1          -    Covered              
        bin write_addresses[124]                            8          1          -    Covered              
        bin write_addresses[125]                            8          1          -    Covered              
        bin write_addresses[126]                            8          1          -    Covered              
        bin write_addresses[127]                            7          1          -    Covered              
        bin write_addresses[128]                            7          1          -    Covered              
        bin write_addresses[129]                            7          1          -    Covered              
        bin write_addresses[130]                            4          1          -    Covered              
        bin write_addresses[131]                            4          1          -    Covered              
        bin write_addresses[132]                            9          1          -    Covered              
        bin write_addresses[133]                            7          1          -    Covered              
        bin write_addresses[134]                            7          1          -    Covered              
        bin write_addresses[135]                            7          1          -    Covered              
        bin write_addresses[136]                            3          1          -    Covered              
        bin write_addresses[137]                            6          1          -    Covered              
        bin write_addresses[138]                            8          1          -    Covered              
        bin write_addresses[139]                            5          1          -    Covered              
        bin write_addresses[140]                            7          1          -    Covered              
        bin write_addresses[141]                            8          1          -    Covered              
        bin write_addresses[142]                            6          1          -    Covered              
        bin write_addresses[143]                            8          1          -    Covered              
        bin write_addresses[144]                            8          1          -    Covered              
        bin write_addresses[145]                            8          1          -    Covered              
        bin write_addresses[146]                            4          1          -    Covered              
        bin write_addresses[147]                            8          1          -    Covered              
        bin write_addresses[148]                            5          1          -    Covered              
        bin write_addresses[149]                            8          1          -    Covered              
        bin write_addresses[150]                            4          1          -    Covered              
        bin write_addresses[151]                            6          1          -    Covered              
        bin write_addresses[152]                            8          1          -    Covered              
        bin write_addresses[153]                            5          1          -    Covered              
        bin write_addresses[154]                            7          1          -    Covered              
        bin write_addresses[155]                            6          1          -    Covered              
        bin write_addresses[156]                            8          1          -    Covered              
        bin write_addresses[157]                            4          1          -    Covered              
        bin write_addresses[158]                            8          1          -    Covered              
        bin write_addresses[159]                           12          1          -    Covered              
        bin write_addresses[160]                            5          1          -    Covered              
        bin write_addresses[161]                           10          1          -    Covered              
        bin write_addresses[162]                            5          1          -    Covered              
        bin write_addresses[163]                            2          1          -    Covered              
        bin write_addresses[164]                            9          1          -    Covered              
        bin write_addresses[165]                            7          1          -    Covered              
        bin write_addresses[166]                            4          1          -    Covered              
        bin write_addresses[167]                            7          1          -    Covered              
        bin write_addresses[168]                            6          1          -    Covered              
        bin write_addresses[169]                            7          1          -    Covered              
        bin write_addresses[170]                            4          1          -    Covered              
        bin write_addresses[171]                            5          1          -    Covered              
        bin write_addresses[172]                            5          1          -    Covered              
        bin write_addresses[173]                            7          1          -    Covered              
        bin write_addresses[174]                            7          1          -    Covered              
        bin write_addresses[175]                            5          1          -    Covered              
        bin write_addresses[176]                           10          1          -    Covered              
        bin write_addresses[177]                            6          1          -    Covered              
        bin write_addresses[178]                            6          1          -    Covered              
        bin write_addresses[179]                            6          1          -    Covered              
        bin write_addresses[180]                            9          1          -    Covered              
        bin write_addresses[181]                           10          1          -    Covered              
        bin write_addresses[182]                            6          1          -    Covered              
        bin write_addresses[183]                            9          1          -    Covered              
        bin write_addresses[184]                            9          1          -    Covered              
        bin write_addresses[185]                            5          1          -    Covered              
        bin write_addresses[186]                            8          1          -    Covered              
        bin write_addresses[187]                            7          1          -    Covered              
        bin write_addresses[188]                            8          1          -    Covered              
        bin write_addresses[189]                            6          1          -    Covered              
        bin write_addresses[190]                            2          1          -    Covered              
        bin write_addresses[191]                            5          1          -    Covered              
        bin write_addresses[192]                            6          1          -    Covered              
        bin write_addresses[193]                            4          1          -    Covered              
        bin write_addresses[194]                            7          1          -    Covered              
        bin write_addresses[195]                           10          1          -    Covered              
        bin write_addresses[196]                            5          1          -    Covered              
        bin write_addresses[197]                            8          1          -    Covered              
        bin write_addresses[198]                            5          1          -    Covered              
        bin write_addresses[199]                            3          1          -    Covered              
        bin write_addresses[200]                           10          1          -    Covered              
        bin write_addresses[201]                           12          1          -    Covered              
        bin write_addresses[202]                            5          1          -    Covered              
        bin write_addresses[203]                           10          1          -    Covered              
        bin write_addresses[204]                            3          1          -    Covered              
        bin write_addresses[205]                            8          1          -    Covered              
        bin write_addresses[206]                            9          1          -    Covered              
        bin write_addresses[207]                            7          1          -    Covered              
        bin write_addresses[208]                            9          1          -    Covered              
        bin write_addresses[209]                            5          1          -    Covered              
        bin write_addresses[210]                            9          1          -    Covered              
        bin write_addresses[211]                            8          1          -    Covered              
        bin write_addresses[212]                            4          1          -    Covered              
        bin write_addresses[213]                            9          1          -    Covered              
        bin write_addresses[214]                            6          1          -    Covered              
        bin write_addresses[215]                            7          1          -    Covered              
        bin write_addresses[216]                            8          1          -    Covered              
        bin write_addresses[217]                            6          1          -    Covered              
        bin write_addresses[218]                            6          1          -    Covered              
        bin write_addresses[219]                            7          1          -    Covered              
        bin write_addresses[220]                            5          1          -    Covered              
        bin write_addresses[221]                            7          1          -    Covered              
        bin write_addresses[222]                            6          1          -    Covered              
        bin write_addresses[223]                            8          1          -    Covered              
        bin write_addresses[224]                            6          1          -    Covered              
        bin write_addresses[225]                            9          1          -    Covered              
        bin write_addresses[226]                            7          1          -    Covered              
        bin write_addresses[227]                            5          1          -    Covered              
        bin write_addresses[228]                            5          1          -    Covered              
        bin write_addresses[229]                            6          1          -    Covered              
        bin write_addresses[230]                            5          1          -    Covered              
        bin write_addresses[231]                            6          1          -    Covered              
        bin write_addresses[232]                            8          1          -    Covered              
        bin write_addresses[233]                            6          1          -    Covered              
        bin write_addresses[234]                            9          1          -    Covered              
        bin write_addresses[235]                            9          1          -    Covered              
        bin write_addresses[236]                            7          1          -    Covered              
        bin write_addresses[237]                           10          1          -    Covered              
        bin write_addresses[238]                            5          1          -    Covered              
        bin write_addresses[239]                            4          1          -    Covered              
        bin write_addresses[240]                            5          1          -    Covered              
        bin write_addresses[241]                           10          1          -    Covered              
        bin write_addresses[242]                            6          1          -    Covered              
        bin write_addresses[243]                            8          1          -    Covered              
        bin write_addresses[244]                            4          1          -    Covered              
        bin write_addresses[245]                            7          1          -    Covered              
        bin write_addresses[246]                            9          1          -    Covered              
        bin write_addresses[247]                            5          1          -    Covered              
        bin write_addresses[248]                            9          1          -    Covered              
        bin write_addresses[249]                            3          1          -    Covered              
        bin write_addresses[250]                            6          1          -    Covered              
        bin write_addresses[251]                            5          1          -    Covered              
        bin write_addresses[252]                            9          1          -    Covered              
        bin write_addresses[253]                           14          1          -    Covered              
        bin write_addresses[254]                            5          1          -    Covered              
        bin write_addresses[255]                            8          1          -    Covered              
    Coverpoint c_din_read                             100.00%        100          -    Covered              
        covered/total bins:                               256        256          -                      
        missing/total bins:                                 0        256          -                      
        % Hit:                                        100.00%        100          -                      
        bin read_addresses[512]                             7          1          -    Covered              
        bin read_addresses[513]                             6          1          -    Covered              
        bin read_addresses[514]                             8          1          -    Covered              
        bin read_addresses[515]                            12          1          -    Covered              
        bin read_addresses[516]                            10          1          -    Covered              
        bin read_addresses[517]                             6          1          -    Covered              
        bin read_addresses[518]                            10          1          -    Covered              
        bin read_addresses[519]                             7          1          -    Covered              
        bin read_addresses[520]                             6          1          -    Covered              
        bin read_addresses[521]                            10          1          -    Covered              
        bin read_addresses[522]                            10          1          -    Covered              
        bin read_addresses[523]                             9          1          -    Covered              
        bin read_addresses[524]                             8          1          -    Covered              
        bin read_addresses[525]                             5          1          -    Covered              
        bin read_addresses[526]                             7          1          -    Covered              
        bin read_addresses[527]                             6          1          -    Covered              
        bin read_addresses[528]                             3          1          -    Covered              
        bin read_addresses[529]                             7          1          -    Covered              
        bin read_addresses[530]                             8          1          -    Covered              
        bin read_addresses[531]                             7          1          -    Covered              
        bin read_addresses[532]                             8          1          -    Covered              
        bin read_addresses[533]                             6          1          -    Covered              
        bin read_addresses[534]                             8          1          -    Covered              
        bin read_addresses[535]                            12          1          -    Covered              
        bin read_addresses[536]                             7          1          -    Covered              
        bin read_addresses[537]                             5          1          -    Covered              
        bin read_addresses[538]                             8          1          -    Covered              
        bin read_addresses[539]                            10          1          -    Covered              
        bin read_addresses[540]                             7          1          -    Covered              
        bin read_addresses[541]                             5          1          -    Covered              
        bin read_addresses[542]                             6          1          -    Covered              
        bin read_addresses[543]                             8          1          -    Covered              
        bin read_addresses[544]                             8          1          -    Covered              
        bin read_addresses[545]                             8          1          -    Covered              
        bin read_addresses[546]                             6          1          -    Covered              
        bin read_addresses[547]                             9          1          -    Covered              
        bin read_addresses[548]                             6          1          -    Covered              
        bin read_addresses[549]                            11          1          -    Covered              
        bin read_addresses[550]                             4          1          -    Covered              
        bin read_addresses[551]                             6          1          -    Covered              
        bin read_addresses[552]                             2          1          -    Covered              
        bin read_addresses[553]                             7          1          -    Covered              
        bin read_addresses[554]                             6          1          -    Covered              
        bin read_addresses[555]                            12          1          -    Covered              
        bin read_addresses[556]                            13          1          -    Covered              
        bin read_addresses[557]                             5          1          -    Covered              
        bin read_addresses[558]                             5          1          -    Covered              
        bin read_addresses[559]                             6          1          -    Covered              
        bin read_addresses[560]                             9          1          -    Covered              
        bin read_addresses[561]                             6          1          -    Covered              
        bin read_addresses[562]                             5          1          -    Covered              
        bin read_addresses[563]                             9          1          -    Covered              
        bin read_addresses[564]                            11          1          -    Covered              
        bin read_addresses[565]                             8          1          -    Covered              
        bin read_addresses[566]                             8          1          -    Covered              
        bin read_addresses[567]                             3          1          -    Covered              
        bin read_addresses[568]                             7          1          -    Covered              
        bin read_addresses[569]                             6          1          -    Covered              
        bin read_addresses[570]                            10          1          -    Covered              
        bin read_addresses[571]                             5          1          -    Covered              
        bin read_addresses[572]                             6          1          -    Covered              
        bin read_addresses[573]                             9          1          -    Covered              
        bin read_addresses[574]                            11          1          -    Covered              
        bin read_addresses[575]                            11          1          -    Covered              
        bin read_addresses[576]                             8          1          -    Covered              
        bin read_addresses[577]                             7          1          -    Covered              
        bin read_addresses[578]                             5          1          -    Covered              
        bin read_addresses[579]                             8          1          -    Covered              
        bin read_addresses[580]                             5          1          -    Covered              
        bin read_addresses[581]                             6          1          -    Covered              
        bin read_addresses[582]                             6          1          -    Covered              
        bin read_addresses[583]                             7          1          -    Covered              
        bin read_addresses[584]                             7          1          -    Covered              
        bin read_addresses[585]                             5          1          -    Covered              
        bin read_addresses[586]                             8          1          -    Covered              
        bin read_addresses[587]                             9          1          -    Covered              
        bin read_addresses[588]                             9          1          -    Covered              
        bin read_addresses[589]                             5          1          -    Covered              
        bin read_addresses[590]                            16          1          -    Covered              
        bin read_addresses[591]                             6          1          -    Covered              
        bin read_addresses[592]                             3          1          -    Covered              
        bin read_addresses[593]                             3          1          -    Covered              
        bin read_addresses[594]                            14          1          -    Covered              
        bin read_addresses[595]                             7          1          -    Covered              
        bin read_addresses[596]                             4          1          -    Covered              
        bin read_addresses[597]                             8          1          -    Covered              
        bin read_addresses[598]                             6          1          -    Covered              
        bin read_addresses[599]                             5          1          -    Covered              
        bin read_addresses[600]                             6          1          -    Covered              
        bin read_addresses[601]                             4          1          -    Covered              
        bin read_addresses[602]                             7          1          -    Covered              
        bin read_addresses[603]                             7          1          -    Covered              
        bin read_addresses[604]                             7          1          -    Covered              
        bin read_addresses[605]                             8          1          -    Covered              
        bin read_addresses[606]                             6          1          -    Covered              
        bin read_addresses[607]                             4          1          -    Covered              
        bin read_addresses[608]                             7          1          -    Covered              
        bin read_addresses[609]                             7          1          -    Covered              
        bin read_addresses[610]                            10          1          -    Covered              
        bin read_addresses[611]                             5          1          -    Covered              
        bin read_addresses[612]                             8          1          -    Covered              
        bin read_addresses[613]                             3          1          -    Covered              
        bin read_addresses[614]                             3          1          -    Covered              
        bin read_addresses[615]                             3          1          -    Covered              
        bin read_addresses[616]                             4          1          -    Covered              
        bin read_addresses[617]                             9          1          -    Covered              
        bin read_addresses[618]                             9          1          -    Covered              
        bin read_addresses[619]                             9          1          -    Covered              
        bin read_addresses[620]                             6          1          -    Covered              
        bin read_addresses[621]                            10          1          -    Covered              
        bin read_addresses[622]                             6          1          -    Covered              
        bin read_addresses[623]                             7          1          -    Covered              
        bin read_addresses[624]                            15          1          -    Covered              
        bin read_addresses[625]                             7          1          -    Covered              
        bin read_addresses[626]                             3          1          -    Covered              
        bin read_addresses[627]                             3          1          -    Covered              
        bin read_addresses[628]                             8          1          -    Covered              
        bin read_addresses[629]                             3          1          -    Covered              
        bin read_addresses[630]                             4          1          -    Covered              
        bin read_addresses[631]                             4          1          -    Covered              
        bin read_addresses[632]                             6          1          -    Covered              
        bin read_addresses[633]                             6          1          -    Covered              
        bin read_addresses[634]                             8          1          -    Covered              
        bin read_addresses[635]                            12          1          -    Covered              
        bin read_addresses[636]                             2          1          -    Covered              
        bin read_addresses[637]                             6          1          -    Covered              
        bin read_addresses[638]                             6          1          -    Covered              
        bin read_addresses[639]                             7          1          -    Covered              
        bin read_addresses[640]                             3          1          -    Covered              
        bin read_addresses[641]                             7          1          -    Covered              
        bin read_addresses[642]                             3          1          -    Covered              
        bin read_addresses[643]                             5          1          -    Covered              
        bin read_addresses[644]                            10          1          -    Covered              
        bin read_addresses[645]                             8          1          -    Covered              
        bin read_addresses[646]                             4          1          -    Covered              
        bin read_addresses[647]                             4          1          -    Covered              
        bin read_addresses[648]                             6          1          -    Covered              
        bin read_addresses[649]                            12          1          -    Covered              
        bin read_addresses[650]                             6          1          -    Covered              
        bin read_addresses[651]                             8          1          -    Covered              
        bin read_addresses[652]                             8          1          -    Covered              
        bin read_addresses[653]                             8          1          -    Covered              
        bin read_addresses[654]                             3          1          -    Covered              
        bin read_addresses[655]                             3          1          -    Covered              
        bin read_addresses[656]                             7          1          -    Covered              
        bin read_addresses[657]                             8          1          -    Covered              
        bin read_addresses[658]                             3          1          -    Covered              
        bin read_addresses[659]                             9          1          -    Covered              
        bin read_addresses[660]                             4          1          -    Covered              
        bin read_addresses[661]                             9          1          -    Covered              
        bin read_addresses[662]                             5          1          -    Covered              
        bin read_addresses[663]                             9          1          -    Covered              
        bin read_addresses[664]                             7          1          -    Covered              
        bin read_addresses[665]                             6          1          -    Covered              
        bin read_addresses[666]                             6          1          -    Covered              
        bin read_addresses[667]                             8          1          -    Covered              
        bin read_addresses[668]                             5          1          -    Covered              
        bin read_addresses[669]                            12          1          -    Covered              
        bin read_addresses[670]                             6          1          -    Covered              
        bin read_addresses[671]                            10          1          -    Covered              
        bin read_addresses[672]                             5          1          -    Covered              
        bin read_addresses[673]                            10          1          -    Covered              
        bin read_addresses[674]                             2          1          -    Covered              
        bin read_addresses[675]                             6          1          -    Covered              
        bin read_addresses[676]                             9          1          -    Covered              
        bin read_addresses[677]                             8          1          -    Covered              
        bin read_addresses[678]                             5          1          -    Covered              
        bin read_addresses[679]                             5          1          -    Covered              
        bin read_addresses[680]                             9          1          -    Covered              
        bin read_addresses[681]                             5          1          -    Covered              
        bin read_addresses[682]                             8          1          -    Covered              
        bin read_addresses[683]                            13          1          -    Covered              
        bin read_addresses[684]                             9          1          -    Covered              
        bin read_addresses[685]                            10          1          -    Covered              
        bin read_addresses[686]                             5          1          -    Covered              
        bin read_addresses[687]                             4          1          -    Covered              
        bin read_addresses[688]                             3          1          -    Covered              
        bin read_addresses[689]                            10          1          -    Covered              
        bin read_addresses[690]                             7          1          -    Covered              
        bin read_addresses[691]                             5          1          -    Covered              
        bin read_addresses[692]                             7          1          -    Covered              
        bin read_addresses[693]                             7          1          -    Covered              
        bin read_addresses[694]                             6          1          -    Covered              
        bin read_addresses[695]                             6          1          -    Covered              
        bin read_addresses[696]                             8          1          -    Covered              
        bin read_addresses[697]                             8          1          -    Covered              
        bin read_addresses[698]                             6          1          -    Covered              
        bin read_addresses[699]                             3          1          -    Covered              
        bin read_addresses[700]                             7          1          -    Covered              
        bin read_addresses[701]                             9          1          -    Covered              
        bin read_addresses[702]                             7          1          -    Covered              
        bin read_addresses[703]                             6          1          -    Covered              
        bin read_addresses[704]                            11          1          -    Covered              
        bin read_addresses[705]                             5          1          -    Covered              
        bin read_addresses[706]                             5          1          -    Covered              
        bin read_addresses[707]                             5          1          -    Covered              
        bin read_addresses[708]                             6          1          -    Covered              
        bin read_addresses[709]                             6          1          -    Covered              
        bin read_addresses[710]                             6          1          -    Covered              
        bin read_addresses[711]                             5          1          -    Covered              
        bin read_addresses[712]                             7          1          -    Covered              
        bin read_addresses[713]                             5          1          -    Covered              
        bin read_addresses[714]                             6          1          -    Covered              
        bin read_addresses[715]                             3          1          -    Covered              
        bin read_addresses[716]                             8          1          -    Covered              
        bin read_addresses[717]                             8          1          -    Covered              
        bin read_addresses[718]                             9          1          -    Covered              
        bin read_addresses[719]                             7          1          -    Covered              
        bin read_addresses[720]                             7          1          -    Covered              
        bin read_addresses[721]                             5          1          -    Covered              
        bin read_addresses[722]                            10          1          -    Covered              
        bin read_addresses[723]                             7          1          -    Covered              
        bin read_addresses[724]                            11          1          -    Covered              
        bin read_addresses[725]                             5          1          -    Covered              
        bin read_addresses[726]                             4          1          -    Covered              
        bin read_addresses[727]                             7          1          -    Covered              
        bin read_addresses[728]                             8          1          -    Covered              
        bin read_addresses[729]                            10          1          -    Covered              
        bin read_addresses[730]                             5          1          -    Covered              
        bin read_addresses[731]                             6          1          -    Covered              
        bin read_addresses[732]                             4          1          -    Covered              
        bin read_addresses[733]                             2          1          -    Covered              
        bin read_addresses[734]                             6          1          -    Covered              
        bin read_addresses[735]                            10          1          -    Covered              
        bin read_addresses[736]                             4          1          -    Covered              
        bin read_addresses[737]                             8          1          -    Covered              
        bin read_addresses[738]                             9          1          -    Covered              
        bin read_addresses[739]                             7          1          -    Covered              
        bin read_addresses[740]                             8          1          -    Covered              
        bin read_addresses[741]                             7          1          -    Covered              
        bin read_addresses[742]                             7          1          -    Covered              
        bin read_addresses[743]                             4          1          -    Covered              
        bin read_addresses[744]                             7          1          -    Covered              
        bin read_addresses[745]                            10          1          -    Covered              
        bin read_addresses[746]                             6          1          -    Covered              
        bin read_addresses[747]                             9          1          -    Covered              
        bin read_addresses[748]                             8          1          -    Covered              
        bin read_addresses[749]                            10          1          -    Covered              
        bin read_addresses[750]                            11          1          -    Covered              
        bin read_addresses[751]                             3          1          -    Covered              
        bin read_addresses[752]                             5          1          -    Covered              
        bin read_addresses[753]                             8          1          -    Covered              
        bin read_addresses[754]                             5          1          -    Covered              
        bin read_addresses[755]                             6          1          -    Covered              
        bin read_addresses[756]                             9          1          -    Covered              
        bin read_addresses[757]                             5          1          -    Covered              
        bin read_addresses[758]                             6          1          -    Covered              
        bin read_addresses[759]                             6          1          -    Covered              
        bin read_addresses[760]                             7          1          -    Covered              
        bin read_addresses[761]                             5          1          -    Covered              
        bin read_addresses[762]                            11          1          -    Covered              
        bin read_addresses[763]                             5          1          -    Covered              
        bin read_addresses[764]                             9          1          -    Covered              
        bin read_addresses[765]                            10          1          -    Covered              
        bin read_addresses[766]                            10          1          -    Covered              
        bin read_addresses[767]                             9          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/Top_module/DUT/RAM_SVA/cover_assertion  RAM_assertions Verilog  SVA  RAM_assertions.sv(14)
                                                                              1179 Covered   
/Top_module/DUT/RAM_SVA/c_tx_check_high  RAM_assertions Verilog  SVA  RAM_assertions.sv(32)
                                                                              1687 Covered   
/Top_module/DUT/RAM_SVA/c_tx_check_low   RAM_assertions Verilog  SVA  RAM_assertions.sv(35)
                                                                              5040 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 3

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/Top_module/DUT/RAM_SVA/reset_assertion
                     RAM_assertions.sv(13)              0          1
/Top_module/DUT/RAM_SVA/a_tx_check_high
                     RAM_assertions.sv(31)              0          1
/Top_module/DUT/RAM_SVA/a_tx_check_low
                     RAM_assertions.sv(34)              0          1
/RAM_seq_pkg/RAM_seq/body/#ublk#160499319#20/immed__24
                     RAM_sequence.sv(24)                0          1

Total Coverage By Instance (filtered view): 76.84%

