Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat May 17 01:29:56 2025
| Host         : Jonitka running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file display_timing_summary_routed.rpt -pb display_timing_summary_routed.pb -rpx display_timing_summary_routed.rpx -warn_on_violation
| Design       : display
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.984        0.000                      0                  108        0.264        0.000                      0                  108        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.984        0.000                      0                  108        0.264        0.000                      0                  108        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 one_second_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.021ns (21.377%)  route 3.755ns (78.623%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.232    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y105         FDCE                                         r  one_second_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDCE (Prop_fdce_C_Q)         0.478     5.710 f  one_second_counter_reg[23]/Q
                         net (fo=3, routed)           0.995     6.705    one_second_counter_reg_n_0_[23]
    SLICE_X10Y103        LUT6 (Prop_lut6_I1_O)        0.295     7.000 f  counter_reg[0]_i_9/O
                         net (fo=1, routed)           0.670     7.671    counter_reg[0]_i_9_n_0
    SLICE_X10Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.795 f  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.343     8.138    counter_reg[0]_i_4_n_0
    SLICE_X11Y103        LUT3 (Prop_lut3_I1_O)        0.124     8.262 r  counter_reg[0]_i_1/O
                         net (fo=32, routed)          1.747    10.008    counter_reg
    SLICE_X8Y118         FDCE                                         r  counter_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.498    14.920    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  counter_reg_reg[24]/C
                         clock pessimism              0.277    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X8Y118         FDCE (Setup_fdce_C_CE)      -0.169    14.993    counter_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 one_second_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.021ns (21.377%)  route 3.755ns (78.623%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.232    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y105         FDCE                                         r  one_second_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDCE (Prop_fdce_C_Q)         0.478     5.710 f  one_second_counter_reg[23]/Q
                         net (fo=3, routed)           0.995     6.705    one_second_counter_reg_n_0_[23]
    SLICE_X10Y103        LUT6 (Prop_lut6_I1_O)        0.295     7.000 f  counter_reg[0]_i_9/O
                         net (fo=1, routed)           0.670     7.671    counter_reg[0]_i_9_n_0
    SLICE_X10Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.795 f  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.343     8.138    counter_reg[0]_i_4_n_0
    SLICE_X11Y103        LUT3 (Prop_lut3_I1_O)        0.124     8.262 r  counter_reg[0]_i_1/O
                         net (fo=32, routed)          1.747    10.008    counter_reg
    SLICE_X8Y118         FDCE                                         r  counter_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.498    14.920    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  counter_reg_reg[25]/C
                         clock pessimism              0.277    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X8Y118         FDCE (Setup_fdce_C_CE)      -0.169    14.993    counter_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 one_second_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.021ns (21.377%)  route 3.755ns (78.623%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.232    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y105         FDCE                                         r  one_second_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDCE (Prop_fdce_C_Q)         0.478     5.710 f  one_second_counter_reg[23]/Q
                         net (fo=3, routed)           0.995     6.705    one_second_counter_reg_n_0_[23]
    SLICE_X10Y103        LUT6 (Prop_lut6_I1_O)        0.295     7.000 f  counter_reg[0]_i_9/O
                         net (fo=1, routed)           0.670     7.671    counter_reg[0]_i_9_n_0
    SLICE_X10Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.795 f  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.343     8.138    counter_reg[0]_i_4_n_0
    SLICE_X11Y103        LUT3 (Prop_lut3_I1_O)        0.124     8.262 r  counter_reg[0]_i_1/O
                         net (fo=32, routed)          1.747    10.008    counter_reg
    SLICE_X8Y118         FDCE                                         r  counter_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.498    14.920    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  counter_reg_reg[26]/C
                         clock pessimism              0.277    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X8Y118         FDCE (Setup_fdce_C_CE)      -0.169    14.993    counter_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 one_second_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.021ns (21.377%)  route 3.755ns (78.623%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.232    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y105         FDCE                                         r  one_second_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDCE (Prop_fdce_C_Q)         0.478     5.710 f  one_second_counter_reg[23]/Q
                         net (fo=3, routed)           0.995     6.705    one_second_counter_reg_n_0_[23]
    SLICE_X10Y103        LUT6 (Prop_lut6_I1_O)        0.295     7.000 f  counter_reg[0]_i_9/O
                         net (fo=1, routed)           0.670     7.671    counter_reg[0]_i_9_n_0
    SLICE_X10Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.795 f  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.343     8.138    counter_reg[0]_i_4_n_0
    SLICE_X11Y103        LUT3 (Prop_lut3_I1_O)        0.124     8.262 r  counter_reg[0]_i_1/O
                         net (fo=32, routed)          1.747    10.008    counter_reg
    SLICE_X8Y118         FDCE                                         r  counter_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.498    14.920    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  counter_reg_reg[27]/C
                         clock pessimism              0.277    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X8Y118         FDCE (Setup_fdce_C_CE)      -0.169    14.993    counter_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 one_second_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.021ns (22.022%)  route 3.615ns (77.978%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.232    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y105         FDCE                                         r  one_second_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDCE (Prop_fdce_C_Q)         0.478     5.710 f  one_second_counter_reg[23]/Q
                         net (fo=3, routed)           0.995     6.705    one_second_counter_reg_n_0_[23]
    SLICE_X10Y103        LUT6 (Prop_lut6_I1_O)        0.295     7.000 f  counter_reg[0]_i_9/O
                         net (fo=1, routed)           0.670     7.671    counter_reg[0]_i_9_n_0
    SLICE_X10Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.795 f  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.343     8.138    counter_reg[0]_i_4_n_0
    SLICE_X11Y103        LUT3 (Prop_lut3_I1_O)        0.124     8.262 r  counter_reg[0]_i_1/O
                         net (fo=32, routed)          1.607     9.869    counter_reg
    SLICE_X8Y117         FDCE                                         r  counter_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.500    14.922    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y117         FDCE                                         r  counter_reg_reg[20]/C
                         clock pessimism              0.277    15.199    
                         clock uncertainty           -0.035    15.164    
    SLICE_X8Y117         FDCE (Setup_fdce_C_CE)      -0.169    14.995    counter_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                  5.126    

Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 one_second_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.021ns (22.022%)  route 3.615ns (77.978%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.232    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y105         FDCE                                         r  one_second_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDCE (Prop_fdce_C_Q)         0.478     5.710 f  one_second_counter_reg[23]/Q
                         net (fo=3, routed)           0.995     6.705    one_second_counter_reg_n_0_[23]
    SLICE_X10Y103        LUT6 (Prop_lut6_I1_O)        0.295     7.000 f  counter_reg[0]_i_9/O
                         net (fo=1, routed)           0.670     7.671    counter_reg[0]_i_9_n_0
    SLICE_X10Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.795 f  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.343     8.138    counter_reg[0]_i_4_n_0
    SLICE_X11Y103        LUT3 (Prop_lut3_I1_O)        0.124     8.262 r  counter_reg[0]_i_1/O
                         net (fo=32, routed)          1.607     9.869    counter_reg
    SLICE_X8Y117         FDCE                                         r  counter_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.500    14.922    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y117         FDCE                                         r  counter_reg_reg[21]/C
                         clock pessimism              0.277    15.199    
                         clock uncertainty           -0.035    15.164    
    SLICE_X8Y117         FDCE (Setup_fdce_C_CE)      -0.169    14.995    counter_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                  5.126    

Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 one_second_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.021ns (22.022%)  route 3.615ns (77.978%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.232    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y105         FDCE                                         r  one_second_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDCE (Prop_fdce_C_Q)         0.478     5.710 f  one_second_counter_reg[23]/Q
                         net (fo=3, routed)           0.995     6.705    one_second_counter_reg_n_0_[23]
    SLICE_X10Y103        LUT6 (Prop_lut6_I1_O)        0.295     7.000 f  counter_reg[0]_i_9/O
                         net (fo=1, routed)           0.670     7.671    counter_reg[0]_i_9_n_0
    SLICE_X10Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.795 f  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.343     8.138    counter_reg[0]_i_4_n_0
    SLICE_X11Y103        LUT3 (Prop_lut3_I1_O)        0.124     8.262 r  counter_reg[0]_i_1/O
                         net (fo=32, routed)          1.607     9.869    counter_reg
    SLICE_X8Y117         FDCE                                         r  counter_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.500    14.922    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y117         FDCE                                         r  counter_reg_reg[22]/C
                         clock pessimism              0.277    15.199    
                         clock uncertainty           -0.035    15.164    
    SLICE_X8Y117         FDCE (Setup_fdce_C_CE)      -0.169    14.995    counter_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                  5.126    

Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 one_second_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.021ns (22.022%)  route 3.615ns (77.978%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.232    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y105         FDCE                                         r  one_second_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDCE (Prop_fdce_C_Q)         0.478     5.710 f  one_second_counter_reg[23]/Q
                         net (fo=3, routed)           0.995     6.705    one_second_counter_reg_n_0_[23]
    SLICE_X10Y103        LUT6 (Prop_lut6_I1_O)        0.295     7.000 f  counter_reg[0]_i_9/O
                         net (fo=1, routed)           0.670     7.671    counter_reg[0]_i_9_n_0
    SLICE_X10Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.795 f  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.343     8.138    counter_reg[0]_i_4_n_0
    SLICE_X11Y103        LUT3 (Prop_lut3_I1_O)        0.124     8.262 r  counter_reg[0]_i_1/O
                         net (fo=32, routed)          1.607     9.869    counter_reg
    SLICE_X8Y117         FDCE                                         r  counter_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.500    14.922    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y117         FDCE                                         r  counter_reg_reg[23]/C
                         clock pessimism              0.277    15.199    
                         clock uncertainty           -0.035    15.164    
    SLICE_X8Y117         FDCE (Setup_fdce_C_CE)      -0.169    14.995    counter_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                  5.126    

Slack (MET) :             5.138ns  (required time - arrival time)
  Source:                 one_second_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 1.021ns (22.090%)  route 3.601ns (77.910%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.232    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y105         FDCE                                         r  one_second_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDCE (Prop_fdce_C_Q)         0.478     5.710 f  one_second_counter_reg[23]/Q
                         net (fo=3, routed)           0.995     6.705    one_second_counter_reg_n_0_[23]
    SLICE_X10Y103        LUT6 (Prop_lut6_I1_O)        0.295     7.000 f  counter_reg[0]_i_9/O
                         net (fo=1, routed)           0.670     7.671    counter_reg[0]_i_9_n_0
    SLICE_X10Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.795 f  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.343     8.138    counter_reg[0]_i_4_n_0
    SLICE_X11Y103        LUT3 (Prop_lut3_I1_O)        0.124     8.262 r  counter_reg[0]_i_1/O
                         net (fo=32, routed)          1.593     9.854    counter_reg
    SLICE_X8Y119         FDCE                                         r  counter_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.497    14.919    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y119         FDCE                                         r  counter_reg_reg[28]/C
                         clock pessimism              0.277    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X8Y119         FDCE (Setup_fdce_C_CE)      -0.169    14.992    counter_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  5.138    

Slack (MET) :             5.138ns  (required time - arrival time)
  Source:                 one_second_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 1.021ns (22.090%)  route 3.601ns (77.910%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.232    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y105         FDCE                                         r  one_second_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDCE (Prop_fdce_C_Q)         0.478     5.710 f  one_second_counter_reg[23]/Q
                         net (fo=3, routed)           0.995     6.705    one_second_counter_reg_n_0_[23]
    SLICE_X10Y103        LUT6 (Prop_lut6_I1_O)        0.295     7.000 f  counter_reg[0]_i_9/O
                         net (fo=1, routed)           0.670     7.671    counter_reg[0]_i_9_n_0
    SLICE_X10Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.795 f  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.343     8.138    counter_reg[0]_i_4_n_0
    SLICE_X11Y103        LUT3 (Prop_lut3_I1_O)        0.124     8.262 r  counter_reg[0]_i_1/O
                         net (fo=32, routed)          1.593     9.854    counter_reg
    SLICE_X8Y119         FDCE                                         r  counter_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.497    14.919    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y119         FDCE                                         r  counter_reg_reg[29]/C
                         clock pessimism              0.277    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X8Y119         FDCE (Setup_fdce_C_CE)      -0.169    14.992    counter_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  5.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.164     1.680 r  clk_div_reg/Q
                         net (fo=4, routed)           0.175     1.856    clk_div_reg_n_0
    SLICE_X2Y108         LUT2 (Prop_lut2_I1_O)        0.045     1.901 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.901    clk_div_i_1_n_0
    SLICE_X2Y108         FDCE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  clk_div_reg/C
                         clock pessimism             -0.518     1.516    
    SLICE_X2Y108         FDCE (Hold_fdce_C_D)         0.120     1.636    clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.563     1.482    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y117         FDCE                                         r  counter_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  counter_reg_reg[22]/Q
                         net (fo=9, routed)           0.127     1.773    counter_reg_reg_n_0_[22]
    SLICE_X8Y117         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.883 r  counter_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.883    counter_reg_reg[20]_i_1_n_5
    SLICE_X8Y117         FDCE                                         r  counter_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.832     1.997    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y117         FDCE                                         r  counter_reg_reg[22]/C
                         clock pessimism             -0.514     1.482    
    SLICE_X8Y117         FDCE (Hold_fdce_C_D)         0.134     1.616    counter_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.561     1.480    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y119         FDCE                                         r  counter_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDCE (Prop_fdce_C_Q)         0.164     1.644 r  counter_reg_reg[30]/Q
                         net (fo=16, routed)          0.127     1.771    counter_reg_reg_n_0_[30]
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.881 r  counter_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    counter_reg_reg[28]_i_1_n_5
    SLICE_X8Y119         FDCE                                         r  counter_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.830     1.995    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y119         FDCE                                         r  counter_reg_reg[30]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X8Y119         FDCE (Hold_fdce_C_D)         0.134     1.614    counter_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.565     1.484    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y115         FDCE                                         r  counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  counter_reg_reg[14]/Q
                         net (fo=9, routed)           0.139     1.787    counter_reg_reg_n_0_[14]
    SLICE_X8Y115         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.897 r  counter_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.897    counter_reg_reg[12]_i_1_n_5
    SLICE_X8Y115         FDCE                                         r  counter_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.834     1.999    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y115         FDCE                                         r  counter_reg_reg[14]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X8Y115         FDCE (Hold_fdce_C_D)         0.134     1.618    counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 counter_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.562     1.481    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  counter_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.164     1.645 r  counter_reg_reg[26]/Q
                         net (fo=14, routed)          0.139     1.784    counter_reg_reg_n_0_[26]
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.894 r  counter_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    counter_reg_reg[24]_i_1_n_5
    SLICE_X8Y118         FDCE                                         r  counter_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.831     1.996    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  counter_reg_reg[26]/C
                         clock pessimism             -0.514     1.481    
    SLICE_X8Y118         FDCE (Hold_fdce_C_D)         0.134     1.615    counter_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.274ns (64.760%)  route 0.149ns (35.240%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.566     1.485    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y112         FDCE                                         r  counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  counter_reg_reg[2]/Q
                         net (fo=7, routed)           0.149     1.799    counter_reg_reg_n_0_[2]
    SLICE_X8Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.909 r  counter_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.909    counter_reg_reg[0]_i_2_n_5
    SLICE_X8Y112         FDCE                                         r  counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.836     2.001    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y112         FDCE                                         r  counter_reg_reg[2]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X8Y112         FDCE (Hold_fdce_C_D)         0.134     1.619    counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 counter_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.563     1.482    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y117         FDCE                                         r  counter_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  counter_reg_reg[22]/Q
                         net (fo=9, routed)           0.127     1.773    counter_reg_reg_n_0_[22]
    SLICE_X8Y117         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.919 r  counter_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.919    counter_reg_reg[20]_i_1_n_4
    SLICE_X8Y117         FDCE                                         r  counter_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.832     1.997    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y117         FDCE                                         r  counter_reg_reg[23]/C
                         clock pessimism             -0.514     1.482    
    SLICE_X8Y117         FDCE (Hold_fdce_C_D)         0.134     1.616    counter_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 counter_reg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.561     1.480    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y119         FDCE                                         r  counter_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDCE (Prop_fdce_C_Q)         0.164     1.644 r  counter_reg_reg[30]/Q
                         net (fo=16, routed)          0.127     1.771    counter_reg_reg_n_0_[30]
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.917 r  counter_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.917    counter_reg_reg[28]_i_1_n_4
    SLICE_X8Y119         FDCE                                         r  counter_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.830     1.995    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y119         FDCE                                         r  counter_reg_reg[31]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X8Y119         FDCE (Hold_fdce_C_D)         0.134     1.614    counter_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.310ns (69.087%)  route 0.139ns (30.913%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.565     1.484    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y115         FDCE                                         r  counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  counter_reg_reg[14]/Q
                         net (fo=9, routed)           0.139     1.787    counter_reg_reg_n_0_[14]
    SLICE_X8Y115         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.933 r  counter_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.933    counter_reg_reg[12]_i_1_n_4
    SLICE_X8Y115         FDCE                                         r  counter_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.834     1.999    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y115         FDCE                                         r  counter_reg_reg[15]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X8Y115         FDCE (Hold_fdce_C_D)         0.134     1.618    counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 counter_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.310ns (69.087%)  route 0.139ns (30.913%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.562     1.481    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  counter_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.164     1.645 r  counter_reg_reg[26]/Q
                         net (fo=14, routed)          0.139     1.784    counter_reg_reg_n_0_[26]
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.930 r  counter_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.930    counter_reg_reg[24]_i_1_n_4
    SLICE_X8Y118         FDCE                                         r  counter_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.831     1.996    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  counter_reg_reg[27]/C
                         clock pessimism             -0.514     1.481    
    SLICE_X8Y118         FDCE (Hold_fdce_C_D)         0.134     1.615    counter_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y108    clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y112    counter_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y114    counter_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y114    counter_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y115    counter_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y115    counter_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y115    counter_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y115    counter_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y116    counter_reg_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y108    clk_div_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y108    clk_div_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y112    counter_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y112    counter_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y114    counter_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y114    counter_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y114    counter_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y114    counter_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y115    counter_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y115    counter_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y108    clk_div_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y108    clk_div_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y112    counter_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y112    counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y114    counter_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y114    counter_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y114    counter_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y114    counter_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y115    counter_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y115    counter_reg_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.288ns  (logic 5.135ns (38.643%)  route 8.153ns (61.357%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  sel_reg[1]/Q
                         net (fo=32, routed)          1.201     1.657    sel[1]
    SLICE_X6Y112         LUT4 (Prop_lut4_I1_O)        0.150     1.807 r  seg_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.810     2.617    seg_OBUF[6]_inst_i_47_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I4_O)        0.328     2.945 r  seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.789     3.734    seg_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y115         LUT6 (Prop_lut6_I0_O)        0.124     3.858 r  seg_OBUF[6]_inst_i_3/O
                         net (fo=6, routed)           0.747     4.605    seg_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y114         LUT6 (Prop_lut6_I0_O)        0.124     4.729 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.803     5.532    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y113         LUT4 (Prop_lut4_I0_O)        0.152     5.684 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.803     9.487    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.801    13.288 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.288    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.558ns  (logic 4.737ns (37.726%)  route 7.820ns (62.274%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  sel_reg[1]/Q
                         net (fo=32, routed)          1.201     1.657    sel[1]
    SLICE_X6Y112         LUT4 (Prop_lut4_I1_O)        0.150     1.807 r  seg_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.810     2.617    seg_OBUF[6]_inst_i_47_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I4_O)        0.328     2.945 r  seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.789     3.734    seg_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y115         LUT6 (Prop_lut6_I0_O)        0.124     3.858 r  seg_OBUF[6]_inst_i_3/O
                         net (fo=6, routed)           1.144     5.002    seg_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y112         LUT3 (Prop_lut3_I1_O)        0.124     5.126 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.876     9.002    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.558 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.558    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.226ns  (logic 4.867ns (39.808%)  route 7.359ns (60.192%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  sel_reg[1]/Q
                         net (fo=32, routed)          1.201     1.657    sel[1]
    SLICE_X6Y112         LUT4 (Prop_lut4_I1_O)        0.150     1.807 r  seg_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.810     2.617    seg_OBUF[6]_inst_i_47_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I4_O)        0.328     2.945 r  seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.789     3.734    seg_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y115         LUT6 (Prop_lut6_I0_O)        0.124     3.858 r  seg_OBUF[6]_inst_i_3/O
                         net (fo=6, routed)           0.747     4.605    seg_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y114         LUT6 (Prop_lut6_I0_O)        0.124     4.729 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.811     5.540    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y113         LUT3 (Prop_lut3_I2_O)        0.124     5.664 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.001     8.665    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    12.226 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.226    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.611ns  (logic 5.025ns (43.277%)  route 6.586ns (56.723%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sel_reg[1]/Q
                         net (fo=32, routed)          1.201     1.657    sel[1]
    SLICE_X6Y112         LUT4 (Prop_lut4_I1_O)        0.150     1.807 f  seg_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.810     2.617    seg_OBUF[6]_inst_i_47_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I4_O)        0.328     2.945 f  seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.789     3.734    seg_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y115         LUT6 (Prop_lut6_I0_O)        0.124     3.858 f  seg_OBUF[6]_inst_i_3/O
                         net (fo=6, routed)           0.747     4.605    seg_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y114         LUT6 (Prop_lut6_I0_O)        0.124     4.729 f  seg_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.811     5.540    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y113         LUT3 (Prop_lut3_I2_O)        0.146     5.686 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.228     7.914    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.697    11.611 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.611    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.549ns  (logic 4.716ns (40.829%)  route 6.834ns (59.171%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  sel_reg[1]/Q
                         net (fo=32, routed)          1.201     1.657    sel[1]
    SLICE_X6Y112         LUT4 (Prop_lut4_I1_O)        0.150     1.807 r  seg_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.810     2.617    seg_OBUF[6]_inst_i_47_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I4_O)        0.328     2.945 r  seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.789     3.734    seg_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y115         LUT6 (Prop_lut6_I0_O)        0.124     3.858 r  seg_OBUF[6]_inst_i_3/O
                         net (fo=6, routed)           1.154     5.012    seg_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y112         LUT3 (Prop_lut3_I0_O)        0.124     5.136 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.880     8.016    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.549 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.549    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.237ns  (logic 4.949ns (44.044%)  route 6.288ns (55.956%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  sel_reg[1]/Q
                         net (fo=32, routed)          1.201     1.657    sel[1]
    SLICE_X6Y112         LUT4 (Prop_lut4_I1_O)        0.150     1.807 r  seg_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.810     2.617    seg_OBUF[6]_inst_i_47_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I4_O)        0.328     2.945 r  seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.789     3.734    seg_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y115         LUT6 (Prop_lut6_I0_O)        0.124     3.858 r  seg_OBUF[6]_inst_i_3/O
                         net (fo=6, routed)           1.154     5.012    seg_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y112         LUT4 (Prop_lut4_I3_O)        0.150     5.162 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.334     7.496    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.741    11.237 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.237    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.053ns  (logic 4.856ns (43.937%)  route 6.197ns (56.063%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  sel_reg[1]/Q
                         net (fo=32, routed)          1.201     1.657    sel[1]
    SLICE_X6Y112         LUT4 (Prop_lut4_I1_O)        0.150     1.807 r  seg_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.810     2.617    seg_OBUF[6]_inst_i_47_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I4_O)        0.328     2.945 r  seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.789     3.734    seg_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y115         LUT6 (Prop_lut6_I0_O)        0.124     3.858 r  seg_OBUF[6]_inst_i_3/O
                         net (fo=6, routed)           0.747     4.605    seg_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y114         LUT6 (Prop_lut6_I0_O)        0.124     4.729 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.803     5.532    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y113         LUT4 (Prop_lut4_I0_O)        0.124     5.656 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.846     7.503    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    11.053 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.053    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.528ns  (logic 4.390ns (46.079%)  route 5.138ns (53.921%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE                         0.000     0.000 r  sel_reg[0]/C
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sel_reg[0]/Q
                         net (fo=33, routed)          1.194     1.650    sel[0]
    SLICE_X4Y113         LUT3 (Prop_lut3_I2_O)        0.152     1.802 r  AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.944     5.746    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.782     9.528 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.528    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.503ns  (logic 4.098ns (43.119%)  route 5.405ns (56.881%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  sel_reg[1]/Q
                         net (fo=32, routed)          1.201     1.657    sel[1]
    SLICE_X6Y112         LUT3 (Prop_lut3_I1_O)        0.124     1.781 r  AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.204     5.985    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.503 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.503    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.181ns  (logic 4.366ns (47.559%)  route 4.815ns (52.441%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  sel_reg[1]/Q
                         net (fo=32, routed)          1.049     1.505    sel[1]
    SLICE_X4Y113         LUT3 (Prop_lut3_I1_O)        0.154     1.659 r  AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.766     5.425    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.756     9.181 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.181    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.639ns  (logic 0.186ns (29.092%)  route 0.453ns (70.908%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE                         0.000     0.000 r  sel_reg[0]/C
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  sel_reg[0]/Q
                         net (fo=33, routed)          0.259     0.400    sel[0]
    SLICE_X3Y113         LUT1 (Prop_lut1_I0_O)        0.045     0.445 r  sel[0]_i_1/O
                         net (fo=1, routed)           0.195     0.639    sel[0]_i_1_n_0
    SLICE_X3Y111         FDCE                                         r  sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sel_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.747ns  (logic 0.189ns (25.308%)  route 0.558ns (74.692%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sel_reg[1]/Q
                         net (fo=32, routed)          0.305     0.446    sel[1]
    SLICE_X4Y113         LUT3 (Prop_lut3_I2_O)        0.048     0.494 r  sel[2]_i_1/O
                         net (fo=1, routed)           0.253     0.747    sel[2]_i_1_n_0
    SLICE_X3Y111         FDCE                                         r  sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.106ns  (logic 0.186ns (16.818%)  route 0.920ns (83.182%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sel_reg[1]/Q
                         net (fo=32, routed)          0.665     0.806    sel[1]
    SLICE_X3Y115         LUT2 (Prop_lut2_I0_O)        0.045     0.851 r  sel[1]_i_1/O
                         net (fo=1, routed)           0.255     1.106    sel[1]_i_1_n_0
    SLICE_X3Y111         FDCE                                         r  sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sel_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.439ns  (logic 0.244ns (16.986%)  route 1.195ns (83.014%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=79, routed)          1.195     1.439    reset_IBUF
    SLICE_X3Y111         FDCE                                         f  sel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sel_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.439ns  (logic 0.244ns (16.986%)  route 1.195ns (83.014%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=79, routed)          1.195     1.439    reset_IBUF
    SLICE_X3Y111         FDCE                                         f  sel_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sel_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.439ns  (logic 0.244ns (16.986%)  route 1.195ns (83.014%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=79, routed)          1.195     1.439    reset_IBUF
    SLICE_X3Y111         FDCE                                         f  sel_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.422ns (70.451%)  route 0.597ns (29.549%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE                         0.000     0.000 r  sel_reg[0]/C
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  sel_reg[0]/Q
                         net (fo=33, routed)          0.110     0.251    sel[0]
    SLICE_X2Y111         LUT3 (Prop_lut3_I1_O)        0.045     0.296 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.486     0.783    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     2.019 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.019    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.082ns  (logic 1.439ns (69.094%)  route 0.644ns (30.906%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE                         0.000     0.000 r  sel_reg[0]/C
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  sel_reg[0]/Q
                         net (fo=33, routed)          0.252     0.393    sel[0]
    SLICE_X5Y114         LUT3 (Prop_lut3_I2_O)        0.045     0.438 r  AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.391     0.830    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     2.082 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.082    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 1.498ns (71.826%)  route 0.588ns (28.174%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE                         0.000     0.000 r  sel_reg[0]/C
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sel_reg[0]/Q
                         net (fo=33, routed)          0.114     0.255    sel[0]
    SLICE_X2Y111         LUT3 (Prop_lut3_I1_O)        0.048     0.303 r  AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.473     0.777    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.309     2.086 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.086    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.437ns (63.351%)  route 0.831ns (36.649%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE                         0.000     0.000 r  sel_reg[0]/C
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sel_reg[0]/Q
                         net (fo=33, routed)          0.114     0.255    sel[0]
    SLICE_X2Y111         LUT3 (Prop_lut3_I1_O)        0.045     0.300 r  AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.717     1.017    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     2.268 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.268    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.524ns  (logic 6.685ns (22.643%)  route 22.839ns (77.357%))
  Logic Levels:           18  (LUT4=1 LUT5=1 LUT6=15 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.619     5.221    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  counter_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.518     5.739 r  counter_reg_reg[26]/Q
                         net (fo=14, routed)          1.800     7.540    counter_reg_reg_n_0_[26]
    SLICE_X14Y119        LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  seg_OBUF[6]_inst_i_462/O
                         net (fo=8, routed)           0.986     8.649    seg_OBUF[6]_inst_i_462_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.773 r  seg_OBUF[6]_inst_i_432/O
                         net (fo=7, routed)           0.912     9.686    seg_OBUF[6]_inst_i_432_n_0
    SLICE_X12Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.810 r  seg_OBUF[6]_inst_i_397/O
                         net (fo=7, routed)           1.014    10.823    seg_OBUF[6]_inst_i_397_n_0
    SLICE_X13Y115        LUT6 (Prop_lut6_I2_O)        0.124    10.947 r  seg_OBUF[6]_inst_i_356/O
                         net (fo=4, routed)           0.837    11.784    seg_OBUF[6]_inst_i_356_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I2_O)        0.124    11.908 r  seg_OBUF[6]_inst_i_302/O
                         net (fo=12, routed)          1.240    13.148    seg_OBUF[6]_inst_i_302_n_0
    SLICE_X11Y121        LUT6 (Prop_lut6_I0_O)        0.124    13.272 r  seg_OBUF[6]_inst_i_315/O
                         net (fo=8, routed)           1.345    14.617    seg_OBUF[6]_inst_i_315_n_0
    SLICE_X9Y124         LUT6 (Prop_lut6_I0_O)        0.124    14.741 r  seg_OBUF[6]_inst_i_285/O
                         net (fo=12, routed)          1.453    16.194    seg_OBUF[6]_inst_i_285_n_0
    SLICE_X8Y120         LUT6 (Prop_lut6_I3_O)        0.124    16.318 r  seg_OBUF[6]_inst_i_246/O
                         net (fo=7, routed)           1.299    17.617    seg_OBUF[6]_inst_i_246_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I5_O)        0.124    17.741 r  seg_OBUF[6]_inst_i_215/O
                         net (fo=12, routed)          1.126    18.867    seg_OBUF[6]_inst_i_215_n_0
    SLICE_X1Y120         LUT6 (Prop_lut6_I0_O)        0.124    18.991 r  seg_OBUF[6]_inst_i_184/O
                         net (fo=12, routed)          1.203    20.194    seg_OBUF[6]_inst_i_184_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I5_O)        0.124    20.318 r  seg_OBUF[6]_inst_i_177/O
                         net (fo=12, routed)          1.694    22.012    seg_OBUF[6]_inst_i_177_n_0
    SLICE_X0Y117         LUT6 (Prop_lut6_I5_O)        0.124    22.136 r  seg_OBUF[6]_inst_i_192/O
                         net (fo=6, routed)           0.965    23.101    seg_OBUF[6]_inst_i_192_n_0
    SLICE_X1Y115         LUT5 (Prop_lut5_I0_O)        0.152    23.253 r  seg_OBUF[6]_inst_i_108/O
                         net (fo=4, routed)           1.056    24.309    seg_OBUF[6]_inst_i_108_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I2_O)        0.326    24.635 r  seg_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.495    25.130    seg_OBUF[6]_inst_i_41_n_0
    SLICE_X3Y115         LUT6 (Prop_lut6_I3_O)        0.124    25.254 r  seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.808    26.063    seg_OBUF[6]_inst_i_8_n_0
    SLICE_X3Y114         LUT6 (Prop_lut6_I4_O)        0.124    26.187 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.803    26.990    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y113         LUT4 (Prop_lut4_I0_O)        0.152    27.142 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.803    30.944    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.801    34.745 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    34.745    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.796ns  (logic 6.647ns (23.084%)  route 22.149ns (76.916%))
  Logic Levels:           18  (LUT3=2 LUT5=1 LUT6=14 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.619     5.221    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  counter_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.518     5.739 r  counter_reg_reg[26]/Q
                         net (fo=14, routed)          1.800     7.540    counter_reg_reg_n_0_[26]
    SLICE_X14Y119        LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  seg_OBUF[6]_inst_i_462/O
                         net (fo=8, routed)           0.986     8.649    seg_OBUF[6]_inst_i_462_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.773 r  seg_OBUF[6]_inst_i_432/O
                         net (fo=7, routed)           0.912     9.686    seg_OBUF[6]_inst_i_432_n_0
    SLICE_X12Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.810 r  seg_OBUF[6]_inst_i_397/O
                         net (fo=7, routed)           1.014    10.823    seg_OBUF[6]_inst_i_397_n_0
    SLICE_X13Y115        LUT6 (Prop_lut6_I2_O)        0.124    10.947 r  seg_OBUF[6]_inst_i_356/O
                         net (fo=4, routed)           0.837    11.784    seg_OBUF[6]_inst_i_356_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I2_O)        0.124    11.908 r  seg_OBUF[6]_inst_i_302/O
                         net (fo=12, routed)          1.240    13.148    seg_OBUF[6]_inst_i_302_n_0
    SLICE_X11Y121        LUT6 (Prop_lut6_I0_O)        0.124    13.272 r  seg_OBUF[6]_inst_i_315/O
                         net (fo=8, routed)           1.345    14.617    seg_OBUF[6]_inst_i_315_n_0
    SLICE_X9Y124         LUT6 (Prop_lut6_I0_O)        0.124    14.741 r  seg_OBUF[6]_inst_i_285/O
                         net (fo=12, routed)          1.453    16.194    seg_OBUF[6]_inst_i_285_n_0
    SLICE_X8Y120         LUT6 (Prop_lut6_I3_O)        0.124    16.318 r  seg_OBUF[6]_inst_i_246/O
                         net (fo=7, routed)           1.285    17.603    seg_OBUF[6]_inst_i_246_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I1_O)        0.124    17.727 r  seg_OBUF[6]_inst_i_212/O
                         net (fo=14, routed)          1.305    19.033    seg_OBUF[6]_inst_i_212_n_0
    SLICE_X3Y122         LUT6 (Prop_lut6_I5_O)        0.124    19.157 r  seg_OBUF[6]_inst_i_175/O
                         net (fo=11, routed)          1.446    20.602    seg_OBUF[6]_inst_i_175_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I0_O)        0.124    20.726 r  seg_OBUF[6]_inst_i_170/O
                         net (fo=2, routed)           0.799    21.525    seg_OBUF[6]_inst_i_170_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I1_O)        0.124    21.649 r  seg_OBUF[6]_inst_i_131/O
                         net (fo=1, routed)           0.814    22.463    seg_OBUF[6]_inst_i_131_n_0
    SLICE_X3Y118         LUT3 (Prop_lut3_I2_O)        0.152    22.615 r  seg_OBUF[6]_inst_i_57/O
                         net (fo=4, routed)           1.139    23.754    seg_OBUF[6]_inst_i_57_n_0
    SLICE_X4Y116         LUT5 (Prop_lut5_I4_O)        0.354    24.108 f  seg_OBUF[6]_inst_i_73/O
                         net (fo=1, routed)           0.792    24.901    seg_OBUF[6]_inst_i_73_n_0
    SLICE_X4Y115         LUT6 (Prop_lut6_I5_O)        0.332    25.233 f  seg_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.476    25.709    seg_OBUF[6]_inst_i_23_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I1_O)        0.124    25.833 r  seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.629    26.462    seg_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y112         LUT3 (Prop_lut3_I0_O)        0.124    26.586 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.876    30.462    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    34.018 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    34.018    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.462ns  (logic 6.417ns (22.545%)  route 22.045ns (77.455%))
  Logic Levels:           18  (LUT3=1 LUT5=1 LUT6=15 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.619     5.221    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  counter_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.518     5.739 r  counter_reg_reg[26]/Q
                         net (fo=14, routed)          1.800     7.540    counter_reg_reg_n_0_[26]
    SLICE_X14Y119        LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  seg_OBUF[6]_inst_i_462/O
                         net (fo=8, routed)           0.986     8.649    seg_OBUF[6]_inst_i_462_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.773 r  seg_OBUF[6]_inst_i_432/O
                         net (fo=7, routed)           0.912     9.686    seg_OBUF[6]_inst_i_432_n_0
    SLICE_X12Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.810 r  seg_OBUF[6]_inst_i_397/O
                         net (fo=7, routed)           1.014    10.823    seg_OBUF[6]_inst_i_397_n_0
    SLICE_X13Y115        LUT6 (Prop_lut6_I2_O)        0.124    10.947 r  seg_OBUF[6]_inst_i_356/O
                         net (fo=4, routed)           0.837    11.784    seg_OBUF[6]_inst_i_356_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I2_O)        0.124    11.908 r  seg_OBUF[6]_inst_i_302/O
                         net (fo=12, routed)          1.240    13.148    seg_OBUF[6]_inst_i_302_n_0
    SLICE_X11Y121        LUT6 (Prop_lut6_I0_O)        0.124    13.272 r  seg_OBUF[6]_inst_i_315/O
                         net (fo=8, routed)           1.345    14.617    seg_OBUF[6]_inst_i_315_n_0
    SLICE_X9Y124         LUT6 (Prop_lut6_I0_O)        0.124    14.741 r  seg_OBUF[6]_inst_i_285/O
                         net (fo=12, routed)          1.453    16.194    seg_OBUF[6]_inst_i_285_n_0
    SLICE_X8Y120         LUT6 (Prop_lut6_I3_O)        0.124    16.318 r  seg_OBUF[6]_inst_i_246/O
                         net (fo=7, routed)           1.299    17.617    seg_OBUF[6]_inst_i_246_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I5_O)        0.124    17.741 r  seg_OBUF[6]_inst_i_215/O
                         net (fo=12, routed)          1.126    18.867    seg_OBUF[6]_inst_i_215_n_0
    SLICE_X1Y120         LUT6 (Prop_lut6_I0_O)        0.124    18.991 r  seg_OBUF[6]_inst_i_184/O
                         net (fo=12, routed)          1.203    20.194    seg_OBUF[6]_inst_i_184_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I5_O)        0.124    20.318 r  seg_OBUF[6]_inst_i_177/O
                         net (fo=12, routed)          1.694    22.012    seg_OBUF[6]_inst_i_177_n_0
    SLICE_X0Y117         LUT6 (Prop_lut6_I5_O)        0.124    22.136 r  seg_OBUF[6]_inst_i_192/O
                         net (fo=6, routed)           0.965    23.101    seg_OBUF[6]_inst_i_192_n_0
    SLICE_X1Y115         LUT5 (Prop_lut5_I0_O)        0.152    23.253 r  seg_OBUF[6]_inst_i_108/O
                         net (fo=4, routed)           1.056    24.309    seg_OBUF[6]_inst_i_108_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I2_O)        0.326    24.635 r  seg_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.495    25.130    seg_OBUF[6]_inst_i_41_n_0
    SLICE_X3Y115         LUT6 (Prop_lut6_I3_O)        0.124    25.254 r  seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.808    26.063    seg_OBUF[6]_inst_i_8_n_0
    SLICE_X3Y114         LUT6 (Prop_lut6_I4_O)        0.124    26.187 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.811    26.998    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y113         LUT3 (Prop_lut3_I2_O)        0.124    27.122 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.001    30.122    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    33.683 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    33.683    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.004ns  (logic 6.390ns (22.817%)  route 21.614ns (77.183%))
  Logic Levels:           18  (LUT3=2 LUT5=2 LUT6=13 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.619     5.221    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  counter_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.518     5.739 r  counter_reg_reg[26]/Q
                         net (fo=14, routed)          1.800     7.540    counter_reg_reg_n_0_[26]
    SLICE_X14Y119        LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  seg_OBUF[6]_inst_i_462/O
                         net (fo=8, routed)           0.986     8.649    seg_OBUF[6]_inst_i_462_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.773 r  seg_OBUF[6]_inst_i_432/O
                         net (fo=7, routed)           0.912     9.686    seg_OBUF[6]_inst_i_432_n_0
    SLICE_X12Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.810 r  seg_OBUF[6]_inst_i_397/O
                         net (fo=7, routed)           1.014    10.823    seg_OBUF[6]_inst_i_397_n_0
    SLICE_X13Y115        LUT6 (Prop_lut6_I2_O)        0.124    10.947 r  seg_OBUF[6]_inst_i_356/O
                         net (fo=4, routed)           0.837    11.784    seg_OBUF[6]_inst_i_356_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I2_O)        0.124    11.908 r  seg_OBUF[6]_inst_i_302/O
                         net (fo=12, routed)          1.240    13.148    seg_OBUF[6]_inst_i_302_n_0
    SLICE_X11Y121        LUT6 (Prop_lut6_I0_O)        0.124    13.272 r  seg_OBUF[6]_inst_i_315/O
                         net (fo=8, routed)           1.345    14.617    seg_OBUF[6]_inst_i_315_n_0
    SLICE_X9Y124         LUT6 (Prop_lut6_I0_O)        0.124    14.741 r  seg_OBUF[6]_inst_i_285/O
                         net (fo=12, routed)          1.453    16.194    seg_OBUF[6]_inst_i_285_n_0
    SLICE_X8Y120         LUT6 (Prop_lut6_I3_O)        0.124    16.318 r  seg_OBUF[6]_inst_i_246/O
                         net (fo=7, routed)           1.285    17.603    seg_OBUF[6]_inst_i_246_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I1_O)        0.124    17.727 r  seg_OBUF[6]_inst_i_212/O
                         net (fo=14, routed)          1.305    19.033    seg_OBUF[6]_inst_i_212_n_0
    SLICE_X3Y122         LUT6 (Prop_lut6_I5_O)        0.124    19.157 r  seg_OBUF[6]_inst_i_175/O
                         net (fo=11, routed)          1.446    20.602    seg_OBUF[6]_inst_i_175_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I0_O)        0.124    20.726 r  seg_OBUF[6]_inst_i_170/O
                         net (fo=2, routed)           0.799    21.525    seg_OBUF[6]_inst_i_170_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I1_O)        0.124    21.649 r  seg_OBUF[6]_inst_i_131/O
                         net (fo=1, routed)           0.814    22.463    seg_OBUF[6]_inst_i_131_n_0
    SLICE_X3Y118         LUT3 (Prop_lut3_I2_O)        0.152    22.615 f  seg_OBUF[6]_inst_i_57/O
                         net (fo=4, routed)           1.139    23.754    seg_OBUF[6]_inst_i_57_n_0
    SLICE_X4Y116         LUT5 (Prop_lut5_I0_O)        0.326    24.080 r  seg_OBUF[6]_inst_i_67/O
                         net (fo=1, routed)           0.926    25.006    seg_OBUF[6]_inst_i_67_n_0
    SLICE_X4Y113         LUT5 (Prop_lut5_I0_O)        0.124    25.130 f  seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.433    25.564    seg_OBUF[6]_inst_i_20_n_0
    SLICE_X4Y113         LUT6 (Prop_lut6_I4_O)        0.124    25.688 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.000    26.688    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X2Y112         LUT3 (Prop_lut3_I2_O)        0.124    26.812 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.880    29.691    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    33.225 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    33.225    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.847ns  (logic 6.575ns (23.611%)  route 21.272ns (76.389%))
  Logic Levels:           18  (LUT3=1 LUT5=1 LUT6=15 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.619     5.221    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  counter_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.518     5.739 r  counter_reg_reg[26]/Q
                         net (fo=14, routed)          1.800     7.540    counter_reg_reg_n_0_[26]
    SLICE_X14Y119        LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  seg_OBUF[6]_inst_i_462/O
                         net (fo=8, routed)           0.986     8.649    seg_OBUF[6]_inst_i_462_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.773 r  seg_OBUF[6]_inst_i_432/O
                         net (fo=7, routed)           0.912     9.686    seg_OBUF[6]_inst_i_432_n_0
    SLICE_X12Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.810 r  seg_OBUF[6]_inst_i_397/O
                         net (fo=7, routed)           1.014    10.823    seg_OBUF[6]_inst_i_397_n_0
    SLICE_X13Y115        LUT6 (Prop_lut6_I2_O)        0.124    10.947 r  seg_OBUF[6]_inst_i_356/O
                         net (fo=4, routed)           0.837    11.784    seg_OBUF[6]_inst_i_356_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I2_O)        0.124    11.908 r  seg_OBUF[6]_inst_i_302/O
                         net (fo=12, routed)          1.240    13.148    seg_OBUF[6]_inst_i_302_n_0
    SLICE_X11Y121        LUT6 (Prop_lut6_I0_O)        0.124    13.272 r  seg_OBUF[6]_inst_i_315/O
                         net (fo=8, routed)           1.345    14.617    seg_OBUF[6]_inst_i_315_n_0
    SLICE_X9Y124         LUT6 (Prop_lut6_I0_O)        0.124    14.741 r  seg_OBUF[6]_inst_i_285/O
                         net (fo=12, routed)          1.453    16.194    seg_OBUF[6]_inst_i_285_n_0
    SLICE_X8Y120         LUT6 (Prop_lut6_I3_O)        0.124    16.318 r  seg_OBUF[6]_inst_i_246/O
                         net (fo=7, routed)           1.299    17.617    seg_OBUF[6]_inst_i_246_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I5_O)        0.124    17.741 r  seg_OBUF[6]_inst_i_215/O
                         net (fo=12, routed)          1.126    18.867    seg_OBUF[6]_inst_i_215_n_0
    SLICE_X1Y120         LUT6 (Prop_lut6_I0_O)        0.124    18.991 r  seg_OBUF[6]_inst_i_184/O
                         net (fo=12, routed)          1.203    20.194    seg_OBUF[6]_inst_i_184_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I5_O)        0.124    20.318 r  seg_OBUF[6]_inst_i_177/O
                         net (fo=12, routed)          1.694    22.012    seg_OBUF[6]_inst_i_177_n_0
    SLICE_X0Y117         LUT6 (Prop_lut6_I5_O)        0.124    22.136 r  seg_OBUF[6]_inst_i_192/O
                         net (fo=6, routed)           0.965    23.101    seg_OBUF[6]_inst_i_192_n_0
    SLICE_X1Y115         LUT5 (Prop_lut5_I0_O)        0.152    23.253 r  seg_OBUF[6]_inst_i_108/O
                         net (fo=4, routed)           1.056    24.309    seg_OBUF[6]_inst_i_108_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I2_O)        0.326    24.635 f  seg_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.495    25.130    seg_OBUF[6]_inst_i_41_n_0
    SLICE_X3Y115         LUT6 (Prop_lut6_I3_O)        0.124    25.254 f  seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.808    26.063    seg_OBUF[6]_inst_i_8_n_0
    SLICE_X3Y114         LUT6 (Prop_lut6_I4_O)        0.124    26.187 f  seg_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.811    26.998    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y113         LUT3 (Prop_lut3_I2_O)        0.146    27.144 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.228    29.372    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.697    33.069 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    33.069    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.658ns  (logic 6.589ns (23.825%)  route 21.068ns (76.175%))
  Logic Levels:           18  (LUT3=1 LUT4=1 LUT5=2 LUT6=13 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.619     5.221    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  counter_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.518     5.739 r  counter_reg_reg[26]/Q
                         net (fo=14, routed)          1.800     7.540    counter_reg_reg_n_0_[26]
    SLICE_X14Y119        LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  seg_OBUF[6]_inst_i_462/O
                         net (fo=8, routed)           0.986     8.649    seg_OBUF[6]_inst_i_462_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.773 r  seg_OBUF[6]_inst_i_432/O
                         net (fo=7, routed)           0.912     9.686    seg_OBUF[6]_inst_i_432_n_0
    SLICE_X12Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.810 r  seg_OBUF[6]_inst_i_397/O
                         net (fo=7, routed)           1.014    10.823    seg_OBUF[6]_inst_i_397_n_0
    SLICE_X13Y115        LUT6 (Prop_lut6_I2_O)        0.124    10.947 r  seg_OBUF[6]_inst_i_356/O
                         net (fo=4, routed)           0.837    11.784    seg_OBUF[6]_inst_i_356_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I2_O)        0.124    11.908 r  seg_OBUF[6]_inst_i_302/O
                         net (fo=12, routed)          1.240    13.148    seg_OBUF[6]_inst_i_302_n_0
    SLICE_X11Y121        LUT6 (Prop_lut6_I0_O)        0.124    13.272 r  seg_OBUF[6]_inst_i_315/O
                         net (fo=8, routed)           1.345    14.617    seg_OBUF[6]_inst_i_315_n_0
    SLICE_X9Y124         LUT6 (Prop_lut6_I0_O)        0.124    14.741 r  seg_OBUF[6]_inst_i_285/O
                         net (fo=12, routed)          1.453    16.194    seg_OBUF[6]_inst_i_285_n_0
    SLICE_X8Y120         LUT6 (Prop_lut6_I3_O)        0.124    16.318 r  seg_OBUF[6]_inst_i_246/O
                         net (fo=7, routed)           1.285    17.603    seg_OBUF[6]_inst_i_246_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I1_O)        0.124    17.727 r  seg_OBUF[6]_inst_i_212/O
                         net (fo=14, routed)          1.305    19.033    seg_OBUF[6]_inst_i_212_n_0
    SLICE_X3Y122         LUT6 (Prop_lut6_I5_O)        0.124    19.157 r  seg_OBUF[6]_inst_i_175/O
                         net (fo=11, routed)          1.446    20.602    seg_OBUF[6]_inst_i_175_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I0_O)        0.124    20.726 r  seg_OBUF[6]_inst_i_170/O
                         net (fo=2, routed)           0.799    21.525    seg_OBUF[6]_inst_i_170_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I1_O)        0.124    21.649 r  seg_OBUF[6]_inst_i_131/O
                         net (fo=1, routed)           0.814    22.463    seg_OBUF[6]_inst_i_131_n_0
    SLICE_X3Y118         LUT3 (Prop_lut3_I2_O)        0.152    22.615 f  seg_OBUF[6]_inst_i_57/O
                         net (fo=4, routed)           1.139    23.754    seg_OBUF[6]_inst_i_57_n_0
    SLICE_X4Y116         LUT5 (Prop_lut5_I0_O)        0.326    24.080 r  seg_OBUF[6]_inst_i_67/O
                         net (fo=1, routed)           0.926    25.006    seg_OBUF[6]_inst_i_67_n_0
    SLICE_X4Y113         LUT5 (Prop_lut5_I0_O)        0.124    25.130 f  seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.433    25.564    seg_OBUF[6]_inst_i_20_n_0
    SLICE_X4Y113         LUT6 (Prop_lut6_I4_O)        0.124    25.688 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.000    26.688    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X2Y112         LUT4 (Prop_lut4_I1_O)        0.116    26.804 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.334    29.138    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.741    32.879 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    32.879    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.289ns  (logic 6.406ns (23.476%)  route 20.883ns (76.524%))
  Logic Levels:           18  (LUT4=1 LUT5=1 LUT6=15 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.619     5.221    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  counter_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.518     5.739 r  counter_reg_reg[26]/Q
                         net (fo=14, routed)          1.800     7.540    counter_reg_reg_n_0_[26]
    SLICE_X14Y119        LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  seg_OBUF[6]_inst_i_462/O
                         net (fo=8, routed)           0.986     8.649    seg_OBUF[6]_inst_i_462_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.773 r  seg_OBUF[6]_inst_i_432/O
                         net (fo=7, routed)           0.912     9.686    seg_OBUF[6]_inst_i_432_n_0
    SLICE_X12Y117        LUT6 (Prop_lut6_I3_O)        0.124     9.810 r  seg_OBUF[6]_inst_i_397/O
                         net (fo=7, routed)           1.014    10.823    seg_OBUF[6]_inst_i_397_n_0
    SLICE_X13Y115        LUT6 (Prop_lut6_I2_O)        0.124    10.947 r  seg_OBUF[6]_inst_i_356/O
                         net (fo=4, routed)           0.837    11.784    seg_OBUF[6]_inst_i_356_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I2_O)        0.124    11.908 r  seg_OBUF[6]_inst_i_302/O
                         net (fo=12, routed)          1.240    13.148    seg_OBUF[6]_inst_i_302_n_0
    SLICE_X11Y121        LUT6 (Prop_lut6_I0_O)        0.124    13.272 r  seg_OBUF[6]_inst_i_315/O
                         net (fo=8, routed)           1.345    14.617    seg_OBUF[6]_inst_i_315_n_0
    SLICE_X9Y124         LUT6 (Prop_lut6_I0_O)        0.124    14.741 r  seg_OBUF[6]_inst_i_285/O
                         net (fo=12, routed)          1.453    16.194    seg_OBUF[6]_inst_i_285_n_0
    SLICE_X8Y120         LUT6 (Prop_lut6_I3_O)        0.124    16.318 r  seg_OBUF[6]_inst_i_246/O
                         net (fo=7, routed)           1.299    17.617    seg_OBUF[6]_inst_i_246_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I5_O)        0.124    17.741 r  seg_OBUF[6]_inst_i_215/O
                         net (fo=12, routed)          1.126    18.867    seg_OBUF[6]_inst_i_215_n_0
    SLICE_X1Y120         LUT6 (Prop_lut6_I0_O)        0.124    18.991 r  seg_OBUF[6]_inst_i_184/O
                         net (fo=12, routed)          1.203    20.194    seg_OBUF[6]_inst_i_184_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I5_O)        0.124    20.318 r  seg_OBUF[6]_inst_i_177/O
                         net (fo=12, routed)          1.694    22.012    seg_OBUF[6]_inst_i_177_n_0
    SLICE_X0Y117         LUT6 (Prop_lut6_I5_O)        0.124    22.136 r  seg_OBUF[6]_inst_i_192/O
                         net (fo=6, routed)           0.965    23.101    seg_OBUF[6]_inst_i_192_n_0
    SLICE_X1Y115         LUT5 (Prop_lut5_I0_O)        0.152    23.253 r  seg_OBUF[6]_inst_i_108/O
                         net (fo=4, routed)           1.056    24.309    seg_OBUF[6]_inst_i_108_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I2_O)        0.326    24.635 r  seg_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.495    25.130    seg_OBUF[6]_inst_i_41_n_0
    SLICE_X3Y115         LUT6 (Prop_lut6_I3_O)        0.124    25.254 r  seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.808    26.063    seg_OBUF[6]_inst_i_8_n_0
    SLICE_X3Y114         LUT6 (Prop_lut6_I4_O)        0.124    26.187 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.803    26.990    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y113         LUT4 (Prop_lut4_I0_O)        0.124    27.114 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.846    28.960    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    32.510 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    32.510    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.741ns  (logic 1.550ns (56.539%)  route 1.191ns (43.461%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.566     1.485    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y112         FDCE                                         r  counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  counter_reg_reg[1]/Q
                         net (fo=5, routed)           0.407     2.057    counter_reg_reg_n_0_[1]
    SLICE_X4Y113         LUT4 (Prop_lut4_I3_O)        0.045     2.102 r  seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.059     2.161    seg_OBUF[6]_inst_i_18_n_0
    SLICE_X4Y113         LUT6 (Prop_lut6_I2_O)        0.045     2.206 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.324     2.530    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X2Y113         LUT4 (Prop_lut4_I1_O)        0.045     2.575 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.401     2.976    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.227 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.227    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.901ns  (logic 1.557ns (53.690%)  route 1.343ns (46.310%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.566     1.485    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y112         FDCE                                         r  counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  counter_reg_reg[1]/Q
                         net (fo=5, routed)           0.407     2.057    counter_reg_reg_n_0_[1]
    SLICE_X4Y113         LUT4 (Prop_lut4_I3_O)        0.045     2.102 f  seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.059     2.161    seg_OBUF[6]_inst_i_18_n_0
    SLICE_X4Y113         LUT6 (Prop_lut6_I2_O)        0.045     2.206 f  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.324     2.530    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X2Y113         LUT3 (Prop_lut3_I1_O)        0.043     2.573 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.553     3.126    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.260     4.386 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.386    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.067ns  (logic 1.606ns (52.361%)  route 1.461ns (47.639%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.566     1.485    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y112         FDCE                                         r  counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  counter_reg_reg[1]/Q
                         net (fo=5, routed)           0.407     2.057    counter_reg_reg_n_0_[1]
    SLICE_X4Y113         LUT4 (Prop_lut4_I3_O)        0.045     2.102 r  seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.059     2.161    seg_OBUF[6]_inst_i_18_n_0
    SLICE_X4Y113         LUT6 (Prop_lut6_I2_O)        0.045     2.206 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.372     2.578    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X2Y112         LUT4 (Prop_lut4_I1_O)        0.048     2.626 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.623     3.249    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.304     4.553 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.553    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.201ns  (logic 1.560ns (48.743%)  route 1.641ns (51.257%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.566     1.485    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y112         FDCE                                         r  counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  counter_reg_reg[1]/Q
                         net (fo=5, routed)           0.407     2.057    counter_reg_reg_n_0_[1]
    SLICE_X4Y113         LUT4 (Prop_lut4_I3_O)        0.045     2.102 f  seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.059     2.161    seg_OBUF[6]_inst_i_18_n_0
    SLICE_X4Y113         LUT6 (Prop_lut6_I2_O)        0.045     2.206 f  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.324     2.530    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X2Y113         LUT3 (Prop_lut3_I0_O)        0.045     2.575 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.851     3.425    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.686 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.686    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.217ns  (logic 1.533ns (47.658%)  route 1.684ns (52.342%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.566     1.485    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y112         FDCE                                         r  counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  counter_reg_reg[1]/Q
                         net (fo=5, routed)           0.407     2.057    counter_reg_reg_n_0_[1]
    SLICE_X4Y113         LUT4 (Prop_lut4_I3_O)        0.045     2.102 r  seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.059     2.161    seg_OBUF[6]_inst_i_18_n_0
    SLICE_X4Y113         LUT6 (Prop_lut6_I2_O)        0.045     2.206 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.372     2.578    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X2Y112         LUT3 (Prop_lut3_I2_O)        0.045     2.623 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.846     3.469    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.703 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.703    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.590ns  (logic 1.555ns (43.316%)  route 2.035ns (56.684%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.566     1.485    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y112         FDCE                                         r  counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  counter_reg_reg[1]/Q
                         net (fo=5, routed)           0.407     2.057    counter_reg_reg_n_0_[1]
    SLICE_X4Y113         LUT4 (Prop_lut4_I3_O)        0.045     2.102 r  seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.059     2.161    seg_OBUF[6]_inst_i_18_n_0
    SLICE_X4Y113         LUT6 (Prop_lut6_I2_O)        0.045     2.206 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.279     2.484    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X2Y112         LUT3 (Prop_lut3_I2_O)        0.045     2.529 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.290     3.819    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     5.076 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.076    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.707ns  (logic 1.647ns (44.447%)  route 2.059ns (55.553%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.566     1.485    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y112         FDCE                                         r  counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  counter_reg_reg[1]/Q
                         net (fo=5, routed)           0.407     2.057    counter_reg_reg_n_0_[1]
    SLICE_X4Y113         LUT4 (Prop_lut4_I3_O)        0.045     2.102 r  seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.059     2.161    seg_OBUF[6]_inst_i_18_n_0
    SLICE_X4Y113         LUT6 (Prop_lut6_I2_O)        0.045     2.206 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.324     2.530    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X2Y113         LUT4 (Prop_lut4_I2_O)        0.043     2.573 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.269     3.842    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.350     5.192 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.192    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.306ns  (logic 1.477ns (27.828%)  route 3.829ns (72.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=79, routed)          3.829     5.306    reset_IBUF
    SLICE_X8Y116         FDCE                                         f  counter_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.501     4.923    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y116         FDCE                                         r  counter_reg_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.306ns  (logic 1.477ns (27.828%)  route 3.829ns (72.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=79, routed)          3.829     5.306    reset_IBUF
    SLICE_X8Y116         FDCE                                         f  counter_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.501     4.923    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y116         FDCE                                         r  counter_reg_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.306ns  (logic 1.477ns (27.828%)  route 3.829ns (72.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=79, routed)          3.829     5.306    reset_IBUF
    SLICE_X8Y116         FDCE                                         f  counter_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.501     4.923    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y116         FDCE                                         r  counter_reg_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.306ns  (logic 1.477ns (27.828%)  route 3.829ns (72.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=79, routed)          3.829     5.306    reset_IBUF
    SLICE_X8Y116         FDCE                                         f  counter_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.501     4.923    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y116         FDCE                                         r  counter_reg_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.165ns  (logic 1.477ns (28.587%)  route 3.689ns (71.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=79, routed)          3.689     5.165    reset_IBUF
    SLICE_X8Y117         FDCE                                         f  counter_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.500     4.922    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y117         FDCE                                         r  counter_reg_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.165ns  (logic 1.477ns (28.587%)  route 3.689ns (71.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=79, routed)          3.689     5.165    reset_IBUF
    SLICE_X8Y117         FDCE                                         f  counter_reg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.500     4.922    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y117         FDCE                                         r  counter_reg_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.165ns  (logic 1.477ns (28.587%)  route 3.689ns (71.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=79, routed)          3.689     5.165    reset_IBUF
    SLICE_X8Y117         FDCE                                         f  counter_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.500     4.922    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y117         FDCE                                         r  counter_reg_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.165ns  (logic 1.477ns (28.587%)  route 3.689ns (71.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=79, routed)          3.689     5.165    reset_IBUF
    SLICE_X8Y117         FDCE                                         f  counter_reg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.500     4.922    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y117         FDCE                                         r  counter_reg_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.014ns  (logic 1.477ns (29.447%)  route 3.538ns (70.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=79, routed)          3.538     5.014    reset_IBUF
    SLICE_X8Y119         FDCE                                         f  counter_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.497     4.919    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y119         FDCE                                         r  counter_reg_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.014ns  (logic 1.477ns (29.447%)  route 3.538ns (70.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=79, routed)          3.538     5.014    reset_IBUF
    SLICE_X8Y119         FDCE                                         f  counter_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.497     4.919    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y119         FDCE                                         r  counter_reg_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.244ns (23.811%)  route 0.782ns (76.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=79, routed)          0.782     1.027    reset_IBUF
    SLICE_X2Y109         FDCE                                         f  div_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  div_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.244ns (23.811%)  route 0.782ns (76.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=79, routed)          0.782     1.027    reset_IBUF
    SLICE_X2Y109         FDCE                                         f  div_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  div_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div_counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.244ns (23.811%)  route 0.782ns (76.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=79, routed)          0.782     1.027    reset_IBUF
    SLICE_X2Y109         FDCE                                         f  div_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  div_counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div_counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.244ns (23.811%)  route 0.782ns (76.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=79, routed)          0.782     1.027    reset_IBUF
    SLICE_X2Y109         FDCE                                         f  div_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  div_counter_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.244ns (22.645%)  route 0.835ns (77.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=79, routed)          0.835     1.080    reset_IBUF
    SLICE_X2Y108         FDCE                                         f  clk_div_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  clk_div_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.244ns (22.645%)  route 0.835ns (77.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=79, routed)          0.835     1.080    reset_IBUF
    SLICE_X2Y108         FDCE                                         f  div_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  div_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.244ns (22.645%)  route 0.835ns (77.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=79, routed)          0.835     1.080    reset_IBUF
    SLICE_X2Y108         FDCE                                         f  div_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  div_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.244ns (22.645%)  route 0.835ns (77.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=79, routed)          0.835     1.080    reset_IBUF
    SLICE_X2Y108         FDCE                                         f  div_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  div_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.244ns (22.645%)  route 0.835ns (77.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=79, routed)          0.835     1.080    reset_IBUF
    SLICE_X2Y108         FDCE                                         f  div_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  div_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            one_second_counter_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.105ns  (logic 0.244ns (22.132%)  route 0.860ns (77.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=79, routed)          0.860     1.105    reset_IBUF
    SLICE_X8Y104         FDCE                                         f  one_second_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.840     2.005    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y104         FDCE                                         r  one_second_counter_reg[17]/C





