
assi5_q3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000204  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800038c  08000394  00001394  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800038c  0800038c  00001394  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800038c  0800038c  00001394  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800038c  08000394  00001394  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800038c  0800038c  0000138c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000390  08000390  00001390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001394  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00001394  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00001394  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000114c  00000000  00000000  000013be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000465  00000000  00000000  0000250a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00000120  00000000  00000000  0000296f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000000d0  00000000  00000000  00002a90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000092  00000000  00000000  00002b60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00019137  00000000  00000000  00002bf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00001982  00000000  00000000  0001bd29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0008bd63  00000000  00000000  0001d6ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  000a940e  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00000104  00000000  00000000  000a9454  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000040  00000000  00000000  000a9558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000374 	.word	0x08000374

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000374 	.word	0x08000374

080001c8 <ext_trig>:

extern volatile int flag;
extern volatile int flag2;

void ext_trig(void){
	RCC->AHB1ENR |= BV(0);
 80001c8:	4810      	ldr	r0, [pc, #64]	@ (800020c <ext_trig+0x44>)

	GPIOA->MODER &= ~(BV(0) | BV(1));
 80001ca:	4b11      	ldr	r3, [pc, #68]	@ (8000210 <ext_trig+0x48>)
	RCC->AHB1ENR |= BV(0);
 80001cc:	6b02      	ldr	r2, [r0, #48]	@ 0x30

	GPIOA->PUPDR &= ~(BV(0) | BV(1));

	SYSCFG->EXTICR[0] &= ~(BV(0) | BV(1) | BV(2) | BV(3));
 80001ce:	4911      	ldr	r1, [pc, #68]	@ (8000214 <ext_trig+0x4c>)
	RCC->AHB1ENR |= BV(0);
 80001d0:	f042 0201 	orr.w	r2, r2, #1
 80001d4:	6302      	str	r2, [r0, #48]	@ 0x30
	GPIOA->MODER &= ~(BV(0) | BV(1));
 80001d6:	681a      	ldr	r2, [r3, #0]
 80001d8:	f022 0203 	bic.w	r2, r2, #3
 80001dc:	601a      	str	r2, [r3, #0]
	GPIOA->PUPDR &= ~(BV(0) | BV(1));
 80001de:	68da      	ldr	r2, [r3, #12]
 80001e0:	f022 0203 	bic.w	r2, r2, #3
 80001e4:	60da      	str	r2, [r3, #12]
	SYSCFG->EXTICR[0] &= ~(BV(0) | BV(1) | BV(2) | BV(3));
 80001e6:	688a      	ldr	r2, [r1, #8]

	EXTI->IMR |= BV(0);
 80001e8:	f5a3 4344 	sub.w	r3, r3, #50176	@ 0xc400
	SYSCFG->EXTICR[0] &= ~(BV(0) | BV(1) | BV(2) | BV(3));
 80001ec:	f022 020f 	bic.w	r2, r2, #15
 80001f0:	608a      	str	r2, [r1, #8]
	EXTI->IMR |= BV(0);
 80001f2:	681a      	ldr	r2, [r3, #0]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001f4:	4908      	ldr	r1, [pc, #32]	@ (8000218 <ext_trig+0x50>)
 80001f6:	f042 0201 	orr.w	r2, r2, #1
 80001fa:	601a      	str	r2, [r3, #0]

	EXTI->RTSR |= BV(0);
 80001fc:	689a      	ldr	r2, [r3, #8]
 80001fe:	2040      	movs	r0, #64	@ 0x40
 8000200:	f042 0201 	orr.w	r2, r2, #1
 8000204:	609a      	str	r2, [r3, #8]
 8000206:	6008      	str	r0, [r1, #0]

	NVIC_EnableIRQ(EXTI0_IRQn);
}
 8000208:	4770      	bx	lr
 800020a:	bf00      	nop
 800020c:	40023800 	.word	0x40023800
 8000210:	40020000 	.word	0x40020000
 8000214:	40013800 	.word	0x40013800
 8000218:	e000e100 	.word	0xe000e100

0800021c <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void){
	EXTI->PR |= BV(0);
 800021c:	4a03      	ldr	r2, [pc, #12]	@ (800022c <EXTI0_IRQHandler+0x10>)
 800021e:	6953      	ldr	r3, [r2, #20]
 8000220:	f043 0301 	orr.w	r3, r3, #1
	interrupt(14);
 8000224:	200e      	movs	r0, #14
	EXTI->PR |= BV(0);
 8000226:	6153      	str	r3, [r2, #20]
	interrupt(14);
 8000228:	f000 b822 	b.w	8000270 <interrupt>
 800022c:	40013c00 	.word	0x40013c00

08000230 <led_init>:
#include "gpio.h"
#include "ext_trig.h"

void led_init(void)
{
	RCC->AHB1ENR |= BV(3);
 8000230:	490d      	ldr	r1, [pc, #52]	@ (8000268 <led_init+0x38>)
	GPIOD->MODER &= ~(BV(29) | BV(31) | BV(27) | BV(25));
 8000232:	4b0e      	ldr	r3, [pc, #56]	@ (800026c <led_init+0x3c>)
	RCC->AHB1ENR |= BV(3);
 8000234:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8000236:	f042 0208 	orr.w	r2, r2, #8
 800023a:	630a      	str	r2, [r1, #48]	@ 0x30
	GPIOD->MODER &= ~(BV(29) | BV(31) | BV(27) | BV(25));
 800023c:	681a      	ldr	r2, [r3, #0]
 800023e:	f022 422a 	bic.w	r2, r2, #2852126720	@ 0xaa000000
 8000242:	601a      	str	r2, [r3, #0]
	GPIOD->MODER |= BV(28) | BV(24) | BV(26) | BV(30);
 8000244:	681a      	ldr	r2, [r3, #0]
 8000246:	f042 42aa 	orr.w	r2, r2, #1426063360	@ 0x55000000
 800024a:	601a      	str	r2, [r3, #0]
	GPIOD->OTYPER &= ~(BV(14) | BV(13) | BV(12) | BV(15));
 800024c:	685a      	ldr	r2, [r3, #4]
 800024e:	f422 4270 	bic.w	r2, r2, #61440	@ 0xf000
 8000252:	605a      	str	r2, [r3, #4]
	GPIOD->OSPEEDR &= ~(BV(29) | BV(28) | BV(24) | BV(25) | BV(26) | BV(27) | BV(30) | BV(31));
 8000254:	689a      	ldr	r2, [r3, #8]
 8000256:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 800025a:	609a      	str	r2, [r3, #8]
	GPIOD->PUPDR &= ~(BV(29) | BV(28) | BV(24) | BV(25) | BV(26) | BV(27) | BV(30) | BV(31));
 800025c:	68da      	ldr	r2, [r3, #12]
 800025e:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8000262:	60da      	str	r2, [r3, #12]
}
 8000264:	4770      	bx	lr
 8000266:	bf00      	nop
 8000268:	40023800 	.word	0x40023800
 800026c:	40020c00 	.word	0x40020c00

08000270 <interrupt>:

void interrupt(uint8_t pin){
	GPIOD->ODR ^= (BV(pin));
 8000270:	4a03      	ldr	r2, [pc, #12]	@ (8000280 <interrupt+0x10>)
 8000272:	2301      	movs	r3, #1
 8000274:	6951      	ldr	r1, [r2, #20]
 8000276:	4083      	lsls	r3, r0
 8000278:	404b      	eors	r3, r1
 800027a:	6153      	str	r3, [r2, #20]
}
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop
 8000280:	40020c00 	.word	0x40020c00

08000284 <main>:
//generally when running the code the compiler first stores the values in cache and then runs ,this can cause problems
//since it can happen that compiler stores value one time and uses the same value for other times too .to avoid that
//we use volatile to tell the compiler to directly access value from main memory .

int main(void)
{
 8000284:	b508      	push	{r3, lr}
	led_init();
 8000286:	f7ff ffd3 	bl	8000230 <led_init>
	ext_trig();
 800028a:	f7ff ff9d 	bl	80001c8 <ext_trig>
}
 800028e:	2000      	movs	r0, #0
 8000290:	bd08      	pop	{r3, pc}
 8000292:	bf00      	nop

08000294 <SystemInit>:


uint32_t DWT_Init(void)
{
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000294:	4a0e      	ldr	r2, [pc, #56]	@ (80002d0 <SystemInit+0x3c>)
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000296:	4b0f      	ldr	r3, [pc, #60]	@ (80002d4 <SystemInit+0x40>)
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000298:	f8d2 10fc 	ldr.w	r1, [r2, #252]	@ 0xfc
 800029c:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 80002a0:	f8c2 10fc 	str.w	r1, [r2, #252]	@ 0xfc
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80002a4:	f8d2 10fc 	ldr.w	r1, [r2, #252]	@ 0xfc
 80002a8:	f041 7180 	orr.w	r1, r1, #16777216	@ 0x1000000
 80002ac:	f8c2 10fc 	str.w	r1, [r2, #252]	@ 0xfc
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80002b0:	681a      	ldr	r2, [r3, #0]
 80002b2:	f022 0201 	bic.w	r2, r2, #1
 80002b6:	601a      	str	r2, [r3, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80002b8:	681a      	ldr	r2, [r3, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 80002ba:	2000      	movs	r0, #0
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80002bc:	f042 0201 	orr.w	r2, r2, #1
 80002c0:	601a      	str	r2, [r3, #0]
    DWT->CYCCNT = 0;
 80002c2:	6058      	str	r0, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 80002c4:	bf00      	nop
    __ASM volatile ("NOP");
 80002c6:	bf00      	nop
    __ASM volatile ("NOP");
 80002c8:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 80002ca:	685b      	ldr	r3, [r3, #4]
}
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop
 80002d0:	e000ed00 	.word	0xe000ed00
 80002d4:	e0001000 	.word	0xe0001000

080002d8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002d8:	480d      	ldr	r0, [pc, #52]	@ (8000310 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002da:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002dc:	f7ff ffda 	bl	8000294 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002e0:	480c      	ldr	r0, [pc, #48]	@ (8000314 <LoopForever+0x6>)
  ldr r1, =_edata
 80002e2:	490d      	ldr	r1, [pc, #52]	@ (8000318 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002e4:	4a0d      	ldr	r2, [pc, #52]	@ (800031c <LoopForever+0xe>)
  movs r3, #0
 80002e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002e8:	e002      	b.n	80002f0 <LoopCopyDataInit>

080002ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002ee:	3304      	adds	r3, #4

080002f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002f4:	d3f9      	bcc.n	80002ea <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002f6:	4a0a      	ldr	r2, [pc, #40]	@ (8000320 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002f8:	4c0a      	ldr	r4, [pc, #40]	@ (8000324 <LoopForever+0x16>)
  movs r3, #0
 80002fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002fc:	e001      	b.n	8000302 <LoopFillZerobss>

080002fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000300:	3204      	adds	r2, #4

08000302 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000302:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000304:	d3fb      	bcc.n	80002fe <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000306:	f000 f811 	bl	800032c <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 800030a:	f7ff ffbb 	bl	8000284 <main>

0800030e <LoopForever>:

LoopForever:
  b LoopForever
 800030e:	e7fe      	b.n	800030e <LoopForever>
  ldr   r0, =_estack
 8000310:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000314:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000318:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800031c:	08000394 	.word	0x08000394
  ldr r2, =_sbss
 8000320:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000324:	2000001c 	.word	0x2000001c

08000328 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000328:	e7fe      	b.n	8000328 <ADC_IRQHandler>
	...

0800032c <__libc_init_array>:
 800032c:	b570      	push	{r4, r5, r6, lr}
 800032e:	4d0d      	ldr	r5, [pc, #52]	@ (8000364 <__libc_init_array+0x38>)
 8000330:	4c0d      	ldr	r4, [pc, #52]	@ (8000368 <__libc_init_array+0x3c>)
 8000332:	1b64      	subs	r4, r4, r5
 8000334:	10a4      	asrs	r4, r4, #2
 8000336:	2600      	movs	r6, #0
 8000338:	42a6      	cmp	r6, r4
 800033a:	d109      	bne.n	8000350 <__libc_init_array+0x24>
 800033c:	4d0b      	ldr	r5, [pc, #44]	@ (800036c <__libc_init_array+0x40>)
 800033e:	4c0c      	ldr	r4, [pc, #48]	@ (8000370 <__libc_init_array+0x44>)
 8000340:	f000 f818 	bl	8000374 <_init>
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	10a4      	asrs	r4, r4, #2
 8000348:	2600      	movs	r6, #0
 800034a:	42a6      	cmp	r6, r4
 800034c:	d105      	bne.n	800035a <__libc_init_array+0x2e>
 800034e:	bd70      	pop	{r4, r5, r6, pc}
 8000350:	f855 3b04 	ldr.w	r3, [r5], #4
 8000354:	4798      	blx	r3
 8000356:	3601      	adds	r6, #1
 8000358:	e7ee      	b.n	8000338 <__libc_init_array+0xc>
 800035a:	f855 3b04 	ldr.w	r3, [r5], #4
 800035e:	4798      	blx	r3
 8000360:	3601      	adds	r6, #1
 8000362:	e7f2      	b.n	800034a <__libc_init_array+0x1e>
 8000364:	0800038c 	.word	0x0800038c
 8000368:	0800038c 	.word	0x0800038c
 800036c:	0800038c 	.word	0x0800038c
 8000370:	08000390 	.word	0x08000390

08000374 <_init>:
 8000374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000376:	bf00      	nop
 8000378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800037a:	bc08      	pop	{r3}
 800037c:	469e      	mov	lr, r3
 800037e:	4770      	bx	lr

08000380 <_fini>:
 8000380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000382:	bf00      	nop
 8000384:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000386:	bc08      	pop	{r3}
 8000388:	469e      	mov	lr, r3
 800038a:	4770      	bx	lr
