/verilog/<add_design_files_here>
/sim/filelist
