// Seed: 4027356236
module module_0 (
    input logic id_0,
    output logic id_1,
    output logic id_2,
    output tri0 id_3,
    output supply1 id_4
);
  final id_2 <= id_0;
  assign id_1 = id_0;
  module_2();
endmodule
module module_1 (
    input  tri   id_0
    , id_6,
    input  logic id_1,
    output tri1  id_2,
    output logic id_3,
    output wand  id_4
);
  wire id_7, id_8, id_9;
  final id_3 <= id_1;
  module_0(
      id_1, id_3, id_3, id_2, id_4
  );
endmodule
module module_2;
  tri id_1, id_2;
  assign id_2 = 1;
  wire id_3, id_4;
  wire id_5, id_6;
endmodule
