Timing Analyzer report for calibration
Thu Aug 24 17:28:27 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; calibration                                             ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE10F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.19        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.9%      ;
;     Processors 3-16        ;   1.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 187.9 MHz ; 187.9 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -4.322 ; -543.937           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.326 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.201 ; -332.864                         ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                       ;
+--------+-----------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.322 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.081     ; 5.242      ;
; -4.314 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[12] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.081     ; 5.234      ;
; -4.312 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[15] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.081     ; 5.232      ;
; -4.177 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.081     ; 5.097      ;
; -4.126 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_oe      ; clk          ; clk         ; 1.000        ; 0.424      ; 5.551      ;
; -4.125 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; clk          ; clk         ; 1.000        ; 0.424      ; 5.550      ;
; -4.118 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[12] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_oe      ; clk          ; clk         ; 1.000        ; 0.424      ; 5.543      ;
; -4.117 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[12] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; clk          ; clk         ; 1.000        ; 0.424      ; 5.542      ;
; -4.116 ; rst_cnt[8]                                                ; state.WR_RAM                                                  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.035      ;
; -4.116 ; rst_cnt[8]                                                ; state.SAVE                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 5.035      ;
; -4.116 ; rst_cnt[8]                                                ; state.RD_RAM                                                  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.035      ;
; -4.116 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[15] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_oe      ; clk          ; clk         ; 1.000        ; 0.424      ; 5.541      ;
; -4.115 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[15] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; clk          ; clk         ; 1.000        ; 0.424      ; 5.540      ;
; -4.113 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.081     ; 5.033      ;
; -4.091 ; rst_cnt[8]                                                ; ram_w_data[1]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 5.010      ;
; -4.091 ; rst_cnt[8]                                                ; ram_w_data[2]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 5.010      ;
; -4.091 ; rst_cnt[8]                                                ; ram_w_data[3]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 5.010      ;
; -4.091 ; rst_cnt[8]                                                ; ram_w_data[4]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 5.010      ;
; -4.091 ; rst_cnt[8]                                                ; ram_w_data[5]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 5.010      ;
; -4.091 ; rst_cnt[8]                                                ; ram_w_data[6]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 5.010      ;
; -4.091 ; rst_cnt[8]                                                ; ram_w_data[7]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 5.010      ;
; -4.081 ; rst_cnt[8]                                                ; rst_cnt[18]                                                   ; clk          ; clk         ; 1.000        ; -0.083     ; 4.999      ;
; -4.081 ; rst_cnt[8]                                                ; rst_cnt[17]                                                   ; clk          ; clk         ; 1.000        ; -0.083     ; 4.999      ;
; -4.081 ; rst_cnt[8]                                                ; rst_cnt[16]                                                   ; clk          ; clk         ; 1.000        ; -0.083     ; 4.999      ;
; -4.081 ; rst_cnt[8]                                                ; rst_cnt[15]                                                   ; clk          ; clk         ; 1.000        ; -0.083     ; 4.999      ;
; -4.081 ; rst_cnt[8]                                                ; rst_cnt[10]                                                   ; clk          ; clk         ; 1.000        ; -0.083     ; 4.999      ;
; -4.081 ; rst_cnt[8]                                                ; rst_cnt[9]                                                    ; clk          ; clk         ; 1.000        ; -0.083     ; 4.999      ;
; -4.081 ; rst_cnt[8]                                                ; rst_cnt[11]                                                   ; clk          ; clk         ; 1.000        ; -0.083     ; 4.999      ;
; -4.081 ; rst_cnt[8]                                                ; rst_cnt[13]                                                   ; clk          ; clk         ; 1.000        ; -0.083     ; 4.999      ;
; -4.081 ; rst_cnt[8]                                                ; rst_cnt[12]                                                   ; clk          ; clk         ; 1.000        ; -0.083     ; 4.999      ;
; -4.081 ; rst_cnt[8]                                                ; rst_cnt[14]                                                   ; clk          ; clk         ; 1.000        ; -0.083     ; 4.999      ;
; -4.066 ; rst_cnt[8]                                                ; ram_r_addr[9]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.983      ;
; -4.066 ; rst_cnt[8]                                                ; ram_r_addr[8]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.983      ;
; -4.066 ; rst_cnt[8]                                                ; ram_r_addr[7]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.983      ;
; -4.066 ; rst_cnt[8]                                                ; ram_r_addr[6]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.983      ;
; -4.066 ; rst_cnt[8]                                                ; ram_r_addr[5]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.983      ;
; -4.066 ; rst_cnt[8]                                                ; ram_r_addr[4]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.983      ;
; -4.066 ; rst_cnt[8]                                                ; ram_r_addr[3]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.983      ;
; -4.066 ; rst_cnt[8]                                                ; ram_r_addr[2]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.983      ;
; -4.066 ; rst_cnt[8]                                                ; ram_r_addr[1]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.983      ;
; -4.066 ; rst_cnt[8]                                                ; ram_r_addr[0]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.983      ;
; -4.062 ; rst_cnt[4]                                                ; ram_w_data[1]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.981      ;
; -4.062 ; rst_cnt[4]                                                ; ram_w_data[2]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.981      ;
; -4.062 ; rst_cnt[4]                                                ; ram_w_data[3]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.981      ;
; -4.062 ; rst_cnt[4]                                                ; ram_w_data[4]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.981      ;
; -4.062 ; rst_cnt[4]                                                ; ram_w_data[5]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.981      ;
; -4.062 ; rst_cnt[4]                                                ; ram_w_data[6]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.981      ;
; -4.062 ; rst_cnt[4]                                                ; ram_w_data[7]                                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.981      ;
; -4.037 ; rst_cnt[4]                                                ; ram_r_addr[9]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.954      ;
; -4.037 ; rst_cnt[4]                                                ; ram_r_addr[8]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.954      ;
; -4.037 ; rst_cnt[4]                                                ; ram_r_addr[7]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.954      ;
; -4.037 ; rst_cnt[4]                                                ; ram_r_addr[6]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.954      ;
; -4.037 ; rst_cnt[4]                                                ; ram_r_addr[5]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.954      ;
; -4.037 ; rst_cnt[4]                                                ; ram_r_addr[4]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.954      ;
; -4.037 ; rst_cnt[4]                                                ; ram_r_addr[3]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.954      ;
; -4.037 ; rst_cnt[4]                                                ; ram_r_addr[2]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.954      ;
; -4.037 ; rst_cnt[4]                                                ; ram_r_addr[1]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.954      ;
; -4.037 ; rst_cnt[4]                                                ; ram_r_addr[0]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.954      ;
; -4.026 ; rst_cnt[4]                                                ; state.WR_RAM                                                  ; clk          ; clk         ; 1.000        ; -0.082     ; 4.945      ;
; -4.023 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 1.000        ; -0.081     ; 4.943      ;
; -4.015 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[12] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 1.000        ; -0.081     ; 4.935      ;
; -4.013 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[15] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 1.000        ; -0.081     ; 4.933      ;
; -4.009 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[9]  ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.080     ; 4.930      ;
; -3.992 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[7]  ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.080     ; 4.913      ;
; -3.981 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_oe      ; clk          ; clk         ; 1.000        ; 0.424      ; 5.406      ;
; -3.980 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[11] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.081     ; 4.900      ;
; -3.980 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; clk          ; clk         ; 1.000        ; 0.424      ; 5.405      ;
; -3.979 ; rst_cnt[8]                                                ; ram_w_addr[0]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.896      ;
; -3.979 ; rst_cnt[8]                                                ; ram_w_addr[1]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.896      ;
; -3.979 ; rst_cnt[8]                                                ; ram_w_addr[2]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.896      ;
; -3.979 ; rst_cnt[8]                                                ; ram_w_addr[3]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.896      ;
; -3.979 ; rst_cnt[8]                                                ; ram_w_addr[4]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.896      ;
; -3.979 ; rst_cnt[8]                                                ; ram_w_addr[5]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.896      ;
; -3.979 ; rst_cnt[8]                                                ; ram_w_addr[6]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.896      ;
; -3.979 ; rst_cnt[8]                                                ; ram_w_addr[7]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.896      ;
; -3.979 ; rst_cnt[8]                                                ; ram_w_addr[8]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.896      ;
; -3.979 ; rst_cnt[8]                                                ; ram_w_addr[9]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.896      ;
; -3.967 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[17] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.081     ; 4.887      ;
; -3.967 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[10] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.081     ; 4.887      ;
; -3.950 ; rst_cnt[4]                                                ; ram_w_addr[0]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.867      ;
; -3.950 ; rst_cnt[4]                                                ; ram_w_addr[1]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.867      ;
; -3.950 ; rst_cnt[4]                                                ; ram_w_addr[2]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.867      ;
; -3.950 ; rst_cnt[4]                                                ; ram_w_addr[3]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.867      ;
; -3.950 ; rst_cnt[4]                                                ; ram_w_addr[4]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.867      ;
; -3.950 ; rst_cnt[4]                                                ; ram_w_addr[5]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.867      ;
; -3.950 ; rst_cnt[4]                                                ; ram_w_addr[6]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.867      ;
; -3.950 ; rst_cnt[4]                                                ; ram_w_addr[7]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.867      ;
; -3.950 ; rst_cnt[4]                                                ; ram_w_addr[8]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.867      ;
; -3.950 ; rst_cnt[4]                                                ; ram_w_addr[9]                                                 ; clk          ; clk         ; 1.000        ; -0.084     ; 4.867      ;
; -3.942 ; rst_cnt[4]                                                ; state.SAVE                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.861      ;
; -3.942 ; rst_cnt[4]                                                ; state.RD_RAM                                                  ; clk          ; clk         ; 1.000        ; -0.082     ; 4.861      ;
; -3.918 ; rst_cnt[8]                                                ; state.INIT                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.837      ;
; -3.917 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_oe      ; clk          ; clk         ; 1.000        ; 0.424      ; 5.342      ;
; -3.916 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; clk          ; clk         ; 1.000        ; 0.424      ; 5.341      ;
; -3.911 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_STOP  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.831      ;
; -3.903 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[12] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_STOP  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.823      ;
; -3.901 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[15] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_STOP  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.821      ;
; -3.900 ; wr_req_dly                                                ; state.WR_RAM                                                  ; clk          ; clk         ; 1.000        ; -0.082     ; 4.819      ;
; -3.900 ; rst_cnt[9]                                                ; state.WR_RAM                                                  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.820      ;
; -3.900 ; wr_req_dly                                                ; state.SAVE                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.819      ;
+--------+-----------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.326 ; ram_w_data[7]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.478      ; 1.058      ;
; 0.327 ; ram_w_data[2]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.478      ; 1.059      ;
; 0.341 ; ram_w_data[4]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.478      ; 1.073      ;
; 0.363 ; ram_w_data[0]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.478      ; 1.095      ;
; 0.422 ; ram_w_addr[0]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.149      ;
; 0.426 ; ram_w_addr[1]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.153      ;
; 0.428 ; ram_w_addr[8]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.155      ;
; 0.432 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od                                                             ; clk          ; clk         ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_STA   ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_STA                                                          ; clk          ; clk         ; 0.000        ; 0.102      ; 0.746      ;
; 0.440 ; ram_w_addr[3]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.167      ;
; 0.452 ; init_done~reg0                                                ; init_done~reg0                                                                                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; iic_ctrl:iic_ctrl|cmd[4]                                      ; iic_ctrl:iic_ctrl|cmd[4]                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ram_w_data[0]                                                 ; ram_w_data[0]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; iic_ctrl:iic_ctrl|r_valid                                     ; iic_ctrl:iic_ctrl|r_valid                                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; state.INIT                                                    ; state.INIT                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ee_r_num[1]                                                   ; ee_r_num[1]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ee_w_req                                                      ; ee_w_req                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ee_r_req                                                      ; ee_r_req                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ee_w_num[1]                                                   ; ee_w_num[1]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; state.IDLE                                                    ; state.IDLE                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; iic_ctrl:iic_ctrl|wr_done                                     ; iic_ctrl:iic_ctrl|wr_done                                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; iic_ctrl:iic_ctrl|state.IDLE                                  ; iic_ctrl:iic_ctrl|state.IDLE                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; iic_ctrl:iic_ctrl|cnt[1]                                      ; iic_ctrl:iic_ctrl|cnt[1]                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; iic_ctrl:iic_ctrl|cmd[0]                                      ; iic_ctrl:iic_ctrl|cmd[0]                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; iic_ctrl:iic_ctrl|cmd[2]                                      ; iic_ctrl:iic_ctrl|cmd[2]                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; iic_ctrl:iic_ctrl|state.WAIT_WR_DONE                          ; iic_ctrl:iic_ctrl|state.WAIT_WR_DONE                                                                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                          ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                                                                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_STOP  ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_STOP                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_ACK   ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_ACK                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; iic_ctrl:iic_ctrl|tx_data[3]                                  ; iic_ctrl:iic_ctrl|tx_data[3]                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; iic_ctrl:iic_ctrl|tx_data[1]                                  ; iic_ctrl:iic_ctrl|tx_data[1]                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; iic_ctrl:iic_ctrl|tx_data[2]                                  ; iic_ctrl:iic_ctrl|tx_data[2]                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; iic_ctrl:iic_ctrl|tx_data[4]                                  ; iic_ctrl:iic_ctrl|tx_data[4]                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; iic_ctrl:iic_ctrl|tx_data[6]                                  ; iic_ctrl:iic_ctrl|tx_data[6]                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; iic_ctrl:iic_ctrl|w_valid                                     ; iic_ctrl:iic_ctrl|w_valid                                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.RD_DATA   ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.RD_DATA                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|en_div_cnt      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|en_div_cnt                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; iic_ctrl:iic_ctrl|go                                          ; iic_ctrl:iic_ctrl|go                                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.459 ; ram_w_addr[2]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.186      ;
; 0.471 ; ram_w_addr[6]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.198      ;
; 0.472 ; ram_w_addr[7]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.199      ;
; 0.486 ; ram_w_addr[5]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.213      ;
; 0.503 ; ram_r_addr[0]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.152      ;
; 0.503 ; ram_r_addr[6]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.152      ;
; 0.505 ; ram_r_addr[4]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.154      ;
; 0.508 ; ram_r_addr[5]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.157      ;
; 0.508 ; ram_r_addr[9]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.157      ;
; 0.526 ; iic_ctrl:iic_ctrl|state.WR_REG                                ; iic_ctrl:iic_ctrl|go                                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.819      ;
; 0.545 ; ram_r_addr[3]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.194      ;
; 0.559 ; ram_r_addr[7]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.208      ;
; 0.563 ; ram_r_addr[1]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.212      ;
; 0.571 ; rd_req_dly                                                    ; state.RD_RAM                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.865      ;
; 0.585 ; ram_r_addr[2]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.234      ;
; 0.599 ; ram_r_addr[8]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.248      ;
; 0.620 ; ram_w_data[1]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.478      ; 1.352      ;
; 0.684 ; iic_ctrl:iic_ctrl|r_cnt[5]                                    ; iic_ctrl:iic_ctrl|r_cnt[5]                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.977      ;
; 0.692 ; ram_w_data[3]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.478      ; 1.424      ;
; 0.692 ; ram_w_data[6]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.478      ; 1.424      ;
; 0.699 ; wr_data_dly[3]                                                ; ram_w_data[3]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.993      ;
; 0.699 ; wr_data_dly[4]                                                ; ram_w_data[4]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.993      ;
; 0.699 ; iic_ctrl:iic_ctrl|r_valid                                     ; ee_rvalid_dly                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.993      ;
; 0.720 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                                                                                 ; clk          ; clk         ; 0.000        ; 0.088      ; 1.020      ;
; 0.725 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; iic_ctrl:iic_ctrl|state.WAIT_WR_DONE                                                                                 ; clk          ; clk         ; 0.000        ; 0.088      ; 1.025      ;
; 0.743 ; ram_w_addr_dly[1]                                             ; ram_w_addr_dly[1]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.100      ; 1.055      ;
; 0.743 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[5]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[5]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; rst_cnt[9]                                                    ; rst_cnt[9]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 1.037      ;
; 0.744 ; rst_cnt[15]                                                   ; rst_cnt[15]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; rst_cnt[5]                                                    ; rst_cnt[5]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; rst_cnt[4]                                                    ; rst_cnt[4]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; rst_cnt[6]                                                    ; rst_cnt[6]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; rst_cnt[11]                                                   ; rst_cnt[11]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; ram_w_addr_dly[8]                                             ; ram_w_addr_dly[8]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.100      ; 1.057      ;
; 0.745 ; ram_w_addr_dly[7]                                             ; ram_w_addr_dly[7]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.100      ; 1.057      ;
; 0.745 ; ram_w_addr_dly[6]                                             ; ram_w_addr_dly[6]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.100      ; 1.057      ;
; 0.745 ; ram_w_addr_dly[5]                                             ; ram_w_addr_dly[5]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.100      ; 1.057      ;
; 0.745 ; ram_w_addr_dly[3]                                             ; ram_w_addr_dly[3]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.100      ; 1.057      ;
; 0.745 ; rst_cnt[1]                                                    ; rst_cnt[1]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; rst_cnt[10]                                                   ; rst_cnt[10]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; rst_cnt[14]                                                   ; rst_cnt[14]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 1.039      ;
; 0.746 ; ram_w_addr_dly[9]                                             ; ram_w_addr_dly[9]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.100      ; 1.058      ;
; 0.746 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[1]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[1]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; rst_cnt[17]                                                   ; rst_cnt[17]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; ram_w_addr_dly[4]                                             ; ram_w_addr_dly[4]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.100      ; 1.059      ;
; 0.747 ; ram_w_addr_dly[2]                                             ; ram_w_addr_dly[2]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.100      ; 1.059      ;
; 0.747 ; iic_ctrl:iic_ctrl|w_cnt[5]                                    ; iic_ctrl:iic_ctrl|w_cnt[5]                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; iic_ctrl:iic_ctrl|w_cnt[3]                                    ; iic_ctrl:iic_ctrl|w_cnt[3]                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; iic_ctrl:iic_ctrl|w_cnt[1]                                    ; iic_ctrl:iic_ctrl|w_cnt[1]                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; iic_ctrl:iic_ctrl|r_cnt[1]                                    ; iic_ctrl:iic_ctrl|r_cnt[1]                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; iic_ctrl:iic_ctrl|r_cnt[2]                                    ; iic_ctrl:iic_ctrl|r_cnt[2]                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; iic_ctrl:iic_ctrl|r_cnt[4]                                    ; iic_ctrl:iic_ctrl|r_cnt[4]                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; iic_ctrl:iic_ctrl|r_cnt[3]                                    ; iic_ctrl:iic_ctrl|r_cnt[3]                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[4]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[4]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; rst_cnt[2]                                                    ; rst_cnt[2]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 1.041      ;
; 0.748 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[2]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[2]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; rst_cnt[16]                                                   ; rst_cnt[16]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 1.042      ;
; 0.749 ; iic_ctrl:iic_ctrl|w_cnt[2]                                    ; iic_ctrl:iic_ctrl|w_cnt[2]                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 1.042      ;
; 0.753 ; rst_cnt[0]                                                    ; rst_cnt[0]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.099      ; 1.064      ;
; 0.753 ; rst_cnt[13]                                                   ; rst_cnt[13]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 1.047      ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 199.76 MHz ; 199.76 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -4.006 ; -494.829          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.313 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.201 ; -332.864                        ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                        ;
+--------+-----------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.006 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.935      ;
; -4.001 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[12] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.930      ;
; -3.988 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[15] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.917      ;
; -3.871 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.800      ;
; -3.831 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.760      ;
; -3.814 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; clk          ; clk         ; 1.000        ; 0.402      ; 5.218      ;
; -3.809 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[12] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; clk          ; clk         ; 1.000        ; 0.402      ; 5.213      ;
; -3.796 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[15] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; clk          ; clk         ; 1.000        ; 0.402      ; 5.200      ;
; -3.795 ; rst_cnt[8]                                                ; state.WR_RAM                                                  ; clk          ; clk         ; 1.000        ; -0.074     ; 4.723      ;
; -3.795 ; rst_cnt[8]                                                ; state.SAVE                                                    ; clk          ; clk         ; 1.000        ; -0.074     ; 4.723      ;
; -3.795 ; rst_cnt[8]                                                ; state.RD_RAM                                                  ; clk          ; clk         ; 1.000        ; -0.074     ; 4.723      ;
; -3.779 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_oe      ; clk          ; clk         ; 1.000        ; 0.402      ; 5.183      ;
; -3.774 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[12] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_oe      ; clk          ; clk         ; 1.000        ; 0.402      ; 5.178      ;
; -3.761 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[15] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_oe      ; clk          ; clk         ; 1.000        ; 0.402      ; 5.165      ;
; -3.754 ; rst_cnt[8]                                                ; ram_w_data[1]                                                 ; clk          ; clk         ; 1.000        ; -0.073     ; 4.683      ;
; -3.754 ; rst_cnt[8]                                                ; ram_w_data[2]                                                 ; clk          ; clk         ; 1.000        ; -0.073     ; 4.683      ;
; -3.754 ; rst_cnt[8]                                                ; ram_w_data[3]                                                 ; clk          ; clk         ; 1.000        ; -0.073     ; 4.683      ;
; -3.754 ; rst_cnt[8]                                                ; ram_w_data[4]                                                 ; clk          ; clk         ; 1.000        ; -0.073     ; 4.683      ;
; -3.754 ; rst_cnt[8]                                                ; ram_w_data[5]                                                 ; clk          ; clk         ; 1.000        ; -0.073     ; 4.683      ;
; -3.754 ; rst_cnt[8]                                                ; ram_w_data[6]                                                 ; clk          ; clk         ; 1.000        ; -0.073     ; 4.683      ;
; -3.754 ; rst_cnt[8]                                                ; ram_w_data[7]                                                 ; clk          ; clk         ; 1.000        ; -0.073     ; 4.683      ;
; -3.748 ; rst_cnt[4]                                                ; ram_w_data[1]                                                 ; clk          ; clk         ; 1.000        ; -0.073     ; 4.677      ;
; -3.748 ; rst_cnt[4]                                                ; ram_w_data[2]                                                 ; clk          ; clk         ; 1.000        ; -0.073     ; 4.677      ;
; -3.748 ; rst_cnt[4]                                                ; ram_w_data[3]                                                 ; clk          ; clk         ; 1.000        ; -0.073     ; 4.677      ;
; -3.748 ; rst_cnt[4]                                                ; ram_w_data[4]                                                 ; clk          ; clk         ; 1.000        ; -0.073     ; 4.677      ;
; -3.748 ; rst_cnt[4]                                                ; ram_w_data[5]                                                 ; clk          ; clk         ; 1.000        ; -0.073     ; 4.677      ;
; -3.748 ; rst_cnt[4]                                                ; ram_w_data[6]                                                 ; clk          ; clk         ; 1.000        ; -0.073     ; 4.677      ;
; -3.748 ; rst_cnt[4]                                                ; ram_w_data[7]                                                 ; clk          ; clk         ; 1.000        ; -0.073     ; 4.677      ;
; -3.725 ; rst_cnt[8]                                                ; ram_r_addr[9]                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 4.651      ;
; -3.725 ; rst_cnt[8]                                                ; ram_r_addr[8]                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 4.651      ;
; -3.725 ; rst_cnt[8]                                                ; ram_r_addr[7]                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 4.651      ;
; -3.725 ; rst_cnt[8]                                                ; ram_r_addr[6]                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 4.651      ;
; -3.725 ; rst_cnt[8]                                                ; ram_r_addr[5]                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 4.651      ;
; -3.725 ; rst_cnt[8]                                                ; ram_r_addr[4]                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 4.651      ;
; -3.725 ; rst_cnt[8]                                                ; ram_r_addr[3]                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 4.651      ;
; -3.725 ; rst_cnt[8]                                                ; ram_r_addr[2]                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 4.651      ;
; -3.725 ; rst_cnt[8]                                                ; ram_r_addr[1]                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 4.651      ;
; -3.725 ; rst_cnt[8]                                                ; ram_r_addr[0]                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 4.651      ;
; -3.719 ; rst_cnt[4]                                                ; ram_r_addr[9]                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 4.645      ;
; -3.719 ; rst_cnt[4]                                                ; ram_r_addr[8]                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 4.645      ;
; -3.719 ; rst_cnt[4]                                                ; ram_r_addr[7]                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 4.645      ;
; -3.719 ; rst_cnt[4]                                                ; ram_r_addr[6]                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 4.645      ;
; -3.719 ; rst_cnt[4]                                                ; ram_r_addr[5]                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 4.645      ;
; -3.719 ; rst_cnt[4]                                                ; ram_r_addr[4]                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 4.645      ;
; -3.719 ; rst_cnt[4]                                                ; ram_r_addr[3]                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 4.645      ;
; -3.719 ; rst_cnt[4]                                                ; ram_r_addr[2]                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 4.645      ;
; -3.719 ; rst_cnt[4]                                                ; ram_r_addr[1]                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 4.645      ;
; -3.719 ; rst_cnt[4]                                                ; ram_r_addr[0]                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 4.645      ;
; -3.711 ; rst_cnt[8]                                                ; rst_cnt[18]                                                   ; clk          ; clk         ; 1.000        ; -0.075     ; 4.638      ;
; -3.711 ; rst_cnt[8]                                                ; rst_cnt[17]                                                   ; clk          ; clk         ; 1.000        ; -0.075     ; 4.638      ;
; -3.711 ; rst_cnt[8]                                                ; rst_cnt[16]                                                   ; clk          ; clk         ; 1.000        ; -0.075     ; 4.638      ;
; -3.711 ; rst_cnt[8]                                                ; rst_cnt[15]                                                   ; clk          ; clk         ; 1.000        ; -0.075     ; 4.638      ;
; -3.711 ; rst_cnt[8]                                                ; rst_cnt[10]                                                   ; clk          ; clk         ; 1.000        ; -0.075     ; 4.638      ;
; -3.711 ; rst_cnt[8]                                                ; rst_cnt[9]                                                    ; clk          ; clk         ; 1.000        ; -0.075     ; 4.638      ;
; -3.711 ; rst_cnt[8]                                                ; rst_cnt[11]                                                   ; clk          ; clk         ; 1.000        ; -0.075     ; 4.638      ;
; -3.711 ; rst_cnt[8]                                                ; rst_cnt[13]                                                   ; clk          ; clk         ; 1.000        ; -0.075     ; 4.638      ;
; -3.711 ; rst_cnt[8]                                                ; rst_cnt[12]                                                   ; clk          ; clk         ; 1.000        ; -0.075     ; 4.638      ;
; -3.711 ; rst_cnt[8]                                                ; rst_cnt[14]                                                   ; clk          ; clk         ; 1.000        ; -0.075     ; 4.638      ;
; -3.707 ; rst_cnt[4]                                                ; state.WR_RAM                                                  ; clk          ; clk         ; 1.000        ; -0.074     ; 4.635      ;
; -3.706 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[11] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.635      ;
; -3.695 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[17] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.624      ;
; -3.679 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; clk          ; clk         ; 1.000        ; 0.402      ; 5.083      ;
; -3.667 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[9]  ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.597      ;
; -3.662 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 1.000        ; -0.074     ; 4.590      ;
; -3.657 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[12] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 1.000        ; -0.074     ; 4.585      ;
; -3.654 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[7]  ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.584      ;
; -3.650 ; wr_req_dly                                                ; state.WR_RAM                                                  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.579      ;
; -3.650 ; wr_req_dly                                                ; state.SAVE                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.579      ;
; -3.650 ; wr_req_dly                                                ; state.RD_RAM                                                  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.579      ;
; -3.644 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_oe      ; clk          ; clk         ; 1.000        ; 0.402      ; 5.048      ;
; -3.644 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[15] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 1.000        ; -0.074     ; 4.572      ;
; -3.639 ; rst_cnt[8]                                                ; ram_w_addr[0]                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 4.566      ;
; -3.639 ; rst_cnt[8]                                                ; ram_w_addr[1]                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 4.566      ;
; -3.639 ; rst_cnt[8]                                                ; ram_w_addr[2]                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 4.566      ;
; -3.639 ; rst_cnt[8]                                                ; ram_w_addr[3]                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 4.566      ;
; -3.639 ; rst_cnt[8]                                                ; ram_w_addr[4]                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 4.566      ;
; -3.639 ; rst_cnt[8]                                                ; ram_w_addr[5]                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 4.566      ;
; -3.639 ; rst_cnt[8]                                                ; ram_w_addr[6]                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 4.566      ;
; -3.639 ; rst_cnt[8]                                                ; ram_w_addr[7]                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 4.566      ;
; -3.639 ; rst_cnt[8]                                                ; ram_w_addr[8]                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 4.566      ;
; -3.639 ; rst_cnt[8]                                                ; ram_w_addr[9]                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 4.566      ;
; -3.639 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; clk          ; clk         ; 1.000        ; 0.402      ; 5.043      ;
; -3.637 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[10] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.566      ;
; -3.634 ; rst_cnt[4]                                                ; state.SAVE                                                    ; clk          ; clk         ; 1.000        ; -0.074     ; 4.562      ;
; -3.634 ; rst_cnt[4]                                                ; state.RD_RAM                                                  ; clk          ; clk         ; 1.000        ; -0.074     ; 4.562      ;
; -3.633 ; rst_cnt[4]                                                ; ram_w_addr[0]                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 4.560      ;
; -3.633 ; rst_cnt[4]                                                ; ram_w_addr[1]                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 4.560      ;
; -3.633 ; rst_cnt[4]                                                ; ram_w_addr[2]                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 4.560      ;
; -3.633 ; rst_cnt[4]                                                ; ram_w_addr[3]                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 4.560      ;
; -3.633 ; rst_cnt[4]                                                ; ram_w_addr[4]                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 4.560      ;
; -3.633 ; rst_cnt[4]                                                ; ram_w_addr[5]                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 4.560      ;
; -3.633 ; rst_cnt[4]                                                ; ram_w_addr[6]                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 4.560      ;
; -3.633 ; rst_cnt[4]                                                ; ram_w_addr[7]                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 4.560      ;
; -3.633 ; rst_cnt[4]                                                ; ram_w_addr[8]                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 4.560      ;
; -3.633 ; rst_cnt[4]                                                ; ram_w_addr[9]                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 4.560      ;
; -3.619 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_STOP  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.548      ;
; -3.614 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[12] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_STOP  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.543      ;
; -3.610 ; rst_cnt[9]                                                ; state.WR_RAM                                                  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.539      ;
; -3.610 ; rst_cnt[9]                                                ; state.SAVE                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.539      ;
; -3.610 ; rst_cnt[9]                                                ; state.RD_RAM                                                  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.539      ;
+--------+-----------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.313 ; ram_w_data[2]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.422      ; 0.965      ;
; 0.314 ; ram_w_data[7]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.422      ; 0.966      ;
; 0.325 ; ram_w_data[4]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.422      ; 0.977      ;
; 0.347 ; ram_w_data[0]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.422      ; 0.999      ;
; 0.381 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od                                                             ; clk          ; clk         ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_STA   ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_STA                                                          ; clk          ; clk         ; 0.000        ; 0.093      ; 0.669      ;
; 0.400 ; ee_r_num[1]                                                   ; ee_r_num[1]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; iic_ctrl:iic_ctrl|wr_done                                     ; iic_ctrl:iic_ctrl|wr_done                                                                                            ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; iic_ctrl:iic_ctrl|state.IDLE                                  ; iic_ctrl:iic_ctrl|state.IDLE                                                                                         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; init_done~reg0                                                ; init_done~reg0                                                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; iic_ctrl:iic_ctrl|cmd[4]                                      ; iic_ctrl:iic_ctrl|cmd[4]                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; iic_ctrl:iic_ctrl|tx_data[3]                                  ; iic_ctrl:iic_ctrl|tx_data[3]                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; iic_ctrl:iic_ctrl|tx_data[1]                                  ; iic_ctrl:iic_ctrl|tx_data[1]                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; iic_ctrl:iic_ctrl|tx_data[2]                                  ; iic_ctrl:iic_ctrl|tx_data[2]                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; iic_ctrl:iic_ctrl|tx_data[4]                                  ; iic_ctrl:iic_ctrl|tx_data[4]                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; iic_ctrl:iic_ctrl|tx_data[6]                                  ; iic_ctrl:iic_ctrl|tx_data[6]                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ram_w_data[0]                                                 ; ram_w_data[0]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ram_w_addr[0]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.049      ;
; 0.401 ; iic_ctrl:iic_ctrl|w_valid                                     ; iic_ctrl:iic_ctrl|w_valid                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; iic_ctrl:iic_ctrl|r_valid                                     ; iic_ctrl:iic_ctrl|r_valid                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; state.INIT                                                    ; state.INIT                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ee_w_req                                                      ; ee_w_req                                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ee_r_req                                                      ; ee_r_req                                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ee_w_num[1]                                                   ; ee_w_num[1]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; state.IDLE                                                    ; state.IDLE                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; iic_ctrl:iic_ctrl|cnt[1]                                      ; iic_ctrl:iic_ctrl|cnt[1]                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; iic_ctrl:iic_ctrl|cmd[0]                                      ; iic_ctrl:iic_ctrl|cmd[0]                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; iic_ctrl:iic_ctrl|cmd[2]                                      ; iic_ctrl:iic_ctrl|cmd[2]                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; iic_ctrl:iic_ctrl|state.WAIT_WR_DONE                          ; iic_ctrl:iic_ctrl|state.WAIT_WR_DONE                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                          ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_STOP  ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_STOP                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_ACK   ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_ACK                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.RD_DATA   ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.RD_DATA                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|en_div_cnt      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|en_div_cnt                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; iic_ctrl:iic_ctrl|go                                          ; iic_ctrl:iic_ctrl|go                                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.404 ; ram_w_addr[1]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.052      ;
; 0.406 ; ram_w_addr[8]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.054      ;
; 0.418 ; ram_w_addr[3]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.066      ;
; 0.434 ; ram_w_addr[2]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.082      ;
; 0.444 ; ram_w_addr[6]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.092      ;
; 0.447 ; ram_w_addr[7]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.095      ;
; 0.458 ; ram_w_addr[5]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.106      ;
; 0.472 ; ram_r_addr[6]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.348      ; 1.050      ;
; 0.474 ; ram_r_addr[0]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.348      ; 1.052      ;
; 0.475 ; ram_r_addr[4]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.348      ; 1.053      ;
; 0.477 ; ram_r_addr[5]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.348      ; 1.055      ;
; 0.478 ; ram_r_addr[9]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.348      ; 1.056      ;
; 0.491 ; iic_ctrl:iic_ctrl|state.WR_REG                                ; iic_ctrl:iic_ctrl|go                                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.759      ;
; 0.510 ; ram_r_addr[3]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.348      ; 1.088      ;
; 0.523 ; ram_r_addr[7]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.348      ; 1.101      ;
; 0.527 ; ram_r_addr[1]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.348      ; 1.105      ;
; 0.537 ; rd_req_dly                                                    ; state.RD_RAM                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.805      ;
; 0.547 ; ram_r_addr[2]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.348      ; 1.125      ;
; 0.557 ; ram_r_addr[8]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.348      ; 1.135      ;
; 0.581 ; ram_w_data[1]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.422      ; 1.233      ;
; 0.619 ; iic_ctrl:iic_ctrl|r_cnt[5]                                    ; iic_ctrl:iic_ctrl|r_cnt[5]                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.887      ;
; 0.640 ; ram_w_data[6]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.422      ; 1.292      ;
; 0.643 ; ram_w_data[3]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.422      ; 1.295      ;
; 0.646 ; wr_data_dly[4]                                                ; ram_w_data[4]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; iic_ctrl:iic_ctrl|r_valid                                     ; ee_rvalid_dly                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.914      ;
; 0.647 ; wr_data_dly[3]                                                ; ram_w_data[3]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.915      ;
; 0.682 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                                                                                 ; clk          ; clk         ; 0.000        ; 0.076      ; 0.953      ;
; 0.688 ; ram_w_addr_dly[1]                                             ; ram_w_addr_dly[1]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.091      ; 0.974      ;
; 0.688 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; iic_ctrl:iic_ctrl|state.WAIT_WR_DONE                                                                                 ; clk          ; clk         ; 0.000        ; 0.076      ; 0.959      ;
; 0.690 ; ram_w_addr_dly[8]                                             ; ram_w_addr_dly[8]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.091      ; 0.976      ;
; 0.690 ; ram_w_addr_dly[7]                                             ; ram_w_addr_dly[7]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.091      ; 0.976      ;
; 0.690 ; ram_w_addr_dly[6]                                             ; ram_w_addr_dly[6]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.091      ; 0.976      ;
; 0.690 ; rst_cnt[15]                                                   ; rst_cnt[15]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.959      ;
; 0.691 ; ram_w_addr_dly[5]                                             ; ram_w_addr_dly[5]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.091      ; 0.977      ;
; 0.691 ; ram_w_addr_dly[3]                                             ; ram_w_addr_dly[3]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.091      ; 0.977      ;
; 0.691 ; rst_cnt[5]                                                    ; rst_cnt[5]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.960      ;
; 0.691 ; rst_cnt[6]                                                    ; rst_cnt[6]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.960      ;
; 0.692 ; ram_w_addr_dly[9]                                             ; ram_w_addr_dly[9]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.091      ; 0.978      ;
; 0.692 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[5]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[5]                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; rst_cnt[9]                                                    ; rst_cnt[9]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.961      ;
; 0.692 ; rst_cnt[11]                                                   ; rst_cnt[11]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.961      ;
; 0.693 ; rst_cnt[4]                                                    ; rst_cnt[4]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.962      ;
; 0.694 ; ram_w_addr_dly[4]                                             ; ram_w_addr_dly[4]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.091      ; 0.980      ;
; 0.694 ; ram_w_addr_dly[2]                                             ; ram_w_addr_dly[2]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.091      ; 0.980      ;
; 0.694 ; iic_ctrl:iic_ctrl|r_cnt[1]                                    ; iic_ctrl:iic_ctrl|r_cnt[1]                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; iic_ctrl:iic_ctrl|r_cnt[4]                                    ; iic_ctrl:iic_ctrl|r_cnt[4]                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; rst_cnt[1]                                                    ; rst_cnt[1]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.963      ;
; 0.694 ; rst_cnt[10]                                                   ; rst_cnt[10]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.963      ;
; 0.694 ; rst_cnt[14]                                                   ; rst_cnt[14]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.963      ;
; 0.695 ; iic_ctrl:iic_ctrl|w_cnt[5]                                    ; iic_ctrl:iic_ctrl|w_cnt[5]                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; iic_ctrl:iic_ctrl|w_cnt[1]                                    ; iic_ctrl:iic_ctrl|w_cnt[1]                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; iic_ctrl:iic_ctrl|r_cnt[2]                                    ; iic_ctrl:iic_ctrl|r_cnt[2]                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[1]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[1]                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; rst_cnt[17]                                                   ; rst_cnt[17]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.964      ;
; 0.695 ; rst_cnt[2]                                                    ; rst_cnt[2]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.964      ;
; 0.696 ; iic_ctrl:iic_ctrl|w_cnt[3]                                    ; iic_ctrl:iic_ctrl|w_cnt[3]                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; iic_ctrl:iic_ctrl|r_cnt[3]                                    ; iic_ctrl:iic_ctrl|r_cnt[3]                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[4]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[4]                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; rst_cnt[16]                                                   ; rst_cnt[16]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.966      ;
; 0.698 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[2]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[2]                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.966      ;
; 0.699 ; iic_ctrl:iic_ctrl|w_cnt[2]                                    ; iic_ctrl:iic_ctrl|w_cnt[2]                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.967      ;
; 0.701 ; rst_cnt[13]                                                   ; rst_cnt[13]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.970      ;
; 0.704 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[9]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[9]                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -1.251 ; -127.802          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.103 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -225.390                        ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                        ;
+--------+-----------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.251 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.036     ; 2.202      ;
; -1.251 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[12] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.036     ; 2.202      ;
; -1.246 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[15] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.036     ; 2.197      ;
; -1.208 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; clk          ; clk         ; 1.000        ; 0.159      ; 2.354      ;
; -1.208 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[12] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; clk          ; clk         ; 1.000        ; 0.159      ; 2.354      ;
; -1.203 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[15] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; clk          ; clk         ; 1.000        ; 0.159      ; 2.349      ;
; -1.182 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.036     ; 2.133      ;
; -1.180 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_oe      ; clk          ; clk         ; 1.000        ; 0.159      ; 2.326      ;
; -1.180 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[12] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_oe      ; clk          ; clk         ; 1.000        ; 0.159      ; 2.326      ;
; -1.175 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[15] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_oe      ; clk          ; clk         ; 1.000        ; 0.159      ; 2.321      ;
; -1.164 ; rst_cnt[8]                                                ; state.WR_RAM                                                  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.114      ;
; -1.164 ; rst_cnt[8]                                                ; state.SAVE                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 2.114      ;
; -1.164 ; rst_cnt[8]                                                ; state.RD_RAM                                                  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.114      ;
; -1.164 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.036     ; 2.115      ;
; -1.146 ; wr_req_dly                                                ; state.WR_RAM                                                  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.096      ;
; -1.146 ; wr_req_dly                                                ; state.SAVE                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 2.096      ;
; -1.146 ; wr_req_dly                                                ; state.RD_RAM                                                  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.096      ;
; -1.144 ; rst_cnt[4]                                                ; ram_w_data[1]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.094      ;
; -1.144 ; rst_cnt[4]                                                ; ram_w_data[2]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.094      ;
; -1.144 ; rst_cnt[4]                                                ; ram_w_data[3]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.094      ;
; -1.144 ; rst_cnt[4]                                                ; ram_w_data[4]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.094      ;
; -1.144 ; rst_cnt[4]                                                ; ram_w_data[5]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.094      ;
; -1.144 ; rst_cnt[4]                                                ; ram_w_data[6]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.094      ;
; -1.144 ; rst_cnt[4]                                                ; ram_w_data[7]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.094      ;
; -1.139 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; clk          ; clk         ; 1.000        ; 0.159      ; 2.285      ;
; -1.129 ; rst_cnt[4]                                                ; ram_r_addr[9]                                                 ; clk          ; clk         ; 1.000        ; -0.040     ; 2.076      ;
; -1.129 ; rst_cnt[4]                                                ; ram_r_addr[8]                                                 ; clk          ; clk         ; 1.000        ; -0.040     ; 2.076      ;
; -1.129 ; rst_cnt[4]                                                ; ram_r_addr[7]                                                 ; clk          ; clk         ; 1.000        ; -0.040     ; 2.076      ;
; -1.129 ; rst_cnt[4]                                                ; ram_r_addr[6]                                                 ; clk          ; clk         ; 1.000        ; -0.040     ; 2.076      ;
; -1.129 ; rst_cnt[4]                                                ; ram_r_addr[5]                                                 ; clk          ; clk         ; 1.000        ; -0.040     ; 2.076      ;
; -1.129 ; rst_cnt[4]                                                ; ram_r_addr[4]                                                 ; clk          ; clk         ; 1.000        ; -0.040     ; 2.076      ;
; -1.129 ; rst_cnt[4]                                                ; ram_r_addr[3]                                                 ; clk          ; clk         ; 1.000        ; -0.040     ; 2.076      ;
; -1.129 ; rst_cnt[4]                                                ; ram_r_addr[2]                                                 ; clk          ; clk         ; 1.000        ; -0.040     ; 2.076      ;
; -1.129 ; rst_cnt[4]                                                ; ram_r_addr[1]                                                 ; clk          ; clk         ; 1.000        ; -0.040     ; 2.076      ;
; -1.129 ; rst_cnt[4]                                                ; ram_r_addr[0]                                                 ; clk          ; clk         ; 1.000        ; -0.040     ; 2.076      ;
; -1.121 ; rst_cnt[8]                                                ; rst_cnt[18]                                                   ; clk          ; clk         ; 1.000        ; -0.038     ; 2.070      ;
; -1.121 ; rst_cnt[8]                                                ; rst_cnt[17]                                                   ; clk          ; clk         ; 1.000        ; -0.038     ; 2.070      ;
; -1.121 ; rst_cnt[8]                                                ; rst_cnt[16]                                                   ; clk          ; clk         ; 1.000        ; -0.038     ; 2.070      ;
; -1.121 ; rst_cnt[8]                                                ; rst_cnt[15]                                                   ; clk          ; clk         ; 1.000        ; -0.038     ; 2.070      ;
; -1.121 ; rst_cnt[8]                                                ; rst_cnt[10]                                                   ; clk          ; clk         ; 1.000        ; -0.038     ; 2.070      ;
; -1.121 ; rst_cnt[8]                                                ; rst_cnt[9]                                                    ; clk          ; clk         ; 1.000        ; -0.038     ; 2.070      ;
; -1.121 ; rst_cnt[8]                                                ; rst_cnt[11]                                                   ; clk          ; clk         ; 1.000        ; -0.038     ; 2.070      ;
; -1.121 ; rst_cnt[8]                                                ; rst_cnt[13]                                                   ; clk          ; clk         ; 1.000        ; -0.038     ; 2.070      ;
; -1.121 ; rst_cnt[8]                                                ; rst_cnt[12]                                                   ; clk          ; clk         ; 1.000        ; -0.038     ; 2.070      ;
; -1.121 ; rst_cnt[8]                                                ; rst_cnt[14]                                                   ; clk          ; clk         ; 1.000        ; -0.038     ; 2.070      ;
; -1.121 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; clk          ; clk         ; 1.000        ; 0.159      ; 2.267      ;
; -1.120 ; rst_cnt[4]                                                ; ram_w_addr[0]                                                 ; clk          ; clk         ; 1.000        ; -0.039     ; 2.068      ;
; -1.120 ; rst_cnt[4]                                                ; ram_w_addr[1]                                                 ; clk          ; clk         ; 1.000        ; -0.039     ; 2.068      ;
; -1.120 ; rst_cnt[4]                                                ; ram_w_addr[2]                                                 ; clk          ; clk         ; 1.000        ; -0.039     ; 2.068      ;
; -1.120 ; rst_cnt[4]                                                ; ram_w_addr[3]                                                 ; clk          ; clk         ; 1.000        ; -0.039     ; 2.068      ;
; -1.120 ; rst_cnt[4]                                                ; ram_w_addr[4]                                                 ; clk          ; clk         ; 1.000        ; -0.039     ; 2.068      ;
; -1.120 ; rst_cnt[4]                                                ; ram_w_addr[5]                                                 ; clk          ; clk         ; 1.000        ; -0.039     ; 2.068      ;
; -1.120 ; rst_cnt[4]                                                ; ram_w_addr[6]                                                 ; clk          ; clk         ; 1.000        ; -0.039     ; 2.068      ;
; -1.120 ; rst_cnt[4]                                                ; ram_w_addr[7]                                                 ; clk          ; clk         ; 1.000        ; -0.039     ; 2.068      ;
; -1.120 ; rst_cnt[4]                                                ; ram_w_addr[8]                                                 ; clk          ; clk         ; 1.000        ; -0.039     ; 2.068      ;
; -1.120 ; rst_cnt[4]                                                ; ram_w_addr[9]                                                 ; clk          ; clk         ; 1.000        ; -0.039     ; 2.068      ;
; -1.117 ; rst_cnt[8]                                                ; ram_w_data[1]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.067      ;
; -1.117 ; rst_cnt[8]                                                ; ram_w_data[2]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.067      ;
; -1.117 ; rst_cnt[8]                                                ; ram_w_data[3]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.067      ;
; -1.117 ; rst_cnt[8]                                                ; ram_w_data[4]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.067      ;
; -1.117 ; rst_cnt[8]                                                ; ram_w_data[5]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.067      ;
; -1.117 ; rst_cnt[8]                                                ; ram_w_data[6]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.067      ;
; -1.117 ; rst_cnt[8]                                                ; ram_w_data[7]                                                 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.067      ;
; -1.112 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[9]  ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.035     ; 2.064      ;
; -1.111 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_oe      ; clk          ; clk         ; 1.000        ; 0.159      ; 2.257      ;
; -1.108 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[11] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.036     ; 2.059      ;
; -1.106 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[7]  ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.035     ; 2.058      ;
; -1.103 ; rst_cnt[0]                                                ; ram_w_data[1]                                                 ; clk          ; clk         ; 1.000        ; -0.221     ; 1.869      ;
; -1.103 ; rst_cnt[0]                                                ; ram_w_data[2]                                                 ; clk          ; clk         ; 1.000        ; -0.221     ; 1.869      ;
; -1.103 ; rst_cnt[0]                                                ; ram_w_data[3]                                                 ; clk          ; clk         ; 1.000        ; -0.221     ; 1.869      ;
; -1.103 ; rst_cnt[0]                                                ; ram_w_data[4]                                                 ; clk          ; clk         ; 1.000        ; -0.221     ; 1.869      ;
; -1.103 ; rst_cnt[0]                                                ; ram_w_data[5]                                                 ; clk          ; clk         ; 1.000        ; -0.221     ; 1.869      ;
; -1.103 ; rst_cnt[0]                                                ; ram_w_data[6]                                                 ; clk          ; clk         ; 1.000        ; -0.221     ; 1.869      ;
; -1.103 ; rst_cnt[0]                                                ; ram_w_data[7]                                                 ; clk          ; clk         ; 1.000        ; -0.221     ; 1.869      ;
; -1.103 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[10] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.036     ; 2.054      ;
; -1.102 ; rst_cnt[8]                                                ; ram_r_addr[9]                                                 ; clk          ; clk         ; 1.000        ; -0.040     ; 2.049      ;
; -1.102 ; rst_cnt[8]                                                ; ram_r_addr[8]                                                 ; clk          ; clk         ; 1.000        ; -0.040     ; 2.049      ;
; -1.102 ; rst_cnt[8]                                                ; ram_r_addr[7]                                                 ; clk          ; clk         ; 1.000        ; -0.040     ; 2.049      ;
; -1.102 ; rst_cnt[8]                                                ; ram_r_addr[6]                                                 ; clk          ; clk         ; 1.000        ; -0.040     ; 2.049      ;
; -1.102 ; rst_cnt[8]                                                ; ram_r_addr[5]                                                 ; clk          ; clk         ; 1.000        ; -0.040     ; 2.049      ;
; -1.102 ; rst_cnt[8]                                                ; ram_r_addr[4]                                                 ; clk          ; clk         ; 1.000        ; -0.040     ; 2.049      ;
; -1.102 ; rst_cnt[8]                                                ; ram_r_addr[3]                                                 ; clk          ; clk         ; 1.000        ; -0.040     ; 2.049      ;
; -1.102 ; rst_cnt[8]                                                ; ram_r_addr[2]                                                 ; clk          ; clk         ; 1.000        ; -0.040     ; 2.049      ;
; -1.102 ; rst_cnt[8]                                                ; ram_r_addr[1]                                                 ; clk          ; clk         ; 1.000        ; -0.040     ; 2.049      ;
; -1.102 ; rst_cnt[8]                                                ; ram_r_addr[0]                                                 ; clk          ; clk         ; 1.000        ; -0.040     ; 2.049      ;
; -1.101 ; rst_cnt[4]                                                ; state.WR_RAM                                                  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.051      ;
; -1.101 ; rst_cnt[4]                                                ; state.SAVE                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 2.051      ;
; -1.101 ; rst_cnt[4]                                                ; state.RD_RAM                                                  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.051      ;
; -1.100 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 1.000        ; -0.037     ; 2.050      ;
; -1.100 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[12] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 1.000        ; -0.037     ; 2.050      ;
; -1.095 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[17] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 1.000        ; -0.036     ; 2.046      ;
; -1.095 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[15] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 1.000        ; -0.037     ; 2.045      ;
; -1.093 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_oe      ; clk          ; clk         ; 1.000        ; 0.159      ; 2.239      ;
; -1.093 ; rst_cnt[8]                                                ; ram_w_addr[0]                                                 ; clk          ; clk         ; 1.000        ; -0.039     ; 2.041      ;
; -1.093 ; rst_cnt[8]                                                ; ram_w_addr[1]                                                 ; clk          ; clk         ; 1.000        ; -0.039     ; 2.041      ;
; -1.093 ; rst_cnt[8]                                                ; ram_w_addr[2]                                                 ; clk          ; clk         ; 1.000        ; -0.039     ; 2.041      ;
; -1.093 ; rst_cnt[8]                                                ; ram_w_addr[3]                                                 ; clk          ; clk         ; 1.000        ; -0.039     ; 2.041      ;
; -1.093 ; rst_cnt[8]                                                ; ram_w_addr[4]                                                 ; clk          ; clk         ; 1.000        ; -0.039     ; 2.041      ;
; -1.093 ; rst_cnt[8]                                                ; ram_w_addr[5]                                                 ; clk          ; clk         ; 1.000        ; -0.039     ; 2.041      ;
; -1.093 ; rst_cnt[8]                                                ; ram_w_addr[6]                                                 ; clk          ; clk         ; 1.000        ; -0.039     ; 2.041      ;
+--------+-----------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.103 ; ram_w_data[2]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.218      ; 0.425      ;
; 0.103 ; ram_w_data[7]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.218      ; 0.425      ;
; 0.111 ; ram_w_data[4]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.218      ; 0.433      ;
; 0.118 ; ram_w_data[0]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.218      ; 0.440      ;
; 0.152 ; ram_w_addr[1]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.474      ;
; 0.153 ; ram_w_addr[8]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.475      ;
; 0.155 ; ram_w_addr[0]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.477      ;
; 0.158 ; ram_w_addr[3]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.480      ;
; 0.162 ; ram_w_addr[2]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.484      ;
; 0.170 ; ram_w_addr[6]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.492      ;
; 0.170 ; ram_w_addr[7]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.492      ;
; 0.173 ; ram_w_addr[5]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.495      ;
; 0.178 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od                                                             ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_STA   ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_STA                                                          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.186 ; init_done~reg0                                                ; init_done~reg0                                                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iic_ctrl:iic_ctrl|cmd[4]                                      ; iic_ctrl:iic_ctrl|cmd[4]                                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iic_ctrl:iic_ctrl|tx_data[3]                                  ; iic_ctrl:iic_ctrl|tx_data[3]                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iic_ctrl:iic_ctrl|tx_data[1]                                  ; iic_ctrl:iic_ctrl|tx_data[1]                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iic_ctrl:iic_ctrl|tx_data[2]                                  ; iic_ctrl:iic_ctrl|tx_data[2]                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iic_ctrl:iic_ctrl|tx_data[4]                                  ; iic_ctrl:iic_ctrl|tx_data[4]                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iic_ctrl:iic_ctrl|tx_data[6]                                  ; iic_ctrl:iic_ctrl|tx_data[6]                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ram_w_data[0]                                                 ; ram_w_data[0]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iic_ctrl:iic_ctrl|r_valid                                     ; iic_ctrl:iic_ctrl|r_valid                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; state.INIT                                                    ; state.INIT                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ee_r_num[1]                                                   ; ee_r_num[1]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ee_w_req                                                      ; ee_w_req                                                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ee_r_req                                                      ; ee_r_req                                                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ee_w_num[1]                                                   ; ee_w_num[1]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; state.IDLE                                                    ; state.IDLE                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iic_ctrl:iic_ctrl|cmd[0]                                      ; iic_ctrl:iic_ctrl|cmd[0]                                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iic_ctrl:iic_ctrl|cmd[2]                                      ; iic_ctrl:iic_ctrl|cmd[2]                                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iic_ctrl:iic_ctrl|state.WAIT_WR_DONE                          ; iic_ctrl:iic_ctrl|state.WAIT_WR_DONE                                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                          ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.RD_DATA   ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.RD_DATA                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|en_div_cnt      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|en_div_cnt                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iic_ctrl:iic_ctrl|go                                          ; iic_ctrl:iic_ctrl|go                                                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; iic_ctrl:iic_ctrl|w_valid                                     ; iic_ctrl:iic_ctrl|w_valid                                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iic_ctrl:iic_ctrl|wr_done                                     ; iic_ctrl:iic_ctrl|wr_done                                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iic_ctrl:iic_ctrl|state.IDLE                                  ; iic_ctrl:iic_ctrl|state.IDLE                                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iic_ctrl:iic_ctrl|cnt[1]                                      ; iic_ctrl:iic_ctrl|cnt[1]                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_STOP  ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_STOP                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_ACK   ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_ACK                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; ram_r_addr[6]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.178      ; 0.471      ;
; 0.192 ; ram_r_addr[4]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.178      ; 0.474      ;
; 0.193 ; ram_r_addr[5]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.178      ; 0.475      ;
; 0.194 ; ram_r_addr[9]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.178      ; 0.476      ;
; 0.197 ; ram_r_addr[0]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.178      ; 0.479      ;
; 0.204 ; iic_ctrl:iic_ctrl|state.WR_REG                                ; iic_ctrl:iic_ctrl|go                                                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.207 ; ram_r_addr[3]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.178      ; 0.489      ;
; 0.213 ; ram_r_addr[7]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.178      ; 0.495      ;
; 0.215 ; ram_r_addr[1]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.178      ; 0.497      ;
; 0.225 ; ram_r_addr[2]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.178      ; 0.507      ;
; 0.227 ; ram_r_addr[8]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.178      ; 0.509      ;
; 0.229 ; rd_req_dly                                                    ; state.RD_RAM                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.350      ;
; 0.245 ; ram_w_data[1]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.218      ; 0.567      ;
; 0.264 ; iic_ctrl:iic_ctrl|r_cnt[5]                                    ; iic_ctrl:iic_ctrl|r_cnt[5]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.384      ;
; 0.267 ; iic_ctrl:iic_ctrl|r_valid                                     ; ee_rvalid_dly                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; wr_data_dly[3]                                                ; ram_w_data[3]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; wr_data_dly[4]                                                ; ram_w_data[4]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.389      ;
; 0.271 ; ram_w_data[3]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.218      ; 0.593      ;
; 0.273 ; ram_w_data[6]                                                 ; cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.218      ; 0.595      ;
; 0.282 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                                                                                 ; clk          ; clk         ; 0.000        ; 0.038      ; 0.404      ;
; 0.288 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; iic_ctrl:iic_ctrl|state.WAIT_WR_DONE                                                                                 ; clk          ; clk         ; 0.000        ; 0.038      ; 0.410      ;
; 0.297 ; ram_w_addr_dly[1]                                             ; ram_w_addr_dly[1]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[5]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[5]                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; rst_cnt[15]                                                   ; rst_cnt[15]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; rst_cnt[5]                                                    ; rst_cnt[5]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; rst_cnt[6]                                                    ; rst_cnt[6]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; rst_cnt[10]                                                   ; rst_cnt[10]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; rst_cnt[9]                                                    ; rst_cnt[9]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; ram_w_addr_dly[9]                                             ; ram_w_addr_dly[9]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; ram_w_addr_dly[8]                                             ; ram_w_addr_dly[8]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; ram_w_addr_dly[6]                                             ; ram_w_addr_dly[6]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; ram_w_addr_dly[3]                                             ; ram_w_addr_dly[3]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[1]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[1]                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; rst_cnt[17]                                                   ; rst_cnt[17]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; rst_cnt[1]                                                    ; rst_cnt[1]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; rst_cnt[2]                                                    ; rst_cnt[2]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; rst_cnt[4]                                                    ; rst_cnt[4]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; rst_cnt[11]                                                   ; rst_cnt[11]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; ram_w_addr_dly[7]                                             ; ram_w_addr_dly[7]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; ram_w_addr_dly[5]                                             ; ram_w_addr_dly[5]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; ram_w_addr_dly[4]                                             ; ram_w_addr_dly[4]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; ram_w_addr_dly[2]                                             ; ram_w_addr_dly[2]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; iic_ctrl:iic_ctrl|w_cnt[5]                                    ; iic_ctrl:iic_ctrl|w_cnt[5]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; iic_ctrl:iic_ctrl|w_cnt[1]                                    ; iic_ctrl:iic_ctrl|w_cnt[1]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; iic_ctrl:iic_ctrl|r_cnt[1]                                    ; iic_ctrl:iic_ctrl|r_cnt[1]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[4]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[4]                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[2]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[2]                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; rst_cnt[14]                                                   ; rst_cnt[14]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; iic_ctrl:iic_ctrl|w_cnt[3]                                    ; iic_ctrl:iic_ctrl|w_cnt[3]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; iic_ctrl:iic_ctrl|w_cnt[2]                                    ; iic_ctrl:iic_ctrl|w_cnt[2]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; iic_ctrl:iic_ctrl|r_cnt[2]                                    ; iic_ctrl:iic_ctrl|r_cnt[2]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; iic_ctrl:iic_ctrl|r_cnt[4]                                    ; iic_ctrl:iic_ctrl|r_cnt[4]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; iic_ctrl:iic_ctrl|r_cnt[3]                                    ; iic_ctrl:iic_ctrl|r_cnt[3]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; rst_cnt[16]                                                   ; rst_cnt[16]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.421      ;
; 0.303 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[7]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[7]                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[9]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[9]                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 17
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.245 ns




+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.322   ; 0.103 ; N/A      ; N/A     ; -3.201              ;
;  clk             ; -4.322   ; 0.103 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -543.937 ; 0.0   ; 0.0      ; 0.0     ; -332.864            ;
;  clk             ; -543.937 ; 0.000 ; N/A      ; N/A     ; -332.864            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; init_done     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_data[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_data[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_data[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_data[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_data[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_data[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_data[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_data[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iic_clk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iic_sda       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iic_sda                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; update_req              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_req                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rd_req                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_data[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_addr[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_addr[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_addr[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_addr[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_addr[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_addr[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_addr[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_addr[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_addr[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_addr[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rd_addr[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rd_addr[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rd_addr[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rd_addr[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rd_addr[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rd_addr[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rd_addr[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rd_addr[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rd_addr[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rd_addr[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_data[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_data[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_data[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_data[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_data[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_data[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_data[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; init_done     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rd_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rd_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rd_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rd_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; rd_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rd_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rd_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; rd_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; iic_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; iic_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; init_done     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rd_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rd_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rd_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rd_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; rd_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rd_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rd_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; rd_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; iic_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; iic_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; init_done     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rd_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rd_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rd_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rd_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; rd_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rd_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rd_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; rd_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; iic_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; iic_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 4993     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 4993     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 32    ; 32   ;
; Unconstrained Input Port Paths  ; 243   ; 243  ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rd_addr[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_addr[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_addr[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_addr[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_addr[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_addr[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_addr[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_addr[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_addr[8] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_addr[9] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_req     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; update_req ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_addr[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_addr[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_addr[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_addr[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_addr[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_addr[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_addr[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_addr[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_addr[8] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_addr[9] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_req     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; iic_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iic_sda     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; init_done   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rd_addr[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_addr[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_addr[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_addr[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_addr[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_addr[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_addr[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_addr[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_addr[8] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_addr[9] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_req     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; update_req ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_addr[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_addr[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_addr[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_addr[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_addr[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_addr[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_addr[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_addr[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_addr[8] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_addr[9] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_req     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; iic_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iic_sda     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; init_done   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu Aug 24 17:28:26 2023
Info: Command: quartus_sta calibration -c calibration
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'calibration.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.322
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.322            -543.937 clk 
Info (332146): Worst-case hold slack is 0.326
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.326               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -332.864 clk 
Info (332114): Report Metastability: Found 17 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.006
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.006            -494.829 clk 
Info (332146): Worst-case hold slack is 0.313
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.313               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -332.864 clk 
Info (332114): Report Metastability: Found 17 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.251
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.251            -127.802 clk 
Info (332146): Worst-case hold slack is 0.103
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.103               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -225.390 clk 
Info (332114): Report Metastability: Found 17 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 17
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.245 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4897 megabytes
    Info: Processing ended: Thu Aug 24 17:28:27 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


