

================================================================
== Vitis HLS Report for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10'
================================================================
* Date:           Fri Sep 19 13:38:22 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.267 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 5 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_8_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_8_val" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 6 'read' 'x_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_6_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_6_val" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 7 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_5_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_5_val" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 8 'read' 'x_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_4_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_4_val" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 9 'read' 'x_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 10 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 11 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_0_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_0_val" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 12 'read' 'x_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.13ns)   --->   "%icmp_ln4 = icmp_slt  i18 %x_0_val_read, i18 3456" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 13 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (2.13ns)   --->   "%icmp_ln4_124 = icmp_slt  i18 %x_6_val_read, i18 61440" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 14 'icmp' 'icmp_ln4_124' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (2.13ns)   --->   "%icmp_ln4_125 = icmp_slt  i18 %x_1_val_read, i18 26496" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 15 'icmp' 'icmp_ln4_125' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.13ns)   --->   "%icmp_ln4_126 = icmp_slt  i18 %x_0_val_read, i18 2176" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 16 'icmp' 'icmp_ln4_126' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.13ns)   --->   "%icmp_ln4_127 = icmp_slt  i18 %x_3_val_read, i18 95256" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 17 'icmp' 'icmp_ln4_127' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.13ns)   --->   "%icmp_ln4_128 = icmp_slt  i18 %x_5_val_read, i18 2527" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 18 'icmp' 'icmp_ln4_128' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.13ns)   --->   "%icmp_ln4_129 = icmp_slt  i18 %x_9_val_read, i18 136" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 19 'icmp' 'icmp_ln4_129' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%icmp_ln4_130 = icmp_slt  i18 %x_5_val_read, i18 3322" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 20 'icmp' 'icmp_ln4_130' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln4_131 = icmp_slt  i18 %x_6_val_read, i18 22144" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 21 'icmp' 'icmp_ln4_131' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln4_132 = icmp_slt  i18 %x_3_val_read, i18 75470" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 22 'icmp' 'icmp_ln4_132' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln4_133 = icmp_slt  i18 %x_8_val_read, i18 316" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 23 'icmp' 'icmp_ln4_133' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln4_134 = icmp_slt  i18 %x_3_val_read, i18 86876" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 24 'icmp' 'icmp_ln4_134' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln4_135 = icmp_slt  i18 %x_6_val_read, i18 44160" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 25 'icmp' 'icmp_ln4_135' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln4_136 = icmp_slt  i18 %x_4_val_read, i18 868" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 26 'icmp' 'icmp_ln4_136' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.97ns)   --->   "%and_ln105 = and i1 %icmp_ln4_124, i1 %icmp_ln4" [firmware/BDT.h:105]   --->   Operation 27 'and' 'and_ln105' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln107)   --->   "%xor_ln107_56 = xor i1 %icmp_ln4_124, i1 1" [firmware/BDT.h:107]   --->   Operation 28 'xor' 'xor_ln107_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln107 = and i1 %icmp_ln4, i1 %xor_ln107_56" [firmware/BDT.h:107]   --->   Operation 29 'and' 'and_ln107' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.96>
ST_2 : Operation 30 [1/1] (0.97ns)   --->   "%xor_ln107 = xor i1 %icmp_ln4, i1 1" [firmware/BDT.h:107]   --->   Operation 30 'xor' 'xor_ln107' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.97ns)   --->   "%and_ln105_112 = and i1 %icmp_ln4_125, i1 %xor_ln107" [firmware/BDT.h:105]   --->   Operation 31 'and' 'and_ln105_112' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_12)   --->   "%xor_ln107_57 = xor i1 %icmp_ln4_125, i1 1" [firmware/BDT.h:107]   --->   Operation 32 'xor' 'xor_ln107_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln107_12 = and i1 %xor_ln107_57, i1 %xor_ln107" [firmware/BDT.h:107]   --->   Operation 33 'and' 'and_ln107_12' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.97ns)   --->   "%and_ln105_113 = and i1 %icmp_ln4_126, i1 %and_ln105" [firmware/BDT.h:105]   --->   Operation 34 'and' 'and_ln105_113' <Predicate = (icmp_ln4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_118)   --->   "%xor_ln107_58 = xor i1 %icmp_ln4_126, i1 1" [firmware/BDT.h:107]   --->   Operation 35 'xor' 'xor_ln107_58' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_13)   --->   "%xor_ln107_59 = xor i1 %icmp_ln4_127, i1 1" [firmware/BDT.h:107]   --->   Operation 36 'xor' 'xor_ln107_59' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln107_13 = and i1 %and_ln107, i1 %xor_ln107_59" [firmware/BDT.h:107]   --->   Operation 37 'and' 'and_ln107_13' <Predicate = (icmp_ln4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.97ns)   --->   "%and_ln105_115 = and i1 %icmp_ln4_128, i1 %and_ln105_112" [firmware/BDT.h:105]   --->   Operation 38 'and' 'and_ln105_115' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln120)   --->   "%and_ln105_117 = and i1 %icmp_ln4_130, i1 %and_ln105_113" [firmware/BDT.h:105]   --->   Operation 39 'and' 'and_ln105_117' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_118)   --->   "%and_ln105_124 = and i1 %icmp_ln4_131, i1 %xor_ln107_58" [firmware/BDT.h:105]   --->   Operation 40 'and' 'and_ln105_124' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_118)   --->   "%and_ln105_118 = and i1 %and_ln105_124, i1 %and_ln105" [firmware/BDT.h:105]   --->   Operation 41 'and' 'and_ln105_118' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln120)   --->   "%or_ln120 = or i1 %and_ln107_13, i1 %and_ln105_117" [firmware/BDT.h:120]   --->   Operation 42 'or' 'or_ln120' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.97ns)   --->   "%or_ln120_102 = or i1 %and_ln107_13, i1 %and_ln105_113" [firmware/BDT.h:120]   --->   Operation 43 'or' 'or_ln120_102' <Predicate = (icmp_ln4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_118)   --->   "%or_ln120_103 = or i1 %or_ln120_102, i1 %and_ln105_118" [firmware/BDT.h:120]   --->   Operation 44 'or' 'or_ln120_103' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.97ns)   --->   "%or_ln120_104 = or i1 %and_ln107_13, i1 %and_ln105" [firmware/BDT.h:120]   --->   Operation 45 'or' 'or_ln120_104' <Predicate = (icmp_ln4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln120)   --->   "%or_ln120_113 = or i1 %icmp_ln4_124, i1 %xor_ln107" [firmware/BDT.h:120]   --->   Operation 46 'or' 'or_ln120_113' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln120)   --->   "%or_ln120_114 = or i1 %icmp_ln4_127, i1 %or_ln120_113" [firmware/BDT.h:120]   --->   Operation 47 'or' 'or_ln120_114' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln120)   --->   "%zext_ln120 = zext i1 %or_ln120_114" [firmware/BDT.h:120]   --->   Operation 48 'zext' 'zext_ln120' <Predicate = (icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln120 = select i1 %or_ln120, i2 %zext_ln120, i2 2" [firmware/BDT.h:120]   --->   Operation 49 'select' 'select_ln120' <Predicate = (icmp_ln4)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_118)   --->   "%select_ln120_117 = select i1 %or_ln120_102, i2 %select_ln120, i2 3" [firmware/BDT.h:120]   --->   Operation 50 'select' 'select_ln120_117' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_118)   --->   "%zext_ln120_21 = zext i2 %select_ln120_117" [firmware/BDT.h:120]   --->   Operation 51 'zext' 'zext_ln120_21' <Predicate = (icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln120_118 = select i1 %or_ln120_103, i3 %zext_ln120_21, i3 4" [firmware/BDT.h:120]   --->   Operation 52 'select' 'select_ln120_118' <Predicate = (icmp_ln4)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.02>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_125)   --->   "%xor_ln107_60 = xor i1 %icmp_ln4_128, i1 1" [firmware/BDT.h:107]   --->   Operation 53 'xor' 'xor_ln107_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.97ns)   --->   "%and_ln105_116 = and i1 %icmp_ln4_129, i1 %and_ln107_12" [firmware/BDT.h:105]   --->   Operation 54 'and' 'and_ln105_116' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_120)   --->   "%and_ln105_125 = and i1 %and_ln107, i1 %icmp_ln4_132" [firmware/BDT.h:105]   --->   Operation 55 'and' 'and_ln105_125' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_120)   --->   "%and_ln105_119 = and i1 %and_ln105_125, i1 %icmp_ln4_127" [firmware/BDT.h:105]   --->   Operation 56 'and' 'and_ln105_119' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_123)   --->   "%and_ln105_120 = and i1 %icmp_ln4_133, i1 %and_ln105_115" [firmware/BDT.h:105]   --->   Operation 57 'and' 'and_ln105_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_125)   --->   "%and_ln105_126 = and i1 %icmp_ln4_134, i1 %xor_ln107_60" [firmware/BDT.h:105]   --->   Operation 58 'and' 'and_ln105_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_125)   --->   "%and_ln105_121 = and i1 %and_ln105_126, i1 %and_ln105_112" [firmware/BDT.h:105]   --->   Operation 59 'and' 'and_ln105_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_120)   --->   "%or_ln120_105 = or i1 %or_ln120_104, i1 %and_ln105_119" [firmware/BDT.h:120]   --->   Operation 60 'or' 'or_ln120_105' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_123)   --->   "%or_ln120_106 = or i1 %icmp_ln4, i1 %and_ln105_120" [firmware/BDT.h:120]   --->   Operation 61 'or' 'or_ln120_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.97ns)   --->   "%or_ln120_107 = or i1 %icmp_ln4, i1 %and_ln105_115" [firmware/BDT.h:120]   --->   Operation 62 'or' 'or_ln120_107' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_125)   --->   "%or_ln120_108 = or i1 %or_ln120_107, i1 %and_ln105_121" [firmware/BDT.h:120]   --->   Operation 63 'or' 'or_ln120_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.97ns)   --->   "%or_ln120_109 = or i1 %icmp_ln4, i1 %and_ln105_112" [firmware/BDT.h:120]   --->   Operation 64 'or' 'or_ln120_109' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.97ns)   --->   "%or_ln120_111 = or i1 %or_ln120_109, i1 %and_ln105_116" [firmware/BDT.h:120]   --->   Operation 65 'or' 'or_ln120_111' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_120)   --->   "%select_ln120_119 = select i1 %or_ln120_104, i3 %select_ln120_118, i3 5" [firmware/BDT.h:120]   --->   Operation 66 'select' 'select_ln120_119' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln120_120 = select i1 %or_ln120_105, i3 %select_ln120_119, i3 6" [firmware/BDT.h:120]   --->   Operation 67 'select' 'select_ln120_120' <Predicate = (icmp_ln4)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_123)   --->   "%select_ln120_121 = select i1 %icmp_ln4, i3 %select_ln120_120, i3 7" [firmware/BDT.h:120]   --->   Operation 68 'select' 'select_ln120_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_123)   --->   "%zext_ln120_22 = zext i3 %select_ln120_121" [firmware/BDT.h:120]   --->   Operation 69 'zext' 'zext_ln120_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_123)   --->   "%select_ln120_122 = select i1 %or_ln120_106, i4 %zext_ln120_22, i4 8" [firmware/BDT.h:120]   --->   Operation 70 'select' 'select_ln120_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln120_123 = select i1 %or_ln120_107, i4 %select_ln120_122, i4 9" [firmware/BDT.h:120]   --->   Operation 71 'select' 'select_ln120_123' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_125)   --->   "%select_ln120_124 = select i1 %or_ln120_108, i4 %select_ln120_123, i4 10" [firmware/BDT.h:120]   --->   Operation 72 'select' 'select_ln120_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln120_125 = select i1 %or_ln120_109, i4 %select_ln120_124, i4 11" [firmware/BDT.h:120]   --->   Operation 73 'select' 'select_ln120_125' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.26>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 74 'specpipeline' 'specpipeline_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln107_61 = xor i1 %icmp_ln4_129, i1 1" [firmware/BDT.h:107]   --->   Operation 75 'xor' 'xor_ln107_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_127)   --->   "%and_ln105_122 = and i1 %icmp_ln4_135, i1 %and_ln105_116" [firmware/BDT.h:105]   --->   Operation 76 'and' 'and_ln105_122' <Predicate = (or_ln120_111)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln105_127 = and i1 %icmp_ln4_136, i1 %xor_ln107_61" [firmware/BDT.h:105]   --->   Operation 77 'and' 'and_ln105_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln105_123 = and i1 %and_ln105_127, i1 %and_ln107_12" [firmware/BDT.h:105]   --->   Operation 78 'and' 'and_ln105_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_127)   --->   "%or_ln120_110 = or i1 %or_ln120_109, i1 %and_ln105_122" [firmware/BDT.h:120]   --->   Operation 79 'or' 'or_ln120_110' <Predicate = (or_ln120_111)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln120_112 = or i1 %or_ln120_111, i1 %and_ln105_123" [firmware/BDT.h:120]   --->   Operation 80 'or' 'or_ln120_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_127)   --->   "%select_ln120_126 = select i1 %or_ln120_110, i4 %select_ln120_125, i4 12" [firmware/BDT.h:120]   --->   Operation 81 'select' 'select_ln120_126' <Predicate = (or_ln120_111)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln120_127 = select i1 %or_ln120_111, i4 %select_ln120_126, i4 13" [firmware/BDT.h:120]   --->   Operation 82 'select' 'select_ln120_127' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln120_128 = select i1 %or_ln120_112, i4 %select_ln120_127, i4 14" [firmware/BDT.h:120]   --->   Operation 83 'select' 'select_ln120_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (2.24ns) (out node of the LUT)   --->   "%agg_result = sparsemux i11 @_ssdm_op_SparseMux.ap_auto.15i11.i11.i4, i4 0, i11 1774, i4 1, i11 1829, i4 2, i11 615, i4 3, i11 26, i4 4, i11 1843, i4 5, i11 2003, i4 6, i11 790, i4 7, i11 1840, i4 8, i11 1450, i4 9, i11 44, i4 10, i11 1734, i4 11, i11 295, i4 12, i11 51, i4 13, i11 71, i4 14, i11 1541, i11 0, i4 %select_ln120_128" [firmware/BDT.h:121]   --->   Operation 84 'sparsemux' 'agg_result' <Predicate = true> <Delay = 2.24> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln125 = ret i11 %agg_result" [firmware/BDT.h:125]   --->   Operation 85 'ret' 'ret_ln125' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('x_6_val_read', firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89) on port 'x_6_val' (firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89) [12]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln4_124', firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89) [19]  (2.136 ns)
	'and' operation 1 bit ('and_ln105', firmware/BDT.h:105) [33]  (0.978 ns)

 <State 2>: 2.964ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln107', firmware/BDT.h:107) [32]  (0.978 ns)
	'or' operation 1 bit ('or_ln120_113', firmware/BDT.h:120) [70]  (0.000 ns)
	'or' operation 1 bit ('or_ln120_114', firmware/BDT.h:120) [71]  (0.000 ns)
	'select' operation 2 bit ('select_ln120', firmware/BDT.h:120) [73]  (0.993 ns)
	'select' operation 2 bit ('select_ln120_117', firmware/BDT.h:120) [74]  (0.000 ns)
	'select' operation 3 bit ('select_ln120_118', firmware/BDT.h:120) [76]  (0.993 ns)

 <State 3>: 3.028ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln105_125', firmware/BDT.h:105) [50]  (0.000 ns)
	'and' operation 1 bit ('and_ln105_119', firmware/BDT.h:105) [51]  (0.000 ns)
	'or' operation 1 bit ('or_ln120_105', firmware/BDT.h:120) [62]  (0.000 ns)
	'select' operation 3 bit ('select_ln120_120', firmware/BDT.h:120) [78]  (0.980 ns)
	'select' operation 3 bit ('select_ln120_121', firmware/BDT.h:120) [79]  (0.000 ns)
	'select' operation 4 bit ('select_ln120_122', firmware/BDT.h:120) [81]  (0.000 ns)
	'select' operation 4 bit ('select_ln120_123', firmware/BDT.h:120) [82]  (1.024 ns)
	'select' operation 4 bit ('select_ln120_124', firmware/BDT.h:120) [83]  (0.000 ns)
	'select' operation 4 bit ('select_ln120_125', firmware/BDT.h:120) [84]  (1.024 ns)

 <State 4>: 3.267ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln105_122', firmware/BDT.h:105) [55]  (0.000 ns)
	'or' operation 1 bit ('or_ln120_110', firmware/BDT.h:120) [67]  (0.000 ns)
	'select' operation 4 bit ('select_ln120_126', firmware/BDT.h:120) [85]  (0.000 ns)
	'select' operation 4 bit ('select_ln120_127', firmware/BDT.h:120) [86]  (1.024 ns)
	'select' operation 4 bit ('select_ln120_128', firmware/BDT.h:120) [87]  (0.000 ns)
	'sparsemux' operation 11 bit ('agg_result', firmware/BDT.h:121) [88]  (2.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
