<profile>

<section name = "Vitis HLS Report for 'Block_entry_att_0_wr_proc'" level="0">
<item name = "Date">Thu Oct  2 21:26:45 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">mhsa_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">versalhbm</item>
<item name = "Target device">xcv80-lsva4737-2MHP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 3.696 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516">Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1, 3, 514, 12.000 ns, 2.056 us, 2, 513, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546">Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2, ?, ?, ?, ?, 0, 0, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563">Block_entry_att_0_wr_proc_Pipeline_Q_LOAD, 66, 66, 0.264 us, 0.264 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648">Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE, 137, 4225, 0.548 us, 16.900 us, 16, 4104, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_kernel_softmax_fu_750">kernel_softmax, 38, 3105, 0.152 us, 12.420 us, 38, 3105, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- ATT_INIT">24, 6192, 2 ~ 516, -, -, 12, no</column>
<column name="- HEAD_COMPUTE">?, ?, ?, -, -, 12, no</column>
<column name="- SOFTMAX_HEADS">492, 37296, 41 ~ 3108, -, -, 12, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 155, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, 36, 9913, 8011, 0</column>
<column name="Memory">64, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, 0, 943, -</column>
<column name="Register">-, -, 375, -, -</column>
<specialColumn name="Available SLR">2494, 3616, 1716138, 858069, 641</specialColumn>
<specialColumn name="Utilization SLR (%)">2, ~0, ~0, 1, 0</specialColumn>
<specialColumn name="Available">7482, 10848, 5148416, 2574208, 1925</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546">Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2, 0, 0, 379, 783, 0</column>
<column name="grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563">Block_entry_att_0_wr_proc_Pipeline_Q_LOAD, 0, 0, 2067, 135, 0</column>
<column name="grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648">Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE, 0, 33, 6535, 5233, 0</column>
<column name="grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516">Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1, 0, 0, 12, 56, 0</column>
<column name="grp_kernel_softmax_fu_750">kernel_softmax, 2, 3, 920, 1804, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="k_cache_local_7_i_i_U">Block_entry_att_0_wr_proc_k_cache_local_7_i_i_RAM_1WNR_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="k_cache_local_6_i_i_U">Block_entry_att_0_wr_proc_k_cache_local_7_i_i_RAM_1WNR_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="k_cache_local_5_i_i_U">Block_entry_att_0_wr_proc_k_cache_local_7_i_i_RAM_1WNR_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="k_cache_local_4_i_i_U">Block_entry_att_0_wr_proc_k_cache_local_7_i_i_RAM_1WNR_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="k_cache_local_3_i_i_U">Block_entry_att_0_wr_proc_k_cache_local_7_i_i_RAM_1WNR_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="k_cache_local_2_i_i_U">Block_entry_att_0_wr_proc_k_cache_local_7_i_i_RAM_1WNR_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="k_cache_local_1_i_i_U">Block_entry_att_0_wr_proc_k_cache_local_7_i_i_RAM_1WNR_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="k_cache_local_0_i_i_U">Block_entry_att_0_wr_proc_k_cache_local_7_i_i_RAM_1WNR_AUTO_1R1W, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln111_fu_1164_p2">+, 0, 0, 6, 4, 1</column>
<column name="add_ln68_fu_801_p2">+, 0, 0, 6, 4, 1</column>
<column name="add_ln76_fu_858_p2">+, 0, 0, 6, 4, 1</column>
<column name="add_ln78_fu_882_p2">+, 0, 0, 33, 33, 33</column>
<column name="ap_block_state3_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1592">and, 0, 0, 2, 1, 1</column>
<column name="icmp_fu_825_p2">icmp, 0, 0, 13, 32, 1</column>
<column name="icmp_ln111_fu_1170_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="icmp_ln68_fu_807_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="icmp_ln69_fu_778_p2">icmp, 0, 0, 13, 33, 1</column>
<column name="icmp_ln76_fu_864_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="select_ln69_fu_784_p3">select, 0, 0, 30, 1, 33</column>
<column name="umax_fu_831_p3">select, 0, 0, 30, 1, 33</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">5, 12, 1, 12</column>
<column name="ap_done">1, 2, 1, 2</column>
<column name="att_0_address0">16, 4, 9, 36</column>
<column name="att_0_ce0">1, 4, 1, 4</column>
<column name="att_0_d0">32, 4, 32, 128</column>
<column name="att_0_we0">1, 4, 1, 4</column>
<column name="att_10_address0">16, 4, 9, 36</column>
<column name="att_10_ce0">1, 4, 1, 4</column>
<column name="att_10_d0">32, 4, 32, 128</column>
<column name="att_10_we0">1, 4, 1, 4</column>
<column name="att_11_address0">16, 4, 9, 36</column>
<column name="att_11_ce0">1, 4, 1, 4</column>
<column name="att_11_d0">32, 4, 32, 128</column>
<column name="att_11_we0">1, 4, 1, 4</column>
<column name="att_1_address0">16, 4, 9, 36</column>
<column name="att_1_ce0">1, 4, 1, 4</column>
<column name="att_1_d0">32, 4, 32, 128</column>
<column name="att_1_we0">1, 4, 1, 4</column>
<column name="att_2_address0">16, 4, 9, 36</column>
<column name="att_2_ce0">1, 4, 1, 4</column>
<column name="att_2_d0">32, 4, 32, 128</column>
<column name="att_2_we0">1, 4, 1, 4</column>
<column name="att_3_address0">16, 4, 9, 36</column>
<column name="att_3_ce0">1, 4, 1, 4</column>
<column name="att_3_d0">32, 4, 32, 128</column>
<column name="att_3_we0">1, 4, 1, 4</column>
<column name="att_4_address0">16, 4, 9, 36</column>
<column name="att_4_ce0">1, 4, 1, 4</column>
<column name="att_4_d0">32, 4, 32, 128</column>
<column name="att_4_we0">1, 4, 1, 4</column>
<column name="att_5_address0">16, 4, 9, 36</column>
<column name="att_5_ce0">1, 4, 1, 4</column>
<column name="att_5_d0">32, 4, 32, 128</column>
<column name="att_5_we0">1, 4, 1, 4</column>
<column name="att_6_address0">16, 4, 9, 36</column>
<column name="att_6_ce0">1, 4, 1, 4</column>
<column name="att_6_d0">32, 4, 32, 128</column>
<column name="att_6_we0">1, 4, 1, 4</column>
<column name="att_7_address0">16, 4, 9, 36</column>
<column name="att_7_ce0">1, 4, 1, 4</column>
<column name="att_7_d0">32, 4, 32, 128</column>
<column name="att_7_we0">1, 4, 1, 4</column>
<column name="att_8_address0">16, 4, 9, 36</column>
<column name="att_8_ce0">1, 4, 1, 4</column>
<column name="att_8_d0">32, 4, 32, 128</column>
<column name="att_8_we0">1, 4, 1, 4</column>
<column name="att_9_address0">16, 4, 9, 36</column>
<column name="att_9_ce0">1, 4, 1, 4</column>
<column name="att_9_d0">32, 4, 32, 128</column>
<column name="att_9_we0">1, 4, 1, 4</column>
<column name="grp_kernel_softmax_fu_750_i_vec_q0">160, 13, 32, 416</column>
<column name="h_1_fu_478">8, 2, 4, 8</column>
<column name="h_2_fu_482">8, 2, 4, 8</column>
<column name="h_fu_186">8, 2, 4, 8</column>
<column name="k_cache_local_0_i_i_address0">16, 3, 12, 36</column>
<column name="k_cache_local_0_i_i_ce0">1, 3, 1, 3</column>
<column name="k_cache_local_0_i_i_ce1">1, 2, 1, 2</column>
<column name="k_cache_local_0_i_i_we0">1, 2, 1, 2</column>
<column name="k_cache_local_1_i_i_address0">16, 3, 12, 36</column>
<column name="k_cache_local_1_i_i_ce0">1, 3, 1, 3</column>
<column name="k_cache_local_1_i_i_ce1">1, 2, 1, 2</column>
<column name="k_cache_local_1_i_i_we0">1, 2, 1, 2</column>
<column name="k_cache_local_2_i_i_address0">16, 3, 12, 36</column>
<column name="k_cache_local_2_i_i_ce0">1, 3, 1, 3</column>
<column name="k_cache_local_2_i_i_ce1">1, 2, 1, 2</column>
<column name="k_cache_local_2_i_i_we0">1, 2, 1, 2</column>
<column name="k_cache_local_3_i_i_address0">16, 3, 12, 36</column>
<column name="k_cache_local_3_i_i_ce0">1, 3, 1, 3</column>
<column name="k_cache_local_3_i_i_ce1">1, 2, 1, 2</column>
<column name="k_cache_local_3_i_i_we0">1, 2, 1, 2</column>
<column name="k_cache_local_4_i_i_address0">16, 3, 12, 36</column>
<column name="k_cache_local_4_i_i_ce0">1, 3, 1, 3</column>
<column name="k_cache_local_4_i_i_ce1">1, 2, 1, 2</column>
<column name="k_cache_local_4_i_i_we0">1, 2, 1, 2</column>
<column name="k_cache_local_5_i_i_address0">16, 3, 12, 36</column>
<column name="k_cache_local_5_i_i_ce0">1, 3, 1, 3</column>
<column name="k_cache_local_5_i_i_ce1">1, 2, 1, 2</column>
<column name="k_cache_local_5_i_i_we0">1, 2, 1, 2</column>
<column name="k_cache_local_6_i_i_address0">16, 3, 12, 36</column>
<column name="k_cache_local_6_i_i_ce0">1, 3, 1, 3</column>
<column name="k_cache_local_6_i_i_ce1">1, 2, 1, 2</column>
<column name="k_cache_local_6_i_i_we0">1, 2, 1, 2</column>
<column name="k_cache_local_7_i_i_address0">16, 3, 12, 36</column>
<column name="k_cache_local_7_i_i_ce0">1, 3, 1, 3</column>
<column name="k_cache_local_7_i_i_ce1">1, 2, 1, 2</column>
<column name="k_cache_local_7_i_i_we0">1, 2, 1, 2</column>
<column name="key_cache_blk_n">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln111_reg_1902">4, 0, 4, 0</column>
<column name="add_ln68_reg_1653">4, 0, 4, 0</column>
<column name="add_ln76_reg_1681">4, 0, 4, 0</column>
<column name="add_ln78_reg_1689">33, 0, 33, 0</column>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_kernel_softmax_fu_750_ap_start_reg">1, 0, 1, 0</column>
<column name="h_1_fu_478">4, 0, 4, 0</column>
<column name="h_2_fu_482">4, 0, 4, 0</column>
<column name="h_5_reg_1898">4, 0, 4, 0</column>
<column name="h_fu_186">4, 0, 4, 0</column>
<column name="key_cache_read_reg_1635">64, 0, 64, 0</column>
<column name="p_read_10_reg_1245">32, 0, 32, 0</column>
<column name="p_read_7_reg_1228">32, 0, 32, 0</column>
<column name="p_read_8_reg_1233">32, 0, 32, 0</column>
<column name="p_read_9_reg_1238">33, 0, 33, 0</column>
<column name="p_udiv1079_i_i_i_reg_1701">4, 0, 7, 3</column>
<column name="select_ln69_reg_1644">33, 0, 33, 0</column>
<column name="sext_ln76_reg_1668">33, 0, 33, 0</column>
<column name="tmp_26_reg_1640">1, 0, 1, 0</column>
<column name="tmp_reg_1673">33, 0, 39, 6</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Block_entry_att_0_wr_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Block_entry_att_0_wr_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Block_entry_att_0_wr_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Block_entry_att_0_wr_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Block_entry_att_0_wr_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Block_entry_att_0_wr_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Block_entry_att_0_wr_proc, return value</column>
<column name="ap_return_0">out, 33, ap_ctrl_hs, Block_entry_att_0_wr_proc, return value</column>
<column name="ap_return_1">out, 32, ap_ctrl_hs, Block_entry_att_0_wr_proc, return value</column>
<column name="ap_return_2">out, 32, ap_ctrl_hs, Block_entry_att_0_wr_proc, return value</column>
<column name="p_read">in, 32, ap_none, p_read, scalar</column>
<column name="p_read1">in, 33, ap_none, p_read1, scalar</column>
<column name="p_read2">in, 32, ap_none, p_read2, scalar</column>
<column name="p_read3">in, 32, ap_none, p_read3, scalar</column>
<column name="att_11_address0">out, 9, ap_memory, att_11, array</column>
<column name="att_11_ce0">out, 1, ap_memory, att_11, array</column>
<column name="att_11_we0">out, 1, ap_memory, att_11, array</column>
<column name="att_11_d0">out, 32, ap_memory, att_11, array</column>
<column name="att_11_q0">in, 32, ap_memory, att_11, array</column>
<column name="att_10_address0">out, 9, ap_memory, att_10, array</column>
<column name="att_10_ce0">out, 1, ap_memory, att_10, array</column>
<column name="att_10_we0">out, 1, ap_memory, att_10, array</column>
<column name="att_10_d0">out, 32, ap_memory, att_10, array</column>
<column name="att_10_q0">in, 32, ap_memory, att_10, array</column>
<column name="att_9_address0">out, 9, ap_memory, att_9, array</column>
<column name="att_9_ce0">out, 1, ap_memory, att_9, array</column>
<column name="att_9_we0">out, 1, ap_memory, att_9, array</column>
<column name="att_9_d0">out, 32, ap_memory, att_9, array</column>
<column name="att_9_q0">in, 32, ap_memory, att_9, array</column>
<column name="att_8_address0">out, 9, ap_memory, att_8, array</column>
<column name="att_8_ce0">out, 1, ap_memory, att_8, array</column>
<column name="att_8_we0">out, 1, ap_memory, att_8, array</column>
<column name="att_8_d0">out, 32, ap_memory, att_8, array</column>
<column name="att_8_q0">in, 32, ap_memory, att_8, array</column>
<column name="att_7_address0">out, 9, ap_memory, att_7, array</column>
<column name="att_7_ce0">out, 1, ap_memory, att_7, array</column>
<column name="att_7_we0">out, 1, ap_memory, att_7, array</column>
<column name="att_7_d0">out, 32, ap_memory, att_7, array</column>
<column name="att_7_q0">in, 32, ap_memory, att_7, array</column>
<column name="att_6_address0">out, 9, ap_memory, att_6, array</column>
<column name="att_6_ce0">out, 1, ap_memory, att_6, array</column>
<column name="att_6_we0">out, 1, ap_memory, att_6, array</column>
<column name="att_6_d0">out, 32, ap_memory, att_6, array</column>
<column name="att_6_q0">in, 32, ap_memory, att_6, array</column>
<column name="att_5_address0">out, 9, ap_memory, att_5, array</column>
<column name="att_5_ce0">out, 1, ap_memory, att_5, array</column>
<column name="att_5_we0">out, 1, ap_memory, att_5, array</column>
<column name="att_5_d0">out, 32, ap_memory, att_5, array</column>
<column name="att_5_q0">in, 32, ap_memory, att_5, array</column>
<column name="att_4_address0">out, 9, ap_memory, att_4, array</column>
<column name="att_4_ce0">out, 1, ap_memory, att_4, array</column>
<column name="att_4_we0">out, 1, ap_memory, att_4, array</column>
<column name="att_4_d0">out, 32, ap_memory, att_4, array</column>
<column name="att_4_q0">in, 32, ap_memory, att_4, array</column>
<column name="att_3_address0">out, 9, ap_memory, att_3, array</column>
<column name="att_3_ce0">out, 1, ap_memory, att_3, array</column>
<column name="att_3_we0">out, 1, ap_memory, att_3, array</column>
<column name="att_3_d0">out, 32, ap_memory, att_3, array</column>
<column name="att_3_q0">in, 32, ap_memory, att_3, array</column>
<column name="att_2_address0">out, 9, ap_memory, att_2, array</column>
<column name="att_2_ce0">out, 1, ap_memory, att_2, array</column>
<column name="att_2_we0">out, 1, ap_memory, att_2, array</column>
<column name="att_2_d0">out, 32, ap_memory, att_2, array</column>
<column name="att_2_q0">in, 32, ap_memory, att_2, array</column>
<column name="att_1_address0">out, 9, ap_memory, att_1, array</column>
<column name="att_1_ce0">out, 1, ap_memory, att_1, array</column>
<column name="att_1_we0">out, 1, ap_memory, att_1, array</column>
<column name="att_1_d0">out, 32, ap_memory, att_1, array</column>
<column name="att_1_q0">in, 32, ap_memory, att_1, array</column>
<column name="att_0_address0">out, 9, ap_memory, att_0, array</column>
<column name="att_0_ce0">out, 1, ap_memory, att_0, array</column>
<column name="att_0_we0">out, 1, ap_memory, att_0, array</column>
<column name="att_0_d0">out, 32, ap_memory, att_0, array</column>
<column name="att_0_q0">in, 32, ap_memory, att_0, array</column>
<column name="out_q_rope_0_address0">out, 7, ap_memory, out_q_rope_0, array</column>
<column name="out_q_rope_0_ce0">out, 1, ap_memory, out_q_rope_0, array</column>
<column name="out_q_rope_0_q0">in, 32, ap_memory, out_q_rope_0, array</column>
<column name="out_q_rope_1_address0">out, 7, ap_memory, out_q_rope_1, array</column>
<column name="out_q_rope_1_ce0">out, 1, ap_memory, out_q_rope_1, array</column>
<column name="out_q_rope_1_q0">in, 32, ap_memory, out_q_rope_1, array</column>
<column name="out_q_rope_2_address0">out, 7, ap_memory, out_q_rope_2, array</column>
<column name="out_q_rope_2_ce0">out, 1, ap_memory, out_q_rope_2, array</column>
<column name="out_q_rope_2_q0">in, 32, ap_memory, out_q_rope_2, array</column>
<column name="out_q_rope_3_address0">out, 7, ap_memory, out_q_rope_3, array</column>
<column name="out_q_rope_3_ce0">out, 1, ap_memory, out_q_rope_3, array</column>
<column name="out_q_rope_3_q0">in, 32, ap_memory, out_q_rope_3, array</column>
<column name="out_q_rope_4_address0">out, 7, ap_memory, out_q_rope_4, array</column>
<column name="out_q_rope_4_ce0">out, 1, ap_memory, out_q_rope_4, array</column>
<column name="out_q_rope_4_q0">in, 32, ap_memory, out_q_rope_4, array</column>
<column name="out_q_rope_5_address0">out, 7, ap_memory, out_q_rope_5, array</column>
<column name="out_q_rope_5_ce0">out, 1, ap_memory, out_q_rope_5, array</column>
<column name="out_q_rope_5_q0">in, 32, ap_memory, out_q_rope_5, array</column>
<column name="out_q_rope_6_address0">out, 7, ap_memory, out_q_rope_6, array</column>
<column name="out_q_rope_6_ce0">out, 1, ap_memory, out_q_rope_6, array</column>
<column name="out_q_rope_6_q0">in, 32, ap_memory, out_q_rope_6, array</column>
<column name="out_q_rope_7_address0">out, 7, ap_memory, out_q_rope_7, array</column>
<column name="out_q_rope_7_ce0">out, 1, ap_memory, out_q_rope_7, array</column>
<column name="out_q_rope_7_q0">in, 32, ap_memory, out_q_rope_7, array</column>
<column name="key_cache_dout">in, 64, ap_fifo, key_cache, pointer</column>
<column name="key_cache_empty_n">in, 1, ap_fifo, key_cache, pointer</column>
<column name="key_cache_read">out, 1, ap_fifo, key_cache, pointer</column>
<column name="key_cache_num_data_valid">in, 3, ap_fifo, key_cache, pointer</column>
<column name="key_cache_fifo_cap">in, 3, ap_fifo, key_cache, pointer</column>
<column name="m_axi_gmem2_0_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWLEN">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WDATA">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WSTRB">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARLEN">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RDATA">in, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RFIFONUM">in, 13, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BUSER">in, 1, m_axi, gmem2, pointer</column>
</table>
</item>
</section>
</profile>
