// Seed: 3404909153
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output tri1 id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1;
  localparam id_6 = 1;
  wire id_7;
endmodule
module module_1 (
    output logic id_0
    , id_2
);
  wire id_3;
  initial begin : LABEL_0
    id_0 <= id_2;
  end
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_3
  );
endmodule
module module_0 #(
    parameter id_6 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    module_2,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35
);
  inout wire id_35;
  input wire id_34;
  inout wire id_33;
  output wire id_32;
  inout wire id_31;
  output wire id_30;
  inout wire id_29;
  input wire id_28;
  input wire id_27;
  input wire id_26;
  inout wor id_25;
  output wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire _id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_35,
      id_33,
      id_7,
      id_29,
      id_9
  );
  output wire id_2;
  input wire id_1;
  wire id_36;
  assign id_25 = -1;
  logic [id_6 : 1] id_37;
  ;
endmodule
