<profile>

<section name = "Vitis HLS Report for 'fft_32pt_Pipeline_VITIS_LOOP_231_3'" level="0">
<item name = "Date">Sun Aug 31 16:41:50 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">radixfft</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.912 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">38, 38, 0.380 us, 0.380 us, 38, 38, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_231_3">36, 36, 9, 4, 4, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 726, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 72, -</column>
<column name="Memory">2, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 116, -</column>
<column name="Register">-, -, 1277, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, 1, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_21_32_1_1_U371">mux_21_32_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_21_32_1_1_U372">mux_21_32_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_21_32_1_1_U373">mux_21_32_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_21_32_1_1_U374">mux_21_32_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_21_32_1_1_U383">mux_21_32_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_21_32_1_1_U384">mux_21_32_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_21_32_1_1_U385">mux_21_32_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_21_32_1_1_U386">mux_21_32_1_1, 0, 0, 0, 9, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="TWIDDLE_IMAG_V_U">fft_16pt_Pipeline_VITIS_LOOP_131_2_TWIDDLE_IMAG_V_ROM_AUTO_1R, 1, 0, 0, 0, 64, 18, 1, 1152</column>
<column name="TWIDDLE_REAL_V_U">fft_16pt_Pipeline_VITIS_LOOP_131_2_TWIDDLE_REAL_V_ROM_AUTO_1R, 1, 0, 0, 0, 64, 18, 1, 1152</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln231_fu_594_p2">+, 0, 0, 13, 4, 1</column>
<column name="b_imag_V_9_fu_874_p2">+, 0, 0, 39, 32, 32</column>
<column name="b_real_V_6_fu_850_p2">+, 0, 0, 39, 32, 32</column>
<column name="r_imag_V_17_fu_902_p2">+, 0, 0, 39, 32, 32</column>
<column name="r_imag_V_fu_908_p2">+, 0, 0, 39, 32, 32</column>
<column name="r_real_V_10_fu_914_p2">+, 0, 0, 39, 32, 32</column>
<column name="r_real_V_fu_884_p2">+, 0, 0, 39, 32, 32</column>
<column name="ret_V_4_fu_778_p2">+, 0, 0, 55, 48, 48</column>
<column name="ret_V_6_fu_860_p2">+, 0, 0, 55, 48, 48</column>
<column name="a_imag_V_5_fu_879_p2">-, 0, 0, 39, 32, 32</column>
<column name="a_real_V_12_fu_855_p2">-, 0, 0, 39, 32, 32</column>
<column name="empty_53_fu_632_p2">-, 0, 0, 14, 6, 6</column>
<column name="r_imag_V_14_fu_890_p2">-, 0, 0, 39, 32, 32</column>
<column name="r_imag_V_15_fu_920_p2">-, 0, 0, 39, 32, 32</column>
<column name="r_real_V_11_fu_896_p2">-, 0, 0, 39, 32, 32</column>
<column name="r_real_V_12_fu_926_p2">-, 0, 0, 39, 32, 32</column>
<column name="ret_V_5_fu_836_p2">-, 0, 0, 55, 48, 48</column>
<column name="ret_V_fu_738_p2">-, 0, 0, 55, 48, 48</column>
<column name="icmp_ln231_fu_588_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="TWIDDLE_IMAG_V_address0">14, 3, 6, 18</column>
<column name="TWIDDLE_REAL_V_address0">14, 3, 6, 18</column>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_k_2">9, 2, 4, 8</column>
<column name="k_fu_110">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_imag_V_4_reg_1204">32, 0, 32, 0</column>
<column name="a_imag_V_5_reg_1250">32, 0, 32, 0</column>
<column name="a_imag_V_6_reg_1216">32, 0, 32, 0</column>
<column name="a_real_V_12_reg_1238">32, 0, 32, 0</column>
<column name="a_real_V_7_reg_1198">32, 0, 32, 0</column>
<column name="a_real_V_9_reg_1210">32, 0, 32, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="b_imag_V_7_reg_1063">32, 0, 32, 0</column>
<column name="b_imag_V_9_reg_1244">32, 0, 32, 0</column>
<column name="b_imag_V_reg_1053">32, 0, 32, 0</column>
<column name="b_real_V_4_reg_1058">32, 0, 32, 0</column>
<column name="b_real_V_6_reg_1232">32, 0, 32, 0</column>
<column name="b_real_V_reg_1048">32, 0, 32, 0</column>
<column name="empty_53_reg_953">5, 0, 6, 1</column>
<column name="icmp_ln231_reg_939">1, 0, 1, 0</column>
<column name="k_fu_110">4, 0, 4, 0</column>
<column name="mul_ln1347_2_reg_1227">48, 0, 48, 0</column>
<column name="mul_ln1347_reg_1113">48, 0, 48, 0</column>
<column name="mul_ln1348_2_reg_1193">48, 0, 48, 0</column>
<column name="mul_ln1348_reg_1097">48, 0, 48, 0</column>
<column name="mul_ln813_4_reg_1108">48, 0, 48, 0</column>
<column name="mul_ln813_5_reg_1188">48, 0, 48, 0</column>
<column name="mul_ln813_6_reg_1222">48, 0, 48, 0</column>
<column name="mul_ln813_reg_1092">48, 0, 48, 0</column>
<column name="r_imag_V_19_reg_1182">32, 0, 32, 0</column>
<column name="r_real_V_13_reg_1102">32, 0, 32, 0</column>
<column name="reg_572">18, 0, 18, 0</column>
<column name="reg_576">18, 0, 18, 0</column>
<column name="sext_ln1273_10_reg_1086">48, 0, 48, 0</column>
<column name="sext_ln1273_11_reg_1118">48, 0, 48, 0</column>
<column name="sext_ln1273_12_reg_1124">48, 0, 48, 0</column>
<column name="sext_ln1273_13_reg_1130">48, 0, 48, 0</column>
<column name="sext_ln1273_14_reg_1136">48, 0, 48, 0</column>
<column name="sext_ln1273_8_reg_1074">48, 0, 48, 0</column>
<column name="sext_ln1273_9_reg_1080">48, 0, 48, 0</column>
<column name="sext_ln1273_reg_1068">48, 0, 48, 0</column>
<column name="tmp_reg_1006">1, 0, 1, 0</column>
<column name="tmp_reg_1006_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="zext_ln236_reg_958">2, 0, 64, 62</column>
<column name="zext_ln236_reg_958_pp0_iter1_reg">2, 0, 64, 62</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2426_p_din0">out, 32, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2426_p_din1">out, 18, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2426_p_dout0">in, 48, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2426_p_ce">out, 1, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2430_p_din0">out, 32, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2430_p_din1">out, 18, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2430_p_dout0">in, 48, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2430_p_ce">out, 1, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2434_p_din0">out, 32, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2434_p_din1">out, 18, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2434_p_dout0">in, 48, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2434_p_ce">out, 1, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2438_p_din0">out, 32, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2438_p_din1">out, 18, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2438_p_dout0">in, 48, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2438_p_ce">out, 1, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2442_p_din0">out, 32, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2442_p_din1">out, 18, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2442_p_dout0">in, 48, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2442_p_ce">out, 1, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2446_p_din0">out, 32, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2446_p_din1">out, 18, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2446_p_dout0">in, 48, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2446_p_ce">out, 1, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2450_p_din0">out, 32, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2450_p_din1">out, 18, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2450_p_dout0">in, 48, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2450_p_ce">out, 1, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2454_p_din0">out, 32, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2454_p_din1">out, 18, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2454_p_dout0">in, 48, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="grp_fu_2454_p_ce">out, 1, ap_ctrl_hs, fft_32pt_Pipeline_VITIS_LOOP_231_3, return value</column>
<column name="e_out_real_V_9_address0">out, 2, ap_memory, e_out_real_V_9, array</column>
<column name="e_out_real_V_9_ce0">out, 1, ap_memory, e_out_real_V_9, array</column>
<column name="e_out_real_V_9_q0">in, 32, ap_memory, e_out_real_V_9, array</column>
<column name="e_out_real_V_10_address0">out, 2, ap_memory, e_out_real_V_10, array</column>
<column name="e_out_real_V_10_ce0">out, 1, ap_memory, e_out_real_V_10, array</column>
<column name="e_out_real_V_10_q0">in, 32, ap_memory, e_out_real_V_10, array</column>
<column name="e_out_imag_V_9_address0">out, 2, ap_memory, e_out_imag_V_9, array</column>
<column name="e_out_imag_V_9_ce0">out, 1, ap_memory, e_out_imag_V_9, array</column>
<column name="e_out_imag_V_9_q0">in, 32, ap_memory, e_out_imag_V_9, array</column>
<column name="e_out_imag_V_10_address0">out, 2, ap_memory, e_out_imag_V_10, array</column>
<column name="e_out_imag_V_10_ce0">out, 1, ap_memory, e_out_imag_V_10, array</column>
<column name="e_out_imag_V_10_q0">in, 32, ap_memory, e_out_imag_V_10, array</column>
<column name="out_real_2_address0">out, 2, ap_memory, out_real_2, array</column>
<column name="out_real_2_ce0">out, 1, ap_memory, out_real_2, array</column>
<column name="out_real_2_we0">out, 1, ap_memory, out_real_2, array</column>
<column name="out_real_2_d0">out, 32, ap_memory, out_real_2, array</column>
<column name="out_real_3_address0">out, 2, ap_memory, out_real_3, array</column>
<column name="out_real_3_ce0">out, 1, ap_memory, out_real_3, array</column>
<column name="out_real_3_we0">out, 1, ap_memory, out_real_3, array</column>
<column name="out_real_3_d0">out, 32, ap_memory, out_real_3, array</column>
<column name="out_imag_2_address0">out, 2, ap_memory, out_imag_2, array</column>
<column name="out_imag_2_ce0">out, 1, ap_memory, out_imag_2, array</column>
<column name="out_imag_2_we0">out, 1, ap_memory, out_imag_2, array</column>
<column name="out_imag_2_d0">out, 32, ap_memory, out_imag_2, array</column>
<column name="out_imag_3_address0">out, 2, ap_memory, out_imag_3, array</column>
<column name="out_imag_3_ce0">out, 1, ap_memory, out_imag_3, array</column>
<column name="out_imag_3_we0">out, 1, ap_memory, out_imag_3, array</column>
<column name="out_imag_3_d0">out, 32, ap_memory, out_imag_3, array</column>
<column name="out_real_4_address0">out, 2, ap_memory, out_real_4, array</column>
<column name="out_real_4_ce0">out, 1, ap_memory, out_real_4, array</column>
<column name="out_real_4_we0">out, 1, ap_memory, out_real_4, array</column>
<column name="out_real_4_d0">out, 32, ap_memory, out_real_4, array</column>
<column name="out_imag_4_address0">out, 2, ap_memory, out_imag_4, array</column>
<column name="out_imag_4_ce0">out, 1, ap_memory, out_imag_4, array</column>
<column name="out_imag_4_we0">out, 1, ap_memory, out_imag_4, array</column>
<column name="out_imag_4_d0">out, 32, ap_memory, out_imag_4, array</column>
<column name="out_imag_5_address0">out, 2, ap_memory, out_imag_5, array</column>
<column name="out_imag_5_ce0">out, 1, ap_memory, out_imag_5, array</column>
<column name="out_imag_5_we0">out, 1, ap_memory, out_imag_5, array</column>
<column name="out_imag_5_d0">out, 32, ap_memory, out_imag_5, array</column>
<column name="out_real_6_address0">out, 2, ap_memory, out_real_6, array</column>
<column name="out_real_6_ce0">out, 1, ap_memory, out_real_6, array</column>
<column name="out_real_6_we0">out, 1, ap_memory, out_real_6, array</column>
<column name="out_real_6_d0">out, 32, ap_memory, out_real_6, array</column>
<column name="out_imag_6_address0">out, 2, ap_memory, out_imag_6, array</column>
<column name="out_imag_6_ce0">out, 1, ap_memory, out_imag_6, array</column>
<column name="out_imag_6_we0">out, 1, ap_memory, out_imag_6, array</column>
<column name="out_imag_6_d0">out, 32, ap_memory, out_imag_6, array</column>
<column name="out_imag_7_address0">out, 2, ap_memory, out_imag_7, array</column>
<column name="out_imag_7_ce0">out, 1, ap_memory, out_imag_7, array</column>
<column name="out_imag_7_we0">out, 1, ap_memory, out_imag_7, array</column>
<column name="out_imag_7_d0">out, 32, ap_memory, out_imag_7, array</column>
<column name="out_imag_1_address0">out, 2, ap_memory, out_imag_1, array</column>
<column name="out_imag_1_ce0">out, 1, ap_memory, out_imag_1, array</column>
<column name="out_imag_1_we0">out, 1, ap_memory, out_imag_1, array</column>
<column name="out_imag_1_d0">out, 32, ap_memory, out_imag_1, array</column>
<column name="out_imag_0_address0">out, 2, ap_memory, out_imag_0, array</column>
<column name="out_imag_0_ce0">out, 1, ap_memory, out_imag_0, array</column>
<column name="out_imag_0_we0">out, 1, ap_memory, out_imag_0, array</column>
<column name="out_imag_0_d0">out, 32, ap_memory, out_imag_0, array</column>
<column name="out_real_7_address0">out, 2, ap_memory, out_real_7, array</column>
<column name="out_real_7_ce0">out, 1, ap_memory, out_real_7, array</column>
<column name="out_real_7_we0">out, 1, ap_memory, out_real_7, array</column>
<column name="out_real_7_d0">out, 32, ap_memory, out_real_7, array</column>
<column name="out_real_5_address0">out, 2, ap_memory, out_real_5, array</column>
<column name="out_real_5_ce0">out, 1, ap_memory, out_real_5, array</column>
<column name="out_real_5_we0">out, 1, ap_memory, out_real_5, array</column>
<column name="out_real_5_d0">out, 32, ap_memory, out_real_5, array</column>
<column name="out_real_1_address0">out, 2, ap_memory, out_real_1, array</column>
<column name="out_real_1_ce0">out, 1, ap_memory, out_real_1, array</column>
<column name="out_real_1_we0">out, 1, ap_memory, out_real_1, array</column>
<column name="out_real_1_d0">out, 32, ap_memory, out_real_1, array</column>
<column name="out_real_0_address0">out, 2, ap_memory, out_real_0, array</column>
<column name="out_real_0_ce0">out, 1, ap_memory, out_real_0, array</column>
<column name="out_real_0_we0">out, 1, ap_memory, out_real_0, array</column>
<column name="out_real_0_d0">out, 32, ap_memory, out_real_0, array</column>
<column name="o1_out_real_V_address0">out, 2, ap_memory, o1_out_real_V, array</column>
<column name="o1_out_real_V_ce0">out, 1, ap_memory, o1_out_real_V, array</column>
<column name="o1_out_real_V_q0">in, 32, ap_memory, o1_out_real_V, array</column>
<column name="o1_out_real_V_4_address0">out, 2, ap_memory, o1_out_real_V_4, array</column>
<column name="o1_out_real_V_4_ce0">out, 1, ap_memory, o1_out_real_V_4, array</column>
<column name="o1_out_real_V_4_q0">in, 32, ap_memory, o1_out_real_V_4, array</column>
<column name="o1_out_imag_V_address0">out, 2, ap_memory, o1_out_imag_V, array</column>
<column name="o1_out_imag_V_ce0">out, 1, ap_memory, o1_out_imag_V, array</column>
<column name="o1_out_imag_V_q0">in, 32, ap_memory, o1_out_imag_V, array</column>
<column name="o1_out_imag_V_4_address0">out, 2, ap_memory, o1_out_imag_V_4, array</column>
<column name="o1_out_imag_V_4_ce0">out, 1, ap_memory, o1_out_imag_V_4, array</column>
<column name="o1_out_imag_V_4_q0">in, 32, ap_memory, o1_out_imag_V_4, array</column>
<column name="o2_out_real_V_address0">out, 2, ap_memory, o2_out_real_V, array</column>
<column name="o2_out_real_V_ce0">out, 1, ap_memory, o2_out_real_V, array</column>
<column name="o2_out_real_V_q0">in, 32, ap_memory, o2_out_real_V, array</column>
<column name="o2_out_real_V_4_address0">out, 2, ap_memory, o2_out_real_V_4, array</column>
<column name="o2_out_real_V_4_ce0">out, 1, ap_memory, o2_out_real_V_4, array</column>
<column name="o2_out_real_V_4_q0">in, 32, ap_memory, o2_out_real_V_4, array</column>
<column name="o2_out_imag_V_address0">out, 2, ap_memory, o2_out_imag_V, array</column>
<column name="o2_out_imag_V_ce0">out, 1, ap_memory, o2_out_imag_V, array</column>
<column name="o2_out_imag_V_q0">in, 32, ap_memory, o2_out_imag_V, array</column>
<column name="o2_out_imag_V_4_address0">out, 2, ap_memory, o2_out_imag_V_4, array</column>
<column name="o2_out_imag_V_4_ce0">out, 1, ap_memory, o2_out_imag_V_4, array</column>
<column name="o2_out_imag_V_4_q0">in, 32, ap_memory, o2_out_imag_V_4, array</column>
<column name="e_out_real_V_address0">out, 2, ap_memory, e_out_real_V, array</column>
<column name="e_out_real_V_ce0">out, 1, ap_memory, e_out_real_V, array</column>
<column name="e_out_real_V_q0">in, 32, ap_memory, e_out_real_V, array</column>
<column name="e_out_real_V_8_address0">out, 2, ap_memory, e_out_real_V_8, array</column>
<column name="e_out_real_V_8_ce0">out, 1, ap_memory, e_out_real_V_8, array</column>
<column name="e_out_real_V_8_q0">in, 32, ap_memory, e_out_real_V_8, array</column>
<column name="e_out_imag_V_address0">out, 2, ap_memory, e_out_imag_V, array</column>
<column name="e_out_imag_V_ce0">out, 1, ap_memory, e_out_imag_V, array</column>
<column name="e_out_imag_V_q0">in, 32, ap_memory, e_out_imag_V, array</column>
<column name="e_out_imag_V_8_address0">out, 2, ap_memory, e_out_imag_V_8, array</column>
<column name="e_out_imag_V_8_ce0">out, 1, ap_memory, e_out_imag_V_8, array</column>
<column name="e_out_imag_V_8_q0">in, 32, ap_memory, e_out_imag_V_8, array</column>
</table>
</item>
</section>
</profile>
