Classic Timing Analyzer report for Receive_Port
Tue Apr 28 16:59:02 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock25'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                                                       ; To                                                                                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.488 ns                                       ; init                                                                                                                                       ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; --         ; clock25  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.356 ns                                       ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                                          ; outCRC[28]                                                                                                        ; clock25    ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.150 ns                                       ; init                                                                                                                                       ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; --         ; clock25  ; 0            ;
; Clock Setup: 'clock25'       ; N/A   ; None          ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg9 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[3] ; clock25    ; clock25  ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                                            ;                                                                                                                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock25         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock25'                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                       ; To                                                                                                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.990 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.990 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.990 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.990 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.990 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.990 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.990 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.990 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.990 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.990 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.990 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.990 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg0 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg1 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg2 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg3 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg4 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg5 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg6 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg7 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg8 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg9 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg0 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg1 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg2 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg3 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg4 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg5 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg6 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg7 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg8 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg9 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg0 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg1 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg2 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg3 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg4 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg5 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg6 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg7 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg8 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg9 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg0 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg1 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg2 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg3 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg4 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg5 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg6 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg7 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg8 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg9 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 323.21 MHz ( period = 3.094 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 323.21 MHz ( period = 3.094 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 323.21 MHz ( period = 3.094 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 323.21 MHz ( period = 3.094 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 323.21 MHz ( period = 3.094 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 323.21 MHz ( period = 3.094 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 323.21 MHz ( period = 3.094 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 323.21 MHz ( period = 3.094 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 323.21 MHz ( period = 3.094 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 323.21 MHz ( period = 3.094 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 323.21 MHz ( period = 3.094 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 323.21 MHz ( period = 3.094 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 323.94 MHz ( period = 3.087 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 323.94 MHz ( period = 3.087 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 323.94 MHz ( period = 3.087 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 323.94 MHz ( period = 3.087 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 323.94 MHz ( period = 3.087 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 323.94 MHz ( period = 3.087 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 323.94 MHz ( period = 3.087 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 323.94 MHz ( period = 3.087 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 323.94 MHz ( period = 3.087 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 323.94 MHz ( period = 3.087 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 323.94 MHz ( period = 3.087 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 323.94 MHz ( period = 3.087 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 324.46 MHz ( period = 3.082 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 324.46 MHz ( period = 3.082 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 324.46 MHz ( period = 3.082 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 324.46 MHz ( period = 3.082 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 324.46 MHz ( period = 3.082 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 324.46 MHz ( period = 3.082 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 324.46 MHz ( period = 3.082 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 324.46 MHz ( period = 3.082 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 324.46 MHz ( period = 3.082 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 324.46 MHz ( period = 3.082 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 324.46 MHz ( period = 3.082 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 324.46 MHz ( period = 3.082 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 333.33 MHz ( period = 3.000 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 333.33 MHz ( period = 3.000 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 333.33 MHz ( period = 3.000 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 333.33 MHz ( period = 3.000 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 333.33 MHz ( period = 3.000 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 333.33 MHz ( period = 3.000 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 333.33 MHz ( period = 3.000 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 333.33 MHz ( period = 3.000 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 333.33 MHz ( period = 3.000 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 333.33 MHz ( period = 3.000 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 333.33 MHz ( period = 3.000 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 333.33 MHz ( period = 3.000 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 339.79 MHz ( period = 2.943 ns )                    ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2]                          ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                           ; clock25    ; clock25  ; None                        ; None                      ; 2.740 ns                ;
; N/A                                     ; 339.90 MHz ( period = 2.942 ns )                    ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2]                          ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                                          ; clock25    ; clock25  ; None                        ; None                      ; 2.739 ns                ;
; N/A                                     ; 339.90 MHz ( period = 2.942 ns )                    ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2]                          ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                           ; clock25    ; clock25  ; None                        ; None                      ; 2.739 ns                ;
; N/A                                     ; 340.14 MHz ( period = 2.940 ns )                    ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2]                          ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                          ; clock25    ; clock25  ; None                        ; None                      ; 2.737 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg8 ; clock25    ; clock25  ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 345.78 MHz ( period = 2.892 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 345.78 MHz ( period = 2.892 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 345.78 MHz ( period = 2.892 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 345.78 MHz ( period = 2.892 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 345.78 MHz ( period = 2.892 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 345.78 MHz ( period = 2.892 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 345.78 MHz ( period = 2.892 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 345.78 MHz ( period = 2.892 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 345.78 MHz ( period = 2.892 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 345.78 MHz ( period = 2.892 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 345.78 MHz ( period = 2.892 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 345.78 MHz ( period = 2.892 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 346.14 MHz ( period = 2.889 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.675 ns                ;
; N/A                                     ; 346.14 MHz ( period = 2.889 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.675 ns                ;
; N/A                                     ; 346.14 MHz ( period = 2.889 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.675 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg9 ; clock25    ; clock25  ; None                        ; None                      ; 2.534 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg2 ; clock25    ; clock25  ; None                        ; None                      ; 2.477 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg5 ; clock25    ; clock25  ; None                        ; None                      ; 2.435 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|addr_curr[0]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg0 ; clock25    ; clock25  ; None                        ; None                      ; 2.409 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg7 ; clock25    ; clock25  ; None                        ; None                      ; 2.397 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg3 ; clock25    ; clock25  ; None                        ; None                      ; 2.393 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg1 ; clock25    ; clock25  ; None                        ; None                      ; 2.346 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg6 ; clock25    ; clock25  ; None                        ; None                      ; 2.153 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                            ;                                                                                                                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                        ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                                                                                ; To Clock ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock25  ;
; N/A   ; None         ; 1.264 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock25  ;
; N/A   ; None         ; 1.264 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; clock25  ;
; N/A   ; None         ; 1.264 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; clock25  ;
; N/A   ; None         ; 1.264 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; clock25  ;
; N/A   ; None         ; 1.264 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; clock25  ;
; N/A   ; None         ; 1.264 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; clock25  ;
; N/A   ; None         ; 1.264 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; clock25  ;
; N/A   ; None         ; 1.264 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; clock25  ;
; N/A   ; None         ; 1.264 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; clock25  ;
; N/A   ; None         ; 1.264 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock25  ;
; N/A   ; None         ; 1.264 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock25  ;
; N/A   ; None         ; 1.075 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; clock25  ;
; N/A   ; None         ; 1.075 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; clock25  ;
; N/A   ; None         ; 1.075 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; clock25  ;
; N/A   ; None         ; 1.075 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; clock25  ;
; N/A   ; None         ; 1.075 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; clock25  ;
; N/A   ; None         ; 1.062 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock25  ;
; N/A   ; None         ; 1.062 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; clock25  ;
; N/A   ; None         ; 1.062 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; clock25  ;
; N/A   ; None         ; 1.062 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; clock25  ;
; N/A   ; None         ; 1.062 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; clock25  ;
; N/A   ; None         ; 1.062 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; clock25  ;
; N/A   ; None         ; 1.062 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; clock25  ;
; N/A   ; None         ; 1.062 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; clock25  ;
; N/A   ; None         ; 1.062 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; clock25  ;
; N/A   ; None         ; 1.062 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock25  ;
; N/A   ; None         ; 1.062 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock25  ;
; N/A   ; None         ; 0.873 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; clock25  ;
; N/A   ; None         ; 0.873 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; clock25  ;
; N/A   ; None         ; 0.873 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; clock25  ;
; N/A   ; None         ; 0.873 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; clock25  ;
; N/A   ; None         ; 0.873 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; clock25  ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                               ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                              ; To           ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+
; N/A   ; None         ; 7.356 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                 ; outCRC[28]   ; clock25    ;
; N/A   ; None         ; 7.294 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                 ; outCRC[29]   ; clock25    ;
; N/A   ; None         ; 7.249 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; outCRC[17]   ; clock25    ;
; N/A   ; None         ; 7.233 ns   ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[1] ; out_input[1] ; clock25    ;
; N/A   ; None         ; 7.208 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; outCRC[20]   ; clock25    ;
; N/A   ; None         ; 7.191 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; outCRC[11]   ; clock25    ;
; N/A   ; None         ; 7.087 ns   ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[0] ; out_input[0] ; clock25    ;
; N/A   ; None         ; 7.077 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; outCRC[15]   ; clock25    ;
; N/A   ; None         ; 7.049 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; outCRC[12]   ; clock25    ;
; N/A   ; None         ; 6.942 ns   ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2] ; out_input[2] ; clock25    ;
; N/A   ; None         ; 6.929 ns   ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[3] ; out_input[3] ; clock25    ;
; N/A   ; None         ; 6.897 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; outCRC[8]    ; clock25    ;
; N/A   ; None         ; 6.875 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; outCRC[6]    ; clock25    ;
; N/A   ; None         ; 6.858 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; outCRC[0]    ; clock25    ;
; N/A   ; None         ; 6.845 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; outCRC[18]   ; clock25    ;
; N/A   ; None         ; 6.834 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                 ; outCRC[25]   ; clock25    ;
; N/A   ; None         ; 6.833 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; outCRC[22]   ; clock25    ;
; N/A   ; None         ; 6.701 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; outCRC[13]   ; clock25    ;
; N/A   ; None         ; 6.698 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; outCRC[9]    ; clock25    ;
; N/A   ; None         ; 6.696 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; outCRC[4]    ; clock25    ;
; N/A   ; None         ; 6.689 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; outCRC[10]   ; clock25    ;
; N/A   ; None         ; 6.670 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; outCRC[5]    ; clock25    ;
; N/A   ; None         ; 6.653 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                 ; outCRC[30]   ; clock25    ;
; N/A   ; None         ; 6.653 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                 ; outCRC[26]   ; clock25    ;
; N/A   ; None         ; 6.652 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; outCRC[19]   ; clock25    ;
; N/A   ; None         ; 6.634 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; outCRC[21]   ; clock25    ;
; N/A   ; None         ; 6.612 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                 ; outCRC[24]   ; clock25    ;
; N/A   ; None         ; 6.597 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                 ; outCRC[31]   ; clock25    ;
; N/A   ; None         ; 6.474 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; outCRC[1]    ; clock25    ;
; N/A   ; None         ; 6.472 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; outCRC[7]    ; clock25    ;
; N/A   ; None         ; 6.442 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; outCRC[14]   ; clock25    ;
; N/A   ; None         ; 6.417 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; outCRC[2]    ; clock25    ;
; N/A   ; None         ; 6.414 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; outCRC[23]   ; clock25    ;
; N/A   ; None         ; 6.405 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; outCRC[3]    ; clock25    ;
; N/A   ; None         ; 6.402 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                 ; outCRC[27]   ; clock25    ;
; N/A   ; None         ; 6.395 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; outCRC[16]   ; clock25    ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                               ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                                                                                ; To Clock ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.150 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; clock25  ;
; N/A           ; None        ; 0.148 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; clock25  ;
; N/A           ; None        ; 0.147 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; clock25  ;
; N/A           ; None        ; 0.145 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; clock25  ;
; N/A           ; None        ; 0.144 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; clock25  ;
; N/A           ; None        ; 0.107 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock25  ;
; N/A           ; None        ; 0.107 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock25  ;
; N/A           ; None        ; 0.105 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; clock25  ;
; N/A           ; None        ; 0.105 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock25  ;
; N/A           ; None        ; 0.099 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; clock25  ;
; N/A           ; None        ; 0.098 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; clock25  ;
; N/A           ; None        ; 0.098 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; clock25  ;
; N/A           ; None        ; 0.021 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock25  ;
; N/A           ; None        ; 0.020 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; clock25  ;
; N/A           ; None        ; 0.018 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock25  ;
; N/A           ; None        ; 0.016 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; clock25  ;
; N/A           ; None        ; 0.016 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; clock25  ;
; N/A           ; None        ; 0.016 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock25  ;
; N/A           ; None        ; 0.016 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock25  ;
; N/A           ; None        ; 0.015 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock25  ;
; N/A           ; None        ; 0.014 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; clock25  ;
; N/A           ; None        ; 0.014 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; clock25  ;
; N/A           ; None        ; 0.013 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; clock25  ;
; N/A           ; None        ; 0.013 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock25  ;
; N/A           ; None        ; 0.012 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; clock25  ;
; N/A           ; None        ; -0.066 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; clock25  ;
; N/A           ; None        ; -0.066 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; clock25  ;
; N/A           ; None        ; -0.070 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; clock25  ;
; N/A           ; None        ; -0.070 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; clock25  ;
; N/A           ; None        ; -0.151 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; clock25  ;
; N/A           ; None        ; -0.155 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; clock25  ;
; N/A           ; None        ; -0.156 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock25  ;
; N/A           ; None        ; -0.643 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; clock25  ;
; N/A           ; None        ; -0.643 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; clock25  ;
; N/A           ; None        ; -0.643 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; clock25  ;
; N/A           ; None        ; -0.643 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; clock25  ;
; N/A           ; None        ; -0.643 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; clock25  ;
; N/A           ; None        ; -0.832 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock25  ;
; N/A           ; None        ; -0.832 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; clock25  ;
; N/A           ; None        ; -0.832 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; clock25  ;
; N/A           ; None        ; -0.832 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; clock25  ;
; N/A           ; None        ; -0.832 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; clock25  ;
; N/A           ; None        ; -0.832 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; clock25  ;
; N/A           ; None        ; -0.832 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; clock25  ;
; N/A           ; None        ; -0.832 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; clock25  ;
; N/A           ; None        ; -0.832 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; clock25  ;
; N/A           ; None        ; -0.832 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock25  ;
; N/A           ; None        ; -0.832 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock25  ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Apr 28 16:59:02 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock25" is an undefined clock
Info: Clock "clock25" has Internal fmax of 300.3 MHz between source register "MII_to_RCV:phy_inst|addr_curr[6]" and destination register "MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]" (period= 3.33 ns)
    Info: + Longest register to register delay is 3.116 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y6_N21; Fanout = 2; REG Node = 'MII_to_RCV:phy_inst|addr_curr[6]'
        Info: 2: + IC(0.332 ns) + CELL(0.398 ns) = 0.730 ns; Loc. = LCCOMB_X14_Y6_N18; Fanout = 1; COMB Node = 'MII_to_RCV:phy_inst|Equal1~0'
        Info: 3: + IC(0.251 ns) + CELL(0.388 ns) = 1.369 ns; Loc. = LCCOMB_X14_Y6_N16; Fanout = 2; COMB Node = 'MII_to_RCV:phy_inst|Equal1~2'
        Info: 4: + IC(0.437 ns) + CELL(0.419 ns) = 2.225 ns; Loc. = LCCOMB_X15_Y6_N30; Fanout = 12; COMB Node = 'MII_to_RCV:phy_inst|Selector3~1'
        Info: 5: + IC(0.232 ns) + CELL(0.659 ns) = 3.116 ns; Loc. = LCFF_X15_Y6_N7; Fanout = 4; REG Node = 'MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]'
        Info: Total cell delay = 1.864 ns ( 59.82 % )
        Info: Total interconnect delay = 1.252 ns ( 40.18 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clock25" to destination register is 2.674 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'clock25'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 72; COMB Node = 'clock25~clkctrl'
            Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X15_Y6_N7; Fanout = 4; REG Node = 'MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.536 ns ( 57.44 % )
            Info: Total interconnect delay = 1.138 ns ( 42.56 % )
        Info: - Longest clock path from clock "clock25" to source register is 2.674 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'clock25'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 72; COMB Node = 'clock25~clkctrl'
            Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X14_Y6_N21; Fanout = 2; REG Node = 'MII_to_RCV:phy_inst|addr_curr[6]'
            Info: Total cell delay = 1.536 ns ( 57.44 % )
            Info: Total interconnect delay = 1.138 ns ( 42.56 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24]" (data pin = "init", clock pin = "clock25") is 1.488 ns
    Info: + Longest pin to register delay is 4.206 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 33; PIN Node = 'init'
        Info: 2: + IC(1.494 ns) + CELL(0.420 ns) = 2.893 ns; Loc. = LCCOMB_X18_Y33_N26; Fanout = 32; COMB Node = 'crc32x4r:crc_inst|crcreg_clock_enable'
        Info: 3: + IC(0.653 ns) + CELL(0.660 ns) = 4.206 ns; Loc. = LCFF_X16_Y33_N3; Fanout = 2; REG Node = 'crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24]'
        Info: Total cell delay = 2.059 ns ( 48.95 % )
        Info: Total interconnect delay = 2.147 ns ( 51.05 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock25" to destination register is 2.682 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'clock25'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 72; COMB Node = 'clock25~clkctrl'
        Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X16_Y33_N3; Fanout = 2; REG Node = 'crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24]'
        Info: Total cell delay = 1.536 ns ( 57.27 % )
        Info: Total interconnect delay = 1.146 ns ( 42.73 % )
Info: tco from clock "clock25" to destination pin "outCRC[28]" through register "crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28]" is 7.356 ns
    Info: + Longest clock path from clock "clock25" to source register is 2.685 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'clock25'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 72; COMB Node = 'clock25~clkctrl'
        Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.685 ns; Loc. = LCFF_X18_Y33_N5; Fanout = 6; REG Node = 'crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28]'
        Info: Total cell delay = 1.536 ns ( 57.21 % )
        Info: Total interconnect delay = 1.149 ns ( 42.79 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.421 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y33_N5; Fanout = 6; REG Node = 'crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28]'
        Info: 2: + IC(1.632 ns) + CELL(2.789 ns) = 4.421 ns; Loc. = PIN_F6; Fanout = 0; PIN Node = 'outCRC[28]'
        Info: Total cell delay = 2.789 ns ( 63.09 % )
        Info: Total interconnect delay = 1.632 ns ( 36.91 % )
Info: th for register "crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21]" (data pin = "init", clock pin = "clock25") is 0.150 ns
    Info: + Longest clock path from clock "clock25" to destination register is 2.685 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'clock25'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 72; COMB Node = 'clock25~clkctrl'
        Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.685 ns; Loc. = LCFF_X18_Y33_N11; Fanout = 2; REG Node = 'crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21]'
        Info: Total cell delay = 1.536 ns ( 57.21 % )
        Info: Total interconnect delay = 1.149 ns ( 42.79 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.801 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 33; PIN Node = 'init'
        Info: 2: + IC(1.496 ns) + CELL(0.242 ns) = 2.717 ns; Loc. = LCCOMB_X18_Y33_N10; Fanout = 1; COMB Node = 'crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~23'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.801 ns; Loc. = LCFF_X18_Y33_N11; Fanout = 2; REG Node = 'crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21]'
        Info: Total cell delay = 1.305 ns ( 46.59 % )
        Info: Total interconnect delay = 1.496 ns ( 53.41 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 163 megabytes
    Info: Processing ended: Tue Apr 28 16:59:02 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


