// Seed: 3047583355
module module_0;
  logic [-1 : {  1  -  -1  {  -1  }  }] id_1;
  wire id_2 = id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd17,
    parameter id_3 = 32'd18,
    parameter id_4 = 32'd45
) (
    _id_1
);
  inout wire _id_1;
  parameter id_2 = -1;
  logic _id_3;
  logic _id_4;
  ;
  integer id_5[~  id_1 : id_4];
  ;
  module_0 modCall_1 ();
  assign id_4 = id_4;
  logic [(  -1  )  >  id_1 : id_3] id_6 = id_3, id_7;
  wire id_8, id_9;
  assign id_6 = -1 & -1;
endmodule
