
<dsp-builder xmlns="http://www.altera.com/ns/2011/dsp-builder">

  <design version="1.2">
    <param name="designGenerator">"DSP Builder"</param>
    <param name="designGeneratorVersion">"22.4 b "</param>
    <param name="fastSimGenerationEnabled">false</param>
    <param name="generateAbsoluteOutputPath">"/mnt/media/Drive_I/Projects/Annamalai/IN_Phipps_peak/Azure/IN-PhippsPeak_FPGA/src/dspba/mdl/prach_long/../../rtl/longprach_rtl"</param>
    <param name="generateLanguage">SystemVerilog</param>
    <param name="generateOutputPath">"../../rtl/longprach_rtl"</param>
    <param name="generateSingleConduitInterface">true</param>
    <param name="generateSubPath">LongPRACH_sim</param>
    <param name="libWrapperDefaultInstanceCount">1</param>
    <param name="libWrapperFunctionName">""</param>
    <param name="libWrapperGenerationEnabled">false</param>
    <param name="libWrapperIsVariableLatency">false</param>
    <param name="libWrapperPackValidInData">false</param>
    <param name="libWrapperTarget">libWrapperTargetOCL</param>
    <param name="libWrapperType">libWrapperTypeStateful</param>
    <model name="FiniteStateMachine">
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^6)</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/S2B/S2B_control/Mem_rd_control/Mem_rd_sub1/Finite State Machine12"</param>
      <param name="synthCircuitTimed">synthNoScheduleNoShuffle</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthNeededForSimulation">true</param>
      <param name="synthOptimize">false</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeCycleAccurate</param>
      <block name="bitJoin_12">
        <param name="0">[/FiniteStateMachine/signalIn_0/1]</param>
        <param name="1">[/FiniteStateMachine/signalIn_0/2]</param>
        <param name="2">[/FiniteStateMachine/reg_11/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_2">
        <param name="0">[/FiniteStateMachine/reg_6/primWireOut]</param>
        <param name="1">[/FiniteStateMachine/signalIn_0/0]</param>
        <param name="2">[/FiniteStateMachine/nor_1/primWireOut]</param>
        <param name="3">[/FiniteStateMachine/signalIn_0/3]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_7">
        <param name="0">[/FiniteStateMachine/signalIn_0/3]</param>
        <param name="1">[/FiniteStateMachine/bitSelect_4/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_14">
        <param name="0">[/FiniteStateMachine/lut_13/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_15">
        <param name="0">[/FiniteStateMachine/lut_13/primWireOut]</param>
        <param name="bitSelectBitOffset">1</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_16">
        <param name="0">[/FiniteStateMachine/lut_13/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_4">
        <param name="0">[/FiniteStateMachine/lut_3/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_8">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="input">
        <param name="blockType">inputBlock</param>
        <wire name="(1 go)"/>
        <wire name="(2 WbaNERba)"/>
        <wire name="(3 LastRd)"/>
        <wire name="(4 ena)"/>
      </block>
      <block name="lut_13">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 3 0 3 1 1 4 4)</param>
        <param name="lutPortAddr">[/FiniteStateMachine/bitJoin_12/primWireOut]</param>
        <param name="lutType">(typeUFixed 3 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="lut_3">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 1 0 1 0 1 0 1 0 1 1 1 0 2 2 2)</param>
        <param name="lutPortAddr">[/FiniteStateMachine/bitJoin_2/primWireOut]</param>
        <param name="lutType">(typeUFixed 2 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="mux_9">
        <param name="0">[/FiniteStateMachine/reg_11/primWireOut]</param>
        <param name="1">[/FiniteStateMachine/const_8/primWireOut]</param>
        <param name="2">[/FiniteStateMachine/reg_11/primWireOut]</param>
        <param name="3">[/FiniteStateMachine/bitSelect_14/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/FiniteStateMachine/bitJoin_7/primWireOut]</param>
        <wire name="primWireOut"/>
      </block>
      <block name="nor_1">
        <param name="0">[/FiniteStateMachine/bitSelect_14/primWireOut]</param>
        <param name="blockType">norReduceBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="output">
        <param name="blockType">outputBlock</param>
        <param name="(1 S2B_ToggleRba)">[/FiniteStateMachine/signalOut_17/0]</param>
        <param name="(2 S2B_Go)">[/FiniteStateMachine/signalOut_17/1]</param>
      </block>
      <block name="reg_11">
        <param name="0">[/FiniteStateMachine/mux_9/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="reg_6">
        <param name="0">[/FiniteStateMachine/bitSelect_4/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="signalIn_0">
        <param name="0">[/FiniteStateMachine/input/(1 go)]</param>
        <param name="1">[/FiniteStateMachine/input/(2 WbaNERba)]</param>
        <param name="2">[/FiniteStateMachine/input/(3 LastRd)]</param>
        <param name="3">[/FiniteStateMachine/input/(4 ena)]</param>
        <param name="blockType">signalInBlock</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
      </block>
      <block name="signalOut_17">
        <param name="0">[/FiniteStateMachine/bitSelect_15/primWireOut]</param>
        <param name="1">[/FiniteStateMachine/bitSelect_16/primWireOut]</param>
        <param name="blockType">signalOutBlock</param>
        <wire name="0"/>
        <wire name="1"/>
      </block>
      <block name="typepin_10">
        <param name="0">[/FiniteStateMachine/mux_9/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin LastRd)">
        <param name="0">[/FiniteStateMachine/input/(3 LastRd)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin WbaNERba)">
        <param name="0">[/FiniteStateMachine/input/(2 WbaNERba)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin ena)">
        <param name="0">[/FiniteStateMachine/input/(4 ena)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin go)">
        <param name="0">[/FiniteStateMachine/input/(1 go)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="generateHwTcl">true</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkHasDeviceBlock">true</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap"</param>
      <param name="simulinkPortData">(((4 RFN false ^4 12 0 1) (20 RFN_cplane false ^4 12 0 1) (13 SubFrame_cplane false ^4 8 0 1) (9 c_m_plane_sel true false false false 1 0 1) (16 ch0_info false ^4 16 0 1) (17 ch1_info false ^4 16 0 1) (18 ch2_info false ^4 16 0 1) (19 ch3_info false ^4 16 0 1) (2 chin0 false ^4 8 0 1) (7 cp_len false ^4 21 0 1) (3 din0 false true false true 16 14 1) (11 filt_flush_en true false false false 1 0 1) (15 gain_im false ^4 16 14 1) (14 gain_re false ^4 16 14 1) (8 offset false ^4 21 0 1) (6 prach_cfg_idx false ^4 16 0 1) (10 prach_tech true false false false 1 0 1) (12 start_sym false ^4 4 0 1) (5 subframe false ^4 8 0 1) (1 vin0 true false false false 1 0 1)) ((4 TimeReference false ^4 32 0 1) (6 ch_info false ^4 16 0 1) (3 cout false ^4 8 0 1) (1 dout false true false true 16 8 1) (5 version_info false ^4 32 0 1) (2 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthOutputMode">synthOutputHDLRoot</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <param name="synthTopLevel">true</param>
      <block name="LongPRACH_DUT">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 12 0 ^4) (1 8 0 ^4) (1 16 0 ^4) (1 21 0 ^4) (1 21 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 8 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 16 0 ^4) ^4 (1 12 0 ^4) (1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 32 0 ^4) (1 32 0 ^4) (1 16 0 ^4))</param>
        <param name="(1 vin0)">[/LongPRACH_sim_prach_wrap/inputBlock/(1 vin0)]</param>
        <param name="(2 chin0)">[/LongPRACH_sim_prach_wrap/inputBlock/(2 chin0)]</param>
        <param name="(3 din0)">[/LongPRACH_sim_prach_wrap/inputBlock/(3 din0)]</param>
        <param name="(4 RFN)">[/LongPRACH_sim_prach_wrap/inputBlock/(4 RFN)]</param>
        <param name="(5 subframe)">[/LongPRACH_sim_prach_wrap/inputBlock/(5 subframe)]</param>
        <param name="(6 prach_cfg_idx)">[/LongPRACH_sim_prach_wrap/inputBlock/(6 prach_cfg_idx)]</param>
        <param name="(7 cp_len)">[/LongPRACH_sim_prach_wrap/inputBlock/(7 cp_len)]</param>
        <param name="(8 offset)">[/LongPRACH_sim_prach_wrap/inputBlock/(8 offset)]</param>
        <param name="(9 c_m_plane_sel)">[/LongPRACH_sim_prach_wrap/inputBlock/(9 c_m_plane_sel)]</param>
        <param name="(10 prach_tech)">[/LongPRACH_sim_prach_wrap/inputBlock/(10 prach_tech)]</param>
        <param name="(11 filt_flush_en)">[/LongPRACH_sim_prach_wrap/inputBlock/(11 filt_flush_en)]</param>
        <param name="(12 start_sym)">[/LongPRACH_sim_prach_wrap/inputBlock/(12 start_sym)]</param>
        <param name="(13 SubFrame_cplane)">[/LongPRACH_sim_prach_wrap/inputBlock/(13 SubFrame_cplane)]</param>
        <param name="(14 gain_re)">[/LongPRACH_sim_prach_wrap/inputBlock/(14 gain_re)]</param>
        <param name="(15 gain_im)">[/LongPRACH_sim_prach_wrap/inputBlock/(15 gain_im)]</param>
        <param name="(16 ch0_info)">[/LongPRACH_sim_prach_wrap/inputBlock/(16 ch0_info)]</param>
        <param name="(17 ch1_info)">[/LongPRACH_sim_prach_wrap/inputBlock/(17 ch1_info)]</param>
        <param name="(18 ch2_info)">[/LongPRACH_sim_prach_wrap/inputBlock/(18 ch2_info)]</param>
        <param name="(19 ch3_info)">[/LongPRACH_sim_prach_wrap/inputBlock/(19 ch3_info)]</param>
        <param name="(20 RFN_cplane)">[/LongPRACH_sim_prach_wrap/inputBlock/(20 RFN_cplane)]</param>
        <wire name="(1 dout)"/>
        <wire name="(2 vout)"/>
        <wire name="(3 cout)"/>
        <wire name="(4 TimeReference)"/>
        <wire name="(5 version_info)"/>
        <wire name="(6 ch_info)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 12 0 ^4) (1 8 0 ^4) (1 16 0 ^4) (1 21 0 ^4) (1 21 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 8 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 16 0 ^4) ^4 (1 12 0 ^4))</param>
        <wire name="(1 vin0)"/>
        <wire name="(2 chin0)"/>
        <wire name="(3 din0)"/>
        <wire name="(4 RFN)"/>
        <wire name="(5 subframe)"/>
        <wire name="(6 prach_cfg_idx)"/>
        <wire name="(7 cp_len)"/>
        <wire name="(8 offset)"/>
        <wire name="(9 c_m_plane_sel)"/>
        <wire name="(10 prach_tech)"/>
        <wire name="(11 filt_flush_en)"/>
        <wire name="(12 start_sym)"/>
        <wire name="(13 SubFrame_cplane)"/>
        <wire name="(14 gain_re)"/>
        <wire name="(15 gain_im)"/>
        <wire name="(16 ch0_info)"/>
        <wire name="(17 ch1_info)"/>
        <wire name="(18 ch2_info)"/>
        <wire name="(19 ch3_info)"/>
        <wire name="(20 RFN_cplane)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="metadataTuple">()</param>
        <param name="(1 dout)">[/LongPRACH_sim_prach_wrap/LongPRACH_DUT/(1 dout)]</param>
        <param name="(2 vout)">[/LongPRACH_sim_prach_wrap/LongPRACH_DUT/(2 vout)]</param>
        <param name="(3 cout)">[/LongPRACH_sim_prach_wrap/LongPRACH_DUT/(3 cout)]</param>
        <param name="(4 TimeReference)">[/LongPRACH_sim_prach_wrap/LongPRACH_DUT/(4 TimeReference)]</param>
        <param name="(5 version_info)">[/LongPRACH_sim_prach_wrap/LongPRACH_DUT/(5 version_info)]</param>
        <param name="(6 ch_info)">[/LongPRACH_sim_prach_wrap/LongPRACH_DUT/(6 ch_info)]</param>
      </block>
      <block name="(pin (1 dout))">
        <param name="0">[/LongPRACH_sim_prach_wrap/LongPRACH_DUT/(1 dout)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeComplex (typeSFixed 8 8))</param>
      </block>
      <block name="(pin (1 vin0))">
        <param name="0">[/LongPRACH_sim_prach_wrap/inputBlock/(1 vin0)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (2 chin0))">
        <param name="0">[/LongPRACH_sim_prach_wrap/inputBlock/(2 chin0)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(pin (2 vout))">
        <param name="0">[/LongPRACH_sim_prach_wrap/LongPRACH_DUT/(2 vout)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (3 cout))">
        <param name="0">[/LongPRACH_sim_prach_wrap/LongPRACH_DUT/(3 cout)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(pin (3 din0))">
        <param name="0">[/LongPRACH_sim_prach_wrap/inputBlock/(3 din0)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 2 14))</param>
      </block>
      <block name="(pin (4 RFN))">
        <param name="0">[/LongPRACH_sim_prach_wrap/inputBlock/(4 RFN)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 12 0)</param>
      </block>
      <block name="(pin (4 TimeReference))">
        <param name="0">[/LongPRACH_sim_prach_wrap/LongPRACH_DUT/(4 TimeReference)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 32 0)</param>
      </block>
      <block name="(pin (5 subframe))">
        <param name="0">[/LongPRACH_sim_prach_wrap/inputBlock/(5 subframe)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(pin (5 version_info))">
        <param name="0">[/LongPRACH_sim_prach_wrap/LongPRACH_DUT/(5 version_info)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 32 0)</param>
      </block>
      <block name="(pin (6 ch_info))">
        <param name="0">[/LongPRACH_sim_prach_wrap/LongPRACH_DUT/(6 ch_info)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 16 0)</param>
      </block>
      <block name="(pin (6 prach_cfg_idx))">
        <param name="0">[/LongPRACH_sim_prach_wrap/inputBlock/(6 prach_cfg_idx)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 16 0)</param>
      </block>
      <block name="(pin (7 cp_len))">
        <param name="0">[/LongPRACH_sim_prach_wrap/inputBlock/(7 cp_len)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 21 0)</param>
      </block>
      <block name="(pin (8 offset))">
        <param name="0">[/LongPRACH_sim_prach_wrap/inputBlock/(8 offset)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 21 0)</param>
      </block>
      <block name="(pin (9 c_m_plane_sel))">
        <param name="0">[/LongPRACH_sim_prach_wrap/inputBlock/(9 c_m_plane_sel)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (10 prach_tech))">
        <param name="0">[/LongPRACH_sim_prach_wrap/inputBlock/(10 prach_tech)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (11 filt_flush_en))">
        <param name="0">[/LongPRACH_sim_prach_wrap/inputBlock/(11 filt_flush_en)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (12 start_sym))">
        <param name="0">[/LongPRACH_sim_prach_wrap/inputBlock/(12 start_sym)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
      <block name="(pin (13 SubFrame_cplane))">
        <param name="0">[/LongPRACH_sim_prach_wrap/inputBlock/(13 SubFrame_cplane)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(pin (14 gain_re))">
        <param name="0">[/LongPRACH_sim_prach_wrap/inputBlock/(14 gain_re)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 14)</param>
      </block>
      <block name="(pin (15 gain_im))">
        <param name="0">[/LongPRACH_sim_prach_wrap/inputBlock/(15 gain_im)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 14)</param>
      </block>
      <block name="(pin (16 ch0_info))">
        <param name="0">[/LongPRACH_sim_prach_wrap/inputBlock/(16 ch0_info)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 16 0)</param>
      </block>
      <block name="(pin (17 ch1_info))">
        <param name="0">[/LongPRACH_sim_prach_wrap/inputBlock/(17 ch1_info)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 16 0)</param>
      </block>
      <block name="(pin (18 ch2_info))">
        <param name="0">[/LongPRACH_sim_prach_wrap/inputBlock/(18 ch2_info)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 16 0)</param>
      </block>
      <block name="(pin (19 ch3_info))">
        <param name="0">[/LongPRACH_sim_prach_wrap/inputBlock/(19 ch3_info)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 16 0)</param>
      </block>
      <block name="(pin (20 RFN_cplane))">
        <param name="0">[/LongPRACH_sim_prach_wrap/inputBlock/(20 RFN_cplane)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 12 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 12 0 ^4) (1 8 0 ^4) (1 16 0 ^4) (1 21 0 ^4) (1 21 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 8 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 16 0 ^4) ^4 (1 12 0 ^4) (1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 32 0 ^4) (1 32 0 ^4) (1 16 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT"</param>
      <param name="simulinkPortData">(((4 RFN false ^4 12 0 1) (20 RFN_cplane false ^4 12 0 1) (13 SubFrame_cplane false ^4 8 0 1) (9 c_m_plane_sel true false false false 1 0 1) (16 ch0_info false ^4 16 0 1) (17 ch1_info false ^4 16 0 1) (18 ch2_info false ^4 16 0 1) (19 ch3_info false ^4 16 0 1) (2 chin0 false ^4 8 0 1) (7 cp_len false ^4 21 0 1) (3 din0 false true false true 16 14 1) (11 filt_flush_en true false false false 1 0 1) (15 gain_im false ^4 16 14 1) (14 gain_re false ^4 16 14 1) (8 offset false ^4 21 0 1) (6 prach_cfg_idx false ^4 16 0 1) (10 prach_tech true false false false 1 0 1) (12 start_sym false ^4 4 0 1) (5 subframe false ^4 8 0 1) (1 vin0 true false false false 1 0 1)) ((4 TimeReference false ^4 32 0 1) (6 ch_info false ^4 16 0 1) (3 cout false ^4 8 0 1) (1 dout false true false true 16 8 1) (5 version_info false ^4 32 0 1) (2 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Const10">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 7 0)</param>
        <param name="constValue">93</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 7 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const12">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 10 0)</param>
        <param name="constValue">932</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 16 0)</param>
        <param name="constValue">50688</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const8">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 19 0)</param>
        <param name="constValue">443904</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 19 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Longprach_C_M_plane">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 12 0 ^4) (1 8 0 ^4) (1 16 0 ^4) (1 21 0 ^4) (1 21 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 16 0 ^4) (1 19 0 ^4) (1 7 0 ^4) (1 10 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 8 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 16 0 ^4) ^4 (1 12 0 ^4) (1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 32 0 ^4) (1 32 0 ^4) (1 16 0 ^4))</param>
        <param name="(1 vin0)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/inputBlock/(1 vin0)]</param>
        <param name="(2 chin0)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/inputBlock/(2 chin0)]</param>
        <param name="(3 din0)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/inputBlock/(3 din0)]</param>
        <param name="(4 RFN)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/inputBlock/(4 RFN)]</param>
        <param name="(5 SubFrame)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/inputBlock/(5 subframe)]</param>
        <param name="(6 prach_cfg_idx)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/inputBlock/(6 prach_cfg_idx)]</param>
        <param name="(7 cp_len)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/inputBlock/(7 cp_len)]</param>
        <param name="(8 offset)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/inputBlock/(8 offset)]</param>
        <param name="(9 c_m_plane_sel)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/inputBlock/(9 c_m_plane_sel)]</param>
        <param name="(10 prach_tech)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/inputBlock/(10 prach_tech)]</param>
        <param name="(11 prach_sym_start)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/Const2/primWireOut]</param>
        <param name="(12 prach_sym_end)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/Const8/primWireOut]</param>
        <param name="(13 prach_out_start)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/Const10/primWireOut]</param>
        <param name="(14 prach_out_end)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/Const12/primWireOut]</param>
        <param name="(15 filt_flush_en)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/inputBlock/(11 filt_flush_en)]</param>
        <param name="(16 start_sym)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/inputBlock/(12 start_sym)]</param>
        <param name="(17 SubFrame_cplane)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/inputBlock/(13 SubFrame_cplane)]</param>
        <param name="(18 gain_re)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/inputBlock/(14 gain_re)]</param>
        <param name="(19 gain_im)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/inputBlock/(15 gain_im)]</param>
        <param name="(20 ch0_info)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/inputBlock/(16 ch0_info)]</param>
        <param name="(21 ch1_info)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/inputBlock/(17 ch1_info)]</param>
        <param name="(22 ch2_info)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/inputBlock/(18 ch2_info)]</param>
        <param name="(23 ch3_info)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/inputBlock/(19 ch3_info)]</param>
        <param name="(24 RFN_cplane)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/inputBlock/(20 RFN_cplane)]</param>
        <wire name="(1 dout)"/>
        <wire name="(2 vout)"/>
        <wire name="(3 cout)"/>
        <wire name="(4 TimeReference)"/>
        <wire name="(5 version_info)"/>
        <wire name="(6 ch_info)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 12 0 ^4) (1 8 0 ^4) (1 16 0 ^4) (1 21 0 ^4) (1 21 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 8 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 16 0 ^4) ^4 (1 12 0 ^4))</param>
        <wire name="(1 vin0)"/>
        <wire name="(2 chin0)"/>
        <wire name="(3 din0)"/>
        <wire name="(4 RFN)"/>
        <wire name="(5 subframe)"/>
        <wire name="(6 prach_cfg_idx)"/>
        <wire name="(7 cp_len)"/>
        <wire name="(8 offset)"/>
        <wire name="(9 c_m_plane_sel)"/>
        <wire name="(10 prach_tech)"/>
        <wire name="(11 filt_flush_en)"/>
        <wire name="(12 start_sym)"/>
        <wire name="(13 SubFrame_cplane)"/>
        <wire name="(14 gain_re)"/>
        <wire name="(15 gain_im)"/>
        <wire name="(16 ch0_info)"/>
        <wire name="(17 ch1_info)"/>
        <wire name="(18 ch2_info)"/>
        <wire name="(19 ch3_info)"/>
        <wire name="(20 RFN_cplane)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 32 0 ^4) (1 32 0 ^4) (1 16 0 ^4))</param>
        <param name="(1 dout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/Longprach_C_M_plane/(1 dout)]</param>
        <param name="(2 vout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/Longprach_C_M_plane/(2 vout)]</param>
        <param name="(3 cout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/Longprach_C_M_plane/(3 cout)]</param>
        <param name="(4 TimeReference)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/Longprach_C_M_plane/(4 TimeReference)]</param>
        <param name="(5 version_info)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/Longprach_C_M_plane/(5 version_info)]</param>
        <param name="(6 ch_info)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT/Longprach_C_M_plane/(6 ch_info)]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 12 0 ^4) (1 8 0 ^4) (1 16 0 ^4) (1 21 0 ^4) (1 21 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 16 0 ^4) (1 19 0 ^4) (1 7 0 ^4) (1 10 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 8 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 16 0 ^4) ^4 (1 12 0 ^4) (1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 32 0 ^4) (1 32 0 ^4) (1 16 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane"</param>
      <param name="simulinkPortData">(((4 RFN false ^4 12 0 1) (24 RFN_cplane false ^4 12 0 1) (5 SubFrame false ^4 8 0 1) (17 SubFrame_cplane false ^4 8 0 1) (9 c_m_plane_sel true false false false 1 0 1) (20 ch0_info false ^4 16 0 1) (21 ch1_info false ^4 16 0 1) (22 ch2_info false ^4 16 0 1) (23 ch3_info false ^4 16 0 1) (2 chin0 false ^4 8 0 1) (7 cp_len false ^4 21 0 1) (3 din0 false true false true 16 14 1) (15 filt_flush_en true false false false 1 0 1) (19 gain_im false ^4 16 14 1) (18 gain_re false ^4 16 14 1) (8 offset false ^4 21 0 1) (6 prach_cfg_idx false ^4 16 0 1) (14 prach_out_end false ^4 10 0 1) (13 prach_out_start false ^4 7 0 1) (12 prach_sym_end false ^4 19 0 1) (11 prach_sym_start false ^4 16 0 1) (10 prach_tech true false false false 1 0 1) (16 start_sym false ^4 4 0 1) (1 vin0 true false false false 1 0 1)) ((4 TimeReference false ^4 32 0 1) (6 ch_info false ^4 16 0 1) (3 cout false ^4 8 0 1) (1 dout false true false true 16 8 1) (5 version_info false ^4 32 0 1) (2 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Const6">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 32 0)</param>
        <param name="constValue">513</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 32 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="LongPRACH_core">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 32 0 ^4) (1 22 0 ^4) (1 23 0 ^4) (1 7 0 ^4) (1 10 0 ^4) (1 1 0 ^4) (1 16 14 0 0 1) (1 16 0 ^4) ^4 (1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 32 0 ^4) (1 16 0 ^4))</param>
        <param name="(1 din)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/MUX_ConfigId/(1 dout)]</param>
        <param name="(2 vin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/MUX_ConfigId/(2 vout)]</param>
        <param name="(3 cin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/MUX_ConfigId/(3 cout)]</param>
        <param name="(4 TimeRef)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/MUX_ConfigId/(4 TimeReference)]</param>
        <param name="(5 cp_start)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/MUX_ConfigId/(5 cp_start)]</param>
        <param name="(6 gt_end)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/MUX_ConfigId/(6 gt_end)]</param>
        <param name="(7 prach_outstart)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/MUX_ConfigId/(7 prach_outstart)]</param>
        <param name="(8 prach_outend)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/MUX_ConfigId/(8 prach_outend)]</param>
        <param name="(9 filt_flush_en)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/inputBlock/(15 filt_flush_en)]</param>
        <param name="(10 gainin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/"Real-Imag to
Complex"/complexPackWireOut]</param>
        <param name="(11 ch0_info)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/inputBlock/(20 ch0_info)]</param>
        <param name="(12 ch1_info)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/inputBlock/(21 ch1_info)]</param>
        <param name="(13 ch2_info)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/inputBlock/(22 ch2_info)]</param>
        <param name="(14 ch3_info)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/inputBlock/(23 ch3_info)]</param>
        <wire name="(1 dout)"/>
        <wire name="(2 vout)"/>
        <wire name="(3 cout)"/>
        <wire name="(4 TimeReference)"/>
        <wire name="(5 ch_info)"/>
      </block>
      <block name="MUX_ConfigId">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 12 0 ^4) (1 8 0 ^4) (1 16 0 ^4) (1 21 0 ^4) (1 21 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 16 0 ^4) (1 19 0 ^4) (1 7 0 ^4) (1 10 0 ^4) (1 4 0 ^4) (1 8 0 ^4) (1 12 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 32 0 ^4) (1 22 0 ^4) (1 23 0 ^4) (1 7 0 ^4) (1 10 0 ^4))</param>
        <param name="(1 din0)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/inputBlock/(3 din0)]</param>
        <param name="(2 vin0)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/inputBlock/(1 vin0)]</param>
        <param name="(3 chin0)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/inputBlock/(2 chin0)]</param>
        <param name="(4 SFN)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/inputBlock/(4 RFN)]</param>
        <param name="(5 SubFrame)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/inputBlock/(5 SubFrame)]</param>
        <param name="(6 prach_config_index)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/inputBlock/(6 prach_cfg_idx)]</param>
        <param name="(7 cp_len)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/inputBlock/(7 cp_len)]</param>
        <param name="(8 offset)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/inputBlock/(8 offset)]</param>
        <param name="(9 c_m_plane_sel)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/inputBlock/(9 c_m_plane_sel)]</param>
        <param name="(10 prach_tech)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/inputBlock/(10 prach_tech)]</param>
        <param name="(11 prcah_sym_start)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/inputBlock/(11 prach_sym_start)]</param>
        <param name="(12 prcah_sym_end)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/inputBlock/(12 prach_sym_end)]</param>
        <param name="(13 prach_out_start)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/inputBlock/(13 prach_out_start)]</param>
        <param name="(14 prach_out_end)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/inputBlock/(14 prach_out_end)]</param>
        <param name="(15 start_sym)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/inputBlock/(16 start_sym)]</param>
        <param name="(16 Subframe_cplane)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/inputBlock/(17 SubFrame_cplane)]</param>
        <param name="(17 SFN_cplane)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/inputBlock/(24 RFN_cplane)]</param>
        <wire name="(1 dout)"/>
        <wire name="(2 vout)"/>
        <wire name="(3 cout)"/>
        <wire name="(4 TimeReference)"/>
        <wire name="(5 cp_start)"/>
        <wire name="(6 gt_end)"/>
        <wire name="(7 prach_outstart)"/>
        <wire name="(8 prach_outend)"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/inputBlock/(19 gain_im)]</param>
        <param name="complexPackPortReal">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/inputBlock/(18 gain_re)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 0 0) (1 16 14 0 0 0) (1 16 14 0 0 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 12 0 ^4) (1 8 0 ^4) (1 16 0 ^4) (1 21 0 ^4) (1 21 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 16 0 ^4) (1 19 0 ^4) (1 7 0 ^4) (1 10 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 8 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 16 0 ^4) ^4 (1 12 0 ^4))</param>
        <wire name="(1 vin0)"/>
        <wire name="(2 chin0)"/>
        <wire name="(3 din0)"/>
        <wire name="(4 RFN)"/>
        <wire name="(5 SubFrame)"/>
        <wire name="(6 prach_cfg_idx)"/>
        <wire name="(7 cp_len)"/>
        <wire name="(8 offset)"/>
        <wire name="(9 c_m_plane_sel)"/>
        <wire name="(10 prach_tech)"/>
        <wire name="(11 prach_sym_start)"/>
        <wire name="(12 prach_sym_end)"/>
        <wire name="(13 prach_out_start)"/>
        <wire name="(14 prach_out_end)"/>
        <wire name="(15 filt_flush_en)"/>
        <wire name="(16 start_sym)"/>
        <wire name="(17 SubFrame_cplane)"/>
        <wire name="(18 gain_re)"/>
        <wire name="(19 gain_im)"/>
        <wire name="(20 ch0_info)"/>
        <wire name="(21 ch1_info)"/>
        <wire name="(22 ch2_info)"/>
        <wire name="(23 ch3_info)"/>
        <wire name="(24 RFN_cplane)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 32 0 ^4) (1 32 0 ^4) (1 16 0 ^4))</param>
        <param name="(1 dout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/LongPRACH_core/(1 dout)]</param>
        <param name="(2 vout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/LongPRACH_core/(2 vout)]</param>
        <param name="(3 cout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/LongPRACH_core/(3 cout)]</param>
        <param name="(4 TimeReference)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/LongPRACH_core/(4 TimeReference)]</param>
        <param name="(5 version_info)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/Const6/primWireOut]</param>
        <param name="(6 ch_info)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane/LongPRACH_core/(5 ch_info)]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 32 0 ^4) (1 22 0 ^4) (1 23 0 ^4) (1 7 0 ^4) (1 10 0 ^4) (1 1 0 ^4) (1 16 14 0 0 1) (1 16 0 ^4) ^4 (1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 32 0 ^4) (1 16 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core"</param>
      <param name="simulinkPortData">(((4 TimeRef false ^4 32 0 1) (11 ch0_info false ^4 16 0 1) (12 ch1_info false ^4 16 0 1) (13 ch2_info false ^4 16 0 1) (14 ch3_info false ^4 16 0 1) (3 cin false ^4 8 0 1) (5 cp_start false ^4 22 0 1) (1 din false true false true 16 14 1) (9 filt_flush_en true false false false 1 0 1) (10 gainin false false false true 16 14 1) (6 gt_end false ^4 23 0 1) (8 prach_outend false ^4 10 0 1) (7 prach_outstart false ^4 7 0 1) (2 vin true false false false 1 0 1)) ((4 TimeReference false ^4 32 0 1) (5 ch_info false ^4 16 0 1) (3 cout false ^4 8 0 1) (1 dout false true false true 16 8 1) (2 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="CP_REMOVAL">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 22 0 ^4) (1 23 0 ^4) (1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 din)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/inputBlock/(1 din)]</param>
        <param name="(2 vin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/inputBlock/(2 vin)]</param>
        <param name="(3 cin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/inputBlock/(3 cin)]</param>
        <param name="(4 cp_start)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/inputBlock/(5 cp_start)]</param>
        <param name="(5 gt_end)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/inputBlock/(6 gt_end)]</param>
        <param name="(6 filt_flush_en)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/inputBlock/(9 filt_flush_en)]</param>
        <wire name="(1 dout)"/>
        <wire name="(2 vout)"/>
        <wire name="(3 cout)"/>
        <wire name="(4 filt_flush)"/>
        <wire name="(5 sync_out)"/>
      </block>
      <block name="Const6">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DECIMATION1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 din)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/MIXER/(1 dout)]</param>
        <param name="(2 vin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/MIXER/(2 vout)]</param>
        <param name="(3 cin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/MIXER/(3 cout)]</param>
        <param name="(4 filt_flush)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/CP_REMOVAL/(4 filt_flush)]</param>
        <wire name="(1 dout)"/>
        <wire name="(2 vout)"/>
        <wire name="(3 cout)"/>
      </block>
      <block name="FFTShift">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift]</param>
        <param name="simulinkExtraCacheKeys">((1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 data_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/S2B_FFT/(1 dout)]</param>
        <param name="(2 data_valid)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/S2B_FFT/(2 vout)]</param>
        <param name="(3 chin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/S2B_FFT/(3 cout)]</param>
        <wire name="(1 data_out)"/>
        <wire name="(2 valid_out)"/>
        <wire name="(3 ch_no)"/>
      </block>
      <block name="MIXER">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 din)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/CP_REMOVAL/(1 dout)]</param>
        <param name="(2 vin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/CP_REMOVAL/(2 vout)]</param>
        <param name="(3 chin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/CP_REMOVAL/(3 cout)]</param>
        <param name="(4 sync)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/CP_REMOVAL/(5 sync_out)]</param>
        <wire name="(1 dout)"/>
        <wire name="(2 vout)"/>
        <wire name="(3 cout)"/>
      </block>
      <block name="S2B_FFT">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 14 0 0 1) (1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 din)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/DECIMATION1/(1 dout)]</param>
        <param name="(2 vin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/DECIMATION1/(2 vout)]</param>
        <param name="(3 cin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/DECIMATION1/(3 cout)]</param>
        <param name="(4 resetin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/CP_REMOVAL/(5 sync_out)]</param>
        <param name="(5 gainin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/inputBlock/(10 gainin)]</param>
        <wire name="(1 dout)"/>
        <wire name="(2 vout)"/>
        <wire name="(3 cout)"/>
      </block>
      <block name="SYM_SELECT">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT]</param>
        <param name="simulinkExtraCacheKeys">((1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 7 0 ^4) (1 10 0 ^4) (1 16 0 ^4) ^4 (1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 0 ^4))</param>
        <param name="(1 din)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/FFTShift/(1 data_out)]</param>
        <param name="(2 vin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/FFTShift/(2 valid_out)]</param>
        <param name="(3 chin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/FFTShift/(3 ch_no)]</param>
        <param name="(4 TimeRef)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/Const6/primWireOut]</param>
        <param name="(5 prach_outstart)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/inputBlock/(7 prach_outstart)]</param>
        <param name="(6 prach_outend)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/inputBlock/(8 prach_outend)]</param>
        <param name="(7 ch0_info)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/inputBlock/(11 ch0_info)]</param>
        <param name="(8 ch1_info)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/inputBlock/(12 ch1_info)]</param>
        <param name="(9 ch2_info)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/inputBlock/(13 ch2_info)]</param>
        <param name="(10 ch3_info)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/inputBlock/(14 ch3_info)]</param>
        <wire name="(1 dout)"/>
        <wire name="(2 vout)"/>
        <wire name="(3 cout)"/>
        <wire name="(4 TimeReference)"/>
        <wire name="(5 ch_info)"/>
      </block>
      <block name="Timeref_capture_fifo">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 32 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 32 0 ^4))</param>
        <param name="(1 valid_rd_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/S2B_FFT/(2 vout)]</param>
        <param name="(2 valid_wr_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/CP_REMOVAL/(2 vout)]</param>
        <param name="(3 time_ref_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/inputBlock/(4 TimeRef)]</param>
        <param name="(4 channel_wr_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/CP_REMOVAL/(3 cout)]</param>
        <param name="(5 ch_rd_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/S2B_FFT/(3 cout)]</param>
        <wire name="(1 time_ref_out)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 32 0 ^4) (1 22 0 ^4) (1 23 0 ^4) (1 7 0 ^4) (1 10 0 ^4) (1 1 0 ^4) (1 16 14 0 0 1) (1 16 0 ^4) ^4)</param>
        <wire name="(1 din)"/>
        <wire name="(2 vin)"/>
        <wire name="(3 cin)"/>
        <wire name="(4 TimeRef)"/>
        <wire name="(5 cp_start)"/>
        <wire name="(6 gt_end)"/>
        <wire name="(7 prach_outstart)"/>
        <wire name="(8 prach_outend)"/>
        <wire name="(9 filt_flush_en)"/>
        <wire name="(10 gainin)"/>
        <wire name="(11 ch0_info)"/>
        <wire name="(12 ch1_info)"/>
        <wire name="(13 ch2_info)"/>
        <wire name="(14 ch3_info)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 32 0 ^4) (1 16 0 ^4))</param>
        <param name="(1 dout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/SYM_SELECT/(1 dout)]</param>
        <param name="(2 vout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/SYM_SELECT/(2 vout)]</param>
        <param name="(3 cout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/SYM_SELECT/(3 cout)]</param>
        <param name="(4 TimeReference)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/Timeref_capture_fifo/(1 time_ref_out)]</param>
        <param name="(5 ch_info)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core/SYM_SELECT/(5 ch_info)]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 22 0 ^4) (1 23 0 ^4) (1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/CP_REMOVAL"</param>
      <param name="simulinkPortData">(((3 cin false ^4 8 0 1) (4 cp_start false ^4 22 0 1) (1 din false true false true 16 14 1) (6 filt_flush_en true false false false 1 0 1) (5 gt_end false ^4 23 0 1) (2 vin true false false false 1 0 1)) ((3 cout false ^4 8 0 1) (1 dout false true false true 16 14 1) (4 filt_flush true false false false 1 0 1) (5 sync_out true false false false 1 0 1) (2 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="RemoveCP5">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 22 0 ^4) (1 23 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 vin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL/inputBlock/(2 vin)]</param>
        <param name="(2 chin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL/inputBlock/(3 cin)]</param>
        <param name="(3 din)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL/inputBlock/(1 din)]</param>
        <param name="(4 cp_start)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL/inputBlock/(4 cp_start)]</param>
        <param name="(5 gt_end)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL/inputBlock/(5 gt_end)]</param>
        <param name="(6 filt_flush_en)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL/inputBlock/(6 filt_flush_en)]</param>
        <wire name="(1 vout)"/>
        <wire name="(2 cout)"/>
        <wire name="(3 dout)"/>
        <wire name="(4 filt_flush)"/>
        <wire name="(5 sync_out)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 22 0 ^4) (1 23 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 din)"/>
        <wire name="(2 vin)"/>
        <wire name="(3 cin)"/>
        <wire name="(4 cp_start)"/>
        <wire name="(5 gt_end)"/>
        <wire name="(6 filt_flush_en)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 dout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL/RemoveCP5/(3 dout)]</param>
        <param name="(2 vout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL/RemoveCP5/(1 vout)]</param>
        <param name="(3 cout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL/RemoveCP5/(2 cout)]</param>
        <param name="(4 filt_flush)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL/RemoveCP5/(4 filt_flush)]</param>
        <param name="(5 sync_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL/RemoveCP5/(5 sync_out)]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 22 0 ^4) (1 23 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/CP_REMOVAL/RemoveCP5"</param>
      <param name="simulinkPortData">(((2 chin false ^4 8 0 1) (4 cp_start false ^4 22 0 1) (3 din false true false true 16 14 1) (6 filt_flush_en true false false false 1 0 1) (5 gt_end false ^4 23 0 1) (1 vin true false false false 1 0 1)) ((2 cout false ^4 8 0 1) (3 dout false true false true 16 14 1) (4 filt_flush true false false false 1 0 1) (5 sync_out true false false false 1 0 1) (1 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/ChannelIn/wireValid]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/CmpGE_cpstart_PostCast_primWireOut/primWireOut]</param>
        <param name="2">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/CmpLT_gaurdtime_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And2">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/CmpGE_cpstart1_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/CmpLT_gaurdtime1_PostCast_primWireOut/primWireOut]</param>
        <param name="2">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/Convert/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ChannelIn">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/inputBlock/(3 din)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/inputBlock/(4 cp_start)]</param>
        <param name="2">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/inputBlock/(5 gt_end)]</param>
        <param name="3">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/inputBlock/(6 filt_flush_en)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/inputBlock/(2 chin)]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/inputBlock/(1 vin)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 22 0 ^4) (1 23 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 22 0 ^4) (1 23 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/CP_REMOVAL/RemoveCP5/ChannelIn"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/ChannelIn/0]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/And2/primWireOut]</param>
        <param name="2">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/syncgen/(1 q)]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/ChannelIn/wireChannel]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/And1/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/CP_REMOVAL/RemoveCP5/ChannelOut"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="CmpGE_cpstart">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/Counter/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/ChannelIn/1]</param>
        <param name="blockType">cmpGEBlock</param>
        <param name="simulinkExtraCacheKeys">((1 19 0 ^4) (1 22 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE_cpstart1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/Counter/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/Const/primWireOut]</param>
        <param name="blockType">cmpGEBlock</param>
        <param name="simulinkExtraCacheKeys">((1 19 0 ^4) (1 7 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE_cpstart1_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/CmpGE_cpstart1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE_cpstart_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/CmpGE_cpstart/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT_gaurdtime">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/Counter/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/ChannelIn/2]</param>
        <param name="blockType">cmpLTBlock</param>
        <param name="simulinkExtraCacheKeys">((1 19 0 ^4) (1 23 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT_gaurdtime1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/Counter/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/Const1/primWireOut]</param>
        <param name="blockType">cmpLTBlock</param>
        <param name="simulinkExtraCacheKeys">((1 19 0 ^4) (1 15 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT_gaurdtime1_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/CmpLT_gaurdtime1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT_gaurdtime_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/CmpLT_gaurdtime/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 7 0)</param>
        <param name="constValue">100</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 7 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 15 0)</param>
        <param name="constValue">19300</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 15 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/ChannelIn/3]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">491519</param>
        <param name="counterLimit">491520</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/ChannelIn/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 22 0 ^4) (1 23 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 vin)"/>
        <wire name="(2 chin)"/>
        <wire name="(3 din)"/>
        <wire name="(4 cp_start)"/>
        <wire name="(5 gt_end)"/>
        <wire name="(6 filt_flush_en)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 vout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/ChannelOut/wireValid]</param>
        <param name="(2 cout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/ChannelOut/wireChannel]</param>
        <param name="(3 dout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/ChannelOut/0]</param>
        <param name="(4 filt_flush)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/ChannelOut/1]</param>
        <param name="(5 sync_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/ChannelOut/2]</param>
      </block>
      <block name="syncgen">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen]</param>
        <param name="simulinkExtraCacheKeys">((1 19 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 In1)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5/Counter/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 19 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/CP_REMOVAL/RemoveCP5/syncgen"</param>
      <param name="simulinkPortData">(((1 In1 false ^4 19 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="CmpEQ">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen/inputBlock/(1 In1)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen/Const2/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 19 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 4 0)</param>
        <param name="constValue">10</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 3 0)</param>
        <param name="constValue">4</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StretchPulse">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 3 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 go)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen/CmpEQ/primWireOut]</param>
        <param name="(2 count)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen/Const3/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 19 0 ^4))</param>
        <wire name="(1 In1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen/StretchPulse/(1 q)]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 3 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/CP_REMOVAL/RemoveCP5/syncgen/StretchPulse"</param>
      <param name="simulinkPortData">(((2 count false ^4 3 0 1) (1 go true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="AddSLoad">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse/SampleDelay/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse/Mux/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse/inputBlock/(1 go)]</param>
        <param name="addSLoadPortLoadValue">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse/inputBlock/(2 count)]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 0 1 0) (1 2 0 0 1 0) (1 1 0 ^4) (1 3 0 ^4) (1 4 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeSFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse/CmpGE_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse/latch_0L/(1 q)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse/SampleDelay/primWireOut]</param>
        <param name="bitSelectBitOffset">-1</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 0 1 0) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse/Const1/primWireOut]</param>
        <param name="blockType">cmpGEBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 0 1 0) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse/CmpGE/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 2 0)</param>
        <param name="constValue">-1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const6">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Data Type&#xA;Propagation&quot;">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse/inputBlock/(2 count)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse/Mux/primWireOut]</param>
        <param name="2">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4) (1 2 0 0 1 0) (1 4 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeUFixed 3 0) (typeSFixed 2 0) (typeSFixed 4 0))</param>
      </block>
      <block name="Mux">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse/Const5/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse/Const6/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse/BitExtract/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 0 1 0) (1 1 0 ^4) (1 2 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 0 1 0) (1 4 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 3 0 ^4))</param>
        <wire name="(1 go)"/>
        <wire name="(2 count)"/>
      </block>
      <block name="latch_0L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse_latch_0L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 e)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse/inputBlock/(1 go)]</param>
        <param name="(2 d)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse/inputBlock/(1 go)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 4 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse_latch_0L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/CP_REMOVAL/RemoveCP5/syncgen/StretchPulse/latch_0L"</param>
      <param name="simulinkPortData">(((2 d true false false false 1 0 1) (1 e true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse_latch_0L/SampleDelay/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse_latch_0L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse_latch_0L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse_latch_0L/inputBlock/(2 d)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 1 0) (typeUFixed 1 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse_latch_0L/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REMOVAL_RemoveCP5_syncgen_StretchPulse_latch_0L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1"</param>
      <param name="simulinkPortData">(((3 cin false ^4 8 0 1) (1 din false true false true 16 15 1) (4 filt_flush true false false false 1 0 1) (2 vin true false false false 1 0 1)) ((3 cout false ^4 8 0 1) (1 dout false true false true 16 15 1) (2 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Stage1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 data_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1/inputBlock/(1 din)]</param>
        <param name="(2 valid_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1/inputBlock/(2 vin)]</param>
        <param name="(3 ch_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1/inputBlock/(3 cin)]</param>
        <param name="(4 flush_en)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1/inputBlock/(4 filt_flush)]</param>
        <wire name="(1 data_out)"/>
        <wire name="(2 valid_out)"/>
        <wire name="(3 ch_out)"/>
      </block>
      <block name="Stage2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 data_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1/Stage1/(1 data_out)]</param>
        <param name="(2 valid_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1/Stage1/(2 valid_out)]</param>
        <param name="(3 ch_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1/Stage1/(3 ch_out)]</param>
        <wire name="(1 data_out)"/>
        <wire name="(2 valid_out)"/>
        <wire name="(3 ch_out)"/>
      </block>
      <block name="Stage3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 data_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1/Stage2/(1 data_out)]</param>
        <param name="(2 valid_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1/Stage2/(2 valid_out)]</param>
        <param name="(3 ch_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1/Stage2/(3 ch_out)]</param>
        <wire name="(1 data_out)"/>
        <wire name="(2 valid_out)"/>
        <wire name="(3 ch_out)"/>
      </block>
      <block name="Stage5">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 data_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1/stage4/(1 data_out)]</param>
        <param name="(2 valid_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1/stage4/(2 valid_out)]</param>
        <param name="(3 ch_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1/stage4/(3 ch_out)]</param>
        <wire name="(1 data_out)"/>
        <wire name="(2 valid_out)"/>
        <wire name="(3 ch_out)"/>
      </block>
      <block name="Stage6">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 data_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1/Stage5/(1 data_out)]</param>
        <param name="(2 valid_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1/Stage5/(2 valid_out)]</param>
        <param name="(3 ch_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1/Stage5/(3 ch_out)]</param>
        <param name="(4 flush_en)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1/inputBlock/(4 filt_flush)]</param>
        <wire name="(1 data_out)"/>
        <wire name="(2 valid_out)"/>
        <wire name="(3 ch_out)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 din)"/>
        <wire name="(2 vin)"/>
        <wire name="(3 cin)"/>
        <wire name="(4 filt_flush)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 dout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1/Stage6/(1 data_out)]</param>
        <param name="(2 vout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1/Stage6/(2 valid_out)]</param>
        <param name="(3 cout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1/Stage6/(3 ch_out)]</param>
      </block>
      <block name="stage4">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 data_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1/Stage3/(1 data_out)]</param>
        <param name="(2 valid_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1/Stage3/(2 valid_out)]</param>
        <param name="(3 ch_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1/Stage3/(3 ch_out)]</param>
        <wire name="(1 data_out)"/>
        <wire name="(2 valid_out)"/>
        <wire name="(3 ch_out)"/>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage1"</param>
      <param name="simulinkPortData">(((3 ch_in false ^4 8 0 1) (1 data_in false true false true 16 15 1) (4 flush_en true false false false 1 0 1) (2 valid_in true false false false 1 0 1)) ((3 ch_out false ^4 8 0 1) (1 data_out false true false true 16 15 1) (2 valid_out true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Filt_DEC_by_3_stage1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_Filt_DEC_by_3_stage1]</param>
        <param name="simulinkExtraCacheKeys">((1 17 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 din)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1/filt_flush_in/(1 data_out)]</param>
        <param name="(2 vin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1/filt_flush_in/(2 valid_out)]</param>
        <param name="(3 cin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1/filt_flush_in/(3 ch_out)]</param>
        <wire name="(1 dout)"/>
        <wire name="(2 vout)"/>
        <wire name="(3 cout)"/>
      </block>
      <block name="filt_flush_in">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_filt_flush_in]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 17 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 data_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1/inputBlock/(1 data_in)]</param>
        <param name="(2 valid_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1/inputBlock/(2 valid_in)]</param>
        <param name="(3 ch_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1/inputBlock/(3 ch_in)]</param>
        <param name="(4 flush_en)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1/inputBlock/(4 flush_en)]</param>
        <wire name="(1 data_out)"/>
        <wire name="(2 valid_out)"/>
        <wire name="(3 ch_out)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 data_in)"/>
        <wire name="(2 valid_in)"/>
        <wire name="(3 ch_in)"/>
        <wire name="(4 flush_en)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 data_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1/Filt_DEC_by_3_stage1/(1 dout)]</param>
        <param name="(2 valid_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1/Filt_DEC_by_3_stage1/(2 vout)]</param>
        <param name="(3 ch_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1/Filt_DEC_by_3_stage1/(3 cout)]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_Filt_DEC_by_3_stage1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 17 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage1/Filt_DEC_by_3_stage1"</param>
      <param name="simulinkPortData">(((3 cin false ^4 8 0 1) (1 din false true false true 17 15 1) (2 vin true false false false 1 0 1)) ((3 cout false ^4 8 0 1) (1 dout false true false true 16 15 1) (2 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Complex to&#xA;Real-Imag&quot;">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_Filt_DEC_by_3_stage1/inputBlock/(1 din)]</param>
        <param name="simulinkExtraCacheKeys">((1 17 15 0 1 1) (1 17 15 0 1 0) (1 17 15 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const6">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DecimatingFIR1">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">1</param>
        <param name="firChannelCount">4</param>
        <param name="firCoefSharing">auto</param>
        <param name="firCoefs">((0x5.b4p-8 0xE.6cp-8 0x1.8ep-4 0x2.17cp-4 0x2.4d4p-4 0x2.17cp-4 0x1.8ep-4 0xE.6cp-8 0x5.b4p-8))</param>
        <param name="firCoefsType">(typeSFixed 2 14)</param>
        <param name="firDecimFactor">3</param>
        <param name="firInputRate">0x7.ae147ae147aep+4</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15))</param>
        <param name="firPortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_Filt_DEC_by_3_stage1/"Complex to
Real-Imag"/complexUnpackWireImag]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_Filt_DEC_by_3_stage1/inputBlock/(3 cin)]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_Filt_DEC_by_3_stage1/inputBlock/(2 vin)]</param>
        <param name="simulinkExtraCacheKeys">((1 17 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 37 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage1/Filt_DEC_by_3_stage1/DecimatingFIR1"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 17 15 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1)) ((1 out_1 false true false false 37 29 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="DecimatingFIR2">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">1</param>
        <param name="firChannelCount">4</param>
        <param name="firCoefSharing">auto</param>
        <param name="firCoefs">((0x5.b4p-8 0xE.6cp-8 0x1.8ep-4 0x2.17cp-4 0x2.4d4p-4 0x2.17cp-4 0x1.8ep-4 0xE.6cp-8 0x5.b4p-8))</param>
        <param name="firCoefsType">(typeSFixed 2 14)</param>
        <param name="firDecimFactor">3</param>
        <param name="firInputRate">0x7.ae147ae147aep+4</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15))</param>
        <param name="firPortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_Filt_DEC_by_3_stage1/"Complex to
Real-Imag"/complexUnpackWireReal]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_Filt_DEC_by_3_stage1/inputBlock/(3 cin)]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_Filt_DEC_by_3_stage1/inputBlock/(2 vin)]</param>
        <param name="simulinkExtraCacheKeys">((1 17 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 37 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage1/Filt_DEC_by_3_stage1/DecimatingFIR2"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 17 15 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1)) ((1 out_1 false true false false 37 29 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_Filt_DEC_by_3_stage1/Scale1/scaleWireData]</param>
        <param name="complexPackPortReal">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_Filt_DEC_by_3_stage1/Scale/scaleWireData]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="Scale">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_Filt_DEC_by_3_stage1/DecimatingFIR2/wireChannel]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_Filt_DEC_by_3_stage1/DecimatingFIR2/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 1 15)</param>
        <param name="scalePortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_Filt_DEC_by_3_stage1/DecimatingFIR2/firWireData]</param>
        <param name="scalePortShift">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_Filt_DEC_by_3_stage1/Const6/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateSymmetric</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((1 37 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage1/Filt_DEC_by_3_stage1/Scale"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 37 29 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 15 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Scale1">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_Filt_DEC_by_3_stage1/DecimatingFIR1/wireChannel]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_Filt_DEC_by_3_stage1/DecimatingFIR1/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 1 15)</param>
        <param name="scalePortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_Filt_DEC_by_3_stage1/DecimatingFIR1/firWireData]</param>
        <param name="scalePortShift">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_Filt_DEC_by_3_stage1/Const1/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateSymmetric</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((1 37 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage1/Filt_DEC_by_3_stage1/Scale1"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 37 29 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 15 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 din)"/>
        <wire name="(2 vin)"/>
        <wire name="(3 cin)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 dout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_Filt_DEC_by_3_stage1/"Real-Imag to
Complex"/complexPackWireOut]</param>
        <param name="(2 vout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_Filt_DEC_by_3_stage1/Scale/wireValid]</param>
        <param name="(3 cout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_Filt_DEC_by_3_stage1/Scale/wireChannel]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_filt_flush_in">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 17 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage1/filt_flush_in"</param>
      <param name="simulinkPortData">(((3 ch_in false ^4 8 0 1) (1 data_in false true false true 16 15 1) (4 flush_en true false false false 1 0 1) (2 valid_in true false false false 1 0 1)) ((3 ch_out false ^4 8 0 1) (1 data_out false true false true 17 15 1) (2 valid_out true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="ChannelIn">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_filt_flush_in/inputBlock/(1 data_in)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_filt_flush_in/inputBlock/(4 flush_en)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_filt_flush_in/inputBlock/(3 ch_in)]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_filt_flush_in/inputBlock/(2 valid_in)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage1/filt_flush_in/ChannelIn"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_filt_flush_in/Mux2/primWireOut]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_filt_flush_in/Mux1/primWireOut]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_filt_flush_in/Mux/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 17 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 17 15 0 1 1))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage1/filt_flush_in/ChannelOut"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_filt_flush_in/ChannelIn/wireValid]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_filt_flush_in/ChannelIn/1]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_filt_flush_in/ChannelIn/1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_filt_flush_in/ChannelIn/wireChannel]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_filt_flush_in/ch_pulse/(1 Out1)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_filt_flush_in/ChannelIn/1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 2 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_filt_flush_in/ChannelIn/0]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_filt_flush_in/Const1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_filt_flush_in/ChannelIn/1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 17 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ch_pulse">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_filt_flush_in_ch_pulse]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4))</param>
        <param name="(1 In1)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_filt_flush_in/ChannelIn/1]</param>
        <wire name="(1 Out1)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 data_in)"/>
        <wire name="(2 valid_in)"/>
        <wire name="(3 ch_in)"/>
        <wire name="(4 flush_en)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 data_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_filt_flush_in/ChannelOut/0]</param>
        <param name="(2 valid_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_filt_flush_in/ChannelOut/wireValid]</param>
        <param name="(3 ch_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_filt_flush_in/ChannelOut/wireChannel]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_filt_flush_in_ch_pulse">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage1/filt_flush_in/ch_pulse"</param>
      <param name="simulinkPortData">(((1 In1 true false false false 1 0 1)) ((1 Out1 false ^4 2 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Counter1">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">3</param>
        <param name="counterLimit">4</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_filt_flush_in_ch_pulse/inputBlock/(1 In1)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Lut1">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 1 2 3 0 1 2 3 0 1 2 3 0 1 2 3)</param>
        <param name="lutPortAddr">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_filt_flush_in_ch_pulse/Counter1/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Lut1_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_filt_flush_in_ch_pulse/Lut1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 2 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 In1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4))</param>
        <param name="(1 Out1)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage1_filt_flush_in_ch_pulse/Lut1_PostCast_primWireOut/primWireOut]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage2"</param>
      <param name="simulinkPortData">(((3 ch_in false ^4 8 0 1) (1 data_in false true false true 16 15 1) (2 valid_in true false false false 1 0 1)) ((3 ch_out false ^4 8 0 1) (1 data_out false true false true 16 15 1) (2 valid_out true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Filt_DEC_by_2_stage2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2_Filt_DEC_by_2_stage2]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 din)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2/inputBlock/(1 data_in)]</param>
        <param name="(2 vin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2/inputBlock/(2 valid_in)]</param>
        <param name="(3 cin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2/inputBlock/(3 ch_in)]</param>
        <wire name="(1 dout)"/>
        <wire name="(2 vout)"/>
        <wire name="(3 cout)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 data_in)"/>
        <wire name="(2 valid_in)"/>
        <wire name="(3 ch_in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 data_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2/Filt_DEC_by_2_stage2/(1 dout)]</param>
        <param name="(2 valid_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2/Filt_DEC_by_2_stage2/(2 vout)]</param>
        <param name="(3 ch_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2/Filt_DEC_by_2_stage2/(3 cout)]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2_Filt_DEC_by_2_stage2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage2/Filt_DEC_by_2_stage2"</param>
      <param name="simulinkPortData">(((3 cin false ^4 8 0 1) (1 din false true false true 16 15 1) (2 vin true false false false 1 0 1)) ((3 cout false ^4 8 0 1) (1 dout false true false true 16 15 1) (2 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Complex to&#xA;Real-Imag&quot;">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2_Filt_DEC_by_2_stage2/inputBlock/(1 din)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const6">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DecimatingFIR">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">1</param>
        <param name="firChannelCount">4</param>
        <param name="firCoefSharing">auto</param>
        <param name="firCoefs">((0x9.14p-8 0x1.e2p-4 0x3.69cp-4 0x4.1bp-4 0x3.69cp-4 0x1.e2p-4 0x9.14p-8))</param>
        <param name="firCoefsType">(typeSFixed 2 14)</param>
        <param name="firDecimFactor">2</param>
        <param name="firInputRate">0x2.8f5c28f5c28f6p+4</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15))</param>
        <param name="firPortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2_Filt_DEC_by_2_stage2/"Complex to
Real-Imag"/complexUnpackWireReal]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2_Filt_DEC_by_2_stage2/inputBlock/(3 cin)]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2_Filt_DEC_by_2_stage2/inputBlock/(2 vin)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 35 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage2/Filt_DEC_by_2_stage2/DecimatingFIR"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 15 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1)) ((1 out_1 false true false false 35 29 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="DecimatingFIR1">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">1</param>
        <param name="firChannelCount">4</param>
        <param name="firCoefSharing">auto</param>
        <param name="firCoefs">((0x9.14p-8 0x1.e2p-4 0x3.69cp-4 0x4.1bp-4 0x3.69cp-4 0x1.e2p-4 0x9.14p-8))</param>
        <param name="firCoefsType">(typeSFixed 2 14)</param>
        <param name="firDecimFactor">2</param>
        <param name="firInputRate">0x2.8f5c28f5c28f6p+4</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15))</param>
        <param name="firPortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2_Filt_DEC_by_2_stage2/"Complex to
Real-Imag"/complexUnpackWireImag]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2_Filt_DEC_by_2_stage2/inputBlock/(3 cin)]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2_Filt_DEC_by_2_stage2/inputBlock/(2 vin)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 35 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage2/Filt_DEC_by_2_stage2/DecimatingFIR1"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 15 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1)) ((1 out_1 false true false false 35 29 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2_Filt_DEC_by_2_stage2/Scale1/scaleWireData]</param>
        <param name="complexPackPortReal">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2_Filt_DEC_by_2_stage2/Scale/scaleWireData]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="Scale">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2_Filt_DEC_by_2_stage2/DecimatingFIR/wireChannel]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2_Filt_DEC_by_2_stage2/DecimatingFIR/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 1 15)</param>
        <param name="scalePortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2_Filt_DEC_by_2_stage2/DecimatingFIR/firWireData]</param>
        <param name="scalePortShift">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2_Filt_DEC_by_2_stage2/Const6/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateSymmetric</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((1 35 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage2/Filt_DEC_by_2_stage2/Scale"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 35 29 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 15 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Scale1">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2_Filt_DEC_by_2_stage2/DecimatingFIR1/wireChannel]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2_Filt_DEC_by_2_stage2/DecimatingFIR1/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 1 15)</param>
        <param name="scalePortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2_Filt_DEC_by_2_stage2/DecimatingFIR1/firWireData]</param>
        <param name="scalePortShift">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2_Filt_DEC_by_2_stage2/Const1/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateSymmetric</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((1 35 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage2/Filt_DEC_by_2_stage2/Scale1"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 35 29 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 15 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 din)"/>
        <wire name="(2 vin)"/>
        <wire name="(3 cin)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 dout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2_Filt_DEC_by_2_stage2/"Real-Imag to
Complex"/complexPackWireOut]</param>
        <param name="(2 vout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2_Filt_DEC_by_2_stage2/Scale/wireValid]</param>
        <param name="(3 cout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage2_Filt_DEC_by_2_stage2/Scale/wireChannel]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage3"</param>
      <param name="simulinkPortData">(((3 ch_in false ^4 8 0 1) (1 data_in false true false true 16 15 1) (2 valid_in true false false false 1 0 1)) ((3 ch_out false ^4 8 0 1) (1 data_out false true false true 16 15 1) (2 valid_out true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Filt_DEC_by_2_stage3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3_Filt_DEC_by_2_stage3]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 din)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3/inputBlock/(1 data_in)]</param>
        <param name="(2 vin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3/inputBlock/(2 valid_in)]</param>
        <param name="(3 cin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3/inputBlock/(3 ch_in)]</param>
        <wire name="(1 dout)"/>
        <wire name="(2 vout)"/>
        <wire name="(3 cout)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 data_in)"/>
        <wire name="(2 valid_in)"/>
        <wire name="(3 ch_in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 data_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3/Filt_DEC_by_2_stage3/(1 dout)]</param>
        <param name="(2 valid_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3/Filt_DEC_by_2_stage3/(2 vout)]</param>
        <param name="(3 ch_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3/Filt_DEC_by_2_stage3/(3 cout)]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3_Filt_DEC_by_2_stage3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage3/Filt_DEC_by_2_stage3"</param>
      <param name="simulinkPortData">(((3 cin false ^4 8 0 1) (1 din false true false true 16 15 1) (2 vin true false false false 1 0 1)) ((3 cout false ^4 8 0 1) (1 dout false true false true 16 15 1) (2 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Complex to&#xA;Real-Imag&quot;">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3_Filt_DEC_by_2_stage3/inputBlock/(1 din)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const6">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DecimatingFIR">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">1</param>
        <param name="firChannelCount">4</param>
        <param name="firCoefSharing">auto</param>
        <param name="firCoefs">((0x3.2cp-8 0xD.e8p-8 0x2.0a8p-4 0x3.3ecp-4 0x3.c34p-4 0x3.3ecp-4 0x2.0a8p-4 0xD.e8p-8 0x3.2cp-8))</param>
        <param name="firCoefsType">(typeSFixed 2 14)</param>
        <param name="firDecimFactor">2</param>
        <param name="firInputRate">0x1.47ae147ae147bp+4</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15))</param>
        <param name="firPortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3_Filt_DEC_by_2_stage3/"Complex to
Real-Imag"/complexUnpackWireReal]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3_Filt_DEC_by_2_stage3/inputBlock/(3 cin)]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3_Filt_DEC_by_2_stage3/inputBlock/(2 vin)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 36 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage3/Filt_DEC_by_2_stage3/DecimatingFIR"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 15 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1)) ((1 out_1 false true false false 36 29 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="DecimatingFIR1">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">1</param>
        <param name="firChannelCount">4</param>
        <param name="firCoefSharing">auto</param>
        <param name="firCoefs">((0x3.2cp-8 0xD.e8p-8 0x2.0a8p-4 0x3.3ecp-4 0x3.c34p-4 0x3.3ecp-4 0x2.0a8p-4 0xD.e8p-8 0x3.2cp-8))</param>
        <param name="firCoefsType">(typeSFixed 2 14)</param>
        <param name="firDecimFactor">2</param>
        <param name="firInputRate">0x1.47ae147ae147bp+4</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15))</param>
        <param name="firPortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3_Filt_DEC_by_2_stage3/"Complex to
Real-Imag"/complexUnpackWireImag]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3_Filt_DEC_by_2_stage3/inputBlock/(3 cin)]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3_Filt_DEC_by_2_stage3/inputBlock/(2 vin)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 36 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage3/Filt_DEC_by_2_stage3/DecimatingFIR1"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 15 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1)) ((1 out_1 false true false false 36 29 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3_Filt_DEC_by_2_stage3/Scale1/scaleWireData]</param>
        <param name="complexPackPortReal">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3_Filt_DEC_by_2_stage3/Scale/scaleWireData]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="Scale">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3_Filt_DEC_by_2_stage3/DecimatingFIR/wireChannel]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3_Filt_DEC_by_2_stage3/DecimatingFIR/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 1 15)</param>
        <param name="scalePortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3_Filt_DEC_by_2_stage3/DecimatingFIR/firWireData]</param>
        <param name="scalePortShift">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3_Filt_DEC_by_2_stage3/Const6/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateSymmetric</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((1 36 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage3/Filt_DEC_by_2_stage3/Scale"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 36 29 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 15 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Scale1">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3_Filt_DEC_by_2_stage3/DecimatingFIR1/wireChannel]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3_Filt_DEC_by_2_stage3/DecimatingFIR1/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 1 15)</param>
        <param name="scalePortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3_Filt_DEC_by_2_stage3/DecimatingFIR1/firWireData]</param>
        <param name="scalePortShift">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3_Filt_DEC_by_2_stage3/Const1/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateSymmetric</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((1 36 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage3/Filt_DEC_by_2_stage3/Scale1"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 36 29 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 15 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 din)"/>
        <wire name="(2 vin)"/>
        <wire name="(3 cin)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 dout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3_Filt_DEC_by_2_stage3/"Real-Imag to
Complex"/complexPackWireOut]</param>
        <param name="(2 vout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3_Filt_DEC_by_2_stage3/Scale/wireValid]</param>
        <param name="(3 cout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage3_Filt_DEC_by_2_stage3/Scale/wireChannel]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage5"</param>
      <param name="simulinkPortData">(((3 ch_in false ^4 8 0 1) (1 data_in false true false true 16 15 1) (2 valid_in true false false false 1 0 1)) ((3 ch_out false ^4 8 0 1) (1 data_out false true false true 16 15 1) (2 valid_out true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Filt_DEC_by_2_stage5">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5_Filt_DEC_by_2_stage5]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 din)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5/inputBlock/(1 data_in)]</param>
        <param name="(2 vin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5/inputBlock/(2 valid_in)]</param>
        <param name="(3 cin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5/inputBlock/(3 ch_in)]</param>
        <wire name="(1 dout)"/>
        <wire name="(2 vout)"/>
        <wire name="(3 cout)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 data_in)"/>
        <wire name="(2 valid_in)"/>
        <wire name="(3 ch_in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 data_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5/Filt_DEC_by_2_stage5/(1 dout)]</param>
        <param name="(2 valid_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5/Filt_DEC_by_2_stage5/(2 vout)]</param>
        <param name="(3 ch_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5/Filt_DEC_by_2_stage5/(3 cout)]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5_Filt_DEC_by_2_stage5">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage5/Filt_DEC_by_2_stage5"</param>
      <param name="simulinkPortData">(((3 cin false ^4 8 0 1) (1 din false true false true 16 15 1) (2 vin true false false false 1 0 1)) ((3 cout false ^4 8 0 1) (1 dout false true false true 16 15 1) (2 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Complex to&#xA;Real-Imag&quot;">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5_Filt_DEC_by_2_stage5/inputBlock/(1 din)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const6">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DecimatingFIR">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">1</param>
        <param name="firChannelCount">4</param>
        <param name="firCoefSharing">auto</param>
        <param name="firCoefs">((-0x8.9p-8 -0x3.cp-8 0x1.bfcp-4 0x4.90cp-4 0x5.eccp-4 0x4.90cp-4 0x1.bfcp-4 -0x3.cp-8 -0x8.9p-8))</param>
        <param name="firCoefsType">(typeSFixed 2 14)</param>
        <param name="firDecimFactor">2</param>
        <param name="firInputRate">0x5.1eb851eb851ecp+0</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15))</param>
        <param name="firPortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5_Filt_DEC_by_2_stage5/"Complex to
Real-Imag"/complexUnpackWireReal]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5_Filt_DEC_by_2_stage5/inputBlock/(3 cin)]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5_Filt_DEC_by_2_stage5/inputBlock/(2 vin)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 36 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage5/Filt_DEC_by_2_stage5/DecimatingFIR"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 15 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1)) ((1 out_1 false true false false 36 29 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="DecimatingFIR1">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">1</param>
        <param name="firChannelCount">4</param>
        <param name="firCoefSharing">auto</param>
        <param name="firCoefs">((-0x8.9p-8 -0x3.cp-8 0x1.bfcp-4 0x4.90cp-4 0x5.eccp-4 0x4.90cp-4 0x1.bfcp-4 -0x3.cp-8 -0x8.9p-8))</param>
        <param name="firCoefsType">(typeSFixed 2 14)</param>
        <param name="firDecimFactor">2</param>
        <param name="firInputRate">0x5.1eb851eb851ecp+0</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15))</param>
        <param name="firPortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5_Filt_DEC_by_2_stage5/"Complex to
Real-Imag"/complexUnpackWireImag]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5_Filt_DEC_by_2_stage5/inputBlock/(3 cin)]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5_Filt_DEC_by_2_stage5/inputBlock/(2 vin)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 36 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage5/Filt_DEC_by_2_stage5/DecimatingFIR1"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 15 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1)) ((1 out_1 false true false false 36 29 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5_Filt_DEC_by_2_stage5/Scale1/scaleWireData]</param>
        <param name="complexPackPortReal">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5_Filt_DEC_by_2_stage5/Scale/scaleWireData]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="Scale">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5_Filt_DEC_by_2_stage5/DecimatingFIR/wireChannel]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5_Filt_DEC_by_2_stage5/DecimatingFIR/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 1 15)</param>
        <param name="scalePortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5_Filt_DEC_by_2_stage5/DecimatingFIR/firWireData]</param>
        <param name="scalePortShift">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5_Filt_DEC_by_2_stage5/Const6/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateSymmetric</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((1 36 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage5/Filt_DEC_by_2_stage5/Scale"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 36 29 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 15 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Scale1">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5_Filt_DEC_by_2_stage5/DecimatingFIR1/wireChannel]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5_Filt_DEC_by_2_stage5/DecimatingFIR1/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 1 15)</param>
        <param name="scalePortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5_Filt_DEC_by_2_stage5/DecimatingFIR1/firWireData]</param>
        <param name="scalePortShift">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5_Filt_DEC_by_2_stage5/Const1/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateSymmetric</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((1 36 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage5/Filt_DEC_by_2_stage5/Scale1"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 36 29 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 15 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 din)"/>
        <wire name="(2 vin)"/>
        <wire name="(3 cin)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 dout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5_Filt_DEC_by_2_stage5/"Real-Imag to
Complex"/complexPackWireOut]</param>
        <param name="(2 vout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5_Filt_DEC_by_2_stage5/Scale/wireValid]</param>
        <param name="(3 cout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage5_Filt_DEC_by_2_stage5/Scale/wireChannel]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage6"</param>
      <param name="simulinkPortData">(((3 ch_in false ^4 8 0 1) (1 data_in false true false true 16 15 1) (4 flush_en true false false false 1 0 1) (2 valid_in true false false false 1 0 1)) ((3 ch_out false ^4 8 0 1) (1 data_out false true false true 16 15 1) (2 valid_out true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Filt_DEC_by_2_stage6">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_Filt_DEC_by_2_stage6]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 din)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6/inputBlock/(1 data_in)]</param>
        <param name="(2 vin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6/inputBlock/(2 valid_in)]</param>
        <param name="(3 cin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6/inputBlock/(3 ch_in)]</param>
        <wire name="(1 dout)"/>
        <wire name="(2 vout)"/>
        <wire name="(3 cout)"/>
      </block>
      <block name="filt_flush_out">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 data_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6/Filt_DEC_by_2_stage6/(1 dout)]</param>
        <param name="(2 valid_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6/Filt_DEC_by_2_stage6/(2 vout)]</param>
        <param name="(3 ch_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6/Filt_DEC_by_2_stage6/(3 cout)]</param>
        <param name="(4 flush_en)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6/inputBlock/(4 flush_en)]</param>
        <wire name="(1 data_out)"/>
        <wire name="(2 valid_out)"/>
        <wire name="(3 ch_out)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 data_in)"/>
        <wire name="(2 valid_in)"/>
        <wire name="(3 ch_in)"/>
        <wire name="(4 flush_en)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 data_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6/filt_flush_out/(1 data_out)]</param>
        <param name="(2 valid_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6/filt_flush_out/(2 valid_out)]</param>
        <param name="(3 ch_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6/filt_flush_out/(3 ch_out)]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_Filt_DEC_by_2_stage6">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage6/Filt_DEC_by_2_stage6"</param>
      <param name="simulinkPortData">(((3 cin false ^4 8 0 1) (1 din false true false true 16 15 1) (2 vin true false false false 1 0 1)) ((3 cout false ^4 8 0 1) (1 dout false true false true 16 15 1) (2 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Complex to&#xA;Real-Imag&quot;">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_Filt_DEC_by_2_stage6/inputBlock/(1 din)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const6">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DecimatingFIR">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">1</param>
        <param name="firChannelCount">4</param>
        <param name="firCoefSharing">auto</param>
        <param name="firCoefs">((-0x2.cp-12 0xB.4p-12 0x1.8p-8 0x3.8p-12 -0x2p-8 -0x1.5cp-8 0x2.24p-8 0x2.ccp-8 -0x1.cp-8 -0x4.7cp-8 0xA.4p-12 0x6.4cp-8 0x1.78p-8 -0x8.2p-8 -0x5.08p-8 0x9.c8p-8 0xB.28p-8 -0xB.18p-8 -0x1.7e8p-4 0xB.f4p-8 0x5.06p-4 0x7.3cp-4 0x5.06p-4 0xB.f4p-8 -0x1.7e8p-4 -0xB.18p-8 0xB.28p-8 0x9.c8p-8 -0x5.08p-8 -0x8.2p-8 0x1.78p-8 0x6.4cp-8 0xA.4p-12 -0x4.7cp-8 -0x1.cp-8 0x2.ccp-8 0x2.24p-8 -0x1.5cp-8 -0x2p-8 0x3.8p-12 0x1.8p-8 0xB.4p-12 -0x2.cp-12))</param>
        <param name="firCoefsType">(typeSFixed 2 14)</param>
        <param name="firDecimFactor">2</param>
        <param name="firInputRate">0x2.8f5c28f5c28f6p+0</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15))</param>
        <param name="firPortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_Filt_DEC_by_2_stage6/"Complex to
Real-Imag"/complexUnpackWireReal]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_Filt_DEC_by_2_stage6/inputBlock/(3 cin)]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_Filt_DEC_by_2_stage6/inputBlock/(2 vin)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 38 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage6/Filt_DEC_by_2_stage6/DecimatingFIR"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 15 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1)) ((1 out_1 false true false false 38 29 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="DecimatingFIR1">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">1</param>
        <param name="firChannelCount">4</param>
        <param name="firCoefSharing">auto</param>
        <param name="firCoefs">((-0x2.cp-12 0xB.4p-12 0x1.8p-8 0x3.8p-12 -0x2p-8 -0x1.5cp-8 0x2.24p-8 0x2.ccp-8 -0x1.cp-8 -0x4.7cp-8 0xA.4p-12 0x6.4cp-8 0x1.78p-8 -0x8.2p-8 -0x5.08p-8 0x9.c8p-8 0xB.28p-8 -0xB.18p-8 -0x1.7e8p-4 0xB.f4p-8 0x5.06p-4 0x7.3cp-4 0x5.06p-4 0xB.f4p-8 -0x1.7e8p-4 -0xB.18p-8 0xB.28p-8 0x9.c8p-8 -0x5.08p-8 -0x8.2p-8 0x1.78p-8 0x6.4cp-8 0xA.4p-12 -0x4.7cp-8 -0x1.cp-8 0x2.ccp-8 0x2.24p-8 -0x1.5cp-8 -0x2p-8 0x3.8p-12 0x1.8p-8 0xB.4p-12 -0x2.cp-12))</param>
        <param name="firCoefsType">(typeSFixed 2 14)</param>
        <param name="firDecimFactor">2</param>
        <param name="firInputRate">0x2.8f5c28f5c28f6p+0</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15))</param>
        <param name="firPortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_Filt_DEC_by_2_stage6/"Complex to
Real-Imag"/complexUnpackWireImag]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_Filt_DEC_by_2_stage6/inputBlock/(3 cin)]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_Filt_DEC_by_2_stage6/inputBlock/(2 vin)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 38 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage6/Filt_DEC_by_2_stage6/DecimatingFIR1"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 15 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1)) ((1 out_1 false true false false 38 29 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_Filt_DEC_by_2_stage6/Scale1/scaleWireData]</param>
        <param name="complexPackPortReal">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_Filt_DEC_by_2_stage6/Scale/scaleWireData]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="Scale">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_Filt_DEC_by_2_stage6/DecimatingFIR/wireChannel]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_Filt_DEC_by_2_stage6/DecimatingFIR/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 1 15)</param>
        <param name="scalePortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_Filt_DEC_by_2_stage6/DecimatingFIR/firWireData]</param>
        <param name="scalePortShift">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_Filt_DEC_by_2_stage6/Const6/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateSymmetric</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((1 38 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage6/Filt_DEC_by_2_stage6/Scale"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 38 29 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 15 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Scale1">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_Filt_DEC_by_2_stage6/DecimatingFIR1/wireChannel]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_Filt_DEC_by_2_stage6/DecimatingFIR1/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 1 15)</param>
        <param name="scalePortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_Filt_DEC_by_2_stage6/DecimatingFIR1/firWireData]</param>
        <param name="scalePortShift">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_Filt_DEC_by_2_stage6/Const1/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateSymmetric</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((1 38 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage6/Filt_DEC_by_2_stage6/Scale1"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 38 29 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 15 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 din)"/>
        <wire name="(2 vin)"/>
        <wire name="(3 cin)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 dout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_Filt_DEC_by_2_stage6/"Real-Imag to
Complex"/complexPackWireOut]</param>
        <param name="(2 vout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_Filt_DEC_by_2_stage6/Scale/wireValid]</param>
        <param name="(3 cout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_Filt_DEC_by_2_stage6/Scale/wireChannel]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage6/filt_flush_out"</param>
      <param name="simulinkPortData">(((3 ch_in false ^4 8 0 1) (1 data_in false true false true 16 15 1) (4 flush_en true false false false 1 0 1) (2 valid_in true false false false 1 0 1)) ((3 ch_out false ^4 8 0 1) (1 data_out false true false true 16 15 1) (2 valid_out true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="ChannelIn">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out/inputBlock/(1 data_in)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out/inputBlock/(4 flush_en)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out/inputBlock/(3 ch_in)]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out/inputBlock/(2 valid_in)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage6/filt_flush_out/ChannelIn"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out/ChannelIn/0]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out/ChannelIn/wireChannel]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out/Mux/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage6/filt_flush_out/ChannelOut"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 9 0)</param>
        <param name="constValue">300</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 9 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Fallingedge">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out_Fallingedge]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 In2)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out/ChannelIn/1]</param>
        <wire name="(1 Out1)"/>
      </block>
      <block name="Loop">
        <param name="blockType">loopBlock</param>
        <param name="loopPortEnable">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out/Const1/primWireOut]</param>
        <param name="loopPortGo">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out/Fallingedge/(1 Out1)]</param>
        <param name="loopPortLimit">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out/Const2/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 9 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 9 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="loopWireFirstIter"/>
        <wire name="loopWireLastIter"/>
        <wire name="loopWireValid"/>
        <wire name="loopWireValue"/>
      </block>
      <block name="Mux">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out/ChannelIn/wireValid]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out/Const/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out/Or/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out/ChannelIn/1]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out/SampleDelay/primWireOut]</param>
        <param name="2">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out/Loop/loopWireValid]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out/ChannelIn/1]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">3</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 data_in)"/>
        <wire name="(2 valid_in)"/>
        <wire name="(3 ch_in)"/>
        <wire name="(4 flush_en)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 data_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out/ChannelOut/0]</param>
        <param name="(2 valid_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out/ChannelOut/wireValid]</param>
        <param name="(3 ch_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out/ChannelOut/wireChannel]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out_Fallingedge">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/Stage6/filt_flush_out/Fallingedge"</param>
      <param name="simulinkPortData">(((1 In2 true false false false 1 0 1)) ((1 Out1 true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out_Fallingedge/SampleDelay1/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out_Fallingedge/Not/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out_Fallingedge/inputBlock/(1 In2)]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out_Fallingedge/inputBlock/(1 In2)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 In2)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 Out1)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out_Fallingedge/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_Stage6_filt_flush_out_Fallingedge/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/stage4"</param>
      <param name="simulinkPortData">(((3 ch_in false ^4 8 0 1) (1 data_in false true false true 16 15 1) (2 valid_in true false false false 1 0 1)) ((3 ch_out false ^4 8 0 1) (1 data_out false true false true 16 15 1) (2 valid_out true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Filt_DEC_by_2_stage4">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4_Filt_DEC_by_2_stage4]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 din)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4/inputBlock/(1 data_in)]</param>
        <param name="(2 vin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4/inputBlock/(2 valid_in)]</param>
        <param name="(3 cin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4/inputBlock/(3 ch_in)]</param>
        <wire name="(1 dout)"/>
        <wire name="(2 vout)"/>
        <wire name="(3 cout)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 data_in)"/>
        <wire name="(2 valid_in)"/>
        <wire name="(3 ch_in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 data_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4/Filt_DEC_by_2_stage4/(1 dout)]</param>
        <param name="(2 valid_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4/Filt_DEC_by_2_stage4/(2 vout)]</param>
        <param name="(3 ch_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4/Filt_DEC_by_2_stage4/(3 cout)]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4_Filt_DEC_by_2_stage4">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/stage4/Filt_DEC_by_2_stage4"</param>
      <param name="simulinkPortData">(((3 cin false ^4 8 0 1) (1 din false true false true 16 15 1) (2 vin true false false false 1 0 1)) ((3 cout false ^4 8 0 1) (1 dout false true false true 16 15 1) (2 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Complex to&#xA;Real-Imag&quot;">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4_Filt_DEC_by_2_stage4/inputBlock/(1 din)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const6">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DecimatingFIR">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">1</param>
        <param name="firChannelCount">4</param>
        <param name="firCoefSharing">auto</param>
        <param name="firCoefs">((-0x3.dp-8 -0x6.6p-8 0x3.7p-8 0x1.f78p-4 0x4.14p-4 0x5.0a8p-4 0x4.14p-4 0x1.f78p-4 0x3.7p-8 -0x6.6p-8 -0x3.dp-8))</param>
        <param name="firCoefsType">(typeSFixed 2 14)</param>
        <param name="firDecimFactor">2</param>
        <param name="firInputRate">0xA.3d70a3d70a3d8p+0</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15))</param>
        <param name="firPortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4_Filt_DEC_by_2_stage4/"Complex to
Real-Imag"/complexUnpackWireReal]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4_Filt_DEC_by_2_stage4/inputBlock/(3 cin)]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4_Filt_DEC_by_2_stage4/inputBlock/(2 vin)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 36 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/stage4/Filt_DEC_by_2_stage4/DecimatingFIR"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 15 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1)) ((1 out_1 false true false false 36 29 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="DecimatingFIR1">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">1</param>
        <param name="firChannelCount">4</param>
        <param name="firCoefSharing">auto</param>
        <param name="firCoefs">((-0x3.dp-8 -0x6.6p-8 0x3.7p-8 0x1.f78p-4 0x4.14p-4 0x5.0a8p-4 0x4.14p-4 0x1.f78p-4 0x3.7p-8 -0x6.6p-8 -0x3.dp-8))</param>
        <param name="firCoefsType">(typeSFixed 2 14)</param>
        <param name="firDecimFactor">2</param>
        <param name="firInputRate">0xA.3d70a3d70a3d8p+0</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15))</param>
        <param name="firPortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4_Filt_DEC_by_2_stage4/"Complex to
Real-Imag"/complexUnpackWireImag]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4_Filt_DEC_by_2_stage4/inputBlock/(3 cin)]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4_Filt_DEC_by_2_stage4/inputBlock/(2 vin)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 36 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/stage4/Filt_DEC_by_2_stage4/DecimatingFIR1"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 15 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1)) ((1 out_1 false true false false 36 29 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4_Filt_DEC_by_2_stage4/Scale1/scaleWireData]</param>
        <param name="complexPackPortReal">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4_Filt_DEC_by_2_stage4/Scale/scaleWireData]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="Scale">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4_Filt_DEC_by_2_stage4/DecimatingFIR/wireChannel]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4_Filt_DEC_by_2_stage4/DecimatingFIR/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 1 15)</param>
        <param name="scalePortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4_Filt_DEC_by_2_stage4/DecimatingFIR/firWireData]</param>
        <param name="scalePortShift">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4_Filt_DEC_by_2_stage4/Const6/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateSymmetric</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((1 36 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/stage4/Filt_DEC_by_2_stage4/Scale"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 36 29 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 15 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Scale1">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4_Filt_DEC_by_2_stage4/DecimatingFIR1/wireChannel]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4_Filt_DEC_by_2_stage4/DecimatingFIR1/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 1 15)</param>
        <param name="scalePortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4_Filt_DEC_by_2_stage4/DecimatingFIR1/firWireData]</param>
        <param name="scalePortShift">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4_Filt_DEC_by_2_stage4/Const1/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateSymmetric</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((1 36 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/DECIMATION1/stage4/Filt_DEC_by_2_stage4/Scale1"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 36 29 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 15 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 din)"/>
        <wire name="(2 vin)"/>
        <wire name="(3 cin)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 dout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4_Filt_DEC_by_2_stage4/"Real-Imag to
Complex"/complexPackWireOut]</param>
        <param name="(2 vout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4_Filt_DEC_by_2_stage4/Scale/wireValid]</param>
        <param name="(3 cout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_DECIMATION1_stage4_Filt_DEC_by_2_stage4/Scale/wireChannel]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/FFTShift"</param>
      <param name="simulinkPortData">(((3 chin false ^4 8 0 1) (1 data_in false true false true 16 8 1) (2 data_valid true false false false 1 0 1)) ((3 ch_no false ^4 8 0 1) (1 data_out false true false true 16 8 1) (2 valid_out true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="ChannelIn">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift/inputBlock/(1 data_in)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift/inputBlock/(3 chin)]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift/inputBlock/(2 data_valid)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 8 0 1 1))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/FFTShift/ChannelIn"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift/DualMem/dualMemWireData2]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift/Subsystem/(1 q)]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift/Mem_rd_wr/(4 rd_validout)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 8 0 1 1))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/FFTShift/ChannelOut"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="DualMem">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(0 ^2048)</param>
        <param name="dualMemPortAddr1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift/Mem_rd_wr/(1 Wr_addr_final)]</param>
        <param name="dualMemPortAddr2">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift/Mem_rd_wr/(3 rd_addr_final)]</param>
        <param name="dualMemPortData1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift/ChannelIn/0]</param>
        <param name="dualMemPortWrite1En">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift/Mem_rd_wr/(2 We)]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="simulinkExtraCacheKeys">((1 16 8 0 1 1) (1 11 0 ^4) (1 1 0 ^4) (1 11 0 ^4) (1 16 8 0 1 1) (1 16 8 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="Mem_rd_wr">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 valid)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift/ChannelIn/wireValid]</param>
        <wire name="(1 Wr_addr_final)"/>
        <wire name="(2 We)"/>
        <wire name="(3 rd_addr_final)"/>
        <wire name="(4 rd_validout)"/>
        <wire name="(5 wba)"/>
      </block>
      <block name="Subsystem">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Subsystem]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 toggleline)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift/Mem_rd_wr/(5 wba)]</param>
        <param name="(2 d)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift/ChannelIn/wireChannel]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 data_in)"/>
        <wire name="(2 data_valid)"/>
        <wire name="(3 chin)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 data_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift/ChannelOut/0]</param>
        <param name="(2 valid_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift/ChannelOut/wireValid]</param>
        <param name="(3 ch_no)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift/ChannelOut/wireChannel]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/FFTShift/Mem_rd_wr"</param>
      <param name="simulinkPortData">(((1 valid true false false false 1 0 1)) ((2 We true false false false 1 0 1) (1 Wr_addr_final false ^4 11 0 1) (3 rd_addr_final false ^4 11 0 1) (4 rd_validout true false false false 1 0 1) (5 wba false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mem_rd_control">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_rd_control]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 wba)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr/Mem_wr_control/(3 wba)]</param>
        <wire name="(1 rd_addr_final)"/>
        <wire name="(2 validout)"/>
      </block>
      <block name="Mem_wr_control">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_wr_control]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 valid)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr/inputBlock/(1 valid)]</param>
        <wire name="(1 wr_addr_final)"/>
        <wire name="(2 we)"/>
        <wire name="(3 wba)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 valid)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 1 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 Wr_addr_final)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr/Mem_wr_control/(1 wr_addr_final)]</param>
        <param name="(2 We)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr/Mem_wr_control/(2 we)]</param>
        <param name="(3 rd_addr_final)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr/Mem_rd_control/(1 rd_addr_final)]</param>
        <param name="(4 rd_validout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr/Mem_rd_control/(2 validout)]</param>
        <param name="(5 wba)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr/Mem_wr_control/(3 wba)]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_rd_control">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/FFTShift/Mem_rd_wr/Mem_rd_control"</param>
      <param name="simulinkPortData">(((1 wba false ^4 1 0 1)) ((1 rd_addr_final false ^4 11 0 1) (2 validout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="BitCombine">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_rd_control/FFT_shiftAddrMap/(1 Out1)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_rd_control/Not/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4) (1 11 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 11 0)</param>
        <param name="constValue">1024</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_rd_control/Loop/loopWireValue]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_rd_control_EdgeDetect]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 In1)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_rd_control/inputBlock/(1 wba)]</param>
        <wire name="(1 Out1)"/>
      </block>
      <block name="FFT_shiftAddrMap">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_rd_control_FFT_shiftAddrMap]</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 10 0 ^4))</param>
        <param name="(1 In1)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_rd_control/Convert/primWireOut]</param>
        <wire name="(1 Out1)"/>
      </block>
      <block name="Loop">
        <param name="blockType">loopBlock</param>
        <param name="loopPortEnable">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_rd_control/Const1/primWireOut]</param>
        <param name="loopPortGo">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_rd_control/EdgeDetect/(1 Out1)]</param>
        <param name="loopPortLimit">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_rd_control/Const2/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="loopWireFirstIter"/>
        <wire name="loopWireLastIter"/>
        <wire name="loopWireValid"/>
        <wire name="loopWireValue"/>
      </block>
      <block name="Not">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_rd_control/inputBlock/(1 wba)]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 wba)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 rd_addr_final)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_rd_control/BitCombine/primWireOut]</param>
        <param name="(2 validout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_rd_control/Loop/loopWireValid]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_rd_control_EdgeDetect">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/FFTShift/Mem_rd_wr/Mem_rd_control/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 In1 false ^4 1 0 1)) ((1 Out1 true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="SampleDelay">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_rd_control_EdgeDetect/inputBlock/(1 In1)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_rd_control_EdgeDetect/inputBlock/(1 In1)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_rd_control_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 In1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 Out1)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_rd_control_EdgeDetect/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_rd_control_EdgeDetect/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_rd_control_FFT_shiftAddrMap">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 10 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/FFTShift/Mem_rd_wr/Mem_rd_control/FFT_shiftAddrMap"</param>
      <param name="simulinkPortData">(((1 In1 false ^4 10 0 1)) ((1 Out1 false ^4 10 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Add">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_rd_control_FFT_shiftAddrMap/inputBlock/(1 In1)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_rd_control_FFT_shiftAddrMap/Const3/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 10 0 ^4) (1 11 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 10 0)</param>
        <param name="constValue">512</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_rd_control_FFT_shiftAddrMap/Add/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <wire name="(1 In1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <param name="(1 Out1)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_rd_control_FFT_shiftAddrMap/Convert/primWireOut]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_wr_control">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/FFTShift/Mem_rd_wr/Mem_wr_control"</param>
      <param name="simulinkPortData">(((1 valid true false false false 1 0 1)) ((3 wba false ^4 1 0 1) (2 we true false false false 1 0 1) (1 wr_addr_final false ^4 11 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Wr_addr_gen">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_wr_control_Wr_addr_gen]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 11 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 valid)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_wr_control/inputBlock/(1 valid)]</param>
        <wire name="(1 wba)"/>
        <wire name="(2 wr_addr)"/>
        <wire name="(3 we)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 valid)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 wr_addr_final)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_wr_control/Wr_addr_gen/(2 wr_addr)]</param>
        <param name="(2 we)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_wr_control/Wr_addr_gen/(3 we)]</param>
        <param name="(3 wba)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_wr_control/Wr_addr_gen/(1 wba)]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_wr_control_Wr_addr_gen">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 11 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/FFTShift/Mem_rd_wr/Mem_wr_control/Wr_addr_gen"</param>
      <param name="simulinkPortData">(((1 valid true false false false 1 0 1)) ((1 wba false ^4 1 0 1) (3 we true false false false 1 0 1) (2 wr_addr false ^4 11 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Add">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_wr_control_Wr_addr_gen/SampleDelay_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_wr_control_Wr_addr_gen/inputBlock/(1 valid)]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 1 0 ^4) (1 12 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Add1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_wr_control_Wr_addr_gen/SampleDelay_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_wr_control_Wr_addr_gen/Const1/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 2 0 ^4) (1 13 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Add1_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_wr_control_Wr_addr_gen/Add1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 13 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_wr_control_Wr_addr_gen/Add/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 11 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_wr_control_Wr_addr_gen/SampleDelay/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 11 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="datablkwrite1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_wr_control_Wr_addr_gen/Add1_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">10</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 valid)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 wba)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_wr_control_Wr_addr_gen/datablkwrite1/primWireOut]</param>
        <param name="(2 wr_addr)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_wr_control_Wr_addr_gen/SampleDelay_PostCast_primWireOut/primWireOut]</param>
        <param name="(3 we)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Mem_rd_wr_Mem_wr_control_Wr_addr_gen/inputBlock/(1 valid)]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Subsystem">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/FFTShift/Subsystem"</param>
      <param name="simulinkPortData">(((2 d false ^4 8 0 1) (1 toggleline false ^4 1 0 1)) ((1 q false ^4 8 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="SampleDelay">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Subsystem/inputBlock/(1 toggleline)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Subsystem/SampleDelay/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Subsystem/inputBlock/(1 toggleline)]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 toggleline)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="latch_0L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Subsystem_latch_0L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 e)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Subsystem/Xor/primWireOut]</param>
        <param name="(2 d)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Subsystem/inputBlock/(2 d)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <param name="(1 q)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Subsystem/latch_0L/(1 q)]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Subsystem/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Subsystem_latch_0L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/FFTShift/Subsystem/latch_0L"</param>
      <param name="simulinkPortData">(((2 d false ^4 8 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 8 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Subsystem_latch_0L/SampleDelay/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Subsystem_latch_0L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Subsystem_latch_0L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Subsystem_latch_0L/inputBlock/(2 d)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Subsystem_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 8 0) (typeUFixed 8 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Subsystem_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <param name="(1 q)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Subsystem_latch_0L/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_FFTShift_Subsystem_latch_0L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/MIXER"</param>
      <param name="simulinkPortData">(((3 chin false ^4 8 0 1) (1 din false true false true 16 14 1) (4 sync true false false false 1 0 1) (2 vin true false false false 1 0 1)) ((3 cout false ^4 8 0 1) (1 dout false true false true 16 15 1) (2 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Complex to&#xA;Real-Imag1&quot;">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/delay_FIFO/fifoWireData]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 16 14 0 1 0) (1 16 14 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="ComplexMixer1">
        <param name="blockType">mixerBlock</param>
        <param name="mixerChannelCount">2</param>
        <param name="mixerFreqCount">4</param>
        <param name="mixerInputRate">0x7.ae147ae147aep+4</param>
        <param name="mixerPortCos">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/NCO1/ncoWireCos]</param>
        <param name="mixerPortQuadrature">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/"Complex to
Real-Imag1"/complexUnpackWireImag]</param>
        <param name="mixerPortReal">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/"Complex to
Real-Imag1"/complexUnpackWireReal]</param>
        <param name="mixerPortSin">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/NCO1/ncoWireSin]</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/NCO1/wireChannel]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/NCO1/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0) (1 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 35 31 0 1 0) (1 35 31 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/MIXER/ComplexMixer1"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 14 1) (2 in_2 false true false false 16 14 1) (3 in_3 true false false false 1 0 1) (4 in_4 false ^4 8 0 1) (5 in_5 false true false false 18 17 1) (6 in_6 false true false false 18 17 1)) ((1 out_1 false true false false 35 31 1) (2 out_2 false true false false 35 31 1) (3 out_3 true false false false 1 0 1) (4 out_4 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="mixerWireQuadrature"/>
        <wire name="mixerWireReal"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const6">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 30 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 30 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NCO1">
        <param name="blockType">ncoBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">0</param>
        <param name="busUsePipelinedReads">true</param>
        <param name="ncoAccumBitCount">30</param>
        <param name="ncoOutputRate">0x7.ae147ae147aep+4</param>
        <param name="ncoOutputType">(typeSFixed 1 17)</param>
        <param name="ncoPhaseData">((424804352 ^4))</param>
        <param name="ncoPortPhase">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/Const6/primWireOut]</param>
        <param name="ncoPortSync">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/Const2/primWireOut]</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/SampleDelay1/primWireOut]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/SampleDelay/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4) (1 30 0 ^4) (1 1 0 ^4) (1 18 17 0 1 0) (1 18 17 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/MIXER/NCO1"</param>
        <wire name="ncoWireCos"/>
        <wire name="ncoWireSin"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/Scale1/scaleWireData]</param>
        <param name="complexPackPortReal">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/Scale/scaleWireData]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/inputBlock/(2 vin)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/inputBlock/(3 chin)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Scale">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/ComplexMixer1/wireChannel]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/ComplexMixer1/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 1 15)</param>
        <param name="scalePortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/ComplexMixer1/mixerWireReal]</param>
        <param name="scalePortShift">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/Const1/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateSymmetric</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((1 35 31 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/MIXER/Scale"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 35 31 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 15 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Scale1">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/ComplexMixer1/wireChannel]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/ComplexMixer1/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 1 15)</param>
        <param name="scalePortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/ComplexMixer1/mixerWireQuadrature]</param>
        <param name="scalePortShift">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/Const1/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateSymmetric</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((1 35 31 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/MIXER/Scale1"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 35 31 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 15 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="delay_FIFO">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">32</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">4</param>
        <param name="fifoPortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/inputBlock/(1 din)]</param>
        <param name="fifoPortReadAck">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/NCO1/wireValid]</param>
        <param name="fifoPortWriteEn">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/inputBlock/(2 vin)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 din)"/>
        <wire name="(2 vin)"/>
        <wire name="(3 chin)"/>
        <wire name="(4 sync)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 dout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/"Real-Imag to
Complex"/complexPackWireOut]</param>
        <param name="(2 vout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/Scale/wireValid]</param>
        <param name="(3 cout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/Scale/wireChannel]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 14 0 0 1) (1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT"</param>
      <param name="simulinkPortData">(((3 cin false ^4 8 0 1) (1 din false true false true 16 15 1) (5 gainin false false false true 16 14 1) (4 resetin true false false false 1 0 1) (2 vin true false false false 1 0 1)) ((3 cout false ^4 8 0 1) (1 dout false true false true 16 8 1) (2 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Complex to&#xA;Real-Imag&quot;">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT/FFT1/(3 q)]</param>
        <param name="simulinkExtraCacheKeys">((1 27 15 0 1 1) (1 27 15 0 1 0) (1 27 15 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="Const6">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FFT1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 27 15 0 1 1))</param>
        <param name="(1 v)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT/gain/(2 valid_out)]</param>
        <param name="(2 c)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT/gain/(3 ch_no)]</param>
        <param name="(3 d)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT/gain/(1 data_out)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 qc)"/>
        <wire name="(3 q)"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT/Scale1/scaleWireData]</param>
        <param name="complexPackPortReal">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT/Scale/scaleWireData]</param>
        <param name="simulinkExtraCacheKeys">((1 16 8 0 1 0) (1 16 8 0 1 0) (1 16 8 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="S2B">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 data_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT/inputBlock/(1 din)]</param>
        <param name="(2 data_valid)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT/inputBlock/(2 vin)]</param>
        <param name="(3 chin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT/inputBlock/(3 cin)]</param>
        <param name="(4 resetin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT/inputBlock/(4 resetin)]</param>
        <wire name="(1 data_out)"/>
        <wire name="(2 valid_out)"/>
        <wire name="(3 ch_no)"/>
      </block>
      <block name="Scale">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT/FFT1/(2 qc)]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT/FFT1/(1 qv)]</param>
        <param name="scaleOutputType">(typeSFixed 8 8)</param>
        <param name="scalePortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT/"Complex to
Real-Imag"/complexUnpackWireReal]</param>
        <param name="scalePortShift">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT/Const6/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateSymmetric</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((1 27 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 8 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/Scale"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 27 15 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 8 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Scale1">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT/FFT1/(2 qc)]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT/FFT1/(1 qv)]</param>
        <param name="scaleOutputType">(typeSFixed 8 8)</param>
        <param name="scalePortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT/"Complex to
Real-Imag"/complexUnpackWireImag]</param>
        <param name="scalePortShift">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT/Const6/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateSymmetric</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((1 27 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 8 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/Scale1"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 27 15 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 8 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="gain">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_gain]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 0 1) (1 16 13 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 data_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT/S2B/(1 data_out)]</param>
        <param name="(2 data_valid)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT/S2B/(2 valid_out)]</param>
        <param name="(3 chin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT/S2B/(3 ch_no)]</param>
        <param name="(4 gain)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT/inputBlock/(5 gainin)]</param>
        <wire name="(1 data_out)"/>
        <wire name="(2 valid_out)"/>
        <wire name="(3 ch_no)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 14 0 0 1))</param>
        <wire name="(1 din)"/>
        <wire name="(2 vin)"/>
        <wire name="(3 cin)"/>
        <wire name="(4 resetin)"/>
        <wire name="(5 gainin)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 dout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT/"Real-Imag to
Complex"/complexPackWireOut]</param>
        <param name="(2 vout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT/Scale/wireValid]</param>
        <param name="(3 cout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT/Scale/wireChannel]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 27 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1"</param>
      <param name="simulinkPortData">(((2 c false ^4 8 0 1) (3 d false true false true 16 13 1) (1 v true false false false 1 0 1)) ((3 q false true false true 27 15 1) (2 qc false ^4 8 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ChannelIn">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1/inputBlock/(3 d)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1/inputBlock/(2 c)]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1/inputBlock/(1 v)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 13 0 1 1))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/ChannelIn"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1/"FFT Light"/(2 q)]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1/latch_0L/(1 q)]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1/"FFT Light"/(1 qv)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 27 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 27 15 0 1 1))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/ChannelOut1"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="&quot;FFT Light&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 27 15 0 1 1) (1 1 0 ^4))</param>
        <param name="(1 v)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1/ChannelIn/wireValid]</param>
        <param name="(2 d)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1/ChannelIn/0]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 g)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 13 0 1 1))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
        <wire name="(3 d)"/>
      </block>
      <block name="latch_0L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_latch_0L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 e)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1/"FFT Light"/(3 g)]</param>
        <param name="(2 d)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1/ChannelIn/wireChannel]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 27 15 0 1 1))</param>
        <param name="(1 qv)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1/ChannelOut1/wireValid]</param>
        <param name="(2 qc)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1/ChannelOut1/wireChannel]</param>
        <param name="(3 q)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1/ChannelOut1/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 27 15 0 1 1) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light"</param>
      <param name="simulinkPortData">(((2 d false true false true 16 13 1) (1 v true false false false 1 0 1)) ((3 g true false false false 1 0 1) (2 q false true false true 27 15 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 4 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;FFT Pipe&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 27 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light"/inputBlock/(1 v)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light"/inputBlock/(2 d)]</param>
        <param name="(3 drop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light"/Const/primWireOut]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="PulseDivider">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_PulseDivider"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light"/inputBlock/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light"/"FFT Pipe"/(1 qv)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">0</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light"/"FFT Pipe"/(2 q)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">0</param>
        <param name="simulinkExtraCacheKeys">((1 27 15 0 1 1) (1 27 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 15 0 1 1) (1 1 0 ^4))</param>
        <param name="(1 qv)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light"/SampleDelay/primWireOut]</param>
        <param name="(2 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light"/SampleDelay1/primWireOut]</param>
        <param name="(3 g)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light"/PulseDivider/(1 g)]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 12 15))</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 27 15 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe"</param>
      <param name="simulinkPortData">(((2 d false true false true 16 13 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 27 15 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="FFT1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 18 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/inputBlock/(1 v)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/inputBlock/(2 d)]</param>
        <param name="(3 drop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/inputBlock/(3 drop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="FFT2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 21 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/Twiddle1/(1 qv)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/Twiddle1/(2 q)]</param>
        <param name="(3 drop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/Twiddle1/(3 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="FFT3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 23 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/Twiddle2/(1 qv)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/Twiddle2/(2 q)]</param>
        <param name="(3 drop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/Twiddle2/(3 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="FFT4">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 25 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/Twiddle3/(1 qv)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/Twiddle3/(2 q)]</param>
        <param name="(3 drop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/Twiddle3/(3 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="FFT5">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 27 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/Twiddle4/(1 qv)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/Twiddle4/(2 q)]</param>
        <param name="(3 drop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/Twiddle4/(3 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="Twiddle1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 19 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/FFT1/(1 qv)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/FFT1/(2 q)]</param>
        <param name="(3 drop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/FFT1/(3 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="Twiddle2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 21 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/FFT2/(1 qv)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/FFT2/(2 q)]</param>
        <param name="(3 drop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/FFT2/(3 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="Twiddle3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 23 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/FFT3/(1 qv)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/FFT3/(2 q)]</param>
        <param name="(3 drop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/FFT3/(3 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="Twiddle4">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 25 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/FFT4/(1 qv)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/FFT4/(2 q)]</param>
        <param name="(3 drop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/FFT4/(3 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/FFT5/(1 qv)]</param>
        <param name="(2 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/FFT5/(2 q)]</param>
        <param name="(3 qdrop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe"/FFT5/(3 qdrop)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 18 13 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT1"</param>
      <param name="simulinkPortData">(((2 d false true false true 16 13 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 18 13 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1"/BitExtract7/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1"/BitExtract28/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1"/FFT1/(1 qv)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1"/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_BFU"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 18 13 0 1 1))</param>
        <param name="(1 s)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1"/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1"/TrivialTwiddle/(1 q)]</param>
        <param name="(3 vi)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1"/VectorFanout3/(1 q)]</param>
        <param name="(4 vo)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1"/VectorFanout2/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">1</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract28">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">1</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract7">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">4</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1"/FFT1/(1 qv)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_DelayValidBlock"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1"/FFT1/(1 qv)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="FFT1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 17 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1"/inputBlock/(1 v)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1"/inputBlock/(2 d)]</param>
        <param name="(3 drop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1"/inputBlock/(3 drop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="TrivialTwiddle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_TrivialTwiddle"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 17 13 0 1 1) (1 17 13 0 1 1))</param>
        <param name="(1 rotate)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1"/VectorFanout1/(1 q)]</param>
        <param name="(2 ifft)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1"/Const/primWireOut]</param>
        <param name="(3 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1"/FFT1/(2 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_VectorFanout"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1"/And1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1"/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_VectorFanout2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1"/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_VectorFanout3"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1"/FFT1/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1"/DelayValidBlock/(1 qv)]</param>
        <param name="(2 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1"/BFU/(1 q)]</param>
        <param name="(3 qdrop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1"/FFT1/(3 qdrop)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_BFU&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 18 13 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT1/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 17 13 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 18 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_BFU_BFU_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 18 13 0 1 1))</param>
        <param name="(1 s)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_BFU"/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_BFU"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_BFU"/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_BFU"/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 13 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_BFU"/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_BFU_BFU_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 18 13 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT1/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 17 13 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 18 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 17 13 0 1 1) (1 17 13 0 1 1) (1 18 13 0 1 1) (1 18 13 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 4 13))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 18 13 0 1 1) (1 17 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_BFU_BFU_implementation"/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 13 0 1 1) (1 18 13 0 1 1) (1 18 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_BFU_BFU_implementation"/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 13 0 1 1) (1 18 13 0 1 1) (1 18 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 13 0 1 1) (1 17 13 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 4 13)) (typeComplex (typeSFixed 4 13)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_BFU_BFU_implementation"/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2</param>
        <param name="simulinkExtraCacheKeys">((1 18 13 0 1 1) (1 18 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 13 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_BFU_BFU_implementation"/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 5 13))</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_DelayValidBlock&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT1/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SD">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_DelayValidBlock"/inputBlock/(1 v)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_DelayValidBlock"/SD/primWireOut]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_DelayValidBlock"/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 17 13 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT1/FFT1"</param>
      <param name="simulinkPortData">(((2 d false true false true 16 13 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 17 13 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1"/inputBlock/(1 v)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1"/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_BFU"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 17 13 0 1 1))</param>
        <param name="(1 s)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1"/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1"/VectorFanout2/(1 q)]</param>
        <param name="(4 vo)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1"/VectorFanout1/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">2</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_DelayValidBlock"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1"/inputBlock/(1 v)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_VectorFanout"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1"/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1"/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_VectorFanout2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1"/inputBlock/(1 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1"/DelayValidBlock/(1 qv)]</param>
        <param name="(2 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1"/BFU/(1 q)]</param>
        <param name="(3 qdrop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1"/inputBlock/(3 drop)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_BFU&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 17 13 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT1/FFT1/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 16 13 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 17 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_BFU_BFU_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 17 13 0 1 1))</param>
        <param name="(1 s)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_BFU"/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_BFU"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_BFU"/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_BFU"/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 13 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_BFU"/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_BFU_BFU_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 17 13 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT1/FFT1/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 16 13 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 17 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSub">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_BFU_BFU_implementation"/MuxA/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_BFU_BFU_implementation"/SampleDelay/primWireOut]</param>
        <param name="addSubPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="blockType">addSubBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 16 13 0 1 1) (1 17 13 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="MuxA">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 16 13 0 1 1) (1 16 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 13 0 1 1) (1 16 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_BFU_BFU_implementation"/SampleDelay/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 13 0 1 1) (1 16 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 13 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_BFU_BFU_implementation"/AddSub/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_BFU_BFU_implementation"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 3 13))</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 3 13))</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_DelayValidBlock&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT1/FFT1/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SD">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_DelayValidBlock"/inputBlock/(1 v)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_DelayValidBlock"/SD/primWireOut]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_DelayValidBlock"/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_VectorFanout&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT1/FFT1/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_VectorFanout"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_VectorFanout"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT1/FFT1/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_VectorFanout2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT1/FFT1/VectorFanout2"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_VectorFanout2"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_FFT1_VectorFanout2"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_TrivialTwiddle&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 17 13 0 1 1) (1 17 13 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT1/TrivialTwiddle"</param>
      <param name="simulinkPortData">(((3 d false true false true 17 13 1) (2 ifft true false false false 1 0 1) (1 rotate true false false false 1 0 1)) ((1 q false true false true 17 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_TrivialTwiddle"/NegateRe_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_TrivialTwiddle"/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 13 0 1 0) (1 17 13 0 1 0) (1 17 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_TrivialTwiddle"/NegateIm_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_TrivialTwiddle"/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 13 0 1 0) (1 17 13 0 1 0) (1 17 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_TrivialTwiddle"/Mux2/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_TrivialTwiddle"/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 13 0 1 0) (1 17 13 0 1 0) (1 17 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux4">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_TrivialTwiddle"/Mux1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_TrivialTwiddle"/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 13 0 1 0) (1 17 13 0 1 0) (1 17 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 13 0 1 0) (1 17 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_TrivialTwiddle"/NegateIm/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 4 13)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 13 0 1 0) (1 17 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_TrivialTwiddle"/NegateRe/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 4 13)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="c2ri">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_TrivialTwiddle"/inputBlock/(3 d)]</param>
        <param name="simulinkExtraCacheKeys">((1 17 13 0 1 1) (1 17 13 0 1 0) (1 17 13 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 17 13 0 1 1))</param>
        <wire name="(1 rotate)"/>
        <wire name="(2 ifft)"/>
        <wire name="(3 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 13 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_TrivialTwiddle"/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_TrivialTwiddle"/Mux4/primWireOut]</param>
        <param name="complexPackPortReal">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_TrivialTwiddle"/Mux3/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 17 13 0 1 0) (1 17 13 0 1 0) (1 17 13 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_VectorFanout&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT1/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_VectorFanout"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_VectorFanout"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT1/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_VectorFanout2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT1/VectorFanout2"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_VectorFanout2"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_VectorFanout2"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_VectorFanout3&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT1/VectorFanout3"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_VectorFanout3"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT1_VectorFanout3"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 21 15 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT2"</param>
      <param name="simulinkPortData">(((2 d false true false true 19 15 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 21 15 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2"/BitExtract7/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2"/BitExtract28/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2"/FFT1/(1 qv)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2"/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_BFU"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 21 15 0 1 1))</param>
        <param name="(1 s)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2"/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2"/TrivialTwiddle/(1 q)]</param>
        <param name="(3 vi)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2"/VectorFanout3/(1 q)]</param>
        <param name="(4 vo)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2"/VectorFanout2/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">3</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract28">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">3</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract7">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">16</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2"/FFT1/(1 qv)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_DelayValidBlock"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2"/FFT1/(1 qv)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="FFT1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 20 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2"/inputBlock/(1 v)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2"/inputBlock/(2 d)]</param>
        <param name="(3 drop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2"/inputBlock/(3 drop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="TrivialTwiddle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_TrivialTwiddle"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 20 15 0 1 1) (1 20 15 0 1 1))</param>
        <param name="(1 rotate)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2"/VectorFanout1/(1 q)]</param>
        <param name="(2 ifft)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2"/Const/primWireOut]</param>
        <param name="(3 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2"/FFT1/(2 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_VectorFanout"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2"/And1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2"/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_VectorFanout2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2"/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_VectorFanout3"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2"/FFT1/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 15 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2"/DelayValidBlock/(1 qv)]</param>
        <param name="(2 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2"/BFU/(1 q)]</param>
        <param name="(3 qdrop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2"/FFT1/(3 qdrop)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_BFU&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 21 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT2/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 20 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 21 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_BFU_BFU_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 21 15 0 1 1))</param>
        <param name="(1 s)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_BFU"/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_BFU"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_BFU"/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_BFU"/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 21 15 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_BFU"/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_BFU_BFU_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 21 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT2/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 20 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 21 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 20 15 0 1 1) (1 20 15 0 1 1) (1 21 15 0 1 1) (1 21 15 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 5 15))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 21 15 0 1 1) (1 20 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_BFU_BFU_implementation"/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 1) (1 21 15 0 1 1) (1 21 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_BFU_BFU_implementation"/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 21 15 0 1 1) (1 21 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 20 15 0 1 1) (1 20 15 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 5 15)) (typeComplex (typeSFixed 5 15)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_BFU_BFU_implementation"/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">8</param>
        <param name="simulinkExtraCacheKeys">((1 21 15 0 1 1) (1 21 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 21 15 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_BFU_BFU_implementation"/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 6 15))</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_DelayValidBlock&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT2/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SD">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_DelayValidBlock"/inputBlock/(1 v)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">8</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_DelayValidBlock"/SD/primWireOut]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_DelayValidBlock"/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 20 15 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT2/FFT1"</param>
      <param name="simulinkPortData">(((2 d false true false true 19 15 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 20 15 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1"/inputBlock/(1 v)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1"/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_BFU"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 20 15 0 1 1))</param>
        <param name="(1 s)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1"/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1"/VectorFanout2/(1 q)]</param>
        <param name="(4 vo)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1"/VectorFanout1/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">8</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_DelayValidBlock"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1"/inputBlock/(1 v)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_VectorFanout"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1"/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1"/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_VectorFanout2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1"/inputBlock/(1 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 15 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1"/DelayValidBlock/(1 qv)]</param>
        <param name="(2 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1"/BFU/(1 q)]</param>
        <param name="(3 qdrop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1"/inputBlock/(3 drop)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_BFU&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 20 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT2/FFT1/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 19 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 20 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_BFU_BFU_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 20 15 0 1 1))</param>
        <param name="(1 s)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_BFU"/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_BFU"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_BFU"/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_BFU"/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 20 15 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_BFU"/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_BFU_BFU_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 20 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT2/FFT1/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 19 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 20 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 19 15 0 1 1) (1 19 15 0 1 1) (1 20 15 0 1 1) (1 20 15 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 4 15))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 20 15 0 1 1) (1 19 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_BFU_BFU_implementation"/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 15 0 1 1) (1 20 15 0 1 1) (1 20 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_BFU_BFU_implementation"/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 1) (1 20 15 0 1 1) (1 20 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 19 15 0 1 1) (1 19 15 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 4 15)) (typeComplex (typeSFixed 4 15)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_BFU_BFU_implementation"/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">4</param>
        <param name="simulinkExtraCacheKeys">((1 20 15 0 1 1) (1 20 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 20 15 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_BFU_BFU_implementation"/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 5 15))</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_DelayValidBlock&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT2/FFT1/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SD">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_DelayValidBlock"/inputBlock/(1 v)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">4</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_DelayValidBlock"/SD/primWireOut]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_DelayValidBlock"/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_VectorFanout&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT2/FFT1/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_VectorFanout"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_VectorFanout"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT2/FFT1/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_VectorFanout2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT2/FFT1/VectorFanout2"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_VectorFanout2"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_FFT1_VectorFanout2"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_TrivialTwiddle&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 20 15 0 1 1) (1 20 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT2/TrivialTwiddle"</param>
      <param name="simulinkPortData">(((3 d false true false true 20 15 1) (2 ifft true false false false 1 0 1) (1 rotate true false false false 1 0 1)) ((1 q false true false true 20 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_TrivialTwiddle"/NegateRe_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_TrivialTwiddle"/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 0) (1 20 15 0 1 0) (1 20 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_TrivialTwiddle"/NegateIm_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_TrivialTwiddle"/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 0) (1 20 15 0 1 0) (1 20 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_TrivialTwiddle"/Mux2/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_TrivialTwiddle"/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 0) (1 20 15 0 1 0) (1 20 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux4">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_TrivialTwiddle"/Mux1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_TrivialTwiddle"/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 15 0 1 0) (1 20 15 0 1 0) (1 20 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 20 15 0 1 0) (1 20 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_TrivialTwiddle"/NegateIm/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 5 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 20 15 0 1 0) (1 20 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_TrivialTwiddle"/NegateRe/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 5 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="c2ri">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_TrivialTwiddle"/inputBlock/(3 d)]</param>
        <param name="simulinkExtraCacheKeys">((1 20 15 0 1 1) (1 20 15 0 1 0) (1 20 15 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 20 15 0 1 1))</param>
        <wire name="(1 rotate)"/>
        <wire name="(2 ifft)"/>
        <wire name="(3 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 20 15 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_TrivialTwiddle"/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_TrivialTwiddle"/Mux4/primWireOut]</param>
        <param name="complexPackPortReal">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_TrivialTwiddle"/Mux3/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 20 15 0 1 0) (1 20 15 0 1 0) (1 20 15 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_VectorFanout&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT2/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_VectorFanout"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_VectorFanout"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT2/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_VectorFanout2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT2/VectorFanout2"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_VectorFanout2"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_VectorFanout2"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_VectorFanout3&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT2/VectorFanout3"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_VectorFanout3"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT2_VectorFanout3"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 23 15 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT3"</param>
      <param name="simulinkPortData">(((2 d false true false true 21 15 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 23 15 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3"/BitExtract7/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3"/BitExtract28/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3"/FFT1/(1 qv)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3"/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_BFU"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 23 15 0 1 1))</param>
        <param name="(1 s)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3"/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3"/TrivialTwiddle/(1 q)]</param>
        <param name="(3 vi)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3"/VectorFanout3/(1 q)]</param>
        <param name="(4 vo)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3"/VectorFanout2/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">5</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract28">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">5</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract7">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">64</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3"/FFT1/(1 qv)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3"/FFT1/(1 qv)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="FFT1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 22 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3"/inputBlock/(1 v)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3"/inputBlock/(2 d)]</param>
        <param name="(3 drop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3"/inputBlock/(3 drop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="TrivialTwiddle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_TrivialTwiddle"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 22 15 0 1 1) (1 22 15 0 1 1))</param>
        <param name="(1 rotate)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3"/VectorFanout1/(1 q)]</param>
        <param name="(2 ifft)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3"/Const/primWireOut]</param>
        <param name="(3 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3"/FFT1/(2 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_VectorFanout"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3"/And1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3"/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_VectorFanout2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3"/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_VectorFanout3"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3"/FFT1/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3"/DelayValidBlock/(1 qv)]</param>
        <param name="(2 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3"/BFU/(1 q)]</param>
        <param name="(3 qdrop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3"/FFT1/(3 qdrop)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_BFU&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 23 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT3/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 22 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 23 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_BFU_BFU_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 23 15 0 1 1))</param>
        <param name="(1 s)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_BFU"/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_BFU"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_BFU"/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_BFU"/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 23 15 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_BFU"/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_BFU_BFU_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 23 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT3/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 22 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 23 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 22 15 0 1 1) (1 22 15 0 1 1) (1 23 15 0 1 1) (1 23 15 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 7 15))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 23 15 0 1 1) (1 22 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_BFU_BFU_implementation"/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 15 0 1 1) (1 23 15 0 1 1) (1 23 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_BFU_BFU_implementation"/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 23 15 0 1 1) (1 23 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 22 15 0 1 1) (1 22 15 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 7 15)) (typeComplex (typeSFixed 7 15)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_BFU_BFU_implementation"/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">32</param>
        <param name="simulinkExtraCacheKeys">((1 23 15 0 1 1) (1 23 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 23 15 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_BFU_BFU_implementation"/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 8 15))</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT3/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock_PD"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock"/inputBlock/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock_PM"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock"/SD/primWireOut]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock"/PD/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock"/PM/(1 v)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock"/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock_PD&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT3/DelayValidBlock/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock_PD"/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">5</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">64</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock_PD"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock_PD"/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 6 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock_PD_EdgeDetect"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock_PD"/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock_PD"/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock_PD_EdgeDetect&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT3/DelayValidBlock/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock_PD_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock_PD_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock_PD_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock_PD_EdgeDetect"/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock_PD_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock_PM&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT3/DelayValidBlock/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock_PM"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock_PM"/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock_PM"/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock_PM"/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 6 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock_PM"/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 6 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock_PM"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">5</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 6 0)</param>
        <param name="constValue">32</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock_PM"/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock_PM"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock_PM"/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock_PM"/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock_PM"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 6 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_DelayValidBlock_PM"/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 22 15 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT3/FFT1"</param>
      <param name="simulinkPortData">(((2 d false true false true 21 15 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 22 15 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1"/inputBlock/(1 v)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1"/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_BFU"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 22 15 0 1 1))</param>
        <param name="(1 s)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1"/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1"/VectorFanout2/(1 q)]</param>
        <param name="(4 vo)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1"/VectorFanout1/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">32</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1"/inputBlock/(1 v)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_VectorFanout"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1"/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1"/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_VectorFanout2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1"/inputBlock/(1 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1"/DelayValidBlock/(1 qv)]</param>
        <param name="(2 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1"/BFU/(1 q)]</param>
        <param name="(3 qdrop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1"/inputBlock/(3 drop)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_BFU&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 22 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT3/FFT1/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 21 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 22 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_BFU_BFU_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 22 15 0 1 1))</param>
        <param name="(1 s)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_BFU"/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_BFU"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_BFU"/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_BFU"/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 22 15 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_BFU"/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_BFU_BFU_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 22 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT3/FFT1/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 21 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 22 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 21 15 0 1 1) (1 21 15 0 1 1) (1 22 15 0 1 1) (1 22 15 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 6 15))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 22 15 0 1 1) (1 21 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_BFU_BFU_implementation"/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 22 15 0 1 1) (1 22 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_BFU_BFU_implementation"/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 15 0 1 1) (1 22 15 0 1 1) (1 22 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 21 15 0 1 1) (1 21 15 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 6 15)) (typeComplex (typeSFixed 6 15)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_BFU_BFU_implementation"/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">16</param>
        <param name="simulinkExtraCacheKeys">((1 22 15 0 1 1) (1 22 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 22 15 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_BFU_BFU_implementation"/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 7 15))</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT3/FFT1/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock_PD"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock"/inputBlock/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock_PM"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock"/SD/primWireOut]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock"/PD/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock"/PM/(1 v)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock"/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock_PD&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT3/FFT1/DelayValidBlock/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock_PD"/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">32</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock_PD"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock_PD"/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 5 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock_PD_EdgeDetect"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock_PD"/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock_PD"/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock_PD_EdgeDetect&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT3/FFT1/DelayValidBlock/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock_PD_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock_PD_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock_PD_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock_PD_EdgeDetect"/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock_PD_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock_PM&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT3/FFT1/DelayValidBlock/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock_PM"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock_PM"/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock_PM"/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock_PM"/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 5 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock_PM"/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 5 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock_PM"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 5 0)</param>
        <param name="constValue">16</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock_PM"/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock_PM"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock_PM"/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock_PM"/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock_PM"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 5 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_DelayValidBlock_PM"/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_VectorFanout&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT3/FFT1/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_VectorFanout"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_VectorFanout"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT3/FFT1/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_VectorFanout2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT3/FFT1/VectorFanout2"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_VectorFanout2"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_FFT1_VectorFanout2"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_TrivialTwiddle&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 22 15 0 1 1) (1 22 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT3/TrivialTwiddle"</param>
      <param name="simulinkPortData">(((3 d false true false true 22 15 1) (2 ifft true false false false 1 0 1) (1 rotate true false false false 1 0 1)) ((1 q false true false true 22 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_TrivialTwiddle"/NegateRe_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_TrivialTwiddle"/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 15 0 1 0) (1 22 15 0 1 0) (1 22 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_TrivialTwiddle"/NegateIm_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_TrivialTwiddle"/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 15 0 1 0) (1 22 15 0 1 0) (1 22 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_TrivialTwiddle"/Mux2/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_TrivialTwiddle"/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 15 0 1 0) (1 22 15 0 1 0) (1 22 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux4">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_TrivialTwiddle"/Mux1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_TrivialTwiddle"/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 15 0 1 0) (1 22 15 0 1 0) (1 22 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 22 15 0 1 0) (1 22 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_TrivialTwiddle"/NegateIm/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 7 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 22 15 0 1 0) (1 22 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_TrivialTwiddle"/NegateRe/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 7 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="c2ri">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_TrivialTwiddle"/inputBlock/(3 d)]</param>
        <param name="simulinkExtraCacheKeys">((1 22 15 0 1 1) (1 22 15 0 1 0) (1 22 15 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 22 15 0 1 1))</param>
        <wire name="(1 rotate)"/>
        <wire name="(2 ifft)"/>
        <wire name="(3 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 22 15 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_TrivialTwiddle"/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_TrivialTwiddle"/Mux4/primWireOut]</param>
        <param name="complexPackPortReal">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_TrivialTwiddle"/Mux3/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 22 15 0 1 0) (1 22 15 0 1 0) (1 22 15 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_VectorFanout&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT3/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_VectorFanout"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_VectorFanout"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT3/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_VectorFanout2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT3/VectorFanout2"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_VectorFanout2"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_VectorFanout2"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_VectorFanout3&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT3/VectorFanout3"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_VectorFanout3"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT3_VectorFanout3"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 25 15 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT4"</param>
      <param name="simulinkPortData">(((2 d false true false true 23 15 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 25 15 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4"/BitExtract7/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4"/BitExtract28/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4"/FFT1/(1 qv)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4"/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_BFU"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 25 15 0 1 1))</param>
        <param name="(1 s)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4"/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4"/TrivialTwiddle/(1 q)]</param>
        <param name="(3 vi)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4"/VectorFanout3/(1 q)]</param>
        <param name="(4 vo)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4"/VectorFanout2/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">7</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract28">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">7</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract7">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">6</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">256</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4"/FFT1/(1 qv)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4"/FFT1/(1 qv)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="FFT1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 24 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4"/inputBlock/(1 v)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4"/inputBlock/(2 d)]</param>
        <param name="(3 drop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4"/inputBlock/(3 drop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="TrivialTwiddle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_TrivialTwiddle"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 24 15 0 1 1) (1 24 15 0 1 1))</param>
        <param name="(1 rotate)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4"/VectorFanout1/(1 q)]</param>
        <param name="(2 ifft)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4"/Const/primWireOut]</param>
        <param name="(3 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4"/FFT1/(2 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_VectorFanout"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4"/And1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4"/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_VectorFanout2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4"/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_VectorFanout3"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4"/FFT1/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4"/DelayValidBlock/(1 qv)]</param>
        <param name="(2 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4"/BFU/(1 q)]</param>
        <param name="(3 qdrop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4"/FFT1/(3 qdrop)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_BFU&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 25 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT4/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 24 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 25 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_BFU_BFU_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 25 15 0 1 1))</param>
        <param name="(1 s)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_BFU"/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_BFU"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_BFU"/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_BFU"/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 25 15 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_BFU"/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_BFU_BFU_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 25 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT4/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 24 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 25 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 24 15 0 1 1) (1 24 15 0 1 1) (1 25 15 0 1 1) (1 25 15 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 9 15))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 25 15 0 1 1) (1 24 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_BFU_BFU_implementation"/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 15 0 1 1) (1 25 15 0 1 1) (1 25 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_BFU_BFU_implementation"/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 25 15 0 1 1) (1 25 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 24 15 0 1 1) (1 24 15 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 9 15)) (typeComplex (typeSFixed 9 15)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_BFU_BFU_implementation"/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">128</param>
        <param name="simulinkExtraCacheKeys">((1 25 15 0 1 1) (1 25 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 25 15 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_BFU_BFU_implementation"/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 10 15))</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT4/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock_PD"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock"/inputBlock/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock_PM"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock"/SD/primWireOut]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock"/PD/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock"/PM/(1 v)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock"/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock_PD&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT4/DelayValidBlock/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock_PD"/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">7</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">256</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock_PD"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock_PD"/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 8 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock_PD_EdgeDetect"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock_PD"/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock_PD"/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock_PD_EdgeDetect&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT4/DelayValidBlock/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock_PD_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock_PD_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock_PD_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock_PD_EdgeDetect"/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock_PD_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock_PM&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT4/DelayValidBlock/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock_PM"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock_PM"/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock_PM"/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock_PM"/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock_PM"/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 8 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock_PM"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">7</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 8 0)</param>
        <param name="constValue">128</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock_PM"/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock_PM"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock_PM"/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock_PM"/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock_PM"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_DelayValidBlock_PM"/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 24 15 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT4/FFT1"</param>
      <param name="simulinkPortData">(((2 d false true false true 23 15 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 24 15 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1"/inputBlock/(1 v)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1"/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_BFU"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 24 15 0 1 1))</param>
        <param name="(1 s)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1"/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1"/VectorFanout2/(1 q)]</param>
        <param name="(4 vo)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1"/VectorFanout1/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">6</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 7 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">128</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 7 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1"/inputBlock/(1 v)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_VectorFanout"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1"/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1"/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_VectorFanout2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1"/inputBlock/(1 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1"/DelayValidBlock/(1 qv)]</param>
        <param name="(2 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1"/BFU/(1 q)]</param>
        <param name="(3 qdrop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1"/inputBlock/(3 drop)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_BFU&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 24 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT4/FFT1/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 23 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 24 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_BFU_BFU_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 24 15 0 1 1))</param>
        <param name="(1 s)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_BFU"/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_BFU"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_BFU"/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_BFU"/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 24 15 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_BFU"/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_BFU_BFU_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 24 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT4/FFT1/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 23 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 24 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 23 15 0 1 1) (1 23 15 0 1 1) (1 24 15 0 1 1) (1 24 15 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 8 15))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 24 15 0 1 1) (1 23 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_BFU_BFU_implementation"/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 24 15 0 1 1) (1 24 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_BFU_BFU_implementation"/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 15 0 1 1) (1 24 15 0 1 1) (1 24 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 23 15 0 1 1) (1 23 15 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 8 15)) (typeComplex (typeSFixed 8 15)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_BFU_BFU_implementation"/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">64</param>
        <param name="simulinkExtraCacheKeys">((1 24 15 0 1 1) (1 24 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 24 15 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_BFU_BFU_implementation"/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 9 15))</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT4/FFT1/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock_PD"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock"/inputBlock/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock_PM"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock"/SD/primWireOut]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock"/PD/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock"/PM/(1 v)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock"/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock_PD&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT4/FFT1/DelayValidBlock/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock_PD"/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">6</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 7 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">128</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock_PD"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 7 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock_PD"/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 7 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock_PD_EdgeDetect"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock_PD"/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock_PD"/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock_PD_EdgeDetect&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT4/FFT1/DelayValidBlock/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock_PD_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock_PD_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock_PD_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock_PD_EdgeDetect"/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock_PD_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock_PM&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT4/FFT1/DelayValidBlock/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock_PM"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock_PM"/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock_PM"/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock_PM"/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 7 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 7 0 ^4) (1 7 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock_PM"/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 7 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock_PM"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">6</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 7 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 7 0)</param>
        <param name="constValue">64</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 7 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock_PM"/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock_PM"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 7 0 ^4) (1 7 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock_PM"/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock_PM"/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock_PM"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 7 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_DelayValidBlock_PM"/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_VectorFanout&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT4/FFT1/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_VectorFanout"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_VectorFanout"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT4/FFT1/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_VectorFanout2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT4/FFT1/VectorFanout2"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_VectorFanout2"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_FFT1_VectorFanout2"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_TrivialTwiddle&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 24 15 0 1 1) (1 24 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT4/TrivialTwiddle"</param>
      <param name="simulinkPortData">(((3 d false true false true 24 15 1) (2 ifft true false false false 1 0 1) (1 rotate true false false false 1 0 1)) ((1 q false true false true 24 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_TrivialTwiddle"/NegateRe_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_TrivialTwiddle"/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 15 0 1 0) (1 24 15 0 1 0) (1 24 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_TrivialTwiddle"/NegateIm_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_TrivialTwiddle"/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 15 0 1 0) (1 24 15 0 1 0) (1 24 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_TrivialTwiddle"/Mux2/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_TrivialTwiddle"/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 15 0 1 0) (1 24 15 0 1 0) (1 24 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux4">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_TrivialTwiddle"/Mux1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_TrivialTwiddle"/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 15 0 1 0) (1 24 15 0 1 0) (1 24 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 24 15 0 1 0) (1 24 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_TrivialTwiddle"/NegateIm/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 9 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 24 15 0 1 0) (1 24 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_TrivialTwiddle"/NegateRe/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 9 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="c2ri">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_TrivialTwiddle"/inputBlock/(3 d)]</param>
        <param name="simulinkExtraCacheKeys">((1 24 15 0 1 1) (1 24 15 0 1 0) (1 24 15 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 24 15 0 1 1))</param>
        <wire name="(1 rotate)"/>
        <wire name="(2 ifft)"/>
        <wire name="(3 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 24 15 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_TrivialTwiddle"/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_TrivialTwiddle"/Mux4/primWireOut]</param>
        <param name="complexPackPortReal">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_TrivialTwiddle"/Mux3/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 24 15 0 1 0) (1 24 15 0 1 0) (1 24 15 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_VectorFanout&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT4/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_VectorFanout"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_VectorFanout"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT4/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_VectorFanout2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT4/VectorFanout2"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_VectorFanout2"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_VectorFanout2"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_VectorFanout3&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT4/VectorFanout3"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_VectorFanout3"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT4_VectorFanout3"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 27 15 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT5"</param>
      <param name="simulinkPortData">(((2 d false true false true 25 15 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 27 15 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5"/BitExtract7/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5"/BitExtract28/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5"/FFT1/(1 qv)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5"/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_BFU"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 27 15 0 1 1))</param>
        <param name="(1 s)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5"/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5"/TrivialTwiddle/(1 q)]</param>
        <param name="(3 vi)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5"/VectorFanout3/(1 q)]</param>
        <param name="(4 vo)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5"/VectorFanout2/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract28">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract7">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">8</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5"/FFT1/(1 qv)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5"/FFT1/(1 qv)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="FFT1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 26 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5"/inputBlock/(1 v)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5"/inputBlock/(2 d)]</param>
        <param name="(3 drop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5"/inputBlock/(3 drop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="TrivialTwiddle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_TrivialTwiddle"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 26 15 0 1 1) (1 26 15 0 1 1))</param>
        <param name="(1 rotate)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5"/VectorFanout1/(1 q)]</param>
        <param name="(2 ifft)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5"/Const/primWireOut]</param>
        <param name="(3 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5"/FFT1/(2 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_VectorFanout"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5"/And1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5"/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_VectorFanout2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5"/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_VectorFanout3"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5"/FFT1/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5"/DelayValidBlock/(1 qv)]</param>
        <param name="(2 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5"/BFU/(1 q)]</param>
        <param name="(3 qdrop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5"/FFT1/(3 qdrop)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_BFU&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 27 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT5/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 26 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 27 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_BFU_BFU_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 27 15 0 1 1))</param>
        <param name="(1 s)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_BFU"/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_BFU"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_BFU"/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_BFU"/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 27 15 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_BFU"/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_BFU_BFU_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 27 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT5/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 26 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 27 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 26 15 0 1 1) (1 26 15 0 1 1) (1 27 15 0 1 1) (1 27 15 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 11 15))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 27 15 0 1 1) (1 26 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_BFU_BFU_implementation"/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 15 0 1 1) (1 27 15 0 1 1) (1 27 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_BFU_BFU_implementation"/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 15 0 1 1) (1 27 15 0 1 1) (1 27 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 26 15 0 1 1) (1 26 15 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 11 15)) (typeComplex (typeSFixed 11 15)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_BFU_BFU_implementation"/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">512</param>
        <param name="simulinkExtraCacheKeys">((1 27 15 0 1 1) (1 27 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 27 15 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_BFU_BFU_implementation"/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 12 15))</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT5/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock_PD"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock"/inputBlock/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock_PM"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock"/SD/primWireOut]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock"/PD/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock"/PM/(1 v)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock"/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock_PD&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT5/DelayValidBlock/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock_PD"/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock_PD"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock_PD"/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock_PD_EdgeDetect"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock_PD"/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock_PD"/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock_PD_EdgeDetect&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT5/DelayValidBlock/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock_PD_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock_PD_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock_PD_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock_PD_EdgeDetect"/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock_PD_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock_PM&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT5/DelayValidBlock/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock_PM"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock_PM"/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock_PM"/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock_PM"/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock_PM"/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock_PM"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 10 0)</param>
        <param name="constValue">512</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock_PM"/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock_PM"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock_PM"/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock_PM"/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock_PM"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 10 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_DelayValidBlock_PM"/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 26 15 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT5/FFT1"</param>
      <param name="simulinkPortData">(((2 d false true false true 25 15 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 26 15 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1"/inputBlock/(1 v)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1"/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_BFU"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 26 15 0 1 1))</param>
        <param name="(1 s)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1"/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1"/VectorFanout2/(1 q)]</param>
        <param name="(4 vo)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1"/VectorFanout1/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">8</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 9 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">512</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 9 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1"/inputBlock/(1 v)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_VectorFanout"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1"/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1"/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_VectorFanout2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1"/inputBlock/(1 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1"/DelayValidBlock/(1 qv)]</param>
        <param name="(2 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1"/BFU/(1 q)]</param>
        <param name="(3 qdrop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1"/inputBlock/(3 drop)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_BFU&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 26 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT5/FFT1/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 25 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 26 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_BFU_BFU_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 26 15 0 1 1))</param>
        <param name="(1 s)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_BFU"/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_BFU"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_BFU"/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_BFU"/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 26 15 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_BFU"/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_BFU_BFU_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 26 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT5/FFT1/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 25 15 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 26 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 25 15 0 1 1) (1 25 15 0 1 1) (1 26 15 0 1 1) (1 26 15 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 10 15))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 26 15 0 1 1) (1 25 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_BFU_BFU_implementation"/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 26 15 0 1 1) (1 26 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_BFU_BFU_implementation"/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 15 0 1 1) (1 26 15 0 1 1) (1 26 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 25 15 0 1 1) (1 25 15 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 10 15)) (typeComplex (typeSFixed 10 15)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_BFU_BFU_implementation"/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">256</param>
        <param name="simulinkExtraCacheKeys">((1 26 15 0 1 1) (1 26 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 26 15 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_BFU_BFU_implementation"/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 11 15))</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT5/FFT1/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock_PD"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock"/inputBlock/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock_PM"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock"/SD/primWireOut]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock"/PD/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock"/PM/(1 v)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock"/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock_PD&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT5/FFT1/DelayValidBlock/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock_PD"/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">8</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 9 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">512</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock_PD"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 9 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock_PD"/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 9 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock_PD_EdgeDetect"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock_PD"/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock_PD"/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock_PD_EdgeDetect&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT5/FFT1/DelayValidBlock/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock_PD_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock_PD_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock_PD_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock_PD_EdgeDetect"/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock_PD_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock_PM&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT5/FFT1/DelayValidBlock/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock_PM"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock_PM"/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock_PM"/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock_PM"/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 9 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 9 0 ^4) (1 9 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock_PM"/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 9 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock_PM"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">8</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 9 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 9 0)</param>
        <param name="constValue">256</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 9 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock_PM"/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock_PM"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 9 0 ^4) (1 9 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock_PM"/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock_PM"/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock_PM"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 9 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_DelayValidBlock_PM"/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_VectorFanout&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT5/FFT1/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_VectorFanout"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_VectorFanout"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT5/FFT1/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_VectorFanout2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT5/FFT1/VectorFanout2"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_VectorFanout2"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_FFT1_VectorFanout2"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_TrivialTwiddle&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 26 15 0 1 1) (1 26 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT5/TrivialTwiddle"</param>
      <param name="simulinkPortData">(((3 d false true false true 26 15 1) (2 ifft true false false false 1 0 1) (1 rotate true false false false 1 0 1)) ((1 q false true false true 26 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_TrivialTwiddle"/NegateRe_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_TrivialTwiddle"/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 15 0 1 0) (1 26 15 0 1 0) (1 26 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_TrivialTwiddle"/NegateIm_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_TrivialTwiddle"/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 15 0 1 0) (1 26 15 0 1 0) (1 26 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_TrivialTwiddle"/Mux2/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_TrivialTwiddle"/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 15 0 1 0) (1 26 15 0 1 0) (1 26 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux4">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_TrivialTwiddle"/Mux1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_TrivialTwiddle"/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 15 0 1 0) (1 26 15 0 1 0) (1 26 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 26 15 0 1 0) (1 26 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_TrivialTwiddle"/NegateIm/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 11 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 26 15 0 1 0) (1 26 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_TrivialTwiddle"/NegateRe/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 11 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="c2ri">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_TrivialTwiddle"/inputBlock/(3 d)]</param>
        <param name="simulinkExtraCacheKeys">((1 26 15 0 1 1) (1 26 15 0 1 0) (1 26 15 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 26 15 0 1 1))</param>
        <wire name="(1 rotate)"/>
        <wire name="(2 ifft)"/>
        <wire name="(3 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 26 15 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_TrivialTwiddle"/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_TrivialTwiddle"/Mux4/primWireOut]</param>
        <param name="complexPackPortReal">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_TrivialTwiddle"/Mux3/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 26 15 0 1 0) (1 26 15 0 1 0) (1 26 15 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_VectorFanout&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT5/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_VectorFanout"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_VectorFanout"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT5/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_VectorFanout2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT5/VectorFanout2"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_VectorFanout2"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_VectorFanout2"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_VectorFanout3&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/FFT5/VectorFanout3"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_VectorFanout3"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_FFT5_VectorFanout3"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 19 15 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/Twiddle1"</param>
      <param name="simulinkPortData">(((2 d false true false true 18 13 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 19 15 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ConvertIn">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1"/inputBlock/(2 d)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 3 15))</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateAsymmetric</param>
        <param name="simulinkExtraCacheKeys">((1 18 13 0 1 1) (1 18 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ConvertOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1"/Mult/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 4 15))</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 34 30 0 1 1) (1 19 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">16</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ExtractCount">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 4 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1"/VectorFanout1/(1 q)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1"/ConvertIn/primWireOut]</param>
        <param name="addNoGrowth">true</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 18 15 0 1 1) (1 34 30 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1"/TwiddleRom/(1 w)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1"/RALUT/(1 q)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1"/NonOptimizedMode/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 1) (1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NonOptimizedMode">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="RALUT">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_RALUT"]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
        <param name="(1 a)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1"/ExtractCount/primWireOut]</param>
        <param name="(2 ra)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1"/inputBlock/(1 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="TwiddleAngle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleAngle"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1"/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1"/Counter/primWireOut]</param>
        <wire name="(1 angle)"/>
      </block>
      <block name="TwiddleRom">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
        <param name="(1 angle)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1"/TwiddleAngle/(1 angle)]</param>
        <param name="(2 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1"/inputBlock/(1 v)]</param>
        <wire name="(1 w)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1"/Mux2/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 13 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1"/inputBlock/(1 v)]</param>
        <param name="(2 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1"/ConvertOut/primWireOut]</param>
        <param name="(3 qdrop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1"/inputBlock/(3 drop)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_RALUT&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/Twiddle1/RALUT"</param>
      <param name="simulinkPortData">(((1 a false ^4 4 0 1) (2 ra true false false false 1 0 1)) ((1 q false true false true 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ROM">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(complexRollTag (1 ^5 0xB.504f333f9de68p-4 0x4.69898cc51701cp-56 -0xB.504f333f9de6p-4 1 0xE.c835e79946a3p-4 0xB.504f333f9de68p-4 0x6.1f78a9abaa59p-4 1 0x6.1f78a9abaa59p-4 -0xB.504f333f9de6p-4 -0xE.c835e79946a38p-4) (0 ^5 -0xB.504f333f9de6p-4 -1 -0xB.504f333f9de68p-4 0 -0x6.1f78a9abaa58cp-4 -0xB.504f333f9de6p-4 -0xE.c835e79946a3p-4 0 -0xE.c835e79946a3p-4 -0xB.504f333f9de68p-4 0x6.1f78a9abaa584p-4))</param>
        <param name="dualMemPortAddr1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_RALUT"/inputBlock/(1 a)]</param>
        <param name="dualMemPortAddr2">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_RALUT"/inputBlock/(1 a)]</param>
        <param name="dualMemPortData1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_RALUT"/d0/primWireOut]</param>
        <param name="dualMemPortRead1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_RALUT"/inputBlock/(2 ra)]</param>
        <param name="dualMemPortRead2">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_RALUT"/inputBlock/(2 ra)]</param>
        <param name="dualMemPortWrite1En">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_RALUT"/we0/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeComplex (typeSFixed 1 15))</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="d0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeComplex (typeSFixed 1 15))</param>
        <param name="constValue">(complexRollTag 0 0)</param>
        <param name="constWarnSaturation">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 a)"/>
        <wire name="(2 ra)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_RALUT"/ROM/dualMemWireData1]</param>
      </block>
      <block name="we0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleAngle&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/Twiddle1/TwiddleAngle"</param>
      <param name="simulinkPortData">(((2 c false ^4 4 0 1) (1 v true false false false 1 0 1)) ((1 angle false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="TA_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleAngle"/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleAngle"/inputBlock/(2 c)]</param>
        <wire name="(1 angle)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 angle)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleAngle"/TA_implementation/(1 angle)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleAngle_TA_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/Twiddle1/TwiddleAngle/TA_implementation"</param>
      <param name="simulinkPortData">(((2 c false ^4 4 0 1) (1 v true false false false 1 0 1)) ((1 angle false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Add">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/Mux1/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/Mux7/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4) (1 3 0 ^4) (1 4 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/ZeroBit/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/BitExtractIndex/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/BitExtractIndex/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/ZeroBit1/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractIndex">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractPivotLSB">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">3</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractPivotMSB">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/ZeroVal1/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/BitCombine1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/BitExtractPivotLSB/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 3 0 ^4) (1 3 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux7">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/ZeroVal/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/BitCombine/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/BitExtractPivotMSB/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 3 0 ^4) (1 3 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroBit">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroBit1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroVal">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 3 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroVal1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 3 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 angle)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/Add/primWireOut]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/Twiddle1/TwiddleRom"</param>
      <param name="simulinkPortData">(((1 angle false ^4 4 0 1) (2 v true false false false 1 0 1)) ((1 w false true false true 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="&quot; SwapSinCos&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom_ SwapSinCos"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) ^4)</param>
        <param name="(1 swap)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/Q13/primWireOut]</param>
        <param name="(2 d0)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/OptimizedDualMem/dualMemWireData1]</param>
        <param name="(3 d1)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/Mux1/primWireOut]</param>
        <wire name="(1 q0)"/>
        <wire name="(2 q1)"/>
      </block>
      <block name="BitExtract5">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/inputBlock/(1 angle)]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CAddr">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/inputBlock/(1 angle)]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/ZeroData/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/OptimizedDualMem/dualMemWireData2]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/NonZero/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Ndivided4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegCos">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/" SwapSinCos"/(1 q0)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/NegateCos_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/Q12/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegSin">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/" SwapSinCos"/(2 q1)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/NegateSin_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/Xnor/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateCos">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/" SwapSinCos"/(1 q0)]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateCos_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/NegateCos/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 1 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateSin">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/" SwapSinCos"/(2 q1)]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateSin_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/NegateSin/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 1 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NonZero">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OptimizedDualMem">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(1 0xE.c835e79946a3p-4 0xB.504f333f9de68p-4 0x6.1f78a9abaa59p-4)</param>
        <param name="dualMemPortAddr1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/CAddr/primWireOut]</param>
        <param name="dualMemPortAddr2">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/SAddr/primWireOut]</param>
        <param name="dualMemPortData1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/ZeroData/primWireOut]</param>
        <param name="dualMemPortRead1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/inputBlock/(2 v)]</param>
        <param name="dualMemPortRead2">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/inputBlock/(2 v)]</param>
        <param name="dualMemPortWrite1En">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/noWrite/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeSFixed 1 15)</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 2 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="Q12">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/Q13/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/Q23/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Q13">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/BitExtract5/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Q23">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/BitExtract5/primWireOut]</param>
        <param name="bitSelectBitOffset">1</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SAddr">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/Ndivided4/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/CAddr/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 3 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/Sub/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 3 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xnor">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/Q23/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/Const/primWireOut]</param>
        <param name="blockType">xnorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroData">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 1 15)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 angle)"/>
        <wire name="(2 v)"/>
      </block>
      <block name="noWrite">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <param name="(1 w)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/NegSin/primWireOut]</param>
        <param name="complexPackPortReal">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom"/NegCos/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom_ SwapSinCos&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) ^4)</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/Twiddle1/TwiddleRom/ SwapSinCos"</param>
      <param name="simulinkPortData">(((2 d0 false true false false 16 15 1) (3 d1 false true false false 16 15 1) (1 swap true false false false 1 0 1)) ((1 q0 false true false false 16 15 1) (2 q1 false true false false 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom_ SwapSinCos"/inputBlock/(2 d0)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom_ SwapSinCos"/inputBlock/(3 d1)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom_ SwapSinCos"/inputBlock/(1 swap)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom_ SwapSinCos"/inputBlock/(3 d1)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom_ SwapSinCos"/inputBlock/(2 d0)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom_ SwapSinCos"/inputBlock/(1 swap)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="(1 swap)"/>
        <wire name="(2 d0)"/>
        <wire name="(3 d1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <param name="(1 q0)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom_ SwapSinCos"/Mux/primWireOut]</param>
        <param name="(2 q1)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_TwiddleRom_ SwapSinCos"/Mux1/primWireOut]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/Twiddle1/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d false true false true 16 15 1)) ((1 q false true false true 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle1_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 21 15 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/Twiddle2"</param>
      <param name="simulinkPortData">(((2 d false true false true 21 15 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 21 15 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ConvertIn">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2"/inputBlock/(2 d)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 6 15))</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateAsymmetric</param>
        <param name="simulinkExtraCacheKeys">((1 21 15 0 1 1) (1 21 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ConvertOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2"/Mult/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 6 15))</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 37 30 0 1 1) (1 21 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ExtractCount">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 10 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2"/VectorFanout1/(1 q)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2"/ConvertIn/primWireOut]</param>
        <param name="addNoGrowth">true</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 21 15 0 1 1) (1 37 30 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2"/TwiddleRom/(1 w)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2"/RALUT/(1 q)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2"/NonOptimizedMode/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 1) (1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NonOptimizedMode">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="RALUT">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_RALUT"]</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
        <param name="(1 a)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2"/ExtractCount/primWireOut]</param>
        <param name="(2 ra)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2"/inputBlock/(1 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="TwiddleAngle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleAngle"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4) (1 10 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2"/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2"/Counter/primWireOut]</param>
        <wire name="(1 angle)"/>
      </block>
      <block name="TwiddleRom">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"]</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
        <param name="(1 angle)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2"/TwiddleAngle/(1 angle)]</param>
        <param name="(2 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2"/inputBlock/(1 v)]</param>
        <wire name="(1 w)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2"/Mux2/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2"/inputBlock/(1 v)]</param>
        <param name="(2 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2"/ConvertOut/primWireOut]</param>
        <param name="(3 qdrop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2"/inputBlock/(3 drop)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_RALUT&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/Twiddle2/RALUT"</param>
      <param name="simulinkPortData">(((1 a false ^4 10 0 1) (2 ra true false false false 1 0 1)) ((1 q false true false true 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ROM">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(complexRollTag (1 ^17 0xF.b14be7fbae58p-4 0xE.c835e79946a3p-4 0xD.4db3148750d18p-4 0xB.504f333f9de68p-4 0x8.e39d9cd734648p-4 0x6.1f78a9abaa59p-4 0x3.1f17078d34c1ap-4 0x4.69898cc51701cp-56 -0x3.1f17078d34c1p-4 -0x6.1f78a9abaa588p-4 -0x8.e39d9cd73463p-4 -0xB.504f333f9de6p-4 -0xD.4db3148750d2p-4 -0xE.c835e79946a3p-4 -0xF.b14be7fbae58p-4 1 0xF.ec46d1e89293p-4 0xF.b14be7fbae58p-4 0xF.4fa0ab6316edp-4 0xE.c835e79946a3p-4 0xE.1c5978c05ed88p-4 0xD.4db3148750d18p-4 0xC.5e40358a8ba08p-4 0xB.504f333f9de68p-4 0xA.267992848eebp-4 0x8.e39d9cd734648p-4 0x7.8ad74e01bd8f8p-4 0x6.1f78a9abaa59p-4 0x4.a5018bb567c14p-4 0x3.1f17078d34c1ap-4 0x1.917a6bc29b438p-4 1 0xF.4fa0ab6316edp-4 0xD.4db3148750d18p-4 0xA.267992848eebp-4 0x6.1f78a9abaa59p-4 0x1.917a6bc29b438p-4 -0x3.1f17078d34c1p-4 -0x7.8ad74e01bd8fp-4 -0xB.504f333f9de6p-4 -0xE.1c5978c05ed8p-4 -0xF.b14be7fbae58p-4 -0xF.ec46d1e89293p-4 -0xE.c835e79946a38p-4 -0xC.5e40358a8ba1p-4 -0x8.e39d9cd73464p-4 -0x4.a5018bb567c1cp-4 1 0xF.fb10f1bcb6bfp-4 0xF.ec46d1e89293p-4 0xF.d3aabf84528b8p-4 0xF.b14be7fbae58p-4 0xF.853f7dc9186b8p-4 0xF.4fa0ab6316edp-4 0xF.1090827b43728p-4 0xE.c835e79946a3p-4 0xE.76bd7a1e63b98p-4 0xE.1c5978c05ed88p-4 0xD.b941a28cb71fp-4 0xD.4db3148750d18p-4 0xC.d9f023f9c3a08p-4 0xC.5e40358a8ba08p-4 0xB.daef913557d8p-4 1 0xF.853f7dc9186b8p-4 0xE.1c5978c05ed88p-4 0xB.daef913557d8p-4 0x8.e39d9cd734648p-4 0x5.63e69d6ac7f74p-4 0x1.917a6bc29b438p-4 -0x2.59020dd1cc26cp-4 -0x6.1f78a9abaa588p-4 -0x9.87fbfe70b81a8p-4 -0xC.5e40358a8ba08p-4 -0xE.76bd7a1e63b98p-4 -0xF.b14be7fbae58p-4 -0xF.fb10f1bcb6bfp-4 -0xF.4fa0ab6316ed8p-4 -0xD.b941a28cb71fp-4 1 0xF.d3aabf84528b8p-4 0xF.4fa0ab6316edp-4 0xE.76bd7a1e63b98p-4 0xD.4db3148750d18p-4 0xB.daef913557d8p-4 0xA.267992848eebp-4 0x8.39c3cc917ff68p-4 0x6.1f78a9abaa59p-4 0x3.e33f2f642be3cp-4 0x1.917a6bc29b438p-4 -0xC.8fb2f886ec098p-8 -0x3.1f17078d34c1p-4 -0x5.63e69d6ac7f6cp-4 -0x7.8ad74e01bd8fp-4 -0x9.87fbfe70b81a8p-4 1 0xF.1090827b43728p-4 0xC.5e40358a8ba08p-4 0x8.39c3cc917ff68p-4 0x3.1f17078d34c1ap-4 -0x2.59020dd1cc26cp-4 -0x7.8ad74e01bd8fp-4 -0xB.daef913557d68p-4 -0xE.c835e79946a3p-4 -0xF.fb10f1bcb6bfp-4 -0xF.4fa0ab6316ed8p-4 -0xC.d9f023f9c3a08p-4 -0x8.e39d9cd73464p-4 -0x3.e33f2f642be46p-4 0x1.917a6bc29b407p-4 0x6.d744027857304p-4 1 0xF.fec4304266868p-4 0xF.fb10f1bcb6bfp-4 0xF.f4e6d680c41dp-4 0xF.ec46d1e89293p-4 0xF.e1323870cfe98p-4 0xF.d3aabf84528b8p-4 0xF.c3b27d38a5d48p-4 0xF.b14be7fbae58p-4 0xF.9c79d63272c48p-4 0xF.853f7dc9186b8p-4 0xF.6ba073b424b18p-4 0xF.4fa0ab6316edp-4 0xF.314476247089p-4 0xF.1090827b43728p-4 0xE.ed89db66611e8p-4 1 0xF.9c79d63272c48p-4 0xE.76bd7a1e63b98p-4 0xC.9d1124c931fep-4 0xA.267992848eebp-4 0x7.319ba64c71178p-4 0x3.e33f2f642be3cp-4 0x6.48557de8d99dcp-8 -0x3.1f17078d34c1p-4 -0x6.7bde50ea3b62p-4 -0x9.87fbfe70b81a8p-4 -0xC.1d8705ffcbb78p-4 -0xE.1c5978c05ed8p-4 -0xF.6ba073b424b18p-4 -0xF.fb10f1bcb6bfp-4 -0xF.c3b27d38a5d5p-4 1 0xF.e1323870cfe98p-4 0xF.853f7dc9186b8p-4 0xE.ed89db66611e8p-4 0xE.1c5978c05ed88p-4 0xD.14d3d02313c1p-4 0xB.daef913557d8p-4 0xA.73655df1f2f5p-4 0x8.e39d9cd734648p-4 0x7.319ba64c71178p-4 0x5.63e69d6ac7f74p-4 0x3.81704d4fc9ec4p-4 0x1.917a6bc29b438p-4 -0x6.48557de8d995p-8 -0x2.59020dd1cc26cp-4 -0x4.447498ac7d9d8p-4 1 0xF.314476247089p-4 0xC.d9f023f9c3a08p-4 0x9.3682a66e896f8p-4 0x4.a5018bb567c14p-4 -0x6.48557de8d995p-8 -0x5.63e69d6ac7f6cp-4 -0x9.d7fd1490285cp-4 -0xD.4db3148750d2p-4 -0xF.6ba073b424b18p-4 -0xF.fb10f1bcb6bfp-4 -0xE.ed89db66611e8p-4 -0xC.5e40358a8ba1p-4 -0x8.8f59aa0da5918p-4 -0x3.e33f2f642be46p-4 0x1.2d52092ce19d6p-4 1 0xF.f4e6d680c41dp-4 0xF.d3aabf84528b8p-4 0xF.9c79d63272c48p-4 0xF.4fa0ab6316edp-4 0xE.ed89db66611e8p-4 0xE.76bd7a1e63b98p-4 0xD.ebe05637ca95p-4 0xD.4db3148750d18p-4 0xC.9d1124c931fep-4 0xB.daef913557d8p-4 0xB.085baa8e966f8p-4 0xA.267992848eebp-4 0x9.3682a66e896f8p-4 0x8.39c3cc917ff68p-4 0x7.319ba64c71178p-4 1 0xF.6ba073b424b18p-4 0xD.b941a28cb71fp-4 0xB.085baa8e966f8p-4 0x7.8ad74e01bd8f8p-4 0x3.81704d4fc9ec4p-4 -0xC.8fb2f886ec098p-8 -0x5.04d72505d98p-4 -0x8.e39d9cd73463p-4 -0xC.1d8705ffcbb78p-4 -0xE.76bd7a1e63b98p-4 -0xF.c3b27d38a5d48p-4 -0xF.ec46d1e89293p-4 -0xE.ed89db66611e8p-4 -0xC.d9f023f9c3a08p-4 -0x9.d7fd1490285e8p-4 1 0xF.c3b27d38a5d48p-4 0xF.1090827b43728p-4 0xD.ebe05637ca95p-4 0xC.5e40358a8ba08p-4 0xA.73655df1f2f5p-4 0x8.39c3cc917ff68p-4 0x5.c2214c3e91684p-4 0x3.1f17078d34c1ap-4 0x6.48557de8d99dcp-8 -0x2.59020dd1cc26cp-4 -0x5.04d72505d98p-4 -0x7.8ad74e01bd8fp-4 -0x9.d7fd1490285cp-4 -0xB.daef913557d68p-4 -0xD.84852c0a81p-4 1 0xE.ed89db66611e8p-4 0xB.daef913557d8p-4 0x7.319ba64c71178p-4 0x1.917a6bc29b438p-4 -0x4.447498ac7d9d8p-4 -0x9.87fbfe70b81a8p-4 -0xD.84852c0a81p-4 -0xF.b14be7fbae58p-4 -0xF.c3b27d38a5d5p-4 -0xD.b941a28cb71fp-4 -0x9.d7fd1490285e8p-4 -0x4.a5018bb567c1cp-4 0x1.2d52092ce19d6p-4 0x6.d744027857304p-4 0xB.96841bf7ffcap-4 1 0xF.ffb10b4dc96d8p-4 0xF.fec4304266868p-4 0xF.fd3977ff7bae8p-4 0xF.fb10f1bcb6bfp-4 0xF.f84ab2c738d68p-4 0xF.f4e6d680c41dp-4 0xF.f0e57e5ead848p-4 0xF.ec46d1e89293p-4 0xF.e70afeb6d33d8p-4 0xF.e1323870cfe98p-4 0xF.dabcb8caeba08p-4 0xF.d3aabf84528b8p-4 0xF.cbfc926484cd8p-4 0xF.c3b27d38a5d48p-4 0xF.baccd1d0903b8p-4 1 0xF.a7301d8597968p-4 0xE.a09a68a6e49dp-4 0xC.f7a1f794d7cap-4 0xA.beb49a46765p-4 0x8.0e7e43a61f5b8p-4 0x5.04d72505d980cp-4 0x1.c3785c79ec2dep-4 -0x1.917a6bc29b42fp-4 -0x4.d50430b860548p-4 -0x7.e2e936fe26ae4p-4 -0xA.99414951aacb8p-4 -0xC.d9f023f9c3ap-4 -0xE.8bf3ba1f1aeep-4 -0xF.9c79d63272c4p-4 -0xF.ffb10b4dc96d8p-4 1 0xF.e70afeb6d33d8p-4 0xF.9c79d63272c48p-4 0xF.21352595e0bfp-4 0xE.76bd7a1e63b98p-4 0xD.9f269f7aab89p-4 0xC.9d1124c931fep-4 0xB.73a22a755457p-4 0xA.267992848eebp-4 0x8.b9a6b1ef6da48p-4 0x7.319ba64c71178p-4 0x5.931f774fc9f14p-4 0x3.e33f2f642be3cp-4 0x2.273e19db5eafp-4 0x6.48557de8d99dcp-8 -0x1.5f6d00a9aa40fp-4 1 0xF.40bdd5a668868p-4 0xD.14d3d02313c1p-4 0x9.b02c58832cf98p-4 0x5.63e69d6ac7f74p-4 0x9.6c32baca2af2p-8 -0x4.447498ac7d9d8p-4 -0x8.b9a6b1ef6da38p-4 -0xC.5e40358a8ba08p-4 -0xE.db29311c504dp-4 -0xF.f4e6d680c41dp-4 -0xF.91297bbb1d6dp-4 -0xD.b941a28cb71fp-4 -0xA.99414951aaccp-4 -0x6.7bde50ea3b64cp-4 -0x1.c3785c79ec2e7p-4 1 0xF.f84ab2c738d68p-4 0xF.e1323870cfe98p-4 0xF.baccd1d0903b8p-4 0xF.853f7dc9186b8p-4 0xF.40bdd5a668868p-4 0xE.ed89db66611e8p-4 0xE.8bf3ba1f1aeep-4 0xE.1c5978c05ed88p-4 0xD.9f269f7aab89p-4 0xD.14d3d02313c1p-4 0xC.7de651f7ca068p-4 0xB.daef913557d8p-4 0xB.2c8c92f83c1fp-4 0xA.73655df1f2f5p-4 0x9.b02c58832cf98p-4 1 0xF.78bc51f239e1p-4 0xD.ebe05637ca95p-4 0xB.73a22a755457p-4 0x8.39c3cc917ff68p-4 0x4.74d10fd336cf4p-4 0x6.48557de8d99dcp-8 -0x3.b269fca8a8624p-4 -0x7.8ad74e01bd8fp-4 -0xA.e3bddf3280c6p-4 -0xD.84852c0a81p-4 -0xF.40bdd5a668868p-4 -0xF.fb10f1bcb6bfp-4 -0xF.a7301d8597968p-4 -0xE.4aa5909a08fa8p-4 -0xB.fc7671ab8bb8p-4 1 0xF.cbfc926484cd8p-4 0xF.314476247089p-4 0xE.33c59a4439cd8p-4 0xC.d9f023f9c3a08p-4 0xB.2c8c92f83c1fp-4 0x9.3682a66e896f8p-4 0x7.0492760047bap-4 0x4.a5018bb567c14p-4 0x2.273e19db5eafp-4 -0x6.48557de8d995p-8 -0x2.edbb3bca17e6p-4 -0x5.63e69d6ac7f6cp-4 -0x7.b70654bbde354p-4 -0x9.d7fd1490285cp-4 -0xB.b8f3af81b93p-4 1 0xE.ff573116df158p-4 0xC.1d8705ffcbb7p-4 0x7.b70654bbde35cp-4 0x2.59020dd1cc274p-4 -0x3.505404b60089ap-4 -0x8.8f59aa0da5908p-4 -0xC.bbbf7a63eba08p-4 -0xF.4fa0ab6316edp-4 -0xF.f84ab2c738d68p-4 -0xE.a09a68a6e49dp-4 -0xB.73a22a7554578p-4 -0x6.d74402785731cp-4 -0x1.5f6d00a9aa431p-4 0x4.447498ac7d9dp-4 0x9.5f6d92fd79f48p-4 1 0xF.fd3977ff7bae8p-4 0xF.f4e6d680c41dp-4 0xF.e70afeb6d33d8p-4 0xF.d3aabf84528b8p-4 0xF.baccd1d0903b8p-4 0xF.9c79d63272c48p-4 0xF.78bc51f239e1p-4 0xF.4fa0ab6316edp-4 0xF.21352595e0bfp-4 0xE.ed89db66611e8p-4 0xE.b4b0b9e4f3458p-4 0xE.76bd7a1e63b98p-4 0xE.33c59a4439cd8p-4 0xD.ebe05637ca95p-4 0xD.9f269f7aab89p-4 1 0xF.91297bbb1d6dp-4 0xE.4aa5909a08fa8p-4 0xC.3e2007dd175f8p-4 0x9.87fbfe70b81bp-4 0x6.4dca98ef24f5cp-4 0x2.bc42889167f96p-4 -0xF.b2b73cfc106c8p-8 -0x4.a5018bb567c08p-4 -0x8.0e7e43a61f5bp-4 -0xB.085baa8e966f8p-4 -0xD.695e4f10ea888p-4 -0xF.1090827b4372p-4 -0xF.e70afeb6d33d8p-4 -0xF.e1323870cfe98p-4 -0xE.ff573116df158p-4 1 0xF.dabcb8caeba08p-4 0xF.6ba073b424b18p-4 0xE.b4b0b9e4f3458p-4 0xD.b941a28cb71fp-4 0xC.7de651f7ca068p-4 0xB.085baa8e966f8p-4 0x9.5f6d92fd79f5p-4 0x7.8ad74e01bd8f8p-4 0x5.931f774fc9f14p-4 0x3.81704d4fc9ec4p-4 0x1.5f6d00a9aa418p-4 -0xC.8fb2f886ec098p-8 -0x2.edbb3bca17e6p-4 -0x5.04d72505d98p-4 -0x7.0492760047b88p-4 1 0xF.21352595e0bfp-4 0xC.9d1124c931fep-4 0x8.b9a6b1ef6da48p-4 0x3.e33f2f642be3cp-4 -0x1.5f6d00a9aa40fp-4 -0x6.7bde50ea3b62p-4 -0xA.e3bddf3280c6p-4 -0xE.1c5978c05ed8p-4 -0xF.cbfc926484cdp-4 -0xF.c3b27d38a5d5p-4 -0xE.046213392aa48p-4 -0xA.beb49a467651p-4 -0x6.4dca98ef24f64p-4 -0x1.2d52092ce19f1p-4 0x4.13ee038dff68cp-4 1 0xF.f0e57e5ead848p-4 0xF.c3b27d38a5d48p-4 0xF.78bc51f239e1p-4 0xF.1090827b43728p-4 0xE.8bf3ba1f1aeep-4 0xD.ebe05637ca95p-4 0xD.31848d817d71p-4 0xC.5e40358a8ba08p-4 0xB.73a22a755457p-4 0xA.73655df1f2f5p-4 0x9.5f6d92fd79f5p-4 0x8.39c3cc917ff68p-4 0x7.0492760047bap-4 0x5.c2214c3e91684p-4 0x4.74d10fd336cf4p-4 1 0xF.5dec646f85bap-4 0xD.84852c0a81p-4 0xA.99414951aacbp-4 0x6.d744027857308p-4 0x2.8aaed62527cbp-4 -0x1.f564e56a9730bp-4 -0x6.4dca98ef24f54p-4 -0xA.267992848eea8p-4 -0xD.31848d817d7p-4 -0xF.314476247089p-4 -0xF.fd3977ff7bae8p-4 -0xF.853f7dc9186b8p-4 -0xD.d2d5339ac8698p-4 -0xB.085baa8e967p-4 -0x7.5e5dd6e1b8e1cp-4 1 0xF.baccd1d0903b8p-4 0xE.ed89db66611e8p-4 0xD.9f269f7aab89p-4 0xB.daef913557d8p-4 0x9.b02c58832cf98p-4 0x7.319ba64c71178p-4 0x4.74d10fd336cf4p-4 0x1.917a6bc29b438p-4 -0x1.5f6d00a9aa40fp-4 -0x4.447498ac7d9d8p-4 -0x7.0492760047b88p-4 -0x9.87fbfe70b81a8p-4 -0xB.b8f3af81b93p-4 -0xD.84852c0a81p-4 -0xE.db29311c504dp-4 1 0xE.db29311c504d8p-4 0xB.96841bf7ffcb8p-4 0x6.a9b20adb4ff3p-4 0xC.8fb2f886ec12p-8 -0x5.3478909e39da4p-4 -0xA.73655df1f2f38p-4 -0xE.33c59a4439cdp-4 -0xF.ec46d1e892928p-4 -0xF.5dec646f85ba8p-4 -0xC.9d1124c931fep-4 -0x8.0e7e43a61f5ep-4 -0x2.59020dd1cc29cp-4 0x3.b269fca8a85fcp-4 0x9.3682a66e896d8p-4 0xD.695e4f10ea87p-4 1 0xF.ffec42c74549p-4 0xF.ffb10b4dc96d8p-4 0xF.ff4e5a25a8d08p-4 0xF.fec4304266868p-4 0xF.fe128ef8e9fcp-4 0xF.fd3977ff7bae8p-4 0xF.fc38ed6dc0ef8p-4 0xF.fb10f1bcb6bfp-4 0xF.f9c187c6abaep-4 0xF.f84ab2c738d68p-4 0xF.f6ac765b39e2p-4 0xF.f4e6d680c41dp-4 0xF.f2f9d7971cap-4 0xF.f0e57e5ead848p-4 0xF.eea9cff8fa2bp-4 1 0xF.ac5158bc4f42p-4 0xE.b4b0b9e4f3458p-4 0xD.233c6408cd64p-4 0xB.085baa8e966f8p-4 0x8.7a135d95473f8p-4 0x5.931f774fc9f14p-4 0x2.71db7619b1a26p-4 -0xC.8fb2f886ec098p-8 -0x3.fb9b835bfdbeep-4 -0x7.0492760047b88p-4 -0x9.c420c2eff5918p-4 -0xC.1d8705ffcbb78p-4 -0xD.f83270a9bbee8p-4 -0xF.40bdd5a668868p-4 -0xF.e9bc8a1105c2p-4 1 0xF.e9bc8a1105c2p-4 0xF.a7301d8597968p-4 0xF.3913edb54ba2p-4 0xE.a09a68a6e49dp-4 0xD.df6be249c075p-4 0xC.f7a1f794d7cap-4 0xB.ebc1b6619ed9p-4 0xA.beb49a46765p-4 0x9.73c071f4750b8p-4 0x8.0e7e43a61f5b8p-4 0x6.92d049f7a879p-4 0x5.04d72505d980cp-4 0x3.68e65de7ace44p-4 0x1.c3785c79ec2dep-4 0x1.921f0fe67009fp-8 1 0xF.48421b0efbf98p-4 0xD.31848d817d71p-4 0x9.ebc11c62c1a2p-4 0x5.c2214c3e91684p-4 0x1.1440134d709b6p-4 -0x3.b269fca8a8624p-4 -0x8.242b1357110d8p-4 -0xB.daef913557d68p-4 -0xE.816a7f595ec9p-4 -0xF.dabcb8caeba08p-4 -0xF.c7eaffd720ed8p-4 -0xE.4aa5909a08fa8p-4 -0xB.8521598bb6bep-4 -0x7.b70654bbde348p-4 -0x3.37b97e5b886d8p-4 1 0xF.f9c187c6abaep-4 0xF.e70afeb6d33d8p-4 0xF.c7eaffd720ed8p-4 0xF.9c79d63272c48p-4 0xF.64d969e1dfc2p-4 0xF.21352595e0bfp-4 0xE.d1c1d4b344c4p-4 0xE.76bd7a1e63b98p-4 0xE.106f1fd4b8d8p-4 0xD.9f269f7aab89p-4 0xD.233c6408cd64p-4 0xC.9d1124c931fep-4 0xC.0d0d99dabd66p-4 0xB.73a22a755457p-4 0xA.d146952eb9288p-4 1 0xF.7f110605caf6p-4 0xE.046213392aa48p-4 0xB.a7ca46d469468p-4 0x8.8f59aa0da5918p-4 0x4.ecf3be81052e4p-4 0xF.b2b73cfc1075p-8 -0x3.066cdd138c988p-4 -0x6.d7440278572fp-4 -0xA.39da8dcc39a38p-4 -0xC.f7a1f794d7c98p-4 -0xE.e46be5a0813p-4 -0xF.e1323870cfe98p-4 -0xF.de0b0bf220c3p-4 -0xE.db29311c504d8p-4 -0xC.e8d8faf5406b8p-4 1 0xF.cfe72ad6d964p-4 0xF.40bdd5a668868p-4 0xE.55e0b4d05c808p-4 0xD.14d3d02313c1p-4 0xB.8521598bb6bdp-4 0x9.b02c58832cf98p-4 0x7.a0f83abe14458p-4 0x5.63e69d6ac7f74p-4 0x3.066cdd138c99p-4 0x9.6c32baca2af2p-8 -0x1.dc70ecbae9fc8p-4 -0x4.447498ac7d9d8p-4 -0x6.92d049f7a8788p-4 -0x8.b9a6b1ef6da38p-4 -0xA.ac081c4ba89bp-4 1 0xF.08066514c056p-4 0xC.3e2007dd175f8p-4 0x7.f8bd92f9c484p-4 0x2.bc42889167f96p-4 -0x2.d502609ec9564p-4 -0x8.0e7e43a61f5bp-4 -0xC.4e3f4d26ea548p-4 -0xF.1090827b4372p-4 -0xF.ffec42c74549p-4 -0xE.ff573116df158p-4 -0xC.2de28d74ac668p-4 -0x7.e2e936fe26af4p-4 -0x2.a37bf0b2f8bd8p-4 0x2.edbb3bca17e48p-4 0x8.242b1357110dp-4 1 0xF.fe128ef8e9fcp-4 0xF.f84ab2c738d68p-4 0xF.eea9cff8fa2bp-4 0xF.e1323870cfe98p-4 0xF.cfe72ad6d964p-4 0xF.baccd1d0903b8p-4 0xF.a1e842ffc96e8p-4 0xF.853f7dc9186b8p-4 0xF.64d969e1dfc2p-4 0xF.40bdd5a668868p-4 0xF.18f5743867128p-4 0xE.ed89db66611e8p-4 0xE.be85815c767c8p-4 0xE.8bf3ba1f1aeep-4 0xE.55e0b4d05c808p-4 1 0xF.96e4e4844d4e8p-4 0xE.60f879fe7e2ep-4 0xC.6e22998b4c66p-4 0x9.d7fd1490285c8p-4 0x6.c0835b1fd002cp-4 0x3.505404b6008a2p-4 -0x4.b64daef8c3b64p-8 -0x3.e33f2f642be34p-4 -0x7.4805ba3a76d64p-4 -0xA.4d224dcd849b8p-4 -0xC.cae7976c06918p-4 -0xE.a09a68a6e49dp-4 -0xF.b61fbefadddb8p-4 -0xF.fd3977ff7bae8p-4 -0xF.7241712d4edep-4 1 0xF.de0b0bf220c3p-4 0xF.78bc51f239e1p-4 0xE.d1c1d4b344c4p-4 0xD.ebe05637ca95p-4 0xC.cae7976c0691p-4 0xB.73a22a755457p-4 0x9.ebc11c62c1a2p-4 0x8.39c3cc917ff68p-4 0x6.64dc58506f7f8p-4 0x4.74d10fd336cf4p-4 0x2.71db7619b1a26p-4 0x6.48557de8d99dcp-8 -0x1.aa7b724495c05p-4 -0x3.b269fca8a8624p-4 -0x5.aaa75f71df85cp-4 1 0xF.294f82394ffep-4 0xC.bbbf7a63eba1p-4 0x8.f87845de430d8p-4 0x4.447498ac7d9ep-4 -0xE.214689606bef8p-8 -0x5.f0ea4c4773398p-4 -0xA.6050a2f60002p-4 -0xD.b941a28cb71e8p-4 -0xF.a1e842ffc96ep-4 -0xF.e70afeb6d33d8p-4 -0xE.816a7f595ec98p-4 -0xB.96841bf7ffcb8p-4 -0x7.74a3c5207318p-4 -0x2.8aaed62527cbap-4 0x2.a37bf0b2f8bbep-4 1 0xF.f2f9d7971cap-4 0xF.cbfc926484cd8p-4 0xF.8b47a9fb902e8p-4 0xF.314476247089p-4 0xE.be85815c767c8p-4 0xE.33c59a4439cd8p-4 0xD.91e6a38009dap-4 0xC.d9f023f9c3a08p-4 0xC.0d0d99dabd66p-4 0xB.2c8c92f83c1fp-4 0xA.39da8dcc39a38p-4 0x9.3682a66e896f8p-4 0x8.242b1357110d8p-4 0x7.0492760047bap-4 0x5.d98d03c9063ep-4 1 0xF.64d969e1dfc2p-4 0xD.9f269f7aab89p-4 0xA.d146952eb9288p-4 0x7.319ba64c71178p-4 0x3.066cdd138c99p-4 -0x1.5f6d00a9aa40fp-4 -0x5.aaa75f71df85cp-4 -0x9.87fbfe70b81a8p-4 -0xC.ac77f24736ea8p-4 -0xE.db29311c504dp-4 -0xF.e9bc8a1105c2p-4 -0xF.c3b27d38a5d5p-4 -0xE.6becc4c5997bp-4 -0xB.fc7671ab8bb8p-4 -0x8.a48ad799b675p-4 1 0xF.bf5314f31eb7p-4 0xE.ff573116df158p-4 0xD.c61c693a82748p-4 0xC.1d8705ffcbb7p-4 0xA.12ff8bc735d9p-4 0x7.b70654bbde35cp-4 0x5.1cae2955c4154p-4 0x2.59020dd1cc274p-4 -0x7.da4dcc7473b44p-8 -0x3.505404b60089ap-4 -0x6.0838ec13aab0cp-4 -0x8.8f59aa0da5908p-4 -0xA.d146952eb9278p-4 -0xC.bbbf7a63eba08p-4 -0xE.3f4729119e798p-4 1 0xE.e46be5a0813p-4 0xB.b8f3af81b9308p-4 0x6.edf3c8c12f408p-4 0x1.2d52092ce19f8p-4 -0x4.bd08b6bb00e1cp-4 -0x9.ff6ca9a2ab698p-4 -0xD.df6be249c075p-4 -0xF.d3aabf84528b8p-4 -0xF.96e4e4844d4fp-4 -0xD.31848d817d71p-4 -0x8.f87845de430f8p-4 -0x3.81704d4fc9edcp-4 0x2.71db7619b1a24p-4 0x8.0e7e43a61f5c8p-4 0xC.8d8b37ea4edp-4 1 0xF.ff4e5a25a8d08p-4 0xF.fd3977ff7bae8p-4 0xF.f9c187c6abaep-4 0xF.f4e6d680c41dp-4 0xF.eea9cff8fa2bp-4 0xF.e70afeb6d33d8p-4 0xF.de0b0bf220c3p-4 0xF.d3aabf84528b8p-4 0xF.c7eaffd720ed8p-4 0xF.baccd1d0903b8p-4 0xF.ac5158bc4f42p-4 0xF.9c79d63272c48p-4 0xF.8b47a9fb902e8p-4 0xF.78bc51f239e1p-4 0xF.64d969e1dfc2p-4 1 0xF.a1e842ffc96e8p-4 0xE.8bf3ba1f1aeep-4 0xC.cae7976c0691p-4 0xA.73655df1f2f5p-4 0x7.a0f83abe14458p-4 0x4.74d10fd336cf4p-4 0x1.1440134d709b6p-4 -0x2.59020dd1cc26cp-4 -0x5.aaa75f71df85cp-4 -0x8.b9a6b1ef6da38p-4 -0xB.6206b9e0c13bp-4 -0xD.84852c0a81p-4 -0xF.08066514c056p-4 -0xF.dabcb8caeba08p-4 -0xF.f2f9d7971ca08p-4 1 0xF.e432367f5b908p-4 0xF.91297bbb1d6dp-4 0xF.08066514c056p-4 0xE.4aa5909a08fa8p-4 0xD.5b992c8b606ap-4 0xC.3e2007dd175f8p-4 0xA.f61a4ac1b83ap-4 0x9.87fbfe70b81bp-4 0x7.f8bd92f9c484p-4 0x6.4dca98ef24f5cp-4 0x4.8ceeeaf0eedc4p-4 0x2.bc42889167f96p-4 0xE.214689606bf8p-8 -0xF.b2b73cfc106c8p-8 -0x2.d502609ec9564p-4 1 0xF.3913edb54ba2p-4 0xC.f7a1f794d7cap-4 0x9.73c071f4750b8p-4 0x5.04d72505d980cp-4 0x1.921f0fe67009fp-8 -0x4.d50430b860548p-4 -0x9.4b0393b14e538p-4 -0xC.d9f023f9c3ap-4 -0xF.294f82394ffep-4 -0xF.ffb10b4dc96d8p-4 -0xF.48421b0efbf98p-4 -0xD.14d3d02313c1p-4 -0x9.9c200686472dp-4 -0x5.3478909e39dc4p-4 -0x4.b64daef8c3d8p-8 1 0xF.f6ac765b39e2p-4 0xF.dabcb8caeba08p-4 0xF.ac5158bc4f42p-4 0xF.6ba073b424b18p-4 0xF.18f5743867128p-4 0xE.b4b0b9e4f3458p-4 0xE.3f4729119e798p-4 0xD.b941a28cb71fp-4 0xD.233c6408cd64p-4 0xC.7de651f7ca068p-4 0xB.ca002ba7aaf2p-4 0xB.085baa8e966f8p-4 0xA.39da8dcc39a38p-4 0x9.5f6d92fd79f5p-4 0x8.7a135d95473f8p-4 1 0xF.7241712d4edep-4 0xD.d2d5339ac869p-4 0xB.3e7bc248d788p-4 0x7.e2e936fe26aecp-4 0x3.fb9b835bfdbf8p-4 -0x3.243a3f9bd8e92p-8 -0x4.5ca835dd945d4p-4 -0x8.39c3cc917ff6p-4 -0xB.8521598bb6bdp-4 -0xE.046213392aa4p-4 -0xF.8b47a9fb902e8p-4 -0xF.fec4304266868p-4 -0xF.56d97473d447p-4 -0xD.9f269f7aab898p-4 -0xA.f61a4ac1b83ap-4 1 0xF.c7eaffd720ed8p-4 0xF.21352595e0bfp-4 0xE.106f1fd4b8d8p-4 0xC.9d1124c931fep-4 0xA.d146952eb9288p-4 0x8.b9a6b1ef6da48p-4 0x6.64dc58506f7f8p-4 0x3.e33f2f642be3cp-4 0x1.4661179272096p-4 -0x1.5f6d00a9aa40fp-4 -0x3.fb9b835bfdbeep-4 -0x6.7bde50ea3b62p-4 -0x8.cead04f95cdb8p-4 -0xA.e3bddf3280c6p-4 -0xC.ac77f24736ea8p-4 1 0xE.f682fbef23edp-4 0xB.fc7671ab8bb88p-4 0x7.74a3c5207315cp-4 0x1.f564e56a97314p-4 -0x3.cad943c203438p-4 -0x9.0d3ccc99f5ac8p-4 -0xD.233c6408cd64p-4 -0xF.853f7dc9186b8p-4 -0xF.e432367f5b91p-4 -0xE.33c59a4439cd8p-4 -0xA.ac081c4ba89cp-4 -0x5.c2214c3e9166cp-4 -0x1.921f0fe67002dp-8 0x5.931f774fc9f14p-4 0xA.86604facd04dp-4 1 0xF.fc38ed6dc0ef8p-4 0xF.f0e57e5ead848p-4 0xF.de0b0bf220c3p-4 0xF.c3b27d38a5d48p-4 0xF.a1e842ffc96e8p-4 0xF.78bc51f239e1p-4 0xF.48421b0efbf98p-4 0xF.1090827b43728p-4 0xE.d1c1d4b344c4p-4 0xE.8bf3ba1f1aeep-4 0xE.3f4729119e798p-4 0xD.ebe05637ca95p-4 0xD.91e6a38009dap-4 0xD.31848d817d71p-4 0xC.cae7976c0691p-4 1 0xF.8b47a9fb902e8p-4 0xE.33c59a4439cd8p-4 0xC.0d0d99dabd66p-4 0x9.3682a66e896f8p-4 0x5.d98d03c9063ep-4 0x2.273e19db5eafp-4 -0x1.aa7b724495c05p-4 -0x5.63e69d6ac7f6cp-4 -0x8.cead04f95cdb8p-4 -0xB.b8f3af81b93p-4 -0xD.f83270a9bbee8p-4 -0xF.6ba073b424b18p-4 -0xF.fe128ef8e9fcp-4 -0xF.a7301d8597968p-4 -0xE.6becc4c5997bp-4 1 0xF.d747472367dd8p-4 0xF.5dec646f85bap-4 0xE.9659107077cf8p-4 0xD.84852c0a81p-4 0xC.2de28d74ac66p-4 0xA.99414951aacbp-4 0x8.cead04f95cdcp-4 0x6.d744027857308p-4 0x4.bd08b6bb00e24p-4 0x2.8aaed62527cbp-4 0x4.b64daef8c3bf4p-8 -0x1.f564e56a9730bp-4 -0x4.2c3673f6f6e3cp-4 -0x6.4dca98ef24f54p-4 -0x8.4f483a0be2f08p-4 1 0xF.18f5743867128p-4 0xC.7de651f7ca068p-4 0x8.7a135d95473f8p-4 0x3.81704d4fc9ec4p-4 -0x1.dc70ecbae9fc8p-4 -0x7.0492760047b88p-4 -0xB.6206b9e0c13bp-4 -0xE.76bd7a1e63b98p-4 -0xF.e9bc8a1105c2p-4 -0xF.91297bbb1d6dp-4 -0xD.77025a1e0a3ap-4 -0x9.d7fd1490285e8p-4 -0x5.1cae2955c413cp-4 0x3.243a3f9bd9004p-8 0x5.7b89cde7a9a58p-4 1 0xF.eea9cff8fa2bp-4 0xF.baccd1d0903b8p-4 0xF.64d969e1dfc2p-4 0xE.ed89db66611e8p-4 0xE.55e0b4d05c808p-4 0xD.9f269f7aab89p-4 0xC.cae7976c0691p-4 0xB.daef913557d8p-4 0xA.d146952eb9288p-4 0x9.b02c58832cf98p-4 0x8.7a135d95473f8p-4 0x7.319ba64c71178p-4 0x5.d98d03c9063ep-4 0x4.74d10fd336cf4p-4 0x3.066cdd138c99p-4 1 0xF.56d97473d447p-4 0xD.695e4f10ea888p-4 0xA.6050a2f600028p-4 0x6.7bde50ea3b628p-4 0x2.0e5408f75063ep-4 -0x2.8aaed62527ca8p-4 -0x6.edf3c8c12f404p-4 -0xA.beb49a46765p-4 -0xD.ac44ff490a02p-4 -0xF.78bc51f239e1p-4 -0xF.fe128ef8e9fcp-4 -0xF.3144762470898p-4 -0xD.233c6408cd648p-4 -0x9.ff6ca9a2ab6a8p-4 -0x6.0838ec13aab0cp-4 1 0xF.b61fbefadddb8p-4 0xE.db29311c504d8p-4 0xD.77025a1e0a3ap-4 0xB.96841bf7ffcb8p-4 0x9.4b0393b14e54p-4 0x6.a9b20adb4ff3p-4 0x3.cad943c20344p-4 0xC.8fb2f886ec12p-8 -0x2.4022da9d8f796p-4 -0x5.3478909e39da4p-4 -0x7.f8bd92f9c482cp-4 -0xA.73655df1f2f38p-4 -0xC.8d8b37ea4edp-4 -0xE.33c59a4439cdp-4 -0xF.56d97473d4468p-4 1 0xE.d1c1d4b344c4p-4 0xB.73a22a755457p-4 0x6.64dc58506f7f8p-4 0x6.48557de8d99dcp-8 -0x5.aaa75f71df85cp-4 -0xA.e3bddf3280c6p-4 -0xE.816a7f595ec9p-4 -0xF.fb10f1bcb6bfp-4 -0xF.18f5743867128p-4 -0xB.fc7671ab8bb8p-4 -0x7.1b1fd265c005p-4 -0x1.2d52092ce19f1p-4 0x4.ecf3be81052d4p-4 0xA.4d224dcd849bp-4 0xE.28210095b482p-4) (0 ^17 -0x3.1f17078d34c14p-4 -0x6.1f78a9abaa58cp-4 -0x8.e39d9cd73464p-4 -0xB.504f333f9de6p-4 -0xD.4db3148750d18p-4 -0xE.c835e79946a3p-4 -0xF.b14be7fbae58p-4 -1 -0xF.b14be7fbae58p-4 -0xE.c835e79946a3p-4 -0xD.4db3148750d2p-4 -0xB.504f333f9de68p-4 -0x8.e39d9cd73464p-4 -0x6.1f78a9abaa594p-4 -0x3.1f17078d34c2ep-4 0 -0x1.917a6bc29b42cp-4 -0x3.1f17078d34c14p-4 -0x4.a5018bb567c14p-4 -0x6.1f78a9abaa58cp-4 -0x7.8ad74e01bd8ecp-4 -0x8.e39d9cd73464p-4 -0xA.267992848eebp-4 -0xB.504f333f9de6p-4 -0xC.5e40358a8bap-4 -0xD.4db3148750d18p-4 -0xE.1c5978c05ed8p-4 -0xE.c835e79946a3p-4 -0xF.4fa0ab6316ed8p-4 -0xF.b14be7fbae58p-4 -0xF.ec46d1e892928p-4 0 -0x4.a5018bb567c14p-4 -0x8.e39d9cd73464p-4 -0xC.5e40358a8bap-4 -0xE.c835e79946a3p-4 -0xF.ec46d1e892928p-4 -0xF.b14be7fbae58p-4 -0xE.1c5978c05ed88p-4 -0xB.504f333f9de68p-4 -0x7.8ad74e01bd8fcp-4 -0x3.1f17078d34c2ep-4 0x1.917a6bc29b42bp-4 0x6.1f78a9abaa584p-4 0xA.267992848eeap-4 0xD.4db3148750d18p-4 0xF.4fa0ab6316edp-4 0 -0xC.8fb2f886ec0ap-8 -0x1.917a6bc29b42cp-4 -0x2.59020dd1cc274p-4 -0x3.1f17078d34c14p-4 -0x3.e33f2f642be34p-4 -0x4.a5018bb567c14p-4 -0x5.63e69d6ac7f74p-4 -0x6.1f78a9abaa58cp-4 -0x6.d7440278573p-4 -0x7.8ad74e01bd8ecp-4 -0x8.39c3cc917ff68p-4 -0x8.e39d9cd73464p-4 -0x9.87fbfe70b81a8p-4 -0xA.267992848eebp-4 -0xA.beb49a46764f8p-4 0 -0x3.e33f2f642be34p-4 -0x7.8ad74e01bd8ecp-4 -0xA.beb49a46764f8p-4 -0xD.4db3148750d18p-4 -0xF.1090827b43728p-4 -0xF.ec46d1e892928p-4 -0xF.d3aabf84528b8p-4 -0xE.c835e79946a3p-4 -0xC.d9f023f9c3a08p-4 -0xA.267992848eebp-4 -0x6.d7440278572fcp-4 -0x3.1f17078d34c2ep-4 0xC.8fb2f886ebf5p-8 0x4.a5018bb567c04p-4 0x8.39c3cc917ff6p-4 0 -0x2.59020dd1cc274p-4 -0x4.a5018bb567c14p-4 -0x6.d7440278573p-4 -0x8.e39d9cd73464p-4 -0xA.beb49a46764f8p-4 -0xC.5e40358a8bap-4 -0xD.b941a28cb71fp-4 -0xE.c835e79946a3p-4 -0xF.853f7dc9186b8p-4 -0xF.ec46d1e892928p-4 -0xF.fb10f1bcb6bfp-4 -0xF.b14be7fbae58p-4 -0xF.1090827b43728p-4 -0xE.1c5978c05ed88p-4 -0xC.d9f023f9c3a08p-4 0 -0x5.63e69d6ac7f74p-4 -0xA.267992848eebp-4 -0xD.b941a28cb71fp-4 -0xF.b14be7fbae58p-4 -0xF.d3aabf84528b8p-4 -0xE.1c5978c05ed88p-4 -0xA.beb49a4676508p-4 -0x6.1f78a9abaa594p-4 -0xC.8fb2f886ec068p-8 0x4.a5018bb567c04p-4 0x9.87fbfe70b81ap-4 0xD.4db3148750d18p-4 0xF.853f7dc9186b8p-4 0xF.ec46d1e89293p-4 0xE.76bd7a1e63b98p-4 0 -0x6.48557de8d99f8p-8 -0xC.8fb2f886ec0ap-8 -0x1.2d52092ce19f6p-4 -0x1.917a6bc29b42cp-4 -0x1.f564e56a9730ep-4 -0x2.59020dd1cc274p-4 -0x2.bc42889167f8cp-4 -0x3.1f17078d34c14p-4 -0x3.81704d4fc9ec6p-4 -0x3.e33f2f642be34p-4 -0x4.447498ac7d9dcp-4 -0x4.a5018bb567c14p-4 -0x5.04d72505d9808p-4 -0x5.63e69d6ac7f74p-4 -0x5.c2214c3e91678p-4 0 -0x3.81704d4fc9ec6p-4 -0x6.d7440278573p-4 -0x9.d7fd1490285c8p-4 -0xC.5e40358a8bap-4 -0xE.4aa5909a08fa8p-4 -0xF.853f7dc9186b8p-4 -0xF.fec4304266868p-4 -0xF.b14be7fbae58p-4 -0xE.a09a68a6e49dp-4 -0xC.d9f023f9c3a08p-4 -0xA.73655df1f2f4p-4 -0x7.8ad74e01bd8fcp-4 -0x4.447498ac7d9e4p-4 -0xC.8fb2f886ec068p-8 0x2.bc42889167f7ap-4 0 -0x1.f564e56a9730ep-4 -0x3.e33f2f642be34p-4 -0x5.c2214c3e91678p-4 -0x7.8ad74e01bd8ecp-4 -0x9.3682a66e896f8p-4 -0xA.beb49a46764f8p-4 -0xC.1d8705ffcbb7p-4 -0xD.4db3148750d18p-4 -0xE.4aa5909a08fa8p-4 -0xF.1090827b43728p-4 -0xF.9c79d63272c48p-4 -0xF.ec46d1e892928p-4 -0xF.fec4304266868p-4 -0xF.d3aabf84528b8p-4 -0xF.6ba073b424b18p-4 0 -0x5.04d72505d9808p-4 -0x9.87fbfe70b81a8p-4 -0xD.14d3d02313c1p-4 -0xF.4fa0ab6316ed8p-4 -0xF.fec4304266868p-4 -0xF.1090827b43728p-4 -0xC.9d1124c931fep-4 -0x8.e39d9cd73464p-4 -0x4.447498ac7d9e4p-4 0xC.8fb2f886ebf5p-8 0x5.c2214c3e91678p-4 0xA.267992848eeap-4 0xD.84852c0a81p-4 0xF.853f7dc9186b8p-4 0xF.f4e6d680c41dp-4 0 -0x1.2d52092ce19f6p-4 -0x2.59020dd1cc274p-4 -0x3.81704d4fc9ec6p-4 -0x4.a5018bb567c14p-4 -0x5.c2214c3e91678p-4 -0x6.d7440278573p-4 -0x7.e2e936fe26ae8p-4 -0x8.e39d9cd73464p-4 -0x9.d7fd1490285c8p-4 -0xA.beb49a46764f8p-4 -0xB.96841bf7ffcbp-4 -0xC.5e40358a8bap-4 -0xD.14d3d02313c1p-4 -0xD.b941a28cb71fp-4 -0xE.4aa5909a08fa8p-4 0 -0x4.447498ac7d9dcp-4 -0x8.39c3cc917ff68p-4 -0xB.96841bf7ffcbp-4 -0xE.1c5978c05ed8p-4 -0xF.9c79d63272c48p-4 -0xF.fb10f1bcb6bfp-4 -0xF.314476247089p-4 -0xD.4db3148750d2p-4 -0xA.73655df1f2f4p-4 -0x6.d7440278572fcp-4 -0x2.bc42889167f8cp-4 0x1.917a6bc29b42bp-4 0x5.c2214c3e91678p-4 0x9.87fbfe70b81ap-4 0xC.9d1124c931fcp-4 0 -0x2.bc42889167f8cp-4 -0x5.63e69d6ac7f74p-4 -0x7.e2e936fe26ae8p-4 -0xA.267992848eebp-4 -0xC.1d8705ffcbb7p-4 -0xD.b941a28cb71fp-4 -0xE.ed89db66611ep-4 -0xF.b14be7fbae58p-4 -0xF.fec4304266868p-4 -0xF.d3aabf84528b8p-4 -0xF.314476247089p-4 -0xE.1c5978c05ed88p-4 -0xC.9d1124c931fep-4 -0xA.beb49a4676508p-4 -0x8.8f59aa0da591p-4 0 -0x5.c2214c3e91678p-4 -0xA.beb49a46764f8p-4 -0xE.4aa5909a08fa8p-4 -0xF.ec46d1e892928p-4 -0xF.6ba073b424b18p-4 -0xC.d9f023f9c3a08p-4 -0x8.8f59aa0da591p-4 -0x3.1f17078d34c2ep-4 0x2.bc42889167f7ap-4 0x8.39c3cc917ff6p-4 0xC.9d1124c931fcp-4 0xF.4fa0ab6316edp-4 0xF.f4e6d680c41dp-4 0xE.76bd7a1e63b98p-4 0xB.085baa8e96708p-4 0 -0x3.243a3f9bd8f08p-8 -0x6.48557de8d99f8p-8 -0x9.6c32baca2ae68p-8 -0xC.8fb2f886ec0ap-8 -0xF.b2b73cfc107p-8 -0x1.2d52092ce19f6p-4 -0x1.5f6d00a9aa419p-4 -0x1.917a6bc29b42cp-4 -0x1.c3785c79ec2d5p-4 -0x1.f564e56a9730ep-4 -0x2.273e19db5eaecp-4 -0x2.59020dd1cc274p-4 -0x2.8aaed62527cb4p-4 -0x2.bc42889167f8cp-4 -0x2.edbb3bca17e62p-4 0 -0x3.505404b6008a2p-4 -0x6.7bde50ea3b628p-4 -0x9.5f6d92fd79f5p-4 -0xB.daef913557d78p-4 -0xD.d2d5339ac869p-4 -0xF.314476247089p-4 -0xF.e70afeb6d33d8p-4 -0xF.ec46d1e89293p-4 -0xF.40bdd5a668868p-4 -0xD.ebe05637ca95p-4 -0xB.fc7671ab8bb8p-4 -0x9.87fbfe70b81bp-4 -0x6.a9b20adb4ff24p-4 -0x3.81704d4fc9ed8p-4 -0x3.243a3f9bd8f66p-8 0 -0x1.c3785c79ec2d5p-4 -0x3.81704d4fc9ec6p-4 -0x5.3478909e39da8p-4 -0x6.d7440278573p-4 -0x8.64b826aec4c78p-4 -0x9.d7fd1490285c8p-4 -0xB.2c8c92f83c1fp-4 -0xC.5e40358a8bap-4 -0xD.695e4f10ea88p-4 -0xE.4aa5909a08fa8p-4 -0xE.ff573116df158p-4 -0xF.853f7dc9186b8p-4 -0xF.dabcb8caeba08p-4 -0xF.fec4304266868p-4 -0xF.f0e57e5ead848p-4 0 -0x4.d50430b860548p-4 -0x9.3682a66e896f8p-4 -0xC.bbbf7a63eba1p-4 -0xF.1090827b43728p-4 -0xF.fd3977ff7bae8p-4 -0xF.6ba073b424b18p-4 -0xD.695e4f10ea89p-4 -0xA.267992848eebp-4 -0x5.f0ea4c47733a8p-4 -0x1.2d52092ce1a0cp-4 0x3.b269fca8a862p-4 0x8.39c3cc917ff6p-4 0xB.fc7671ab8bb7p-4 0xE.a09a68a6e49cp-4 0xF.e70afeb6d33d8p-4 0 -0xF.b2b73cfc107p-8 -0x1.f564e56a9730ep-4 -0x2.edbb3bca17e62p-4 -0x3.e33f2f642be34p-4 -0x4.d50430b860548p-4 -0x5.c2214c3e91678p-4 -0x6.a9b20adb4ff24p-4 -0x7.8ad74e01bd8ecp-4 -0x8.64b826aec4c78p-4 -0x9.3682a66e896f8p-4 -0x9.ff6ca9a2ab6ap-4 -0xA.beb49a46764f8p-4 -0xB.73a22a755457p-4 -0xC.1d8705ffcbb7p-4 -0xC.bbbf7a63eba1p-4 0 -0x4.13ee038dff6b8p-4 -0x7.e2e936fe26ae8p-4 -0xB.2c8c92f83c1fp-4 -0xD.b941a28cb71fp-4 -0xF.5dec646f85bap-4 -0xF.fec4304266868p-4 -0xF.91297bbb1d6dp-4 -0xE.1c5978c05ed88p-4 -0xB.b8f3af81b9308p-4 -0x8.8f59aa0da591p-4 -0x4.d50430b860544p-4 -0xC.8fb2f886ec068p-8 0x3.505404b6008a4p-4 0x7.319ba64c7117cp-4 0xA.99414951aacbp-4 0 -0x2.8aaed62527cb4p-4 -0x5.04d72505d9808p-4 -0x7.5e5dd6e1b8e24p-4 -0x9.87fbfe70b81a8p-4 -0xB.73a22a755457p-4 -0xD.14d3d02313c1p-4 -0xE.60f879fe7e2ep-4 -0xF.4fa0ab6316ed8p-4 -0xF.dabcb8caeba08p-4 -0xF.fec4304266868p-4 -0xF.baccd1d0903b8p-4 -0xF.1090827b43728p-4 -0xE.046213392aa48p-4 -0xC.9d1124c931fep-4 -0xA.e3bddf3280c7p-4 0 -0x5.931f774fc9f18p-4 -0xA.73655df1f2f48p-4 -0xE.046213392aa48p-4 -0xF.d3aabf84528b8p-4 -0xF.a7301d8597968p-4 -0xD.84852c0a81008p-4 -0x9.b02c58832cf98p-4 -0x4.a5018bb567c18p-4 0xF.b2b73cfc1058p-8 0x6.7bde50ea3b61cp-4 0xB.2c8c92f83c1e8p-4 0xE.76bd7a1e63b88p-4 0xF.f0e57e5ead848p-4 0xF.6ba073b424b2p-4 0xC.f7a1f794d7ca8p-4 0 -0x9.6c32baca2ae68p-8 -0x1.2d52092ce19f6p-4 -0x1.c3785c79ec2d5p-4 -0x2.59020dd1cc274p-4 -0x2.edbb3bca17e62p-4 -0x3.81704d4fc9ec6p-4 -0x4.13ee038dff6b8p-4 -0x4.a5018bb567c14p-4 -0x5.3478909e39da8p-4 -0x5.c2214c3e91678p-4 -0x6.4dca98ef24f5cp-4 -0x6.d7440278573p-4 -0x7.5e5dd6e1b8e24p-4 -0x7.e2e936fe26ae8p-4 -0x8.64b826aec4c78p-4 0 -0x3.b269fca8a8622p-4 -0x7.319ba64c71174p-4 -0xA.4d224dcd849cp-4 -0xC.d9f023f9c3ap-4 -0xE.b4b0b9e4f3458p-4 -0xF.c3b27d38a5d48p-4 -0xF.f84ab2c738d68p-4 -0xF.4fa0ab6316ed8p-4 -0xD.d2d5339ac8698p-4 -0xB.96841bf7ffcbp-4 -0x8.b9a6b1ef6da4p-4 -0x5.63e69d6ac7f88p-4 -0x1.c3785c79ec2e2p-4 0x1.f564e56a97307p-4 0x5.931f774fc9f18p-4 0 -0x2.273e19db5eaecp-4 -0x4.447498ac7d9dcp-4 -0x6.4dca98ef24f5cp-4 -0x8.39c3cc917ff68p-4 -0x9.ff6ca9a2ab6ap-4 -0xB.96841bf7ffcbp-4 -0xC.f7a1f794d7cap-4 -0xE.1c5978c05ed8p-4 -0xE.ff573116df158p-4 -0xF.9c79d63272c48p-4 -0xF.f0e57e5ead848p-4 -0xF.fb10f1bcb6bfp-4 -0xF.baccd1d0903b8p-4 -0xF.314476247089p-4 -0xE.60f879fe7e2e8p-4 0 -0x5.3478909e39da8p-4 -0x9.d7fd1490285c8p-4 -0xD.695e4f10ea88p-4 -0xF.853f7dc9186b8p-4 -0xF.f0e57e5ead848p-4 -0xE.a09a68a6e49dp-4 -0xB.b8f3af81b9308p-4 -0x7.8ad74e01bd8fcp-4 -0x2.8aaed62527cb6p-4 0x2.bc42889167f7ap-4 0x7.b70654bbde35p-4 0xB.daef913557d68p-4 0xE.b4b0b9e4f345p-4 0xF.f4e6d680c41dp-4 0xF.78bc51f239e2p-4 0 -0x1.5f6d00a9aa419p-4 -0x2.bc42889167f8cp-4 -0x4.13ee038dff6b8p-4 -0x5.63e69d6ac7f74p-4 -0x6.a9b20adb4ff24p-4 -0x7.e2e936fe26ae8p-4 -0x9.0d3ccc99f5acp-4 -0xA.267992848eebp-4 -0xB.2c8c92f83c1fp-4 -0xC.1d8705ffcbb7p-4 -0xC.f7a1f794d7cap-4 -0xD.b941a28cb71fp-4 -0xE.60f879fe7e2ep-4 -0xE.ed89db66611ep-4 -0xF.5dec646f85bap-4 0 -0x4.74d10fd336cf4p-4 -0x8.8f59aa0da591p-4 -0xB.fc7671ab8bb8p-4 -0xE.76bd7a1e63b98p-4 -0xF.cbfc926484cd8p-4 -0xF.e1323870cfe98p-4 -0xE.b4b0b9e4f3458p-4 -0xC.5e40358a8ba1p-4 -0x9.0d3ccc99f5ad8p-4 -0x5.04d72505d98p-4 -0x9.6c32baca2ae68p-8 0x3.e33f2f642be3p-4 0x8.0e7e43a61f5bp-4 0xB.96841bf7ffca8p-4 0xE.33c59a4439cep-4 0 -0x2.edbb3bca17e62p-4 -0x5.c2214c3e91678p-4 -0x8.64b826aec4c78p-4 -0xA.beb49a46764f8p-4 -0xC.bbbf7a63eba1p-4 -0xE.4aa5909a08fa8p-4 -0xF.5dec646f85bap-4 -0xF.ec46d1e892928p-4 -0xF.f0e57e5ead848p-4 -0xF.6ba073b424b18p-4 -0xE.60f879fe7e2e8p-4 -0xC.d9f023f9c3a08p-4 -0xA.e3bddf3280c7p-4 -0x8.8f59aa0da591p-4 -0x5.f0ea4c47733a8p-4 0 -0x5.f0ea4c4773398p-4 -0xB.085baa8e966fp-4 -0xE.8bf3ba1f1aeep-4 -0xF.fb10f1bcb6bfp-4 -0xF.21352595e0bf8p-4 -0xC.1d8705ffcbb78p-4 -0x7.5e5dd6e1b8e34p-4 -0x1.917a6bc29b43cp-4 0x4.74d10fd336ce8p-4 0x9.d7fd1490285cp-4 0xD.d2d5339ac868p-4 0xF.d3aabf84528bp-4 0xF.91297bbb1d6d8p-4 0xD.14d3d02313c2p-4 0x8.b9a6b1ef6da6p-4 0 -0x1.921f0fe670071p-8 -0x3.243a3f9bd8f08p-8 -0x4.b64daef8c3bf4p-8 -0x6.48557de8d99f8p-8 -0x7.da4dcc7473c04p-8 -0x9.6c32baca2ae68p-8 -0xA.fe00694866a18p-8 -0xC.8fb2f886ec0ap-8 -0xE.214689606bf18p-8 -0xF.b2b73cfc107p-8 -0x1.1440134d709b2p-4 -0x1.2d52092ce19f6p-4 -0x1.4661179272096p-4 -0x1.5f6d00a9aa419p-4 -0x1.787586a5d5b21p-4 0 -0x3.37b97e5b886ccp-4 -0x6.4dca98ef24f5cp-4 -0x9.21eafdcc560f8p-4 -0xB.96841bf7ffcbp-4 -0xD.91e6a38009d98p-4 -0xE.ff573116df158p-4 -0xF.cfe72ad6d964p-4 -0xF.fb10f1bcb6bfp-4 -0xF.7f110605caf6p-4 -0xE.60f879fe7e2e8p-4 -0xC.ac77f24736ebp-4 -0xA.73655df1f2f4p-4 -0x7.cd01658ff4198p-4 -0x4.d50430b860544p-4 -0x1.aa7b724495c03p-4 0 -0x1.aa7b724495c04p-4 -0x3.505404b6008a2p-4 -0x4.ecf3be81052dcp-4 -0x6.7bde50ea3b628p-4 -0x7.f8bd92f9c483cp-4 -0x9.5f6d92fd79f5p-4 -0xA.ac081c4ba89b8p-4 -0xB.daef913557d78p-4 -0xC.e8d8faf5406a8p-4 -0xD.d2d5339ac869p-4 -0xE.9659107077cf8p-4 -0xF.314476247089p-4 -0xF.a1e842ffc96e8p-4 -0xF.e70afeb6d33d8p-4 -0xF.ffec42c74549p-4 0 -0x4.bd08b6bb00e18p-4 -0x9.0d3ccc99f5acp-4 -0xC.8d8b37ea4ed1p-4 -0xE.ed89db66611ep-4 -0xF.f6ac765b39e2p-4 -0xF.91297bbb1d6dp-4 -0xD.c61c693a8274p-4 -0xA.beb49a4676508p-4 -0x6.c0835b1fd003p-4 -0x2.273e19db5eaf4p-4 0x2.a37bf0b2f8be2p-4 0x7.319ba64c7117cp-4 0xB.1a81d18e0df38p-4 0xE.046213392aa5p-4 0xF.ac5158bc4f42p-4 0 -0xE.214689606bf18p-8 -0x1.c3785c79ec2d5p-4 -0x2.a37bf0b2f8be4p-4 -0x3.81704d4fc9ec6p-4 -0x4.5ca835dd945dcp-4 -0x5.3478909e39da8p-4 -0x6.0838ec13aab1p-4 -0x6.d7440278573p-4 -0x7.a0f83abe1444cp-4 -0x8.64b826aec4c78p-4 -0x9.21eafdcc560f8p-4 -0x9.d7fd1490285c8p-4 -0xA.86604facd04d8p-4 -0xB.2c8c92f83c1fp-4 -0xB.ca002ba7aaf2p-4 0 -0x3.fb9b835bfdbfp-4 -0x7.b70654bbde354p-4 -0xA.f61a4ac1b83ap-4 -0xD.84852c0a80ff8p-4 -0xF.3913edb54ba2p-4 -0xF.f84ab2c738d68p-4 -0xF.b61fbefadddb8p-4 -0xE.76bd7a1e63bap-4 -0xC.4e3f4d26ea55p-4 -0x9.5f6d92fd79f58p-4 -0x5.d98d03c9063d4p-4 -0x1.f564e56a97319p-4 0x2.0e5408f750622p-4 0x5.f0ea4c4773394p-4 0x9.73c071f4750ap-4 0 -0x2.71db7619b1a28p-4 -0x4.d50430b860548p-4 -0x7.1b1fd265c0028p-4 -0x9.3682a66e896f8p-4 -0xB.1a81d18e0df4p-4 -0xC.bbbf7a63eba1p-4 -0xE.106f1fd4b8d78p-4 -0xF.1090827b43728p-4 -0xF.b61fbefadddb8p-4 -0xF.fd3977ff7bae8p-4 -0xF.e432367f5b908p-4 -0xF.6ba073b424b18p-4 -0xE.9659107077cf8p-4 -0xD.695e4f10ea89p-4 -0xB.ebc1b6619ed98p-4 0 -0x5.7b89cde7a9a4cp-4 -0xA.4d224dcd849cp-4 -0xD.df6be249c075p-4 -0xF.c3b27d38a5d48p-4 -0xF.bf5314f31eb7p-4 -0xD.d2d5339ac8698p-4 -0xA.39da8dcc39a4p-4 -0x5.63e69d6ac7f88p-4 0x1.921f0fe6700ccp-8 0x5.931f774fc9f18p-4 0xA.6050a2f600018p-4 0xD.ebe05637ca948p-4 0xF.c7eaffd720ed8p-4 0xF.baccd1d0903cp-4 0xD.c61c693a82748p-4 0 -0x7.da4dcc7473c04p-8 -0xF.b2b73cfc107p-8 -0x1.787586a5d5b21p-4 -0x1.f564e56a9730ep-4 -0x2.71db7619b1a28p-4 -0x2.edbb3bca17e62p-4 -0x3.68e65de7ace44p-4 -0x3.e33f2f642be34p-4 -0x4.5ca835dd945dcp-4 -0x4.d50430b860548p-4 -0x5.4c36202bcf09p-4 -0x5.c2214c3e91678p-4 -0x6.36a94bb2292bcp-4 -0x6.a9b20adb4ff24p-4 -0x7.1b1fd265c0028p-4 0 -0x3.99f196625650cp-4 -0x7.0492760047b9cp-4 -0xA.12ff8bc735d88p-4 -0xC.9d1124c931fd8p-4 -0xE.816a7f595ec9p-4 -0xF.a7301d8597968p-4 -0xF.ff4e5a25a8d08p-4 -0xF.853f7dc9186b8p-4 -0xE.3f4729119e7ap-4 -0xC.3e2007dd176p-4 -0x9.9c200686472bp-4 -0x6.7bde50ea3b62cp-4 -0x3.066cdd138c996p-4 0x9.6c32baca2ad48p-8 0x4.2c3673f6f6e48p-4 0 -0x2.0e5408f75063ap-4 -0x4.13ee038dff6b8p-4 -0x6.0838ec13aab1p-4 -0x7.e2e936fe26ae8p-4 -0x9.9c200686472b8p-4 -0xB.2c8c92f83c1fp-4 -0xC.8d8b37ea4ed1p-4 -0xD.b941a28cb71fp-4 -0xE.aab7a9749f588p-4 -0xF.5dec646f85bap-4 -0xF.cfe72ad6d964p-4 -0xF.fec4304266868p-4 -0xF.e9bc8a1105c2p-4 -0xF.91297bbb1d6dp-4 -0xE.f682fbef23edp-4 0 -0x5.1cae2955c415p-4 -0x9.b02c58832cf98p-4 -0xD.3fac294ff34e8p-4 -0xF.6ba073b424b18p-4 -0xF.f9c187c6abaep-4 -0xE.db29311c504d8p-4 -0xC.2de28d74ac668p-4 -0x8.39c3cc917ff7p-4 -0x3.68e65de7ace48p-4 0x1.c3785c79ec2d1p-4 0x6.c0835b1fd002p-4 0xB.085baa8e966fp-4 0xE.28210095b4828p-4 0xF.cbfc926484cdp-4 0xF.c7eaffd720eep-4 0 -0x1.4661179272096p-4 -0x2.8aaed62527cb4p-4 -0x3.cad943c203436p-4 -0x5.04d72505d9808p-4 -0x6.36a94bb2292bcp-4 -0x7.5e5dd6e1b8e24p-4 -0x8.7a135d95473e8p-4 -0x9.87fbfe70b81a8p-4 -0xA.86604facd04d8p-4 -0xB.73a22a755457p-4 -0xC.4e3f4d26ea55p-4 -0xD.14d3d02313c1p-4 -0xD.c61c693a82748p-4 -0xE.60f879fe7e2ep-4 -0xE.e46be5a0813p-4 0 -0x4.5ca835dd945dcp-4 -0x8.64b826aec4c78p-4 -0xB.ca002ba7aaf2p-4 -0xE.4aa5909a08fa8p-4 -0xF.b61fbefadddb8p-4 -0xF.f0e57e5ead848p-4 -0xE.f682fbef23edp-4 -0xC.d9f023f9c3a08p-4 -0x9.c420c2eff592p-4 -0x5.f0ea4c47733a8p-4 -0x1.aa7b724495c03p-4 0x2.bc42889167f7ap-4 0x6.edf3c8c12f3fcp-4 0xA.99414951aacbp-4 0xD.77025a1e0a3a8p-4 0 -0x2.d502609ec9564p-4 -0x5.931f774fc9f18p-4 -0x8.242b1357110dp-4 -0xA.73655df1f2f48p-4 -0xC.6e22998b4c66p-4 -0xE.046213392aa48p-4 -0xF.294f82394ffep-4 -0xF.d3aabf84528b8p-4 -0xF.fe128ef8e9fcp-4 -0xF.a7301d8597968p-4 -0xE.d1c1d4b344c4p-4 -0xD.84852c0a81008p-4 -0xB.ca002ba7aaf3p-4 -0x9.b02c58832cf98p-4 -0x7.4805ba3a76d7p-4 0 -0x5.d98d03c9063d8p-4 -0xA.e3bddf3280c6p-4 -0xE.6becc4c5997bp-4 -0xF.f4e6d680c41dp-4 -0xF.48421b0efbf9p-4 -0xC.7de651f7ca07p-4 -0x7.f8bd92f9c4838p-4 -0x2.59020dd1cc278p-4 0x3.99f19662564fcp-4 0x9.0d3ccc99f5ac8p-4 0xD.3fac294ff34dp-4 0xF.9c79d63272c4p-4 0xF.cfe72ad6d964p-4 0xD.d2d5339ac8688p-4 0x9.ebc11c62c1a3p-4 0 -0x4.b64daef8c3bf4p-8 -0x9.6c32baca2ae68p-8 -0xE.214689606bf18p-8 -0x1.2d52092ce19f6p-4 -0x1.787586a5d5b21p-4 -0x1.c3785c79ec2d5p-4 -0x2.0e5408f75063ap-4 -0x2.59020dd1cc274p-4 -0x2.a37bf0b2f8be4p-4 -0x2.edbb3bca17e62p-4 -0x3.37b97e5b886ccp-4 -0x3.81704d4fc9ec6p-4 -0x3.cad943c203436p-4 -0x4.13ee038dff6b8p-4 -0x4.5ca835dd945dcp-4 0 -0x3.68e65de7ace44p-4 -0x6.a9b20adb4ff24p-4 -0x9.9c200686472b8p-4 -0xC.1d8705ffcbb7p-4 -0xE.106f1fd4b8d78p-4 -0xF.5dec646f85bap-4 -0xF.f6ac765b39e2p-4 -0xF.d3aabf84528b8p-4 -0xE.f682fbef23edp-4 -0xD.695e4f10ea89p-4 -0xB.3e7bc248d7878p-4 -0x8.8f59aa0da591p-4 -0x5.7b89cde7a9a5p-4 -0x2.273e19db5eaf4p-4 0x1.4661179272089p-4 0 -0x1.dc70ecbae9fc8p-4 -0x3.b269fca8a8622p-4 -0x5.7b89cde7a9a4cp-4 -0x7.319ba64c71174p-4 -0x8.cead04f95cdcp-4 -0xA.4d224dcd849cp-4 -0xB.a7ca46d469468p-4 -0xC.d9f023f9c3ap-4 -0xD.df6be249c075p-4 -0xE.b4b0b9e4f3458p-4 -0xF.56d97473d447p-4 -0xF.c3b27d38a5d48p-4 -0xF.f9c187c6abaep-4 -0xF.f84ab2c738d68p-4 -0xF.bf5314f31eb7p-4 0 -0x4.ecf3be81052dcp-4 -0x9.5f6d92fd79f5p-4 -0xC.e8d8faf5406a8p-4 -0xF.314476247089p-4 -0xF.ffec42c74549p-4 -0xF.40bdd5a668868p-4 -0xD.064af55d7c9cp-4 -0x9.87fbfe70b81bp-4 -0x5.1cae2955c4158p-4 -0x3.243a3f9bd8f66p-8 0x4.bd08b6bb00e18p-4 0x9.3682a66e896f8p-4 0xC.cae7976c069p-4 0xF.21352595e0be8p-4 0xF.ff4e5a25a8d08p-4 0 -0x1.1440134d709b2p-4 -0x2.273e19db5eaecp-4 -0x3.37b97e5b886ccp-4 -0x4.447498ac7d9dcp-4 -0x5.4c36202bcf09p-4 -0x6.4dca98ef24f5cp-4 -0x7.4805ba3a76d6cp-4 -0x8.39c3cc917ff68p-4 -0x9.21eafdcc560f8p-4 -0x9.ff6ca9a2ab6ap-4 -0xA.d146952eb928p-4 -0xB.96841bf7ffcbp-4 -0xC.4e3f4d26ea55p-4 -0xC.f7a1f794d7cap-4 -0xD.91e6a38009d98p-4 0 -0x4.2c3673f6f6e4p-4 -0x8.0e7e43a61f5b8p-4 -0xB.6206b9e0c13a8p-4 -0xD.ebe05637ca948p-4 -0xF.7f110605caf6p-4 -0xF.ffb10b4dc96d8p-4 -0xF.64d969e1dfc2p-4 -0xD.b941a28cb71fp-4 -0xB.1a81d18e0df4p-4 -0x7.b70654bbde36p-4 -0x3.cad943c203434p-4 0x6.48557de8d9908p-8 0x4.8ceeeaf0eedc4p-4 0x8.64b826aec4c68p-4 0xB.a7ca46d469468p-4 0 -0x2.a37bf0b2f8be4p-4 -0x5.3478909e39da8p-4 -0x7.a0f83abe1444cp-4 -0x9.d7fd1490285c8p-4 -0xB.ca002ba7aaf2p-4 -0xD.695e4f10ea88p-4 -0xE.aab7a9749f588p-4 -0xF.853f7dc9186b8p-4 -0xF.f2f9d7971cap-4 -0xF.f0e57e5ead848p-4 -0xF.7f110605caf6p-4 -0xE.a09a68a6e49dp-4 -0xD.5b992c8b606a8p-4 -0xB.b8f3af81b9308p-4 -0x9.c420c2eff592p-4 0 -0x5.aaa75f71df858p-4 -0xA.99414951aacbp-4 -0xE.28210095b4838p-4 -0xF.e1323870cfe98p-4 -0xF.8b47a9fb902e8p-4 -0xD.31848d817d708p-4 -0x9.21eafdcc560f8p-4 -0x3.e33f2f642be42p-4 0x1.dc70ecbae9fb4p-4 0x7.5e5dd6e1b8e28p-4 0xB.ebc1b6619ed88p-4 0xE.ed89db66611e8p-4 0xF.ffec42c74549p-4 0xE.ff573116df158p-4 0xC.0d0d99dabd668p-4 0 -0xA.fe00694866a18p-8 -0x1.5f6d00a9aa419p-4 -0x2.0e5408f75063ap-4 -0x2.bc42889167f8cp-4 -0x3.68e65de7ace44p-4 -0x4.13ee038dff6b8p-4 -0x4.bd08b6bb00e18p-4 -0x5.63e69d6ac7f74p-4 -0x6.0838ec13aab1p-4 -0x6.a9b20adb4ff24p-4 -0x7.4805ba3a76d6cp-4 -0x7.e2e936fe26ae8p-4 -0x8.7a135d95473e8p-4 -0x9.0d3ccc99f5acp-4 -0x9.9c200686472b8p-4 0 -0x3.cad943c203436p-4 -0x7.5e5dd6e1b8e24p-4 -0xA.86604facd04d8p-4 -0xD.14d3d02313c1p-4 -0xE.e46be5a0813p-4 -0xF.dabcb8caeba08p-4 -0xF.e9bc8a1105c2p-4 -0xF.1090827b43728p-4 -0xD.5b992c8b606a8p-4 -0xA.e3bddf3280c7p-4 -0x7.cd01658ff4198p-4 -0x4.447498ac7d9e4p-4 -0x7.da4dcc7473d18p-8 0x3.505404b6008a4p-4 0x6.edf3c8c12f3fcp-4 0 -0x2.4022da9d8f79cp-4 -0x4.74d10fd336cf4p-4 -0x6.92d049f7a879p-4 -0x8.8f59aa0da591p-4 -0xA.6050a2f60002p-4 -0xB.fc7671ab8bb8p-4 -0xD.5b992c8b606ap-4 -0xE.76bd7a1e63b98p-4 -0xF.48421b0efbf9p-4 -0xF.cbfc926484cd8p-4 -0xF.ff4e5a25a8d08p-4 -0xF.e1323870cfe98p-4 -0xF.7241712d4edep-4 -0xE.b4b0b9e4f3458p-4 -0xD.ac44ff490a028p-4 0 -0x5.4c36202bcf09p-4 -0x9.ff6ca9a2ab6ap-4 -0xD.91e6a38009d98p-4 -0xF.9c79d63272c48p-4 -0xF.e432367f5b908p-4 -0xE.60f879fe7e2e8p-4 -0xB.3e7bc248d7878p-4 -0x6.d7440278572fcp-4 -0x1.aa7b724495c03p-4 0x3.b269fca8a862p-4 0x8.a48ad799b6758p-4 0xC.9d1124c931fcp-4 0xF.294f82394ffe8p-4 0xF.ffb10b4dc96d8p-4 0xF.08066514c0558p-4 0 -0x1.787586a5d5b21p-4 -0x2.edbb3bca17e62p-4 -0x4.5ca835dd945dcp-4 -0x5.c2214c3e91678p-4 -0x7.1b1fd265c0028p-4 -0x8.64b826aec4c78p-4 -0x9.9c200686472b8p-4 -0xA.beb49a46764f8p-4 -0xB.ca002ba7aaf2p-4 -0xC.bbbf7a63eba1p-4 -0xD.91e6a38009d98p-4 -0xE.4aa5909a08fa8p-4 -0xE.e46be5a0813p-4 -0xF.5dec646f85bap-4 -0xF.b61fbefadddb8p-4 0 -0x4.8ceeeaf0eedc8p-4 -0x8.b9a6b1ef6da48p-4 -0xC.2de28d74ac66p-4 -0xE.a09a68a6e49dp-4 -0xF.de0b0bf220c3p-4 -0xF.cbfc926484cd8p-4 -0xE.6becc4c5997bp-4 -0xB.daef913557d7p-4 -0x8.4f483a0be2f1p-4 -0x4.13ee038dff6cp-4 0x7.da4dcc7473bfcp-8 0x5.04d72505d97fp-4 0x9.21eafdcc560fp-4 0xC.7de651f7ca06p-4 0xE.d1c1d4b344c4p-4 0 -0x3.066cdd138c98ap-4 -0x5.f0ea4c4773398p-4 -0x8.a48ad799b6758p-4 -0xB.085baa8e966fp-4 -0xD.064af55d7c9bp-4 -0xE.8bf3ba1f1aeep-4 -0xF.8b47a9fb902e8p-4 -0xF.fb10f1bcb6bfp-4 -0xF.d747472367dd8p-4 -0xF.21352595e0bf8p-4 -0xD.df6be249c0758p-4 -0xC.1d8705ffcbb78p-4 -0x9.ebc11c62c1a3p-4 -0x7.5e5dd6e1b8e34p-4 -0x4.8ceeeaf0eedd8p-4 0 -0x6.0838ec13aab1p-4 -0xB.2c8c92f83c1fp-4 -0xE.aab7a9749f588p-4 -0xF.fec4304266868p-4 -0xE.f682fbef23edp-4 -0xB.b8f3af81b9308p-4 -0x6.c0835b1fd003p-4 -0xC.8fb2f886ec068p-8 0x5.4c36202bcf084p-4 0xA.99414951aacbp-4 0xE.55e0b4d05c7fp-4 0xF.f4e6d680c41dp-4 0xF.3913edb54ba28p-4 0xC.3e2007dd17608p-4 0x7.74a3c52073184p-4))</param>
        <param name="dualMemPortAddr1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_RALUT"/inputBlock/(1 a)]</param>
        <param name="dualMemPortAddr2">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_RALUT"/inputBlock/(1 a)]</param>
        <param name="dualMemPortData1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_RALUT"/d0/primWireOut]</param>
        <param name="dualMemPortRead1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_RALUT"/inputBlock/(2 ra)]</param>
        <param name="dualMemPortRead2">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_RALUT"/inputBlock/(2 ra)]</param>
        <param name="dualMemPortWrite1En">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_RALUT"/we0/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeComplex (typeSFixed 1 15))</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 10 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 10 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="d0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeComplex (typeSFixed 1 15))</param>
        <param name="constValue">(complexRollTag 0 0)</param>
        <param name="constWarnSaturation">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 a)"/>
        <wire name="(2 ra)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_RALUT"/ROM/dualMemWireData1]</param>
      </block>
      <block name="we0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleAngle&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4) (1 10 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/Twiddle2/TwiddleAngle"</param>
      <param name="simulinkPortData">(((2 c false ^4 10 0 1) (1 v true false false false 1 0 1)) ((1 angle false ^4 10 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="TA_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4) (1 10 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleAngle"/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleAngle"/inputBlock/(2 c)]</param>
        <wire name="(1 angle)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <param name="(1 angle)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleAngle"/TA_implementation/(1 angle)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleAngle_TA_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4) (1 10 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/Twiddle2/TwiddleAngle/TA_implementation"</param>
      <param name="simulinkPortData">(((2 c false ^4 10 0 1) (1 v true false false false 1 0 1)) ((1 angle false ^4 10 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/SampleDelay/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/Mux/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/CmpEQ/primWireOut]</param>
        <param name="addSLoadPortLoadValue">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/ZeroAngle/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 10 0 ^4) (1 1 0 ^4) (1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitReverse">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/ExtractPivot/primWireOut]</param>
        <param name="blockType">reverseBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/ExtractIndex/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/ZeroIndex/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ExtractIndex">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 4 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ExtractPivot">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 6 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/ZeroIncrement/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/BitReverse/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4) (1 6 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroAngle">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 10 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroIncrement">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 10 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroIndex">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 4 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <param name="(1 angle)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 10 0)</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/Twiddle2/TwiddleRom"</param>
      <param name="simulinkPortData">(((1 angle false ^4 10 0 1) (2 v true false false false 1 0 1)) ((1 w false true false true 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="&quot; SwapSinCos&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom_ SwapSinCos"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) ^4)</param>
        <param name="(1 swap)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/Q13/primWireOut]</param>
        <param name="(2 d0)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/OptimizedDualMem/dualMemWireData1]</param>
        <param name="(3 d1)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/Mux1/primWireOut]</param>
        <wire name="(1 q0)"/>
        <wire name="(2 q1)"/>
      </block>
      <block name="BitExtract5">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/inputBlock/(1 angle)]</param>
        <param name="bitSelectBitOffset">8</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CAddr">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/inputBlock/(1 angle)]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 8 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/ZeroData/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/OptimizedDualMem/dualMemWireData2]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/NonZero/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Ndivided4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegCos">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/" SwapSinCos"/(1 q0)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/NegateCos_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/Q12/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegSin">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/" SwapSinCos"/(2 q1)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/NegateSin_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/Xnor/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateCos">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/" SwapSinCos"/(1 q0)]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateCos_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/NegateCos/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 1 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateSin">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/" SwapSinCos"/(2 q1)]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateSin_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/NegateSin/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 1 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NonZero">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">8</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 9 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OptimizedDualMem">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(1 0xF.ffec42c74549p-4 0xF.ffb10b4dc96d8p-4 0xF.ff4e5a25a8d08p-4 0xF.fec4304266868p-4 0xF.fe128ef8e9fcp-4 0xF.fd3977ff7bae8p-4 0xF.fc38ed6dc0ef8p-4 0xF.fb10f1bcb6bfp-4 0xF.f9c187c6abaep-4 0xF.f84ab2c738d68p-4 0xF.f6ac765b39e2p-4 0xF.f4e6d680c41dp-4 0xF.f2f9d7971cap-4 0xF.f0e57e5ead848p-4 0xF.eea9cff8fa2bp-4 0xF.ec46d1e89293p-4 0xF.e9bc8a1105c2p-4 0xF.e70afeb6d33d8p-4 0xF.e432367f5b908p-4 0xF.e1323870cfe98p-4 0xF.de0b0bf220c3p-4 0xF.dabcb8caeba08p-4 0xF.d747472367dd8p-4 0xF.d3aabf84528b8p-4 0xF.cfe72ad6d964p-4 0xF.cbfc926484cd8p-4 0xF.c7eaffd720ed8p-4 0xF.c3b27d38a5d48p-4 0xF.bf5314f31eb7p-4 0xF.baccd1d0903b8p-4 0xF.b61fbefadddb8p-4 0xF.b14be7fbae58p-4 0xF.ac5158bc4f42p-4 0xF.a7301d8597968p-4 0xF.a1e842ffc96e8p-4 0xF.9c79d63272c48p-4 0xF.96e4e4844d4e8p-4 0xF.91297bbb1d6dp-4 0xF.8b47a9fb902e8p-4 0xF.853f7dc9186b8p-4 0xF.7f110605caf6p-4 0xF.78bc51f239e1p-4 0xF.7241712d4edep-4 0xF.6ba073b424b18p-4 0xF.64d969e1dfc2p-4 0xF.5dec646f85bap-4 0xF.56d97473d447p-4 0xF.4fa0ab6316edp-4 0xF.48421b0efbf98p-4 0xF.40bdd5a668868p-4 0xF.3913edb54ba2p-4 0xF.314476247089p-4 0xF.294f82394ffep-4 0xF.21352595e0bfp-4 0xF.18f5743867128p-4 0xF.1090827b43728p-4 0xF.08066514c056p-4 0xE.ff573116df158p-4 0xE.f682fbef23edp-4 0xE.ed89db66611e8p-4 0xE.e46be5a0813p-4 0xE.db29311c504d8p-4 0xE.d1c1d4b344c4p-4 0xE.c835e79946a3p-4 0xE.be85815c767c8p-4 0xE.b4b0b9e4f3458p-4 0xE.aab7a9749f588p-4 0xE.a09a68a6e49dp-4 0xE.9659107077cf8p-4 0xE.8bf3ba1f1aeep-4 0xE.816a7f595ec9p-4 0xE.76bd7a1e63b98p-4 0xE.6becc4c5997bp-4 0xE.60f879fe7e2ep-4 0xE.55e0b4d05c808p-4 0xE.4aa5909a08fa8p-4 0xE.3f4729119e798p-4 0xE.33c59a4439cd8p-4 0xE.28210095b4838p-4 0xE.1c5978c05ed88p-4 0xE.106f1fd4b8d8p-4 0xE.046213392aa48p-4 0xD.f83270a9bbee8p-4 0xD.ebe05637ca95p-4 0xD.df6be249c075p-4 0xD.d2d5339ac869p-4 0xD.c61c693a82748p-4 0xD.b941a28cb71fp-4 0xD.ac44ff490a028p-4 0xD.9f269f7aab89p-4 0xD.91e6a38009dap-4 0xD.84852c0a81p-4 0xD.77025a1e0a3ap-4 0xD.695e4f10ea888p-4 0xD.5b992c8b606ap-4 0xD.4db3148750d18p-4 0xD.3fac294ff34e8p-4 0xD.31848d817d71p-4 0xD.233c6408cd64p-4 0xD.14d3d02313c1p-4 0xD.064af55d7c9b8p-4 0xC.f7a1f794d7cap-4 0xC.e8d8faf5406bp-4 0xC.d9f023f9c3a08p-4 0xC.cae7976c0691p-4 0xC.bbbf7a63eba1p-4 0xC.ac77f24736eb8p-4 0xC.9d1124c931fep-4 0xC.8d8b37ea4ed1p-4 0xC.7de651f7ca068p-4 0xC.6e22998b4c66p-4 0xC.5e40358a8ba08p-4 0xC.4e3f4d26ea558p-4 0xC.3e2007dd175f8p-4 0xC.2de28d74ac66p-4 0xC.1d8705ffcbb7p-4 0xC.0d0d99dabd66p-4 0xB.fc7671ab8bb88p-4 0xB.ebc1b6619ed9p-4 0xB.daef913557d8p-4 0xB.ca002ba7aaf2p-4 0xB.b8f3af81b9308p-4 0xB.a7ca46d469468p-4 0xB.96841bf7ffcb8p-4 0xB.8521598bb6bdp-4 0xB.73a22a755457p-4 0xB.6206b9e0c13a8p-4 0xB.504f333f9de68p-4 0xB.3e7bc248d788p-4 0xB.2c8c92f83c1fp-4 0xB.1a81d18e0df48p-4 0xB.085baa8e966f8p-4 0xA.f61a4ac1b83ap-4 0xA.e3bddf3280c68p-4 0xA.d146952eb9288p-4 0xA.beb49a46765p-4 0xA.ac081c4ba89b8p-4 0xA.99414951aacbp-4 0xA.86604facd04ep-4 0xA.73655df1f2f5p-4 0xA.6050a2f600028p-4 0xA.4d224dcd849c8p-4 0xA.39da8dcc39a38p-4 0xA.267992848eebp-4 0xA.12ff8bc735d9p-4 0x9.ff6ca9a2ab6a8p-4 0x9.ebc11c62c1a2p-4 0x9.d7fd1490285c8p-4 0x9.c420c2eff591p-4 0x9.b02c58832cf98p-4 0x9.9c200686472b8p-4 0x9.87fbfe70b81bp-4 0x9.73c071f4750b8p-4 0x9.5f6d92fd79f5p-4 0x9.4b0393b14e54p-4 0x9.3682a66e896f8p-4 0x9.21eafdcc561p-4 0x9.0d3ccc99f5ac8p-4 0x8.f87845de430d8p-4 0x8.e39d9cd734648p-4 0x8.cead04f95cdcp-4 0x8.b9a6b1ef6da48p-4 0x8.a48ad799b676p-4 0x8.8f59aa0da5918p-4 0x8.7a135d95473f8p-4 0x8.64b826aec4c7p-4 0x8.4f483a0be2fp-4 0x8.39c3cc917ff68p-4 0x8.242b1357110d8p-4 0x8.0e7e43a61f5b8p-4 0x7.f8bd92f9c484p-4 0x7.e2e936fe26aecp-4 0x7.cd01658ff41a4p-4 0x7.b70654bbde35cp-4 0x7.a0f83abe14458p-4 0x7.8ad74e01bd8f8p-4 0x7.74a3c5207315cp-4 0x7.5e5dd6e1b8e24p-4 0x7.4805ba3a76d6cp-4 0x7.319ba64c71178p-4 0x7.1b1fd265c002cp-4 0x7.0492760047bap-4 0x6.edf3c8c12f408p-4 0x6.d744027857308p-4 0x6.c0835b1fd002cp-4 0x6.a9b20adb4ff3p-4 0x6.92d049f7a879p-4 0x6.7bde50ea3b628p-4 0x6.64dc58506f7f8p-4 0x6.4dca98ef24f5cp-4 0x6.36a94bb2292cp-4 0x6.1f78a9abaa59p-4 0x6.0838ec13aab14p-4 0x5.f0ea4c47733ap-4 0x5.d98d03c9063ep-4 0x5.c2214c3e91684p-4 0x5.aaa75f71df864p-4 0x5.931f774fc9f14p-4 0x5.7b89cde7a9a4cp-4 0x5.63e69d6ac7f74p-4 0x5.4c36202bcf09p-4 0x5.3478909e39dacp-4 0x5.1cae2955c4154p-4 0x5.04d72505d980cp-4 0x4.ecf3be81052e4p-4 0x4.d50430b86055p-4 0x4.bd08b6bb00e24p-4 0x4.a5018bb567c14p-4 0x4.8ceeeaf0eedc4p-4 0x4.74d10fd336cf4p-4 0x4.5ca835dd945dcp-4 0x4.447498ac7d9ep-4 0x4.2c3673f6f6e44p-4 0x4.13ee038dff6bcp-4 0x3.fb9b835bfdbf8p-4 0x3.e33f2f642be3cp-4 0x3.cad943c20344p-4 0x3.b269fca8a862ep-4 0x3.99f1966256508p-4 0x3.81704d4fc9ec4p-4 0x3.68e65de7ace44p-4 0x3.505404b6008a2p-4 0x3.37b97e5b886dp-4 0x3.1f17078d34c1ap-4 0x3.066cdd138c99p-4 0x2.edbb3bca17e6ap-4 0x2.d502609ec956cp-4 0x2.bc42889167f96p-4 0x2.a37bf0b2f8bfp-4 0x2.8aaed62527cbp-4 0x2.71db7619b1a26p-4 0x2.59020dd1cc274p-4 0x2.4022da9d8f79ep-4 0x2.273e19db5eafp-4 0x2.0e5408f75063ep-4 0x1.f564e56a97314p-4 0x1.dc70ecbae9fd1p-4 0x1.c3785c79ec2dep-4 0x1.aa7b724495c0ep-4 0x1.917a6bc29b438p-4 0x1.787586a5d5b1fp-4 0x1.5f6d00a9aa418p-4 0x1.4661179272096p-4 0x1.2d52092ce19f8p-4 0x1.1440134d709b6p-4 0xF.b2b73cfc1075p-8 0xE.214689606bf8p-8 0xC.8fb2f886ec12p-8 0xA.fe00694866ab8p-8 0x9.6c32baca2af2p-8 0x7.da4dcc7473bdp-8 0x6.48557de8d99dcp-8 0x4.b64daef8c3bf4p-8 0x3.243a3f9bd8f1ep-8 0x1.921f0fe67009fp-8)</param>
        <param name="dualMemPortAddr1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/CAddr/primWireOut]</param>
        <param name="dualMemPortAddr2">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/SAddr/primWireOut]</param>
        <param name="dualMemPortData1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/ZeroData/primWireOut]</param>
        <param name="dualMemPortRead1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/inputBlock/(2 v)]</param>
        <param name="dualMemPortRead2">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/inputBlock/(2 v)]</param>
        <param name="dualMemPortWrite1En">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/noWrite/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeSFixed 1 15)</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="Q12">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/Q13/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/Q23/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Q13">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/BitExtract5/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Q23">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/BitExtract5/primWireOut]</param>
        <param name="bitSelectBitOffset">1</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SAddr">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 8 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 9 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/Ndivided4/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/CAddr/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 9 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/Sub/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 9 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xnor">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/Q23/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/Const/primWireOut]</param>
        <param name="blockType">xnorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroData">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 1 15)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 angle)"/>
        <wire name="(2 v)"/>
      </block>
      <block name="noWrite">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <param name="(1 w)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/NegSin/primWireOut]</param>
        <param name="complexPackPortReal">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom"/NegCos/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom_ SwapSinCos&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) ^4)</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/Twiddle2/TwiddleRom/ SwapSinCos"</param>
      <param name="simulinkPortData">(((2 d0 false true false false 16 15 1) (3 d1 false true false false 16 15 1) (1 swap true false false false 1 0 1)) ((1 q0 false true false false 16 15 1) (2 q1 false true false false 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom_ SwapSinCos"/inputBlock/(2 d0)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom_ SwapSinCos"/inputBlock/(3 d1)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom_ SwapSinCos"/inputBlock/(1 swap)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom_ SwapSinCos"/inputBlock/(3 d1)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom_ SwapSinCos"/inputBlock/(2 d0)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom_ SwapSinCos"/inputBlock/(1 swap)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="(1 swap)"/>
        <wire name="(2 d0)"/>
        <wire name="(3 d1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <param name="(1 q0)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom_ SwapSinCos"/Mux/primWireOut]</param>
        <param name="(2 q1)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_TwiddleRom_ SwapSinCos"/Mux1/primWireOut]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/Twiddle2/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d false true false true 16 15 1)) ((1 q false true false true 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle2_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 23 15 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/Twiddle3"</param>
      <param name="simulinkPortData">(((2 d false true false true 23 15 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 23 15 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ConvertIn">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3"/inputBlock/(2 d)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 8 15))</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateAsymmetric</param>
        <param name="simulinkExtraCacheKeys">((1 23 15 0 1 1) (1 23 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ConvertOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3"/Mult/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 8 15))</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 39 30 0 1 1) (1 23 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ExtractCount">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 6 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3"/VectorFanout1/(1 q)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3"/ConvertIn/primWireOut]</param>
        <param name="addNoGrowth">true</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 23 15 0 1 1) (1 39 30 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3"/TwiddleRom/(1 w)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3"/RALUT/(1 q)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3"/NonOptimizedMode/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 1) (1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NonOptimizedMode">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="RALUT">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_RALUT"]</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
        <param name="(1 a)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3"/ExtractCount/primWireOut]</param>
        <param name="(2 ra)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3"/inputBlock/(1 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="TwiddleAngle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleAngle"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4) (1 6 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3"/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3"/Counter/primWireOut]</param>
        <wire name="(1 angle)"/>
      </block>
      <block name="TwiddleRom">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"]</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
        <param name="(1 angle)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3"/TwiddleAngle/(1 angle)]</param>
        <param name="(2 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3"/inputBlock/(1 v)]</param>
        <wire name="(1 w)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3"/Mux2/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3"/inputBlock/(1 v)]</param>
        <param name="(2 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3"/ConvertOut/primWireOut]</param>
        <param name="(3 qdrop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3"/inputBlock/(3 drop)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_RALUT&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/Twiddle3/RALUT"</param>
      <param name="simulinkPortData">(((1 a false ^4 6 0 1) (2 ra true false false false 1 0 1)) ((1 q false true false true 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ROM">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(complexRollTag (1 ^5 0xB.504f333f9de68p-4 0x4.69898cc51701cp-56 -0xB.504f333f9de6p-4 1 0xE.c835e79946a3p-4 0xB.504f333f9de68p-4 0x6.1f78a9abaa59p-4 1 0x6.1f78a9abaa59p-4 -0xB.504f333f9de6p-4 -0xE.c835e79946a38p-4 1 0xF.b14be7fbae58p-4 0xE.c835e79946a3p-4 0xD.4db3148750d18p-4 1 0x8.e39d9cd734648p-4 -0x6.1f78a9abaa588p-4 -0xF.b14be7fbae58p-4 1 0xD.4db3148750d18p-4 0x6.1f78a9abaa59p-4 -0x3.1f17078d34c1p-4 1 0x3.1f17078d34c1ap-4 -0xE.c835e79946a3p-4 -0x8.e39d9cd73464p-4 1 0xF.ec46d1e89293p-4 0xF.b14be7fbae58p-4 0xF.4fa0ab6316edp-4 1 0xA.267992848eebp-4 -0x3.1f17078d34c1p-4 -0xE.1c5978c05ed8p-4 1 0xE.1c5978c05ed88p-4 0x8.e39d9cd734648p-4 0x1.917a6bc29b438p-4 1 0x4.a5018bb567c14p-4 -0xD.4db3148750d2p-4 -0xC.5e40358a8ba1p-4 1 0xF.4fa0ab6316edp-4 0xD.4db3148750d18p-4 0xA.267992848eebp-4 1 0x7.8ad74e01bd8f8p-4 -0x8.e39d9cd73463p-4 -0xF.ec46d1e89293p-4 1 0xC.5e40358a8ba08p-4 0x3.1f17078d34c1ap-4 -0x7.8ad74e01bd8fp-4 1 0x1.917a6bc29b438p-4 -0xF.b14be7fbae58p-4 -0x4.a5018bb567c1cp-4) (0 ^5 -0xB.504f333f9de6p-4 -1 -0xB.504f333f9de68p-4 0 -0x6.1f78a9abaa58cp-4 -0xB.504f333f9de6p-4 -0xE.c835e79946a3p-4 0 -0xE.c835e79946a3p-4 -0xB.504f333f9de68p-4 0x6.1f78a9abaa584p-4 0 -0x3.1f17078d34c14p-4 -0x6.1f78a9abaa58cp-4 -0x8.e39d9cd73464p-4 0 -0xD.4db3148750d18p-4 -0xE.c835e79946a3p-4 -0x3.1f17078d34c2ep-4 0 -0x8.e39d9cd73464p-4 -0xE.c835e79946a3p-4 -0xF.b14be7fbae58p-4 0 -0xF.b14be7fbae58p-4 -0x6.1f78a9abaa594p-4 0xD.4db3148750d18p-4 0 -0x1.917a6bc29b42cp-4 -0x3.1f17078d34c14p-4 -0x4.a5018bb567c14p-4 0 -0xC.5e40358a8bap-4 -0xF.b14be7fbae58p-4 -0x7.8ad74e01bd8fcp-4 0 -0x7.8ad74e01bd8ecp-4 -0xD.4db3148750d18p-4 -0xF.ec46d1e892928p-4 0 -0xF.4fa0ab6316ed8p-4 -0x8.e39d9cd73464p-4 0xA.267992848eeap-4 0 -0x4.a5018bb567c14p-4 -0x8.e39d9cd73464p-4 -0xC.5e40358a8bap-4 0 -0xE.1c5978c05ed8p-4 -0xD.4db3148750d2p-4 0x1.917a6bc29b42bp-4 0 -0xA.267992848eebp-4 -0xF.b14be7fbae58p-4 -0xE.1c5978c05ed88p-4 0 -0xF.ec46d1e892928p-4 -0x3.1f17078d34c2ep-4 0xF.4fa0ab6316edp-4))</param>
        <param name="dualMemPortAddr1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_RALUT"/inputBlock/(1 a)]</param>
        <param name="dualMemPortAddr2">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_RALUT"/inputBlock/(1 a)]</param>
        <param name="dualMemPortData1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_RALUT"/d0/primWireOut]</param>
        <param name="dualMemPortRead1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_RALUT"/inputBlock/(2 ra)]</param>
        <param name="dualMemPortRead2">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_RALUT"/inputBlock/(2 ra)]</param>
        <param name="dualMemPortWrite1En">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_RALUT"/we0/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeComplex (typeSFixed 1 15))</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 6 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 6 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="d0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeComplex (typeSFixed 1 15))</param>
        <param name="constValue">(complexRollTag 0 0)</param>
        <param name="constWarnSaturation">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 a)"/>
        <wire name="(2 ra)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_RALUT"/ROM/dualMemWireData1]</param>
      </block>
      <block name="we0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleAngle&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4) (1 6 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/Twiddle3/TwiddleAngle"</param>
      <param name="simulinkPortData">(((2 c false ^4 10 0 1) (1 v true false false false 1 0 1)) ((1 angle false ^4 6 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="TA_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4) (1 6 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleAngle"/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleAngle"/inputBlock/(2 c)]</param>
        <wire name="(1 angle)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4))</param>
        <param name="(1 angle)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleAngle"/TA_implementation/(1 angle)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleAngle_TA_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4) (1 6 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/Twiddle3/TwiddleAngle/TA_implementation"</param>
      <param name="simulinkPortData">(((2 c false ^4 10 0 1) (1 v true false false false 1 0 1)) ((1 angle false ^4 6 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Add">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/Mux1/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/Mux7/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 5 0 ^4) (1 6 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/ZeroBit/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/BitReverse/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/BitReverse/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/ZeroBit1/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractIndexLSB">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractIndexMSB">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">5</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractPivot">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">6</param>
        <param name="bitSelectOutputType">(typeUFixed 4 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitReverse">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/BitExtractPivot/primWireOut]</param>
        <param name="blockType">reverseBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/ZeroVal1/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/BitCombine1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/BitExtractIndexLSB/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 5 0 ^4) (1 5 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux7">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/ZeroVal/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/BitCombine/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/BitExtractIndexMSB/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 5 0 ^4) (1 5 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroBit">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroBit1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroVal">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 5 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroVal1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 5 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4))</param>
        <param name="(1 angle)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/Add/primWireOut]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/Twiddle3/TwiddleRom"</param>
      <param name="simulinkPortData">(((1 angle false ^4 6 0 1) (2 v true false false false 1 0 1)) ((1 w false true false true 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="&quot; SwapSinCos&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom_ SwapSinCos"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) ^4)</param>
        <param name="(1 swap)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/Q13/primWireOut]</param>
        <param name="(2 d0)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/OptimizedDualMem/dualMemWireData1]</param>
        <param name="(3 d1)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/Mux1/primWireOut]</param>
        <wire name="(1 q0)"/>
        <wire name="(2 q1)"/>
      </block>
      <block name="BitExtract5">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/inputBlock/(1 angle)]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CAddr">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/inputBlock/(1 angle)]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 4 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/ZeroData/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/OptimizedDualMem/dualMemWireData2]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/NonZero/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Ndivided4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegCos">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/" SwapSinCos"/(1 q0)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/NegateCos_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/Q12/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegSin">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/" SwapSinCos"/(2 q1)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/NegateSin_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/Xnor/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateCos">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/" SwapSinCos"/(1 q0)]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateCos_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/NegateCos/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 1 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateSin">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/" SwapSinCos"/(2 q1)]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateSin_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/NegateSin/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 1 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NonZero">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OptimizedDualMem">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(1 0xF.ec46d1e89293p-4 0xF.b14be7fbae58p-4 0xF.4fa0ab6316edp-4 0xE.c835e79946a3p-4 0xE.1c5978c05ed88p-4 0xD.4db3148750d18p-4 0xC.5e40358a8ba08p-4 0xB.504f333f9de68p-4 0xA.267992848eebp-4 0x8.e39d9cd734648p-4 0x7.8ad74e01bd8f8p-4 0x6.1f78a9abaa59p-4 0x4.a5018bb567c14p-4 0x3.1f17078d34c1ap-4 0x1.917a6bc29b438p-4)</param>
        <param name="dualMemPortAddr1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/CAddr/primWireOut]</param>
        <param name="dualMemPortAddr2">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/SAddr/primWireOut]</param>
        <param name="dualMemPortData1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/ZeroData/primWireOut]</param>
        <param name="dualMemPortRead1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/inputBlock/(2 v)]</param>
        <param name="dualMemPortRead2">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/inputBlock/(2 v)]</param>
        <param name="dualMemPortWrite1En">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/noWrite/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeSFixed 1 15)</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="Q12">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/Q13/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/Q23/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Q13">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/BitExtract5/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Q23">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/BitExtract5/primWireOut]</param>
        <param name="bitSelectBitOffset">1</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SAddr">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 4 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/Ndivided4/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/CAddr/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 5 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/Sub/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 5 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xnor">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/Q23/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/Const/primWireOut]</param>
        <param name="blockType">xnorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroData">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 1 15)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 angle)"/>
        <wire name="(2 v)"/>
      </block>
      <block name="noWrite">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <param name="(1 w)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/NegSin/primWireOut]</param>
        <param name="complexPackPortReal">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom"/NegCos/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom_ SwapSinCos&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) ^4)</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/Twiddle3/TwiddleRom/ SwapSinCos"</param>
      <param name="simulinkPortData">(((2 d0 false true false false 16 15 1) (3 d1 false true false false 16 15 1) (1 swap true false false false 1 0 1)) ((1 q0 false true false false 16 15 1) (2 q1 false true false false 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom_ SwapSinCos"/inputBlock/(2 d0)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom_ SwapSinCos"/inputBlock/(3 d1)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom_ SwapSinCos"/inputBlock/(1 swap)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom_ SwapSinCos"/inputBlock/(3 d1)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom_ SwapSinCos"/inputBlock/(2 d0)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom_ SwapSinCos"/inputBlock/(1 swap)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="(1 swap)"/>
        <wire name="(2 d0)"/>
        <wire name="(3 d1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <param name="(1 q0)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom_ SwapSinCos"/Mux/primWireOut]</param>
        <param name="(2 q1)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_TwiddleRom_ SwapSinCos"/Mux1/primWireOut]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/Twiddle3/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d false true false true 16 15 1)) ((1 q false true false true 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle3_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 25 15 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/Twiddle4"</param>
      <param name="simulinkPortData">(((2 d false true false true 25 15 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 25 15 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ConvertIn">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4"/inputBlock/(2 d)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 10 15))</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateAsymmetric</param>
        <param name="simulinkExtraCacheKeys">((1 25 15 0 1 1) (1 25 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ConvertOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4"/Mult/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 10 15))</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 41 30 0 1 1) (1 25 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ExtractCount">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">6</param>
        <param name="bitSelectOutputType">(typeUFixed 4 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4"/VectorFanout1/(1 q)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4"/ConvertIn/primWireOut]</param>
        <param name="addNoGrowth">true</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 25 15 0 1 1) (1 41 30 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4"/TwiddleRom/(1 w)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4"/RALUT/(1 q)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4"/NonOptimizedMode/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 1) (1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NonOptimizedMode">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="RALUT">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_RALUT"]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
        <param name="(1 a)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4"/ExtractCount/primWireOut]</param>
        <param name="(2 ra)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4"/inputBlock/(1 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="TwiddleAngle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleAngle"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4"/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4"/Counter/primWireOut]</param>
        <wire name="(1 angle)"/>
      </block>
      <block name="TwiddleRom">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
        <param name="(1 angle)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4"/TwiddleAngle/(1 angle)]</param>
        <param name="(2 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4"/inputBlock/(1 v)]</param>
        <wire name="(1 w)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4"/Mux2/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 15 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4"/inputBlock/(1 v)]</param>
        <param name="(2 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4"/ConvertOut/primWireOut]</param>
        <param name="(3 qdrop)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4"/inputBlock/(3 drop)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_RALUT&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/Twiddle4/RALUT"</param>
      <param name="simulinkPortData">(((1 a false ^4 4 0 1) (2 ra true false false false 1 0 1)) ((1 q false true false true 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ROM">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(complexRollTag (1 ^5 0xB.504f333f9de68p-4 0x4.69898cc51701cp-56 -0xB.504f333f9de6p-4 1 0xE.c835e79946a3p-4 0xB.504f333f9de68p-4 0x6.1f78a9abaa59p-4 1 0x6.1f78a9abaa59p-4 -0xB.504f333f9de6p-4 -0xE.c835e79946a38p-4) (0 ^5 -0xB.504f333f9de6p-4 -1 -0xB.504f333f9de68p-4 0 -0x6.1f78a9abaa58cp-4 -0xB.504f333f9de6p-4 -0xE.c835e79946a3p-4 0 -0xE.c835e79946a3p-4 -0xB.504f333f9de68p-4 0x6.1f78a9abaa584p-4))</param>
        <param name="dualMemPortAddr1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_RALUT"/inputBlock/(1 a)]</param>
        <param name="dualMemPortAddr2">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_RALUT"/inputBlock/(1 a)]</param>
        <param name="dualMemPortData1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_RALUT"/d0/primWireOut]</param>
        <param name="dualMemPortRead1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_RALUT"/inputBlock/(2 ra)]</param>
        <param name="dualMemPortRead2">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_RALUT"/inputBlock/(2 ra)]</param>
        <param name="dualMemPortWrite1En">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_RALUT"/we0/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeComplex (typeSFixed 1 15))</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="d0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeComplex (typeSFixed 1 15))</param>
        <param name="constValue">(complexRollTag 0 0)</param>
        <param name="constWarnSaturation">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 a)"/>
        <wire name="(2 ra)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_RALUT"/ROM/dualMemWireData1]</param>
      </block>
      <block name="we0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleAngle&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/Twiddle4/TwiddleAngle"</param>
      <param name="simulinkPortData">(((2 c false ^4 10 0 1) (1 v true false false false 1 0 1)) ((1 angle false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="TA_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleAngle"/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleAngle"/inputBlock/(2 c)]</param>
        <wire name="(1 angle)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 angle)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleAngle"/TA_implementation/(1 angle)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleAngle_TA_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/Twiddle4/TwiddleAngle/TA_implementation"</param>
      <param name="simulinkPortData">(((2 c false ^4 10 0 1) (1 v true false false false 1 0 1)) ((1 angle false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Add">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/Mux1/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/Mux7/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4) (1 3 0 ^4) (1 4 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/ZeroBit/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/BitExtractIndex/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/BitExtractIndex/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/ZeroBit1/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractIndex">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">6</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractPivotLSB">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractPivotMSB">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">8</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/ZeroVal1/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/BitCombine1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/BitExtractPivotLSB/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 3 0 ^4) (1 3 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux7">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/ZeroVal/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/BitCombine/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/BitExtractPivotMSB/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 3 0 ^4) (1 3 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroBit">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroBit1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroVal">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 3 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroVal1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 3 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 angle)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/Add/primWireOut]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/Twiddle4/TwiddleRom"</param>
      <param name="simulinkPortData">(((1 angle false ^4 4 0 1) (2 v true false false false 1 0 1)) ((1 w false true false true 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="&quot; SwapSinCos&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom_ SwapSinCos"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) ^4)</param>
        <param name="(1 swap)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/Q13/primWireOut]</param>
        <param name="(2 d0)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/OptimizedDualMem/dualMemWireData1]</param>
        <param name="(3 d1)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/Mux1/primWireOut]</param>
        <wire name="(1 q0)"/>
        <wire name="(2 q1)"/>
      </block>
      <block name="BitExtract5">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/inputBlock/(1 angle)]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CAddr">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/inputBlock/(1 angle)]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/ZeroData/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/OptimizedDualMem/dualMemWireData2]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/NonZero/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Ndivided4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegCos">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/" SwapSinCos"/(1 q0)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/NegateCos_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/Q12/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegSin">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/" SwapSinCos"/(2 q1)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/NegateSin_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/Xnor/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateCos">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/" SwapSinCos"/(1 q0)]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateCos_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/NegateCos/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 1 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateSin">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/" SwapSinCos"/(2 q1)]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateSin_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/NegateSin/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 1 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NonZero">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OptimizedDualMem">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(1 0xE.c835e79946a3p-4 0xB.504f333f9de68p-4 0x6.1f78a9abaa59p-4)</param>
        <param name="dualMemPortAddr1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/CAddr/primWireOut]</param>
        <param name="dualMemPortAddr2">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/SAddr/primWireOut]</param>
        <param name="dualMemPortData1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/ZeroData/primWireOut]</param>
        <param name="dualMemPortRead1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/inputBlock/(2 v)]</param>
        <param name="dualMemPortRead2">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/inputBlock/(2 v)]</param>
        <param name="dualMemPortWrite1En">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/noWrite/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeSFixed 1 15)</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 2 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="Q12">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/Q13/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/Q23/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Q13">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/BitExtract5/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Q23">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/BitExtract5/primWireOut]</param>
        <param name="bitSelectBitOffset">1</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SAddr">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/Ndivided4/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/CAddr/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 3 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/Sub/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 3 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xnor">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/Q23/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/Const/primWireOut]</param>
        <param name="blockType">xnorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroData">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 1 15)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 angle)"/>
        <wire name="(2 v)"/>
      </block>
      <block name="noWrite">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <param name="(1 w)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/NegSin/primWireOut]</param>
        <param name="complexPackPortReal">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom"/NegCos/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom_ SwapSinCos&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) ^4)</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/Twiddle4/TwiddleRom/ SwapSinCos"</param>
      <param name="simulinkPortData">(((2 d0 false true false false 16 15 1) (3 d1 false true false false 16 15 1) (1 swap true false false false 1 0 1)) ((1 q0 false true false false 16 15 1) (2 q1 false true false false 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom_ SwapSinCos"/inputBlock/(2 d0)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom_ SwapSinCos"/inputBlock/(3 d1)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom_ SwapSinCos"/inputBlock/(1 swap)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom_ SwapSinCos"/inputBlock/(3 d1)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom_ SwapSinCos"/inputBlock/(2 d0)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom_ SwapSinCos"/inputBlock/(1 swap)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="(1 swap)"/>
        <wire name="(2 d0)"/>
        <wire name="(3 d1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <param name="(1 q0)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom_ SwapSinCos"/Mux/primWireOut]</param>
        <param name="(2 q1)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_TwiddleRom_ SwapSinCos"/Mux1/primWireOut]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/FFT Pipe/Twiddle4/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d false true false true 16 15 1)) ((1 q false true false true 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_FFT Pipe_Twiddle4_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_PulseDivider&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/PulseDivider"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_PulseDivider"/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">10</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">2048</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_PulseDivider"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_PulseDivider"/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 11 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_PulseDivider_EdgeDetect"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_PulseDivider"/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_PulseDivider"/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_PulseDivider_EdgeDetect&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/FFT Light/PulseDivider/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_PulseDivider_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_PulseDivider_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_PulseDivider_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_PulseDivider_EdgeDetect"/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_FFT Light_PulseDivider_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_latch_0L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/FFT1/latch_0L"</param>
      <param name="simulinkPortData">(((2 d false ^4 8 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 8 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_latch_0L/SampleDelay/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_latch_0L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_latch_0L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_latch_0L/inputBlock/(2 d)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 8 0) (typeUFixed 8 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <param name="(1 q)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_latch_0L/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_FFT1_latch_0L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/S2B"</param>
      <param name="simulinkPortData">(((3 chin false ^4 8 0 1) (1 data_in false true false true 16 15 1) (2 data_valid true false false false 1 0 1) (4 resetin true false false false 1 0 1)) ((3 ch_no false ^4 8 0 1) (1 data_out false true false true 16 15 1) (2 valid_out true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="ChannelIn">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B/inputBlock/(1 data_in)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B/inputBlock/(4 resetin)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B/inputBlock/(3 chin)]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B/inputBlock/(2 data_valid)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/S2B/ChannelIn"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B/DualMem/dualMemWireData2]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B/S2B_control/(5 ch_no)]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B/S2B_control/(4 rd_validout)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 3 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/S2B/ChannelOut"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="DualMem">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(0 ^8192)</param>
        <param name="dualMemPortAddr1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B/S2B_control/(1 Wr_addr_final)]</param>
        <param name="dualMemPortAddr2">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B/S2B_control/(3 rd_addr_final)]</param>
        <param name="dualMemPortData1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B/ChannelIn/0]</param>
        <param name="dualMemPortWrite1En">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B/S2B_control/(2 We)]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 13 0 ^4) (1 1 0 ^4) (1 13 0 ^4) (1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="S2B_control">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 13 0 ^4) (1 1 0 ^4) (1 13 0 ^4) (1 1 0 ^4) (1 3 0 ^4))</param>
        <param name="(1 valid)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B/ChannelIn/wireValid]</param>
        <param name="(2 ch_no_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B/ChannelIn/wireChannel]</param>
        <param name="(3 resetin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B/ChannelIn/1]</param>
        <wire name="(1 Wr_addr_final)"/>
        <wire name="(2 We)"/>
        <wire name="(3 rd_addr_final)"/>
        <wire name="(4 rd_validout)"/>
        <wire name="(5 ch_no)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 data_in)"/>
        <wire name="(2 data_valid)"/>
        <wire name="(3 chin)"/>
        <wire name="(4 resetin)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 data_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B/ChannelOut/0]</param>
        <param name="(2 valid_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B/ChannelOut/wireValid]</param>
        <param name="(3 ch_no)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B/ChannelOut/wireChannel]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 13 0 ^4) (1 1 0 ^4) (1 13 0 ^4) (1 1 0 ^4) (1 3 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/S2B/S2B_control"</param>
      <param name="simulinkPortData">(((2 ch_no_in false ^4 8 0 1) (3 resetin true false false false 1 0 1) (1 valid true false false false 1 0 1)) ((2 We true false false false 1 0 1) (1 Wr_addr_final false ^4 13 0 1) (5 ch_no false ^4 3 0 1) (3 rd_addr_final false ^4 13 0 1) (4 rd_validout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mem_rd_control">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 13 0 ^4) (1 1 0 ^4) (1 3 0 ^4))</param>
        <param name="(1 wba)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control/Mem_wr_control/(3 wba)]</param>
        <wire name="(1 rd_addr_final)"/>
        <wire name="(2 validout)"/>
        <wire name="(3 ch_no)"/>
      </block>
      <block name="Mem_wr_control">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 13 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 valid)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control/inputBlock/(1 valid)]</param>
        <param name="(2 ch_no)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control/inputBlock/(2 ch_no_in)]</param>
        <param name="(3 resetin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control/inputBlock/(3 resetin)]</param>
        <wire name="(1 wr_addr_final)"/>
        <wire name="(2 we)"/>
        <wire name="(3 wba)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 valid)"/>
        <wire name="(2 ch_no_in)"/>
        <wire name="(3 resetin)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 1 0 ^4) (1 13 0 ^4) (1 1 0 ^4) (1 3 0 ^4))</param>
        <param name="(1 Wr_addr_final)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control/Mem_wr_control/(1 wr_addr_final)]</param>
        <param name="(2 We)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control/Mem_wr_control/(2 we)]</param>
        <param name="(3 rd_addr_final)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control/Mem_rd_control/(1 rd_addr_final)]</param>
        <param name="(4 rd_validout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control/Mem_rd_control/(2 validout)]</param>
        <param name="(5 ch_no)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control/Mem_rd_control/(3 ch_no)]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 13 0 ^4) (1 1 0 ^4) (1 3 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/S2B/S2B_control/Mem_rd_control"</param>
      <param name="simulinkPortData">(((1 wba false ^4 1 0 1)) ((3 ch_no false ^4 3 0 1) (1 rd_addr_final false ^4 13 0 1) (2 validout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="AntennaMap">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_AntennaMap]</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 3 0 ^4) (1 1 0 ^4) (1 13 0 ^4))</param>
        <param name="(1 addr)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control/Mem_rd_sub1/(2 rd_addr)]</param>
        <param name="(2 ant_no)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control/Mem_rd_sub1/(3 rd_addr_mem_bank)]</param>
        <param name="(3 rba)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control/Mem_rd_sub1/(4 rba)]</param>
        <wire name="(1 Out1)"/>
      </block>
      <block name="Mem_rd_sub1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 11 0 ^4) (1 3 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 wba)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control/inputBlock/(1 wba)]</param>
        <wire name="(1 validout)"/>
        <wire name="(2 rd_addr)"/>
        <wire name="(3 rd_addr_mem_bank)"/>
        <wire name="(4 rba)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 wba)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 1 0 ^4) (1 3 0 ^4))</param>
        <param name="(1 rd_addr_final)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control/AntennaMap/(1 Out1)]</param>
        <param name="(2 validout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control/Mem_rd_sub1/(1 validout)]</param>
        <param name="(3 ch_no)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control/Mem_rd_sub1/(3 rd_addr_mem_bank)]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_AntennaMap">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 3 0 ^4) (1 1 0 ^4) (1 13 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/S2B/S2B_control/Mem_rd_control/AntennaMap"</param>
      <param name="simulinkPortData">(((1 addr false ^4 11 0 1) (2 ant_no false ^4 3 0 1) (3 rba true false false false 1 0 1)) ((1 Out1 false ^4 13 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="AddrOffset">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_AntennaMap_AddrOffset]</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 2 0 ^4) (1 11 0 ^4))</param>
        <param name="(1 Addr_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_AntennaMap/BitReverse/primWireOut]</param>
        <param name="(2 AntennaNo)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_AntennaMap/"Data Type Conversion1"/primWireOut]</param>
        <wire name="(1 Addr_offset_out)"/>
      </block>
      <block name="BitReverse">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_AntennaMap/"Data Type Conversion"/primWireOut]</param>
        <param name="blockType">reverseBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Data Type Conversion&quot;">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_AntennaMap/inputBlock/(1 addr)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 10 0 ^4) (0 ^6))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Data Type Conversion1&quot;">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_AntennaMap/inputBlock/(2 ant_no)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 2 0)</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4) (1 2 0 ^4) (0 ^6))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Data Type Conversion2&quot;">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_AntennaMap/AddrOffset/(1 Addr_offset_out)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 10 0 ^4) (0 ^6))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 3 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 addr)"/>
        <wire name="(2 ant_no)"/>
        <wire name="(3 rba)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4))</param>
        <param name="(1 Out1)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_AntennaMap/rd_addr_final/primWireOut]</param>
      </block>
      <block name="rd">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_AntennaMap/"Data Type Conversion2"/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_AntennaMap/"Data Type Conversion1"/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 2 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="rd_addr_final">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_AntennaMap/rd/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_AntennaMap/inputBlock/(3 rba)]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_AntennaMap_AddrOffset">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 2 0 ^4) (1 11 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/S2B/S2B_control/Mem_rd_control/AntennaMap/AddrOffset"</param>
      <param name="simulinkPortData">(((1 Addr_in false ^4 10 0 1) (2 AntennaNo false ^4 2 0 1)) ((1 Addr_offset_out false ^4 11 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Add">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_AntennaMap_AddrOffset/inputBlock/(1 Addr_in)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_AntennaMap_AddrOffset/Mux/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 10 0 ^4) (1 11 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 10 0)</param>
        <param name="constValue">13</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 10 0)</param>
        <param name="constValue">13</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 10 0)</param>
        <param name="constValue">13</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 10 0)</param>
        <param name="constValue">13</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_AntennaMap_AddrOffset/Const/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_AntennaMap_AddrOffset/Const1/primWireOut]</param>
        <param name="2">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_AntennaMap_AddrOffset/Const2/primWireOut]</param>
        <param name="3">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_AntennaMap_AddrOffset/Const3/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_AntennaMap_AddrOffset/inputBlock/(2 AntennaNo)]</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 10 0 ^4) ^5)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 2 0 ^4))</param>
        <wire name="(1 Addr_in)"/>
        <wire name="(2 AntennaNo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4))</param>
        <param name="(1 Addr_offset_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_AntennaMap_AddrOffset/Add/primWireOut]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 11 0 ^4) (1 3 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/S2B/S2B_control/Mem_rd_control/Mem_rd_sub1"</param>
      <param name="simulinkPortData">(((1 wba false ^4 1 0 1)) ((4 rba true false false false 1 0 1) (2 rd_addr false ^4 11 0 1) (3 rd_addr_mem_bank false ^4 3 0 1) (1 validout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/cnt2_databank/loopWireLastIter]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/CmpEQ/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/SampleDelay5/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/Xor_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And2">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/cnt2_databank/loopWireLastIter]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/Not2/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/cnt1_membank/loopWireValue]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/Const4/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4) (1 3 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 11 0)</param>
        <param name="constValue">1024</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 3 0)</param>
        <param name="constValue">4</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 3 0)</param>
        <param name="constValue">3</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Data Type Conversion1&quot;">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/"Finite State Machine12"/(2 S2B_Go)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (0 ^6))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Data Type Conversion3&quot;">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/"Finite State Machine12"/(1 S2B_ToggleRba)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (0 ^6))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Finite State Machine12&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/FiniteStateMachine]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^6)</param>
        <param name="(1 go)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/Const3/primWireOut]</param>
        <param name="(2 WbaNERba)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/WbaNERba/primWireOut]</param>
        <param name="(3 LastRd)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/LastRd/primWireOut]</param>
        <param name="(4 ena)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/Const3/primWireOut]</param>
        <wire name="(1 S2B_ToggleRba)"/>
        <wire name="(2 S2B_Go)"/>
      </block>
      <block name="LastRd">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/SampleDelay4/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (0 ^6))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/SampleDelay3_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/Not/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/"Data Type Conversion1"/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/SampleDelay3_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/cnt2_databank/loopWireValid]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not2">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/CmpEQ/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/"Data Type Conversion3"/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/Sig_dealy/(1 Out1)]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/cnt1_membank/loopWireValid]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayEquivGroup">"0.000000"</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay3">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay3_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/SampleDelay3/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay4">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/And/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay5">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/Not1/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">10</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sig_dealy">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1_Sig_dealy]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 In1)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/And2/primWireOut]</param>
        <wire name="(1 Out1)"/>
      </block>
      <block name="WbaNERba">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/And1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (0 ^6))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/inputBlock/(1 wba)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/SampleDelay3_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/Xor/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="cnt1_membank">
        <param name="blockType">loopBlock</param>
        <param name="loopPortEnable">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/Or/primWireOut]</param>
        <param name="loopPortGo">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/"Data Type Conversion3"/primWireOut]</param>
        <param name="loopPortLimit">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/Const2/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 3 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 3 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="loopWireFirstIter"/>
        <wire name="loopWireLastIter"/>
        <wire name="loopWireValid"/>
        <wire name="loopWireValue"/>
      </block>
      <block name="cnt2_databank">
        <param name="blockType">loopBlock</param>
        <param name="loopPortEnable">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/Const/primWireOut]</param>
        <param name="loopPortGo">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/SampleDelay2/primWireOut]</param>
        <param name="loopPortLimit">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/latch_0L/(1 q)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="loopWireFirstIter"/>
        <wire name="loopWireLastIter"/>
        <wire name="loopWireValid"/>
        <wire name="loopWireValue"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 wba)"/>
      </block>
      <block name="latch_0L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1_latch_0L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4) (1 11 0 ^4))</param>
        <param name="(1 e)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/"Data Type Conversion3"/primWireOut]</param>
        <param name="(2 d)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/Const1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4) (1 3 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 validout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/cnt2_databank/loopWireValid]</param>
        <param name="(2 rd_addr)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/cnt2_databank/loopWireValue]</param>
        <param name="(3 rd_addr_mem_bank)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/cnt1_membank/loopWireValue]</param>
        <param name="(4 rba)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/SampleDelay3_PostCast_primWireOut/primWireOut]</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(SampleDelay4 loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/SampleDelay4/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(SampleDelay5 loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1/SampleDelay5/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1_Sig_dealy">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/S2B/S2B_control/Mem_rd_control/Mem_rd_sub1/Sig_dealy"</param>
      <param name="simulinkPortData">(((1 In1 true false false false 1 0 1)) ((1 Out1 true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And3">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1_Sig_dealy/cnt2_databank1/loopWireValid]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1_Sig_dealy/cnt2_databank1/loopWireLastIter]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const6">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 16 0)</param>
        <param name="constValue">60</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1_Sig_dealy/And3/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">10</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="cnt2_databank1">
        <param name="blockType">loopBlock</param>
        <param name="loopPortEnable">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1_Sig_dealy/Const5/primWireOut]</param>
        <param name="loopPortGo">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1_Sig_dealy/inputBlock/(1 In1)]</param>
        <param name="loopPortLimit">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1_Sig_dealy/Const6/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="loopWireFirstIter"/>
        <wire name="loopWireLastIter"/>
        <wire name="loopWireValid"/>
        <wire name="loopWireValue"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 In1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 Out1)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1_Sig_dealy/SampleDelay2/primWireOut]</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1_Sig_dealy/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1_latch_0L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4) (1 11 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/S2B/S2B_control/Mem_rd_control/Mem_rd_sub1/latch_0L"</param>
      <param name="simulinkPortData">(((2 d false ^4 11 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 11 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1_latch_0L/SampleDelay/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1_latch_0L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1_latch_0L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4) (1 11 0 ^4) (1 11 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1_latch_0L/inputBlock/(2 d)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 11 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 11 0) (typeUFixed 11 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 11 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4))</param>
        <param name="(1 q)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1_latch_0L/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_rd_control_Mem_rd_sub1_latch_0L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 11 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 13 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/S2B/S2B_control/Mem_wr_control"</param>
      <param name="simulinkPortData">(((2 ch_no false ^4 8 0 1) (3 resetin true false false false 1 0 1) (1 valid true false false false 1 0 1)) ((3 wba false ^4 1 0 1) (2 we true false false false 1 0 1) (1 wr_addr_final false ^4 13 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Antenna_Map">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Antenna_Map]</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 8 0 ^4) (1 13 0 ^4))</param>
        <param name="(1 In2)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control/Wr_addr_gen/(2 wr_addr)]</param>
        <param name="(2 ch_no)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control/inputBlock/(2 ch_no)]</param>
        <wire name="(1 wr_addr_final)"/>
      </block>
      <block name="Wr_addr_gen">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Wr_addr_gen]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 13 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 valid)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control/inputBlock/(1 valid)]</param>
        <param name="(2 resetin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control/inputBlock/(3 resetin)]</param>
        <wire name="(1 wba)"/>
        <wire name="(2 wr_addr)"/>
        <wire name="(3 we)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 valid)"/>
        <wire name="(2 ch_no)"/>
        <wire name="(3 resetin)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 wr_addr_final)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control/Antenna_Map/(1 wr_addr_final)]</param>
        <param name="(2 we)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control/Wr_addr_gen/(3 we)]</param>
        <param name="(3 wba)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control/Wr_addr_gen/(1 wba)]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Antenna_Map">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 8 0 ^4) (1 13 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/S2B/S2B_control/Mem_wr_control/Antenna_Map"</param>
      <param name="simulinkPortData">(((1 In2 false ^4 13 0 1) (2 ch_no false ^4 8 0 1)) ((1 wr_addr_final false ^4 13 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="BitCombine">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Antenna_Map/Convert/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Antenna_Map/wba/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Antenna_Map/inputBlock/(2 ch_no)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 2 0)</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Wr_addr_final">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Antenna_Map/addr/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Antenna_Map/BitCombine/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 3 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="addr">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Antenna_Map/inputBlock/(1 In2)]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(2 3 4 5 6 7 8 9 10 11)</param>
        <param name="chooseBitsOutputType">(typeUFixed 10 0)</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 In2)"/>
        <wire name="(2 ch_no)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4))</param>
        <param name="(1 wr_addr_final)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Antenna_Map/Wr_addr_final/primWireOut]</param>
      </block>
      <block name="wba">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Antenna_Map/inputBlock/(1 In2)]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(12)</param>
        <param name="chooseBitsOutputType">(typeUFixed 1 0)</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Wr_addr_gen">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 13 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/S2B/S2B_control/Mem_wr_control/Wr_addr_gen"</param>
      <param name="simulinkPortData">(((2 resetin true false false false 1 0 1) (1 valid true false false false 1 0 1)) ((1 wba false ^4 1 0 1) (3 we true false false false 1 0 1) (2 wr_addr false ^4 13 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Add">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Wr_addr_gen/SampleDelay_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Wr_addr_gen/inputBlock/(1 valid)]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 1 0 ^4) (1 14 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Add1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Wr_addr_gen/SampleDelay_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Wr_addr_gen/Const1/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 2 0 ^4) (1 13 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Add1_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Wr_addr_gen/Add1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 13 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Wr_addr_gen/Const/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Wr_addr_gen/datablkwrite2/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 12 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Wr_addr_gen/Add/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Wr_addr_gen/BitCombine/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Wr_addr_gen/inputBlock/(2 resetin)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 14 0 ^4) (1 13 0 ^4) (1 14 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Wr_addr_gen/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 14 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Wr_addr_gen/SampleDelay/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 13 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="datablkwrite1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Wr_addr_gen/Add1_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">12</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="datablkwrite2">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Wr_addr_gen/Add/primWireOut]</param>
        <param name="bitSelectBitOffset">12</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 14 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 valid)"/>
        <wire name="(2 resetin)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 13 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 wba)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Wr_addr_gen/datablkwrite1/primWireOut]</param>
        <param name="(2 wr_addr)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Wr_addr_gen/SampleDelay_PostCast_primWireOut/primWireOut]</param>
        <param name="(3 we)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_S2B_S2B_control_Mem_wr_control_Wr_addr_gen/inputBlock/(1 valid)]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_gain">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 0 1) (1 16 13 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/gain"</param>
      <param name="simulinkPortData">(((3 chin false ^4 8 0 1) (1 data_in false true false true 16 15 1) (2 data_valid true false false false 1 0 1) (4 gain false false false true 16 14 1)) ((3 ch_no false ^4 8 0 1) (1 data_out false true false true 16 13 1) (2 valid_out true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="ChannelIn">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_gain/inputBlock/(1 data_in)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_gain/inputBlock/(4 gain)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_gain/inputBlock/(3 chin)]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_gain/inputBlock/(2 data_valid)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 16 14 0 0 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 16 14 0 0 1))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/gain/ChannelIn"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_gain/Convert/primWireOut]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_gain/ChannelIn/wireChannel]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_gain/ChannelIn/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 13 0 1 1))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/gain/ChannelOut"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Convert">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_gain/Mult/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 3 13))</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 32 29 0 1 1) (1 16 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_gain/ChannelIn/0]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_gain/ChannelIn/1]</param>
        <param name="addNoGrowth">true</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 14 0 0 1) (1 32 29 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 0 1))</param>
        <wire name="(1 data_in)"/>
        <wire name="(2 data_valid)"/>
        <wire name="(3 chin)"/>
        <wire name="(4 gain)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 13 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 data_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_gain/ChannelOut/0]</param>
        <param name="(2 valid_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_gain/ChannelOut/wireValid]</param>
        <param name="(3 ch_no)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_gain/ChannelOut/wireChannel]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 7 0 ^4) (1 10 0 ^4) (1 16 0 ^4) ^4 (1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/SYM_SELECT"</param>
      <param name="simulinkPortData">(((4 TimeRef false ^4 1 0 1) (7 ch0_info false ^4 16 0 1) (8 ch1_info false ^4 16 0 1) (9 ch2_info false ^4 16 0 1) (10 ch3_info false ^4 16 0 1) (3 chin false ^4 8 0 1) (1 din false true false true 16 8 1) (6 prach_outend false ^4 10 0 1) (5 prach_outstart false ^4 7 0 1) (2 vin true false false false 1 0 1)) ((4 TimeReference false ^4 1 0 1) (5 ch_info false ^4 16 0 1) (3 cout false ^4 8 0 1) (1 dout false true false true 16 8 1) (2 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/ChannelIn/wireValid]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/And2/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/And/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/CmpEQ/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And2">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/CmpGE_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/CmpLT_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ChannelIn">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/inputBlock/(1 din)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/inputBlock/(4 TimeRef)]</param>
        <param name="2">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/inputBlock/(5 prach_outstart)]</param>
        <param name="3">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/inputBlock/(6 prach_outend)]</param>
        <param name="4">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/inputBlock/(7 ch0_info)]</param>
        <param name="5">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/inputBlock/(8 ch1_info)]</param>
        <param name="6">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/inputBlock/(9 ch2_info)]</param>
        <param name="7">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/inputBlock/(10 ch3_info)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/inputBlock/(3 chin)]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/inputBlock/(2 vin)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 8 0 1 1) (1 1 0 ^4) (1 7 0 ^4) (1 10 0 ^4) (1 16 0 ^4) ^4 (1 1 0 ^4) (1 8 0 ^4) (1 16 8 0 1 1) (1 1 0 ^4) (1 7 0 ^4) (1 10 0 ^4) (1 16 0 ^4) ^4)</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/SYM_SELECT/ChannelIn"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="6"/>
        <wire name="7"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/Zero_insertion/(3 dataout)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/latch_0L/(1 q)]</param>
        <param name="2">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/Mux/primWireOut]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/Zero_insertion/(2 "chout ")]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/Zero_insertion/(1 valid_out)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 8 0 1 1) (1 1 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 8 0 1 1) (1 1 0 ^4) (1 16 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/SYM_SELECT/ChannelOut"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="CmpEQ">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/ChannelIn/wireChannel]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/Const2/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/Counter/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/ChannelIn/2]</param>
        <param name="blockType">cmpGEBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 7 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/CmpGE/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/Counter/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/ChannelIn/3]</param>
        <param name="blockType">cmpLTBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/CmpLT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">1023</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/ChannelIn/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/ChannelIn/4]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/ChannelIn/5]</param>
        <param name="2">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/ChannelIn/6]</param>
        <param name="3">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/ChannelIn/7]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/Zero_insertion/(2 "chout ")]</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 16 0 ^4) ^5)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Zero_insertion">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 8 0 1 1))</param>
        <param name="(1 valid_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/And/primWireOut]</param>
        <param name="(2 chin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/ChannelIn/wireChannel]</param>
        <param name="(3 datain)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/ChannelIn/0]</param>
        <wire name="(1 valid_out)"/>
        <wire name="(2 &quot;chout &quot;)"/>
        <wire name="(3 dataout)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 7 0 ^4) (1 10 0 ^4) (1 16 0 ^4) ^4)</param>
        <wire name="(1 din)"/>
        <wire name="(2 vin)"/>
        <wire name="(3 chin)"/>
        <wire name="(4 TimeRef)"/>
        <wire name="(5 prach_outstart)"/>
        <wire name="(6 prach_outend)"/>
        <wire name="(7 ch0_info)"/>
        <wire name="(8 ch1_info)"/>
        <wire name="(9 ch2_info)"/>
        <wire name="(10 ch3_info)"/>
      </block>
      <block name="latch_0L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_latch_0L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 e)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/And1/primWireOut]</param>
        <param name="(2 d)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/ChannelIn/1]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 0 ^4))</param>
        <param name="(1 dout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/ChannelOut/0]</param>
        <param name="(2 vout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/ChannelOut/wireValid]</param>
        <param name="(3 cout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/ChannelOut/wireChannel]</param>
        <param name="(4 TimeReference)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/ChannelOut/1]</param>
        <param name="(5 ch_info)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT/ChannelOut/2]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 8 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/SYM_SELECT/Zero_insertion"</param>
      <param name="simulinkPortData">(((2 chin false ^4 8 0 1) (3 datain false true false true 16 8 1) (1 valid_in true false false false 1 0 1)) ((2 "chout " false ^4 8 0 1) (3 dataout false true false true 16 8 1) (1 valid_out true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Zeropad_front">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_front]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 8 0 1 1))</param>
        <param name="(1 valid_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion/inputBlock/(1 valid_in)]</param>
        <param name="(2 chin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion/inputBlock/(2 chin)]</param>
        <param name="(3 datain)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion/inputBlock/(3 datain)]</param>
        <wire name="(1 valid_out)"/>
        <wire name="(2 &quot;chout &quot;)"/>
        <wire name="(3 dataout)"/>
      </block>
      <block name="Zeropad_rear">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_rear]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 8 0 1 1))</param>
        <param name="(1 valid_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion/Zeropad_front/(1 valid_out)]</param>
        <param name="(2 chin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion/Zeropad_front/(2 "chout ")]</param>
        <param name="(3 datain)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion/Zeropad_front/(3 dataout)]</param>
        <wire name="(1 valid_out)"/>
        <wire name="(2 &quot;chout &quot;)"/>
        <wire name="(3 dataout)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 8 0 1 1))</param>
        <wire name="(1 valid_in)"/>
        <wire name="(2 chin)"/>
        <wire name="(3 datain)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 8 0 1 1))</param>
        <param name="(1 valid_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion/Zeropad_rear/(1 valid_out)]</param>
        <param name="(2 &quot;chout &quot;)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion/Zeropad_rear/(2 "chout ")]</param>
        <param name="(3 dataout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion/Zeropad_rear/(3 dataout)]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_front">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 8 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/SYM_SELECT/Zero_insertion/Zeropad_front"</param>
      <param name="simulinkPortData">(((2 chin false ^4 8 0 1) (3 datain false true false true 16 8 1) (1 valid_in true false false false 1 0 1)) ((2 "chout " false ^4 8 0 1) (3 dataout false true false true 16 8 1) (1 valid_out true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_front/inputBlock/(1 valid_in)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_front/Not/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_front/SampleDelay1/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_front/Const3/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_front/And/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 8 0 1 1) (1 1 0 ^4) (1 16 8 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_front/SampleDelay2/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_front/inputBlock/(1 valid_in)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_front/SampleDelay2/primWireOut]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_front/inputBlock/(3 datain)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 8 0 1 1) (1 16 8 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_front/inputBlock/(1 valid_in)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 8 0 1 1))</param>
        <wire name="(1 valid_in)"/>
        <wire name="(2 chin)"/>
        <wire name="(3 datain)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 8 0 1 1))</param>
        <param name="(1 valid_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_front/Or/primWireOut]</param>
        <param name="(2 &quot;chout &quot;)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_front/inputBlock/(2 chin)]</param>
        <param name="(3 dataout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_front/Mux1/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_front/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 8 8))</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_front/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_rear">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 8 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 8 0 1 1))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/SYM_SELECT/Zero_insertion/Zeropad_rear"</param>
      <param name="simulinkPortData">(((2 chin false ^4 8 0 1) (3 datain false true false true 16 8 1) (1 valid_in true false false false 1 0 1)) ((2 "chout " false ^4 8 0 1) (3 dataout false true false true 16 8 1) (1 valid_out true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_rear/SampleDelay2/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_rear/Not/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_rear/inputBlock/(3 datain)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_rear/Const3/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_rear/And/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 8 0 1 1) (1 1 0 ^4) (1 16 8 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_rear/inputBlock/(1 valid_in)]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_rear/inputBlock/(1 valid_in)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_rear/SampleDelay2/primWireOut]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_rear/inputBlock/(1 valid_in)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">24</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 8 0 1 1))</param>
        <wire name="(1 valid_in)"/>
        <wire name="(2 chin)"/>
        <wire name="(3 datain)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 8 0 1 1))</param>
        <param name="(1 valid_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_rear/Or/primWireOut]</param>
        <param name="(2 &quot;chout &quot;)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_rear/inputBlock/(2 chin)]</param>
        <param name="(3 dataout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_rear/Mux1/primWireOut]</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_Zero_insertion_Zeropad_rear/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_latch_0L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/SYM_SELECT/latch_0L"</param>
      <param name="simulinkPortData">(((2 d false ^4 1 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_latch_0L/SampleDelay/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_latch_0L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_latch_0L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_latch_0L/inputBlock/(2 d)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 1 0) (typeUFixed 1 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_latch_0L/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_latch_0L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 32 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 32 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/Timeref_capture_fifo"</param>
      <param name="simulinkPortData">(((5 ch_rd_in false ^4 8 0 1) (4 channel_wr_in false ^4 8 0 1) (3 time_ref_in false ^4 32 0 1) (1 valid_rd_in true false false false 1 0 1) (2 valid_wr_in true false false false 1 0 1)) ((1 time_ref_out false ^4 32 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo/CmpEQ1/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo/rising_edge1/(1 Out1)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo/GPIn/4]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo/Const1/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FIFO">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">32</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">4</param>
        <param name="fifoPortData">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo/GPIn/2]</param>
        <param name="fifoPortReadAck">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo/And1/primWireOut]</param>
        <param name="fifoPortWriteEn">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo/rising_edge/(1 Out1)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 32 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 32 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="GPIn">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo/inputBlock/(1 valid_rd_in)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo/inputBlock/(2 valid_wr_in)]</param>
        <param name="2">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo/inputBlock/(3 time_ref_in)]</param>
        <param name="3">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo/inputBlock/(4 channel_wr_in)]</param>
        <param name="4">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo/inputBlock/(5 ch_rd_in)]</param>
        <param name="blockType">signalInBlock</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 32 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 32 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/Timeref_capture_fifo/GPIn"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
      </block>
      <block name="GPOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo/latch_0L/(1 q)]</param>
        <param name="blockType">signalOutBlock</param>
        <param name="simulinkExtraCacheKeys">((1 32 0 ^4) (1 32 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/Timeref_capture_fifo/GPOut"</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 32 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 valid_rd_in)"/>
        <wire name="(2 valid_wr_in)"/>
        <wire name="(3 time_ref_in)"/>
        <wire name="(4 channel_wr_in)"/>
        <wire name="(5 ch_rd_in)"/>
      </block>
      <block name="latch_0L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_latch_0L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 32 0 ^4) (1 32 0 ^4))</param>
        <param name="(1 e)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo/And1/primWireOut]</param>
        <param name="(2 d)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo/FIFO/fifoWireData]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 32 0 ^4))</param>
        <param name="(1 time_ref_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo/GPOut/0]</param>
      </block>
      <block name="rising_edge">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_rising_edge]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 In1)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo/GPIn/1]</param>
        <wire name="(1 Out1)"/>
      </block>
      <block name="rising_edge1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_rising_edge1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 In1)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo/GPIn/0]</param>
        <wire name="(1 Out1)"/>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_latch_0L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 32 0 ^4) (1 32 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/Timeref_capture_fifo/latch_0L"</param>
      <param name="simulinkPortData">(((2 d false ^4 32 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 32 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_latch_0L/SampleDelay/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_latch_0L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_latch_0L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 32 0 ^4) (1 32 0 ^4) (1 32 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_latch_0L/inputBlock/(2 d)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 32 0 ^4) (1 32 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 32 0) (typeUFixed 32 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 32 0 ^4) (1 32 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 32 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 32 0 ^4))</param>
        <param name="(1 q)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_latch_0L/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_latch_0L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 32 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_rising_edge">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/Timeref_capture_fifo/rising_edge"</param>
      <param name="simulinkPortData">(((1 In1 true false false false 1 0 1)) ((1 Out1 true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_rising_edge/inputBlock/(1 In1)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_rising_edge/Not/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_rising_edge/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_rising_edge/inputBlock/(1 In1)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 In1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 Out1)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_rising_edge/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_rising_edge/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_rising_edge1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/Timeref_capture_fifo/rising_edge1"</param>
      <param name="simulinkPortData">(((1 In1 true false false false 1 0 1)) ((1 Out1 true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_rising_edge1/inputBlock/(1 In1)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_rising_edge1/Not/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_rising_edge1/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_rising_edge1/inputBlock/(1 In1)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 In1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 Out1)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_rising_edge1/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_rising_edge1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 12 0 ^4) (1 8 0 ^4) (1 16 0 ^4) (1 21 0 ^4) (1 21 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 16 0 ^4) (1 19 0 ^4) (1 7 0 ^4) (1 10 0 ^4) (1 4 0 ^4) (1 8 0 ^4) (1 12 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 32 0 ^4) (1 22 0 ^4) (1 23 0 ^4) (1 7 0 ^4) (1 10 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/MUX_ConfigId"</param>
      <param name="simulinkPortData">(((4 SFN false ^4 12 0 1) (17 SFN_cplane false ^4 12 0 1) (5 SubFrame false ^4 8 0 1) (16 Subframe_cplane false ^4 8 0 1) (9 c_m_plane_sel true false false false 1 0 1) (3 chin0 false ^4 8 0 1) (7 cp_len false ^4 21 0 1) (1 din0 false true false true 16 14 1) (8 offset false ^4 21 0 1) (6 prach_config_index false ^4 16 0 1) (14 prach_out_end false ^4 10 0 1) (13 prach_out_start false ^4 7 0 1) (10 prach_tech true false false false 1 0 1) (12 prcah_sym_end false ^4 19 0 1) (11 prcah_sym_start false ^4 16 0 1) (15 start_sym false ^4 4 0 1) (2 vin0 true false false false 1 0 1)) ((4 TimeReference false ^4 32 0 1) (3 cout false ^4 8 0 1) (5 cp_start false ^4 22 0 1) (1 dout false true false true 16 14 1) (6 gt_end false ^4 23 0 1) (8 prach_outend false ^4 10 0 1) (7 prach_outstart false ^4 7 0 1) (2 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;4G Config Index&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 12 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 ConfigIdx)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/Convert/primWireOut]</param>
        <param name="(2 SFN)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/11]</param>
        <param name="(3 SubFrame)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/Convert2/primWireOut]</param>
        <wire name="(1 Out2)"/>
      </block>
      <block name="&quot;5G_Config_Index_unpaired&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired]</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 16 0 ^4) (1 12 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 SubFrame)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/Convert2/primWireOut]</param>
        <param name="(2 ConfigIdx)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/Convert/primWireOut]</param>
        <param name="(3 SFN)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/11]</param>
        <wire name="(1 Out2)"/>
      </block>
      <block name="Add">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/Convert1/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/Convert3/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 21 0 ^4) (1 21 0 ^4) (1 22 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Add1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/Timeoffset_scaling_adjustment/(1 Timeoffset_out)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/Const1/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 22 0 ^4) (1 15 0 ^4) (1 23 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/Mux1/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/wireValid]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/wireValid]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/SFN_SubFN_valid_gen/(1 valid_go_c_plane)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/startofsym/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/maxsym/primWireOut]</param>
        <param name="2">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/active_slot/primWireOut]</param>
        <param name="3">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/Convert2/primWireOut]</param>
        <param name="4">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/11]</param>
        <param name="5">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/rsvd/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 12 0 ^4) (1 3 0 ^4) (1 32 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ChannelIn">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/inputBlock/(1 din0)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/inputBlock/(7 cp_len)]</param>
        <param name="2">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/inputBlock/(8 offset)]</param>
        <param name="3">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/inputBlock/(9 c_m_plane_sel)]</param>
        <param name="4">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/inputBlock/(10 prach_tech)]</param>
        <param name="5">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/inputBlock/(11 prcah_sym_start)]</param>
        <param name="6">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/inputBlock/(12 prcah_sym_end)]</param>
        <param name="7">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/inputBlock/(13 prach_out_start)]</param>
        <param name="8">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/inputBlock/(14 prach_out_end)]</param>
        <param name="9">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/inputBlock/(5 SubFrame)]</param>
        <param name="10">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/inputBlock/(6 prach_config_index)]</param>
        <param name="11">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/inputBlock/(4 SFN)]</param>
        <param name="12">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/inputBlock/(15 start_sym)]</param>
        <param name="13">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/inputBlock/(16 Subframe_cplane)]</param>
        <param name="14">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/inputBlock/(17 SFN_cplane)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/inputBlock/(3 chin0)]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/inputBlock/(2 vin0)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 21 0 ^4) (1 21 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 16 0 ^4) (1 19 0 ^4) (1 7 0 ^4) (1 10 0 ^4) (1 8 0 ^4) (1 16 0 ^4) (1 12 0 ^4) (1 4 0 ^4) (1 8 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 21 0 ^4) (1 21 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 16 0 ^4) (1 19 0 ^4) (1 7 0 ^4) (1 10 0 ^4) (1 8 0 ^4) (1 16 0 ^4) (1 12 0 ^4) (1 4 0 ^4) (1 8 0 ^4) (1 12 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/MUX_ConfigId/ChannelIn"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="6"/>
        <wire name="7"/>
        <wire name="8"/>
        <wire name="9"/>
        <wire name="10"/>
        <wire name="11"/>
        <wire name="12"/>
        <wire name="13"/>
        <wire name="14"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/0]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/BitCombine/primWireOut]</param>
        <param name="2">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/Mux/primWireOut]</param>
        <param name="3">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/Mux2/primWireOut]</param>
        <param name="4">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/7]</param>
        <param name="5">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/8]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/wireChannel]</param>
        <param name="portValid">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/DelayValid/(1 valid_out)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 32 0 ^4) (1 22 0 ^4) (1 23 0 ^4) (1 7 0 ^4) (1 10 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 32 0 ^4) (1 22 0 ^4) (1 23 0 ^4) (1 7 0 ^4) (1 10 0 ^4))</param>
        <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/MUX_ConfigId/ChannelOut"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="CmpNE">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/9]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/SampleDelay/primWireOut]</param>
        <param name="blockType">cmpNEBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 3 0)</param>
        <param name="constValue">4</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 15 0)</param>
        <param name="constValue">24576</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 15 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 16 0)</param>
        <param name="constValue">27</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 21 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 21 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 21 0)</param>
        <param name="constValue">3168</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 21 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/DefaultLatch/(1 latchout)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 16 0)</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/DefaultLatch1/(1 latchout)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 21 0)</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 21 0 ^4) (1 21 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert2">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/9]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 8 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert3">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/DefaultLatch2/(1 latchout)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 21 0)</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 21 0 ^4) (1 21 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DefaultLatch">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
        <param name="(1 e)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/CmpNE/primWireOut]</param>
        <param name="(2 d)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/10]</param>
        <param name="(3 init)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/Const2/primWireOut]</param>
        <wire name="(1 latchout)"/>
      </block>
      <block name="DefaultLatch1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 0 ^4) (1 21 0 ^4) (1 21 0 ^4))</param>
        <param name="(1 e)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/CmpNE/primWireOut]</param>
        <param name="(2 d)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/1]</param>
        <param name="(3 init)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/Const3/primWireOut]</param>
        <wire name="(1 latchout)"/>
      </block>
      <block name="DefaultLatch2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 0 ^4) (1 21 0 ^4) (1 21 0 ^4))</param>
        <param name="(1 e)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/CmpNE/primWireOut]</param>
        <param name="(2 d)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/2]</param>
        <param name="(3 init)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/Const4/primWireOut]</param>
        <wire name="(1 latchout)"/>
      </block>
      <block name="DelayValid">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 valid_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/Mux3/primWireOut]</param>
        <param name="(2 SubFN)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/9]</param>
        <param name="(3 start_sym)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/Mux4/primWireOut]</param>
        <wire name="(1 valid_out)"/>
      </block>
      <block name="LShift">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/Timeoffset_scaling_adjustment/(1 Timeoffset_out)]</param>
        <param name="barrelPortShift">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/Const/primWireOut]</param>
        <param name="blockType">barrelLeftBlock</param>
        <param name="simulinkExtraCacheKeys">((1 22 0 ^4) (1 3 0 ^4) (1 22 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="LShift1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/Add1/primWireOut]</param>
        <param name="barrelPortShift">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/Const/primWireOut]</param>
        <param name="blockType">barrelLeftBlock</param>
        <param name="simulinkExtraCacheKeys">((1 23 0 ^4) (1 3 0 ^4) (1 23 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/LShift/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/5]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 0 ^4) (1 16 0 ^4) (1 22 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/"4G Config Index"/(1 Out2)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/"5G_Config_Index_unpaired"/(1 Out2)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/4]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/LShift1/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/6]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 0 ^4) (1 19 0 ^4) (1 23 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/And1/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/And/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux4">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/StartSymLatch_at_oth_SubFN/(1 latchout)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/startsym_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SFN_SubFN_valid_gen">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_SFN_SubFN_valid_gen]</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 12 0 ^4) (1 12 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 SubFN_UL)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/9]</param>
        <param name="(2 SubFN_UL_change)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/CmpNE/primWireOut]</param>
        <param name="(3 &quot;SubFN_Cplane &quot;)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/13]</param>
        <param name="(4 SFN_UL)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/11]</param>
        <param name="(5 SFN_Cplane)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/14]</param>
        <wire name="(1 valid_go_c_plane)"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/9]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StartSymLatch_at_oth_SubFN">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 8 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 start_sym)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/12]</param>
        <param name="(2 SubFN)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelIn/9]</param>
        <wire name="(1 latchout)"/>
      </block>
      <block name="Timeoffset_scaling_adjustment">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_Timeoffset_scaling_adjustment]</param>
        <param name="simulinkExtraCacheKeys">((1 22 0 ^4) (1 4 0 ^4) (1 22 0 ^4))</param>
        <param name="(1 Timeoffset_in)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/Add/primWireOut]</param>
        <param name="(2 Symstart)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/StartSymLatch_at_oth_SubFN/(1 latchout)]</param>
        <wire name="(1 Timeoffset_out)"/>
      </block>
      <block name="active_slot">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 12 0 ^4) (1 8 0 ^4) (1 16 0 ^4) (1 21 0 ^4) (1 21 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 16 0 ^4) (1 19 0 ^4) (1 7 0 ^4) (1 10 0 ^4) (1 4 0 ^4) (1 8 0 ^4) (1 12 0 ^4))</param>
        <wire name="(1 din0)"/>
        <wire name="(2 vin0)"/>
        <wire name="(3 chin0)"/>
        <wire name="(4 SFN)"/>
        <wire name="(5 SubFrame)"/>
        <wire name="(6 prach_config_index)"/>
        <wire name="(7 cp_len)"/>
        <wire name="(8 offset)"/>
        <wire name="(9 c_m_plane_sel)"/>
        <wire name="(10 prach_tech)"/>
        <wire name="(11 prcah_sym_start)"/>
        <wire name="(12 prcah_sym_end)"/>
        <wire name="(13 prach_out_start)"/>
        <wire name="(14 prach_out_end)"/>
        <wire name="(15 start_sym)"/>
        <wire name="(16 Subframe_cplane)"/>
        <wire name="(17 SFN_cplane)"/>
      </block>
      <block name="maxsym">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 4 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 32 0 ^4) (1 22 0 ^4) (1 23 0 ^4) (1 7 0 ^4) (1 10 0 ^4))</param>
        <param name="(1 dout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelOut/0]</param>
        <param name="(2 vout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelOut/wireValid]</param>
        <param name="(3 cout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelOut/wireChannel]</param>
        <param name="(4 TimeReference)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelOut/1]</param>
        <param name="(5 cp_start)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelOut/2]</param>
        <param name="(6 gt_end)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelOut/3]</param>
        <param name="(7 prach_outstart)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelOut/4]</param>
        <param name="(8 prach_outend)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/ChannelOut/5]</param>
      </block>
      <block name="rsvd">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 3 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="startofsym">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 4 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="startsym">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 ^16 8 1 ^495)</param>
        <param name="lutPortAddr">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/DefaultLatch/(1 latchout)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="startsym_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/startsym/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(pin (2 vin0))">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/inputBlock/(2 vin0)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (3 chin0))">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId/inputBlock/(3 chin0)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
    </model>
    <model name="&quot;LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 12 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/MUX_ConfigId/4G Config Index"</param>
      <param name="simulinkPortData">(((1 ConfigIdx false ^4 16 0 1) (2 SFN false ^4 12 0 1) (3 SubFrame false ^4 8 0 1)) ((1 Out2 true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/CmpEQ/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/CmpEQ1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And2">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/Or1/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/Or/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/inputBlock/(2 SFN)]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/X_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/Const2/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/Const3/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/BitExtract/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ10">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/inputBlock/(3 SubFrame)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/SufF0_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ11">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/inputBlock/(3 SubFrame)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/SufF2_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ12">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/inputBlock/(3 SubFrame)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/SufF1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ3">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/inputBlock/(3 SubFrame)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/SufF8_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ4">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/inputBlock/(3 SubFrame)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/SufF9_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ5">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/inputBlock/(3 SubFrame)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/SufF6_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ6">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/inputBlock/(3 SubFrame)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/SufF7_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ7">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/inputBlock/(3 SubFrame)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/SufF5_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ8">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/inputBlock/(3 SubFrame)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/SufF4_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ9">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/inputBlock/(3 SubFrame)]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/SufF3_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/CmpEQ/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/Not/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/And1/primWireOut]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or1">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/CmpEQ4/primWireOut]</param>
        <param name="1">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/CmpEQ3/primWireOut]</param>
        <param name="2">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/CmpEQ6/primWireOut]</param>
        <param name="3">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/CmpEQ5/primWireOut]</param>
        <param name="4">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/CmpEQ7/primWireOut]</param>
        <param name="5">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/CmpEQ8/primWireOut]</param>
        <param name="6">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/CmpEQ9/primWireOut]</param>
        <param name="7">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/CmpEQ11/primWireOut]</param>
        <param name="8">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/CmpEQ12/primWireOut]</param>
        <param name="9">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/CmpEQ10/primWireOut]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^11)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF0">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 4 7 1 4 7 1 2 3 1 2 3 0 1 0 9 0 ^240)</param>
        <param name="lutPortAddr">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/inputBlock/(1 ConfigIdx)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF0_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/SufF0/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF1">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 4 7 1 4 7 6 7 8 4 5 6 2 3 1 9 0 ^240)</param>
        <param name="lutPortAddr">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/inputBlock/(1 ConfigIdx)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF1_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/SufF1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF2">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 4 7 1 4 7 6 7 8 7 8 9 4 5 2 9 0 ^240)</param>
        <param name="lutPortAddr">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/inputBlock/(1 ConfigIdx)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF2_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/SufF2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF3">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 4 7 1 4 7 6 7 8 7 8 9 6 7 3 9 0 ^240)</param>
        <param name="lutPortAddr">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/inputBlock/(1 ConfigIdx)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF3_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/SufF3/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF4">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 4 7 1 4 7 6 7 8 7 8 9 8 9 4 9 0 ^240)</param>
        <param name="lutPortAddr">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/inputBlock/(1 ConfigIdx)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF4_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/SufF4/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF5">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 4 7 1 4 7 6 7 8 7 8 9 8 9 5 9 0 ^240)</param>
        <param name="lutPortAddr">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/inputBlock/(1 ConfigIdx)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF5_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/SufF5/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF6">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 4 7 1 4 7 6 7 8 7 8 9 8 9 6 9 0 ^240)</param>
        <param name="lutPortAddr">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/inputBlock/(1 ConfigIdx)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF6_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/SufF6/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF7">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 4 7 1 4 7 6 7 8 7 8 9 8 9 7 9 0 ^240)</param>
        <param name="lutPortAddr">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/inputBlock/(1 ConfigIdx)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF7_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/SufF7/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF8">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 4 7 1 4 7 6 7 8 7 8 9 8 9 8 9 0 ^240)</param>
        <param name="lutPortAddr">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/inputBlock/(1 ConfigIdx)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF8_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/SufF8/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF9">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 4 7 1 4 7 6 7 8 7 8 9 8 9 9 9 0 ^240)</param>
        <param name="lutPortAddr">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/inputBlock/(1 ConfigIdx)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF9_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/SufF9/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="X">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 0 0 1 ^12 0 1 ^240)</param>
        <param name="lutPortAddr">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/inputBlock/(1 ConfigIdx)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="X_PostCast_primWireOut">
        <param name="0">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/X/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 12 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 ConfigIdx)"/>
        <wire name="(2 SFN)"/>
        <wire name="(3 SubFrame)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 Out2)">[/"LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G Config Index"/And2/primWireOut]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 16 0 ^4) (1 12 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/MUX_ConfigId/5G_Config_Index_unpaired"</param>
      <param name="simulinkPortData">(((2 ConfigIdx false ^4 16 0 1) (3 SFN false ^4 12 0 1) (1 SubFrame false ^4 8 0 1)) ((1 Out2 true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/Or/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/CmpEQ/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/Y_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/inputBlock/(1 SubFrame)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/SufF6_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ2">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/inputBlock/(1 SubFrame)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/SufF9_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ3">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/inputBlock/(1 SubFrame)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/SufF8_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ4">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/inputBlock/(1 SubFrame)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/SufF7_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ5">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/inputBlock/(1 SubFrame)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/SufF1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/Divide1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 17 5 0 0 0) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Divide1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/inputBlock/(3 SFN)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/X_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">divideBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 5 0 ^4) (1 17 5 0 0 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/X_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/Convert1/primWireOut]</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 12 0 ^4) (1 17 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/CmpEQ2/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/CmpEQ1/primWireOut]</param>
        <param name="2">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/CmpEQ4/primWireOut]</param>
        <param name="3">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/CmpEQ3/primWireOut]</param>
        <param name="4">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/CmpEQ5/primWireOut]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^6)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/inputBlock/(3 SFN)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/Mult/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 17 0 ^4) (1 12 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/Sub/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF1">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(9 ^5 4 4 9 8 7 6 5 4 3 2 6 6 9 8 7 9 ^8 0 ^477 7 ^5 2 2)</param>
        <param name="lutPortAddr">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/inputBlock/(2 ConfigIdx)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF1_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/SufF1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF6">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(9 ^5 4 4 9 8 7 6 5 4 3 2 6 6 9 8 7 9 8 4 8 4 7 4 3 0 ^477 7 ^5 2 2)</param>
        <param name="lutPortAddr">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/inputBlock/(2 ConfigIdx)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF6_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/SufF6/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF7">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(9 ^5 4 4 9 8 7 6 5 4 3 2 6 6 9 8 7 9 ^4 8 8 6 5 0 ^477 7 ^5 2 2)</param>
        <param name="lutPortAddr">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/inputBlock/(2 ConfigIdx)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF7_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/SufF7/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF8">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(9 ^5 4 4 9 8 7 6 5 4 3 2 6 6 9 8 7 9 ^7 7 0 ^477 7 ^5 2 2)</param>
        <param name="lutPortAddr">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/inputBlock/(2 ConfigIdx)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF8_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/SufF8/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF9">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(9 ^5 4 4 9 8 7 6 5 4 3 2 1 1 4 3 2 8 4 3 7 3 6 1 1 0 ^477 7 ^5 2 2)</param>
        <param name="lutPortAddr">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/inputBlock/(2 ConfigIdx)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SufF9_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/SufF9/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="X">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(16 8 4 2 ^4 1 ^498 16 8 4 2 ^4)</param>
        <param name="lutPortAddr">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/inputBlock/(2 ConfigIdx)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="X_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/X/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 5 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Y">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 1 1 0 1 0 1 0 ^498 1 1 1 0 1 0 1)</param>
        <param name="lutPortAddr">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/inputBlock/(2 ConfigIdx)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Y_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/Y/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 16 0 ^4) (1 12 0 ^4))</param>
        <wire name="(1 SubFrame)"/>
        <wire name="(2 ConfigIdx)"/>
        <wire name="(3 SFN)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 Out2)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired/And1/primWireOut]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/MUX_ConfigId/DefaultLatch"</param>
      <param name="simulinkPortData">(((2 d false ^4 16 0 1) (1 e true false false false 1 0 1) (3 init false ^4 16 0 1)) ((1 latchout false ^4 16 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch/inputBlock/(3 init)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch/latch_0L/(1 q)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch/Or_PostCast_primWireOut/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch/Mux/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 16 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch/inputBlock/(1 e)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch/SampleDelay/primWireOut]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch/Or/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch/latch_0L/(1 q)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch/Mux_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 16 0) (typeUFixed 16 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch/Or_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
        <wire name="(3 init)"/>
      </block>
      <block name="latch_0L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch_latch_0L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
        <param name="(1 e)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch/inputBlock/(1 e)]</param>
        <param name="(2 d)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch/inputBlock/(2 d)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4))</param>
        <param name="(1 latchout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch/Mux_PostCast_primWireOut/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 0 ^4) (1 21 0 ^4) (1 21 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/MUX_ConfigId/DefaultLatch1"</param>
      <param name="simulinkPortData">(((2 d false ^4 21 0 1) (1 e true false false false 1 0 1) (3 init false ^4 21 0 1)) ((1 latchout false ^4 21 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch1/inputBlock/(3 init)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch1/latch_0L/(1 q)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch1/Or_PostCast_primWireOut/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 0 ^4) (1 21 0 ^4) (1 21 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch1/Mux/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 21 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch1/inputBlock/(1 e)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch1/SampleDelay/primWireOut]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch1/Or/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch1/latch_0L/(1 q)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch1/Mux_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 21 0 ^4) (1 21 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 21 0) (typeUFixed 21 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch1/Or_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 0 ^4) (1 21 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
        <wire name="(3 init)"/>
      </block>
      <block name="latch_0L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch1_latch_0L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 0 ^4) (1 21 0 ^4))</param>
        <param name="(1 e)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch1/inputBlock/(1 e)]</param>
        <param name="(2 d)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch1/inputBlock/(2 d)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 21 0 ^4))</param>
        <param name="(1 latchout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch1/Mux_PostCast_primWireOut/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch1_latch_0L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 0 ^4) (1 21 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/MUX_ConfigId/DefaultLatch1/latch_0L"</param>
      <param name="simulinkPortData">(((2 d false ^4 21 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 21 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch1_latch_0L/SampleDelay/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch1_latch_0L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch1_latch_0L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 0 ^4) (1 21 0 ^4) (1 21 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch1_latch_0L/inputBlock/(2 d)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch1_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 21 0 ^4) (1 21 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 21 0) (typeUFixed 21 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch1_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 21 0 ^4) (1 21 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 21 0 ^4))</param>
        <param name="(1 q)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch1_latch_0L/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch1_latch_0L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 21 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 0 ^4) (1 21 0 ^4) (1 21 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/MUX_ConfigId/DefaultLatch2"</param>
      <param name="simulinkPortData">(((2 d false ^4 21 0 1) (1 e true false false false 1 0 1) (3 init false ^4 21 0 1)) ((1 latchout false ^4 21 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch2/inputBlock/(3 init)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch2/latch_0L/(1 q)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch2/Or_PostCast_primWireOut/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 0 ^4) (1 21 0 ^4) (1 21 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch2/Mux/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 21 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch2/inputBlock/(1 e)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch2/SampleDelay/primWireOut]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch2/Or/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch2/latch_0L/(1 q)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch2/Mux_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 21 0 ^4) (1 21 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 21 0) (typeUFixed 21 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch2/Or_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 0 ^4) (1 21 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
        <wire name="(3 init)"/>
      </block>
      <block name="latch_0L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch2_latch_0L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 0 ^4) (1 21 0 ^4))</param>
        <param name="(1 e)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch2/inputBlock/(1 e)]</param>
        <param name="(2 d)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch2/inputBlock/(2 d)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 21 0 ^4))</param>
        <param name="(1 latchout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch2/Mux_PostCast_primWireOut/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch2/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch2_latch_0L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 0 ^4) (1 21 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/MUX_ConfigId/DefaultLatch2/latch_0L"</param>
      <param name="simulinkPortData">(((2 d false ^4 21 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 21 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch2_latch_0L/SampleDelay/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch2_latch_0L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch2_latch_0L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 0 ^4) (1 21 0 ^4) (1 21 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch2_latch_0L/inputBlock/(2 d)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch2_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 21 0 ^4) (1 21 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 21 0) (typeUFixed 21 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch2_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 21 0 ^4) (1 21 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 21 0 ^4))</param>
        <param name="(1 q)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch2_latch_0L/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch2_latch_0L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 21 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch_latch_0L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/MUX_ConfigId/DefaultLatch/latch_0L"</param>
      <param name="simulinkPortData">(((2 d false ^4 16 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 16 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch_latch_0L/SampleDelay/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch_latch_0L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch_latch_0L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch_latch_0L/inputBlock/(2 d)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 16 0) (typeUFixed 16 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4))</param>
        <param name="(1 q)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch_latch_0L/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch_latch_0L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 16 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/MUX_ConfigId/DelayValid"</param>
      <param name="simulinkPortData">(((2 SubFN false ^4 8 0 1) (3 start_sym false ^4 4 0 1) (1 valid_in true false false false 1 0 1)) ((1 valid_out true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Delayed_valid_gen">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_Delayed_valid_gen]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 Validin)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid/inputBlock/(1 valid_in)]</param>
        <param name="(2 SubFN_Change)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid/SFN_change1/(1 SubFN_Change)]</param>
        <param name="(3 start_sym)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid/inputBlock/(3 start_sym)]</param>
        <wire name="(1 Valid_out)"/>
      </block>
      <block name="SFN_change1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_SFN_change1]</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 SubFN)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid/inputBlock/(2 SubFN)]</param>
        <wire name="(1 SubFN_Change)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 valid_in)"/>
        <wire name="(2 SubFN)"/>
        <wire name="(3 start_sym)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 valid_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid/Delayed_valid_gen/(1 Valid_out)]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_Delayed_valid_gen">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/MUX_ConfigId/DelayValid/Delayed_valid_gen"</param>
      <param name="simulinkPortData">(((2 SubFN_Change true false false false 1 0 1) (1 Validin true false false false 1 0 1) (3 start_sym false ^4 4 0 1)) ((1 Valid_out true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="CmpEQ4">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_Delayed_valid_gen/inputBlock/(3 start_sym)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_Delayed_valid_gen/Const6/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 18 0)</param>
        <param name="constValue">245760</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 18 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 19 0)</param>
        <param name="constValue">491520</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 19 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const6">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 4 0)</param>
        <param name="constValue">8</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Loop">
        <param name="blockType">loopBlock</param>
        <param name="loopPortEnable">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_Delayed_valid_gen/Const3/primWireOut]</param>
        <param name="loopPortGo">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_Delayed_valid_gen/delay_valid/primWireOut]</param>
        <param name="loopPortLimit">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_Delayed_valid_gen/Const4/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 18 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="loopWireFirstIter"/>
        <wire name="loopWireLastIter"/>
        <wire name="loopWireValid"/>
        <wire name="loopWireValue"/>
      </block>
      <block name="Loop1">
        <param name="blockType">loopBlock</param>
        <param name="loopPortEnable">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_Delayed_valid_gen/Const3/primWireOut]</param>
        <param name="loopPortGo">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_Delayed_valid_gen/Mux/primWireOut]</param>
        <param name="loopPortLimit">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_Delayed_valid_gen/Const5/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 19 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="loopWireFirstIter"/>
        <wire name="loopWireLastIter"/>
        <wire name="loopWireValid"/>
        <wire name="loopWireValue"/>
      </block>
      <block name="Mux">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_Delayed_valid_gen/delay_valid/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_Delayed_valid_gen/SampleDelay/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_Delayed_valid_gen/CmpEQ4/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_Delayed_valid_gen/Loop/loopWireLastIter]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="delay_valid">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_Delayed_valid_gen/inputBlock/(1 Validin)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_Delayed_valid_gen/inputBlock/(2 SubFN_Change)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 Validin)"/>
        <wire name="(2 SubFN_Change)"/>
        <wire name="(3 start_sym)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 Valid_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_Delayed_valid_gen/Loop1/loopWireValid]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_Delayed_valid_gen/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_SFN_change1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/MUX_ConfigId/DelayValid/SFN_change1"</param>
      <param name="simulinkPortData">(((1 SubFN false ^4 8 0 1)) ((1 SubFN_Change true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="CmpNE">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_SFN_change1/inputBlock/(1 SubFN)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_SFN_change1/SampleDelay/primWireOut]</param>
        <param name="blockType">cmpNEBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_SFN_change1/inputBlock/(1 SubFN)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="(1 SubFN)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 SubFN_Change)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_SFN_change1/CmpNE/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_SFN_change1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_SFN_SubFN_valid_gen">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 12 0 ^4) (1 12 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/MUX_ConfigId/SFN_SubFN_valid_gen"</param>
      <param name="simulinkPortData">(((5 SFN_Cplane false ^4 12 0 1) (4 SFN_UL false ^4 12 0 1) (3 "SubFN_Cplane " false ^4 8 0 1) (1 SubFN_UL false ^4 8 0 1) (2 SubFN_UL_change true false false false 1 0 1)) ((1 valid_go_c_plane true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_SFN_SubFN_valid_gen/CmpEQ/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_SFN_SubFN_valid_gen/CmpEQ1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_SFN_SubFN_valid_gen/inputBlock/(1 SubFN_UL)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_SFN_SubFN_valid_gen/inputBlock/(3 "SubFN_Cplane ")]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_SFN_SubFN_valid_gen/inputBlock/(4 SFN_UL)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_SFN_SubFN_valid_gen/inputBlock/(5 SFN_Cplane)]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="(1 SubFN_UL)"/>
        <wire name="(2 SubFN_UL_change)"/>
        <wire name="(3 &quot;SubFN_Cplane &quot;)"/>
        <wire name="(4 SFN_UL)"/>
        <wire name="(5 SFN_Cplane)"/>
      </block>
      <block name="latch_0L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_SFN_SubFN_valid_gen_latch_0L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 e)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_SFN_SubFN_valid_gen/inputBlock/(2 SubFN_UL_change)]</param>
        <param name="(2 d)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_SFN_SubFN_valid_gen/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 valid_go_c_plane)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_SFN_SubFN_valid_gen/latch_0L/(1 q)]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_SFN_SubFN_valid_gen_latch_0L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/MUX_ConfigId/SFN_SubFN_valid_gen/latch_0L"</param>
      <param name="simulinkPortData">(((2 d true false false false 1 0 1) (1 e true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_SFN_SubFN_valid_gen_latch_0L/SampleDelay/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_SFN_SubFN_valid_gen_latch_0L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_SFN_SubFN_valid_gen_latch_0L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_SFN_SubFN_valid_gen_latch_0L/inputBlock/(2 d)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_SFN_SubFN_valid_gen_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 1 0) (typeUFixed 1 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_SFN_SubFN_valid_gen_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_SFN_SubFN_valid_gen_latch_0L/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_SFN_SubFN_valid_gen_latch_0L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 8 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/MUX_ConfigId/StartSymLatch_at_oth_SubFN"</param>
      <param name="simulinkPortData">(((2 SubFN false ^4 8 0 1) (1 start_sym false ^4 4 0 1)) ((1 latchout false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="CmpEQ3">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN/inputBlock/(2 SubFN)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN/Const3/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 4 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DefaultLatch1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_DefaultLatch1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN/delay_valid1/primWireOut]</param>
        <param name="(2 d)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN/inputBlock/(1 start_sym)]</param>
        <param name="(3 init)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN/Const1/primWireOut]</param>
        <wire name="(1 latchout)"/>
      </block>
      <block name="SFN_change">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_SFN_change]</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 SubFN)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN/inputBlock/(2 SubFN)]</param>
        <wire name="(1 Out1)"/>
      </block>
      <block name="delay_valid1">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN/CmpEQ3/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN/SFN_change/(1 Out1)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 start_sym)"/>
        <wire name="(2 SubFN)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 latchout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN/inputBlock/(1 start_sym)]</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_DefaultLatch1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/MUX_ConfigId/StartSymLatch_at_oth_SubFN/DefaultLatch1"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1) (3 init false ^4 4 0 1)) ((1 latchout false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_DefaultLatch1/inputBlock/(3 init)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_DefaultLatch1/latch_0L/(1 q)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_DefaultLatch1/Or_PostCast_primWireOut/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_DefaultLatch1/inputBlock/(1 e)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_DefaultLatch1/SampleDelay/primWireOut]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_DefaultLatch1/Or/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_DefaultLatch1/latch_0L/(1 q)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_DefaultLatch1/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_DefaultLatch1/Or_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
        <wire name="(3 init)"/>
      </block>
      <block name="latch_0L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_DefaultLatch1_latch_0L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_DefaultLatch1/inputBlock/(1 e)]</param>
        <param name="(2 d)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_DefaultLatch1/inputBlock/(2 d)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 latchout)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_DefaultLatch1/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_DefaultLatch1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_DefaultLatch1_latch_0L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/MUX_ConfigId/StartSymLatch_at_oth_SubFN/DefaultLatch1/latch_0L"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_DefaultLatch1_latch_0L/SampleDelay/primWireOut]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_DefaultLatch1_latch_0L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_DefaultLatch1_latch_0L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_DefaultLatch1_latch_0L/inputBlock/(2 d)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_DefaultLatch1_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_DefaultLatch1_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_DefaultLatch1_latch_0L/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_DefaultLatch1_latch_0L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_SFN_change">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/MUX_ConfigId/StartSymLatch_at_oth_SubFN/SFN_change"</param>
      <param name="simulinkPortData">(((1 SubFN false ^4 8 0 1)) ((1 Out1 true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="CmpNE">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_SFN_change/inputBlock/(1 SubFN)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_SFN_change/SampleDelay/primWireOut]</param>
        <param name="blockType">cmpNEBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_SFN_change/inputBlock/(1 SubFN)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="(1 SubFN)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 Out1)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_SFN_change/CmpNE/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_SFN_change/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
    </model>
    <model name="LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_Timeoffset_scaling_adjustment">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 22 0 ^4) (1 4 0 ^4) (1 22 0 ^4))</param>
      <param name="simulinkPath">"LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/MUX_ConfigId/Timeoffset_scaling_adjustment"</param>
      <param name="simulinkPortData">(((2 Symstart false ^4 4 0 1) (1 Timeoffset_in false ^4 22 0 1)) ((1 Timeoffset_out false ^4 22 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">2</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="CmpEQ">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_Timeoffset_scaling_adjustment/inputBlock/(2 Symstart)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_Timeoffset_scaling_adjustment/Const5/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 4 0)</param>
        <param name="constValue">8</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const6">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 14 0)</param>
        <param name="constValue">15360</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 14 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux4">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_Timeoffset_scaling_adjustment/inputBlock/(1 Timeoffset_in)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_Timeoffset_scaling_adjustment/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_Timeoffset_scaling_adjustment/CmpEQ/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 0 ^4) (1 21 0 ^4) (1 22 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_Timeoffset_scaling_adjustment/inputBlock/(1 Timeoffset_in)]</param>
        <param name="1">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_Timeoffset_scaling_adjustment/Const6/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 22 0 ^4) (1 14 0 ^4) (1 21 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub_PostCast_primWireOut">
        <param name="0">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_Timeoffset_scaling_adjustment/Sub/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 21 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 22 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 Timeoffset_in)"/>
        <wire name="(2 Symstart)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 22 0 ^4))</param>
        <param name="(1 Timeoffset_out)">[/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_Timeoffset_scaling_adjustment/Mux4/primWireOut]</param>
      </block>
    </model>
  </design>

</dsp-builder>