Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: Booth_multiplier.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Booth_multiplier.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Booth_multiplier"
Output Format                      : NGC
Target Device                      : xc3s100e-5-tq144

---- Source Options
Top Module Name                    : Booth_multiplier
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : Bram
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/half_adder.vhd" in Library work.
Architecture dataflow of Entity half_adder is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/full_adder.vhd" in Library work.
Architecture structural of Entity full_adder is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/ripple_carry_adder.vhd" in Library work.
Architecture structural of Entity ripple_carry_adder is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/mux2_1.vhd" in Library work.
Architecture dataflow of Entity mux2_1 is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/latch_d_en.vhd" in Library work.
Architecture behavioral of Entity latch_d_en is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/Serial_Booth_PC_Moore.vhd" in Library work.
Architecture behavioral of Entity serial_booth_pc_moore is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/contatore_modulo_4.vhd" in Library work.
Architecture behavioral of Entity contatore_modulo_2n is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/boundary_scan_chain.vhd" in Library work.
Architecture structural of Entity boundary_scan_chain is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/add_sub.vhd" in Library work.
Architecture structural of Entity add_sub is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/Booth_multiplier.vhd" in Library work.
Architecture structural of Entity booth_multiplier is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Booth_multiplier> in library <work> (architecture <structural>) with generics.
	width = 32

Analyzing hierarchy for entity <Serial_Booth_PC_Moore> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <contatore_modulo_2n> in library <work> (architecture <behavioral>) with generics.
	width = 5

Analyzing hierarchy for entity <boundary_scan_chain> in library <work> (architecture <structural>) with generics.
	n = 33

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 32

Analyzing hierarchy for entity <boundary_scan_chain> in library <work> (architecture <structural>) with generics.
	n = 32

Analyzing hierarchy for entity <add_sub> in library <work> (architecture <structural>) with generics.
	width = 32

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 64

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <ripple_carry_adder> in library <work> (architecture <structural>) with generics.
	width = 32

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <half_adder> in library <work> (architecture <dataflow>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <Booth_multiplier> in library <work> (Architecture <structural>).
	width = 32
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/Booth_multiplier.vhd" line 112: Unconnected output port 'output' of component 'contatore_modulo_2n'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/Booth_multiplier.vhd" line 113: Unconnected output port 'scan_out' of component 'boundary_scan_chain'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/Booth_multiplier.vhd" line 116: Unconnected output port 'cout' of component 'add_sub'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/Booth_multiplier.vhd" line 116: Unconnected output port 'overflow' of component 'add_sub'.
Entity <Booth_multiplier> analyzed. Unit <Booth_multiplier> generated.

Analyzing Entity <Serial_Booth_PC_Moore> in library <work> (Architecture <behavioral>).
Entity <Serial_Booth_PC_Moore> analyzed. Unit <Serial_Booth_PC_Moore> generated.

Analyzing generic Entity <contatore_modulo_2n> in library <work> (Architecture <behavioral>).
	width = 5
Entity <contatore_modulo_2n> analyzed. Unit <contatore_modulo_2n> generated.

Analyzing generic Entity <boundary_scan_chain.1> in library <work> (Architecture <structural>).
	n = 33
Entity <boundary_scan_chain.1> analyzed. Unit <boundary_scan_chain.1> generated.

Analyzing Entity <mux2_1> in library <work> (Architecture <dataflow>).
Entity <mux2_1> analyzed. Unit <mux2_1> generated.

Analyzing generic Entity <latch_d_en.1> in library <work> (Architecture <behavioral>).
	width = 32
Entity <latch_d_en.1> analyzed. Unit <latch_d_en.1> generated.

Analyzing generic Entity <boundary_scan_chain.2> in library <work> (Architecture <structural>).
	n = 32
Entity <boundary_scan_chain.2> analyzed. Unit <boundary_scan_chain.2> generated.

Analyzing generic Entity <add_sub> in library <work> (Architecture <structural>).
	width = 32
Entity <add_sub> analyzed. Unit <add_sub> generated.

Analyzing generic Entity <ripple_carry_adder> in library <work> (Architecture <structural>).
	width = 32
Entity <ripple_carry_adder> analyzed. Unit <ripple_carry_adder> generated.

Analyzing Entity <full_adder> in library <work> (Architecture <structural>).
Entity <full_adder> analyzed. Unit <full_adder> generated.

Analyzing Entity <half_adder> in library <work> (Architecture <dataflow>).
Entity <half_adder> analyzed. Unit <half_adder> generated.

Analyzing generic Entity <latch_d_en.2> in library <work> (Architecture <behavioral>).
	width = 64
Entity <latch_d_en.2> analyzed. Unit <latch_d_en.2> generated.

Analyzing generic Entity <latch_d_en.3> in library <work> (Architecture <behavioral>).
	width = 1
Entity <latch_d_en.3> analyzed. Unit <latch_d_en.3> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Serial_Booth_PC_Moore>.
    Related source file is "/media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/Serial_Booth_PC_Moore.vhd".
WARNING:Xst:1780 - Signal <q_val> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <en_q_val> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <en_a_val> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <a_val> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | BRAM                                           |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Serial_Booth_PC_Moore> synthesized.


Synthesizing Unit <contatore_modulo_2n>.
    Related source file is "/media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/contatore_modulo_4.vhd".
    Found 1-bit register for signal <hit>.
    Found 5-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <contatore_modulo_2n> synthesized.


Synthesizing Unit <latch_d_en_1>.
    Related source file is "/media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/latch_d_en.vhd".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <latch_d_en_1> synthesized.


Synthesizing Unit <latch_d_en_2>.
    Related source file is "/media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/latch_d_en.vhd".
    Found 64-bit register for signal <q>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <latch_d_en_2> synthesized.


Synthesizing Unit <latch_d_en_3>.
    Related source file is "/media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/latch_d_en.vhd".
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <latch_d_en_3> synthesized.


Synthesizing Unit <mux2_1>.
    Related source file is "/media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/mux2_1.vhd".
Unit <mux2_1> synthesized.


Synthesizing Unit <half_adder>.
    Related source file is "/media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/half_adder.vhd".
    Found 1-bit xor2 for signal <s>.
Unit <half_adder> synthesized.


Synthesizing Unit <boundary_scan_chain_1>.
    Related source file is "/media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/boundary_scan_chain.vhd".
WARNING:Xst:1780 - Signal <scelta> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <q<32>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <e> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <boundary_scan_chain_1> synthesized.


Synthesizing Unit <boundary_scan_chain_2>.
    Related source file is "/media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/boundary_scan_chain.vhd".
WARNING:Xst:1780 - Signal <scelta> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <q<31>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <e> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <boundary_scan_chain_2> synthesized.


Synthesizing Unit <full_adder>.
    Related source file is "/media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/full_adder.vhd".
Unit <full_adder> synthesized.


Synthesizing Unit <ripple_carry_adder>.
    Related source file is "/media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/ripple_carry_adder.vhd".
Unit <ripple_carry_adder> synthesized.


Synthesizing Unit <add_sub>.
    Related source file is "/media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/add_sub.vhd".
    Found 32-bit xor2 for signal <b_add_sub>.
Unit <add_sub> synthesized.


Synthesizing Unit <Booth_multiplier>.
    Related source file is "/media/sf_ASE/VHDL/Milo/moltiplicatore_B_buono/Booth_multiplier.vhd".
WARNING:Xst:1780 - Signal <molt2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <Booth_multiplier> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 69
 1-bit register                                        : 67
 32-bit register                                       : 1
 64-bit register                                       : 1
# Xors                                                 : 96
 1-bit xor2                                            : 96

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1809 - Unable to fit FSM <current_state> in BRAM (reset is asynchronous).
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <cu/current_state/FSM> on signal <current_state[1:5]> with one-hot encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 00001
 getseq | 00100
 init   | 00010
 inits  | 01000
 shift  | 10000
--------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 163
 Flip-Flops                                            : 163
# Xors                                                 : 96
 1-bit xor2                                            : 96

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Booth_multiplier> ...

Optimizing unit <latch_d_en_1> ...

Optimizing unit <latch_d_en_2> ...

Optimizing unit <boundary_scan_chain_1> ...

Optimizing unit <boundary_scan_chain_2> ...

Optimizing unit <ripple_carry_adder> ...

Optimizing unit <add_sub> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Booth_multiplier, actual ratio is 13.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 173
 Flip-Flops                                            : 173

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Booth_multiplier.ngr
Top Level Output File Name         : Booth_multiplier
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 133

Cell Usage :
# BELS                             : 348
#      INV                         : 2
#      LUT2                        : 7
#      LUT2_D                      : 26
#      LUT3                        : 64
#      LUT3_D                      : 10
#      LUT3_L                      : 2
#      LUT4                        : 169
#      LUT4_D                      : 17
#      LUT4_L                      : 13
#      MUXF5                       : 37
#      VCC                         : 1
# FlipFlops/Latches                : 173
#      FDC                         : 4
#      FDCE                        : 168
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 132
#      IBUF                        : 66
#      OBUF                        : 66
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-5 

 Number of Slices:                      184  out of    960    19%  
 Number of Slice Flip Flops:            173  out of   1920     9%  
 Number of 4 input LUTs:                310  out of   1920    16%  
 Number of IOs:                         133
 Number of bonded IOBs:                 133  out of    108   123% (*) 
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 173   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------+
Control Signal                                                                                                   | Buffer(FF name)                                    | Load  |
-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------+
a/chain_gen[0].sc_out.inst_edge_triggered/reset_inv(q/chain_gen[0].sc_out.inst_edge_triggered/reset_inv1_INV_0:O)| NONE(a/chain_gen[0].sc_out.inst_edge_triggered/q_0)| 173   |
-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.892ns (Maximum Frequency: 101.090MHz)
   Minimum input arrival time before clock: 2.713ns
   Maximum output required time after clock: 4.766ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.892ns (frequency: 101.090MHz)
  Total number of paths / destination ports: 6140 / 244
-------------------------------------------------------------------------
Delay:               9.892ns (Levels of Logic = 8)
  Source:            q/chain_gen[1].sc_ch.inst_edge_triggered/q_0 (FF)
  Destination:       a/chain_gen[22].sc_ch.inst_edge_triggered/q_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: q/chain_gen[1].sc_ch.inst_edge_triggered/q_0 to a/chain_gen[22].sc_ch.inst_edge_triggered/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            67   0.514   1.151  q/chain_gen[1].sc_ch.inst_edge_triggered/q_0 (q/chain_gen[1].sc_ch.inst_edge_triggered/q_0)
     LUT2_D:I1->O          3   0.612   0.454  gestore_shift/Mxor_b_add_sub<12>_Result1 (gestore_shift/b_add_sub<12>)
     LUT4:I3->O            2   0.612   0.532  gestore_shift/rca/rca[11].fa/c1_SW0 (N188)
     LUT3:I0->O            3   0.612   0.481  gestore_shift/rca/rca[10].fa/c1_SW0 (N226)
     LUT3:I2->O            3   0.612   0.481  gestore_shift/rca/rca[12].fa/c1_SW0 (N241)
     LUT3_L:I2->LO         1   0.612   0.252  gestore_shift/rca/rca[16].fa/c1_SW0 (N247)
     LUT3:I0->O            4   0.612   0.502  gestore_shift/rca/rca[20].fa/c1 (gestore_shift/rca/carry<21>)
     LUT4:I3->O            1   0.612   0.360  gestore_shift/rca/rca[21].fa/c1 (gestore_shift/rca/carry<22>)
     LUT4:I3->O            1   0.612   0.000  a/chain_gen[22].sc_ch.inst_mux2_1/X (a/x<22>)
     FDCE:D                    0.268          a/chain_gen[22].sc_ch.inst_edge_triggered/q_0
    ----------------------------------------
    Total                      9.892ns (5.678ns logic, 4.214ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 98 / 66
-------------------------------------------------------------------------
Offset:              2.713ns (Levels of Logic = 3)
  Source:            mul2<8> (PAD)
  Destination:       q/chain_gen[9].sc_ch.inst_edge_triggered/q_0 (FF)
  Destination Clock: clk rising

  Data Path: mul2<8> to q/chain_gen[9].sc_ch.inst_edge_triggered/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.449  mul2_8_IBUF (mul2_8_IBUF)
     LUT4:I1->O            1   0.612   0.000  q/chain_gen[9].sc_ch.inst_mux2_1/X1 (q/chain_gen[9].sc_ch.inst_mux2_1/X)
     MUXF5:I1->O           1   0.278   0.000  q/chain_gen[9].sc_ch.inst_mux2_1/X_f5 (q/x<9>)
     FDCE:D                    0.268          q/chain_gen[9].sc_ch.inst_edge_triggered/q_0
    ----------------------------------------
    Total                      2.713ns (2.264ns logic, 0.449ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 66 / 66
-------------------------------------------------------------------------
Offset:              4.766ns (Levels of Logic = 1)
  Source:            cu/current_state_FSM_FFd1 (FF)
  Destination:       en_i (PAD)
  Source Clock:      clk rising

  Data Path: cu/current_state_FSM_FFd1 to en_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             69   0.514   1.083  cu/current_state_FSM_FFd1 (cu/current_state_FSM_FFd1)
     OBUF:I->O                 3.169          en_i_OBUF (en_i)
    ----------------------------------------
    Total                      4.766ns (3.683ns logic, 1.083ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 5.48 secs
 
--> 


Total memory usage is 522652 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    0 (   0 filtered)

