#!/usr/bin/env python3
# -*- coding: utf-8 -*-
"""
vec_add_3x3_batch.py
--------------------
 â€¢ 1 k Ã— (3Ã—3) uint8 Vec-Addï¼Œç¡¬ä»¶ä¸€æ¬¡ â‰¤16 Bï¼Œå¾ªç¯ 1024 æ¬¡å®Œæˆ
 â€¢ æ”¯æŒ --simulate ä»…ç”¨ CPU æ¨¡æ‹Ÿ FPGA è®¡ç®—
 â€¢ æ¯ 256 å¼ çŸ©é˜µæŠ½æ ·æ‰“å° 4 ç»„ï¼Œæ ¼å¼ï¼šCPU | FPGA
"""

import os
import sys
import mmap
import struct
import argparse
import random
from datetime import datetime

# ----------------------------------------------------------------------
# â˜… ç¯å¢ƒå¸¸é‡ï¼ˆæŒ‰éœ€ä¿®æ”¹ï¼‰
# ----------------------------------------------------------------------
PCI_CH_PATH   = "/scheme/pci/00-04--00.0/channel"
BAR_INDEX     = 0
BAR_BYTES     = 64 * 1024
PHY_MEM_PATH  = "/scheme/memory/physical@uc"

CTRL_REG     = 0x00
DATA_A_BASE  = 0x10
DATA_B_BASE  = 0x20
RESULT_BASE  = 0x30
CTRL_START_MASK = 0x80

# ----------------------------------------------------------------------
# â˜… å·¥å…·å‡½æ•°
# ----------------------------------------------------------------------
ts = lambda: datetime.now().strftime("%H:%M:%S.%f")[:-3]

def get_bar_phys(pci_ch_path: str, bar_index: int = 0) -> int:
    with open(pci_ch_path, "r+b", buffering=0) as ch:
        ch.write(struct.pack("<IH", 7, 0x10 + bar_index * 4))
        size = struct.unpack("<Q", ch.read(8))[0]
        _, bar_val = struct.unpack("<II", ch.read(size))
        return bar_val & 0xFFFFFFF0

def map_bar(bar_phys: int, length: int) -> mmap.mmap:
    fd = os.open(PHY_MEM_PATH, os.O_RDWR)
    return mmap.mmap(fd, length, mmap.MAP_SHARED,
                     mmap.PROT_READ | mmap.PROT_WRITE,
                     offset=bar_phys)

def wr(mm: mmap.mmap, off: int, data: bytes):  # å†™ä»»æ„é•¿åº¦
    mm[off:off+len(data)] = data

def rd(mm: mmap.mmap, off: int, n: int) -> bytes:
    return mm[off:off+n]

# ----------------------------------------------------------------------
# â˜… ä¸»æµç¨‹
# ----------------------------------------------------------------------
def main(argv=None):
    parser = argparse.ArgumentParser(description="1kÃ—3Ã—3 Vec-Add æ‰¹é‡æµ‹è¯•")
    parser.add_argument("-q", "--quiet", action="store_true",
                        help="ä»…æ‰“å° PASS / FAIL æ‘˜è¦")
    parser.add_argument("--simulate", action="store_true",
                        help="ä¸ç”¨ FPGAï¼Œå®Œå…¨åœ¨ CPU ä¸Šæ¨¡æ‹Ÿ")
    args = parser.parse_args(argv)

    NUM_MATS   = 1024          # 1 k
    MAT_ELEMS  = 9             # 3Ã—3
    CHUNK_BYTES = 16           # å•æ¬¡ â‰¤16 å­—èŠ‚
    TOTAL_ELEMS = NUM_MATS * MAT_ELEMS

    # ---------- ç”Ÿæˆéšæœºè¾“å…¥ ----------
    vecA = [random.randint(0, 255) for _ in range(TOTAL_ELEMS)]
    vecB = [random.randint(0, 255) for _ in range(TOTAL_ELEMS)]

    # ---------- CPU å‚è€ƒ ----------
    expR = [(a + b) & 0xFF for a, b in zip(vecA, vecB)]

    # ---------- æ‰“å¼€ / æ˜ å°„ BAR ----------
    if not args.simulate:
        try:
            bar_phys = get_bar_phys(PCI_CH_PATH, BAR_INDEX)
            bar_mm   = map_bar(bar_phys, BAR_BYTES)
            if not args.quiet:
                print(f"[INFO] {ts()}  BAR0 phys=0x{bar_phys:08X} map ok")
        except Exception as e:
            print(f"[FATAL] mmap BAR å¤±è´¥ï¼š{e}")
            return 2
    else:
        bar_mm = None  # å ä½

    # ---------- FPGA è®¡ç®— ----------
    fpgaR = [0] * TOTAL_ELEMS
    for idx in range(NUM_MATS):                   # å…± 1024 æ¬¡
        base    = idx * MAT_ELEMS
        a_slice = bytes(vecA[base:base + MAT_ELEMS] + [0]*(CHUNK_BYTES - MAT_ELEMS))
        b_slice = bytes(vecB[base:base + MAT_ELEMS] + [0]*(CHUNK_BYTES - MAT_ELEMS))

        if not args.simulate:
            # å†™ A/B block
            wr(bar_mm, DATA_A_BASE, a_slice)
            wr(bar_mm, DATA_B_BASE, b_slice)
            # å‘ start
            wr(bar_mm, CTRL_REG, struct.pack("<B", CTRL_START_MASK))
            # ğŸ‘‰ è‹¥ RTL æœ‰ BUSY ä½ï¼Œå¯è½®è¯¢ï¼›æ­¤å¤„å‡è®¾ 1 å‘¨æœŸå®Œæˆ
            # è¯»ç»“æœ block
            res_slice = rd(bar_mm, RESULT_BASE, CHUNK_BYTES)
        else:
            # çº¯ CPU æ¨¡æ‹Ÿ
            res_sim = [(a + b) & 0xFF for a, b in zip(a_slice, b_slice)]
            res_slice = bytes(res_sim)

        # å–å‰ 9 ä¸ªå­—èŠ‚å†™å›ç»“æœæ•°ç»„
        fpgaR[base:base+MAT_ELEMS] = list(res_slice[:MAT_ELEMS])

    # ---------- æ ¡éªŒ ----------
    first_bad = -1
    for i, (exp, got) in enumerate(zip(expR, fpgaR)):
        if exp != got:
            first_bad = i
            break

    if first_bad == -1:
        print("ğŸ‰  ALL PASS â€“ FPGA ç»“æœä¸ CPU å®Œå…¨ä¸€è‡´")
    else:
        mat_id, elem_id = divmod(first_bad, MAT_ELEMS)
        print(f"âŒ  Mismatch at matrix #{mat_id}, element {elem_id}: "
              f"exp {expR[first_bad]}, got {fpgaR[first_bad]}")

    # ---------- æŠ½æ ·æ‰“å° ----------
    if not args.quiet:
        print("\n===== Samples every 256 matrices =====\n")
        for sample in range(4):
            midx = sample * 256
            base = midx * MAT_ELEMS
            print(f"--- Matrix #{midx} (CPU | FPGA/GPGPU)---")
            for r in range(3):
                cpu_row  = " ".join(f"{expR[base + r*3 + c]:3d}" for c in range(3))
                fpga_row = " ".join(f"{fpgaR[base + r*3 + c]:3d}" for c in range(3))
                print(f"{cpu_row} | {fpga_row}")
            print()

if __name__ == "__main__":
    sys.exit(main())