<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv</a>
defines: 
time_elapsed: 0.576s
ram usage: 37140 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp5_vezerh/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:2</a>: No timescale set for &#34;dff_flat&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:13</a>: No timescale set for &#34;dff_nested&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:15</a>: No timescale set for &#34;ff1&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:20</a>: No timescale set for &#34;ff2&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:26</a>: No timescale set for &#34;ff3&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:2</a>: Compile module &#34;work@dff_flat&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:13</a>: Compile module &#34;work@dff_nested&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:15</a>: Compile module &#34;work@dff_nested::ff1&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:20</a>: Compile module &#34;work@dff_nested::ff2&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:26</a>: Compile module &#34;work@dff_nested::ff3&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:2</a>: Implicit port type (wire) for &#34;q&#34;,
there are 1 more instances of this message.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:13</a>: Implicit port type (wire) for &#34;q&#34;,
there are 1 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:2</a>: Top level module &#34;work@dff_flat&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:13</a>: Top level module &#34;work@dff_nested&#34;.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 17.

[NTE:EL0511] Nb leaf instances: 12.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 9
+ cat /tmpfs/tmp/tmp5_vezerh/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_dff_flat
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp5_vezerh/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp5_vezerh/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@dff_flat)
 |vpiName:work@dff_flat
 |uhdmallPackages:
 \_package: builtin, parent:work@dff_flat
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@dff_flat, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv</a>, line:2, parent:work@dff_flat
   |vpiDefName:work@dff_flat
   |vpiFullName:work@dff_flat
   |vpiPort:
   \_port: (d), line:2
     |vpiName:d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (d), line:2
         |vpiName:d
         |vpiFullName:work@dff_flat.d
   |vpiPort:
   \_port: (ck), line:2
     |vpiName:ck
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ck), line:2
         |vpiName:ck
         |vpiFullName:work@dff_flat.ck
   |vpiPort:
   \_port: (pr), line:2
     |vpiName:pr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pr), line:2
         |vpiName:pr
         |vpiFullName:work@dff_flat.pr
   |vpiPort:
   \_port: (clr), line:2
     |vpiName:clr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clr), line:2
         |vpiName:clr
         |vpiFullName:work@dff_flat.clr
   |vpiPort:
   \_port: (q), line:2
     |vpiName:q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q), line:2
         |vpiName:q
         |vpiFullName:work@dff_flat.q
   |vpiPort:
   \_port: (nq), line:2
     |vpiName:nq
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (nq), line:2
         |vpiName:nq
         |vpiFullName:work@dff_flat.nq
   |vpiNet:
   \_logic_net: (d), line:2
   |vpiNet:
   \_logic_net: (ck), line:2
   |vpiNet:
   \_logic_net: (pr), line:2
   |vpiNet:
   \_logic_net: (clr), line:2
   |vpiNet:
   \_logic_net: (q), line:2
   |vpiNet:
   \_logic_net: (nq), line:2
   |vpiNet:
   \_logic_net: (q1), line:3
     |vpiName:q1
     |vpiFullName:work@dff_flat.q1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (nq1), line:3
     |vpiName:nq1
     |vpiFullName:work@dff_flat.nq1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (q2), line:3
     |vpiName:q2
     |vpiFullName:work@dff_flat.q2
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (nq2), line:3
     |vpiName:nq2
     |vpiFullName:work@dff_flat.nq2
     |vpiNetType:1
 |uhdmallModules:
 \_module: work@dff_nested, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv</a>, line:13, parent:work@dff_flat
   |vpiDefName:work@dff_nested
   |vpiFullName:work@dff_nested
   |vpiPort:
   \_port: (d), line:13
     |vpiName:d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (d), line:13
         |vpiName:d
         |vpiFullName:work@dff_nested.d
   |vpiPort:
   \_port: (ck), line:13
     |vpiName:ck
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ck), line:13
         |vpiName:ck
         |vpiFullName:work@dff_nested.ck
   |vpiPort:
   \_port: (pr), line:13
     |vpiName:pr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pr), line:13
         |vpiName:pr
         |vpiFullName:work@dff_nested.pr
   |vpiPort:
   \_port: (clr), line:13
     |vpiName:clr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clr), line:13
         |vpiName:clr
         |vpiFullName:work@dff_nested.clr
   |vpiPort:
   \_port: (q), line:13
     |vpiName:q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q), line:13
         |vpiName:q
         |vpiFullName:work@dff_nested.q
   |vpiPort:
   \_port: (nq), line:13
     |vpiName:nq
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (nq), line:13
         |vpiName:nq
         |vpiFullName:work@dff_nested.nq
   |vpiNet:
   \_logic_net: (d), line:13
   |vpiNet:
   \_logic_net: (ck), line:13
   |vpiNet:
   \_logic_net: (pr), line:13
   |vpiNet:
   \_logic_net: (clr), line:13
   |vpiNet:
   \_logic_net: (q), line:13
   |vpiNet:
   \_logic_net: (nq), line:13
   |vpiNet:
   \_logic_net: (q1), line:14
     |vpiName:q1
     |vpiFullName:work@dff_nested.q1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (nq1), line:14
     |vpiName:nq1
     |vpiFullName:work@dff_nested.nq1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (nq2), line:14
     |vpiName:nq2
     |vpiFullName:work@dff_nested.nq2
     |vpiNetType:1
 |uhdmallModules:
 \_module: work@dff_nested::ff1, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv</a>, line:15, parent:work@dff_flat
   |vpiDefName:work@dff_nested::ff1
   |vpiFullName:work@dff_nested::ff1
 |uhdmallModules:
 \_module: work@dff_nested::ff2, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv</a>, line:20, parent:work@dff_flat
   |vpiDefName:work@dff_nested::ff2
   |vpiFullName:work@dff_nested::ff2
   |vpiNet:
   \_logic_net: (q2), line:21
     |vpiName:q2
     |vpiFullName:work@dff_nested::ff2.q2
     |vpiNetType:1
 |uhdmallModules:
 \_module: work@dff_nested::ff3, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv</a>, line:26, parent:work@dff_flat
   |vpiDefName:work@dff_nested::ff3
   |vpiFullName:work@dff_nested::ff3
 |uhdmtopModules:
 \_module: work@dff_flat (work@dff_flat), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv</a>, line:2
   |vpiDefName:work@dff_flat
   |vpiName:work@dff_flat
   |vpiPort:
   \_port: (d), line:2, parent:work@dff_flat
     |vpiName:d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (d), line:2, parent:work@dff_flat
         |vpiName:d
         |vpiFullName:work@dff_flat.d
   |vpiPort:
   \_port: (ck), line:2, parent:work@dff_flat
     |vpiName:ck
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ck), line:2, parent:work@dff_flat
         |vpiName:ck
         |vpiFullName:work@dff_flat.ck
   |vpiPort:
   \_port: (pr), line:2, parent:work@dff_flat
     |vpiName:pr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pr), line:2, parent:work@dff_flat
         |vpiName:pr
         |vpiFullName:work@dff_flat.pr
   |vpiPort:
   \_port: (clr), line:2, parent:work@dff_flat
     |vpiName:clr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clr), line:2, parent:work@dff_flat
         |vpiName:clr
         |vpiFullName:work@dff_flat.clr
   |vpiPort:
   \_port: (q), line:2, parent:work@dff_flat
     |vpiName:q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q), line:2, parent:work@dff_flat
         |vpiName:q
         |vpiFullName:work@dff_flat.q
   |vpiPort:
   \_port: (nq), line:2, parent:work@dff_flat
     |vpiName:nq
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (nq), line:2, parent:work@dff_flat
         |vpiName:nq
         |vpiFullName:work@dff_flat.nq
   |vpiNet:
   \_logic_net: (d), line:2, parent:work@dff_flat
   |vpiNet:
   \_logic_net: (ck), line:2, parent:work@dff_flat
   |vpiNet:
   \_logic_net: (pr), line:2, parent:work@dff_flat
   |vpiNet:
   \_logic_net: (clr), line:2, parent:work@dff_flat
   |vpiNet:
   \_logic_net: (q), line:2, parent:work@dff_flat
   |vpiNet:
   \_logic_net: (nq), line:2, parent:work@dff_flat
   |vpiNet:
   \_logic_net: (q1), line:3, parent:work@dff_flat
     |vpiName:q1
     |vpiFullName:work@dff_flat.q1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (nq1), line:3, parent:work@dff_flat
     |vpiName:nq1
     |vpiFullName:work@dff_flat.nq1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (q2), line:3, parent:work@dff_flat
     |vpiName:q2
     |vpiFullName:work@dff_flat.q2
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (nq2), line:3, parent:work@dff_flat
     |vpiName:nq2
     |vpiFullName:work@dff_flat.nq2
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@dff_nested (work@dff_nested), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv</a>, line:13
   |vpiDefName:work@dff_nested
   |vpiName:work@dff_nested
   |vpiPort:
   \_port: (d), line:13, parent:work@dff_nested
     |vpiName:d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (d), line:13, parent:work@dff_nested
         |vpiName:d
         |vpiFullName:work@dff_nested.d
   |vpiPort:
   \_port: (ck), line:13, parent:work@dff_nested
     |vpiName:ck
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ck), line:13, parent:work@dff_nested
         |vpiName:ck
         |vpiFullName:work@dff_nested.ck
   |vpiPort:
   \_port: (pr), line:13, parent:work@dff_nested
     |vpiName:pr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pr), line:13, parent:work@dff_nested
         |vpiName:pr
         |vpiFullName:work@dff_nested.pr
   |vpiPort:
   \_port: (clr), line:13, parent:work@dff_nested
     |vpiName:clr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clr), line:13, parent:work@dff_nested
         |vpiName:clr
         |vpiFullName:work@dff_nested.clr
   |vpiPort:
   \_port: (q), line:13, parent:work@dff_nested
     |vpiName:q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q), line:13, parent:work@dff_nested
         |vpiName:q
         |vpiFullName:work@dff_nested.q
   |vpiPort:
   \_port: (nq), line:13, parent:work@dff_nested
     |vpiName:nq
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (nq), line:13, parent:work@dff_nested
         |vpiName:nq
         |vpiFullName:work@dff_nested.nq
   |vpiModule:
   \_module: work@dff_nested::ff1 (i1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv</a>, line:19, parent:work@dff_nested
     |vpiDefName:work@dff_nested::ff1
     |vpiName:i1
     |vpiFullName:work@dff_nested.i1
     |vpiInstance:
     \_module: work@dff_nested (work@dff_nested), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv</a>, line:13
   |vpiModule:
   \_module: work@dff_nested::ff2 (i2), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv</a>, line:25, parent:work@dff_nested
     |vpiDefName:work@dff_nested::ff2
     |vpiName:i2
     |vpiFullName:work@dff_nested.i2
     |vpiNet:
     \_logic_net: (q2), line:21, parent:i2
       |vpiName:q2
       |vpiFullName:work@dff_nested.i2.q2
       |vpiNetType:1
     |vpiInstance:
     \_module: work@dff_nested (work@dff_nested), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv</a>, line:13
   |vpiModule:
   \_module: work@dff_nested::ff3 (i3), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv</a>, line:30, parent:work@dff_nested
     |vpiDefName:work@dff_nested::ff3
     |vpiName:i3
     |vpiFullName:work@dff_nested.i3
     |vpiInstance:
     \_module: work@dff_nested (work@dff_nested), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv</a>, line:13
   |vpiNet:
   \_logic_net: (d), line:13, parent:work@dff_nested
   |vpiNet:
   \_logic_net: (ck), line:13, parent:work@dff_nested
   |vpiNet:
   \_logic_net: (pr), line:13, parent:work@dff_nested
   |vpiNet:
   \_logic_net: (clr), line:13, parent:work@dff_nested
   |vpiNet:
   \_logic_net: (q), line:13, parent:work@dff_nested
   |vpiNet:
   \_logic_net: (nq), line:13, parent:work@dff_nested
   |vpiNet:
   \_logic_net: (q1), line:14, parent:work@dff_nested
     |vpiName:q1
     |vpiFullName:work@dff_nested.q1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (nq1), line:14, parent:work@dff_nested
     |vpiName:nq1
     |vpiFullName:work@dff_nested.nq1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (nq2), line:14, parent:work@dff_nested
     |vpiName:nq2
     |vpiFullName:work@dff_nested.nq2
     |vpiNetType:1
Object: \work_dff_flat of type 3000
Object: \work_dff_flat of type 32
Object: \d of type 44
Object: \ck of type 44
Object: \pr of type 44
Object: \clr of type 44
Object: \q of type 44
Object: \nq of type 44
Object: \d of type 36
Object: \ck of type 36
Object: \pr of type 36
Object: \clr of type 36
Object: \q of type 36
Object: \nq of type 36
Object: \q1 of type 36
Object: \nq1 of type 36
Object: \q2 of type 36
Object: \nq2 of type 36
Object: \work_dff_nested of type 32
Object: \d of type 44
Object: \ck of type 44
Object: \pr of type 44
Object: \clr of type 44
Object: \q of type 44
Object: \nq of type 44
Object: \i1 of type 32
Object: \i2 of type 32
Object: \q2 of type 36
Object: \i3 of type 32
Object: \d of type 36
Object: \ck of type 36
Object: \pr of type 36
Object: \clr of type 36
Object: \q of type 36
Object: \nq of type 36
Object: \q1 of type 36
Object: \nq1 of type 36
Object: \nq2 of type 36
Object: \work_dff_flat of type 32
Object: \d of type 44
Object: \ck of type 44
Object: \pr of type 44
Object: \clr of type 44
Object: \q of type 44
Object: \nq of type 44
Object: \d of type 36
Object: \ck of type 36
Object: \pr of type 36
Object: \clr of type 36
Object: \q of type 36
Object: \nq of type 36
Object: \q1 of type 36
Object: \nq1 of type 36
Object: \q2 of type 36
Object: \nq2 of type 36
Object: \work_dff_nested of type 32
Object: \d of type 44
Object: \ck of type 44
Object: \pr of type 44
Object: \clr of type 44
Object: \q of type 44
Object: \nq of type 44
Object: \d of type 36
Object: \ck of type 36
Object: \pr of type 36
Object: \clr of type 36
Object: \q of type 36
Object: \nq of type 36
Object: \q1 of type 36
Object: \nq1 of type 36
Object: \nq2 of type 36
Object: \work_dff_nested::ff1 of type 32
Object: \work_dff_nested::ff2 of type 32
Object: \q2 of type 36
Object: \work_dff_nested::ff3 of type 32
Object: \builtin of type 600
Generating RTLIL representation for module `\work_dff_flat&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x265d130] str=&#39;\work_dff_flat&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:2</a>.0-2.0&gt; [0x265d370] str=&#39;\d&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:2</a>.0-2.0&gt; [0x265d740] str=&#39;\ck&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:2</a>.0-2.0&gt; [0x265d920] str=&#39;\pr&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:2</a>.0-2.0&gt; [0x265dae0] str=&#39;\clr&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:2</a>.0-2.0&gt; [0x265dc80] str=&#39;\q&#39; output reg port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:2</a>.0-2.0&gt; [0x265de40] str=&#39;\nq&#39; output reg port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:3</a>.0-3.0&gt; [0x265e060] str=&#39;\q1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:3</a>.0-3.0&gt; [0x265e200] str=&#39;\nq1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:3</a>.0-3.0&gt; [0x265e380] str=&#39;\q2&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:3</a>.0-3.0&gt; [0x265e590] str=&#39;\nq2&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x265d130] str=&#39;\work_dff_flat&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:2</a>.0-2.0&gt; [0x265d370] str=&#39;\d&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:2</a>.0-2.0&gt; [0x265d740] str=&#39;\ck&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:2</a>.0-2.0&gt; [0x265d920] str=&#39;\pr&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:2</a>.0-2.0&gt; [0x265dae0] str=&#39;\clr&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:2</a>.0-2.0&gt; [0x265dc80] str=&#39;\q&#39; output reg basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:2</a>.0-2.0&gt; [0x265de40] str=&#39;\nq&#39; output reg basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:3</a>.0-3.0&gt; [0x265e060] str=&#39;\q1&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:3</a>.0-3.0&gt; [0x265e200] str=&#39;\nq1&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:3</a>.0-3.0&gt; [0x265e380] str=&#39;\q2&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:3</a>.0-3.0&gt; [0x265e590] str=&#39;\nq2&#39; basic_prep range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_dff_nested::ff3&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x265ffb0] str=&#39;\work_dff_nested::ff3&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x265ffb0] str=&#39;\work_dff_nested::ff3&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_dff_nested::ff2&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x265f9b0] str=&#39;\work_dff_nested::ff2&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:21</a>.0-21.0&gt; [0x265fcf0] str=&#39;\q2&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x265f9b0] str=&#39;\work_dff_nested::ff2&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:21</a>.0-21.0&gt; [0x265fcf0] str=&#39;\q2&#39; basic_prep range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_dff_nested::ff1&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x265f530] str=&#39;\work_dff_nested::ff1&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x265f530] str=&#39;\work_dff_nested::ff1&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_dff_nested&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x265e830] str=&#39;\work_dff_nested&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:13</a>.0-13.0&gt; [0x265e950] str=&#39;\d&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:13</a>.0-13.0&gt; [0x265eb50] str=&#39;\ck&#39; input port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:13</a>.0-13.0&gt; [0x265ed30] str=&#39;\pr&#39; input port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:13</a>.0-13.0&gt; [0x265eef0] str=&#39;\clr&#39; input port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:13</a>.0-13.0&gt; [0x265f090] str=&#39;\q&#39; output reg port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:13</a>.0-13.0&gt; [0x265f250] str=&#39;\nq&#39; output reg port=12
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:19</a>.0-19.0&gt; [0x265f410] str=&#39;\i1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x265f730] str=&#39;\work_dff_nested::ff1&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:25</a>.0-25.0&gt; [0x265f890] str=&#39;\i2&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x265fb70] str=&#39;\work_dff_nested::ff2&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:30</a>.0-30.0&gt; [0x265fe90] str=&#39;\i3&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2660170] str=&#39;\work_dff_nested::ff3&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:14</a>.0-14.0&gt; [0x2660340] str=&#39;\q1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:14</a>.0-14.0&gt; [0x26604e0] str=&#39;\nq1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:14</a>.0-14.0&gt; [0x2660660] str=&#39;\nq2&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x265e830] str=&#39;\work_dff_nested&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:13</a>.0-13.0&gt; [0x265e950] str=&#39;\d&#39; input basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:13</a>.0-13.0&gt; [0x265eb50] str=&#39;\ck&#39; input basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:13</a>.0-13.0&gt; [0x265ed30] str=&#39;\pr&#39; input basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:13</a>.0-13.0&gt; [0x265eef0] str=&#39;\clr&#39; input basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:13</a>.0-13.0&gt; [0x265f090] str=&#39;\q&#39; output reg basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:13</a>.0-13.0&gt; [0x265f250] str=&#39;\nq&#39; output reg basic_prep port=12 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:19</a>.0-19.0&gt; [0x265f410] str=&#39;\i1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x265f730] str=&#39;\work_dff_nested::ff1&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:25</a>.0-25.0&gt; [0x265f890] str=&#39;\i2&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x265fb70] str=&#39;\work_dff_nested::ff2&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:30</a>.0-30.0&gt; [0x265fe90] str=&#39;\i3&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2660170] str=&#39;\work_dff_nested::ff3&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:14</a>.0-14.0&gt; [0x2660340] str=&#39;\q1&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:14</a>.0-14.0&gt; [0x26604e0] str=&#39;\nq1&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:14</a>.0-14.0&gt; [0x2660660] str=&#39;\nq2&#39; basic_prep range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_dff_flat

2.2. Analyzing design hierarchy..
Top module:  \work_dff_flat
Removing unused module `\work_dff_nested&#39;.
Removing unused module `\work_dff_nested::ff2&#39;.
Removed 2 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_dff_flat..
Warning: Wire work_dff_flat.\q is used but has no driver.
Warning: Wire work_dff_flat.\nq is used but has no driver.
found and reported 2 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_dff_flat ===

   Number of wires:                 10
   Number of wire bits:             10
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

8. Executing CHECK pass (checking for obvious problems).
checking module work_dff_flat..
Warning: Wire work_dff_flat.\q is used but has no driver.
Warning: Wire work_dff_flat.\nq is used but has no driver.
found and reported 2 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_dff_flat&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;d&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;ck&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;pr&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;clr&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 5 ]
        },
        &#34;q&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 6 ]
        },
        &#34;nq&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 7 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;ck&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:2</a>.0-2.0&#34;
          }
        },
        &#34;clr&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:2</a>.0-2.0&#34;
          }
        },
        &#34;d&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:2</a>.0-2.0&#34;
          }
        },
        &#34;nq&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:2</a>.0-2.0&#34;
          }
        },
        &#34;nq1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:3</a>.0-3.0&#34;
          }
        },
        &#34;nq2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:3</a>.0-3.0&#34;
          }
        },
        &#34;pr&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:2</a>.0-2.0&#34;
          }
        },
        &#34;q&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:2</a>.0-2.0&#34;
          }
        },
        &#34;q1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:3</a>.0-3.0&#34;
          }
        },
        &#34;q2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:3</a>.0-3.0&#34;
          }
        }
      }
    },
    &#34;work_dff_nested::ff1&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;cells_not_processed&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
      }
    },
    &#34;work_dff_nested::ff3&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;cells_not_processed&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_dff_flat&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_dff_flat(d, ck, pr, clr, q, nq);
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:2</a>.0-2.0&#34; *)
  input ck;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:2</a>.0-2.0&#34; *)
  input clr;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:2</a>.0-2.0&#34; *)
  input d;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:2</a>.0-2.0&#34; *)
  output nq;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:3</a>.0-3.0&#34; *)
  wire nq1;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:3</a>.0-3.0&#34; *)
  wire nq2;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:2</a>.0-2.0&#34; *)
  input pr;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:2</a>.0-2.0&#34; *)
  output q;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:3</a>.0-3.0&#34; *)
  wire q1;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p719.sv:3</a>.0-3.0&#34; *)
  wire q2;
endmodule

Warnings: 2 unique messages, 4 total
End of script. Logfile hash: 32369057a7, CPU: user 0.01s system 0.00s, MEM: 13.07 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x write_json (0 sec), 49% 2x read_uhdm (0 sec), ...

</pre>
</body>