{"Source Block": ["oh/elink/dv/elink_e16_model.v@3868:3878@HdlIdDef", "   wire \t  wr_write;\n   wire \t  tran_written;\n   wire [FAD:0]   rd_gray_pointer;\t\n   wire \t  wr_fifo_full_next;\n   wire [FAD:0]   wr_gray_next;\n   wire [FAD:0]   wr_binary_next;\n\n   //###########################\n   //# Write control generation\n   //###########################\n   always @ (posedge cclk or posedge reset)\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@3866:3876", "\n   wire [FAD-1:0] wr_addr;\t\n   wire \t  wr_write;\n   wire \t  tran_written;\n   wire [FAD:0]   rd_gray_pointer;\t\n   wire \t  wr_fifo_full_next;\n   wire [FAD:0]   wr_gray_next;\n   wire [FAD:0]   wr_binary_next;\n\n   //###########################\n   //# Write control generation\n"], ["oh/elink/dv/elink_e16_model.v@3865:3875", "   wire [2*LW-1:0] traninfo2_tlc;\n\n   wire [FAD-1:0] wr_addr;\t\n   wire \t  wr_write;\n   wire \t  tran_written;\n   wire [FAD:0]   rd_gray_pointer;\t\n   wire \t  wr_fifo_full_next;\n   wire [FAD:0]   wr_gray_next;\n   wire [FAD:0]   wr_binary_next;\n\n   //###########################\n"], ["oh/elink/dv/elink_e16_model.v@3867:3877", "   wire [FAD-1:0] wr_addr;\t\n   wire \t  wr_write;\n   wire \t  tran_written;\n   wire [FAD:0]   rd_gray_pointer;\t\n   wire \t  wr_fifo_full_next;\n   wire [FAD:0]   wr_gray_next;\n   wire [FAD:0]   wr_binary_next;\n\n   //###########################\n   //# Write control generation\n   //###########################\n"]], "Diff Content": {"Delete": [[3873, "   wire [FAD:0]   wr_binary_next;\n"]], "Add": [[3873, "   wire \t     txo_lclk;  //transmit clock to be used internally\n"], [3873, "   wire \t     txo_lclk90;//transmit clock (adjusted to the frame/data)\n"]]}}