-- Vhdl model created from schematic bcdregister.sch - Thu Sep 30 13:08:57 2004

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
-- synopsys translate_off
LIBRARY UNISIM;
USE UNISIM.Vcomponents.ALL;
-- synopsys translate_on

ENTITY bcdregister IS
   PORT ( CLEAR	:	IN	STD_LOGIC; 
          Clk	:	IN	STD_LOGIC; 
          I1A	:	IN	STD_LOGIC; 
          I1B	:	IN	STD_LOGIC; 
          I1C	:	IN	STD_LOGIC; 
          I1D	:	IN	STD_LOGIC; 
          I2A	:	IN	STD_LOGIC; 
          I2B	:	IN	STD_LOGIC; 
          I2C	:	IN	STD_LOGIC; 
          I2D	:	IN	STD_LOGIC; 
          I3A	:	IN	STD_LOGIC; 
          I3B	:	IN	STD_LOGIC; 
          I3C	:	IN	STD_LOGIC; 
          I3D	:	IN	STD_LOGIC; 
          I4A	:	IN	STD_LOGIC; 
          I4B	:	IN	STD_LOGIC; 
          I4C	:	IN	STD_LOGIC; 
          I4D	:	IN	STD_LOGIC; 
          O1A	:	OUT	STD_LOGIC; 
          O1B	:	OUT	STD_LOGIC; 
          O1C	:	OUT	STD_LOGIC; 
          O1D	:	OUT	STD_LOGIC; 
          O2A	:	OUT	STD_LOGIC; 
          O2B	:	OUT	STD_LOGIC; 
          O2C	:	OUT	STD_LOGIC; 
          O2D	:	OUT	STD_LOGIC; 
          O3A	:	OUT	STD_LOGIC; 
          O3B	:	OUT	STD_LOGIC; 
          O3C	:	OUT	STD_LOGIC; 
          O3D	:	OUT	STD_LOGIC; 
          O4A	:	OUT	STD_LOGIC; 
          O4B	:	OUT	STD_LOGIC; 
          O4C	:	OUT	STD_LOGIC; 
          O4D	:	OUT	STD_LOGIC);

end bcdregister;

ARCHITECTURE SCHEMATIC OF bcdregister IS
   SIGNAL XLXN_191	:	STD_LOGIC;

   ATTRIBUTE BOX_TYPE : STRING;
   ATTRIBUTE INIT : STRING ;
   ATTRIBUTE INIT OF XLXI_33 : LABEL IS "0";
   ATTRIBUTE INIT OF XLXI_35 : LABEL IS "0";
   ATTRIBUTE INIT OF XLXI_36 : LABEL IS "0";
   ATTRIBUTE INIT OF XLXI_37 : LABEL IS "0";
   ATTRIBUTE INIT OF XLXI_38 : LABEL IS "0";
   ATTRIBUTE INIT OF XLXI_39 : LABEL IS "0";
   ATTRIBUTE INIT OF XLXI_40 : LABEL IS "0";
   ATTRIBUTE INIT OF XLXI_41 : LABEL IS "0";
   ATTRIBUTE INIT OF XLXI_42 : LABEL IS "0";
   ATTRIBUTE INIT OF XLXI_43 : LABEL IS "0";
   ATTRIBUTE INIT OF XLXI_44 : LABEL IS "0";
   ATTRIBUTE INIT OF XLXI_45 : LABEL IS "0";
   ATTRIBUTE INIT OF XLXI_46 : LABEL IS "0";
   ATTRIBUTE INIT OF XLXI_47 : LABEL IS "0";
   ATTRIBUTE INIT OF XLXI_48 : LABEL IS "0";
   ATTRIBUTE INIT OF XLXI_49 : LABEL IS "0";

   COMPONENT FDC
   -- synopsys translate_off
   GENERIC(       INIT : BIT := '0'   );
   -- synopsys translate_on
      PORT ( C	:	IN	STD_LOGIC; 
             CLR	:	IN	STD_LOGIC; 
             D	:	IN	STD_LOGIC; 
             Q	:	OUT	STD_LOGIC);
   END COMPONENT;

   ATTRIBUTE BOX_TYPE OF FDC : COMPONENT IS "BLACK_BOX";
   COMPONENT INV
      PORT ( I	:	IN	STD_LOGIC; 
             O	:	OUT	STD_LOGIC);
   END COMPONENT;

   ATTRIBUTE BOX_TYPE OF INV : COMPONENT IS "BLACK_BOX";
BEGIN

   XLXI_33 : FDC
   -- synopsys translate_off
   GENERIC MAP (       INIT => '0'   )
   -- synopsys translate_on
      PORT MAP (C=>XLXN_191, CLR=>CLEAR, D=>I1A, Q=>O1A);

   XLXI_35 : FDC
   -- synopsys translate_off
   GENERIC MAP (       INIT => '0'   )
   -- synopsys translate_on
      PORT MAP (C=>XLXN_191, CLR=>CLEAR, D=>I1B, Q=>O1B);

   XLXI_36 : FDC
   -- synopsys translate_off
   GENERIC MAP (       INIT => '0'   )
   -- synopsys translate_on
      PORT MAP (C=>XLXN_191, CLR=>CLEAR, D=>I1C, Q=>O1C);

   XLXI_37 : FDC
   -- synopsys translate_off
   GENERIC MAP (       INIT => '0'   )
   -- synopsys translate_on
      PORT MAP (C=>XLXN_191, CLR=>CLEAR, D=>I1D, Q=>O1D);

   XLXI_38 : FDC
   -- synopsys translate_off
   GENERIC MAP (       INIT => '0'   )
   -- synopsys translate_on
      PORT MAP (C=>XLXN_191, CLR=>CLEAR, D=>I2A, Q=>O2A);

   XLXI_39 : FDC
   -- synopsys translate_off
   GENERIC MAP (       INIT => '0'   )
   -- synopsys translate_on
      PORT MAP (C=>XLXN_191, CLR=>CLEAR, D=>I2B, Q=>O2B);

   XLXI_40 : FDC
   -- synopsys translate_off
   GENERIC MAP (       INIT => '0'   )
   -- synopsys translate_on
      PORT MAP (C=>XLXN_191, CLR=>CLEAR, D=>I2C, Q=>O2C);

   XLXI_41 : FDC
   -- synopsys translate_off
   GENERIC MAP (       INIT => '0'   )
   -- synopsys translate_on
      PORT MAP (C=>XLXN_191, CLR=>CLEAR, D=>I2D, Q=>O2D);

   XLXI_42 : FDC
   -- synopsys translate_off
   GENERIC MAP (       INIT => '0'   )
   -- synopsys translate_on
      PORT MAP (C=>XLXN_191, CLR=>CLEAR, D=>I3A, Q=>O3A);

   XLXI_43 : FDC
   -- synopsys translate_off
   GENERIC MAP (       INIT => '0'   )
   -- synopsys translate_on
      PORT MAP (C=>XLXN_191, CLR=>CLEAR, D=>I3B, Q=>O3B);

   XLXI_44 : FDC
   -- synopsys translate_off
   GENERIC MAP (       INIT => '0'   )
   -- synopsys translate_on
      PORT MAP (C=>XLXN_191, CLR=>CLEAR, D=>I3C, Q=>O3C);

   XLXI_45 : FDC
   -- synopsys translate_off
   GENERIC MAP (       INIT => '0'   )
   -- synopsys translate_on
      PORT MAP (C=>XLXN_191, CLR=>CLEAR, D=>I3D, Q=>O3D);

   XLXI_46 : FDC
   -- synopsys translate_off
   GENERIC MAP (       INIT => '0'   )
   -- synopsys translate_on
      PORT MAP (C=>XLXN_191, CLR=>CLEAR, D=>I4A, Q=>O4A);

   XLXI_47 : FDC
   -- synopsys translate_off
   GENERIC MAP (       INIT => '0'   )
   -- synopsys translate_on
      PORT MAP (C=>XLXN_191, CLR=>CLEAR, D=>I4B, Q=>O4B);

   XLXI_48 : FDC
   -- synopsys translate_off
   GENERIC MAP (       INIT => '0'   )
   -- synopsys translate_on
      PORT MAP (C=>XLXN_191, CLR=>CLEAR, D=>I4C, Q=>O4C);

   XLXI_49 : FDC
   -- synopsys translate_off
   GENERIC MAP (       INIT => '0'   )
   -- synopsys translate_on
      PORT MAP (C=>XLXN_191, CLR=>CLEAR, D=>I4D, Q=>O4D);

   XLXI_52 : INV
      PORT MAP (I=>Clk, O=>XLXN_191);

END SCHEMATIC;



