vendor_name = ModelSim
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/SM3.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/SM3.smf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/Sistema_De_Control_Prueba.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/giro.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/Bloque_ADC_Controller/prueba_motores.bdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/Bloque_ADC_Controller/Main_Esquematico.bdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/subsistema_3.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/subsistema_1.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/Comparador.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/Bloque_ADC_Controller/altera_up_avalon_adv_adc.v
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/Bloque_ADC_Controller/adc_adc_mega_0.v
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/Bloque_ADC_Controller/adc.vhd
source_file = 1, Bloque_ADC_Controller/ADC_tutorial.bdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/PLL.qip
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/PLL.vhd
source_file = 1, giro.smf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/contador.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/subsistema_3.smf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/Bloque_ADC_Controller/Detector_Cambio_Casilla.smf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/pllauto.qip
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/pllauto.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/clockgeneral.qip
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/clockgeneral.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/contador_7600.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/prueba_Contador7600.vwf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/Sistema_De_Control_Prueba.smf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/delay_5000.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/output_files/Waveform.vwf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/output_files/Chain1.cdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/output_files/Chain2.cdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/output_files/Chain3.cdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/output_files/Chain4.cdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/db/ADC_tutorial.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = SM3
instance = comp, \forward~output , forward~output, SM3, 1
instance = comp, \girar~output , girar~output, SM3, 1
instance = comp, \izq_der~output , izq_der~output, SM3, 1
instance = comp, \reset~input , reset~input, SM3, 1
instance = comp, \clock~input , clock~input, SM3, 1
instance = comp, \c_casilla~input , c_casilla~input, SM3, 1
