$date
	Fri Sep 24 10:50:35 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testFA $end
$var wire 4 ! sumout [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module F1 $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 4 ( sumout [3:0] $end
$var wire 1 " cout $end
$var wire 3 ) cimm [2:0] $end
$scope module B0 $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 % cin $end
$var wire 1 , sumout $end
$var wire 1 - cout $end
$scope module C1 $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 % cin $end
$var wire 1 - cout $end
$var wire 1 . t1 $end
$var wire 1 / t2 $end
$var wire 1 0 t3 $end
$upscope $end
$scope module S1 $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 % cin $end
$var wire 1 , sumout $end
$var wire 1 1 t1 $end
$upscope $end
$upscope $end
$scope module B1 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 4 cin $end
$var wire 1 5 sumout $end
$var wire 1 6 cout $end
$scope module C1 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 4 cin $end
$var wire 1 6 cout $end
$var wire 1 7 t1 $end
$var wire 1 8 t2 $end
$var wire 1 9 t3 $end
$upscope $end
$scope module S1 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 4 cin $end
$var wire 1 5 sumout $end
$var wire 1 : t1 $end
$upscope $end
$upscope $end
$scope module B2 $end
$var wire 1 ; a $end
$var wire 1 < b $end
$var wire 1 = cin $end
$var wire 1 > sumout $end
$var wire 1 ? cout $end
$scope module C1 $end
$var wire 1 ; a $end
$var wire 1 < b $end
$var wire 1 = cin $end
$var wire 1 ? cout $end
$var wire 1 @ t1 $end
$var wire 1 A t2 $end
$var wire 1 B t3 $end
$upscope $end
$scope module S1 $end
$var wire 1 ; a $end
$var wire 1 < b $end
$var wire 1 = cin $end
$var wire 1 > sumout $end
$var wire 1 C t1 $end
$upscope $end
$upscope $end
$scope module B3 $end
$var wire 1 D a $end
$var wire 1 E b $end
$var wire 1 F cin $end
$var wire 1 G sumout $end
$var wire 1 " cout $end
$scope module C1 $end
$var wire 1 D a $end
$var wire 1 E b $end
$var wire 1 F cin $end
$var wire 1 " cout $end
$var wire 1 H t1 $end
$var wire 1 I t2 $end
$var wire 1 J t3 $end
$upscope $end
$scope module S1 $end
$var wire 1 D a $end
$var wire 1 E b $end
$var wire 1 F cin $end
$var wire 1 G sumout $end
$var wire 1 K t1 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
bx )
bx (
bx '
bx &
x%
bx $
bx #
x"
bx !
$end
#5
1A
1B
1>
1G
08
09
05
1=
1F
04
b1100 !
b1100 (
0,
16
1?
0"
b110 )
0-
0I
0.
01
17
0:
1@
0C
0H
0J
0K
0/
00
0+
13
1<
0E
0*
12
1;
0D
0%
b110 $
b110 '
b110 #
b110 &
#10
18
19
15
14
0>
b111 )
1-
11
0@
0B
1C
1/
b1010 !
b1010 (
0,
1+
0;
1%
b111 $
b111 '
b10 #
b10 &
#15
1"
b10 !
b10 (
0G
1J
1K
1D
b1010 #
b1010 &
#25
